<module name="IOMUX_IOMUX" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="IOMUX_QSPI0_CSN0_CFG_REG" acronym="IOMUX_QSPI0_CSN0_CFG_REG" offset="0x0" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_QSPI0_CSN1_CFG_REG" acronym="IOMUX_QSPI0_CSN1_CFG_REG" offset="0x4" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_QSPI0_CLK_CFG_REG" acronym="IOMUX_QSPI0_CLK_CFG_REG" offset="0x8" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_QSPI0_D0_CFG_REG" acronym="IOMUX_QSPI0_D0_CFG_REG" offset="0xC" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x0" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_QSPI0_D1_CFG_REG" acronym="IOMUX_QSPI0_D1_CFG_REG" offset="0x10" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x0" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_QSPI0_D2_CFG_REG" acronym="IOMUX_QSPI0_D2_CFG_REG" offset="0x14" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_QSPI0_D3_CFG_REG" acronym="IOMUX_QSPI0_D3_CFG_REG" offset="0x18" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_MCAN0_RX_CFG_REG" acronym="IOMUX_MCAN0_RX_CFG_REG" offset="0x1C" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_MCAN0_TX_CFG_REG" acronym="IOMUX_MCAN0_TX_CFG_REG" offset="0x20" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_MCAN1_RX_CFG_REG" acronym="IOMUX_MCAN1_RX_CFG_REG" offset="0x24" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_MCAN1_TX_CFG_REG" acronym="IOMUX_MCAN1_TX_CFG_REG" offset="0x28" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_SPI0_CS0_CFG_REG" acronym="IOMUX_SPI0_CS0_CFG_REG" offset="0x2C" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_SPI0_CLK_CFG_REG" acronym="IOMUX_SPI0_CLK_CFG_REG" offset="0x30" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x0" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_SPI0_D0_CFG_REG" acronym="IOMUX_SPI0_D0_CFG_REG" offset="0x34" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x0" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_SPI0_D1_CFG_REG" acronym="IOMUX_SPI0_D1_CFG_REG" offset="0x38" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_SPI1_CS0_CFG_REG" acronym="IOMUX_SPI1_CS0_CFG_REG" offset="0x3C" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_SPI1_CLK_CFG_REG" acronym="IOMUX_SPI1_CLK_CFG_REG" offset="0x40" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_SPI1_D0_CFG_REG" acronym="IOMUX_SPI1_D0_CFG_REG" offset="0x44" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_SPI1_D1_CFG_REG" acronym="IOMUX_SPI1_D1_CFG_REG" offset="0x48" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_LIN1_RXD_CFG_REG" acronym="IOMUX_LIN1_RXD_CFG_REG" offset="0x4C" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_LIN1_TXD_CFG_REG" acronym="IOMUX_LIN1_TXD_CFG_REG" offset="0x50" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_LIN2_RXD_CFG_REG" acronym="IOMUX_LIN2_RXD_CFG_REG" offset="0x54" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_LIN2_TXD_CFG_REG" acronym="IOMUX_LIN2_TXD_CFG_REG" offset="0x58" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_I2C1_SCL_CFG_REG" acronym="IOMUX_I2C1_SCL_CFG_REG" offset="0x5C" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_I2C1_SDA_CFG_REG" acronym="IOMUX_I2C1_SDA_CFG_REG" offset="0x60" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_UART0_RTSN_CFG_REG" acronym="IOMUX_UART0_RTSN_CFG_REG" offset="0x64" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_UART0_CTSN_CFG_REG" acronym="IOMUX_UART0_CTSN_CFG_REG" offset="0x68" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_UART0_RXD_CFG_REG" acronym="IOMUX_UART0_RXD_CFG_REG" offset="0x6C" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_UART0_TXD_CFG_REG" acronym="IOMUX_UART0_TXD_CFG_REG" offset="0x70" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_RGMII1_RXC_CFG_REG" acronym="IOMUX_RGMII1_RXC_CFG_REG" offset="0x74" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_RGMII1_RX_CTL_CFG_REG" acronym="IOMUX_RGMII1_RX_CTL_CFG_REG" offset="0x78" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_RGMII1_RD0_CFG_REG" acronym="IOMUX_RGMII1_RD0_CFG_REG" offset="0x7C" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_RGMII1_RD1_CFG_REG" acronym="IOMUX_RGMII1_RD1_CFG_REG" offset="0x80" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_RGMII1_RD2_CFG_REG" acronym="IOMUX_RGMII1_RD2_CFG_REG" offset="0x84" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_RGMII1_RD3_CFG_REG" acronym="IOMUX_RGMII1_RD3_CFG_REG" offset="0x88" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_RGMII1_TXC_CFG_REG" acronym="IOMUX_RGMII1_TXC_CFG_REG" offset="0x8C" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_RGMII1_TX_CTL_CFG_REG" acronym="IOMUX_RGMII1_TX_CTL_CFG_REG" offset="0x90" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_RGMII1_TD0_CFG_REG" acronym="IOMUX_RGMII1_TD0_CFG_REG" offset="0x94" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_RGMII1_TD1_CFG_REG" acronym="IOMUX_RGMII1_TD1_CFG_REG" offset="0x98" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_RGMII1_TD2_CFG_REG" acronym="IOMUX_RGMII1_TD2_CFG_REG" offset="0x9C" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_RGMII1_TD3_CFG_REG" acronym="IOMUX_RGMII1_TD3_CFG_REG" offset="0xA0" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_MDIO0_MDIO_CFG_REG" acronym="IOMUX_MDIO0_MDIO_CFG_REG" offset="0xA4" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_MDIO0_MDC_CFG_REG" acronym="IOMUX_MDIO0_MDC_CFG_REG" offset="0xA8" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_EPWM0_A_CFG_REG" acronym="IOMUX_EPWM0_A_CFG_REG" offset="0xAC" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_EPWM0_B_CFG_REG" acronym="IOMUX_EPWM0_B_CFG_REG" offset="0xB0" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_EPWM1_A_CFG_REG" acronym="IOMUX_EPWM1_A_CFG_REG" offset="0xB4" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_EPWM1_B_CFG_REG" acronym="IOMUX_EPWM1_B_CFG_REG" offset="0xB8" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_EPWM2_A_CFG_REG" acronym="IOMUX_EPWM2_A_CFG_REG" offset="0xBC" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_EPWM2_B_CFG_REG" acronym="IOMUX_EPWM2_B_CFG_REG" offset="0xC0" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_EPWM3_A_CFG_REG" acronym="IOMUX_EPWM3_A_CFG_REG" offset="0xC4" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_EPWM3_B_CFG_REG" acronym="IOMUX_EPWM3_B_CFG_REG" offset="0xC8" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_EPWM4_A_CFG_REG" acronym="IOMUX_EPWM4_A_CFG_REG" offset="0xCC" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_EPWM4_B_CFG_REG" acronym="IOMUX_EPWM4_B_CFG_REG" offset="0xD0" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_EPWM5_A_CFG_REG" acronym="IOMUX_EPWM5_A_CFG_REG" offset="0xD4" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_EPWM5_B_CFG_REG" acronym="IOMUX_EPWM5_B_CFG_REG" offset="0xD8" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_EPWM6_A_CFG_REG" acronym="IOMUX_EPWM6_A_CFG_REG" offset="0xDC" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_EPWM6_B_CFG_REG" acronym="IOMUX_EPWM6_B_CFG_REG" offset="0xE0" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_EPWM7_A_CFG_REG" acronym="IOMUX_EPWM7_A_CFG_REG" offset="0xE4" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_EPWM7_B_CFG_REG" acronym="IOMUX_EPWM7_B_CFG_REG" offset="0xE8" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_EPWM8_A_CFG_REG" acronym="IOMUX_EPWM8_A_CFG_REG" offset="0xEC" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_EPWM8_B_CFG_REG" acronym="IOMUX_EPWM8_B_CFG_REG" offset="0xF0" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_EPWM9_A_CFG_REG" acronym="IOMUX_EPWM9_A_CFG_REG" offset="0xF4" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_EPWM9_B_CFG_REG" acronym="IOMUX_EPWM9_B_CFG_REG" offset="0xF8" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_EPWM10_A_CFG_REG" acronym="IOMUX_EPWM10_A_CFG_REG" offset="0xFC" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_EPWM10_B_CFG_REG" acronym="IOMUX_EPWM10_B_CFG_REG" offset="0x100" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_EPWM11_A_CFG_REG" acronym="IOMUX_EPWM11_A_CFG_REG" offset="0x104" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_EPWM11_B_CFG_REG" acronym="IOMUX_EPWM11_B_CFG_REG" offset="0x108" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_EPWM12_A_CFG_REG" acronym="IOMUX_EPWM12_A_CFG_REG" offset="0x10C" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_EPWM12_B_CFG_REG" acronym="IOMUX_EPWM12_B_CFG_REG" offset="0x110" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_EPWM13_A_CFG_REG" acronym="IOMUX_EPWM13_A_CFG_REG" offset="0x114" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_EPWM13_B_CFG_REG" acronym="IOMUX_EPWM13_B_CFG_REG" offset="0x118" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_EPWM14_A_CFG_REG" acronym="IOMUX_EPWM14_A_CFG_REG" offset="0x11C" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_EPWM14_B_CFG_REG" acronym="IOMUX_EPWM14_B_CFG_REG" offset="0x120" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_EPWM15_A_CFG_REG" acronym="IOMUX_EPWM15_A_CFG_REG" offset="0x124" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_EPWM15_B_CFG_REG" acronym="IOMUX_EPWM15_B_CFG_REG" offset="0x128" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_UART1_RXD_CFG_REG" acronym="IOMUX_UART1_RXD_CFG_REG" offset="0x12C" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_UART1_TXD_CFG_REG" acronym="IOMUX_UART1_TXD_CFG_REG" offset="0x130" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_MMC0_CLK_CFG_REG" acronym="IOMUX_MMC0_CLK_CFG_REG" offset="0x134" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_MMC0_CMD_CFG_REG" acronym="IOMUX_MMC0_CMD_CFG_REG" offset="0x138" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_MMC0_D0_CFG_REG" acronym="IOMUX_MMC0_D0_CFG_REG" offset="0x13C" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_MMC0_D1_CFG_REG" acronym="IOMUX_MMC0_D1_CFG_REG" offset="0x140" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_MMC0_D2_CFG_REG" acronym="IOMUX_MMC0_D2_CFG_REG" offset="0x144" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_MMC0_D3_CFG_REG" acronym="IOMUX_MMC0_D3_CFG_REG" offset="0x148" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_MMC0_WP_CFG_REG" acronym="IOMUX_MMC0_WP_CFG_REG" offset="0x14C" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_MMC0_CD_CFG_REG" acronym="IOMUX_MMC0_CD_CFG_REG" offset="0x150" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_PR0_MDIO0_MDIO_CFG_REG" acronym="IOMUX_PR0_MDIO0_MDIO_CFG_REG" offset="0x154" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_PR0_MDIO0_MDC_CFG_REG" acronym="IOMUX_PR0_MDIO0_MDC_CFG_REG" offset="0x158" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_PR0_PRU0_GPO5_CFG_REG" acronym="IOMUX_PR0_PRU0_GPO5_CFG_REG" offset="0x15C" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_PR0_PRU0_GPO9_CFG_REG" acronym="IOMUX_PR0_PRU0_GPO9_CFG_REG" offset="0x160" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_PR0_PRU0_GPO10_CFG_REG" acronym="IOMUX_PR0_PRU0_GPO10_CFG_REG" offset="0x164" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_PR0_PRU0_GPO8_CFG_REG" acronym="IOMUX_PR0_PRU0_GPO8_CFG_REG" offset="0x168" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_PR0_PRU0_GPO6_CFG_REG" acronym="IOMUX_PR0_PRU0_GPO6_CFG_REG" offset="0x16C" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_PR0_PRU0_GPO4_CFG_REG" acronym="IOMUX_PR0_PRU0_GPO4_CFG_REG" offset="0x170" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_PR0_PRU0_GPO0_CFG_REG" acronym="IOMUX_PR0_PRU0_GPO0_CFG_REG" offset="0x174" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_PR0_PRU0_GPO1_CFG_REG" acronym="IOMUX_PR0_PRU0_GPO1_CFG_REG" offset="0x178" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_PR0_PRU0_GPO2_CFG_REG" acronym="IOMUX_PR0_PRU0_GPO2_CFG_REG" offset="0x17C" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_PR0_PRU0_GPO3_CFG_REG" acronym="IOMUX_PR0_PRU0_GPO3_CFG_REG" offset="0x180" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_PR0_PRU0_GPO16_CFG_REG" acronym="IOMUX_PR0_PRU0_GPO16_CFG_REG" offset="0x184" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_PR0_PRU0_GPO15_CFG_REG" acronym="IOMUX_PR0_PRU0_GPO15_CFG_REG" offset="0x188" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_PR0_PRU0_GPO11_CFG_REG" acronym="IOMUX_PR0_PRU0_GPO11_CFG_REG" offset="0x18C" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_PR0_PRU0_GPO12_CFG_REG" acronym="IOMUX_PR0_PRU0_GPO12_CFG_REG" offset="0x190" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_PR0_PRU0_GPO13_CFG_REG" acronym="IOMUX_PR0_PRU0_GPO13_CFG_REG" offset="0x194" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_PR0_PRU0_GPO14_CFG_REG" acronym="IOMUX_PR0_PRU0_GPO14_CFG_REG" offset="0x198" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_PR0_PRU1_GPO5_CFG_REG" acronym="IOMUX_PR0_PRU1_GPO5_CFG_REG" offset="0x19C" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_PR0_PRU1_GPO9_CFG_REG" acronym="IOMUX_PR0_PRU1_GPO9_CFG_REG" offset="0x1A0" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_PR0_PRU1_GPO10_CFG_REG" acronym="IOMUX_PR0_PRU1_GPO10_CFG_REG" offset="0x1A4" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_PR0_PRU1_GPO8_CFG_REG" acronym="IOMUX_PR0_PRU1_GPO8_CFG_REG" offset="0x1A8" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_PR0_PRU1_GPO6_CFG_REG" acronym="IOMUX_PR0_PRU1_GPO6_CFG_REG" offset="0x1AC" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_PR0_PRU1_GPO4_CFG_REG" acronym="IOMUX_PR0_PRU1_GPO4_CFG_REG" offset="0x1B0" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_PR0_PRU1_GPO0_CFG_REG" acronym="IOMUX_PR0_PRU1_GPO0_CFG_REG" offset="0x1B4" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_PR0_PRU1_GPO1_CFG_REG" acronym="IOMUX_PR0_PRU1_GPO1_CFG_REG" offset="0x1B8" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_PR0_PRU1_GPO2_CFG_REG" acronym="IOMUX_PR0_PRU1_GPO2_CFG_REG" offset="0x1BC" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_PR0_PRU1_GPO3_CFG_REG" acronym="IOMUX_PR0_PRU1_GPO3_CFG_REG" offset="0x1C0" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_PR0_PRU1_GPO16_CFG_REG" acronym="IOMUX_PR0_PRU1_GPO16_CFG_REG" offset="0x1C4" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_PR0_PRU1_GPO15_CFG_REG" acronym="IOMUX_PR0_PRU1_GPO15_CFG_REG" offset="0x1C8" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_PR0_PRU1_GPO11_CFG_REG" acronym="IOMUX_PR0_PRU1_GPO11_CFG_REG" offset="0x1CC" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_PR0_PRU1_GPO12_CFG_REG" acronym="IOMUX_PR0_PRU1_GPO12_CFG_REG" offset="0x1D0" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_PR0_PRU1_GPO13_CFG_REG" acronym="IOMUX_PR0_PRU1_GPO13_CFG_REG" offset="0x1D4" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_PR0_PRU1_GPO14_CFG_REG" acronym="IOMUX_PR0_PRU1_GPO14_CFG_REG" offset="0x1D8" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_PR0_PRU1_GPO19_CFG_REG" acronym="IOMUX_PR0_PRU1_GPO19_CFG_REG" offset="0x1DC" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_PR0_PRU1_GPO18_CFG_REG" acronym="IOMUX_PR0_PRU1_GPO18_CFG_REG" offset="0x1E0" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_EXT_REFCLK0_CFG_REG" acronym="IOMUX_EXT_REFCLK0_CFG_REG" offset="0x1E4" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_SDFM0_CLK0_CFG_REG" acronym="IOMUX_SDFM0_CLK0_CFG_REG" offset="0x1E8" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_SDFM0_D0_CFG_REG" acronym="IOMUX_SDFM0_D0_CFG_REG" offset="0x1EC" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_SDFM0_CLK1_CFG_REG" acronym="IOMUX_SDFM0_CLK1_CFG_REG" offset="0x1F0" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_SDFM0_D1_CFG_REG" acronym="IOMUX_SDFM0_D1_CFG_REG" offset="0x1F4" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_SDFM0_CLK2_CFG_REG" acronym="IOMUX_SDFM0_CLK2_CFG_REG" offset="0x1F8" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_SDFM0_D2_CFG_REG" acronym="IOMUX_SDFM0_D2_CFG_REG" offset="0x1FC" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_SDFM0_CLK3_CFG_REG" acronym="IOMUX_SDFM0_CLK3_CFG_REG" offset="0x200" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_SDFM0_D3_CFG_REG" acronym="IOMUX_SDFM0_D3_CFG_REG" offset="0x204" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_EQEP0_A_CFG_REG" acronym="IOMUX_EQEP0_A_CFG_REG" offset="0x208" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_EQEP0_B_CFG_REG" acronym="IOMUX_EQEP0_B_CFG_REG" offset="0x20C" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_EQEP0_STROBE_CFG_REG" acronym="IOMUX_EQEP0_STROBE_CFG_REG" offset="0x210" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_EQEP0_INDEX_CFG_REG" acronym="IOMUX_EQEP0_INDEX_CFG_REG" offset="0x214" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_I2C0_SDA_CFG_REG" acronym="IOMUX_I2C0_SDA_CFG_REG" offset="0x218" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_I2C0_SCL_CFG_REG" acronym="IOMUX_I2C0_SCL_CFG_REG" offset="0x21C" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_MCAN2_TX_CFG_REG" acronym="IOMUX_MCAN2_TX_CFG_REG" offset="0x220" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_MCAN2_RX_CFG_REG" acronym="IOMUX_MCAN2_RX_CFG_REG" offset="0x224" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x7" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_CLKOUT0_CFG_REG" acronym="IOMUX_CLKOUT0_CFG_REG" offset="0x228" width="32" description="">
		<bitfield id="HSMASTER" width="1" begin="31" end="31" resetval="0x0" description="MMR bits for HSMASTER pin incase of true I2C pads" range="31" rwaccess="RW"/> 
		<bitfield id="HSMODE" width="1" begin="30" end="30" resetval="0x0" description="MMR bits for HSMODE pin incase of true I2C pads" range="30" rwaccess="RW"/> 
		<bitfield id="INP_INV_SEL" width="1" begin="20" end="20" resetval="0x0" description="select value for chosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted" range="20" rwaccess="RW"/> 
		<bitfield id="QUAL_SEL" width="2" begin="19" end="18" resetval="0x0" description="select value for chosing input qualifer type for PAD. 00 : Sync,  01 : 3 Sample qual  10 : 6 Samples qual  11 : Async" range="19 - 18" rwaccess="RW"/> 
		<bitfield id="GPIO_SEL" width="2" begin="17" end="16" resetval="0x0" description="R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1, 2 : GPO2, 3:GPO3" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x0" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/> 
		<bitfield id="FUNC_SEL" width="4" begin="3" end="0" resetval="0x0" description="Function select" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_WARMRSTN_CFG_REG" acronym="IOMUX_WARMRSTN_CFG_REG" offset="0x22C" width="32" description="">
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x0" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x0" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x0" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/>
	</register>
	<register id="IOMUX_SAFETY_ERRORN_CFG_REG" acronym="IOMUX_SAFETY_ERRORN_CFG_REG" offset="0x230" width="32" description="">
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x0" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x0" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x0" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x0" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/>
	</register>
	<register id="IOMUX_TDI_CFG_REG" acronym="IOMUX_TDI_CFG_REG" offset="0x234" width="32" description="">
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x1" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x0" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x0" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/>
	</register>
	<register id="IOMUX_TDO_CFG_REG" acronym="IOMUX_TDO_CFG_REG" offset="0x238" width="32" description="">
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x1" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x0" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x0" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x0" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/>
	</register>
	<register id="IOMUX_TMS_CFG_REG" acronym="IOMUX_TMS_CFG_REG" offset="0x23C" width="32" description="">
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x1" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x0" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x0" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x0" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x0" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/>
	</register>
	<register id="IOMUX_TCK_CFG_REG" acronym="IOMUX_TCK_CFG_REG" offset="0x240" width="32" description="">
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x0" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x1" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x0" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x0" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x0" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x0" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/>
	</register>
	<register id="IOMUX_QSPI0_CLKLB_CFG_REG" acronym="IOMUX_QSPI0_CLKLB_CFG_REG" offset="0x244" width="32" description="">
		<bitfield id="SC1" width="1" begin="10" end="10" resetval="0x1" description="IO Slew rate control : 0 : higher slew rate. 1: Lower slew rate." range="10" rwaccess="RW"/> 
		<bitfield id="PUPDSEL" width="1" begin="9" end="9" resetval="0x0" description="Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up" range="9" rwaccess="RW"/> 
		<bitfield id="PI" width="1" begin="8" end="8" resetval="0x1" description="Pull Inhibit/Pull Disable 0 -- Enable 1- Disable" range="8" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE" width="1" begin="7" end="7" resetval="0x1" description="Active Low Output Override" range="7" rwaccess="RW"/> 
		<bitfield id="OE_OVERRIDE_CTRL" width="1" begin="6" end="6" resetval="0x1" description="Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware" range="6" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="Active Low Input Override" range="5" rwaccess="RW"/> 
		<bitfield id="IE_OVERRIDE_CTRL" width="1" begin="4" end="4" resetval="0x1" description="Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware" range="4" rwaccess="RW"/>
	</register>
	<register id="IOMUX_QUAL_GRP_0_CFG_REG" acronym="IOMUX_QUAL_GRP_0_CFG_REG" offset="0x248" width="32" description="">
		<bitfield id="QUAL_PERIOD_PER_SAMPLE" width="8" begin="7" end="0" resetval="0x0" description="MMR bits for programming the qualifier clock count per sample" range="7 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_QUAL_GRP_1_CFG_REG" acronym="IOMUX_QUAL_GRP_1_CFG_REG" offset="0x24C" width="32" description="">
		<bitfield id="QUAL_PERIOD_PER_SAMPLE" width="8" begin="7" end="0" resetval="0x0" description="MMR bits for programming the qualifier clock count per sample" range="7 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_QUAL_GRP_2_CFG_REG" acronym="IOMUX_QUAL_GRP_2_CFG_REG" offset="0x250" width="32" description="">
		<bitfield id="QUAL_PERIOD_PER_SAMPLE" width="8" begin="7" end="0" resetval="0x0" description="MMR bits for programming the qualifier clock count per sample" range="7 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_QUAL_GRP_3_CFG_REG" acronym="IOMUX_QUAL_GRP_3_CFG_REG" offset="0x254" width="32" description="">
		<bitfield id="QUAL_PERIOD_PER_SAMPLE" width="8" begin="7" end="0" resetval="0x0" description="MMR bits for programming the qualifier clock count per sample" range="7 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_QUAL_GRP_4_CFG_REG" acronym="IOMUX_QUAL_GRP_4_CFG_REG" offset="0x258" width="32" description="">
		<bitfield id="QUAL_PERIOD_PER_SAMPLE" width="8" begin="7" end="0" resetval="0x0" description="MMR bits for programming the qualifier clock count per sample" range="7 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_QUAL_GRP_5_CFG_REG" acronym="IOMUX_QUAL_GRP_5_CFG_REG" offset="0x25C" width="32" description="">
		<bitfield id="QUAL_PERIOD_PER_SAMPLE" width="8" begin="7" end="0" resetval="0x0" description="MMR bits for programming the qualifier clock count per sample" range="7 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_QUAL_GRP_6_CFG_REG" acronym="IOMUX_QUAL_GRP_6_CFG_REG" offset="0x260" width="32" description="">
		<bitfield id="QUAL_PERIOD_PER_SAMPLE" width="8" begin="7" end="0" resetval="0x0" description="MMR bits for programming the qualifier clock count per sample" range="7 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_QUAL_GRP_7_CFG_REG" acronym="IOMUX_QUAL_GRP_7_CFG_REG" offset="0x264" width="32" description="">
		<bitfield id="QUAL_PERIOD_PER_SAMPLE" width="8" begin="7" end="0" resetval="0x0" description="MMR bits for programming the qualifier clock count per sample" range="7 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_QUAL_GRP_8_CFG_REG" acronym="IOMUX_QUAL_GRP_8_CFG_REG" offset="0x268" width="32" description="">
		<bitfield id="QUAL_PERIOD_PER_SAMPLE" width="8" begin="7" end="0" resetval="0x0" description="MMR bits for programming the qualifier clock count per sample" range="7 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_QUAL_GRP_9_CFG_REG" acronym="IOMUX_QUAL_GRP_9_CFG_REG" offset="0x26C" width="32" description="">
		<bitfield id="QUAL_PERIOD_PER_SAMPLE" width="8" begin="7" end="0" resetval="0x0" description="MMR bits for programming the qualifier clock count per sample" range="7 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_QUAL_GRP_10_CFG_REG" acronym="IOMUX_QUAL_GRP_10_CFG_REG" offset="0x270" width="32" description="">
		<bitfield id="QUAL_PERIOD_PER_SAMPLE" width="8" begin="7" end="0" resetval="0x0" description="MMR bits for programming the qualifier clock count per sample" range="7 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_QUAL_GRP_11_CFG_REG" acronym="IOMUX_QUAL_GRP_11_CFG_REG" offset="0x274" width="32" description="">
		<bitfield id="QUAL_PERIOD_PER_SAMPLE" width="8" begin="7" end="0" resetval="0x0" description="MMR bits for programming the qualifier clock count per sample" range="7 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_QUAL_GRP_12_CFG_REG" acronym="IOMUX_QUAL_GRP_12_CFG_REG" offset="0x278" width="32" description="">
		<bitfield id="QUAL_PERIOD_PER_SAMPLE" width="8" begin="7" end="0" resetval="0x0" description="MMR bits for programming the qualifier clock count per sample" range="7 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_QUAL_GRP_13_CFG_REG" acronym="IOMUX_QUAL_GRP_13_CFG_REG" offset="0x27C" width="32" description="">
		<bitfield id="QUAL_PERIOD_PER_SAMPLE" width="8" begin="7" end="0" resetval="0x0" description="MMR bits for programming the qualifier clock count per sample" range="7 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_QUAL_GRP_14_CFG_REG" acronym="IOMUX_QUAL_GRP_14_CFG_REG" offset="0x280" width="32" description="">
		<bitfield id="QUAL_PERIOD_PER_SAMPLE" width="8" begin="7" end="0" resetval="0x0" description="MMR bits for programming the qualifier clock count per sample" range="7 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_QUAL_GRP_15_CFG_REG" acronym="IOMUX_QUAL_GRP_15_CFG_REG" offset="0x284" width="32" description="">
		<bitfield id="QUAL_PERIOD_PER_SAMPLE" width="8" begin="7" end="0" resetval="0x0" description="MMR bits for programming the qualifier clock count per sample" range="7 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_QUAL_GRP_16_CFG_REG" acronym="IOMUX_QUAL_GRP_16_CFG_REG" offset="0x288" width="32" description="">
		<bitfield id="QUAL_PERIOD_PER_SAMPLE" width="8" begin="7" end="0" resetval="0x0" description="MMR bits for programming the qualifier clock count per sample" range="7 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_QUAL_GRP_17_CFG_REG" acronym="IOMUX_QUAL_GRP_17_CFG_REG" offset="0x28C" width="32" description="">
		<bitfield id="QUAL_PERIOD_PER_SAMPLE" width="8" begin="7" end="0" resetval="0x0" description="MMR bits for programming the qualifier clock count per sample" range="7 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_USER_MODE_EN" acronym="IOMUX_USER_MODE_EN" offset="0x290" width="32" description="">
		<bitfield id="USER_MODE_EN" width="32" begin="31" end="0" resetval="0x0" description="Write 0XADADADAD to enable user mode write access to IO CFG space" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_PADGLBL_CFG_REG" acronym="IOMUX_PADGLBL_CFG_REG" offset="0x294" width="32" description="">
		<bitfield id="PADGLBL_CFG_REG" width="32" begin="31" end="0" resetval="0x0" description="2:0 : global_ie_n_ctl - Write 3'b111 to pass global_ie_n_val to IE_N/RXACTIVE_N pin of all the IOs.3 : global_ie_n_val - Active low10:8 : global_oe_n_ctl - Write 3'b111 to pass global_oe_n_val to OE_N/GZ pin of all the IOs.11 : global_oe_n_val - Active low18:16 : global_pi_ctl - Write 3'b111 to pass global_pi_val and global_pu_val to all the IOs19 : global_pi_val20 : global_pu_val" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_IO_CFG_KICK0" acronym="IOMUX_IO_CFG_KICK0" offset="0x298" width="32" description="">
		<bitfield id="IO_CFG_KICK0" width="32" begin="31" end="0" resetval="0x0" description="Kicker 0 Register. The value 83E7 0B13h must be written to KICK0 as part of the process to unlock the CPU.write access to the above PIN MUX registers (including IOCFGKICK1)" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="IOMUX_IO_CFG_KICK1" acronym="IOMUX_IO_CFG_KICK1" offset="0x29C" width="32" description="">
		<bitfield id="IO_CFG_KICK1" width="32" begin="31" end="0" resetval="0x193" description="Kicker 1 Register. The value 95A4 F1E0h must be written to the KICK1 as part of the process to unlock the CPU write access to above PINMUX registers (excluding IOCFGKICK0). IOCFGKICK0 has to be written with 83E70B13h to enable access to IOCFGKICK1." range="31 - 0" rwaccess="RW"/>
	</register>
</module>