FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* bench 19583.3.0 28959c13684a */
/* bench 19583.3.1 0c852d762cca */
/* bench 19583.3.2 325042ee49e0 */
/* bench 19583.3.3 c91dda8f4032 */
/* bench 19583.3.4 455ebe2e5b45 */
 * Author: Rob Clark <robdclark@gmail.com>
 */

#ifndef __MDP5_PIPE_H__
#define __MDP5_PIPE_H__

/* TODO: Add SSPP_MAX in mdp5.xml.h */
#define SSPP_MAX	(SSPP_CURSOR1 + 1)

/* represents a hw pipe, which is dynamically assigned to a plane */
struct mdp5_hw_pipe {
	int idx;

	const char *name;
	enum mdp5_pipe pipe;

	uint32_t reg_offset;
	uint32_t caps;

	uint32_t flush_mask;      /* used to commit pipe registers */

	/* number of smp blocks per plane, ie:
	 *   nblks_y | (nblks_u << 8) | (nblks_v << 16)
	 */
	uint32_t blkcfg;
};

/* global atomic state of assignment between pipes and planes: */
struct mdp5_hw_pipe_state {
/* bench 648.3.0 f3101b0814b4 */
/* bench 648.3.1 35a551958411 */
/* bench 648.3.2 03fc98796f74 */
/* bench 648.3.3 d1f6e84c53a7 */
/* bench 648.3.4 b4b29e7b635f */
/* bench 648.3.5 dec4977e6c4e */
/* bench 648.3.6 4785b86e2237 */
/* bench 648.3.7 d2309d96004c */
/* bench 648.3.8 b6c3c44f4a4e */
/* bench 648.3.9 15625767c3be */
	struct drm_plane *hwpipe_to_plane[SSPP_MAX];
};

int mdp5_pipe_assign(struct drm_atomic_state *s, struct drm_plane *plane,
		     uint32_t caps, uint32_t blkcfg,
		     struct mdp5_hw_pipe **hwpipe,
		     struct mdp5_hw_pipe **r_hwpipe);
void mdp5_pipe_release(struct drm_atomic_state *s, struct mdp5_hw_pipe *hwpipe);

struct mdp5_hw_pipe *mdp5_pipe_init(enum mdp5_pipe pipe,
		uint32_t reg_offset, uint32_t caps);
void mdp5_pipe_destroy(struct mdp5_hw_pipe *hwpipe);

#endif /* __MDP5_PIPE_H__ */
