TimeQuest Timing Analyzer report for LCD_DMD_driver
Tue Jan 26 20:29:37 2016
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'dotClock'
 15. Slow 1200mV 85C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'dotClock'
 17. Slow 1200mV 85C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[1]'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'dotClock'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'clock_50'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'u1|altpll_component|auto_generated|pll1|clk[1]'
 22. Setup Times
 23. Hold Times
 24. Clock to Output Times
 25. Minimum Clock to Output Times
 26. Slow 1200mV 85C Model Metastability Report
 27. Slow 1200mV 0C Model Fmax Summary
 28. Slow 1200mV 0C Model Setup Summary
 29. Slow 1200mV 0C Model Hold Summary
 30. Slow 1200mV 0C Model Recovery Summary
 31. Slow 1200mV 0C Model Removal Summary
 32. Slow 1200mV 0C Model Minimum Pulse Width Summary
 33. Slow 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 34. Slow 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[1]'
 35. Slow 1200mV 0C Model Setup: 'dotClock'
 36. Slow 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 37. Slow 1200mV 0C Model Hold: 'dotClock'
 38. Slow 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[1]'
 39. Slow 1200mV 0C Model Minimum Pulse Width: 'dotClock'
 40. Slow 1200mV 0C Model Minimum Pulse Width: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 41. Slow 1200mV 0C Model Minimum Pulse Width: 'clock_50'
 42. Slow 1200mV 0C Model Minimum Pulse Width: 'u1|altpll_component|auto_generated|pll1|clk[1]'
 43. Setup Times
 44. Hold Times
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Slow 1200mV 0C Model Metastability Report
 48. Fast 1200mV 0C Model Setup Summary
 49. Fast 1200mV 0C Model Hold Summary
 50. Fast 1200mV 0C Model Recovery Summary
 51. Fast 1200mV 0C Model Removal Summary
 52. Fast 1200mV 0C Model Minimum Pulse Width Summary
 53. Fast 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 54. Fast 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[1]'
 55. Fast 1200mV 0C Model Setup: 'dotClock'
 56. Fast 1200mV 0C Model Hold: 'dotClock'
 57. Fast 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 58. Fast 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[1]'
 59. Fast 1200mV 0C Model Minimum Pulse Width: 'dotClock'
 60. Fast 1200mV 0C Model Minimum Pulse Width: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 61. Fast 1200mV 0C Model Minimum Pulse Width: 'clock_50'
 62. Fast 1200mV 0C Model Minimum Pulse Width: 'u1|altpll_component|auto_generated|pll1|clk[1]'
 63. Setup Times
 64. Hold Times
 65. Clock to Output Times
 66. Minimum Clock to Output Times
 67. Fast 1200mV 0C Model Metastability Report
 68. Multicorner Timing Analysis Summary
 69. Setup Times
 70. Hold Times
 71. Clock to Output Times
 72. Minimum Clock to Output Times
 73. Board Trace Model Assignments
 74. Input Transition Times
 75. Signal Integrity Metrics (Slow 1200mv 0c Model)
 76. Signal Integrity Metrics (Slow 1200mv 85c Model)
 77. Signal Integrity Metrics (Fast 1200mv 0c Model)
 78. Setup Transfers
 79. Hold Transfers
 80. Report TCCS
 81. Report RSKM
 82. Unconstrained Paths
 83. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; LCD_DMD_driver                                     ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE6E22C8                                        ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------+-----------+-----------+------------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------+----------------------------------------------------+
; Clock Name                                     ; Type      ; Period    ; Frequency  ; Rise  ; Fall     ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                           ; Targets                                            ;
+------------------------------------------------+-----------+-----------+------------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------+----------------------------------------------------+
; clock_50                                       ; Base      ; 20.000    ; 50.0 MHz   ; 0.000 ; 10.000   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                  ; { clock_50 }                                       ;
; dotClock                                       ; Base      ; 1.000     ; 1000.0 MHz ; 0.000 ; 0.500    ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                  ; { dotClock }                                       ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 4.464     ; 224.01 MHz ; 0.000 ; 2.232    ; 50.00      ; 25        ; 112         ;       ;        ;           ;            ; false    ; clock_50 ; u1|altpll_component|auto_generated|pll1|inclk[0] ; { u1|altpll_component|auto_generated|pll1|clk[0] } ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 16000.000 ; 0.06 MHz   ; 0.000 ; 8000.000 ; 50.00      ; 800       ; 1           ;       ;        ;           ;            ; false    ; clock_50 ; u1|altpll_component|auto_generated|pll1|inclk[0] ; { u1|altpll_component|auto_generated|pll1|clk[1] } ;
+------------------------------------------------+-----------+-----------+------------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                   ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 83.95 MHz  ; 83.95 MHz       ; u1|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 104.45 MHz ; 104.45 MHz      ; dotClock                                       ;      ;
; 305.16 MHz ; 305.16 MHz      ; u1|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                      ;
+------------------------------------------------+---------+---------------+
; Clock                                          ; Slack   ; End Point TNS ;
+------------------------------------------------+---------+---------------+
; u1|altpll_component|auto_generated|pll1|clk[0] ; -17.135 ; -1114.820     ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; -5.219  ; -5.219        ;
; dotClock                                       ; -4.287  ; -488.196      ;
+------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                     ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.452 ; 0.000         ;
; dotClock                                       ; 0.485 ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.954 ; 0.000         ;
+------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+------------------------------------------------+----------+---------------+
; Clock                                          ; Slack    ; End Point TNS ;
+------------------------------------------------+----------+---------------+
; dotClock                                       ; -3.201   ; -326.166      ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.263    ; 0.000         ;
; clock_50                                       ; 9.858    ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; 7999.718 ; 0.000         ;
+------------------------------------------------+----------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                 ;
+---------+----------------+-----------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node      ; To Node   ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------+-----------+--------------+------------------------------------------------+--------------+------------+------------+
; -17.135 ; settings[2][0] ; blueO[5]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.014     ; 14.076     ;
; -16.998 ; settings[2][0] ; redO[4]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.018     ; 13.935     ;
; -16.957 ; settings[2][0] ; redO[5]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.018     ; 13.894     ;
; -16.928 ; settings[2][2] ; blueO[5]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.014     ; 13.869     ;
; -16.867 ; settings[2][1] ; blueO[5]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.014     ; 13.808     ;
; -16.791 ; settings[2][2] ; redO[4]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.018     ; 13.728     ;
; -16.750 ; settings[2][2] ; redO[5]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.018     ; 13.687     ;
; -16.730 ; settings[2][1] ; redO[4]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.018     ; 13.667     ;
; -16.713 ; settings[2][3] ; blueO[5]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.014     ; 13.654     ;
; -16.689 ; settings[2][1] ; redO[5]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.018     ; 13.626     ;
; -16.672 ; settings[2][0] ; greenO[4] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.003     ; 13.624     ;
; -16.670 ; settings[2][0] ; greenO[5] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.003     ; 13.622     ;
; -16.653 ; settings[2][0] ; blueE[5]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.020     ; 13.588     ;
; -16.576 ; settings[2][3] ; redO[4]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.018     ; 13.513     ;
; -16.535 ; settings[2][3] ; redO[5]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.018     ; 13.472     ;
; -16.520 ; settings[2][1] ; blueE[5]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.020     ; 13.455     ;
; -16.508 ; settings[2][0] ; blueE[3]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.020     ; 13.443     ;
; -16.507 ; settings[2][0] ; redO[3]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.018     ; 13.444     ;
; -16.492 ; settings[2][0] ; redO[2]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.991     ; 13.456     ;
; -16.465 ; settings[2][2] ; greenO[4] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.003     ; 13.417     ;
; -16.463 ; settings[2][2] ; greenO[5] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.003     ; 13.415     ;
; -16.457 ; settings[2][0] ; redE[5]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.038     ; 13.374     ;
; -16.446 ; settings[2][2] ; blueE[5]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.020     ; 13.381     ;
; -16.404 ; settings[2][1] ; greenO[4] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.003     ; 13.356     ;
; -16.402 ; settings[2][1] ; greenO[5] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.003     ; 13.354     ;
; -16.375 ; settings[2][1] ; blueE[3]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.020     ; 13.310     ;
; -16.366 ; settings[2][3] ; blueE[5]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.020     ; 13.301     ;
; -16.353 ; settings[2][0] ; blueO[4]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.014     ; 13.294     ;
; -16.336 ; settings[2][0] ; greenO[3] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.003     ; 13.288     ;
; -16.329 ; settings[2][0] ; blueE[4]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.020     ; 13.264     ;
; -16.324 ; settings[2][1] ; redE[5]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.038     ; 13.241     ;
; -16.310 ; settings[2][4] ; blueO[5]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.014     ; 13.251     ;
; -16.301 ; settings[2][2] ; blueE[3]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.020     ; 13.236     ;
; -16.300 ; settings[2][2] ; redO[3]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.018     ; 13.237     ;
; -16.285 ; settings[2][2] ; redO[2]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.991     ; 13.249     ;
; -16.279 ; settings[2][0] ; greenE[5] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.969     ; 13.265     ;
; -16.250 ; settings[2][2] ; redE[5]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.038     ; 13.167     ;
; -16.250 ; settings[2][3] ; greenO[4] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.003     ; 13.202     ;
; -16.248 ; settings[2][3] ; greenO[5] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.003     ; 13.200     ;
; -16.239 ; settings[2][1] ; redO[3]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.018     ; 13.176     ;
; -16.224 ; settings[2][1] ; redO[2]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.991     ; 13.188     ;
; -16.221 ; settings[2][3] ; blueE[3]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.020     ; 13.156     ;
; -16.218 ; settings[2][1] ; greenO[3] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.003     ; 13.170     ;
; -16.196 ; settings[2][1] ; blueE[4]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.020     ; 13.131     ;
; -16.178 ; settings[2][0] ; redE[4]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.038     ; 13.095     ;
; -16.173 ; settings[2][4] ; redO[4]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.018     ; 13.110     ;
; -16.170 ; settings[2][3] ; redE[5]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.038     ; 13.087     ;
; -16.162 ; settings[2][0] ; redE[3]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.038     ; 13.079     ;
; -16.146 ; settings[2][2] ; blueO[4]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.014     ; 13.087     ;
; -16.146 ; settings[2][1] ; greenE[5] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.969     ; 13.132     ;
; -16.132 ; settings[2][4] ; redO[5]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.018     ; 13.069     ;
; -16.129 ; settings[2][2] ; greenO[3] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.003     ; 13.081     ;
; -16.122 ; settings[2][2] ; blueE[4]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.020     ; 13.057     ;
; -16.085 ; settings[2][3] ; redO[3]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.018     ; 13.022     ;
; -16.085 ; settings[2][1] ; blueO[4]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.014     ; 13.026     ;
; -16.072 ; settings[2][2] ; greenE[5] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.969     ; 13.058     ;
; -16.070 ; settings[2][3] ; redO[2]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.991     ; 13.034     ;
; -16.046 ; settings[2][0] ; greenE[4] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.969     ; 13.032     ;
; -16.045 ; settings[2][1] ; redE[4]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.038     ; 12.962     ;
; -16.042 ; settings[2][3] ; blueE[4]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.020     ; 12.977     ;
; -16.029 ; settings[2][1] ; redE[3]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.038     ; 12.946     ;
; -16.006 ; settings[2][3] ; greenO[3] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.003     ; 12.958     ;
; -15.992 ; settings[2][3] ; greenE[5] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.969     ; 12.978     ;
; -15.985 ; settings[2][0] ; blueO[3]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.014     ; 12.926     ;
; -15.971 ; settings[2][2] ; redE[4]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.038     ; 12.888     ;
; -15.963 ; settings[2][4] ; blueE[5]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.020     ; 12.898     ;
; -15.955 ; settings[2][2] ; redE[3]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.038     ; 12.872     ;
; -15.931 ; settings[2][3] ; blueO[4]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.014     ; 12.872     ;
; -15.923 ; settings[2][0] ; greenE[3] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.969     ; 12.909     ;
; -15.908 ; settings[2][1] ; greenE[4] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.969     ; 12.894     ;
; -15.900 ; settings[2][1] ; blueO[3]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.014     ; 12.841     ;
; -15.891 ; settings[2][3] ; redE[4]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.038     ; 12.808     ;
; -15.875 ; settings[2][3] ; redE[3]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.038     ; 12.792     ;
; -15.847 ; settings[2][4] ; greenO[4] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.003     ; 12.799     ;
; -15.845 ; settings[2][4] ; greenO[5] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.003     ; 12.797     ;
; -15.839 ; settings[2][2] ; greenE[4] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.969     ; 12.825     ;
; -15.818 ; settings[2][4] ; blueE[3]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.020     ; 12.753     ;
; -15.790 ; settings[2][1] ; greenE[3] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.969     ; 12.776     ;
; -15.767 ; settings[2][4] ; redE[5]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.038     ; 12.684     ;
; -15.762 ; settings[2][2] ; blueO[3]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.014     ; 12.703     ;
; -15.754 ; settings[2][3] ; greenE[4] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.969     ; 12.740     ;
; -15.716 ; settings[2][2] ; greenE[3] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.969     ; 12.702     ;
; -15.682 ; settings[2][4] ; redO[3]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.018     ; 12.619     ;
; -15.678 ; settings[2][0] ; blueE[2]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.020     ; 12.613     ;
; -15.667 ; settings[2][4] ; redO[2]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.991     ; 12.631     ;
; -15.648 ; settings[2][3] ; blueO[3]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.014     ; 12.589     ;
; -15.641 ; settings[2][0] ; blueO[2]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.490     ; 12.106     ;
; -15.639 ; settings[2][4] ; blueE[4]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.020     ; 12.574     ;
; -15.636 ; settings[2][3] ; greenE[3] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.969     ; 12.622     ;
; -15.603 ; settings[2][4] ; greenO[3] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.003     ; 12.555     ;
; -15.589 ; settings[2][4] ; greenE[5] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.969     ; 12.575     ;
; -15.556 ; settings[2][1] ; blueO[2]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.490     ; 12.021     ;
; -15.545 ; settings[2][1] ; blueE[2]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.020     ; 12.480     ;
; -15.528 ; settings[2][4] ; blueO[4]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.014     ; 12.469     ;
; -15.507 ; settings[2][0] ; greenO[2] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.003     ; 12.459     ;
; -15.493 ; settings[2][0] ; redE[2]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.038     ; 12.410     ;
; -15.488 ; settings[2][4] ; redE[4]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.038     ; 12.405     ;
; -15.472 ; settings[2][4] ; redE[3]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.038     ; 12.389     ;
; -15.471 ; settings[2][2] ; blueE[2]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.020     ; 12.406     ;
; -15.418 ; settings[2][2] ; blueO[2]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.490     ; 11.883     ;
+---------+----------------+-----------+--------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                ;
+-----------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node        ; To Node            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-----------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -5.219    ; settings[3][0]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.844     ; 2.826      ;
; -5.188    ; settings[3][2]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.844     ; 2.795      ;
; -5.102    ; settings[3][8]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -3.010     ; 2.543      ;
; -5.094    ; settings[3][10]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -3.010     ; 2.535      ;
; -5.090    ; settings[3][1]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.844     ; 2.697      ;
; -5.041    ; settings[3][4]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.844     ; 2.648      ;
; -4.943    ; settings[3][3]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.844     ; 2.550      ;
; -4.845    ; settings[3][5]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.844     ; 2.452      ;
; -4.781    ; settings[3][6]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.844     ; 2.388      ;
; -4.780    ; settings[3][12]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -3.010     ; 2.221      ;
; -4.772    ; settings[3][14]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -3.010     ; 2.213      ;
; -4.760    ; settings[3][9]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -3.010     ; 2.201      ;
; -4.681    ; settings[3][11]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -3.010     ; 2.122      ;
; -4.437    ; settings[3][15]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -3.010     ; 1.878      ;
; -4.356    ; settings[3][13]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -3.010     ; 1.797      ;
; -3.819    ; settings[3][7]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.844     ; 1.426      ;
; 15996.723 ; pwmBrightness[2] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 3.196      ;
; 15996.815 ; pwmBrightness[0] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 3.104      ;
; 15996.853 ; pwmBrightness[1] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 3.066      ;
; 15996.880 ; pwmBrightness[2] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 3.039      ;
; 15996.907 ; pwmBrightness[3] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 3.012      ;
; 15996.921 ; pwmBrightness[0] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.998      ;
; 15996.952 ; pwmBrightness[2] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.967      ;
; 15996.954 ; pwmBrightness[0] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.965      ;
; 15996.995 ; pwmBrightness[1] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.924      ;
; 15997.018 ; pwmBrightness[2] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.901      ;
; 15997.025 ; pwmBrightness[1] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.894      ;
; 15997.028 ; pwmBrightness[1] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.891      ;
; 15997.059 ; pwmBrightness[0] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.860      ;
; 15997.082 ; pwmBrightness[3] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.837      ;
; 15997.093 ; pwmBrightness[4] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.826      ;
; 15997.123 ; pwmBrightness[2] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.796      ;
; 15997.129 ; pwmBrightness[0] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.790      ;
; 15997.130 ; pwmBrightness[1] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.789      ;
; 15997.156 ; pwmBrightness[2] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.763      ;
; 15997.157 ; pwmBrightness[3] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.762      ;
; 15997.161 ; pwmBrightness[5] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.758      ;
; 15997.197 ; pwmBrightness[0] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.722      ;
; 15997.222 ; pwmBrightness[6] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.697      ;
; 15997.239 ; pwmBrightness[1] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.680      ;
; 15997.249 ; pwmBrightness[4] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.670      ;
; 15997.269 ; pwmBrightness[5] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.650      ;
; 15997.293 ; pwmBrightness[3] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.626      ;
; 15997.294 ; pwmBrightness[0] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.625      ;
; 15997.322 ; pwmBrightness[7] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.597      ;
; 15997.333 ; pwmBrightness[3] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.586      ;
; 15997.346 ; pwmBrightness[7] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.573      ;
; 15997.363 ; pwmBrightness[4] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.556      ;
; 15997.389 ; pwmBrightness[6] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.530      ;
; 15997.393 ; pwmBrightness[6] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.526      ;
; 15997.438 ; pwmBrightness[5] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.481      ;
; 15997.445 ; pwmBrightness[5] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.474      ;
; 15997.460 ; pwmBrightness[3] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.459      ;
; 15997.501 ; pwmBrightness[4] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.418      ;
; 15997.524 ; pwmBrightness[7] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.395      ;
; 15997.558 ; pwmBrightness[7] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.361      ;
; 15997.564 ; pwmBrightness[7] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.355      ;
; 15997.565 ; pwmBrightness[7] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.354      ;
; 15997.631 ; pwmBrightness[6] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.288      ;
; 15997.632 ; pwmBrightness[6] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.287      ;
; 15997.636 ; pwmBrightness[6] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.283      ;
; 15997.637 ; pwmBrightness[6] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.282      ;
; 15997.684 ; pwmBrightness[5] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.235      ;
; 15997.688 ; pwmBrightness[5] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.231      ;
; 15997.689 ; pwmBrightness[5] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.230      ;
; 15997.791 ; pwmBrightness[7] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.128      ;
; 15997.844 ; pwmBrightness[0] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.075      ;
; 15997.848 ; pwmBrightness[4] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.071      ;
; 15997.885 ; pwmBrightness[1] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.034      ;
; 15997.887 ; pwmBrightness[7] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.032      ;
; 15997.926 ; pwmBrightness[6] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 1.993      ;
; 15997.933 ; pwmBrightness[4] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 1.986      ;
; 15997.936 ; pwmBrightness[1] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 1.983      ;
; 15997.938 ; pwmBrightness[4] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 1.981      ;
; 15997.958 ; pwmBrightness[5] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 1.961      ;
; 15997.967 ; pwmBrightness[3] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 1.952      ;
; 15997.970 ; pwmBrightness[3] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 1.949      ;
; 15998.037 ; pwmBrightness[0] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 1.882      ;
; 15998.142 ; pwmBrightness[1] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 1.777      ;
; 15998.210 ; pwmBrightness[4] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 1.709      ;
; 15998.220 ; pwmBrightness[2] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 1.699      ;
; 15998.223 ; pwmBrightness[2] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 1.696      ;
; 15998.473 ; pwmBrightness[2] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 1.446      ;
+-----------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'dotClock'                                                                          ;
+--------+-----------------+-----------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node       ; To Node         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------+-----------------+--------------+-------------+--------------+------------+------------+
; -4.287 ; whichSetting[7] ; settings[2][0]  ; dotClock     ; dotClock    ; 0.500        ; 0.145      ; 4.953      ;
; -4.287 ; whichSetting[7] ; settings[2][1]  ; dotClock     ; dotClock    ; 0.500        ; 0.145      ; 4.953      ;
; -4.287 ; whichSetting[7] ; settings[2][2]  ; dotClock     ; dotClock    ; 0.500        ; 0.145      ; 4.953      ;
; -4.287 ; whichSetting[7] ; settings[2][3]  ; dotClock     ; dotClock    ; 0.500        ; 0.145      ; 4.953      ;
; -4.287 ; whichSetting[7] ; settings[2][4]  ; dotClock     ; dotClock    ; 0.500        ; 0.145      ; 4.953      ;
; -4.287 ; whichSetting[7] ; settings[2][5]  ; dotClock     ; dotClock    ; 0.500        ; 0.145      ; 4.953      ;
; -4.285 ; whichSetting[6] ; settings[2][0]  ; dotClock     ; dotClock    ; 0.500        ; 0.145      ; 4.951      ;
; -4.285 ; whichSetting[6] ; settings[2][1]  ; dotClock     ; dotClock    ; 0.500        ; 0.145      ; 4.951      ;
; -4.285 ; whichSetting[6] ; settings[2][2]  ; dotClock     ; dotClock    ; 0.500        ; 0.145      ; 4.951      ;
; -4.285 ; whichSetting[6] ; settings[2][3]  ; dotClock     ; dotClock    ; 0.500        ; 0.145      ; 4.951      ;
; -4.285 ; whichSetting[6] ; settings[2][4]  ; dotClock     ; dotClock    ; 0.500        ; 0.145      ; 4.951      ;
; -4.285 ; whichSetting[6] ; settings[2][5]  ; dotClock     ; dotClock    ; 0.500        ; 0.145      ; 4.951      ;
; -4.180 ; whichSetting[5] ; settings[2][0]  ; dotClock     ; dotClock    ; 0.500        ; 0.145      ; 4.846      ;
; -4.180 ; whichSetting[5] ; settings[2][1]  ; dotClock     ; dotClock    ; 0.500        ; 0.145      ; 4.846      ;
; -4.180 ; whichSetting[5] ; settings[2][2]  ; dotClock     ; dotClock    ; 0.500        ; 0.145      ; 4.846      ;
; -4.180 ; whichSetting[5] ; settings[2][3]  ; dotClock     ; dotClock    ; 0.500        ; 0.145      ; 4.846      ;
; -4.180 ; whichSetting[5] ; settings[2][4]  ; dotClock     ; dotClock    ; 0.500        ; 0.145      ; 4.846      ;
; -4.180 ; whichSetting[5] ; settings[2][5]  ; dotClock     ; dotClock    ; 0.500        ; 0.145      ; 4.846      ;
; -4.034 ; whichSetting[4] ; settings[2][0]  ; dotClock     ; dotClock    ; 0.500        ; 0.145      ; 4.700      ;
; -4.034 ; whichSetting[4] ; settings[2][1]  ; dotClock     ; dotClock    ; 0.500        ; 0.145      ; 4.700      ;
; -4.034 ; whichSetting[4] ; settings[2][2]  ; dotClock     ; dotClock    ; 0.500        ; 0.145      ; 4.700      ;
; -4.034 ; whichSetting[4] ; settings[2][3]  ; dotClock     ; dotClock    ; 0.500        ; 0.145      ; 4.700      ;
; -4.034 ; whichSetting[4] ; settings[2][4]  ; dotClock     ; dotClock    ; 0.500        ; 0.145      ; 4.700      ;
; -4.034 ; whichSetting[4] ; settings[2][5]  ; dotClock     ; dotClock    ; 0.500        ; 0.145      ; 4.700      ;
; -3.956 ; byteBitIn[2]    ; settings[2][0]  ; dotClock     ; dotClock    ; 1.000        ; 0.273      ; 5.250      ;
; -3.956 ; byteBitIn[2]    ; settings[2][1]  ; dotClock     ; dotClock    ; 1.000        ; 0.273      ; 5.250      ;
; -3.956 ; byteBitIn[2]    ; settings[2][2]  ; dotClock     ; dotClock    ; 1.000        ; 0.273      ; 5.250      ;
; -3.956 ; byteBitIn[2]    ; settings[2][3]  ; dotClock     ; dotClock    ; 1.000        ; 0.273      ; 5.250      ;
; -3.956 ; byteBitIn[2]    ; settings[2][4]  ; dotClock     ; dotClock    ; 1.000        ; 0.273      ; 5.250      ;
; -3.956 ; byteBitIn[2]    ; settings[2][5]  ; dotClock     ; dotClock    ; 1.000        ; 0.273      ; 5.250      ;
; -3.902 ; byteBitIn[0]    ; settings[2][0]  ; dotClock     ; dotClock    ; 1.000        ; 0.273      ; 5.196      ;
; -3.902 ; byteBitIn[0]    ; settings[2][1]  ; dotClock     ; dotClock    ; 1.000        ; 0.273      ; 5.196      ;
; -3.902 ; byteBitIn[0]    ; settings[2][2]  ; dotClock     ; dotClock    ; 1.000        ; 0.273      ; 5.196      ;
; -3.902 ; byteBitIn[0]    ; settings[2][3]  ; dotClock     ; dotClock    ; 1.000        ; 0.273      ; 5.196      ;
; -3.902 ; byteBitIn[0]    ; settings[2][4]  ; dotClock     ; dotClock    ; 1.000        ; 0.273      ; 5.196      ;
; -3.902 ; byteBitIn[0]    ; settings[2][5]  ; dotClock     ; dotClock    ; 1.000        ; 0.273      ; 5.196      ;
; -3.880 ; whichSetting[3] ; settings[2][0]  ; dotClock     ; dotClock    ; 0.500        ; 0.145      ; 4.546      ;
; -3.880 ; whichSetting[3] ; settings[2][1]  ; dotClock     ; dotClock    ; 0.500        ; 0.145      ; 4.546      ;
; -3.880 ; whichSetting[3] ; settings[2][2]  ; dotClock     ; dotClock    ; 0.500        ; 0.145      ; 4.546      ;
; -3.880 ; whichSetting[3] ; settings[2][3]  ; dotClock     ; dotClock    ; 0.500        ; 0.145      ; 4.546      ;
; -3.880 ; whichSetting[3] ; settings[2][4]  ; dotClock     ; dotClock    ; 0.500        ; 0.145      ; 4.546      ;
; -3.880 ; whichSetting[3] ; settings[2][5]  ; dotClock     ; dotClock    ; 0.500        ; 0.145      ; 4.546      ;
; -3.800 ; whichSetting[7] ; settings[3][0]  ; dotClock     ; dotClock    ; 0.500        ; -0.437     ; 3.884      ;
; -3.800 ; whichSetting[7] ; settings[3][1]  ; dotClock     ; dotClock    ; 0.500        ; -0.437     ; 3.884      ;
; -3.800 ; whichSetting[7] ; settings[3][2]  ; dotClock     ; dotClock    ; 0.500        ; -0.437     ; 3.884      ;
; -3.800 ; whichSetting[7] ; settings[3][3]  ; dotClock     ; dotClock    ; 0.500        ; -0.437     ; 3.884      ;
; -3.800 ; whichSetting[7] ; settings[3][4]  ; dotClock     ; dotClock    ; 0.500        ; -0.437     ; 3.884      ;
; -3.800 ; whichSetting[7] ; settings[3][5]  ; dotClock     ; dotClock    ; 0.500        ; -0.437     ; 3.884      ;
; -3.800 ; whichSetting[7] ; settings[3][6]  ; dotClock     ; dotClock    ; 0.500        ; -0.437     ; 3.884      ;
; -3.800 ; whichSetting[7] ; settings[3][7]  ; dotClock     ; dotClock    ; 0.500        ; -0.437     ; 3.884      ;
; -3.798 ; whichSetting[6] ; settings[3][0]  ; dotClock     ; dotClock    ; 0.500        ; -0.437     ; 3.882      ;
; -3.798 ; whichSetting[6] ; settings[3][1]  ; dotClock     ; dotClock    ; 0.500        ; -0.437     ; 3.882      ;
; -3.798 ; whichSetting[6] ; settings[3][2]  ; dotClock     ; dotClock    ; 0.500        ; -0.437     ; 3.882      ;
; -3.798 ; whichSetting[6] ; settings[3][3]  ; dotClock     ; dotClock    ; 0.500        ; -0.437     ; 3.882      ;
; -3.798 ; whichSetting[6] ; settings[3][4]  ; dotClock     ; dotClock    ; 0.500        ; -0.437     ; 3.882      ;
; -3.798 ; whichSetting[6] ; settings[3][5]  ; dotClock     ; dotClock    ; 0.500        ; -0.437     ; 3.882      ;
; -3.798 ; whichSetting[6] ; settings[3][6]  ; dotClock     ; dotClock    ; 0.500        ; -0.437     ; 3.882      ;
; -3.798 ; whichSetting[6] ; settings[3][7]  ; dotClock     ; dotClock    ; 0.500        ; -0.437     ; 3.882      ;
; -3.693 ; whichSetting[7] ; settings[3][15] ; dotClock     ; dotClock    ; 0.500        ; -0.296     ; 3.918      ;
; -3.693 ; whichSetting[7] ; settings[3][13] ; dotClock     ; dotClock    ; 0.500        ; -0.296     ; 3.918      ;
; -3.693 ; whichSetting[7] ; settings[3][14] ; dotClock     ; dotClock    ; 0.500        ; -0.296     ; 3.918      ;
; -3.693 ; whichSetting[7] ; settings[3][12] ; dotClock     ; dotClock    ; 0.500        ; -0.296     ; 3.918      ;
; -3.693 ; whichSetting[7] ; settings[3][9]  ; dotClock     ; dotClock    ; 0.500        ; -0.296     ; 3.918      ;
; -3.693 ; whichSetting[7] ; settings[3][11] ; dotClock     ; dotClock    ; 0.500        ; -0.296     ; 3.918      ;
; -3.693 ; whichSetting[7] ; settings[3][10] ; dotClock     ; dotClock    ; 0.500        ; -0.296     ; 3.918      ;
; -3.693 ; whichSetting[7] ; settings[3][8]  ; dotClock     ; dotClock    ; 0.500        ; -0.296     ; 3.918      ;
; -3.693 ; whichSetting[5] ; settings[3][0]  ; dotClock     ; dotClock    ; 0.500        ; -0.437     ; 3.777      ;
; -3.693 ; whichSetting[5] ; settings[3][1]  ; dotClock     ; dotClock    ; 0.500        ; -0.437     ; 3.777      ;
; -3.693 ; whichSetting[5] ; settings[3][2]  ; dotClock     ; dotClock    ; 0.500        ; -0.437     ; 3.777      ;
; -3.693 ; whichSetting[5] ; settings[3][3]  ; dotClock     ; dotClock    ; 0.500        ; -0.437     ; 3.777      ;
; -3.693 ; whichSetting[5] ; settings[3][4]  ; dotClock     ; dotClock    ; 0.500        ; -0.437     ; 3.777      ;
; -3.693 ; whichSetting[5] ; settings[3][5]  ; dotClock     ; dotClock    ; 0.500        ; -0.437     ; 3.777      ;
; -3.693 ; whichSetting[5] ; settings[3][6]  ; dotClock     ; dotClock    ; 0.500        ; -0.437     ; 3.777      ;
; -3.693 ; whichSetting[5] ; settings[3][7]  ; dotClock     ; dotClock    ; 0.500        ; -0.437     ; 3.777      ;
; -3.691 ; whichSetting[6] ; settings[3][15] ; dotClock     ; dotClock    ; 0.500        ; -0.296     ; 3.916      ;
; -3.691 ; whichSetting[6] ; settings[3][13] ; dotClock     ; dotClock    ; 0.500        ; -0.296     ; 3.916      ;
; -3.691 ; whichSetting[6] ; settings[3][14] ; dotClock     ; dotClock    ; 0.500        ; -0.296     ; 3.916      ;
; -3.691 ; whichSetting[6] ; settings[3][12] ; dotClock     ; dotClock    ; 0.500        ; -0.296     ; 3.916      ;
; -3.691 ; whichSetting[6] ; settings[3][9]  ; dotClock     ; dotClock    ; 0.500        ; -0.296     ; 3.916      ;
; -3.691 ; whichSetting[6] ; settings[3][11] ; dotClock     ; dotClock    ; 0.500        ; -0.296     ; 3.916      ;
; -3.691 ; whichSetting[6] ; settings[3][10] ; dotClock     ; dotClock    ; 0.500        ; -0.296     ; 3.916      ;
; -3.691 ; whichSetting[6] ; settings[3][8]  ; dotClock     ; dotClock    ; 0.500        ; -0.296     ; 3.916      ;
; -3.688 ; whichSetting[2] ; settings[2][0]  ; dotClock     ; dotClock    ; 0.500        ; -0.058     ; 4.151      ;
; -3.688 ; whichSetting[2] ; settings[2][1]  ; dotClock     ; dotClock    ; 0.500        ; -0.058     ; 4.151      ;
; -3.688 ; whichSetting[2] ; settings[2][2]  ; dotClock     ; dotClock    ; 0.500        ; -0.058     ; 4.151      ;
; -3.688 ; whichSetting[2] ; settings[2][3]  ; dotClock     ; dotClock    ; 0.500        ; -0.058     ; 4.151      ;
; -3.688 ; whichSetting[2] ; settings[2][4]  ; dotClock     ; dotClock    ; 0.500        ; -0.058     ; 4.151      ;
; -3.688 ; whichSetting[2] ; settings[2][5]  ; dotClock     ; dotClock    ; 0.500        ; -0.058     ; 4.151      ;
; -3.612 ; whichSetting[7] ; settings[0][1]  ; dotClock     ; dotClock    ; 0.500        ; -0.153     ; 3.980      ;
; -3.612 ; whichSetting[7] ; settings[0][4]  ; dotClock     ; dotClock    ; 0.500        ; -0.153     ; 3.980      ;
; -3.612 ; whichSetting[7] ; settings[0][5]  ; dotClock     ; dotClock    ; 0.500        ; -0.153     ; 3.980      ;
; -3.610 ; whichSetting[6] ; settings[0][1]  ; dotClock     ; dotClock    ; 0.500        ; -0.153     ; 3.978      ;
; -3.610 ; whichSetting[6] ; settings[0][4]  ; dotClock     ; dotClock    ; 0.500        ; -0.153     ; 3.978      ;
; -3.610 ; whichSetting[6] ; settings[0][5]  ; dotClock     ; dotClock    ; 0.500        ; -0.153     ; 3.978      ;
; -3.586 ; whichSetting[5] ; settings[3][15] ; dotClock     ; dotClock    ; 0.500        ; -0.296     ; 3.811      ;
; -3.586 ; whichSetting[5] ; settings[3][13] ; dotClock     ; dotClock    ; 0.500        ; -0.296     ; 3.811      ;
; -3.586 ; whichSetting[5] ; settings[3][14] ; dotClock     ; dotClock    ; 0.500        ; -0.296     ; 3.811      ;
; -3.586 ; whichSetting[5] ; settings[3][12] ; dotClock     ; dotClock    ; 0.500        ; -0.296     ; 3.811      ;
; -3.586 ; whichSetting[5] ; settings[3][9]  ; dotClock     ; dotClock    ; 0.500        ; -0.296     ; 3.811      ;
; -3.586 ; whichSetting[5] ; settings[3][11] ; dotClock     ; dotClock    ; 0.500        ; -0.296     ; 3.811      ;
+--------+-----------------+-----------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                 ;
+-------+------------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node        ; To Node                                                                                                ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.452 ; which_bit[3]     ; which_bit[3]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; which_bit[2]     ; which_bit[2]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; which_bit[1]     ; which_bit[1]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.464 ; which_bit[0]     ; which_bit[0]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.508 ; which_bit[3]     ; which_bit[0]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.802      ;
; 0.520 ; readAddress[12]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 1.178      ;
; 0.531 ; currentPixel[11] ; readAddress[11]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.825      ;
; 0.536 ; currentPixel[9]  ; readAddress[9]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.830      ;
; 0.547 ; readAddress[9]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 1.205      ;
; 0.563 ; readAddress[2]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 1.222      ;
; 0.565 ; readAddress[1]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 1.224      ;
; 0.567 ; readAddress[8]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 1.223      ;
; 0.570 ; readAddress[9]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 1.227      ;
; 0.574 ; which_bit[2]     ; which_bit[3]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.868      ;
; 0.576 ; readAddress[12]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 1.234      ;
; 0.579 ; which_bit[1]     ; which_bit[2]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.873      ;
; 0.581 ; readAddress[9]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 1.239      ;
; 0.581 ; readAddress[12]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 1.239      ;
; 0.583 ; readAddress[8]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 1.236      ;
; 0.589 ; readAddress[8]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 1.247      ;
; 0.600 ; readAddress[7]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 1.259      ;
; 0.604 ; readAddress[12]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 1.261      ;
; 0.630 ; readAddress[8]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 1.274      ;
; 0.631 ; readAddress[8]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 1.282      ;
; 0.684 ; pixelX[7]        ; pixelX[7]                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.977      ;
; 0.706 ; currentPixel[6]  ; readAddress[6]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.000      ;
; 0.706 ; currentPixel[0]  ; readAddress[0]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.000      ;
; 0.733 ; currentPixel[12] ; readAddress[12]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.027      ;
; 0.753 ; pixelY[5]        ; pixelY[5]                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.046      ;
; 0.759 ; pixelYcount[3]   ; pixelYcount[3]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.054      ;
; 0.759 ; hCurrent[3]      ; hCurrent[3]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.054      ;
; 0.760 ; pixelYcount[13]  ; pixelYcount[13]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.055      ;
; 0.760 ; pixelYcount[11]  ; pixelYcount[11]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.055      ;
; 0.760 ; pixelYcount[5]   ; pixelYcount[5]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.055      ;
; 0.760 ; pixelYcount[1]   ; pixelYcount[1]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.055      ;
; 0.760 ; hCurrent[13]     ; hCurrent[13]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.055      ;
; 0.760 ; hCurrent[11]     ; hCurrent[11]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.055      ;
; 0.760 ; hCurrent[5]      ; hCurrent[5]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.055      ;
; 0.760 ; hCurrent[1]      ; hCurrent[1]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.055      ;
; 0.761 ; pixelYcount[15]  ; pixelYcount[15]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.056      ;
; 0.761 ; vCurrent[13]     ; vCurrent[13]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; vCurrent[11]     ; vCurrent[11]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; vCurrent[5]      ; vCurrent[5]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; vCurrent[1]      ; vCurrent[1]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; hCurrent[15]     ; hCurrent[15]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.056      ;
; 0.761 ; hCurrent[9]      ; hCurrent[9]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.056      ;
; 0.761 ; hCurrent[7]      ; hCurrent[7]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.056      ;
; 0.762 ; pixelX[6]        ; pixelX[6]                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; pixelYcount[9]   ; pixelYcount[9]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.057      ;
; 0.762 ; pixelYcount[7]   ; pixelYcount[7]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.057      ;
; 0.762 ; pixelYcount[6]   ; pixelYcount[6]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.057      ;
; 0.762 ; pixelYcount[2]   ; pixelYcount[2]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.057      ;
; 0.762 ; vCurrent[15]     ; vCurrent[15]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; vCurrent[7]      ; vCurrent[7]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; hCurrent[6]      ; hCurrent[6]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.057      ;
; 0.762 ; hCurrent[2]      ; hCurrent[2]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.057      ;
; 0.763 ; pixelYcount[14]  ; pixelYcount[14]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.058      ;
; 0.763 ; pixelYcount[4]   ; pixelYcount[4]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.058      ;
; 0.763 ; hCurrent[14]     ; hCurrent[14]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.058      ;
; 0.764 ; pixelYcount[12]  ; pixelYcount[12]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.059      ;
; 0.764 ; pixelYcount[10]  ; pixelYcount[10]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.059      ;
; 0.764 ; pixelYcount[8]   ; pixelYcount[8]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.059      ;
; 0.764 ; pixelY[6]        ; pixelY[6]                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; vCurrent[14]     ; vCurrent[14]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.058      ;
; 0.764 ; hCurrent[12]     ; hCurrent[12]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.059      ;
; 0.764 ; hCurrent[8]      ; hCurrent[8]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.059      ;
; 0.765 ; pixelY[7]        ; pixelY[7]                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; vCurrent[12]     ; vCurrent[12]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.059      ;
; 0.766 ; pixelX[5]        ; pixelX[5]                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.784 ; pixelYcount[0]   ; pixelYcount[0]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.079      ;
; 0.784 ; hCurrent[0]      ; hCurrent[0]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.079      ;
; 0.785 ; vCurrent[0]      ; vCurrent[0]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.079      ;
; 0.786 ; vCurrent[9]      ; vCurrent[9]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.080      ;
; 0.787 ; vCurrent[2]      ; vCurrent[2]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.081      ;
; 0.788 ; vCurrent[8]      ; vCurrent[8]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.082      ;
; 0.790 ; pixelX[3]        ; pixelX[3]                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.083      ;
; 0.810 ; readAddress[6]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 1.468      ;
; 0.830 ; which_bit[0]     ; which_bit[2]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.124      ;
; 0.832 ; readAddress[3]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 1.490      ;
; 0.832 ; which_bit[0]     ; which_bit[1]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.126      ;
; 0.833 ; which_bit[0]     ; which_bit[3]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.127      ;
; 0.835 ; pixelX[2]        ; pixelX[2]                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.128      ;
; 0.837 ; readAddress[10]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 1.495      ;
; 0.838 ; readAddress[3]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 1.497      ;
; 0.841 ; readAddress[10]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 1.499      ;
; 0.849 ; pixelX[4]        ; pixelX[4]                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.142      ;
; 0.859 ; which_bit[1]     ; which_bit[3]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.153      ;
; 0.862 ; readAddress[0]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 1.521      ;
; 0.868 ; readAddress[6]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.522      ;
; 0.868 ; readAddress[12]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 1.524      ;
; 0.869 ; readAddress[0]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 1.528      ;
; 0.876 ; readAddress[6]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 1.528      ;
; 0.876 ; readAddress[2]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 1.534      ;
; 0.877 ; readAddress[1]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 1.536      ;
; 0.882 ; readAddress[3]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 1.541      ;
; 0.886 ; readAddress[2]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 1.545      ;
; 0.887 ; readAddress[6]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 1.544      ;
; 0.889 ; pixelX[1]        ; pixelX[1]                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.182      ;
; 0.890 ; readAddress[2]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 1.549      ;
; 0.890 ; readAddress[9]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 1.543      ;
+-------+------------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'dotClock'                                                                                                                                                                                 ;
+-------+---------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.485 ; byteBuild[0]                    ; byteBuild[0]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; byteBuild[4]                    ; byteBuild[4]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; byteBuild[1]                    ; byteBuild[1]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; byteBuild[5]                    ; byteBuild[5]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; byteBuild[2]                    ; byteBuild[2]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; byteBuild[7]                    ; byteBuild[7]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; byteBuild[6]                    ; byteBuild[6]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; byteBuild[3]                    ; byteBuild[3]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; startingRaster.0010000000000000 ; startingRaster.0010000000000000                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; hiLow                           ; hiLow                                                                                                  ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; writeEnable                     ; writeEnable                                                                                            ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; byteBitIn[2]                    ; byteBitIn[2]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; byteBitIn[1]                    ; byteBitIn[1]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 0.746      ;
; 0.497 ; byteBitIn[0]                    ; byteBitIn[0]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 0.758      ;
; 0.510 ; writeAddress[8]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.420      ; 1.184      ;
; 0.515 ; writeAddress[5]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.414      ; 1.183      ;
; 0.521 ; writeAddress[7]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.420      ; 1.195      ;
; 0.531 ; writeAddress[9]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.414      ; 1.199      ;
; 0.532 ; writeAddress[7]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.414      ; 1.200      ;
; 0.534 ; writeAddress[8]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.462      ; 1.250      ;
; 0.539 ; writeAddress[7]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.462      ; 1.255      ;
; 0.542 ; writeAddress[12]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.462      ; 1.258      ;
; 0.554 ; writeAddress[9]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.420      ; 1.228      ;
; 0.557 ; writeAddress[5]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.462      ; 1.273      ;
; 0.559 ; writeAddress[8]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.437      ; 1.250      ;
; 0.562 ; writeAddress[12]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.399      ; 1.215      ;
; 0.566 ; writeAddress[1]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.399      ; 1.219      ;
; 0.570 ; byteBitIn[2]                    ; byteBuild[4]                                                                                           ; dotClock     ; dotClock    ; -0.500       ; 0.741      ; 1.023      ;
; 0.573 ; byteBitIn[2]                    ; byteBuild[0]                                                                                           ; dotClock     ; dotClock    ; -0.500       ; 0.741      ; 1.026      ;
; 0.578 ; writeAddress[8]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.450      ; 1.282      ;
; 0.583 ; writeAddress[5]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.437      ; 1.274      ;
; 0.583 ; writeAddress[12]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.450      ; 1.287      ;
; 0.593 ; writeAddress[2]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.399      ; 1.246      ;
; 0.600 ; writeAddress[5]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.450      ; 1.304      ;
; 0.601 ; writeAddress[9]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.437      ; 1.292      ;
; 0.611 ; writeAddress[9]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.450      ; 1.315      ;
; 0.657 ; writeAddress[7]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.324      ; 1.235      ;
; 0.661 ; writeAddress[12]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.324      ; 1.239      ;
; 0.672 ; writeAddress[5]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.324      ; 1.250      ;
; 0.696 ; writeAddress[9]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.324      ; 1.274      ;
; 0.793 ; writeAddress[3]                 ; writeAddress[3]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 1.054      ;
; 0.794 ; writeAddress[1]                 ; writeAddress[1]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 1.055      ;
; 0.794 ; writeAddress[5]                 ; writeAddress[5]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 1.055      ;
; 0.795 ; writeAddress[11]                ; writeAddress[11]                                                                                       ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 1.056      ;
; 0.796 ; writeAddress[2]                 ; writeAddress[2]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 1.057      ;
; 0.796 ; writeAddress[6]                 ; writeAddress[6]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 1.057      ;
; 0.796 ; writeAddress[7]                 ; writeAddress[7]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 1.057      ;
; 0.796 ; writeAddress[9]                 ; writeAddress[9]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 1.057      ;
; 0.796 ; writeAddress[13]                ; writeAddress[13]                                                                                       ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 1.057      ;
; 0.797 ; writeAddress[4]                 ; writeAddress[4]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 1.058      ;
; 0.798 ; writeAddress[8]                 ; writeAddress[8]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 1.059      ;
; 0.798 ; writeAddress[10]                ; writeAddress[10]                                                                                       ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 1.059      ;
; 0.819 ; writeAddress[0]                 ; writeAddress[0]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 1.080      ;
; 0.821 ; writeAddress[12]                ; writeAddress[12]                                                                                       ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 1.082      ;
; 0.829 ; writeAddress[12]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.420      ; 1.503      ;
; 0.856 ; writeAddress[1]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.462      ; 1.572      ;
; 0.858 ; writeAddress[0]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.462      ; 1.574      ;
; 0.873 ; byteBitIn[1]                    ; byteBitIn[2]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.056      ; 1.141      ;
; 0.874 ; writeAddress[12]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.414      ; 1.542      ;
; 0.884 ; writeAddress[8]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.436      ; 1.574      ;
; 0.893 ; writeAddress[1]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.450      ; 1.597      ;
; 0.895 ; writeAddress[11]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.437      ; 1.586      ;
; 0.900 ; byteBitIn[0]                    ; byteBitIn[2]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.056      ; 1.168      ;
; 0.900 ; byteBitIn[0]                    ; byteBitIn[1]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.056      ; 1.168      ;
; 0.908 ; writeAddress[1]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.437      ; 1.599      ;
; 0.912 ; writeAddress[2]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.450      ; 1.616      ;
; 0.932 ; writeAddress[7]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.437      ; 1.623      ;
; 0.934 ; writeAddress[2]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.437      ; 1.625      ;
; 0.946 ; writeAddress[7]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.436      ; 1.636      ;
; 0.977 ; writeAddress[5]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.420      ; 1.651      ;
; 0.993 ; writeAddress[5]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.399      ; 1.646      ;
; 0.998 ; writeAddress[4]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.399      ; 1.651      ;
; 1.029 ; writeAddress[5]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.436      ; 1.719      ;
; 1.041 ; writeAddress[0]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.851      ; 2.146      ;
; 1.043 ; writeAddress[4]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.851      ; 2.148      ;
; 1.057 ; writeAddress[4]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.453      ; 1.764      ;
; 1.063 ; writeAddress[0]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.453      ; 1.770      ;
; 1.083 ; byteBitIn[1]                    ; byteBuild[7]                                                                                           ; dotClock     ; dotClock    ; -0.500       ; 1.065      ; 1.860      ;
; 1.143 ; writeAddress[1]                 ; writeAddress[2]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.054      ; 1.409      ;
; 1.143 ; writeAddress[3]                 ; writeAddress[4]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.054      ; 1.409      ;
; 1.144 ; writeAddress[5]                 ; writeAddress[6]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.054      ; 1.410      ;
; 1.145 ; writeAddress[7]                 ; writeAddress[8]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.054      ; 1.411      ;
; 1.145 ; writeAddress[9]                 ; writeAddress[10]                                                                                       ; dotClock     ; dotClock    ; 0.000        ; 0.054      ; 1.411      ;
; 1.145 ; writeAddress[11]                ; writeAddress[12]                                                                                       ; dotClock     ; dotClock    ; 0.000        ; 0.054      ; 1.411      ;
; 1.152 ; writeAddress[0]                 ; writeAddress[1]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.054      ; 1.418      ;
; 1.152 ; writeAddress[2]                 ; writeAddress[3]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.054      ; 1.418      ;
; 1.152 ; writeAddress[6]                 ; writeAddress[7]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.054      ; 1.418      ;
; 1.153 ; writeAddress[4]                 ; writeAddress[5]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.054      ; 1.419      ;
; 1.154 ; writeAddress[8]                 ; writeAddress[9]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.054      ; 1.420      ;
; 1.154 ; writeAddress[10]                ; writeAddress[11]                                                                                       ; dotClock     ; dotClock    ; 0.000        ; 0.054      ; 1.420      ;
; 1.161 ; writeAddress[0]                 ; writeAddress[2]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.054      ; 1.427      ;
; 1.161 ; writeAddress[2]                 ; writeAddress[4]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.054      ; 1.427      ;
; 1.161 ; writeAddress[6]                 ; writeAddress[8]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.054      ; 1.427      ;
; 1.162 ; writeAddress[4]                 ; writeAddress[6]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.054      ; 1.428      ;
; 1.163 ; writeAddress[8]                 ; writeAddress[10]                                                                                       ; dotClock     ; dotClock    ; 0.000        ; 0.054      ; 1.429      ;
; 1.163 ; writeAddress[10]                ; writeAddress[12]                                                                                       ; dotClock     ; dotClock    ; 0.000        ; 0.054      ; 1.429      ;
; 1.165 ; writeAddress[9]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.399      ; 1.818      ;
; 1.173 ; writeAddress[11]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.436      ; 1.863      ;
; 1.177 ; writeAddress[12]                ; writeAddress[13]                                                                                       ; dotClock     ; dotClock    ; 0.000        ; 0.054      ; 1.443      ;
; 1.185 ; writeAddress[3]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.436      ; 1.875      ;
+-------+---------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                             ;
+-------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node        ; To Node            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.954 ; pwmBrightness[2] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.248      ;
; 0.979 ; pwmBrightness[0] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.273      ;
; 1.003 ; pwmBrightness[0] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.297      ;
; 1.005 ; pwmBrightness[0] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.299      ;
; 1.005 ; pwmBrightness[0] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.299      ;
; 1.042 ; pwmBrightness[7] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.336      ;
; 1.124 ; pwmBrightness[1] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.418      ;
; 1.143 ; pwmBrightness[0] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.437      ;
; 1.261 ; pwmBrightness[0] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.555      ;
; 1.298 ; pwmBrightness[0] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.592      ;
; 1.300 ; pwmBrightness[1] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.594      ;
; 1.302 ; pwmBrightness[1] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.596      ;
; 1.303 ; pwmBrightness[1] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.597      ;
; 1.303 ; pwmBrightness[5] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.597      ;
; 1.307 ; pwmBrightness[2] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.601      ;
; 1.307 ; pwmBrightness[2] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.601      ;
; 1.309 ; pwmBrightness[2] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.603      ;
; 1.310 ; pwmBrightness[2] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.604      ;
; 1.319 ; pwmBrightness[1] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.613      ;
; 1.323 ; pwmBrightness[4] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.617      ;
; 1.391 ; pwmBrightness[0] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.685      ;
; 1.402 ; pwmBrightness[4] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.696      ;
; 1.431 ; pwmBrightness[6] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.725      ;
; 1.549 ; pwmBrightness[3] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.843      ;
; 1.552 ; pwmBrightness[3] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.846      ;
; 1.554 ; pwmBrightness[3] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.848      ;
; 1.555 ; pwmBrightness[3] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.849      ;
; 1.558 ; pwmBrightness[4] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.852      ;
; 1.561 ; pwmBrightness[1] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.855      ;
; 1.561 ; pwmBrightness[5] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.855      ;
; 1.564 ; pwmBrightness[4] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.858      ;
; 1.567 ; pwmBrightness[7] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.861      ;
; 1.568 ; pwmBrightness[2] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.862      ;
; 1.586 ; pwmBrightness[4] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.880      ;
; 1.586 ; pwmBrightness[6] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.880      ;
; 1.607 ; pwmBrightness[1] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.901      ;
; 1.614 ; pwmBrightness[2] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.908      ;
; 1.641 ; pwmBrightness[6] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.935      ;
; 1.676 ; pwmBrightness[4] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.970      ;
; 1.680 ; pwmBrightness[7] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.974      ;
; 1.706 ; pwmBrightness[4] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.000      ;
; 1.719 ; pwmBrightness[2] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.013      ;
; 1.764 ; pwmBrightness[1] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.058      ;
; 1.772 ; pwmBrightness[5] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.066      ;
; 1.785 ; pwmBrightness[5] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.079      ;
; 1.800 ; pwmBrightness[5] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.094      ;
; 1.801 ; pwmBrightness[5] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.095      ;
; 1.806 ; pwmBrightness[5] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.100      ;
; 1.813 ; pwmBrightness[3] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.107      ;
; 1.814 ; pwmBrightness[3] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.108      ;
; 1.815 ; pwmBrightness[6] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.109      ;
; 1.816 ; pwmBrightness[6] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.110      ;
; 1.821 ; pwmBrightness[6] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.115      ;
; 1.832 ; pwmBrightness[3] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.126      ;
; 1.859 ; pwmBrightness[3] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.153      ;
; 1.878 ; pwmBrightness[6] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.172      ;
; 1.949 ; pwmBrightness[7] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.243      ;
; 1.950 ; pwmBrightness[7] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.244      ;
; 1.954 ; pwmBrightness[7] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.248      ;
; 1.965 ; pwmBrightness[7] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.259      ;
; 1.974 ; pwmBrightness[5] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.268      ;
; 1.986 ; pwmBrightness[6] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.280      ;
; 2.048 ; pwmBrightness[4] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.342      ;
; 2.131 ; pwmBrightness[7] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.425      ;
; 2.233 ; pwmBrightness[1] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.527      ;
; 2.310 ; pwmBrightness[0] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.604      ;
; 2.368 ; pwmBrightness[2] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.662      ;
; 3.818 ; settings[3][7]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.308     ; 1.322      ;
; 4.325 ; settings[3][15]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.468     ; 1.669      ;
; 4.331 ; settings[3][13]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.468     ; 1.675      ;
; 4.427 ; settings[3][6]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.308     ; 1.931      ;
; 4.550 ; settings[3][5]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.308     ; 2.054      ;
; 4.580 ; settings[3][4]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.308     ; 2.084      ;
; 4.598 ; settings[3][3]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.308     ; 2.102      ;
; 4.605 ; settings[3][9]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.468     ; 1.949      ;
; 4.613 ; settings[3][11]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.468     ; 1.957      ;
; 4.682 ; settings[3][12]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.468     ; 2.026      ;
; 4.683 ; settings[3][14]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.468     ; 2.027      ;
; 4.720 ; settings[3][2]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.308     ; 2.224      ;
; 4.738 ; settings[3][1]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.308     ; 2.242      ;
; 4.848 ; settings[3][0]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.308     ; 2.352      ;
; 4.961 ; settings[3][8]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.468     ; 2.305      ;
; 4.963 ; settings[3][10]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.468     ; 2.307      ;
+-------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'dotClock'                                                                                                                                ;
+--------+--------------+----------------+------------+----------+------------+--------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                                                                 ;
+--------+--------------+----------------+------------+----------+------------+--------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_we_reg        ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; dotClock ; Rise       ; dotClock                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; byteBitIn[0]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; byteBitIn[1]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; byteBitIn[2]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Rise       ; byteBuild[0]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Rise       ; byteBuild[1]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Rise       ; byteBuild[2]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Rise       ; byteBuild[3]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Rise       ; byteBuild[4]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Rise       ; byteBuild[5]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Rise       ; byteBuild[6]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Rise       ; byteBuild[7]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; dataIn[0]                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; dataIn[1]                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; dataIn[2]                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; dataIn[3]                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; dataIn[4]                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; dataIn[5]                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; dataIn[6]                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; dataIn[7]                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; hiLow                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][0]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][10]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][11]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][12]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][13]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][14]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][15]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][1]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][2]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][3]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][4]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][5]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][6]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][7]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][8]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][9]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][0]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][10]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][11]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][12]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][13]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][14]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][15]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][1]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][2]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][3]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][4]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][5]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][6]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][7]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][8]                                                                                         ;
+--------+--------------+----------------+------------+----------+------------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                     ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                 ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------+
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0                     ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1                     ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10                    ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~portb_address_reg0 ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11                    ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~portb_address_reg0 ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12                    ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~portb_address_reg0 ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13                    ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~portb_address_reg0 ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14                    ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~portb_address_reg0 ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15                    ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~portb_address_reg0 ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~portb_address_reg0  ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2                     ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~portb_address_reg0  ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3                     ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~portb_address_reg0  ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4                     ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~portb_address_reg0  ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5                     ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~portb_address_reg0  ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6                     ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~portb_address_reg0  ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7                     ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~portb_address_reg0  ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8                     ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~portb_address_reg0  ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9                     ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~portb_address_reg0  ;
; 1.923 ; 2.143        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[10]                                                                                       ;
; 1.923 ; 2.143        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[7]                                                                                        ;
; 1.931 ; 2.151        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[1]                                                                                               ;
; 1.931 ; 2.151        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redE[1]                                                                                                ;
; 1.931 ; 2.151        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redO[3]                                                                                                ;
; 1.931 ; 2.151        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redO[4]                                                                                                ;
; 1.931 ; 2.151        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redO[5]                                                                                                ;
; 1.932 ; 2.152        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redE[2]                                                                                                ;
; 1.932 ; 2.152        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redE[3]                                                                                                ;
; 1.932 ; 2.152        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redE[4]                                                                                                ;
; 1.932 ; 2.152        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redE[5]                                                                                                ;
; 1.938 ; 2.158        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[2]                                                                                               ;
; 1.938 ; 2.158        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[3]                                                                                               ;
; 1.938 ; 2.158        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[4]                                                                                               ;
; 1.938 ; 2.158        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[5]                                                                                               ;
; 1.939 ; 2.159        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenE[3]                                                                                              ;
; 1.939 ; 2.159        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenE[4]                                                                                              ;
; 1.939 ; 2.159        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenE[5]                                                                                              ;
; 1.940 ; 2.160        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueO[3]                                                                                               ;
; 1.940 ; 2.160        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueO[4]                                                                                               ;
; 1.940 ; 2.160        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueO[5]                                                                                               ;
; 1.941 ; 2.161        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redO[2]                                                                                                ;
; 1.942 ; 2.162        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenE[1]                                                                                              ;
; 1.942 ; 2.162        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenE[2]                                                                                              ;
; 1.949 ; 2.169        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueO[2]                                                                                               ;
; 1.949 ; 2.169        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenO[2]                                                                                              ;
; 1.949 ; 2.169        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenO[3]                                                                                              ;
; 1.949 ; 2.169        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenO[4]                                                                                              ;
; 1.949 ; 2.169        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenO[5]                                                                                              ;
; 1.952 ; 2.172        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hsync                                                                                                  ;
; 1.952 ; 2.172        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; which_bit[0]                                                                                           ;
; 1.952 ; 2.172        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; which_bit[1]                                                                                           ;
; 1.952 ; 2.172        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; which_bit[2]                                                                                           ;
; 1.952 ; 2.172        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; which_bit[3]                                                                                           ;
; 1.953 ; 2.173        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[0]                                                                                        ;
; 1.953 ; 2.173        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[11]                                                                                       ;
; 1.953 ; 2.173        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[12]                                                                                       ;
; 1.953 ; 2.173        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[1]                                                                                        ;
; 1.953 ; 2.173        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[2]                                                                                        ;
; 1.953 ; 2.173        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[3]                                                                                        ;
; 1.953 ; 2.173        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[4]                                                                                        ;
; 1.953 ; 2.173        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[5]                                                                                        ;
; 1.953 ; 2.173        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[6]                                                                                        ;
; 1.953 ; 2.173        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[8]                                                                                        ;
; 1.953 ; 2.173        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[9]                                                                                        ;
; 1.953 ; 2.173        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[0]                                                                                            ;
; 1.953 ; 2.173        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[11]                                                                                           ;
; 1.953 ; 2.173        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[12]                                                                                           ;
; 1.953 ; 2.173        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[13]                                                                                           ;
; 1.953 ; 2.173        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[14]                                                                                           ;
; 1.953 ; 2.173        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[15]                                                                                           ;
; 1.953 ; 2.173        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[1]                                                                                            ;
; 1.953 ; 2.173        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[2]                                                                                            ;
; 1.953 ; 2.173        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[3]                                                                                            ;
; 1.953 ; 2.173        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[5]                                                                                            ;
; 1.953 ; 2.173        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[6]                                                                                            ;
; 1.953 ; 2.173        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[7]                                                                                            ;
; 1.953 ; 2.173        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[8]                                                                                            ;
; 1.953 ; 2.173        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[9]                                                                                            ;
; 1.953 ; 2.173        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[0]                                                                                         ;
; 1.953 ; 2.173        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[10]                                                                                        ;
; 1.953 ; 2.173        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[11]                                                                                        ;
; 1.953 ; 2.173        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[12]                                                                                        ;
; 1.953 ; 2.173        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[1]                                                                                         ;
; 1.953 ; 2.173        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[2]                                                                                         ;
; 1.953 ; 2.173        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[3]                                                                                         ;
; 1.953 ; 2.173        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[5]                                                                                         ;
; 1.953 ; 2.173        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[6]                                                                                         ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock_50'                                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.891  ; 9.891        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_50~input|o                                         ;
; 9.914  ; 9.914        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; clock_50~input|i                                         ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_50~input|i                                         ;
; 10.085 ; 10.085       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.109 ; 10.109       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; clock_50~input|o                                         ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clock_50 ; Rise       ; clock_50                                                 ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                       ;
+-----------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                               ;
+-----------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+
; 7999.718  ; 7999.938     ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; backlight_pwm~reg0                                                   ;
; 7999.718  ; 7999.938     ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[0]                                                     ;
; 7999.718  ; 7999.938     ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[1]                                                     ;
; 7999.718  ; 7999.938     ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[2]                                                     ;
; 7999.718  ; 7999.938     ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[3]                                                     ;
; 7999.718  ; 7999.938     ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[4]                                                     ;
; 7999.718  ; 7999.938     ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[5]                                                     ;
; 7999.718  ; 7999.938     ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[6]                                                     ;
; 7999.718  ; 7999.938     ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[7]                                                     ;
; 7999.872  ; 8000.060     ; 0.188          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; backlight_pwm~reg0                                                   ;
; 7999.872  ; 8000.060     ; 0.188          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[0]                                                     ;
; 7999.872  ; 8000.060     ; 0.188          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[1]                                                     ;
; 7999.872  ; 8000.060     ; 0.188          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[2]                                                     ;
; 7999.872  ; 8000.060     ; 0.188          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[3]                                                     ;
; 7999.872  ; 8000.060     ; 0.188          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[4]                                                     ;
; 7999.872  ; 8000.060     ; 0.188          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[5]                                                     ;
; 7999.872  ; 8000.060     ; 0.188          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[6]                                                     ;
; 7999.872  ; 8000.060     ; 0.188          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[7]                                                     ;
; 7999.967  ; 7999.967     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 7999.967  ; 7999.967     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 7999.987  ; 7999.987     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; backlight_pwm~reg0|clk                                               ;
; 7999.987  ; 7999.987     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[0]|clk                                                 ;
; 7999.987  ; 7999.987     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[1]|clk                                                 ;
; 7999.987  ; 7999.987     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[2]|clk                                                 ;
; 7999.987  ; 7999.987     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[3]|clk                                                 ;
; 7999.987  ; 7999.987     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[4]|clk                                                 ;
; 7999.987  ; 7999.987     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[5]|clk                                                 ;
; 7999.987  ; 7999.987     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[6]|clk                                                 ;
; 7999.987  ; 7999.987     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[7]|clk                                                 ;
; 8000.012  ; 8000.012     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; backlight_pwm~reg0|clk                                               ;
; 8000.012  ; 8000.012     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[0]|clk                                                 ;
; 8000.012  ; 8000.012     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[1]|clk                                                 ;
; 8000.012  ; 8000.012     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[2]|clk                                                 ;
; 8000.012  ; 8000.012     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[3]|clk                                                 ;
; 8000.012  ; 8000.012     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[4]|clk                                                 ;
; 8000.012  ; 8000.012     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[5]|clk                                                 ;
; 8000.012  ; 8000.012     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[6]|clk                                                 ;
; 8000.012  ; 8000.012     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[7]|clk                                                 ;
; 8000.031  ; 8000.031     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 8000.031  ; 8000.031     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; backlight_pwm~reg0                                                   ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[0]                                                     ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[1]                                                     ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[2]                                                     ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[3]                                                     ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[4]                                                     ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[5]                                                     ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[6]                                                     ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[7]                                                     ;
+-----------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; dotData    ; dotClock   ; 1.795 ; 2.096 ; Rise       ; dotClock        ;
; dotLatch   ; dotClock   ; 3.254 ; 3.559 ; Rise       ; dotClock        ;
; dotReg[*]  ; dotClock   ; 3.102 ; 3.378 ; Rise       ; dotClock        ;
;  dotReg[0] ; dotClock   ; 3.102 ; 3.378 ; Rise       ; dotClock        ;
; dotLatch   ; dotClock   ; 5.507 ; 6.172 ; Fall       ; dotClock        ;
; dotReg[*]  ; dotClock   ; 5.075 ; 5.104 ; Fall       ; dotClock        ;
;  dotReg[0] ; dotClock   ; 5.075 ; 5.104 ; Fall       ; dotClock        ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; dotData    ; dotClock   ; -0.348 ; -0.663 ; Rise       ; dotClock        ;
; dotLatch   ; dotClock   ; -0.703 ; -0.977 ; Rise       ; dotClock        ;
; dotReg[*]  ; dotClock   ; -2.218 ; -2.521 ; Rise       ; dotClock        ;
;  dotReg[0] ; dotClock   ; -2.218 ; -2.521 ; Rise       ; dotClock        ;
; dotLatch   ; dotClock   ; -1.606 ; -1.957 ; Fall       ; dotClock        ;
; dotReg[*]  ; dotClock   ; -0.966 ; -1.283 ; Fall       ; dotClock        ;
;  dotReg[0] ; dotClock   ; -0.966 ; -1.283 ; Fall       ; dotClock        ;
+------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+---------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+---------------+------------+--------+--------+------------+------------------------------------------------+
; pairE0        ; clock_50   ; 11.029 ; 10.834 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE0(n)     ; clock_50   ; 11.029 ; 10.834 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1        ; clock_50   ; 10.886 ; 10.879 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1(n)     ; clock_50   ; 10.886 ; 10.879 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2        ; clock_50   ; 10.198 ; 10.009 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2(n)     ; clock_50   ; 10.198 ; 10.009 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK      ; clock_50   ; 6.403  ; 6.210  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK(n)   ; clock_50   ; 6.403  ; 6.210  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0        ; clock_50   ; 11.351 ; 11.128 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0(n)     ; clock_50   ; 11.351 ; 11.128 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1        ; clock_50   ; 12.113 ; 11.896 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1(n)     ; clock_50   ; 12.113 ; 11.896 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2        ; clock_50   ; 9.409  ; 9.345  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2(n)     ; clock_50   ; 9.409  ; 9.345  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK      ; clock_50   ; 7.001  ; 6.825  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK(n)   ; clock_50   ; 7.001  ; 6.825  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; backlight_pwm ; clock_50   ; 4.918  ; 4.736  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+--------+--------+------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                            ;
+---------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+---------------+------------+-------+-------+------------+------------------------------------------------+
; pairE0        ; clock_50   ; 5.832 ; 5.887 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE0(n)     ; clock_50   ; 5.832 ; 5.887 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1        ; clock_50   ; 7.258 ; 7.262 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1(n)     ; clock_50   ; 7.258 ; 7.262 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2        ; clock_50   ; 5.649 ; 5.715 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2(n)     ; clock_50   ; 5.649 ; 5.715 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK      ; clock_50   ; 5.282 ; 5.117 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK(n)   ; clock_50   ; 5.282 ; 5.117 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0        ; clock_50   ; 7.086 ; 6.924 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0(n)     ; clock_50   ; 7.086 ; 6.924 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1        ; clock_50   ; 5.988 ; 5.931 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1(n)     ; clock_50   ; 5.988 ; 5.931 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2        ; clock_50   ; 6.511 ; 6.564 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2(n)     ; clock_50   ; 6.511 ; 6.564 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK      ; clock_50   ; 5.857 ; 5.708 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK(n)   ; clock_50   ; 5.857 ; 5.708 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; backlight_pwm ; clock_50   ; 4.337 ; 4.158 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+-------+-------+------------+------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                    ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 90.46 MHz  ; 90.46 MHz       ; u1|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 106.59 MHz ; 106.59 MHz      ; dotClock                                       ;      ;
; 330.03 MHz ; 330.03 MHz      ; u1|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                       ;
+------------------------------------------------+---------+---------------+
; Clock                                          ; Slack   ; End Point TNS ;
+------------------------------------------------+---------+---------------+
; u1|altpll_component|auto_generated|pll1|clk[0] ; -15.640 ; -1015.846     ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; -4.576  ; -4.576        ;
; dotClock                                       ; -4.191  ; -459.755      ;
+------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.401 ; 0.000         ;
; dotClock                                       ; 0.411 ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.864 ; 0.000         ;
+------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+------------------------------------------------+----------+---------------+
; Clock                                          ; Slack    ; End Point TNS ;
+------------------------------------------------+----------+---------------+
; dotClock                                       ; -3.201   ; -326.594      ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.263    ; 0.000         ;
; clock_50                                       ; 9.855    ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; 7999.719 ; 0.000         ;
+------------------------------------------------+----------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                  ;
+---------+----------------+-----------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node      ; To Node   ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------+-----------+--------------+------------------------------------------------+--------------+------------+------------+
; -15.640 ; settings[2][0] ; blueO[5]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.591     ; 13.005     ;
; -15.565 ; settings[2][1] ; blueO[5]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.591     ; 12.930     ;
; -15.488 ; settings[2][0] ; redO[5]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.597     ; 12.847     ;
; -15.463 ; settings[2][2] ; blueO[5]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.591     ; 12.828     ;
; -15.432 ; settings[2][3] ; blueO[5]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.591     ; 12.797     ;
; -15.413 ; settings[2][1] ; redO[5]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.597     ; 12.772     ;
; -15.374 ; settings[2][0] ; redO[4]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.597     ; 12.733     ;
; -15.311 ; settings[2][2] ; redO[5]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.597     ; 12.670     ;
; -15.300 ; settings[2][0] ; blueE[5]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.601     ; 12.655     ;
; -15.299 ; settings[2][1] ; redO[4]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.597     ; 12.658     ;
; -15.280 ; settings[2][3] ; redO[5]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.597     ; 12.639     ;
; -15.236 ; settings[2][1] ; blueE[5]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.601     ; 12.591     ;
; -15.208 ; settings[2][0] ; greenO[5] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.579     ; 12.585     ;
; -15.197 ; settings[2][2] ; redO[4]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.597     ; 12.556     ;
; -15.174 ; settings[2][0] ; blueE[3]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.601     ; 12.529     ;
; -15.166 ; settings[2][3] ; redO[4]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.597     ; 12.525     ;
; -15.133 ; settings[2][1] ; greenO[5] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.579     ; 12.510     ;
; -15.123 ; settings[2][2] ; blueE[5]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.601     ; 12.478     ;
; -15.110 ; settings[2][1] ; blueE[3]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.601     ; 12.465     ;
; -15.107 ; settings[2][0] ; redE[5]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.617     ; 12.446     ;
; -15.105 ; settings[2][0] ; redO[2]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.572     ; 12.489     ;
; -15.103 ; settings[2][3] ; blueE[5]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.601     ; 12.458     ;
; -15.080 ; settings[2][4] ; blueO[5]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.591     ; 12.445     ;
; -15.079 ; settings[2][0] ; greenO[4] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.579     ; 12.456     ;
; -15.043 ; settings[2][1] ; redE[5]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.617     ; 12.382     ;
; -15.035 ; settings[2][0] ; greenO[3] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.579     ; 12.412     ;
; -15.031 ; settings[2][2] ; greenO[5] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.579     ; 12.408     ;
; -15.030 ; settings[2][1] ; redO[2]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.572     ; 12.414     ;
; -15.006 ; settings[2][0] ; redO[3]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.597     ; 12.365     ;
; -15.004 ; settings[2][1] ; greenO[4] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.579     ; 12.381     ;
; -15.000 ; settings[2][3] ; greenO[5] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.579     ; 12.377     ;
; -14.997 ; settings[2][2] ; blueE[3]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.601     ; 12.352     ;
; -14.990 ; settings[2][1] ; greenO[3] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.579     ; 12.367     ;
; -14.977 ; settings[2][3] ; blueE[3]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.601     ; 12.332     ;
; -14.966 ; settings[2][0] ; blueE[4]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.601     ; 12.321     ;
; -14.931 ; settings[2][1] ; redO[3]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.597     ; 12.290     ;
; -14.930 ; settings[2][2] ; redE[5]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.617     ; 12.269     ;
; -14.929 ; settings[2][0] ; blueO[4]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.591     ; 12.294     ;
; -14.928 ; settings[2][4] ; redO[5]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.597     ; 12.287     ;
; -14.928 ; settings[2][2] ; redO[2]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.572     ; 12.312     ;
; -14.918 ; settings[2][0] ; greenE[5] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.548     ; 12.326     ;
; -14.910 ; settings[2][3] ; redE[5]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.617     ; 12.249     ;
; -14.902 ; settings[2][2] ; greenO[4] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.579     ; 12.279     ;
; -14.902 ; settings[2][1] ; blueE[4]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.601     ; 12.257     ;
; -14.897 ; settings[2][3] ; redO[2]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.572     ; 12.281     ;
; -14.871 ; settings[2][3] ; greenO[4] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.579     ; 12.248     ;
; -14.854 ; settings[2][1] ; greenE[5] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.548     ; 12.262     ;
; -14.854 ; settings[2][1] ; blueO[4]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.591     ; 12.219     ;
; -14.849 ; settings[2][0] ; redE[3]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.617     ; 12.188     ;
; -14.829 ; settings[2][2] ; redO[3]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.597     ; 12.188     ;
; -14.828 ; settings[2][0] ; redE[4]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.617     ; 12.167     ;
; -14.814 ; settings[2][4] ; redO[4]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.597     ; 12.173     ;
; -14.798 ; settings[2][3] ; redO[3]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.597     ; 12.157     ;
; -14.789 ; settings[2][2] ; blueE[4]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.601     ; 12.144     ;
; -14.785 ; settings[2][1] ; redE[3]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.617     ; 12.124     ;
; -14.769 ; settings[2][3] ; blueE[4]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.601     ; 12.124     ;
; -14.764 ; settings[2][1] ; redE[4]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.617     ; 12.103     ;
; -14.752 ; settings[2][2] ; blueO[4]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.591     ; 12.117     ;
; -14.751 ; settings[2][4] ; blueE[5]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.601     ; 12.106     ;
; -14.745 ; settings[2][2] ; greenO[3] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.579     ; 12.122     ;
; -14.741 ; settings[2][2] ; greenE[5] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.548     ; 12.149     ;
; -14.725 ; settings[2][3] ; greenO[3] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.579     ; 12.102     ;
; -14.721 ; settings[2][3] ; greenE[5] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.548     ; 12.129     ;
; -14.721 ; settings[2][3] ; blueO[4]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.591     ; 12.086     ;
; -14.694 ; settings[2][0] ; blueO[3]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.591     ; 12.059     ;
; -14.672 ; settings[2][2] ; redE[3]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.617     ; 12.011     ;
; -14.652 ; settings[2][3] ; redE[3]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.617     ; 11.991     ;
; -14.651 ; settings[2][2] ; redE[4]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.617     ; 11.990     ;
; -14.649 ; settings[2][1] ; blueO[3]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.591     ; 12.014     ;
; -14.648 ; settings[2][4] ; greenO[5] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.579     ; 12.025     ;
; -14.631 ; settings[2][3] ; redE[4]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.617     ; 11.970     ;
; -14.625 ; settings[2][4] ; blueE[3]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.601     ; 11.980     ;
; -14.600 ; settings[2][0] ; greenE[3] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.548     ; 12.008     ;
; -14.597 ; settings[2][0] ; greenE[4] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.548     ; 12.005     ;
; -14.558 ; settings[2][4] ; redE[5]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.617     ; 11.897     ;
; -14.545 ; settings[2][4] ; redO[2]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.572     ; 11.929     ;
; -14.536 ; settings[2][1] ; greenE[3] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.548     ; 11.944     ;
; -14.533 ; settings[2][1] ; greenE[4] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.548     ; 11.941     ;
; -14.519 ; settings[2][4] ; greenO[4] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.579     ; 11.896     ;
; -14.446 ; settings[2][4] ; redO[3]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.597     ; 11.805     ;
; -14.436 ; settings[2][0] ; blueE[2]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.601     ; 11.791     ;
; -14.423 ; settings[2][2] ; greenE[3] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.548     ; 11.831     ;
; -14.420 ; settings[2][2] ; greenE[4] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.548     ; 11.828     ;
; -14.417 ; settings[2][4] ; blueE[4]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.601     ; 11.772     ;
; -14.405 ; settings[2][0] ; blueO[2]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.042     ; 11.319     ;
; -14.404 ; settings[2][2] ; blueO[3]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.591     ; 11.769     ;
; -14.403 ; settings[2][3] ; greenE[3] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.548     ; 11.811     ;
; -14.400 ; settings[2][3] ; greenE[4] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.548     ; 11.808     ;
; -14.384 ; settings[2][3] ; blueO[3]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.591     ; 11.749     ;
; -14.373 ; settings[2][4] ; greenO[3] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.579     ; 11.750     ;
; -14.372 ; settings[2][1] ; blueE[2]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.601     ; 11.727     ;
; -14.369 ; settings[2][4] ; greenE[5] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.548     ; 11.777     ;
; -14.369 ; settings[2][4] ; blueO[4]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.591     ; 11.734     ;
; -14.360 ; settings[2][1] ; blueO[2]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.042     ; 11.274     ;
; -14.300 ; settings[2][4] ; redE[3]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.617     ; 11.639     ;
; -14.292 ; settings[2][0] ; greenO[2] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.579     ; 11.669     ;
; -14.279 ; settings[2][4] ; redE[4]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.617     ; 11.618     ;
; -14.259 ; settings[2][2] ; blueE[2]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.601     ; 11.614     ;
; -14.247 ; settings[2][1] ; greenO[2] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.579     ; 11.624     ;
; -14.243 ; settings[2][0] ; redE[2]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.617     ; 11.582     ;
+---------+----------------+-----------+--------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                 ;
+-----------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node        ; To Node            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-----------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -4.576    ; settings[3][0]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.459     ; 2.569      ;
; -4.529    ; settings[3][2]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.459     ; 2.522      ;
; -4.512    ; settings[3][8]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.605     ; 2.359      ;
; -4.508    ; settings[3][10]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.605     ; 2.355      ;
; -4.439    ; settings[3][1]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.459     ; 2.432      ;
; -4.403    ; settings[3][4]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.459     ; 2.396      ;
; -4.313    ; settings[3][3]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.459     ; 2.306      ;
; -4.215    ; settings[3][12]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.605     ; 2.062      ;
; -4.213    ; settings[3][9]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.605     ; 2.060      ;
; -4.213    ; settings[3][5]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.459     ; 2.206      ;
; -4.210    ; settings[3][14]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.605     ; 2.057      ;
; -4.198    ; settings[3][6]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.459     ; 2.191      ;
; -4.135    ; settings[3][11]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.605     ; 1.982      ;
; -3.914    ; settings[3][15]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.605     ; 1.761      ;
; -3.834    ; settings[3][13]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.605     ; 1.681      ;
; -3.305    ; settings[3][7]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.459     ; 1.298      ;
; 15996.970 ; pwmBrightness[2] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.074     ; 2.958      ;
; 15997.079 ; pwmBrightness[0] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.074     ; 2.849      ;
; 15997.095 ; pwmBrightness[2] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.074     ; 2.833      ;
; 15997.153 ; pwmBrightness[3] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.776      ;
; 15997.159 ; pwmBrightness[1] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.770      ;
; 15997.163 ; pwmBrightness[0] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.074     ; 2.765      ;
; 15997.245 ; pwmBrightness[2] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.684      ;
; 15997.250 ; pwmBrightness[0] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.679      ;
; 15997.264 ; pwmBrightness[2] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.665      ;
; 15997.279 ; pwmBrightness[1] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.074     ; 2.649      ;
; 15997.292 ; pwmBrightness[1] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.074     ; 2.636      ;
; 15997.309 ; pwmBrightness[3] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.620      ;
; 15997.315 ; pwmBrightness[1] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.614      ;
; 15997.319 ; pwmBrightness[4] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.074     ; 2.609      ;
; 15997.332 ; pwmBrightness[0] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.597      ;
; 15997.374 ; pwmBrightness[2] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.555      ;
; 15997.377 ; pwmBrightness[2] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.552      ;
; 15997.406 ; pwmBrightness[0] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.523      ;
; 15997.424 ; pwmBrightness[5] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.505      ;
; 15997.426 ; pwmBrightness[3] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.503      ;
; 15997.432 ; pwmBrightness[1] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.497      ;
; 15997.445 ; pwmBrightness[0] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.484      ;
; 15997.492 ; pwmBrightness[6] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.074     ; 2.436      ;
; 15997.504 ; pwmBrightness[4] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.425      ;
; 15997.522 ; pwmBrightness[5] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.074     ; 2.406      ;
; 15997.524 ; pwmBrightness[0] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.405      ;
; 15997.526 ; pwmBrightness[3] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.403      ;
; 15997.532 ; pwmBrightness[1] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.397      ;
; 15997.534 ; pwmBrightness[7] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.395      ;
; 15997.547 ; pwmBrightness[7] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.382      ;
; 15997.589 ; pwmBrightness[5] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.340      ;
; 15997.591 ; pwmBrightness[3] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.074     ; 2.337      ;
; 15997.595 ; pwmBrightness[4] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.334      ;
; 15997.605 ; pwmBrightness[6] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.324      ;
; 15997.636 ; pwmBrightness[6] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.293      ;
; 15997.651 ; pwmBrightness[5] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.278      ;
; 15997.661 ; pwmBrightness[3] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.074     ; 2.267      ;
; 15997.703 ; pwmBrightness[7] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.226      ;
; 15997.708 ; pwmBrightness[4] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.221      ;
; 15997.727 ; pwmBrightness[7] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.202      ;
; 15997.733 ; pwmBrightness[7] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.196      ;
; 15997.734 ; pwmBrightness[7] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.195      ;
; 15997.808 ; pwmBrightness[5] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.121      ;
; 15997.812 ; pwmBrightness[5] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.117      ;
; 15997.813 ; pwmBrightness[5] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.116      ;
; 15997.819 ; pwmBrightness[6] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.110      ;
; 15997.824 ; pwmBrightness[6] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.105      ;
; 15997.828 ; pwmBrightness[6] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.101      ;
; 15997.829 ; pwmBrightness[6] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.100      ;
; 15997.939 ; pwmBrightness[7] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.074     ; 1.989      ;
; 15998.027 ; pwmBrightness[7] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.074     ; 1.901      ;
; 15998.031 ; pwmBrightness[4] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 1.898      ;
; 15998.035 ; pwmBrightness[4] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 1.894      ;
; 15998.036 ; pwmBrightness[4] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 1.893      ;
; 15998.055 ; pwmBrightness[0] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 1.874      ;
; 15998.064 ; pwmBrightness[1] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 1.865      ;
; 15998.094 ; pwmBrightness[6] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.074     ; 1.834      ;
; 15998.102 ; pwmBrightness[5] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.074     ; 1.826      ;
; 15998.118 ; pwmBrightness[3] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 1.811      ;
; 15998.121 ; pwmBrightness[3] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 1.808      ;
; 15998.147 ; pwmBrightness[1] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 1.782      ;
; 15998.238 ; pwmBrightness[0] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 1.691      ;
; 15998.323 ; pwmBrightness[1] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 1.606      ;
; 15998.325 ; pwmBrightness[4] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.074     ; 1.603      ;
; 15998.348 ; pwmBrightness[2] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 1.581      ;
; 15998.351 ; pwmBrightness[2] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 1.578      ;
; 15998.616 ; pwmBrightness[2] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 1.313      ;
+-----------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'dotClock'                                                                           ;
+--------+-----------------+-----------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node       ; To Node         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------+-----------------+--------------+-------------+--------------+------------+------------+
; -4.191 ; whichSetting[7] ; settings[2][0]  ; dotClock     ; dotClock    ; 0.500        ; 0.003      ; 4.716      ;
; -4.191 ; whichSetting[7] ; settings[2][1]  ; dotClock     ; dotClock    ; 0.500        ; 0.003      ; 4.716      ;
; -4.191 ; whichSetting[7] ; settings[2][2]  ; dotClock     ; dotClock    ; 0.500        ; 0.003      ; 4.716      ;
; -4.191 ; whichSetting[7] ; settings[2][3]  ; dotClock     ; dotClock    ; 0.500        ; 0.003      ; 4.716      ;
; -4.191 ; whichSetting[7] ; settings[2][4]  ; dotClock     ; dotClock    ; 0.500        ; 0.003      ; 4.716      ;
; -4.191 ; whichSetting[7] ; settings[2][5]  ; dotClock     ; dotClock    ; 0.500        ; 0.003      ; 4.716      ;
; -4.187 ; whichSetting[6] ; settings[2][0]  ; dotClock     ; dotClock    ; 0.500        ; 0.003      ; 4.712      ;
; -4.187 ; whichSetting[6] ; settings[2][1]  ; dotClock     ; dotClock    ; 0.500        ; 0.003      ; 4.712      ;
; -4.187 ; whichSetting[6] ; settings[2][2]  ; dotClock     ; dotClock    ; 0.500        ; 0.003      ; 4.712      ;
; -4.187 ; whichSetting[6] ; settings[2][3]  ; dotClock     ; dotClock    ; 0.500        ; 0.003      ; 4.712      ;
; -4.187 ; whichSetting[6] ; settings[2][4]  ; dotClock     ; dotClock    ; 0.500        ; 0.003      ; 4.712      ;
; -4.187 ; whichSetting[6] ; settings[2][5]  ; dotClock     ; dotClock    ; 0.500        ; 0.003      ; 4.712      ;
; -4.091 ; whichSetting[5] ; settings[2][0]  ; dotClock     ; dotClock    ; 0.500        ; 0.003      ; 4.616      ;
; -4.091 ; whichSetting[5] ; settings[2][1]  ; dotClock     ; dotClock    ; 0.500        ; 0.003      ; 4.616      ;
; -4.091 ; whichSetting[5] ; settings[2][2]  ; dotClock     ; dotClock    ; 0.500        ; 0.003      ; 4.616      ;
; -4.091 ; whichSetting[5] ; settings[2][3]  ; dotClock     ; dotClock    ; 0.500        ; 0.003      ; 4.616      ;
; -4.091 ; whichSetting[5] ; settings[2][4]  ; dotClock     ; dotClock    ; 0.500        ; 0.003      ; 4.616      ;
; -4.091 ; whichSetting[5] ; settings[2][5]  ; dotClock     ; dotClock    ; 0.500        ; 0.003      ; 4.616      ;
; -3.959 ; whichSetting[4] ; settings[2][0]  ; dotClock     ; dotClock    ; 0.500        ; 0.003      ; 4.484      ;
; -3.959 ; whichSetting[4] ; settings[2][1]  ; dotClock     ; dotClock    ; 0.500        ; 0.003      ; 4.484      ;
; -3.959 ; whichSetting[4] ; settings[2][2]  ; dotClock     ; dotClock    ; 0.500        ; 0.003      ; 4.484      ;
; -3.959 ; whichSetting[4] ; settings[2][3]  ; dotClock     ; dotClock    ; 0.500        ; 0.003      ; 4.484      ;
; -3.959 ; whichSetting[4] ; settings[2][4]  ; dotClock     ; dotClock    ; 0.500        ; 0.003      ; 4.484      ;
; -3.959 ; whichSetting[4] ; settings[2][5]  ; dotClock     ; dotClock    ; 0.500        ; 0.003      ; 4.484      ;
; -3.820 ; whichSetting[3] ; settings[2][0]  ; dotClock     ; dotClock    ; 0.500        ; 0.003      ; 4.345      ;
; -3.820 ; whichSetting[3] ; settings[2][1]  ; dotClock     ; dotClock    ; 0.500        ; 0.003      ; 4.345      ;
; -3.820 ; whichSetting[3] ; settings[2][2]  ; dotClock     ; dotClock    ; 0.500        ; 0.003      ; 4.345      ;
; -3.820 ; whichSetting[3] ; settings[2][3]  ; dotClock     ; dotClock    ; 0.500        ; 0.003      ; 4.345      ;
; -3.820 ; whichSetting[3] ; settings[2][4]  ; dotClock     ; dotClock    ; 0.500        ; 0.003      ; 4.345      ;
; -3.820 ; whichSetting[3] ; settings[2][5]  ; dotClock     ; dotClock    ; 0.500        ; 0.003      ; 4.345      ;
; -3.694 ; byteBitIn[2]    ; settings[2][0]  ; dotClock     ; dotClock    ; 1.000        ; 0.252      ; 4.968      ;
; -3.694 ; byteBitIn[2]    ; settings[2][1]  ; dotClock     ; dotClock    ; 1.000        ; 0.252      ; 4.968      ;
; -3.694 ; byteBitIn[2]    ; settings[2][2]  ; dotClock     ; dotClock    ; 1.000        ; 0.252      ; 4.968      ;
; -3.694 ; byteBitIn[2]    ; settings[2][3]  ; dotClock     ; dotClock    ; 1.000        ; 0.252      ; 4.968      ;
; -3.694 ; byteBitIn[2]    ; settings[2][4]  ; dotClock     ; dotClock    ; 1.000        ; 0.252      ; 4.968      ;
; -3.694 ; byteBitIn[2]    ; settings[2][5]  ; dotClock     ; dotClock    ; 1.000        ; 0.252      ; 4.968      ;
; -3.684 ; whichSetting[7] ; settings[3][0]  ; dotClock     ; dotClock    ; 0.500        ; -0.523     ; 3.683      ;
; -3.684 ; whichSetting[7] ; settings[3][1]  ; dotClock     ; dotClock    ; 0.500        ; -0.523     ; 3.683      ;
; -3.684 ; whichSetting[7] ; settings[3][2]  ; dotClock     ; dotClock    ; 0.500        ; -0.523     ; 3.683      ;
; -3.684 ; whichSetting[7] ; settings[3][3]  ; dotClock     ; dotClock    ; 0.500        ; -0.523     ; 3.683      ;
; -3.684 ; whichSetting[7] ; settings[3][4]  ; dotClock     ; dotClock    ; 0.500        ; -0.523     ; 3.683      ;
; -3.684 ; whichSetting[7] ; settings[3][5]  ; dotClock     ; dotClock    ; 0.500        ; -0.523     ; 3.683      ;
; -3.684 ; whichSetting[7] ; settings[3][6]  ; dotClock     ; dotClock    ; 0.500        ; -0.523     ; 3.683      ;
; -3.684 ; whichSetting[7] ; settings[3][7]  ; dotClock     ; dotClock    ; 0.500        ; -0.523     ; 3.683      ;
; -3.680 ; whichSetting[6] ; settings[3][0]  ; dotClock     ; dotClock    ; 0.500        ; -0.523     ; 3.679      ;
; -3.680 ; whichSetting[6] ; settings[3][1]  ; dotClock     ; dotClock    ; 0.500        ; -0.523     ; 3.679      ;
; -3.680 ; whichSetting[6] ; settings[3][2]  ; dotClock     ; dotClock    ; 0.500        ; -0.523     ; 3.679      ;
; -3.680 ; whichSetting[6] ; settings[3][3]  ; dotClock     ; dotClock    ; 0.500        ; -0.523     ; 3.679      ;
; -3.680 ; whichSetting[6] ; settings[3][4]  ; dotClock     ; dotClock    ; 0.500        ; -0.523     ; 3.679      ;
; -3.680 ; whichSetting[6] ; settings[3][5]  ; dotClock     ; dotClock    ; 0.500        ; -0.523     ; 3.679      ;
; -3.680 ; whichSetting[6] ; settings[3][6]  ; dotClock     ; dotClock    ; 0.500        ; -0.523     ; 3.679      ;
; -3.680 ; whichSetting[6] ; settings[3][7]  ; dotClock     ; dotClock    ; 0.500        ; -0.523     ; 3.679      ;
; -3.641 ; byteBitIn[0]    ; settings[2][0]  ; dotClock     ; dotClock    ; 1.000        ; 0.252      ; 4.915      ;
; -3.641 ; byteBitIn[0]    ; settings[2][1]  ; dotClock     ; dotClock    ; 1.000        ; 0.252      ; 4.915      ;
; -3.641 ; byteBitIn[0]    ; settings[2][2]  ; dotClock     ; dotClock    ; 1.000        ; 0.252      ; 4.915      ;
; -3.641 ; byteBitIn[0]    ; settings[2][3]  ; dotClock     ; dotClock    ; 1.000        ; 0.252      ; 4.915      ;
; -3.641 ; byteBitIn[0]    ; settings[2][4]  ; dotClock     ; dotClock    ; 1.000        ; 0.252      ; 4.915      ;
; -3.641 ; byteBitIn[0]    ; settings[2][5]  ; dotClock     ; dotClock    ; 1.000        ; 0.252      ; 4.915      ;
; -3.617 ; whichSetting[2] ; settings[2][0]  ; dotClock     ; dotClock    ; 0.500        ; -0.191     ; 3.948      ;
; -3.617 ; whichSetting[2] ; settings[2][1]  ; dotClock     ; dotClock    ; 0.500        ; -0.191     ; 3.948      ;
; -3.617 ; whichSetting[2] ; settings[2][2]  ; dotClock     ; dotClock    ; 0.500        ; -0.191     ; 3.948      ;
; -3.617 ; whichSetting[2] ; settings[2][3]  ; dotClock     ; dotClock    ; 0.500        ; -0.191     ; 3.948      ;
; -3.617 ; whichSetting[2] ; settings[2][4]  ; dotClock     ; dotClock    ; 0.500        ; -0.191     ; 3.948      ;
; -3.617 ; whichSetting[2] ; settings[2][5]  ; dotClock     ; dotClock    ; 0.500        ; -0.191     ; 3.948      ;
; -3.592 ; whichSetting[7] ; settings[3][15] ; dotClock     ; dotClock    ; 0.500        ; -0.397     ; 3.717      ;
; -3.592 ; whichSetting[7] ; settings[3][13] ; dotClock     ; dotClock    ; 0.500        ; -0.397     ; 3.717      ;
; -3.592 ; whichSetting[7] ; settings[3][14] ; dotClock     ; dotClock    ; 0.500        ; -0.397     ; 3.717      ;
; -3.592 ; whichSetting[7] ; settings[3][12] ; dotClock     ; dotClock    ; 0.500        ; -0.397     ; 3.717      ;
; -3.592 ; whichSetting[7] ; settings[3][9]  ; dotClock     ; dotClock    ; 0.500        ; -0.397     ; 3.717      ;
; -3.592 ; whichSetting[7] ; settings[3][11] ; dotClock     ; dotClock    ; 0.500        ; -0.397     ; 3.717      ;
; -3.592 ; whichSetting[7] ; settings[3][10] ; dotClock     ; dotClock    ; 0.500        ; -0.397     ; 3.717      ;
; -3.592 ; whichSetting[7] ; settings[3][8]  ; dotClock     ; dotClock    ; 0.500        ; -0.397     ; 3.717      ;
; -3.588 ; whichSetting[6] ; settings[3][15] ; dotClock     ; dotClock    ; 0.500        ; -0.397     ; 3.713      ;
; -3.588 ; whichSetting[6] ; settings[3][13] ; dotClock     ; dotClock    ; 0.500        ; -0.397     ; 3.713      ;
; -3.588 ; whichSetting[6] ; settings[3][14] ; dotClock     ; dotClock    ; 0.500        ; -0.397     ; 3.713      ;
; -3.588 ; whichSetting[6] ; settings[3][12] ; dotClock     ; dotClock    ; 0.500        ; -0.397     ; 3.713      ;
; -3.588 ; whichSetting[6] ; settings[3][9]  ; dotClock     ; dotClock    ; 0.500        ; -0.397     ; 3.713      ;
; -3.588 ; whichSetting[6] ; settings[3][11] ; dotClock     ; dotClock    ; 0.500        ; -0.397     ; 3.713      ;
; -3.588 ; whichSetting[6] ; settings[3][10] ; dotClock     ; dotClock    ; 0.500        ; -0.397     ; 3.713      ;
; -3.588 ; whichSetting[6] ; settings[3][8]  ; dotClock     ; dotClock    ; 0.500        ; -0.397     ; 3.713      ;
; -3.584 ; whichSetting[5] ; settings[3][0]  ; dotClock     ; dotClock    ; 0.500        ; -0.523     ; 3.583      ;
; -3.584 ; whichSetting[5] ; settings[3][1]  ; dotClock     ; dotClock    ; 0.500        ; -0.523     ; 3.583      ;
; -3.584 ; whichSetting[5] ; settings[3][2]  ; dotClock     ; dotClock    ; 0.500        ; -0.523     ; 3.583      ;
; -3.584 ; whichSetting[5] ; settings[3][3]  ; dotClock     ; dotClock    ; 0.500        ; -0.523     ; 3.583      ;
; -3.584 ; whichSetting[5] ; settings[3][4]  ; dotClock     ; dotClock    ; 0.500        ; -0.523     ; 3.583      ;
; -3.584 ; whichSetting[5] ; settings[3][5]  ; dotClock     ; dotClock    ; 0.500        ; -0.523     ; 3.583      ;
; -3.584 ; whichSetting[5] ; settings[3][6]  ; dotClock     ; dotClock    ; 0.500        ; -0.523     ; 3.583      ;
; -3.584 ; whichSetting[5] ; settings[3][7]  ; dotClock     ; dotClock    ; 0.500        ; -0.523     ; 3.583      ;
; -3.520 ; whichSetting[7] ; settings[0][1]  ; dotClock     ; dotClock    ; 0.500        ; -0.271     ; 3.771      ;
; -3.520 ; whichSetting[7] ; settings[0][4]  ; dotClock     ; dotClock    ; 0.500        ; -0.271     ; 3.771      ;
; -3.520 ; whichSetting[7] ; settings[0][5]  ; dotClock     ; dotClock    ; 0.500        ; -0.271     ; 3.771      ;
; -3.516 ; whichSetting[6] ; settings[0][1]  ; dotClock     ; dotClock    ; 0.500        ; -0.271     ; 3.767      ;
; -3.516 ; whichSetting[6] ; settings[0][4]  ; dotClock     ; dotClock    ; 0.500        ; -0.271     ; 3.767      ;
; -3.516 ; whichSetting[6] ; settings[0][5]  ; dotClock     ; dotClock    ; 0.500        ; -0.271     ; 3.767      ;
; -3.492 ; whichSetting[5] ; settings[3][15] ; dotClock     ; dotClock    ; 0.500        ; -0.397     ; 3.617      ;
; -3.492 ; whichSetting[5] ; settings[3][13] ; dotClock     ; dotClock    ; 0.500        ; -0.397     ; 3.617      ;
; -3.492 ; whichSetting[5] ; settings[3][14] ; dotClock     ; dotClock    ; 0.500        ; -0.397     ; 3.617      ;
; -3.492 ; whichSetting[5] ; settings[3][12] ; dotClock     ; dotClock    ; 0.500        ; -0.397     ; 3.617      ;
; -3.492 ; whichSetting[5] ; settings[3][9]  ; dotClock     ; dotClock    ; 0.500        ; -0.397     ; 3.617      ;
; -3.492 ; whichSetting[5] ; settings[3][11] ; dotClock     ; dotClock    ; 0.500        ; -0.397     ; 3.617      ;
+--------+-----------------+-----------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                  ;
+-------+------------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node        ; To Node                                                                                                ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.401 ; which_bit[3]     ; which_bit[3]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; which_bit[2]     ; which_bit[2]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; which_bit[1]     ; which_bit[1]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.416 ; which_bit[0]     ; which_bit[0]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.478 ; which_bit[3]     ; which_bit[0]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.746      ;
; 0.497 ; currentPixel[11] ; readAddress[11]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.765      ;
; 0.502 ; currentPixel[9]  ; readAddress[9]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.770      ;
; 0.503 ; readAddress[12]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 1.086      ;
; 0.516 ; readAddress[9]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.098      ;
; 0.534 ; readAddress[1]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 1.118      ;
; 0.534 ; readAddress[2]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 1.118      ;
; 0.536 ; readAddress[9]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 1.120      ;
; 0.539 ; readAddress[8]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.120      ;
; 0.543 ; which_bit[2]     ; which_bit[3]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.811      ;
; 0.545 ; readAddress[9]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 1.128      ;
; 0.545 ; which_bit[1]     ; which_bit[2]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.813      ;
; 0.551 ; readAddress[12]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.133      ;
; 0.555 ; readAddress[12]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 1.138      ;
; 0.557 ; readAddress[8]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.349      ; 1.136      ;
; 0.560 ; readAddress[8]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 1.143      ;
; 0.564 ; readAddress[7]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 1.149      ;
; 0.567 ; readAddress[12]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 1.151      ;
; 0.599 ; readAddress[8]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.170      ;
; 0.601 ; readAddress[8]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.177      ;
; 0.622 ; pixelX[7]        ; pixelX[7]                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.889      ;
; 0.654 ; currentPixel[6]  ; readAddress[6]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.922      ;
; 0.654 ; currentPixel[0]  ; readAddress[0]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.922      ;
; 0.677 ; currentPixel[12] ; readAddress[12]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.945      ;
; 0.701 ; pixelY[5]        ; pixelY[5]                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.969      ;
; 0.704 ; pixelYcount[13]  ; pixelYcount[13]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.973      ;
; 0.704 ; pixelYcount[5]   ; pixelYcount[5]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.973      ;
; 0.704 ; pixelYcount[3]   ; pixelYcount[3]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.973      ;
; 0.704 ; vCurrent[13]     ; vCurrent[13]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.973      ;
; 0.704 ; vCurrent[5]      ; vCurrent[5]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.973      ;
; 0.704 ; hCurrent[3]      ; hCurrent[3]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.972      ;
; 0.705 ; pixelYcount[11]  ; pixelYcount[11]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.974      ;
; 0.705 ; pixelYcount[1]   ; pixelYcount[1]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.974      ;
; 0.705 ; vCurrent[11]     ; vCurrent[11]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.974      ;
; 0.705 ; vCurrent[1]      ; vCurrent[1]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.974      ;
; 0.705 ; hCurrent[13]     ; hCurrent[13]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; hCurrent[5]      ; hCurrent[5]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.706 ; pixelYcount[15]  ; pixelYcount[15]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.975      ;
; 0.706 ; pixelYcount[6]   ; pixelYcount[6]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.975      ;
; 0.706 ; vCurrent[15]     ; vCurrent[15]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.975      ;
; 0.706 ; hCurrent[11]     ; hCurrent[11]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; hCurrent[1]      ; hCurrent[1]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; pixelX[6]        ; pixelX[6]                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; pixelYcount[9]   ; pixelYcount[9]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.976      ;
; 0.707 ; pixelYcount[7]   ; pixelYcount[7]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.976      ;
; 0.707 ; vCurrent[7]      ; vCurrent[7]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.976      ;
; 0.707 ; hCurrent[15]     ; hCurrent[15]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; hCurrent[6]      ; hCurrent[6]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; pixelY[6]        ; pixelY[6]                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; hCurrent[9]      ; hCurrent[9]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; hCurrent[7]      ; hCurrent[7]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.709 ; pixelYcount[2]   ; pixelYcount[2]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.978      ;
; 0.710 ; pixelYcount[14]  ; pixelYcount[14]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.979      ;
; 0.710 ; pixelYcount[12]  ; pixelYcount[12]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.979      ;
; 0.710 ; pixelYcount[10]  ; pixelYcount[10]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.979      ;
; 0.710 ; pixelYcount[4]   ; pixelYcount[4]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.979      ;
; 0.710 ; pixelY[7]        ; pixelY[7]                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; vCurrent[14]     ; vCurrent[14]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.979      ;
; 0.710 ; vCurrent[12]     ; vCurrent[12]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.979      ;
; 0.710 ; hCurrent[2]      ; hCurrent[2]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.978      ;
; 0.711 ; pixelYcount[8]   ; pixelYcount[8]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.980      ;
; 0.711 ; hCurrent[14]     ; hCurrent[14]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; hCurrent[12]     ; hCurrent[12]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; hCurrent[8]      ; hCurrent[8]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.712 ; pixelX[5]        ; pixelX[5]                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.729 ; vCurrent[9]      ; vCurrent[9]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.998      ;
; 0.731 ; vCurrent[2]      ; vCurrent[2]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.000      ;
; 0.732 ; pixelYcount[0]   ; pixelYcount[0]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.001      ;
; 0.732 ; vCurrent[8]      ; vCurrent[8]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.001      ;
; 0.732 ; vCurrent[0]      ; vCurrent[0]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.001      ;
; 0.733 ; hCurrent[0]      ; hCurrent[0]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.001      ;
; 0.735 ; pixelX[3]        ; pixelX[3]                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.002      ;
; 0.741 ; readAddress[6]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 1.326      ;
; 0.768 ; readAddress[3]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 1.353      ;
; 0.771 ; readAddress[10]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.353      ;
; 0.775 ; readAddress[10]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 1.358      ;
; 0.777 ; readAddress[3]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 1.360      ;
; 0.781 ; which_bit[0]     ; which_bit[2]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.049      ;
; 0.783 ; which_bit[0]     ; which_bit[1]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.051      ;
; 0.784 ; which_bit[0]     ; which_bit[3]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.052      ;
; 0.785 ; pixelX[2]        ; pixelX[2]                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.052      ;
; 0.792 ; pixelX[4]        ; pixelX[4]                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.059      ;
; 0.798 ; readAddress[6]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 1.378      ;
; 0.800 ; readAddress[0]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 1.383      ;
; 0.802 ; readAddress[12]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.383      ;
; 0.806 ; readAddress[0]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 1.390      ;
; 0.807 ; readAddress[6]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.384      ;
; 0.808 ; readAddress[2]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 1.393      ;
; 0.808 ; which_bit[1]     ; which_bit[3]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.076      ;
; 0.812 ; readAddress[1]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 1.395      ;
; 0.814 ; readAddress[6]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.396      ;
; 0.816 ; readAddress[9]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.349      ; 1.395      ;
; 0.818 ; readAddress[3]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 1.402      ;
; 0.822 ; readAddress[2]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 1.405      ;
; 0.824 ; pixelX[1]        ; pixelX[1]                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.091      ;
; 0.825 ; readAddress[2]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 1.409      ;
+-------+------------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'dotClock'                                                                                                                                                                                  ;
+-------+---------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.411 ; byteBitIn[2]                    ; byteBuild[4]                                                                                           ; dotClock     ; dotClock    ; -0.500       ; 0.814      ; 0.920      ;
; 0.414 ; byteBitIn[2]                    ; byteBuild[0]                                                                                           ; dotClock     ; dotClock    ; -0.500       ; 0.814      ; 0.923      ;
; 0.430 ; byteBuild[2]                    ; byteBuild[2]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; byteBuild[3]                    ; byteBuild[3]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; byteBuild[4]                    ; byteBuild[4]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; byteBuild[5]                    ; byteBuild[5]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; byteBuild[6]                    ; byteBuild[6]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; byteBuild[1]                    ; byteBuild[1]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; byteBuild[7]                    ; byteBuild[7]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; startingRaster.0010000000000000 ; startingRaster.0010000000000000                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; byteBuild[0]                    ; byteBuild[0]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.044      ; 0.669      ;
; 0.432 ; writeEnable                     ; writeEnable                                                                                            ; dotClock     ; dotClock    ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; byteBitIn[2]                    ; byteBitIn[2]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; byteBitIn[1]                    ; byteBitIn[1]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; hiLow                           ; hiLow                                                                                                  ; dotClock     ; dotClock    ; 0.000        ; 0.042      ; 0.669      ;
; 0.447 ; byteBitIn[0]                    ; byteBitIn[0]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.042      ; 0.684      ;
; 0.488 ; writeAddress[8]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.360      ; 1.078      ;
; 0.496 ; writeAddress[7]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.360      ; 1.086      ;
; 0.498 ; writeAddress[5]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.348      ; 1.076      ;
; 0.514 ; writeAddress[9]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.348      ; 1.092      ;
; 0.515 ; writeAddress[7]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.348      ; 1.093      ;
; 0.525 ; writeAddress[8]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.394      ; 1.149      ;
; 0.525 ; writeAddress[12]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.394      ; 1.149      ;
; 0.526 ; writeAddress[7]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.394      ; 1.150      ;
; 0.527 ; writeAddress[9]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.360      ; 1.117      ;
; 0.543 ; writeAddress[5]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.394      ; 1.167      ;
; 0.549 ; writeAddress[12]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.332      ; 1.111      ;
; 0.551 ; writeAddress[8]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.369      ; 1.150      ;
; 0.553 ; writeAddress[1]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.332      ; 1.115      ;
; 0.562 ; writeAddress[8]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.382      ; 1.174      ;
; 0.564 ; writeAddress[12]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.382      ; 1.176      ;
; 0.569 ; writeAddress[5]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.369      ; 1.168      ;
; 0.573 ; writeAddress[2]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.332      ; 1.135      ;
; 0.582 ; writeAddress[5]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.382      ; 1.194      ;
; 0.584 ; writeAddress[9]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.369      ; 1.183      ;
; 0.590 ; writeAddress[9]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.382      ; 1.202      ;
; 0.628 ; writeAddress[7]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.269      ; 1.127      ;
; 0.631 ; writeAddress[12]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.269      ; 1.130      ;
; 0.643 ; writeAddress[5]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.269      ; 1.142      ;
; 0.664 ; writeAddress[9]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.269      ; 1.163      ;
; 0.734 ; writeAddress[3]                 ; writeAddress[3]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.044      ; 0.973      ;
; 0.734 ; writeAddress[5]                 ; writeAddress[5]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.044      ; 0.973      ;
; 0.735 ; writeAddress[11]                ; writeAddress[11]                                                                                       ; dotClock     ; dotClock    ; 0.000        ; 0.044      ; 0.974      ;
; 0.736 ; writeAddress[1]                 ; writeAddress[1]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.044      ; 0.975      ;
; 0.736 ; writeAddress[13]                ; writeAddress[13]                                                                                       ; dotClock     ; dotClock    ; 0.000        ; 0.044      ; 0.975      ;
; 0.737 ; writeAddress[6]                 ; writeAddress[6]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.044      ; 0.976      ;
; 0.738 ; writeAddress[7]                 ; writeAddress[7]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.044      ; 0.977      ;
; 0.738 ; writeAddress[9]                 ; writeAddress[9]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.044      ; 0.977      ;
; 0.739 ; writeAddress[2]                 ; writeAddress[2]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.044      ; 0.978      ;
; 0.740 ; writeAddress[4]                 ; writeAddress[4]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.044      ; 0.979      ;
; 0.741 ; writeAddress[8]                 ; writeAddress[8]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.044      ; 0.980      ;
; 0.741 ; writeAddress[10]                ; writeAddress[10]                                                                                       ; dotClock     ; dotClock    ; 0.000        ; 0.044      ; 0.980      ;
; 0.762 ; writeAddress[0]                 ; writeAddress[0]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.044      ; 1.001      ;
; 0.763 ; writeAddress[12]                ; writeAddress[12]                                                                                       ; dotClock     ; dotClock    ; 0.000        ; 0.044      ; 1.002      ;
; 0.769 ; writeAddress[12]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.360      ; 1.359      ;
; 0.808 ; writeAddress[0]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.394      ; 1.432      ;
; 0.809 ; byteBitIn[1]                    ; byteBitIn[2]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.047      ; 1.051      ;
; 0.812 ; writeAddress[1]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.394      ; 1.436      ;
; 0.817 ; writeAddress[12]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.348      ; 1.395      ;
; 0.830 ; byteBitIn[1]                    ; byteBuild[7]                                                                                           ; dotClock     ; dotClock    ; -0.500       ; 1.149      ; 1.674      ;
; 0.834 ; writeAddress[8]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.367      ; 1.431      ;
; 0.837 ; byteBitIn[0]                    ; byteBitIn[2]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.047      ; 1.079      ;
; 0.838 ; byteBitIn[0]                    ; byteBitIn[1]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.047      ; 1.080      ;
; 0.845 ; writeAddress[11]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.369      ; 1.444      ;
; 0.846 ; writeAddress[1]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.382      ; 1.458      ;
; 0.856 ; writeAddress[1]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.369      ; 1.455      ;
; 0.857 ; writeAddress[2]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.382      ; 1.469      ;
; 0.876 ; writeAddress[7]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.369      ; 1.475      ;
; 0.878 ; writeAddress[2]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.369      ; 1.477      ;
; 0.891 ; writeAddress[7]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.367      ; 1.488      ;
; 0.913 ; writeAddress[5]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.360      ; 1.503      ;
; 0.935 ; writeAddress[5]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.332      ; 1.497      ;
; 0.944 ; byteBitIn[2]                    ; byteBuild[7]                                                                                           ; dotClock     ; dotClock    ; -0.500       ; 1.149      ; 1.788      ;
; 0.945 ; writeAddress[4]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.332      ; 1.507      ;
; 0.947 ; writeAddress[0]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.764      ; 1.941      ;
; 0.952 ; writeAddress[4]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.764      ; 1.946      ;
; 0.972 ; writeAddress[5]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.367      ; 1.569      ;
; 0.982 ; writeAddress[4]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.389      ; 1.601      ;
; 0.986 ; writeAddress[0]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.389      ; 1.605      ;
; 1.051 ; writeAddress[0]                 ; writeAddress[1]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 1.295      ;
; 1.051 ; writeAddress[3]                 ; writeAddress[4]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 1.295      ;
; 1.051 ; writeAddress[5]                 ; writeAddress[6]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 1.295      ;
; 1.051 ; writeAddress[6]                 ; writeAddress[7]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 1.295      ;
; 1.052 ; writeAddress[2]                 ; writeAddress[3]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 1.296      ;
; 1.052 ; writeAddress[11]                ; writeAddress[12]                                                                                       ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 1.296      ;
; 1.053 ; writeAddress[4]                 ; writeAddress[5]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 1.297      ;
; 1.054 ; writeAddress[8]                 ; writeAddress[9]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 1.298      ;
; 1.054 ; writeAddress[10]                ; writeAddress[11]                                                                                       ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 1.298      ;
; 1.055 ; writeAddress[1]                 ; writeAddress[2]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 1.299      ;
; 1.057 ; writeAddress[7]                 ; writeAddress[8]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 1.301      ;
; 1.057 ; writeAddress[9]                 ; writeAddress[10]                                                                                       ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 1.301      ;
; 1.066 ; writeAddress[6]                 ; writeAddress[8]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 1.310      ;
; 1.067 ; writeAddress[0]                 ; writeAddress[2]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 1.311      ;
; 1.068 ; writeAddress[2]                 ; writeAddress[4]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 1.312      ;
; 1.069 ; writeAddress[4]                 ; writeAddress[6]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 1.313      ;
; 1.070 ; writeAddress[8]                 ; writeAddress[10]                                                                                       ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 1.314      ;
; 1.070 ; writeAddress[10]                ; writeAddress[12]                                                                                       ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 1.314      ;
; 1.075 ; writeAddress[12]                ; writeAddress[13]                                                                                       ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 1.319      ;
; 1.078 ; writeAddress[9]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.332      ; 1.640      ;
; 1.078 ; byteBitIn[1]                    ; byteBuild[0]                                                                                           ; dotClock     ; dotClock    ; -0.500       ; 0.814      ; 1.587      ;
+-------+---------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                              ;
+-------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node        ; To Node            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.864 ; pwmBrightness[2] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.132      ;
; 0.890 ; pwmBrightness[0] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.158      ;
; 0.915 ; pwmBrightness[0] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.183      ;
; 0.918 ; pwmBrightness[0] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.186      ;
; 0.918 ; pwmBrightness[0] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.186      ;
; 0.959 ; pwmBrightness[7] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.227      ;
; 1.040 ; pwmBrightness[1] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.308      ;
; 1.053 ; pwmBrightness[0] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.321      ;
; 1.142 ; pwmBrightness[0] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.410      ;
; 1.177 ; pwmBrightness[0] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.445      ;
; 1.190 ; pwmBrightness[4] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.458      ;
; 1.191 ; pwmBrightness[2] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.459      ;
; 1.193 ; pwmBrightness[2] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.461      ;
; 1.194 ; pwmBrightness[2] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.462      ;
; 1.211 ; pwmBrightness[1] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.479      ;
; 1.213 ; pwmBrightness[1] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.481      ;
; 1.214 ; pwmBrightness[1] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.482      ;
; 1.214 ; pwmBrightness[2] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.482      ;
; 1.215 ; pwmBrightness[5] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.483      ;
; 1.234 ; pwmBrightness[1] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.502      ;
; 1.252 ; pwmBrightness[0] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.520      ;
; 1.306 ; pwmBrightness[4] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.574      ;
; 1.335 ; pwmBrightness[6] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.603      ;
; 1.398 ; pwmBrightness[4] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.666      ;
; 1.402 ; pwmBrightness[3] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.671      ;
; 1.404 ; pwmBrightness[3] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.673      ;
; 1.405 ; pwmBrightness[4] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.673      ;
; 1.405 ; pwmBrightness[3] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.674      ;
; 1.409 ; pwmBrightness[5] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.677      ;
; 1.414 ; pwmBrightness[7] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.682      ;
; 1.419 ; pwmBrightness[4] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.687      ;
; 1.425 ; pwmBrightness[3] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.694      ;
; 1.437 ; pwmBrightness[2] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.705      ;
; 1.457 ; pwmBrightness[1] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.725      ;
; 1.460 ; pwmBrightness[6] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.728      ;
; 1.478 ; pwmBrightness[2] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.746      ;
; 1.498 ; pwmBrightness[1] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.766      ;
; 1.520 ; pwmBrightness[4] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.788      ;
; 1.522 ; pwmBrightness[6] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.790      ;
; 1.529 ; pwmBrightness[7] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.797      ;
; 1.532 ; pwmBrightness[4] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.800      ;
; 1.577 ; pwmBrightness[2] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.845      ;
; 1.603 ; pwmBrightness[1] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.871      ;
; 1.611 ; pwmBrightness[5] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.879      ;
; 1.615 ; pwmBrightness[3] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.884      ;
; 1.617 ; pwmBrightness[5] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.885      ;
; 1.618 ; pwmBrightness[5] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.886      ;
; 1.624 ; pwmBrightness[5] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.892      ;
; 1.638 ; pwmBrightness[5] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.906      ;
; 1.648 ; pwmBrightness[3] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.917      ;
; 1.669 ; pwmBrightness[3] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.938      ;
; 1.684 ; pwmBrightness[6] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.952      ;
; 1.685 ; pwmBrightness[6] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.953      ;
; 1.689 ; pwmBrightness[3] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.958      ;
; 1.691 ; pwmBrightness[6] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.959      ;
; 1.742 ; pwmBrightness[6] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.010      ;
; 1.770 ; pwmBrightness[5] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.038      ;
; 1.802 ; pwmBrightness[7] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.070      ;
; 1.802 ; pwmBrightness[7] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.070      ;
; 1.807 ; pwmBrightness[7] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.075      ;
; 1.821 ; pwmBrightness[7] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.089      ;
; 1.829 ; pwmBrightness[6] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.097      ;
; 1.833 ; pwmBrightness[4] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.101      ;
; 1.967 ; pwmBrightness[7] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.235      ;
; 1.997 ; pwmBrightness[1] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.265      ;
; 2.061 ; pwmBrightness[0] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.329      ;
; 2.118 ; pwmBrightness[2] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.386      ;
; 3.426 ; settings[3][7]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -1.990     ; 1.231      ;
; 3.840 ; settings[3][13]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.131     ; 1.504      ;
; 3.853 ; settings[3][15]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.131     ; 1.517      ;
; 3.975 ; settings[3][6]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -1.990     ; 1.780      ;
; 4.068 ; settings[3][5]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -1.990     ; 1.873      ;
; 4.088 ; settings[3][11]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.131     ; 1.752      ;
; 4.099 ; settings[3][9]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.131     ; 1.763      ;
; 4.102 ; settings[3][4]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -1.990     ; 1.907      ;
; 4.115 ; settings[3][3]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -1.990     ; 1.920      ;
; 4.189 ; settings[3][12]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.131     ; 1.853      ;
; 4.190 ; settings[3][14]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.131     ; 1.854      ;
; 4.224 ; settings[3][2]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -1.990     ; 2.029      ;
; 4.237 ; settings[3][1]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -1.990     ; 2.042      ;
; 4.341 ; settings[3][0]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -1.990     ; 2.146      ;
; 4.434 ; settings[3][8]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.131     ; 2.098      ;
; 4.436 ; settings[3][10]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.131     ; 2.100      ;
+-------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'dotClock'                                                                                                                                 ;
+--------+--------------+----------------+------------+----------+------------+--------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                                                                 ;
+--------+--------------+----------------+------------+----------+------------+--------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_we_reg        ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; dotClock ; Rise       ; dotClock                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; byteBitIn[0]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; byteBitIn[1]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; byteBitIn[2]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Rise       ; byteBuild[0]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Rise       ; byteBuild[1]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Rise       ; byteBuild[2]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Rise       ; byteBuild[3]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Rise       ; byteBuild[4]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Rise       ; byteBuild[5]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Rise       ; byteBuild[6]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Rise       ; byteBuild[7]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; dataIn[0]                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; dataIn[1]                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; dataIn[2]                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; dataIn[3]                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; dataIn[4]                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; dataIn[5]                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; dataIn[6]                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; dataIn[7]                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; hiLow                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][0]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][10]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][11]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][12]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][13]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][14]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][15]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][1]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][2]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][3]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][4]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][5]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][6]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][7]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][8]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][9]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][0]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][10]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][11]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][12]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][13]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][14]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][15]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][1]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][2]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][3]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][4]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][5]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][6]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][7]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][8]                                                                                         ;
+--------+--------------+----------------+------------+----------+------------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                      ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                 ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------+
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0                     ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1                     ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10                    ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~portb_address_reg0 ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11                    ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~portb_address_reg0 ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12                    ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~portb_address_reg0 ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13                    ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~portb_address_reg0 ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14                    ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~portb_address_reg0 ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15                    ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~portb_address_reg0 ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~portb_address_reg0  ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2                     ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~portb_address_reg0  ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3                     ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~portb_address_reg0  ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4                     ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~portb_address_reg0  ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5                     ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~portb_address_reg0  ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6                     ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~portb_address_reg0  ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7                     ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~portb_address_reg0  ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8                     ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~portb_address_reg0  ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9                     ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~portb_address_reg0  ;
; 1.897 ; 2.113        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenE[3]                                                                                              ;
; 1.897 ; 2.113        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenE[4]                                                                                              ;
; 1.897 ; 2.113        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenE[5]                                                                                              ;
; 1.900 ; 2.116        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[1]                                                                                               ;
; 1.900 ; 2.116        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redE[1]                                                                                                ;
; 1.901 ; 2.117        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenE[1]                                                                                              ;
; 1.901 ; 2.117        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenE[2]                                                                                              ;
; 1.902 ; 2.118        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[10]                                                                                       ;
; 1.902 ; 2.118        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[7]                                                                                        ;
; 1.903 ; 2.119        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueO[3]                                                                                               ;
; 1.903 ; 2.119        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueO[4]                                                                                               ;
; 1.903 ; 2.119        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueO[5]                                                                                               ;
; 1.904 ; 2.120        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redE[2]                                                                                                ;
; 1.904 ; 2.120        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redE[3]                                                                                                ;
; 1.904 ; 2.120        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redE[4]                                                                                                ;
; 1.904 ; 2.120        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redE[5]                                                                                                ;
; 1.904 ; 2.120        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redO[2]                                                                                                ;
; 1.905 ; 2.121        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redO[3]                                                                                                ;
; 1.905 ; 2.121        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redO[4]                                                                                                ;
; 1.905 ; 2.121        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redO[5]                                                                                                ;
; 1.908 ; 2.124        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenO[2]                                                                                              ;
; 1.908 ; 2.124        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenO[3]                                                                                              ;
; 1.908 ; 2.124        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenO[4]                                                                                              ;
; 1.908 ; 2.124        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenO[5]                                                                                              ;
; 1.909 ; 2.125        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[2]                                                                                               ;
; 1.909 ; 2.125        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[3]                                                                                               ;
; 1.909 ; 2.125        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[4]                                                                                               ;
; 1.909 ; 2.125        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[5]                                                                                               ;
; 1.949 ; 2.165        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueO[1]                                                                                               ;
; 1.949 ; 2.165        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueO[2]                                                                                               ;
; 1.949 ; 2.165        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|address_reg_b[0]                 ;
; 1.949 ; 2.165        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[7]                                                                                         ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[0]                                                                                        ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[11]                                                                                       ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[12]                                                                                       ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[1]                                                                                        ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[2]                                                                                        ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[3]                                                                                        ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[4]                                                                                        ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[5]                                                                                        ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[6]                                                                                        ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[8]                                                                                        ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[9]                                                                                        ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenO[1]                                                                                              ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[10]                                                                                           ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[4]                                                                                            ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hsync                                                                                                  ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[0]                                                                                              ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[1]                                                                                              ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[2]                                                                                              ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[3]                                                                                              ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[4]                                                                                              ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[5]                                                                                              ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[6]                                                                                              ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[7]                                                                                              ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[0]                                                                                         ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[10]                                                                                        ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[11]                                                                                        ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[12]                                                                                        ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[1]                                                                                         ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[2]                                                                                         ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[3]                                                                                         ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[4]                                                                                         ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[5]                                                                                         ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[6]                                                                                         ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[8]                                                                                         ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[9]                                                                                         ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; which_bit[0]                                                                                           ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock_50'                                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_50~input|o                                         ;
; 9.921  ; 9.921        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; clock_50~input|i                                         ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_50~input|i                                         ;
; 10.079 ; 10.079       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.096 ; 10.096       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; clock_50~input|o                                         ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clock_50 ; Rise       ; clock_50                                                 ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                        ;
+-----------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                               ;
+-----------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+
; 7999.719  ; 7999.935     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; backlight_pwm~reg0                                                   ;
; 7999.719  ; 7999.935     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[0]                                                     ;
; 7999.719  ; 7999.935     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[1]                                                     ;
; 7999.719  ; 7999.935     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[2]                                                     ;
; 7999.719  ; 7999.935     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[3]                                                     ;
; 7999.719  ; 7999.935     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[4]                                                     ;
; 7999.719  ; 7999.935     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[5]                                                     ;
; 7999.719  ; 7999.935     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[6]                                                     ;
; 7999.719  ; 7999.935     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[7]                                                     ;
; 7999.877  ; 8000.061     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; backlight_pwm~reg0                                                   ;
; 7999.877  ; 8000.061     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[0]                                                     ;
; 7999.877  ; 8000.061     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[1]                                                     ;
; 7999.877  ; 8000.061     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[2]                                                     ;
; 7999.877  ; 8000.061     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[3]                                                     ;
; 7999.877  ; 8000.061     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[4]                                                     ;
; 7999.877  ; 8000.061     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[5]                                                     ;
; 7999.877  ; 8000.061     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[6]                                                     ;
; 7999.877  ; 8000.061     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[7]                                                     ;
; 7999.965  ; 7999.965     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 7999.965  ; 7999.965     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 7999.989  ; 7999.989     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; backlight_pwm~reg0|clk                                               ;
; 7999.989  ; 7999.989     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[0]|clk                                                 ;
; 7999.989  ; 7999.989     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[1]|clk                                                 ;
; 7999.989  ; 7999.989     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[2]|clk                                                 ;
; 7999.989  ; 7999.989     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[3]|clk                                                 ;
; 7999.989  ; 7999.989     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[4]|clk                                                 ;
; 7999.989  ; 7999.989     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[5]|clk                                                 ;
; 7999.989  ; 7999.989     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[6]|clk                                                 ;
; 7999.989  ; 7999.989     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[7]|clk                                                 ;
; 8000.010  ; 8000.010     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; backlight_pwm~reg0|clk                                               ;
; 8000.010  ; 8000.010     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[0]|clk                                                 ;
; 8000.010  ; 8000.010     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[1]|clk                                                 ;
; 8000.010  ; 8000.010     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[2]|clk                                                 ;
; 8000.010  ; 8000.010     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[3]|clk                                                 ;
; 8000.010  ; 8000.010     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[4]|clk                                                 ;
; 8000.010  ; 8000.010     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[5]|clk                                                 ;
; 8000.010  ; 8000.010     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[6]|clk                                                 ;
; 8000.010  ; 8000.010     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[7]|clk                                                 ;
; 8000.033  ; 8000.033     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 8000.033  ; 8000.033     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; backlight_pwm~reg0                                                   ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[0]                                                     ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[1]                                                     ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[2]                                                     ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[3]                                                     ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[4]                                                     ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[5]                                                     ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[6]                                                     ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[7]                                                     ;
+-----------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; dotData    ; dotClock   ; 1.469 ; 1.593 ; Rise       ; dotClock        ;
; dotLatch   ; dotClock   ; 2.870 ; 2.935 ; Rise       ; dotClock        ;
; dotReg[*]  ; dotClock   ; 2.676 ; 2.803 ; Rise       ; dotClock        ;
;  dotReg[0] ; dotClock   ; 2.676 ; 2.803 ; Rise       ; dotClock        ;
; dotLatch   ; dotClock   ; 4.997 ; 5.569 ; Fall       ; dotClock        ;
; dotReg[*]  ; dotClock   ; 4.757 ; 4.450 ; Fall       ; dotClock        ;
;  dotReg[0] ; dotClock   ; 4.757 ; 4.450 ; Fall       ; dotClock        ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; dotData    ; dotClock   ; -0.079 ; -0.269 ; Rise       ; dotClock        ;
; dotLatch   ; dotClock   ; -0.429 ; -0.580 ; Rise       ; dotClock        ;
; dotReg[*]  ; dotClock   ; -1.857 ; -2.034 ; Rise       ; dotClock        ;
;  dotReg[0] ; dotClock   ; -1.857 ; -2.034 ; Rise       ; dotClock        ;
; dotLatch   ; dotClock   ; -1.441 ; -1.623 ; Fall       ; dotClock        ;
; dotReg[*]  ; dotClock   ; -0.815 ; -1.024 ; Fall       ; dotClock        ;
;  dotReg[0] ; dotClock   ; -0.815 ; -1.024 ; Fall       ; dotClock        ;
+------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+---------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+---------------+------------+--------+--------+------------+------------------------------------------------+
; pairE0        ; clock_50   ; 10.439 ; 9.989  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE0(n)     ; clock_50   ; 10.439 ; 9.989  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1        ; clock_50   ; 10.282 ; 10.082 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1(n)     ; clock_50   ; 10.282 ; 10.082 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2        ; clock_50   ; 9.671  ; 9.249  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2(n)     ; clock_50   ; 9.671  ; 9.249  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK      ; clock_50   ; 5.975  ; 5.694  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK(n)   ; clock_50   ; 5.975  ; 5.694  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0        ; clock_50   ; 10.749 ; 10.297 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0(n)     ; clock_50   ; 10.749 ; 10.297 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1        ; clock_50   ; 11.496 ; 11.039 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1(n)     ; clock_50   ; 11.496 ; 11.039 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2        ; clock_50   ; 8.858  ; 8.680  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2(n)     ; clock_50   ; 8.858  ; 8.680  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK      ; clock_50   ; 6.543  ; 6.247  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK(n)   ; clock_50   ; 6.543  ; 6.247  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; backlight_pwm ; clock_50   ; 4.602  ; 4.313  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+--------+--------+------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                            ;
+---------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+---------------+------------+-------+-------+------------+------------------------------------------------+
; pairE0        ; clock_50   ; 5.511 ; 5.397 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE0(n)     ; clock_50   ; 5.511 ; 5.397 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1        ; clock_50   ; 6.776 ; 6.622 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1(n)     ; clock_50   ; 6.776 ; 6.622 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2        ; clock_50   ; 5.347 ; 5.242 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2(n)     ; clock_50   ; 5.347 ; 5.242 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK      ; clock_50   ; 5.000 ; 4.727 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK(n)   ; clock_50   ; 5.000 ; 4.727 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0        ; clock_50   ; 6.730 ; 6.338 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0(n)     ; clock_50   ; 6.730 ; 6.338 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1        ; clock_50   ; 5.684 ; 5.439 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1(n)     ; clock_50   ; 5.684 ; 5.439 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2        ; clock_50   ; 6.109 ; 6.036 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2(n)     ; clock_50   ; 6.109 ; 6.036 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK      ; clock_50   ; 5.545 ; 5.258 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK(n)   ; clock_50   ; 5.545 ; 5.258 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; backlight_pwm ; clock_50   ; 4.066 ; 3.783 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+-------+-------+------------+------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u1|altpll_component|auto_generated|pll1|clk[0] ; -8.279 ; -537.547      ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; -2.704 ; -2.704        ;
; dotClock                                       ; -1.572 ; -161.170      ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; dotClock                                       ; 0.155 ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.370 ; 0.000         ;
+------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+------------------------------------------------+----------+---------------+
; Clock                                          ; Slack    ; End Point TNS ;
+------------------------------------------------+----------+---------------+
; dotClock                                       ; -3.000   ; -241.054      ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 1.966    ; 0.000         ;
; clock_50                                       ; 9.423    ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; 7999.798 ; 0.000         ;
+------------------------------------------------+----------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                 ;
+--------+----------------+-----------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node   ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+-----------+--------------+------------------------------------------------+--------------+------------+------------+
; -8.279 ; settings[2][0] ; redO[5]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.110     ; 6.110      ;
; -8.273 ; settings[2][0] ; redO[4]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.110     ; 6.104      ;
; -8.180 ; settings[2][2] ; redO[5]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.110     ; 6.011      ;
; -8.179 ; settings[2][0] ; blueO[5]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.108     ; 6.012      ;
; -8.174 ; settings[2][2] ; redO[4]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.110     ; 6.005      ;
; -8.166 ; settings[2][1] ; redO[5]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.110     ; 5.997      ;
; -8.160 ; settings[2][1] ; redO[4]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.110     ; 5.991      ;
; -8.108 ; settings[2][0] ; greenO[5] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.101     ; 5.948      ;
; -8.105 ; settings[2][0] ; greenO[4] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.101     ; 5.945      ;
; -8.090 ; settings[2][3] ; redO[5]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.110     ; 5.921      ;
; -8.084 ; settings[2][3] ; redO[4]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.110     ; 5.915      ;
; -8.080 ; settings[2][2] ; blueO[5]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.108     ; 5.913      ;
; -8.066 ; settings[2][1] ; blueO[5]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.108     ; 5.899      ;
; -8.046 ; settings[2][0] ; blueE[5]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.110     ; 5.877      ;
; -8.043 ; settings[2][0] ; redO[2]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.095     ; 5.889      ;
; -8.043 ; settings[2][0] ; redO[3]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.110     ; 5.874      ;
; -8.022 ; settings[2][0] ; redE[5]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.121     ; 5.842      ;
; -8.009 ; settings[2][2] ; greenO[5] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.101     ; 5.849      ;
; -8.006 ; settings[2][2] ; greenO[4] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.101     ; 5.846      ;
; -7.999 ; settings[2][0] ; greenE[5] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.095     ; 5.845      ;
; -7.995 ; settings[2][1] ; greenO[5] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.101     ; 5.835      ;
; -7.992 ; settings[2][1] ; greenO[4] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.101     ; 5.832      ;
; -7.991 ; settings[2][0] ; blueO[4]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.108     ; 5.824      ;
; -7.990 ; settings[2][3] ; blueO[5]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.108     ; 5.823      ;
; -7.967 ; settings[2][0] ; blueE[4]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.110     ; 5.798      ;
; -7.950 ; settings[2][4] ; redO[5]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.110     ; 5.781      ;
; -7.949 ; settings[2][0] ; redE[4]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.121     ; 5.769      ;
; -7.947 ; settings[2][2] ; blueE[5]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.110     ; 5.778      ;
; -7.944 ; settings[2][4] ; redO[4]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.110     ; 5.775      ;
; -7.944 ; settings[2][2] ; redO[2]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.095     ; 5.790      ;
; -7.944 ; settings[2][2] ; redO[3]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.110     ; 5.775      ;
; -7.933 ; settings[2][1] ; blueE[5]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.110     ; 5.764      ;
; -7.930 ; settings[2][1] ; redO[2]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.095     ; 5.776      ;
; -7.930 ; settings[2][1] ; redO[3]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.110     ; 5.761      ;
; -7.923 ; settings[2][2] ; redE[5]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.121     ; 5.743      ;
; -7.919 ; settings[2][0] ; greenE[4] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.095     ; 5.765      ;
; -7.919 ; settings[2][3] ; greenO[5] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.101     ; 5.759      ;
; -7.916 ; settings[2][3] ; greenO[4] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.101     ; 5.756      ;
; -7.909 ; settings[2][1] ; redE[5]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.121     ; 5.729      ;
; -7.900 ; settings[2][2] ; greenE[5] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.095     ; 5.746      ;
; -7.892 ; settings[2][2] ; blueO[4]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.108     ; 5.725      ;
; -7.886 ; settings[2][1] ; greenE[5] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.095     ; 5.732      ;
; -7.878 ; settings[2][1] ; blueO[4]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.108     ; 5.711      ;
; -7.870 ; settings[2][0] ; blueE[3]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.110     ; 5.701      ;
; -7.868 ; settings[2][0] ; greenO[3] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.101     ; 5.708      ;
; -7.868 ; settings[2][2] ; blueE[4]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.110     ; 5.699      ;
; -7.857 ; settings[2][3] ; blueE[5]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.110     ; 5.688      ;
; -7.854 ; settings[2][1] ; blueE[4]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.110     ; 5.685      ;
; -7.854 ; settings[2][3] ; redO[2]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.095     ; 5.700      ;
; -7.854 ; settings[2][3] ; redO[3]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.110     ; 5.685      ;
; -7.850 ; settings[2][4] ; blueO[5]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.108     ; 5.683      ;
; -7.850 ; settings[2][2] ; redE[4]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.121     ; 5.670      ;
; -7.836 ; settings[2][1] ; redE[4]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.121     ; 5.656      ;
; -7.833 ; settings[2][3] ; redE[5]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.121     ; 5.653      ;
; -7.820 ; settings[2][2] ; greenE[4] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.095     ; 5.666      ;
; -7.810 ; settings[2][3] ; greenE[5] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.095     ; 5.656      ;
; -7.806 ; settings[2][1] ; greenE[4] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.095     ; 5.652      ;
; -7.802 ; settings[2][3] ; blueO[4]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.108     ; 5.635      ;
; -7.779 ; settings[2][4] ; greenO[5] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.101     ; 5.619      ;
; -7.778 ; settings[2][3] ; blueE[4]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.110     ; 5.609      ;
; -7.776 ; settings[2][4] ; greenO[4] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.101     ; 5.616      ;
; -7.771 ; settings[2][2] ; blueE[3]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.110     ; 5.602      ;
; -7.769 ; settings[2][2] ; greenO[3] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.101     ; 5.609      ;
; -7.760 ; settings[2][3] ; redE[4]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.121     ; 5.580      ;
; -7.757 ; settings[2][1] ; blueE[3]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.110     ; 5.588      ;
; -7.755 ; settings[2][0] ; blueO[3]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.108     ; 5.588      ;
; -7.755 ; settings[2][1] ; greenO[3] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.101     ; 5.595      ;
; -7.730 ; settings[2][3] ; greenE[4] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.095     ; 5.576      ;
; -7.717 ; settings[2][4] ; blueE[5]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.110     ; 5.548      ;
; -7.714 ; settings[2][4] ; redO[2]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.095     ; 5.560      ;
; -7.714 ; settings[2][4] ; redO[3]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.110     ; 5.545      ;
; -7.703 ; settings[2][0] ; redE[3]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.121     ; 5.523      ;
; -7.693 ; settings[2][4] ; redE[5]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.121     ; 5.513      ;
; -7.692 ; settings[2][0] ; greenE[3] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.095     ; 5.538      ;
; -7.681 ; settings[2][3] ; blueE[3]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.110     ; 5.512      ;
; -7.679 ; settings[2][3] ; greenO[3] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.101     ; 5.519      ;
; -7.670 ; settings[2][4] ; greenE[5] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.095     ; 5.516      ;
; -7.662 ; settings[2][4] ; blueO[4]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.108     ; 5.495      ;
; -7.656 ; settings[2][2] ; blueO[3]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.108     ; 5.489      ;
; -7.642 ; settings[2][1] ; blueO[3]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.108     ; 5.475      ;
; -7.638 ; settings[2][4] ; blueE[4]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.110     ; 5.469      ;
; -7.621 ; settings[2][0] ; blueO[2]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.300     ; 5.262      ;
; -7.620 ; settings[2][4] ; redE[4]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.121     ; 5.440      ;
; -7.604 ; settings[2][0] ; blueE[2]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.110     ; 5.435      ;
; -7.604 ; settings[2][2] ; redE[3]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.121     ; 5.424      ;
; -7.593 ; settings[2][2] ; greenE[3] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.095     ; 5.439      ;
; -7.590 ; settings[2][4] ; greenE[4] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.095     ; 5.436      ;
; -7.586 ; settings[2][0] ; greenO[2] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.101     ; 5.426      ;
; -7.584 ; settings[2][1] ; redE[3]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.121     ; 5.404      ;
; -7.579 ; settings[2][1] ; greenE[3] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.095     ; 5.425      ;
; -7.576 ; settings[2][5] ; redO[5]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.110     ; 5.407      ;
; -7.570 ; settings[2][5] ; redO[4]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.110     ; 5.401      ;
; -7.566 ; settings[2][3] ; blueO[3]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.108     ; 5.399      ;
; -7.541 ; settings[2][0] ; blueO[1]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.296     ; 5.186      ;
; -7.541 ; settings[2][4] ; blueE[3]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.110     ; 5.372      ;
; -7.539 ; settings[2][4] ; greenO[3] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.101     ; 5.379      ;
; -7.522 ; settings[2][2] ; blueO[2]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.300     ; 5.163      ;
; -7.520 ; settings[2][0] ; redO[0]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.314     ; 5.147      ;
; -7.508 ; settings[2][3] ; redE[3]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.121     ; 5.328      ;
; -7.505 ; settings[2][2] ; blueE[2]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.110     ; 5.336      ;
+--------+----------------+-----------+--------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                 ;
+-----------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node        ; To Node            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-----------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -2.704    ; settings[3][2]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -1.955     ; 1.186      ;
; -2.694    ; settings[3][0]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -1.955     ; 1.176      ;
; -2.656    ; settings[3][1]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -1.955     ; 1.138      ;
; -2.645    ; settings[3][10]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.022     ; 1.060      ;
; -2.643    ; settings[3][8]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.022     ; 1.058      ;
; -2.636    ; settings[3][4]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -1.955     ; 1.118      ;
; -2.588    ; settings[3][3]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -1.955     ; 1.070      ;
; -2.563    ; settings[3][5]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -1.955     ; 1.045      ;
; -2.520    ; settings[3][11]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.022     ; 0.935      ;
; -2.510    ; settings[3][12]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.022     ; 0.925      ;
; -2.506    ; settings[3][14]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.022     ; 0.921      ;
; -2.501    ; settings[3][9]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.022     ; 0.916      ;
; -2.490    ; settings[3][6]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -1.955     ; 0.972      ;
; -2.374    ; settings[3][13]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.022     ; 0.789      ;
; -2.358    ; settings[3][15]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.022     ; 0.773      ;
; -2.113    ; settings[3][7]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -1.955     ; 0.595      ;
; 15998.630 ; pwmBrightness[1] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.320      ;
; 15998.655 ; pwmBrightness[2] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.038     ; 1.294      ;
; 15998.676 ; pwmBrightness[2] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.274      ;
; 15998.677 ; pwmBrightness[0] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.273      ;
; 15998.679 ; pwmBrightness[0] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.038     ; 1.270      ;
; 15998.680 ; pwmBrightness[1] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.038     ; 1.269      ;
; 15998.685 ; pwmBrightness[1] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.038     ; 1.264      ;
; 15998.698 ; pwmBrightness[1] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.252      ;
; 15998.700 ; pwmBrightness[0] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.038     ; 1.249      ;
; 15998.705 ; pwmBrightness[3] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.036     ; 1.246      ;
; 15998.707 ; pwmBrightness[2] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.038     ; 1.242      ;
; 15998.744 ; pwmBrightness[2] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.206      ;
; 15998.745 ; pwmBrightness[1] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.205      ;
; 15998.745 ; pwmBrightness[0] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.205      ;
; 15998.757 ; pwmBrightness[0] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.193      ;
; 15998.764 ; pwmBrightness[2] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.186      ;
; 15998.773 ; pwmBrightness[5] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.177      ;
; 15998.773 ; pwmBrightness[3] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.036     ; 1.178      ;
; 15998.781 ; pwmBrightness[3] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.036     ; 1.170      ;
; 15998.788 ; pwmBrightness[1] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.162      ;
; 15998.803 ; pwmBrightness[0] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.147      ;
; 15998.805 ; pwmBrightness[6] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.038     ; 1.144      ;
; 15998.805 ; pwmBrightness[5] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.038     ; 1.144      ;
; 15998.806 ; pwmBrightness[4] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.038     ; 1.143      ;
; 15998.810 ; pwmBrightness[2] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.140      ;
; 15998.820 ; pwmBrightness[4] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.130      ;
; 15998.827 ; pwmBrightness[3] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.036     ; 1.124      ;
; 15998.846 ; pwmBrightness[0] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.104      ;
; 15998.862 ; pwmBrightness[7] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.088      ;
; 15998.867 ; pwmBrightness[3] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.083      ;
; 15998.876 ; pwmBrightness[7] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.074      ;
; 15998.878 ; pwmBrightness[5] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.072      ;
; 15998.879 ; pwmBrightness[5] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.071      ;
; 15998.885 ; pwmBrightness[6] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.065      ;
; 15998.886 ; pwmBrightness[6] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.064      ;
; 15998.898 ; pwmBrightness[4] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.052      ;
; 15998.902 ; pwmBrightness[3] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.048      ;
; 15998.944 ; pwmBrightness[4] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.006      ;
; 15998.959 ; pwmBrightness[7] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.991      ;
; 15998.961 ; pwmBrightness[7] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.989      ;
; 15998.965 ; pwmBrightness[7] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.985      ;
; 15998.966 ; pwmBrightness[7] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.984      ;
; 15998.984 ; pwmBrightness[6] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.966      ;
; 15998.985 ; pwmBrightness[5] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.965      ;
; 15998.988 ; pwmBrightness[6] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.962      ;
; 15998.989 ; pwmBrightness[6] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.961      ;
; 15998.991 ; pwmBrightness[5] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.959      ;
; 15998.992 ; pwmBrightness[5] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.958      ;
; 15998.995 ; pwmBrightness[6] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.955      ;
; 15999.048 ; pwmBrightness[0] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.902      ;
; 15999.055 ; pwmBrightness[4] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.895      ;
; 15999.081 ; pwmBrightness[7] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.038     ; 0.868      ;
; 15999.082 ; pwmBrightness[7] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.038     ; 0.867      ;
; 15999.082 ; pwmBrightness[1] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.868      ;
; 15999.092 ; pwmBrightness[4] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.858      ;
; 15999.099 ; pwmBrightness[4] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.851      ;
; 15999.100 ; pwmBrightness[5] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.038     ; 0.849      ;
; 15999.105 ; pwmBrightness[6] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.038     ; 0.844      ;
; 15999.107 ; pwmBrightness[1] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.843      ;
; 15999.110 ; pwmBrightness[3] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.036     ; 0.841      ;
; 15999.114 ; pwmBrightness[3] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.036     ; 0.837      ;
; 15999.154 ; pwmBrightness[0] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.796      ;
; 15999.199 ; pwmBrightness[1] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.751      ;
; 15999.207 ; pwmBrightness[4] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.038     ; 0.742      ;
; 15999.234 ; pwmBrightness[2] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.716      ;
; 15999.238 ; pwmBrightness[2] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.712      ;
; 15999.320 ; pwmBrightness[2] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.630      ;
+-----------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'dotClock'                                                                                                                                                               ;
+--------+--------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.572 ; byteBitIn[0] ; writeAddress[12]                                                                                       ; dotClock     ; dotClock    ; 0.500        ; -0.575     ; 1.504      ;
; -1.572 ; byteBitIn[0] ; writeAddress[0]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.575     ; 1.504      ;
; -1.572 ; byteBitIn[0] ; writeAddress[1]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.575     ; 1.504      ;
; -1.572 ; byteBitIn[0] ; writeAddress[2]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.575     ; 1.504      ;
; -1.572 ; byteBitIn[0] ; writeAddress[3]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.575     ; 1.504      ;
; -1.572 ; byteBitIn[0] ; writeAddress[4]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.575     ; 1.504      ;
; -1.572 ; byteBitIn[0] ; writeAddress[5]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.575     ; 1.504      ;
; -1.572 ; byteBitIn[0] ; writeAddress[6]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.575     ; 1.504      ;
; -1.572 ; byteBitIn[0] ; writeAddress[7]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.575     ; 1.504      ;
; -1.572 ; byteBitIn[0] ; writeAddress[8]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.575     ; 1.504      ;
; -1.572 ; byteBitIn[0] ; writeAddress[9]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.575     ; 1.504      ;
; -1.572 ; byteBitIn[0] ; writeAddress[10]                                                                                       ; dotClock     ; dotClock    ; 0.500        ; -0.575     ; 1.504      ;
; -1.572 ; byteBitIn[0] ; writeAddress[11]                                                                                       ; dotClock     ; dotClock    ; 0.500        ; -0.575     ; 1.504      ;
; -1.572 ; byteBitIn[0] ; writeAddress[13]                                                                                       ; dotClock     ; dotClock    ; 0.500        ; -0.575     ; 1.504      ;
; -1.522 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~porta_we_reg       ; dotClock     ; dotClock    ; 0.500        ; -0.429     ; 1.622      ;
; -1.522 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~porta_address_reg0 ; dotClock     ; dotClock    ; 0.500        ; -0.429     ; 1.622      ;
; -1.520 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~porta_datain_reg0  ; dotClock     ; dotClock    ; 0.500        ; -0.426     ; 1.623      ;
; -1.508 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~porta_we_reg       ; dotClock     ; dotClock    ; 0.500        ; -0.484     ; 1.553      ;
; -1.508 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~porta_address_reg0 ; dotClock     ; dotClock    ; 0.500        ; -0.484     ; 1.553      ;
; -1.506 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~porta_datain_reg0  ; dotClock     ; dotClock    ; 0.500        ; -0.481     ; 1.554      ;
; -1.500 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~porta_we_reg       ; dotClock     ; dotClock    ; 0.500        ; -0.473     ; 1.556      ;
; -1.500 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~porta_address_reg0 ; dotClock     ; dotClock    ; 0.500        ; -0.473     ; 1.556      ;
; -1.498 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~porta_datain_reg0  ; dotClock     ; dotClock    ; 0.500        ; -0.470     ; 1.557      ;
; -1.494 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~porta_we_reg        ; dotClock     ; dotClock    ; 0.500        ; -0.272     ; 1.751      ;
; -1.494 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~porta_address_reg0  ; dotClock     ; dotClock    ; 0.500        ; -0.272     ; 1.751      ;
; -1.492 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~porta_datain_reg0   ; dotClock     ; dotClock    ; 0.500        ; -0.269     ; 1.752      ;
; -1.487 ; hiLow        ; whichSetting[6]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.651     ; 1.343      ;
; -1.486 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~porta_we_reg        ; dotClock     ; dotClock    ; 0.500        ; -0.418     ; 1.597      ;
; -1.486 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~porta_address_reg0  ; dotClock     ; dotClock    ; 0.500        ; -0.418     ; 1.597      ;
; -1.484 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~porta_datain_reg0   ; dotClock     ; dotClock    ; 0.500        ; -0.415     ; 1.598      ;
; -1.472 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~porta_we_reg        ; dotClock     ; dotClock    ; 0.500        ; -0.409     ; 1.592      ;
; -1.472 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~porta_address_reg0  ; dotClock     ; dotClock    ; 0.500        ; -0.409     ; 1.592      ;
; -1.470 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~porta_datain_reg0   ; dotClock     ; dotClock    ; 0.500        ; -0.406     ; 1.593      ;
; -1.456 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~porta_we_reg       ; dotClock     ; dotClock    ; 0.500        ; -0.426     ; 1.559      ;
; -1.456 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~porta_address_reg0 ; dotClock     ; dotClock    ; 0.500        ; -0.426     ; 1.559      ;
; -1.454 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~porta_datain_reg0  ; dotClock     ; dotClock    ; 0.500        ; -0.423     ; 1.560      ;
; -1.453 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~porta_we_reg       ; dotClock     ; dotClock    ; 0.500        ; -0.453     ; 1.529      ;
; -1.453 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~porta_address_reg0 ; dotClock     ; dotClock    ; 0.500        ; -0.453     ; 1.529      ;
; -1.451 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~porta_datain_reg0  ; dotClock     ; dotClock    ; 0.500        ; -0.450     ; 1.530      ;
; -1.444 ; hiLow        ; whichSetting[7]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.651     ; 1.300      ;
; -1.443 ; byteBitIn[2] ; writeAddress[12]                                                                                       ; dotClock     ; dotClock    ; 0.500        ; -0.575     ; 1.375      ;
; -1.443 ; byteBitIn[2] ; writeAddress[0]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.575     ; 1.375      ;
; -1.443 ; byteBitIn[2] ; writeAddress[1]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.575     ; 1.375      ;
; -1.443 ; byteBitIn[2] ; writeAddress[2]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.575     ; 1.375      ;
; -1.443 ; byteBitIn[2] ; writeAddress[3]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.575     ; 1.375      ;
; -1.443 ; byteBitIn[2] ; writeAddress[4]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.575     ; 1.375      ;
; -1.443 ; byteBitIn[2] ; writeAddress[5]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.575     ; 1.375      ;
; -1.443 ; byteBitIn[2] ; writeAddress[6]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.575     ; 1.375      ;
; -1.443 ; byteBitIn[2] ; writeAddress[7]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.575     ; 1.375      ;
; -1.443 ; byteBitIn[2] ; writeAddress[8]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.575     ; 1.375      ;
; -1.443 ; byteBitIn[2] ; writeAddress[9]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.575     ; 1.375      ;
; -1.443 ; byteBitIn[2] ; writeAddress[10]                                                                                       ; dotClock     ; dotClock    ; 0.500        ; -0.575     ; 1.375      ;
; -1.443 ; byteBitIn[2] ; writeAddress[11]                                                                                       ; dotClock     ; dotClock    ; 0.500        ; -0.575     ; 1.375      ;
; -1.443 ; byteBitIn[2] ; writeAddress[13]                                                                                       ; dotClock     ; dotClock    ; 0.500        ; -0.575     ; 1.375      ;
; -1.420 ; dataIn[2]    ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~porta_datain_reg0  ; dotClock     ; dotClock    ; 0.500        ; -0.623     ; 1.326      ;
; -1.395 ; byteBitIn[1] ; writeAddress[12]                                                                                       ; dotClock     ; dotClock    ; 0.500        ; -0.575     ; 1.327      ;
; -1.395 ; byteBitIn[1] ; writeAddress[0]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.575     ; 1.327      ;
; -1.395 ; byteBitIn[1] ; writeAddress[1]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.575     ; 1.327      ;
; -1.395 ; byteBitIn[1] ; writeAddress[2]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.575     ; 1.327      ;
; -1.395 ; byteBitIn[1] ; writeAddress[3]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.575     ; 1.327      ;
; -1.395 ; byteBitIn[1] ; writeAddress[4]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.575     ; 1.327      ;
; -1.395 ; byteBitIn[1] ; writeAddress[5]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.575     ; 1.327      ;
; -1.395 ; byteBitIn[1] ; writeAddress[6]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.575     ; 1.327      ;
; -1.395 ; byteBitIn[1] ; writeAddress[7]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.575     ; 1.327      ;
; -1.395 ; byteBitIn[1] ; writeAddress[8]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.575     ; 1.327      ;
; -1.395 ; byteBitIn[1] ; writeAddress[9]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.575     ; 1.327      ;
; -1.395 ; byteBitIn[1] ; writeAddress[10]                                                                                       ; dotClock     ; dotClock    ; 0.500        ; -0.575     ; 1.327      ;
; -1.395 ; byteBitIn[1] ; writeAddress[11]                                                                                       ; dotClock     ; dotClock    ; 0.500        ; -0.575     ; 1.327      ;
; -1.395 ; byteBitIn[1] ; writeAddress[13]                                                                                       ; dotClock     ; dotClock    ; 0.500        ; -0.575     ; 1.327      ;
; -1.390 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_we_reg        ; dotClock     ; dotClock    ; 0.500        ; -0.429     ; 1.490      ;
; -1.390 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_address_reg0  ; dotClock     ; dotClock    ; 0.500        ; -0.429     ; 1.490      ;
; -1.388 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_datain_reg0   ; dotClock     ; dotClock    ; 0.500        ; -0.426     ; 1.491      ;
; -1.387 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_we_reg        ; dotClock     ; dotClock    ; 0.500        ; -0.497     ; 1.419      ;
; -1.387 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_address_reg0  ; dotClock     ; dotClock    ; 0.500        ; -0.497     ; 1.419      ;
; -1.385 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_datain_reg0   ; dotClock     ; dotClock    ; 0.500        ; -0.494     ; 1.420      ;
; -1.379 ; hiLow        ; whichSetting[5]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.651     ; 1.235      ;
; -1.374 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_we_reg        ; dotClock     ; dotClock    ; 0.500        ; -0.436     ; 1.467      ;
; -1.374 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_address_reg0  ; dotClock     ; dotClock    ; 0.500        ; -0.436     ; 1.467      ;
; -1.372 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_datain_reg0   ; dotClock     ; dotClock    ; 0.500        ; -0.433     ; 1.468      ;
; -1.353 ; hiLow        ; whichSetting[4]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.651     ; 1.209      ;
; -1.336 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~porta_we_reg        ; dotClock     ; dotClock    ; 0.500        ; -0.440     ; 1.425      ;
; -1.336 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~porta_address_reg0  ; dotClock     ; dotClock    ; 0.500        ; -0.440     ; 1.425      ;
; -1.334 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~porta_datain_reg0   ; dotClock     ; dotClock    ; 0.500        ; -0.437     ; 1.426      ;
; -1.331 ; byteBitIn[0] ; whichSetting[0]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.581     ; 1.257      ;
; -1.331 ; byteBitIn[0] ; whichSetting[1]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.581     ; 1.257      ;
; -1.331 ; byteBitIn[0] ; whichSetting[2]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.581     ; 1.257      ;
; -1.330 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~porta_we_reg        ; dotClock     ; dotClock    ; 0.500        ; -0.274     ; 1.585      ;
; -1.330 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~porta_address_reg0  ; dotClock     ; dotClock    ; 0.500        ; -0.274     ; 1.585      ;
; -1.330 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_we_reg       ; dotClock     ; dotClock    ; 0.500        ; -0.425     ; 1.434      ;
; -1.330 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_address_reg0 ; dotClock     ; dotClock    ; 0.500        ; -0.425     ; 1.434      ;
; -1.330 ; dataIn[3]    ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~porta_datain_reg0  ; dotClock     ; dotClock    ; 0.500        ; -0.579     ; 1.280      ;
; -1.328 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~porta_datain_reg0   ; dotClock     ; dotClock    ; 0.500        ; -0.271     ; 1.586      ;
; -1.328 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_datain_reg0  ; dotClock     ; dotClock    ; 0.500        ; -0.422     ; 1.435      ;
; -1.318 ; hiLow        ; whichSetting[1]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.598     ; 1.227      ;
; -1.310 ; hiLow        ; whichSetting[3]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.651     ; 1.166      ;
; -1.290 ; hiLow        ; whichSetting[2]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.598     ; 1.199      ;
; -1.287 ; dataIn[0]    ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_datain_reg0   ; dotClock     ; dotClock    ; 0.500        ; -0.611     ; 1.205      ;
; -1.282 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_we_reg        ; dotClock     ; dotClock    ; 0.500        ; -0.458     ; 1.353      ;
; -1.282 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_address_reg0  ; dotClock     ; dotClock    ; 0.500        ; -0.458     ; 1.353      ;
; -1.280 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_datain_reg0   ; dotClock     ; dotClock    ; 0.500        ; -0.455     ; 1.354      ;
+--------+--------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'dotClock'                                                                                                                                                                                  ;
+-------+---------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.155 ; writeAddress[5]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.216      ; 0.475      ;
; 0.164 ; writeAddress[7]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.216      ; 0.484      ;
; 0.164 ; writeAddress[9]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.216      ; 0.484      ;
; 0.174 ; writeAddress[8]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.197      ; 0.475      ;
; 0.176 ; writeAddress[7]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.197      ; 0.477      ;
; 0.179 ; writeAddress[8]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.232      ; 0.515      ;
; 0.180 ; writeAddress[7]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.232      ; 0.516      ;
; 0.182 ; writeAddress[12]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.232      ; 0.518      ;
; 0.184 ; writeAddress[8]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.228      ; 0.516      ;
; 0.190 ; writeAddress[5]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.232      ; 0.526      ;
; 0.191 ; writeAddress[1]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.202      ; 0.497      ;
; 0.191 ; writeAddress[9]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.197      ; 0.492      ;
; 0.193 ; writeAddress[12]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.202      ; 0.499      ;
; 0.194 ; writeAddress[5]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.228      ; 0.526      ;
; 0.196 ; writeAddress[8]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.220      ; 0.520      ;
; 0.197 ; writeAddress[9]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.228      ; 0.529      ;
; 0.199 ; writeEnable                     ; writeEnable                                                                                            ; dotClock     ; dotClock    ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; byteBitIn[2]                    ; byteBitIn[2]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; hiLow                           ; hiLow                                                                                                  ; dotClock     ; dotClock    ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; byteBitIn[1]                    ; byteBitIn[1]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.024      ; 0.307      ;
; 0.200 ; writeAddress[2]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.202      ; 0.506      ;
; 0.201 ; byteBuild[1]                    ; byteBuild[1]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; byteBuild[2]                    ; byteBuild[2]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; byteBuild[3]                    ; byteBuild[3]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; byteBuild[5]                    ; byteBuild[5]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; byteBuild[0]                    ; byteBuild[0]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; byteBuild[6]                    ; byteBuild[6]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; byteBuild[7]                    ; byteBuild[7]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; startingRaster.0010000000000000 ; startingRaster.0010000000000000                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; byteBuild[4]                    ; byteBuild[4]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; writeAddress[12]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.220      ; 0.525      ;
; 0.206 ; byteBitIn[0]                    ; byteBitIn[0]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.024      ; 0.314      ;
; 0.207 ; writeAddress[5]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.220      ; 0.531      ;
; 0.209 ; writeAddress[9]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.220      ; 0.533      ;
; 0.237 ; writeAddress[7]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.156      ; 0.497      ;
; 0.242 ; writeAddress[12]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.156      ; 0.502      ;
; 0.244 ; writeAddress[5]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.156      ; 0.504      ;
; 0.252 ; writeAddress[9]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.156      ; 0.512      ;
; 0.254 ; byteBuild[2]                    ; dataIn[2]                                                                                              ; dotClock     ; dotClock    ; -0.500       ; 0.648      ; 0.486      ;
; 0.295 ; byteBuild[5]                    ; dataIn[5]                                                                                              ; dotClock     ; dotClock    ; -0.500       ; 0.625      ; 0.504      ;
; 0.296 ; byteBuild[1]                    ; dataIn[1]                                                                                              ; dotClock     ; dotClock    ; -0.500       ; 0.625      ; 0.505      ;
; 0.306 ; byteBuild[2]                    ; settings[1][2]                                                                                         ; dotClock     ; dotClock    ; -0.500       ; 0.773      ; 0.663      ;
; 0.308 ; byteBuild[0]                    ; settings[0][8]                                                                                         ; dotClock     ; dotClock    ; -0.500       ; 0.711      ; 0.603      ;
; 0.310 ; writeAddress[12]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.216      ; 0.630      ;
; 0.312 ; writeAddress[12]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.197      ; 0.613      ;
; 0.319 ; writeAddress[1]                 ; writeAddress[1]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; writeAddress[3]                 ; writeAddress[3]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; writeAddress[5]                 ; writeAddress[5]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; writeAddress[11]                ; writeAddress[11]                                                                                       ; dotClock     ; dotClock    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; writeAddress[13]                ; writeAddress[13]                                                                                       ; dotClock     ; dotClock    ; 0.000        ; 0.022      ; 0.425      ;
; 0.320 ; writeAddress[6]                 ; writeAddress[6]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; writeAddress[7]                 ; writeAddress[7]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.022      ; 0.426      ;
; 0.321 ; writeAddress[2]                 ; writeAddress[2]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; writeAddress[4]                 ; writeAddress[4]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; writeAddress[8]                 ; writeAddress[8]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; writeAddress[9]                 ; writeAddress[9]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; byteBuild[4]                    ; settings[0][12]                                                                                        ; dotClock     ; dotClock    ; -0.500       ; 0.711      ; 0.616      ;
; 0.322 ; writeAddress[10]                ; writeAddress[10]                                                                                       ; dotClock     ; dotClock    ; 0.000        ; 0.022      ; 0.428      ;
; 0.326 ; writeAddress[0]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.232      ; 0.662      ;
; 0.326 ; writeAddress[8]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.228      ; 0.658      ;
; 0.328 ; writeAddress[1]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.232      ; 0.664      ;
; 0.331 ; writeAddress[0]                 ; writeAddress[0]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.022      ; 0.437      ;
; 0.333 ; writeAddress[12]                ; writeAddress[12]                                                                                       ; dotClock     ; dotClock    ; 0.000        ; 0.022      ; 0.439      ;
; 0.335 ; writeAddress[11]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.228      ; 0.667      ;
; 0.338 ; writeAddress[1]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.228      ; 0.670      ;
; 0.347 ; writeAddress[1]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.220      ; 0.671      ;
; 0.347 ; writeAddress[7]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.228      ; 0.679      ;
; 0.347 ; byteBuild[2]                    ; settings[0][10]                                                                                        ; dotClock     ; dotClock    ; -0.500       ; 0.742      ; 0.673      ;
; 0.352 ; writeAddress[2]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.228      ; 0.684      ;
; 0.353 ; writeAddress[2]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.220      ; 0.677      ;
; 0.353 ; byteBuild[5]                    ; settings[0][13]                                                                                        ; dotClock     ; dotClock    ; -0.500       ; 0.744      ; 0.681      ;
; 0.355 ; byteBitIn[1]                    ; byteBitIn[2]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.025      ; 0.464      ;
; 0.357 ; writeAddress[7]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.228      ; 0.689      ;
; 0.358 ; byteBuild[3]                    ; dataIn[3]                                                                                              ; dotClock     ; dotClock    ; -0.500       ; 0.625      ; 0.567      ;
; 0.364 ; byteBuild[0]                    ; settings[5][0]                                                                                         ; dotClock     ; dotClock    ; -0.500       ; 0.624      ; 0.572      ;
; 0.365 ; byteBuild[1]                    ; settings[0][9]                                                                                         ; dotClock     ; dotClock    ; -0.500       ; 0.744      ; 0.693      ;
; 0.365 ; byteBuild[2]                    ; settings[0][2]                                                                                         ; dotClock     ; dotClock    ; -0.500       ; 0.721      ; 0.670      ;
; 0.366 ; byteBuild[4]                    ; settings[5][4]                                                                                         ; dotClock     ; dotClock    ; -0.500       ; 0.624      ; 0.574      ;
; 0.372 ; byteBitIn[0]                    ; byteBitIn[2]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.025      ; 0.481      ;
; 0.374 ; byteBitIn[0]                    ; byteBitIn[1]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.025      ; 0.483      ;
; 0.381 ; writeAddress[5]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.202      ; 0.687      ;
; 0.388 ; writeAddress[5]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.228      ; 0.720      ;
; 0.391 ; writeAddress[5]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.197      ; 0.692      ;
; 0.397 ; byteBuild[6]                    ; settings[5][6]                                                                                         ; dotClock     ; dotClock    ; -0.500       ; 0.514      ; 0.495      ;
; 0.405 ; writeAddress[4]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.202      ; 0.711      ;
; 0.414 ; byteBuild[6]                    ; settings[5][14]                                                                                        ; dotClock     ; dotClock    ; -0.500       ; 0.492      ; 0.490      ;
; 0.427 ; byteBuild[4]                    ; settings[5][12]                                                                                        ; dotClock     ; dotClock    ; -0.500       ; 0.561      ; 0.572      ;
; 0.428 ; writeAddress[0]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.231      ; 0.763      ;
; 0.429 ; writeAddress[4]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.231      ; 0.764      ;
; 0.429 ; byteBuild[0]                    ; settings[5][8]                                                                                         ; dotClock     ; dotClock    ; -0.500       ; 0.561      ; 0.574      ;
; 0.430 ; writeAddress[0]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.389      ; 0.923      ;
; 0.431 ; byteBuild[4]                    ; settings[1][4]                                                                                         ; dotClock     ; dotClock    ; -0.500       ; 0.712      ; 0.727      ;
; 0.434 ; byteBuild[3]                    ; settings[5][11]                                                                                        ; dotClock     ; dotClock    ; -0.500       ; 0.631      ; 0.649      ;
; 0.437 ; writeAddress[4]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.389      ; 0.930      ;
; 0.445 ; writeAddress[11]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.228      ; 0.777      ;
; 0.448 ; byteBuild[1]                    ; settings[1][1]                                                                                         ; dotClock     ; dotClock    ; -0.500       ; 0.622      ; 0.654      ;
; 0.452 ; writeAddress[9]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.202      ; 0.758      ;
; 0.466 ; writeAddress[1]                 ; writeAddress[2]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.024      ; 0.574      ;
; 0.466 ; writeAddress[3]                 ; writeAddress[4]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.024      ; 0.574      ;
; 0.466 ; writeAddress[5]                 ; writeAddress[6]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.024      ; 0.574      ;
+-------+---------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                  ;
+-------+------------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node        ; To Node                                                                                                ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.186 ; which_bit[3]     ; which_bit[3]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; which_bit[2]     ; which_bit[2]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; which_bit[1]     ; which_bit[1]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; readAddress[12]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.482      ;
; 0.193 ; which_bit[0]     ; which_bit[0]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.198 ; readAddress[9]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.489      ;
; 0.199 ; which_bit[3]     ; which_bit[0]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.320      ;
; 0.207 ; readAddress[8]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 0.495      ;
; 0.208 ; readAddress[2]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.499      ;
; 0.208 ; currentPixel[11] ; readAddress[11]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.329      ;
; 0.209 ; readAddress[1]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.500      ;
; 0.211 ; readAddress[9]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 0.503      ;
; 0.211 ; readAddress[9]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.502      ;
; 0.212 ; currentPixel[9]  ; readAddress[9]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.333      ;
; 0.215 ; readAddress[12]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.506      ;
; 0.217 ; readAddress[8]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 0.509      ;
; 0.217 ; readAddress[12]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.508      ;
; 0.219 ; readAddress[12]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 0.511      ;
; 0.221 ; readAddress[8]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.507      ;
; 0.222 ; readAddress[7]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 0.514      ;
; 0.243 ; readAddress[8]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.525      ;
; 0.244 ; readAddress[8]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.527      ;
; 0.246 ; which_bit[1]     ; which_bit[2]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.367      ;
; 0.249 ; which_bit[2]     ; which_bit[3]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.370      ;
; 0.264 ; pixelX[7]        ; pixelX[7]                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.384      ;
; 0.271 ; currentPixel[0]  ; readAddress[0]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.392      ;
; 0.272 ; currentPixel[6]  ; readAddress[6]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.393      ;
; 0.285 ; currentPixel[12] ; readAddress[12]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.406      ;
; 0.302 ; readAddress[6]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.189      ; 0.595      ;
; 0.302 ; pixelY[5]        ; pixelY[5]                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; pixelYcount[15]  ; pixelYcount[15]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; vCurrent[15]     ; vCurrent[15]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; hCurrent[15]     ; hCurrent[15]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; pixelYcount[13]  ; pixelYcount[13]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; pixelYcount[11]  ; pixelYcount[11]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; pixelYcount[5]   ; pixelYcount[5]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; pixelYcount[3]   ; pixelYcount[3]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; pixelYcount[1]   ; pixelYcount[1]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; vCurrent[13]     ; vCurrent[13]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; vCurrent[11]     ; vCurrent[11]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; vCurrent[5]      ; vCurrent[5]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; vCurrent[1]      ; vCurrent[1]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; hCurrent[13]     ; hCurrent[13]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; hCurrent[11]     ; hCurrent[11]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; hCurrent[5]      ; hCurrent[5]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; hCurrent[3]      ; hCurrent[3]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; hCurrent[1]      ; hCurrent[1]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; pixelX[6]        ; pixelX[6]                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; pixelYcount[9]   ; pixelYcount[9]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; pixelYcount[7]   ; pixelYcount[7]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; pixelYcount[6]   ; pixelYcount[6]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; pixelY[7]        ; pixelY[7]                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; pixelY[6]        ; pixelY[6]                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; vCurrent[7]      ; vCurrent[7]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; hCurrent[9]      ; hCurrent[9]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; hCurrent[7]      ; hCurrent[7]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; hCurrent[6]      ; hCurrent[6]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; hCurrent[2]      ; hCurrent[2]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; pixelYcount[14]  ; pixelYcount[14]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; pixelYcount[8]   ; pixelYcount[8]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; pixelYcount[4]   ; pixelYcount[4]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; pixelYcount[2]   ; pixelYcount[2]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; vCurrent[14]     ; vCurrent[14]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; hCurrent[14]     ; hCurrent[14]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; hCurrent[8]      ; hCurrent[8]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; pixelYcount[12]  ; pixelYcount[12]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; pixelYcount[10]  ; pixelYcount[10]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; vCurrent[12]     ; vCurrent[12]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; hCurrent[12]     ; hCurrent[12]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.308 ; pixelX[5]        ; pixelX[5]                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.316 ; pixelYcount[0]   ; pixelYcount[0]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.437      ;
; 0.316 ; vCurrent[0]      ; vCurrent[0]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.437      ;
; 0.316 ; hCurrent[0]      ; hCurrent[0]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.437      ;
; 0.317 ; vCurrent[9]      ; vCurrent[9]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.438      ;
; 0.317 ; vCurrent[2]      ; vCurrent[2]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.438      ;
; 0.318 ; vCurrent[8]      ; vCurrent[8]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.439      ;
; 0.319 ; pixelX[3]        ; pixelX[3]                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.439      ;
; 0.322 ; readAddress[10]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.613      ;
; 0.326 ; readAddress[10]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 0.618      ;
; 0.327 ; readAddress[3]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.189      ; 0.620      ;
; 0.334 ; readAddress[3]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.189      ; 0.627      ;
; 0.335 ; readAddress[6]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 0.623      ;
; 0.335 ; readAddress[6]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.625      ;
; 0.339 ; readAddress[12]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 0.627      ;
; 0.343 ; readAddress[0]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.189      ; 0.636      ;
; 0.344 ; readAddress[6]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.629      ;
; 0.344 ; which_bit[0]     ; which_bit[2]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.465      ;
; 0.345 ; readAddress[0]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.190      ; 0.639      ;
; 0.346 ; readAddress[9]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.632      ;
; 0.347 ; readAddress[2]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.189      ; 0.640      ;
; 0.347 ; readAddress[10]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 0.635      ;
; 0.347 ; pixelX[2]        ; pixelX[2]                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.467      ;
; 0.347 ; which_bit[0]     ; which_bit[1]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.468      ;
; 0.348 ; which_bit[0]     ; which_bit[3]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.469      ;
; 0.353 ; readAddress[12]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.639      ;
; 0.353 ; pixelX[4]        ; pixelX[4]                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.473      ;
; 0.354 ; readAddress[3]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.190      ; 0.648      ;
; 0.355 ; readAddress[12]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.638      ;
; 0.355 ; readAddress[1]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.189      ; 0.648      ;
; 0.355 ; readAddress[1]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.189      ; 0.648      ;
+-------+------------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                              ;
+-------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node        ; To Node            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.370 ; pwmBrightness[2] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.491      ;
; 0.415 ; pwmBrightness[0] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.536      ;
; 0.416 ; pwmBrightness[0] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.537      ;
; 0.418 ; pwmBrightness[7] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.539      ;
; 0.420 ; pwmBrightness[0] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.541      ;
; 0.420 ; pwmBrightness[0] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.541      ;
; 0.459 ; pwmBrightness[1] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.580      ;
; 0.473 ; pwmBrightness[0] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.594      ;
; 0.511 ; pwmBrightness[4] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.631      ;
; 0.519 ; pwmBrightness[5] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.640      ;
; 0.531 ; pwmBrightness[1] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.652      ;
; 0.532 ; pwmBrightness[1] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.653      ;
; 0.533 ; pwmBrightness[2] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.654      ;
; 0.534 ; pwmBrightness[2] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.655      ;
; 0.536 ; pwmBrightness[1] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.657      ;
; 0.536 ; pwmBrightness[1] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.657      ;
; 0.537 ; pwmBrightness[0] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.658      ;
; 0.538 ; pwmBrightness[2] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.659      ;
; 0.538 ; pwmBrightness[2] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.659      ;
; 0.557 ; pwmBrightness[0] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.678      ;
; 0.560 ; pwmBrightness[4] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.681      ;
; 0.574 ; pwmBrightness[6] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.695      ;
; 0.596 ; pwmBrightness[0] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.716      ;
; 0.613 ; pwmBrightness[5] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.733      ;
; 0.614 ; pwmBrightness[4] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.735      ;
; 0.617 ; pwmBrightness[4] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.738      ;
; 0.620 ; pwmBrightness[4] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.741      ;
; 0.623 ; pwmBrightness[7] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.743      ;
; 0.632 ; pwmBrightness[3] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.754      ;
; 0.633 ; pwmBrightness[3] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.755      ;
; 0.634 ; pwmBrightness[1] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.755      ;
; 0.637 ; pwmBrightness[3] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.759      ;
; 0.637 ; pwmBrightness[3] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.759      ;
; 0.651 ; pwmBrightness[6] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.771      ;
; 0.657 ; pwmBrightness[2] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.778      ;
; 0.657 ; pwmBrightness[1] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.778      ;
; 0.666 ; pwmBrightness[4] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.787      ;
; 0.668 ; pwmBrightness[6] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.789      ;
; 0.675 ; pwmBrightness[2] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.796      ;
; 0.677 ; pwmBrightness[4] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.798      ;
; 0.690 ; pwmBrightness[7] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.810      ;
; 0.693 ; pwmBrightness[1] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.813      ;
; 0.713 ; pwmBrightness[3] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.834      ;
; 0.716 ; pwmBrightness[2] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.836      ;
; 0.716 ; pwmBrightness[5] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.837      ;
; 0.717 ; pwmBrightness[5] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.838      ;
; 0.719 ; pwmBrightness[5] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.840      ;
; 0.722 ; pwmBrightness[5] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.843      ;
; 0.730 ; pwmBrightness[5] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.851      ;
; 0.754 ; pwmBrightness[3] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.876      ;
; 0.763 ; pwmBrightness[6] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.884      ;
; 0.764 ; pwmBrightness[3] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.886      ;
; 0.764 ; pwmBrightness[6] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.885      ;
; 0.765 ; pwmBrightness[6] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.885      ;
; 0.769 ; pwmBrightness[6] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.890      ;
; 0.770 ; pwmBrightness[3] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.891      ;
; 0.802 ; pwmBrightness[7] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.923      ;
; 0.803 ; pwmBrightness[7] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.924      ;
; 0.805 ; pwmBrightness[5] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.925      ;
; 0.808 ; pwmBrightness[7] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.929      ;
; 0.818 ; pwmBrightness[7] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.939      ;
; 0.832 ; pwmBrightness[4] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.952      ;
; 0.855 ; pwmBrightness[6] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.976      ;
; 0.894 ; pwmBrightness[7] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.015      ;
; 0.929 ; pwmBrightness[1] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.049      ;
; 0.955 ; pwmBrightness[0] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.075      ;
; 0.978 ; pwmBrightness[2] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.098      ;
; 2.541 ; settings[3][7]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -1.696     ; 0.529      ;
; 2.767 ; settings[3][13]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -1.760     ; 0.691      ;
; 2.800 ; settings[3][6]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -1.696     ; 0.788      ;
; 2.810 ; settings[3][15]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -1.760     ; 0.734      ;
; 2.852 ; settings[3][5]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -1.696     ; 0.840      ;
; 2.875 ; settings[3][11]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -1.760     ; 0.799      ;
; 2.879 ; settings[3][4]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -1.696     ; 0.867      ;
; 2.892 ; settings[3][3]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -1.696     ; 0.880      ;
; 2.916 ; settings[3][9]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -1.760     ; 0.840      ;
; 2.945 ; settings[3][2]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -1.696     ; 0.933      ;
; 2.953 ; settings[3][14]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -1.760     ; 0.877      ;
; 2.955 ; settings[3][12]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -1.760     ; 0.879      ;
; 2.957 ; settings[3][1]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -1.696     ; 0.945      ;
; 2.998 ; settings[3][0]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -1.696     ; 0.986      ;
; 3.059 ; settings[3][10]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -1.760     ; 0.983      ;
; 3.062 ; settings[3][8]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -1.760     ; 0.986      ;
+-------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'dotClock'                                                                                                                                 ;
+--------+--------------+----------------+------------+----------+------------+--------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                                                                 ;
+--------+--------------+----------------+------------+----------+------------+--------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; dotClock ; Rise       ; dotClock                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; byteBitIn[0]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; byteBitIn[1]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; byteBitIn[2]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; byteBuild[0]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; byteBuild[1]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; byteBuild[2]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; byteBuild[3]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; byteBuild[4]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; byteBuild[5]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; byteBuild[6]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; byteBuild[7]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; dataIn[0]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; dataIn[1]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; dataIn[2]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; dataIn[3]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; dataIn[4]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; dataIn[5]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; dataIn[6]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; dataIn[7]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; hiLow                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[0][0]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[0][10]                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[0][11]                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[0][12]                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[0][13]                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[0][14]                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[0][15]                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[0][1]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[0][2]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[0][3]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[0][4]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[0][5]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[0][6]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[0][7]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[0][8]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[0][9]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[1][0]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[1][10]                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[1][11]                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[1][12]                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[1][13]                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[1][14]                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[1][15]                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[1][1]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[1][2]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[1][3]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[1][4]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[1][5]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[1][6]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[1][7]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[1][8]                                                                                         ;
+--------+--------------+----------------+------------+----------+------------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                     ;
+-------+--------------+----------------+-----------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                          ; Clock Edge ; Target                                                                                                 ;
+-------+--------------+----------------+-----------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------+
; 1.966 ; 2.196        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8                     ;
; 1.966 ; 2.196        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~portb_address_reg0  ;
; 1.967 ; 2.197        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0                     ;
; 1.967 ; 2.197        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 1.967 ; 2.197        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10                    ;
; 1.967 ; 2.197        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~portb_address_reg0 ;
; 1.967 ; 2.197        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13                    ;
; 1.967 ; 2.197        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~portb_address_reg0 ;
; 1.967 ; 2.197        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14                    ;
; 1.967 ; 2.197        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~portb_address_reg0 ;
; 1.967 ; 2.197        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15                    ;
; 1.967 ; 2.197        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~portb_address_reg0 ;
; 1.967 ; 2.197        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2                     ;
; 1.967 ; 2.197        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~portb_address_reg0  ;
; 1.967 ; 2.197        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5                     ;
; 1.967 ; 2.197        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~portb_address_reg0  ;
; 1.967 ; 2.197        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9                     ;
; 1.967 ; 2.197        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~portb_address_reg0  ;
; 1.968 ; 2.198        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1                     ;
; 1.968 ; 2.198        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11                    ;
; 1.968 ; 2.198        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~portb_address_reg0 ;
; 1.968 ; 2.198        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12                    ;
; 1.968 ; 2.198        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~portb_address_reg0 ;
; 1.968 ; 2.198        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~portb_address_reg0  ;
; 1.968 ; 2.198        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3                     ;
; 1.968 ; 2.198        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~portb_address_reg0  ;
; 1.968 ; 2.198        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4                     ;
; 1.968 ; 2.198        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~portb_address_reg0  ;
; 1.968 ; 2.198        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6                     ;
; 1.968 ; 2.198        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~portb_address_reg0  ;
; 1.968 ; 2.198        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7                     ;
; 1.968 ; 2.198        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~portb_address_reg0  ;
; 1.999 ; 2.183        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenE[3]                                                                                              ;
; 1.999 ; 2.183        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenE[4]                                                                                              ;
; 1.999 ; 2.183        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenE[5]                                                                                              ;
; 2.001 ; 2.185        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenO[2]                                                                                              ;
; 2.001 ; 2.185        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenO[3]                                                                                              ;
; 2.001 ; 2.185        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenO[4]                                                                                              ;
; 2.001 ; 2.185        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenO[5]                                                                                              ;
; 2.002 ; 2.186        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueO[3]                                                                                               ;
; 2.002 ; 2.186        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueO[4]                                                                                               ;
; 2.002 ; 2.186        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueO[5]                                                                                               ;
; 2.002 ; 2.186        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenE[1]                                                                                              ;
; 2.002 ; 2.186        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenE[2]                                                                                              ;
; 2.003 ; 2.187        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redO[2]                                                                                                ;
; 2.005 ; 2.189        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[1]                                                                                               ;
; 2.005 ; 2.189        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[2]                                                                                               ;
; 2.005 ; 2.189        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[3]                                                                                               ;
; 2.005 ; 2.189        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[4]                                                                                               ;
; 2.005 ; 2.189        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[5]                                                                                               ;
; 2.005 ; 2.189        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redE[1]                                                                                                ;
; 2.005 ; 2.189        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redE[2]                                                                                                ;
; 2.005 ; 2.189        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redE[3]                                                                                                ;
; 2.005 ; 2.189        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redE[4]                                                                                                ;
; 2.005 ; 2.189        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redE[5]                                                                                                ;
; 2.005 ; 2.189        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redO[3]                                                                                                ;
; 2.005 ; 2.189        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redO[4]                                                                                                ;
; 2.005 ; 2.189        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redO[5]                                                                                                ;
; 2.016 ; 2.200        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[10]                                                                                       ;
; 2.016 ; 2.200        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[7]                                                                                        ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[0]                                                                                        ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[13]                                                                                       ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[1]                                                                                        ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[2]                                                                                        ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[3]                                                                                        ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[4]                                                                                        ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[5]                                                                                        ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[6]                                                                                        ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dataEnable                                                                                             ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[0]                                                                                            ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[10]                                                                                           ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[11]                                                                                           ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[12]                                                                                           ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[13]                                                                                           ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[14]                                                                                           ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[15]                                                                                           ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[1]                                                                                            ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[2]                                                                                            ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[3]                                                                                            ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[4]                                                                                            ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[5]                                                                                            ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[6]                                                                                            ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[7]                                                                                            ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[8]                                                                                            ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[9]                                                                                            ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[0]                                                                                         ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[10]                                                                                        ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[11]                                                                                        ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[12]                                                                                        ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[13]                                                                                        ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[14]                                                                                        ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[15]                                                                                        ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[1]                                                                                         ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[2]                                                                                         ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[3]                                                                                         ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[4]                                                                                         ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[5]                                                                                         ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[6]                                                                                         ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[7]                                                                                         ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[8]                                                                                         ;
+-------+--------------+----------------+-----------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock_50'                                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_50~input|o                                         ;
; 9.450  ; 9.450        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; clock_50~input|i                                         ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_50~input|i                                         ;
; 10.549 ; 10.549       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; clock_50~input|o                                         ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clock_50 ; Rise       ; clock_50                                                 ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                        ;
+-----------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                               ;
+-----------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+
; 7999.798  ; 8000.014     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; backlight_pwm~reg0                                                   ;
; 7999.798  ; 8000.014     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[0]                                                     ;
; 7999.798  ; 8000.014     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[1]                                                     ;
; 7999.798  ; 8000.014     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[2]                                                     ;
; 7999.798  ; 8000.014     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[3]                                                     ;
; 7999.798  ; 8000.014     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[4]                                                     ;
; 7999.798  ; 8000.014     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[5]                                                     ;
; 7999.798  ; 8000.014     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[6]                                                     ;
; 7999.798  ; 8000.014     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[7]                                                     ;
; 7999.799  ; 7999.983     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; backlight_pwm~reg0                                                   ;
; 7999.799  ; 7999.983     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[0]                                                     ;
; 7999.799  ; 7999.983     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[1]                                                     ;
; 7999.799  ; 7999.983     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[2]                                                     ;
; 7999.799  ; 7999.983     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[3]                                                     ;
; 7999.799  ; 7999.983     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[4]                                                     ;
; 7999.799  ; 7999.983     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[5]                                                     ;
; 7999.799  ; 7999.983     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[6]                                                     ;
; 7999.799  ; 7999.983     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[7]                                                     ;
; 7999.979  ; 7999.979     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; backlight_pwm~reg0|clk                                               ;
; 7999.979  ; 7999.979     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[0]|clk                                                 ;
; 7999.979  ; 7999.979     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[1]|clk                                                 ;
; 7999.979  ; 7999.979     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[2]|clk                                                 ;
; 7999.979  ; 7999.979     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[3]|clk                                                 ;
; 7999.979  ; 7999.979     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[4]|clk                                                 ;
; 7999.979  ; 7999.979     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[5]|clk                                                 ;
; 7999.979  ; 7999.979     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[6]|clk                                                 ;
; 7999.979  ; 7999.979     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[7]|clk                                                 ;
; 7999.999  ; 7999.999     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 7999.999  ; 7999.999     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 8000.001  ; 8000.001     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 8000.001  ; 8000.001     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 8000.020  ; 8000.020     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; backlight_pwm~reg0|clk                                               ;
; 8000.020  ; 8000.020     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[0]|clk                                                 ;
; 8000.020  ; 8000.020     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[1]|clk                                                 ;
; 8000.020  ; 8000.020     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[2]|clk                                                 ;
; 8000.020  ; 8000.020     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[3]|clk                                                 ;
; 8000.020  ; 8000.020     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[4]|clk                                                 ;
; 8000.020  ; 8000.020     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[5]|clk                                                 ;
; 8000.020  ; 8000.020     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[6]|clk                                                 ;
; 8000.020  ; 8000.020     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[7]|clk                                                 ;
; 15998.000 ; 16000.000    ; 2.000          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; backlight_pwm~reg0                                                   ;
; 15998.000 ; 16000.000    ; 2.000          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[0]                                                     ;
; 15998.000 ; 16000.000    ; 2.000          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[1]                                                     ;
; 15998.000 ; 16000.000    ; 2.000          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[2]                                                     ;
; 15998.000 ; 16000.000    ; 2.000          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[3]                                                     ;
; 15998.000 ; 16000.000    ; 2.000          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[4]                                                     ;
; 15998.000 ; 16000.000    ; 2.000          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[5]                                                     ;
; 15998.000 ; 16000.000    ; 2.000          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[6]                                                     ;
; 15998.000 ; 16000.000    ; 2.000          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[7]                                                     ;
+-----------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; dotData    ; dotClock   ; 0.934 ; 1.735 ; Rise       ; dotClock        ;
; dotLatch   ; dotClock   ; 1.550 ; 2.395 ; Rise       ; dotClock        ;
; dotReg[*]  ; dotClock   ; 1.503 ; 2.268 ; Rise       ; dotClock        ;
;  dotReg[0] ; dotClock   ; 1.503 ; 2.268 ; Rise       ; dotClock        ;
; dotLatch   ; dotClock   ; 1.937 ; 2.733 ; Fall       ; dotClock        ;
; dotReg[*]  ; dotClock   ; 1.567 ; 2.442 ; Fall       ; dotClock        ;
;  dotReg[0] ; dotClock   ; 1.567 ; 2.442 ; Fall       ; dotClock        ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; dotData    ; dotClock   ; -0.374 ; -1.122 ; Rise       ; dotClock        ;
; dotLatch   ; dotClock   ; -0.506 ; -1.226 ; Rise       ; dotClock        ;
; dotReg[*]  ; dotClock   ; -1.137 ; -1.881 ; Rise       ; dotClock        ;
;  dotReg[0] ; dotClock   ; -1.137 ; -1.881 ; Rise       ; dotClock        ;
; dotLatch   ; dotClock   ; -0.217 ; -1.011 ; Fall       ; dotClock        ;
; dotReg[*]  ; dotClock   ; 0.033  ; -0.699 ; Fall       ; dotClock        ;
;  dotReg[0] ; dotClock   ; 0.033  ; -0.699 ; Fall       ; dotClock        ;
+------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                    ;
+---------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+---------------+------------+-------+-------+------------+------------------------------------------------+
; pairE0        ; clock_50   ; 5.005 ; 5.256 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE0(n)     ; clock_50   ; 5.005 ; 5.256 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1        ; clock_50   ; 5.031 ; 5.226 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1(n)     ; clock_50   ; 5.031 ; 5.226 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2        ; clock_50   ; 4.502 ; 4.717 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2(n)     ; clock_50   ; 4.502 ; 4.717 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK      ; clock_50   ; 2.810 ; 2.868 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK(n)   ; clock_50   ; 2.810 ; 2.868 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0        ; clock_50   ; 5.157 ; 5.376 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0(n)     ; clock_50   ; 5.157 ; 5.376 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1        ; clock_50   ; 5.452 ; 5.617 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1(n)     ; clock_50   ; 5.452 ; 5.617 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2        ; clock_50   ; 4.176 ; 4.429 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2(n)     ; clock_50   ; 4.176 ; 4.429 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK      ; clock_50   ; 3.075 ; 3.186 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK(n)   ; clock_50   ; 3.075 ; 3.186 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; backlight_pwm ; clock_50   ; 2.218 ; 2.225 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+-------+-------+------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                            ;
+---------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+---------------+------------+-------+-------+------------+------------------------------------------------+
; pairE0        ; clock_50   ; 2.537 ; 2.716 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE0(n)     ; clock_50   ; 2.537 ; 2.716 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1        ; clock_50   ; 3.171 ; 3.307 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1(n)     ; clock_50   ; 3.171 ; 3.307 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2        ; clock_50   ; 2.453 ; 2.652 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2(n)     ; clock_50   ; 2.453 ; 2.652 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK      ; clock_50   ; 2.285 ; 2.365 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK(n)   ; clock_50   ; 2.285 ; 2.365 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0        ; clock_50   ; 3.008 ; 3.201 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0(n)     ; clock_50   ; 3.008 ; 3.201 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1        ; clock_50   ; 2.568 ; 2.733 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1(n)     ; clock_50   ; 2.568 ; 2.733 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2        ; clock_50   ; 2.906 ; 3.177 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2(n)     ; clock_50   ; 2.906 ; 3.177 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK      ; clock_50   ; 2.539 ; 2.671 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK(n)   ; clock_50   ; 2.539 ; 2.671 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; backlight_pwm ; clock_50   ; 1.952 ; 1.956 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+-------+-------+------------+------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                            ;
+-------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                           ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                                ; -17.135   ; 0.155 ; N/A      ; N/A     ; -3.201              ;
;  clock_50                                       ; N/A       ; N/A   ; N/A      ; N/A     ; 9.423               ;
;  dotClock                                       ; -4.287    ; 0.155 ; N/A      ; N/A     ; -3.201              ;
;  u1|altpll_component|auto_generated|pll1|clk[0] ; -17.135   ; 0.186 ; N/A      ; N/A     ; 0.263               ;
;  u1|altpll_component|auto_generated|pll1|clk[1] ; -5.219    ; 0.370 ; N/A      ; N/A     ; 7999.718            ;
; Design-wide TNS                                 ; -1608.235 ; 0.0   ; 0.0      ; 0.0     ; -326.594            ;
;  clock_50                                       ; N/A       ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  dotClock                                       ; -488.196  ; 0.000 ; N/A      ; N/A     ; -326.594            ;
;  u1|altpll_component|auto_generated|pll1|clk[0] ; -1114.820 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  u1|altpll_component|auto_generated|pll1|clk[1] ; -5.219    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; dotData    ; dotClock   ; 1.795 ; 2.096 ; Rise       ; dotClock        ;
; dotLatch   ; dotClock   ; 3.254 ; 3.559 ; Rise       ; dotClock        ;
; dotReg[*]  ; dotClock   ; 3.102 ; 3.378 ; Rise       ; dotClock        ;
;  dotReg[0] ; dotClock   ; 3.102 ; 3.378 ; Rise       ; dotClock        ;
; dotLatch   ; dotClock   ; 5.507 ; 6.172 ; Fall       ; dotClock        ;
; dotReg[*]  ; dotClock   ; 5.075 ; 5.104 ; Fall       ; dotClock        ;
;  dotReg[0] ; dotClock   ; 5.075 ; 5.104 ; Fall       ; dotClock        ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; dotData    ; dotClock   ; -0.079 ; -0.269 ; Rise       ; dotClock        ;
; dotLatch   ; dotClock   ; -0.429 ; -0.580 ; Rise       ; dotClock        ;
; dotReg[*]  ; dotClock   ; -1.137 ; -1.881 ; Rise       ; dotClock        ;
;  dotReg[0] ; dotClock   ; -1.137 ; -1.881 ; Rise       ; dotClock        ;
; dotLatch   ; dotClock   ; -0.217 ; -1.011 ; Fall       ; dotClock        ;
; dotReg[*]  ; dotClock   ; 0.033  ; -0.699 ; Fall       ; dotClock        ;
;  dotReg[0] ; dotClock   ; 0.033  ; -0.699 ; Fall       ; dotClock        ;
+------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+---------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+---------------+------------+--------+--------+------------+------------------------------------------------+
; pairE0        ; clock_50   ; 11.029 ; 10.834 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE0(n)     ; clock_50   ; 11.029 ; 10.834 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1        ; clock_50   ; 10.886 ; 10.879 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1(n)     ; clock_50   ; 10.886 ; 10.879 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2        ; clock_50   ; 10.198 ; 10.009 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2(n)     ; clock_50   ; 10.198 ; 10.009 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK      ; clock_50   ; 6.403  ; 6.210  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK(n)   ; clock_50   ; 6.403  ; 6.210  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0        ; clock_50   ; 11.351 ; 11.128 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0(n)     ; clock_50   ; 11.351 ; 11.128 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1        ; clock_50   ; 12.113 ; 11.896 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1(n)     ; clock_50   ; 12.113 ; 11.896 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2        ; clock_50   ; 9.409  ; 9.345  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2(n)     ; clock_50   ; 9.409  ; 9.345  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK      ; clock_50   ; 7.001  ; 6.825  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK(n)   ; clock_50   ; 7.001  ; 6.825  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; backlight_pwm ; clock_50   ; 4.918  ; 4.736  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+--------+--------+------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                            ;
+---------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+---------------+------------+-------+-------+------------+------------------------------------------------+
; pairE0        ; clock_50   ; 2.537 ; 2.716 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE0(n)     ; clock_50   ; 2.537 ; 2.716 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1        ; clock_50   ; 3.171 ; 3.307 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1(n)     ; clock_50   ; 3.171 ; 3.307 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2        ; clock_50   ; 2.453 ; 2.652 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2(n)     ; clock_50   ; 2.453 ; 2.652 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK      ; clock_50   ; 2.285 ; 2.365 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK(n)   ; clock_50   ; 2.285 ; 2.365 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0        ; clock_50   ; 3.008 ; 3.201 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0(n)     ; clock_50   ; 3.008 ; 3.201 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1        ; clock_50   ; 2.568 ; 2.733 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1(n)     ; clock_50   ; 2.568 ; 2.733 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2        ; clock_50   ; 2.906 ; 3.177 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2(n)     ; clock_50   ; 2.906 ; 3.177 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK      ; clock_50   ; 2.539 ; 2.671 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK(n)   ; clock_50   ; 2.539 ; 2.671 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; backlight_pwm ; clock_50   ; 1.952 ; 1.956 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+-------+-------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; pairECLK      ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; pairE2        ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; pairE1        ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; pairE0        ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; pairOCLK      ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; pairO2        ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; pairO1        ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; pairO0        ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; led0          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; backlight_pwm ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pairECLK(n)   ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; pairE2(n)     ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; pairE1(n)     ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; pairE0(n)     ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; pairOCLK(n)   ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; pairO2(n)     ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; pairO1(n)     ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; pairO0(n)     ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; dotReg[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dotReg[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dotEnable               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clock_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dotClock                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dotReg[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dotLatch                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dotData                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pairECLK      ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.8e-10 s                   ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 1.8e-10 s                  ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
; pairE2        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.41e-10 s                  ; 2.41e-10 s                  ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 2.41e-10 s                 ; 2.41e-10 s                 ; Yes                       ; Yes                       ;
; pairE1        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.8e-10 s                   ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 1.8e-10 s                  ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
; pairE0        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.8e-10 s                   ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 1.8e-10 s                  ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
; pairOCLK      ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.8e-10 s                   ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 1.8e-10 s                  ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
; pairO2        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.8e-10 s                   ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 1.8e-10 s                  ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
; pairO1        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.8e-10 s                   ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 1.8e-10 s                  ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
; pairO0        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.8e-10 s                   ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 1.8e-10 s                  ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
; led0          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; backlight_pwm ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; pairECLK(n)   ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.8e-10 s                   ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 1.8e-10 s                  ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
; pairE2(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.41e-10 s                  ; 2.41e-10 s                  ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 2.41e-10 s                 ; 2.41e-10 s                 ; Yes                       ; Yes                       ;
; pairE1(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.8e-10 s                   ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 1.8e-10 s                  ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
; pairE0(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.8e-10 s                   ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 1.8e-10 s                  ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
; pairOCLK(n)   ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.8e-10 s                   ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 1.8e-10 s                  ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
; pairO2(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.8e-10 s                   ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 1.8e-10 s                  ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
; pairO1(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.8e-10 s                   ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 1.8e-10 s                  ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
; pairO0(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.8e-10 s                   ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 1.8e-10 s                  ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pairECLK      ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.27e-10 s                  ; 2.27e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.27e-10 s                 ; 2.27e-10 s                 ; Yes                       ; Yes                       ;
; pairE2        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.01e-10 s                  ; 3.01e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.01e-10 s                 ; 3.01e-10 s                 ; Yes                       ; Yes                       ;
; pairE1        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.27e-10 s                  ; 2.27e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.27e-10 s                 ; 2.27e-10 s                 ; Yes                       ; Yes                       ;
; pairE0        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.27e-10 s                  ; 2.27e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.27e-10 s                 ; 2.27e-10 s                 ; Yes                       ; Yes                       ;
; pairOCLK      ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.27e-10 s                  ; 2.27e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.27e-10 s                 ; 2.27e-10 s                 ; Yes                       ; Yes                       ;
; pairO2        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.27e-10 s                  ; 2.27e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.27e-10 s                 ; 2.27e-10 s                 ; Yes                       ; Yes                       ;
; pairO1        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.27e-10 s                  ; 2.27e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.27e-10 s                 ; 2.27e-10 s                 ; Yes                       ; Yes                       ;
; pairO0        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.27e-10 s                  ; 2.27e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.27e-10 s                 ; 2.27e-10 s                 ; Yes                       ; Yes                       ;
; led0          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; backlight_pwm ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; pairECLK(n)   ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.27e-10 s                  ; 2.27e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.27e-10 s                 ; 2.27e-10 s                 ; Yes                       ; Yes                       ;
; pairE2(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.01e-10 s                  ; 3.01e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.01e-10 s                 ; 3.01e-10 s                 ; Yes                       ; Yes                       ;
; pairE1(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.27e-10 s                  ; 2.27e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.27e-10 s                 ; 2.27e-10 s                 ; Yes                       ; Yes                       ;
; pairE0(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.27e-10 s                  ; 2.27e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.27e-10 s                 ; 2.27e-10 s                 ; Yes                       ; Yes                       ;
; pairOCLK(n)   ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.27e-10 s                  ; 2.27e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.27e-10 s                 ; 2.27e-10 s                 ; Yes                       ; Yes                       ;
; pairO2(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.27e-10 s                  ; 2.27e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.27e-10 s                 ; 2.27e-10 s                 ; Yes                       ; Yes                       ;
; pairO1(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.27e-10 s                  ; 2.27e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.27e-10 s                 ; 2.27e-10 s                 ; Yes                       ; Yes                       ;
; pairO0(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.27e-10 s                  ; 2.27e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.27e-10 s                 ; 2.27e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pairECLK      ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; pairE2        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.7e-10 s                   ; 1.7e-10 s                   ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.7e-10 s                  ; 1.7e-10 s                  ; Yes                       ; Yes                       ;
; pairE1        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; pairE0        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; pairOCLK      ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; pairO2        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; pairO1        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; pairO0        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; led0          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; backlight_pwm ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; pairECLK(n)   ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; pairE2(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.7e-10 s                   ; 1.7e-10 s                   ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.7e-10 s                  ; 1.7e-10 s                  ; Yes                       ; Yes                       ;
; pairE1(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; pairE0(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; pairOCLK(n)   ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; pairO2(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; pairO1(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; pairO0(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                             ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; dotClock                                       ; dotClock                                       ; 423      ; 178      ; 638      ; 318      ;
; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 430549   ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 159350   ; 0        ; 0        ; 0        ;
; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 16       ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 100      ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                              ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; dotClock                                       ; dotClock                                       ; 423      ; 178      ; 638      ; 318      ;
; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 430549   ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 159350   ; 0        ; 0        ; 0        ;
; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 16       ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 100      ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 224   ; 224  ;
; Unconstrained Output Ports      ; 17    ; 17   ;
; Unconstrained Output Port Paths ; 125   ; 125  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Tue Jan 26 20:29:34 2016
Info: Command: quartus_sta LCD_DMD_driver -c LCD_DMD_driver
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'LCD_DMD_driver.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clock_50 clock_50
    Info (332110): create_generated_clock -source {u1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 112 -duty_cycle 50.00 -name {u1|altpll_component|auto_generated|pll1|clk[0]} {u1|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 800 -duty_cycle 50.00 -name {u1|altpll_component|auto_generated|pll1|clk[1]} {u1|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name dotClock dotClock
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -17.135
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -17.135           -1114.820 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -5.219              -5.219 u1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -4.287            -488.196 dotClock 
Info (332146): Worst-case hold slack is 0.452
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.452               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.485               0.000 dotClock 
    Info (332119):     0.954               0.000 u1|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -326.166 dotClock 
    Info (332119):     0.263               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.858               0.000 clock_50 
    Info (332119):  7999.718               0.000 u1|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -15.640
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -15.640           -1015.846 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -4.576              -4.576 u1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -4.191            -459.755 dotClock 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.411               0.000 dotClock 
    Info (332119):     0.864               0.000 u1|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -326.594 dotClock 
    Info (332119):     0.263               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.855               0.000 clock_50 
    Info (332119):  7999.719               0.000 u1|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -8.279
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.279            -537.547 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.704              -2.704 u1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -1.572            -161.170 dotClock 
Info (332146): Worst-case hold slack is 0.155
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.155               0.000 dotClock 
    Info (332119):     0.186               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.370               0.000 u1|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -241.054 dotClock 
    Info (332119):     1.966               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.423               0.000 clock_50 
    Info (332119):  7999.798               0.000 u1|altpll_component|auto_generated|pll1|clk[1] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 568 megabytes
    Info: Processing ended: Tue Jan 26 20:29:37 2016
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


