// Seed: 3323183923
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_9;
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    output wire id_0,
    output tri0 id_1,
    output wire id_2,
    input  wire id_3,
    input  wire id_4,
    input  tri0 id_5,
    input  wor  id_6
);
  assign id_0 = 1'b0;
  id_8 :
  assert property (@(posedge 1) 1)
  else $display(id_5);
  wire id_9;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8,
      id_9,
      id_9,
      id_9,
      id_8,
      id_9
  );
endmodule
