

================================================================
== Vitis HLS Report for 'countCycles'
================================================================
* Date:           Mon Mar 13 14:23:19 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        MemBench
* Solution:       ddrbench_sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------+----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                      |                            |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |               Instance               |           Module           |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------+----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_countCycles_Pipeline_count_fu_90  |countCycles_Pipeline_count  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +--------------------------------------+----------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|      67|    102|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    121|    -|
|Register         |        -|    -|     136|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     203|    225|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+----------------------------+---------+----+----+-----+-----+
    |               Instance               |           Module           | BRAM_18K| DSP| FF | LUT | URAM|
    +--------------------------------------+----------------------------+---------+----+----+-----+-----+
    |grp_countCycles_Pipeline_count_fu_90  |countCycles_Pipeline_count  |        0|   0|  67|  102|    0|
    +--------------------------------------+----------------------------+---------+----+----+-----+-----+
    |Total                                 |                            |        0|   0|  67|  102|    0|
    +--------------------------------------+----------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  53|         10|    1|         10|
    |ap_done            |   9|          2|    1|          2|
    |counterCmd1_blk_n  |   9|          2|    1|          2|
    |counterCmd1_read   |  14|          3|    1|          3|
    |out_r_blk_n        |   9|          2|    1|          2|
    |results_blk_n_AW   |   9|          2|    1|          2|
    |results_blk_n_B    |   9|          2|    1|          2|
    |results_blk_n_W    |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 121|         25|    8|         25|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------+----+----+-----+-----------+
    |                        Name                       | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                          |   9|   0|    9|          0|
    |ap_done_reg                                        |   1|   0|    1|          0|
    |grp_countCycles_Pipeline_count_fu_90_ap_start_reg  |   1|   0|    1|          0|
    |tmp_reg_128                                        |  64|   0|   64|          0|
    |trunc_ln_reg_133                                   |  61|   0|   61|          0|
    +---------------------------------------------------+----+----+-----+-----------+
    |Total                                              | 136|   0|  136|          0|
    +---------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|   countCycles|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|   countCycles|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|   countCycles|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|   countCycles|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|   countCycles|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|   countCycles|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|   countCycles|  return value|
|counterCmd1_dout            |   in|   64|     ap_fifo|   counterCmd1|       pointer|
|counterCmd1_num_data_valid  |   in|    2|     ap_fifo|   counterCmd1|       pointer|
|counterCmd1_fifo_cap        |   in|    2|     ap_fifo|   counterCmd1|       pointer|
|counterCmd1_empty_n         |   in|    1|     ap_fifo|   counterCmd1|       pointer|
|counterCmd1_read            |  out|    1|     ap_fifo|   counterCmd1|       pointer|
|m_axi_results_AWVALID       |  out|    1|       m_axi|       results|       pointer|
|m_axi_results_AWREADY       |   in|    1|       m_axi|       results|       pointer|
|m_axi_results_AWADDR        |  out|   64|       m_axi|       results|       pointer|
|m_axi_results_AWID          |  out|    1|       m_axi|       results|       pointer|
|m_axi_results_AWLEN         |  out|   32|       m_axi|       results|       pointer|
|m_axi_results_AWSIZE        |  out|    3|       m_axi|       results|       pointer|
|m_axi_results_AWBURST       |  out|    2|       m_axi|       results|       pointer|
|m_axi_results_AWLOCK        |  out|    2|       m_axi|       results|       pointer|
|m_axi_results_AWCACHE       |  out|    4|       m_axi|       results|       pointer|
|m_axi_results_AWPROT        |  out|    3|       m_axi|       results|       pointer|
|m_axi_results_AWQOS         |  out|    4|       m_axi|       results|       pointer|
|m_axi_results_AWREGION      |  out|    4|       m_axi|       results|       pointer|
|m_axi_results_AWUSER        |  out|    1|       m_axi|       results|       pointer|
|m_axi_results_WVALID        |  out|    1|       m_axi|       results|       pointer|
|m_axi_results_WREADY        |   in|    1|       m_axi|       results|       pointer|
|m_axi_results_WDATA         |  out|   64|       m_axi|       results|       pointer|
|m_axi_results_WSTRB         |  out|    8|       m_axi|       results|       pointer|
|m_axi_results_WLAST         |  out|    1|       m_axi|       results|       pointer|
|m_axi_results_WID           |  out|    1|       m_axi|       results|       pointer|
|m_axi_results_WUSER         |  out|    1|       m_axi|       results|       pointer|
|m_axi_results_ARVALID       |  out|    1|       m_axi|       results|       pointer|
|m_axi_results_ARREADY       |   in|    1|       m_axi|       results|       pointer|
|m_axi_results_ARADDR        |  out|   64|       m_axi|       results|       pointer|
|m_axi_results_ARID          |  out|    1|       m_axi|       results|       pointer|
|m_axi_results_ARLEN         |  out|   32|       m_axi|       results|       pointer|
|m_axi_results_ARSIZE        |  out|    3|       m_axi|       results|       pointer|
|m_axi_results_ARBURST       |  out|    2|       m_axi|       results|       pointer|
|m_axi_results_ARLOCK        |  out|    2|       m_axi|       results|       pointer|
|m_axi_results_ARCACHE       |  out|    4|       m_axi|       results|       pointer|
|m_axi_results_ARPROT        |  out|    3|       m_axi|       results|       pointer|
|m_axi_results_ARQOS         |  out|    4|       m_axi|       results|       pointer|
|m_axi_results_ARREGION      |  out|    4|       m_axi|       results|       pointer|
|m_axi_results_ARUSER        |  out|    1|       m_axi|       results|       pointer|
|m_axi_results_RVALID        |   in|    1|       m_axi|       results|       pointer|
|m_axi_results_RREADY        |  out|    1|       m_axi|       results|       pointer|
|m_axi_results_RDATA         |   in|   64|       m_axi|       results|       pointer|
|m_axi_results_RLAST         |   in|    1|       m_axi|       results|       pointer|
|m_axi_results_RID           |   in|    1|       m_axi|       results|       pointer|
|m_axi_results_RFIFONUM      |   in|    9|       m_axi|       results|       pointer|
|m_axi_results_RUSER         |   in|    1|       m_axi|       results|       pointer|
|m_axi_results_RRESP         |   in|    2|       m_axi|       results|       pointer|
|m_axi_results_BVALID        |   in|    1|       m_axi|       results|       pointer|
|m_axi_results_BREADY        |  out|    1|       m_axi|       results|       pointer|
|m_axi_results_BRESP         |   in|    2|       m_axi|       results|       pointer|
|m_axi_results_BID           |   in|    1|       m_axi|       results|       pointer|
|m_axi_results_BUSER         |   in|    1|       m_axi|       results|       pointer|
|out_r_dout                  |   in|   64|     ap_fifo|         out_r|       pointer|
|out_r_num_data_valid        |   in|    3|     ap_fifo|         out_r|       pointer|
|out_r_fifo_cap              |   in|    3|     ap_fifo|         out_r|       pointer|
|out_r_empty_n               |   in|    1|     ap_fifo|         out_r|       pointer|
|out_r_read                  |  out|    1|     ap_fifo|         out_r|       pointer|
+----------------------------+-----+-----+------------+--------------+--------------+

