
pixyCam_MSS_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000098c0  20000000  20000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  200098c0  200098c0  000118c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .data         00000520  200098c8  200098c8  000118c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000001e8  20009de8  20009de8  00011de8  2**2
                  ALLOC
  4 .stack        00003000  20009fd0  20009fd0  00011de8  2**0
                  ALLOC
  5 .comment      00000102  00000000  00000000  00011de8  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000128  00000000  00000000  00011eea  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 00000889  00000000  00000000  00012012  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   00005db0  00000000  00000000  0001289b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00000a93  00000000  00000000  0001864b  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   0000190e  00000000  00000000  000190de  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  0000196c  00000000  00000000  0001a9ec  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00002402  00000000  00000000  0001c358  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00001755  00000000  00000000  0001e75a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 0002711b  00000000  00000000  0001feaf  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  00046fca  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 00000098  00000000  00000000  00046fef  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

20000000 <__text_start>:
20000000:	20010000 	.word	0x20010000
20000004:	20000299 	.word	0x20000299
20000008:	20000309 	.word	0x20000309
2000000c:	2000030b 	.word	0x2000030b
20000010:	2000030d 	.word	0x2000030d
20000014:	2000030f 	.word	0x2000030f
20000018:	20000311 	.word	0x20000311
	...
2000002c:	20000313 	.word	0x20000313
20000030:	20000315 	.word	0x20000315
20000034:	00000000 	.word	0x00000000
20000038:	20000317 	.word	0x20000317
2000003c:	20000319 	.word	0x20000319
20000040:	2000031b 	.word	0x2000031b
20000044:	2000031d 	.word	0x2000031d
20000048:	2000031f 	.word	0x2000031f
2000004c:	20000321 	.word	0x20000321
20000050:	20000323 	.word	0x20000323
20000054:	20000325 	.word	0x20000325
20000058:	20000327 	.word	0x20000327
2000005c:	20000329 	.word	0x20000329
20000060:	2000032b 	.word	0x2000032b
20000064:	2000032d 	.word	0x2000032d
20000068:	2000149d 	.word	0x2000149d
2000006c:	200014c9 	.word	0x200014c9
20000070:	20000333 	.word	0x20000333
20000074:	20000335 	.word	0x20000335
20000078:	20002cfd 	.word	0x20002cfd
2000007c:	20000339 	.word	0x20000339
20000080:	2000033b 	.word	0x2000033b
20000084:	20002d29 	.word	0x20002d29
20000088:	2000033f 	.word	0x2000033f
2000008c:	20000341 	.word	0x20000341
20000090:	20000671 	.word	0x20000671
20000094:	20000345 	.word	0x20000345
20000098:	20000347 	.word	0x20000347
2000009c:	20000349 	.word	0x20000349
200000a0:	2000034b 	.word	0x2000034b
	...
200000bc:	2000034d 	.word	0x2000034d
200000c0:	2000034f 	.word	0x2000034f
200000c4:	20000351 	.word	0x20000351
200000c8:	20000353 	.word	0x20000353
200000cc:	20000355 	.word	0x20000355
200000d0:	20000357 	.word	0x20000357
200000d4:	20000359 	.word	0x20000359
200000d8:	2000035b 	.word	0x2000035b
200000dc:	2000035d 	.word	0x2000035d
200000e0:	2000035f 	.word	0x2000035f
200000e4:	20000361 	.word	0x20000361
200000e8:	20000363 	.word	0x20000363
200000ec:	20000365 	.word	0x20000365
200000f0:	20000367 	.word	0x20000367
200000f4:	20000369 	.word	0x20000369
200000f8:	2000036b 	.word	0x2000036b
200000fc:	2000036d 	.word	0x2000036d
20000100:	2000036f 	.word	0x2000036f
20000104:	20000371 	.word	0x20000371
20000108:	20000373 	.word	0x20000373
2000010c:	20000375 	.word	0x20000375
20000110:	20000377 	.word	0x20000377
20000114:	20000379 	.word	0x20000379
20000118:	2000037b 	.word	0x2000037b
2000011c:	2000037d 	.word	0x2000037d
20000120:	2000037f 	.word	0x2000037f
20000124:	20000381 	.word	0x20000381
20000128:	20000383 	.word	0x20000383
2000012c:	20000385 	.word	0x20000385
20000130:	20000387 	.word	0x20000387
20000134:	20000389 	.word	0x20000389
20000138:	2000038b 	.word	0x2000038b
2000013c:	2000038d 	.word	0x2000038d
20000140:	2000038f 	.word	0x2000038f
20000144:	20000391 	.word	0x20000391
20000148:	20000393 	.word	0x20000393
2000014c:	20000395 	.word	0x20000395
20000150:	20000397 	.word	0x20000397
20000154:	20000399 	.word	0x20000399
20000158:	2000039b 	.word	0x2000039b
2000015c:	2000039d 	.word	0x2000039d
20000160:	2000039f 	.word	0x2000039f
20000164:	200003a1 	.word	0x200003a1
20000168:	200003a3 	.word	0x200003a3
2000016c:	200003a5 	.word	0x200003a5
20000170:	200003a7 	.word	0x200003a7
20000174:	200003a9 	.word	0x200003a9
20000178:	200003ab 	.word	0x200003ab
2000017c:	200003ad 	.word	0x200003ad
20000180:	200003af 	.word	0x200003af
20000184:	200003b1 	.word	0x200003b1
20000188:	200003b3 	.word	0x200003b3
2000018c:	200003b5 	.word	0x200003b5
20000190:	200003b7 	.word	0x200003b7
20000194:	200003b9 	.word	0x200003b9
20000198:	200003bb 	.word	0x200003bb
2000019c:	200003bd 	.word	0x200003bd
200001a0:	200003bf 	.word	0x200003bf
200001a4:	200003c1 	.word	0x200003c1
200001a8:	200003c3 	.word	0x200003c3
200001ac:	200003c5 	.word	0x200003c5
200001b0:	200003c7 	.word	0x200003c7
200001b4:	200003c9 	.word	0x200003c9
200001b8:	200003cb 	.word	0x200003cb
200001bc:	200003cd 	.word	0x200003cd
200001c0:	200003cf 	.word	0x200003cf
200001c4:	200003d1 	.word	0x200003d1
200001c8:	200003d3 	.word	0x200003d3
200001cc:	200003d5 	.word	0x200003d5
200001d0:	200003d7 	.word	0x200003d7
200001d4:	200003d9 	.word	0x200003d9
200001d8:	200003db 	.word	0x200003db
200001dc:	200003dd 	.word	0x200003dd
200001e0:	200003df 	.word	0x200003df
200001e4:	200003e1 	.word	0x200003e1
200001e8:	200003e3 	.word	0x200003e3
200001ec:	200003e5 	.word	0x200003e5
200001f0:	200003e7 	.word	0x200003e7
200001f4:	200003e9 	.word	0x200003e9
200001f8:	200003eb 	.word	0x200003eb
200001fc:	200003ed 	.word	0x200003ed
20000200:	200003ef 	.word	0x200003ef
20000204:	200003f1 	.word	0x200003f1
20000208:	200003f3 	.word	0x200003f3
2000020c:	200003f5 	.word	0x200003f5
20000210:	200003f7 	.word	0x200003f7
20000214:	200003f9 	.word	0x200003f9
20000218:	200003fb 	.word	0x200003fb
2000021c:	200003fd 	.word	0x200003fd
20000220:	200003ff 	.word	0x200003ff
20000224:	20000401 	.word	0x20000401
20000228:	20000403 	.word	0x20000403
2000022c:	20000405 	.word	0x20000405
20000230:	20000407 	.word	0x20000407
20000234:	20000409 	.word	0x20000409
20000238:	2000040b 	.word	0x2000040b
2000023c:	2000040d 	.word	0x2000040d
20000240:	2000040f 	.word	0x2000040f
20000244:	20000411 	.word	0x20000411
20000248:	20000413 	.word	0x20000413
2000024c:	20000415 	.word	0x20000415
20000250:	20000417 	.word	0x20000417
20000254:	20000419 	.word	0x20000419
20000258:	2000041b 	.word	0x2000041b
2000025c:	2000041d 	.word	0x2000041d
20000260:	2000041f 	.word	0x2000041f
20000264:	20000421 	.word	0x20000421
20000268:	20000423 	.word	0x20000423
2000026c:	20000425 	.word	0x20000425
20000270:	20000427 	.word	0x20000427
20000274:	20000429 	.word	0x20000429
20000278:	2000042b 	.word	0x2000042b
2000027c:	2000042d 	.word	0x2000042d
20000280:	2000042f 	.word	0x2000042f
20000284:	20000431 	.word	0x20000431
20000288:	20000433 	.word	0x20000433
2000028c:	20000435 	.word	0x20000435
20000290:	20000437 	.word	0x20000437
20000294:	20000439 	.word	0x20000439

20000298 <Reset_Handler>:
20000298:	4868      	ldr	r0, [pc, #416]	; (2000043c <ACE_PPE_Flag31_IRQHandler+0x4>)
2000029a:	4780      	blx	r0
2000029c:	4868      	ldr	r0, [pc, #416]	; (20000440 <ACE_PPE_Flag31_IRQHandler+0x8>)
2000029e:	2800      	cmp	r0, #0
200002a0:	d10b      	bne.n	200002ba <copy_data>
200002a2:	4868      	ldr	r0, [pc, #416]	; (20000444 <ACE_PPE_Flag31_IRQHandler+0xc>)
200002a4:	4968      	ldr	r1, [pc, #416]	; (20000448 <ACE_PPE_Flag31_IRQHandler+0x10>)
200002a6:	4a69      	ldr	r2, [pc, #420]	; (2000044c <ACE_PPE_Flag31_IRQHandler+0x14>)
200002a8:	4288      	cmp	r0, r1
200002aa:	d006      	beq.n	200002ba <copy_data>

200002ac <copy_code_loop>:
200002ac:	4291      	cmp	r1, r2
200002ae:	bf1c      	itt	ne
200002b0:	f850 3b04 	ldrne.w	r3, [r0], #4
200002b4:	f841 3b04 	strne.w	r3, [r1], #4
200002b8:	d1f8      	bne.n	200002ac <copy_code_loop>

200002ba <copy_data>:
200002ba:	4865      	ldr	r0, [pc, #404]	; (20000450 <ACE_PPE_Flag31_IRQHandler+0x18>)
200002bc:	4965      	ldr	r1, [pc, #404]	; (20000454 <ACE_PPE_Flag31_IRQHandler+0x1c>)
200002be:	4a66      	ldr	r2, [pc, #408]	; (20000458 <ACE_PPE_Flag31_IRQHandler+0x20>)
200002c0:	4288      	cmp	r0, r1
200002c2:	d006      	beq.n	200002d2 <clear_bss>

200002c4 <copy_data_loop>:
200002c4:	4291      	cmp	r1, r2
200002c6:	bf1c      	itt	ne
200002c8:	f850 3b04 	ldrne.w	r3, [r0], #4
200002cc:	f841 3b04 	strne.w	r3, [r1], #4
200002d0:	d1f8      	bne.n	200002c4 <copy_data_loop>

200002d2 <clear_bss>:
200002d2:	4862      	ldr	r0, [pc, #392]	; (2000045c <ACE_PPE_Flag31_IRQHandler+0x24>)
200002d4:	4962      	ldr	r1, [pc, #392]	; (20000460 <ACE_PPE_Flag31_IRQHandler+0x28>)
200002d6:	4a63      	ldr	r2, [pc, #396]	; (20000464 <ACE_PPE_Flag31_IRQHandler+0x2c>)

200002d8 <clear_bss_loop>:
200002d8:	4291      	cmp	r1, r2
200002da:	bf18      	it	ne
200002dc:	f841 0b04 	strne.w	r0, [r1], #4
200002e0:	d1fa      	bne.n	200002d8 <clear_bss_loop>
	...

200002f0 <call_glob_ctor>:
200002f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 20000468 <ACE_PPE_Flag31_IRQHandler+0x30>
200002f4:	f20f 0e03 	addw	lr, pc, #3
200002f8:	4700      	bx	r0

200002fa <branch_to_main>:
200002fa:	f04f 0000 	mov.w	r0, #0
200002fe:	f04f 0100 	mov.w	r1, #0
20000302:	f8df f168 	ldr.w	pc, [pc, #360]	; 2000046c <ACE_PPE_Flag31_IRQHandler+0x34>

20000306 <ExitLoop>:
20000306:	e7fe      	b.n	20000306 <ExitLoop>

20000308 <NMI_Handler>:
20000308:	e7fe      	b.n	20000308 <NMI_Handler>

2000030a <HardFault_Handler>:
2000030a:	e7fe      	b.n	2000030a <HardFault_Handler>

2000030c <MemManage_Handler>:
2000030c:	e7fe      	b.n	2000030c <MemManage_Handler>

2000030e <BusFault_Handler>:
2000030e:	e7fe      	b.n	2000030e <BusFault_Handler>

20000310 <UsageFault_Handler>:
20000310:	e7fe      	b.n	20000310 <UsageFault_Handler>

20000312 <SVC_Handler>:
20000312:	e7fe      	b.n	20000312 <SVC_Handler>

20000314 <DebugMon_Handler>:
20000314:	e7fe      	b.n	20000314 <DebugMon_Handler>

20000316 <PendSV_Handler>:
20000316:	e7fe      	b.n	20000316 <PendSV_Handler>

20000318 <SysTick_Handler>:
20000318:	e7fe      	b.n	20000318 <SysTick_Handler>

2000031a <WdogWakeup_IRQHandler>:
2000031a:	e7fe      	b.n	2000031a <WdogWakeup_IRQHandler>

2000031c <BrownOut_1_5V_IRQHandler>:
2000031c:	e7fe      	b.n	2000031c <BrownOut_1_5V_IRQHandler>

2000031e <BrownOut_3_3V_IRQHandler>:
2000031e:	e7fe      	b.n	2000031e <BrownOut_3_3V_IRQHandler>

20000320 <RTC_Match_IRQHandler>:
20000320:	e7fe      	b.n	20000320 <RTC_Match_IRQHandler>

20000322 <RTCIF_Pub_IRQHandler>:
20000322:	e7fe      	b.n	20000322 <RTCIF_Pub_IRQHandler>

20000324 <EthernetMAC_IRQHandler>:
20000324:	e7fe      	b.n	20000324 <EthernetMAC_IRQHandler>

20000326 <IAP_IRQHandler>:
20000326:	e7fe      	b.n	20000326 <IAP_IRQHandler>

20000328 <ENVM0_IRQHandler>:
20000328:	e7fe      	b.n	20000328 <ENVM0_IRQHandler>

2000032a <ENVM1_IRQHandler>:
2000032a:	e7fe      	b.n	2000032a <ENVM1_IRQHandler>

2000032c <DMA_IRQHandler>:
2000032c:	e7fe      	b.n	2000032c <DMA_IRQHandler>
2000032e:	e7fe      	b.n	2000032e <DMA_IRQHandler+0x2>
20000330:	e7fe      	b.n	20000330 <DMA_IRQHandler+0x4>

20000332 <SPI0_IRQHandler>:
20000332:	e7fe      	b.n	20000332 <SPI0_IRQHandler>

20000334 <SPI1_IRQHandler>:
20000334:	e7fe      	b.n	20000334 <SPI1_IRQHandler>
20000336:	e7fe      	b.n	20000336 <SPI1_IRQHandler+0x2>

20000338 <I2C0_SMBAlert_IRQHandler>:
20000338:	e7fe      	b.n	20000338 <I2C0_SMBAlert_IRQHandler>

2000033a <I2C0_SMBus_IRQHandler>:
2000033a:	e7fe      	b.n	2000033a <I2C0_SMBus_IRQHandler>
2000033c:	e7fe      	b.n	2000033c <I2C0_SMBus_IRQHandler+0x2>

2000033e <I2C1_SMBAlert_IRQHandler>:
2000033e:	e7fe      	b.n	2000033e <I2C1_SMBAlert_IRQHandler>

20000340 <I2C1_SMBus_IRQHandler>:
20000340:	e7fe      	b.n	20000340 <I2C1_SMBus_IRQHandler>
20000342:	e7fe      	b.n	20000342 <I2C1_SMBus_IRQHandler+0x2>

20000344 <Timer2_IRQHandler>:
20000344:	e7fe      	b.n	20000344 <Timer2_IRQHandler>

20000346 <PLL_Lock_IRQHandler>:
20000346:	e7fe      	b.n	20000346 <PLL_Lock_IRQHandler>

20000348 <PLL_LockLost_IRQHandler>:
20000348:	e7fe      	b.n	20000348 <PLL_LockLost_IRQHandler>

2000034a <CommError_IRQHandler>:
2000034a:	e7fe      	b.n	2000034a <CommError_IRQHandler>

2000034c <Fabric_IRQHandler>:
2000034c:	e7fe      	b.n	2000034c <Fabric_IRQHandler>

2000034e <GPIO0_IRQHandler>:
2000034e:	e7fe      	b.n	2000034e <GPIO0_IRQHandler>

20000350 <GPIO1_IRQHandler>:
20000350:	e7fe      	b.n	20000350 <GPIO1_IRQHandler>

20000352 <GPIO2_IRQHandler>:
20000352:	e7fe      	b.n	20000352 <GPIO2_IRQHandler>

20000354 <GPIO3_IRQHandler>:
20000354:	e7fe      	b.n	20000354 <GPIO3_IRQHandler>

20000356 <GPIO4_IRQHandler>:
20000356:	e7fe      	b.n	20000356 <GPIO4_IRQHandler>

20000358 <GPIO5_IRQHandler>:
20000358:	e7fe      	b.n	20000358 <GPIO5_IRQHandler>

2000035a <GPIO6_IRQHandler>:
2000035a:	e7fe      	b.n	2000035a <GPIO6_IRQHandler>

2000035c <GPIO7_IRQHandler>:
2000035c:	e7fe      	b.n	2000035c <GPIO7_IRQHandler>

2000035e <GPIO8_IRQHandler>:
2000035e:	e7fe      	b.n	2000035e <GPIO8_IRQHandler>

20000360 <GPIO9_IRQHandler>:
20000360:	e7fe      	b.n	20000360 <GPIO9_IRQHandler>

20000362 <GPIO10_IRQHandler>:
20000362:	e7fe      	b.n	20000362 <GPIO10_IRQHandler>

20000364 <GPIO11_IRQHandler>:
20000364:	e7fe      	b.n	20000364 <GPIO11_IRQHandler>

20000366 <GPIO12_IRQHandler>:
20000366:	e7fe      	b.n	20000366 <GPIO12_IRQHandler>

20000368 <GPIO13_IRQHandler>:
20000368:	e7fe      	b.n	20000368 <GPIO13_IRQHandler>

2000036a <GPIO14_IRQHandler>:
2000036a:	e7fe      	b.n	2000036a <GPIO14_IRQHandler>

2000036c <GPIO15_IRQHandler>:
2000036c:	e7fe      	b.n	2000036c <GPIO15_IRQHandler>

2000036e <GPIO16_IRQHandler>:
2000036e:	e7fe      	b.n	2000036e <GPIO16_IRQHandler>

20000370 <GPIO17_IRQHandler>:
20000370:	e7fe      	b.n	20000370 <GPIO17_IRQHandler>

20000372 <GPIO18_IRQHandler>:
20000372:	e7fe      	b.n	20000372 <GPIO18_IRQHandler>

20000374 <GPIO19_IRQHandler>:
20000374:	e7fe      	b.n	20000374 <GPIO19_IRQHandler>

20000376 <GPIO20_IRQHandler>:
20000376:	e7fe      	b.n	20000376 <GPIO20_IRQHandler>

20000378 <GPIO21_IRQHandler>:
20000378:	e7fe      	b.n	20000378 <GPIO21_IRQHandler>

2000037a <GPIO22_IRQHandler>:
2000037a:	e7fe      	b.n	2000037a <GPIO22_IRQHandler>

2000037c <GPIO23_IRQHandler>:
2000037c:	e7fe      	b.n	2000037c <GPIO23_IRQHandler>

2000037e <GPIO24_IRQHandler>:
2000037e:	e7fe      	b.n	2000037e <GPIO24_IRQHandler>

20000380 <GPIO25_IRQHandler>:
20000380:	e7fe      	b.n	20000380 <GPIO25_IRQHandler>

20000382 <GPIO26_IRQHandler>:
20000382:	e7fe      	b.n	20000382 <GPIO26_IRQHandler>

20000384 <GPIO27_IRQHandler>:
20000384:	e7fe      	b.n	20000384 <GPIO27_IRQHandler>

20000386 <GPIO28_IRQHandler>:
20000386:	e7fe      	b.n	20000386 <GPIO28_IRQHandler>

20000388 <GPIO29_IRQHandler>:
20000388:	e7fe      	b.n	20000388 <GPIO29_IRQHandler>

2000038a <GPIO30_IRQHandler>:
2000038a:	e7fe      	b.n	2000038a <GPIO30_IRQHandler>

2000038c <GPIO31_IRQHandler>:
2000038c:	e7fe      	b.n	2000038c <GPIO31_IRQHandler>

2000038e <ACE_PC0_Flag0_IRQHandler>:
2000038e:	e7fe      	b.n	2000038e <ACE_PC0_Flag0_IRQHandler>

20000390 <ACE_PC0_Flag1_IRQHandler>:
20000390:	e7fe      	b.n	20000390 <ACE_PC0_Flag1_IRQHandler>

20000392 <ACE_PC0_Flag2_IRQHandler>:
20000392:	e7fe      	b.n	20000392 <ACE_PC0_Flag2_IRQHandler>

20000394 <ACE_PC0_Flag3_IRQHandler>:
20000394:	e7fe      	b.n	20000394 <ACE_PC0_Flag3_IRQHandler>

20000396 <ACE_PC1_Flag0_IRQHandler>:
20000396:	e7fe      	b.n	20000396 <ACE_PC1_Flag0_IRQHandler>

20000398 <ACE_PC1_Flag1_IRQHandler>:
20000398:	e7fe      	b.n	20000398 <ACE_PC1_Flag1_IRQHandler>

2000039a <ACE_PC1_Flag2_IRQHandler>:
2000039a:	e7fe      	b.n	2000039a <ACE_PC1_Flag2_IRQHandler>

2000039c <ACE_PC1_Flag3_IRQHandler>:
2000039c:	e7fe      	b.n	2000039c <ACE_PC1_Flag3_IRQHandler>

2000039e <ACE_PC2_Flag0_IRQHandler>:
2000039e:	e7fe      	b.n	2000039e <ACE_PC2_Flag0_IRQHandler>

200003a0 <ACE_PC2_Flag1_IRQHandler>:
200003a0:	e7fe      	b.n	200003a0 <ACE_PC2_Flag1_IRQHandler>

200003a2 <ACE_PC2_Flag2_IRQHandler>:
200003a2:	e7fe      	b.n	200003a2 <ACE_PC2_Flag2_IRQHandler>

200003a4 <ACE_PC2_Flag3_IRQHandler>:
200003a4:	e7fe      	b.n	200003a4 <ACE_PC2_Flag3_IRQHandler>

200003a6 <ACE_ADC0_DataValid_IRQHandler>:
200003a6:	e7fe      	b.n	200003a6 <ACE_ADC0_DataValid_IRQHandler>

200003a8 <ACE_ADC1_DataValid_IRQHandler>:
200003a8:	e7fe      	b.n	200003a8 <ACE_ADC1_DataValid_IRQHandler>

200003aa <ACE_ADC2_DataValid_IRQHandler>:
200003aa:	e7fe      	b.n	200003aa <ACE_ADC2_DataValid_IRQHandler>

200003ac <ACE_ADC0_CalDone_IRQHandler>:
200003ac:	e7fe      	b.n	200003ac <ACE_ADC0_CalDone_IRQHandler>

200003ae <ACE_ADC1_CalDone_IRQHandler>:
200003ae:	e7fe      	b.n	200003ae <ACE_ADC1_CalDone_IRQHandler>

200003b0 <ACE_ADC2_CalDone_IRQHandler>:
200003b0:	e7fe      	b.n	200003b0 <ACE_ADC2_CalDone_IRQHandler>

200003b2 <ACE_ADC0_CalStart_IRQHandler>:
200003b2:	e7fe      	b.n	200003b2 <ACE_ADC0_CalStart_IRQHandler>

200003b4 <ACE_ADC1_CalStart_IRQHandler>:
200003b4:	e7fe      	b.n	200003b4 <ACE_ADC1_CalStart_IRQHandler>

200003b6 <ACE_ADC2_CalStart_IRQHandler>:
200003b6:	e7fe      	b.n	200003b6 <ACE_ADC2_CalStart_IRQHandler>

200003b8 <ACE_Comp0_Fall_IRQHandler>:
200003b8:	e7fe      	b.n	200003b8 <ACE_Comp0_Fall_IRQHandler>

200003ba <ACE_Comp1_Fall_IRQHandler>:
200003ba:	e7fe      	b.n	200003ba <ACE_Comp1_Fall_IRQHandler>

200003bc <ACE_Comp2_Fall_IRQHandler>:
200003bc:	e7fe      	b.n	200003bc <ACE_Comp2_Fall_IRQHandler>

200003be <ACE_Comp3_Fall_IRQHandler>:
200003be:	e7fe      	b.n	200003be <ACE_Comp3_Fall_IRQHandler>

200003c0 <ACE_Comp4_Fall_IRQHandler>:
200003c0:	e7fe      	b.n	200003c0 <ACE_Comp4_Fall_IRQHandler>

200003c2 <ACE_Comp5_Fall_IRQHandler>:
200003c2:	e7fe      	b.n	200003c2 <ACE_Comp5_Fall_IRQHandler>

200003c4 <ACE_Comp6_Fall_IRQHandler>:
200003c4:	e7fe      	b.n	200003c4 <ACE_Comp6_Fall_IRQHandler>

200003c6 <ACE_Comp7_Fall_IRQHandler>:
200003c6:	e7fe      	b.n	200003c6 <ACE_Comp7_Fall_IRQHandler>

200003c8 <ACE_Comp8_Fall_IRQHandler>:
200003c8:	e7fe      	b.n	200003c8 <ACE_Comp8_Fall_IRQHandler>

200003ca <ACE_Comp9_Fall_IRQHandler>:
200003ca:	e7fe      	b.n	200003ca <ACE_Comp9_Fall_IRQHandler>

200003cc <ACE_Comp10_Fall_IRQHandler>:
200003cc:	e7fe      	b.n	200003cc <ACE_Comp10_Fall_IRQHandler>

200003ce <ACE_Comp11_Fall_IRQHandler>:
200003ce:	e7fe      	b.n	200003ce <ACE_Comp11_Fall_IRQHandler>

200003d0 <ACE_Comp0_Rise_IRQHandler>:
200003d0:	e7fe      	b.n	200003d0 <ACE_Comp0_Rise_IRQHandler>

200003d2 <ACE_Comp1_Rise_IRQHandler>:
200003d2:	e7fe      	b.n	200003d2 <ACE_Comp1_Rise_IRQHandler>

200003d4 <ACE_Comp2_Rise_IRQHandler>:
200003d4:	e7fe      	b.n	200003d4 <ACE_Comp2_Rise_IRQHandler>

200003d6 <ACE_Comp3_Rise_IRQHandler>:
200003d6:	e7fe      	b.n	200003d6 <ACE_Comp3_Rise_IRQHandler>

200003d8 <ACE_Comp4_Rise_IRQHandler>:
200003d8:	e7fe      	b.n	200003d8 <ACE_Comp4_Rise_IRQHandler>

200003da <ACE_Comp5_Rise_IRQHandler>:
200003da:	e7fe      	b.n	200003da <ACE_Comp5_Rise_IRQHandler>

200003dc <ACE_Comp6_Rise_IRQHandler>:
200003dc:	e7fe      	b.n	200003dc <ACE_Comp6_Rise_IRQHandler>

200003de <ACE_Comp7_Rise_IRQHandler>:
200003de:	e7fe      	b.n	200003de <ACE_Comp7_Rise_IRQHandler>

200003e0 <ACE_Comp8_Rise_IRQHandler>:
200003e0:	e7fe      	b.n	200003e0 <ACE_Comp8_Rise_IRQHandler>

200003e2 <ACE_Comp9_Rise_IRQHandler>:
200003e2:	e7fe      	b.n	200003e2 <ACE_Comp9_Rise_IRQHandler>

200003e4 <ACE_Comp10_Rise_IRQHandler>:
200003e4:	e7fe      	b.n	200003e4 <ACE_Comp10_Rise_IRQHandler>

200003e6 <ACE_Comp11_Rise_IRQHandler>:
200003e6:	e7fe      	b.n	200003e6 <ACE_Comp11_Rise_IRQHandler>

200003e8 <ACE_ADC0_FifoFull_IRQHandler>:
200003e8:	e7fe      	b.n	200003e8 <ACE_ADC0_FifoFull_IRQHandler>

200003ea <ACE_ADC0_FifoAFull_IRQHandler>:
200003ea:	e7fe      	b.n	200003ea <ACE_ADC0_FifoAFull_IRQHandler>

200003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
200003ec:	e7fe      	b.n	200003ec <ACE_ADC0_FifoEmpty_IRQHandler>

200003ee <ACE_ADC1_FifoFull_IRQHandler>:
200003ee:	e7fe      	b.n	200003ee <ACE_ADC1_FifoFull_IRQHandler>

200003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
200003f0:	e7fe      	b.n	200003f0 <ACE_ADC1_FifoAFull_IRQHandler>

200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
200003f2:	e7fe      	b.n	200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>

200003f4 <ACE_ADC2_FifoFull_IRQHandler>:
200003f4:	e7fe      	b.n	200003f4 <ACE_ADC2_FifoFull_IRQHandler>

200003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
200003f6:	e7fe      	b.n	200003f6 <ACE_ADC2_FifoAFull_IRQHandler>

200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
200003f8:	e7fe      	b.n	200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>

200003fa <ACE_PPE_Flag0_IRQHandler>:
200003fa:	e7fe      	b.n	200003fa <ACE_PPE_Flag0_IRQHandler>

200003fc <ACE_PPE_Flag1_IRQHandler>:
200003fc:	e7fe      	b.n	200003fc <ACE_PPE_Flag1_IRQHandler>

200003fe <ACE_PPE_Flag2_IRQHandler>:
200003fe:	e7fe      	b.n	200003fe <ACE_PPE_Flag2_IRQHandler>

20000400 <ACE_PPE_Flag3_IRQHandler>:
20000400:	e7fe      	b.n	20000400 <ACE_PPE_Flag3_IRQHandler>

20000402 <ACE_PPE_Flag4_IRQHandler>:
20000402:	e7fe      	b.n	20000402 <ACE_PPE_Flag4_IRQHandler>

20000404 <ACE_PPE_Flag5_IRQHandler>:
20000404:	e7fe      	b.n	20000404 <ACE_PPE_Flag5_IRQHandler>

20000406 <ACE_PPE_Flag6_IRQHandler>:
20000406:	e7fe      	b.n	20000406 <ACE_PPE_Flag6_IRQHandler>

20000408 <ACE_PPE_Flag7_IRQHandler>:
20000408:	e7fe      	b.n	20000408 <ACE_PPE_Flag7_IRQHandler>

2000040a <ACE_PPE_Flag8_IRQHandler>:
2000040a:	e7fe      	b.n	2000040a <ACE_PPE_Flag8_IRQHandler>

2000040c <ACE_PPE_Flag9_IRQHandler>:
2000040c:	e7fe      	b.n	2000040c <ACE_PPE_Flag9_IRQHandler>

2000040e <ACE_PPE_Flag10_IRQHandler>:
2000040e:	e7fe      	b.n	2000040e <ACE_PPE_Flag10_IRQHandler>

20000410 <ACE_PPE_Flag11_IRQHandler>:
20000410:	e7fe      	b.n	20000410 <ACE_PPE_Flag11_IRQHandler>

20000412 <ACE_PPE_Flag12_IRQHandler>:
20000412:	e7fe      	b.n	20000412 <ACE_PPE_Flag12_IRQHandler>

20000414 <ACE_PPE_Flag13_IRQHandler>:
20000414:	e7fe      	b.n	20000414 <ACE_PPE_Flag13_IRQHandler>

20000416 <ACE_PPE_Flag14_IRQHandler>:
20000416:	e7fe      	b.n	20000416 <ACE_PPE_Flag14_IRQHandler>

20000418 <ACE_PPE_Flag15_IRQHandler>:
20000418:	e7fe      	b.n	20000418 <ACE_PPE_Flag15_IRQHandler>

2000041a <ACE_PPE_Flag16_IRQHandler>:
2000041a:	e7fe      	b.n	2000041a <ACE_PPE_Flag16_IRQHandler>

2000041c <ACE_PPE_Flag17_IRQHandler>:
2000041c:	e7fe      	b.n	2000041c <ACE_PPE_Flag17_IRQHandler>

2000041e <ACE_PPE_Flag18_IRQHandler>:
2000041e:	e7fe      	b.n	2000041e <ACE_PPE_Flag18_IRQHandler>

20000420 <ACE_PPE_Flag19_IRQHandler>:
20000420:	e7fe      	b.n	20000420 <ACE_PPE_Flag19_IRQHandler>

20000422 <ACE_PPE_Flag20_IRQHandler>:
20000422:	e7fe      	b.n	20000422 <ACE_PPE_Flag20_IRQHandler>

20000424 <ACE_PPE_Flag21_IRQHandler>:
20000424:	e7fe      	b.n	20000424 <ACE_PPE_Flag21_IRQHandler>

20000426 <ACE_PPE_Flag22_IRQHandler>:
20000426:	e7fe      	b.n	20000426 <ACE_PPE_Flag22_IRQHandler>

20000428 <ACE_PPE_Flag23_IRQHandler>:
20000428:	e7fe      	b.n	20000428 <ACE_PPE_Flag23_IRQHandler>

2000042a <ACE_PPE_Flag24_IRQHandler>:
2000042a:	e7fe      	b.n	2000042a <ACE_PPE_Flag24_IRQHandler>

2000042c <ACE_PPE_Flag25_IRQHandler>:
2000042c:	e7fe      	b.n	2000042c <ACE_PPE_Flag25_IRQHandler>

2000042e <ACE_PPE_Flag26_IRQHandler>:
2000042e:	e7fe      	b.n	2000042e <ACE_PPE_Flag26_IRQHandler>

20000430 <ACE_PPE_Flag27_IRQHandler>:
20000430:	e7fe      	b.n	20000430 <ACE_PPE_Flag27_IRQHandler>

20000432 <ACE_PPE_Flag28_IRQHandler>:
20000432:	e7fe      	b.n	20000432 <ACE_PPE_Flag28_IRQHandler>

20000434 <ACE_PPE_Flag29_IRQHandler>:
20000434:	e7fe      	b.n	20000434 <ACE_PPE_Flag29_IRQHandler>

20000436 <ACE_PPE_Flag30_IRQHandler>:
20000436:	e7fe      	b.n	20000436 <ACE_PPE_Flag30_IRQHandler>

20000438 <ACE_PPE_Flag31_IRQHandler>:
20000438:	e7fe      	b.n	20000438 <ACE_PPE_Flag31_IRQHandler>
2000043a:	0000      	.short	0x0000
2000043c:	20002fe1 	.word	0x20002fe1
20000440:	00000000 	.word	0x00000000
20000444:	20000000 	.word	0x20000000
20000448:	20000000 	.word	0x20000000
2000044c:	200098c8 	.word	0x200098c8
20000450:	200098c8 	.word	0x200098c8
20000454:	200098c8 	.word	0x200098c8
20000458:	20009de8 	.word	0x20009de8
2000045c:	00000000 	.word	0x00000000
20000460:	20009de8 	.word	0x20009de8
20000464:	20009fd0 	.word	0x20009fd0
20000468:	20003231 	.word	0x20003231
2000046c:	200006a1 	.word	0x200006a1

20000470 <__do_global_dtors_aux>:
20000470:	f649 53e8 	movw	r3, #40424	; 0x9de8
20000474:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000478:	781a      	ldrb	r2, [r3, #0]
2000047a:	b90a      	cbnz	r2, 20000480 <__do_global_dtors_aux+0x10>
2000047c:	2001      	movs	r0, #1
2000047e:	7018      	strb	r0, [r3, #0]
20000480:	4770      	bx	lr
20000482:	bf00      	nop

20000484 <frame_dummy>:
20000484:	f649 00c8 	movw	r0, #39112	; 0x98c8
20000488:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000048c:	b508      	push	{r3, lr}
2000048e:	6803      	ldr	r3, [r0, #0]
20000490:	b12b      	cbz	r3, 2000049e <frame_dummy+0x1a>
20000492:	f240 0300 	movw	r3, #0
20000496:	f2c0 0300 	movt	r3, #0
2000049a:	b103      	cbz	r3, 2000049e <frame_dummy+0x1a>
2000049c:	4798      	blx	r3
2000049e:	bd08      	pop	{r3, pc}

200004a0 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
200004a0:	b480      	push	{r7}
200004a2:	b083      	sub	sp, #12
200004a4:	af00      	add	r7, sp, #0
200004a6:	4603      	mov	r3, r0
200004a8:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
200004aa:	f24e 1300 	movw	r3, #57600	; 0xe100
200004ae:	f2ce 0300 	movt	r3, #57344	; 0xe000
200004b2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200004b6:	ea4f 1252 	mov.w	r2, r2, lsr #5
200004ba:	88f9      	ldrh	r1, [r7, #6]
200004bc:	f001 011f 	and.w	r1, r1, #31
200004c0:	f04f 0001 	mov.w	r0, #1
200004c4:	fa00 f101 	lsl.w	r1, r0, r1
200004c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200004cc:	f107 070c 	add.w	r7, r7, #12
200004d0:	46bd      	mov	sp, r7
200004d2:	bc80      	pop	{r7}
200004d4:	4770      	bx	lr
200004d6:	bf00      	nop

200004d8 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
200004d8:	b480      	push	{r7}
200004da:	b083      	sub	sp, #12
200004dc:	af00      	add	r7, sp, #0
200004de:	4603      	mov	r3, r0
200004e0:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
200004e2:	f24e 1300 	movw	r3, #57600	; 0xe100
200004e6:	f2ce 0300 	movt	r3, #57344	; 0xe000
200004ea:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200004ee:	ea4f 1252 	mov.w	r2, r2, lsr #5
200004f2:	88f9      	ldrh	r1, [r7, #6]
200004f4:	f001 011f 	and.w	r1, r1, #31
200004f8:	f04f 0001 	mov.w	r0, #1
200004fc:	fa00 f101 	lsl.w	r1, r0, r1
20000500:	f102 0220 	add.w	r2, r2, #32
20000504:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20000508:	f107 070c 	add.w	r7, r7, #12
2000050c:	46bd      	mov	sp, r7
2000050e:	bc80      	pop	{r7}
20000510:	4770      	bx	lr
20000512:	bf00      	nop

20000514 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20000514:	b480      	push	{r7}
20000516:	b083      	sub	sp, #12
20000518:	af00      	add	r7, sp, #0
2000051a:	4603      	mov	r3, r0
2000051c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
2000051e:	f24e 1300 	movw	r3, #57600	; 0xe100
20000522:	f2ce 0300 	movt	r3, #57344	; 0xe000
20000526:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
2000052a:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000052e:	88f9      	ldrh	r1, [r7, #6]
20000530:	f001 011f 	and.w	r1, r1, #31
20000534:	f04f 0001 	mov.w	r0, #1
20000538:	fa00 f101 	lsl.w	r1, r0, r1
2000053c:	f102 0260 	add.w	r2, r2, #96	; 0x60
20000540:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20000544:	f107 070c 	add.w	r7, r7, #12
20000548:	46bd      	mov	sp, r7
2000054a:	bc80      	pop	{r7}
2000054c:	4770      	bx	lr
2000054e:	bf00      	nop

20000550 <MSS_TIM1_init>:
    one-shot mode. Allowed values for this parameter are:
        - MSS_TIMER_PERIODIC_MODE
        - MSS_TIMER_ONE_SHOT_MODE
 */
static __INLINE void MSS_TIM1_init( mss_timer_mode_t mode )
{
20000550:	b580      	push	{r7, lr}
20000552:	b082      	sub	sp, #8
20000554:	af00      	add	r7, sp, #0
20000556:	4603      	mov	r3, r0
20000558:	71fb      	strb	r3, [r7, #7]
    NVIC_DisableIRQ( Timer1_IRQn );             /* Disable timer 1 irq in the Cortex-M3 NVIC */  
2000055a:	f04f 0014 	mov.w	r0, #20
2000055e:	f7ff ffbb 	bl	200004d8 <NVIC_DisableIRQ>
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
20000562:	f242 0300 	movw	r3, #8192	; 0x2000
20000566:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000056a:	f242 0200 	movw	r2, #8192	; 0x2000
2000056e:	f2ce 0204 	movt	r2, #57348	; 0xe004
20000572:	6b12      	ldr	r2, [r2, #48]	; 0x30
20000574:	f022 0240 	bic.w	r2, r2, #64	; 0x40
20000578:	631a      	str	r2, [r3, #48]	; 0x30
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
2000057a:	f245 0300 	movw	r3, #20480	; 0x5000
2000057e:	f2c4 0300 	movt	r3, #16384	; 0x4000
20000582:	f04f 0200 	mov.w	r2, #0
20000586:	655a      	str	r2, [r3, #84]	; 0x54
    
    TIMER_BITBAND->TIM1ENABLE = 0U;             /* disable timer */
20000588:	f240 0300 	movw	r3, #0
2000058c:	f2c4 230a 	movt	r3, #16906	; 0x420a
20000590:	f04f 0200 	mov.w	r2, #0
20000594:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    TIMER_BITBAND->TIM1INTEN = 0U;              /* disable interrupt */
20000598:	f240 0300 	movw	r3, #0
2000059c:	f2c4 230a 	movt	r3, #16906	; 0x420a
200005a0:	f04f 0200 	mov.w	r2, #0
200005a4:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    TIMER_BITBAND->TIM1MODE = (uint32_t)mode;   /* set mode (continuous/one-shot) */
200005a8:	f240 0300 	movw	r3, #0
200005ac:	f2c4 230a 	movt	r3, #16906	; 0x420a
200005b0:	79fa      	ldrb	r2, [r7, #7]
200005b2:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    
    TIMER->TIM1_RIS = 1U;                       /* clear timer 1 interrupt */
200005b6:	f245 0300 	movw	r3, #20480	; 0x5000
200005ba:	f2c4 0300 	movt	r3, #16384	; 0x4000
200005be:	f04f 0201 	mov.w	r2, #1
200005c2:	611a      	str	r2, [r3, #16]
    NVIC_ClearPendingIRQ( Timer1_IRQn );        /* clear timer 1 interrupt within NVIC */
200005c4:	f04f 0014 	mov.w	r0, #20
200005c8:	f7ff ffa4 	bl	20000514 <NVIC_ClearPendingIRQ>
}
200005cc:	f107 0708 	add.w	r7, r7, #8
200005d0:	46bd      	mov	sp, r7
200005d2:	bd80      	pop	{r7, pc}

200005d4 <MSS_TIM1_start>:
  MSS_TIM1_load_immediate() or MSS_TIM1_load_background() functions. 
  Note: The MSS_TIM1_start() function is also used to resume the down-counter
        if previously stopped using MSS_TIM1_stop() function.
 */
static __INLINE void MSS_TIM1_start( void )
{
200005d4:	b480      	push	{r7}
200005d6:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1ENABLE = 1U;    /* enable timer */
200005d8:	f240 0300 	movw	r3, #0
200005dc:	f2c4 230a 	movt	r3, #16906	; 0x420a
200005e0:	f04f 0201 	mov.w	r2, #1
200005e4:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
200005e8:	46bd      	mov	sp, r7
200005ea:	bc80      	pop	{r7}
200005ec:	4770      	bx	lr
200005ee:	bf00      	nop

200005f0 <MSS_TIM1_load_background>:
    Timer 1 down-counter the next time the down-counter reaches zero. The Timer
    1 down-counter will start decrementing from this value after the current
    count expires.
 */
static __INLINE void MSS_TIM1_load_background( uint32_t load_value )
{
200005f0:	b480      	push	{r7}
200005f2:	b083      	sub	sp, #12
200005f4:	af00      	add	r7, sp, #0
200005f6:	6078      	str	r0, [r7, #4]
    TIMER->TIM1_BGLOADVAL = load_value;
200005f8:	f245 0300 	movw	r3, #20480	; 0x5000
200005fc:	f2c4 0300 	movt	r3, #16384	; 0x4000
20000600:	687a      	ldr	r2, [r7, #4]
20000602:	609a      	str	r2, [r3, #8]
}
20000604:	f107 070c 	add.w	r7, r7, #12
20000608:	46bd      	mov	sp, r7
2000060a:	bc80      	pop	{r7}
2000060c:	4770      	bx	lr
2000060e:	bf00      	nop

20000610 <MSS_TIM1_enable_irq>:
  weak linkage, in the SmartFusion CMSIS-PAL. You must provide your own
  implementation of the Timer1_IRQHandler() function, that will override the
  default implementation, to suit your application.
 */
static __INLINE void MSS_TIM1_enable_irq( void )
{
20000610:	b580      	push	{r7, lr}
20000612:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1INTEN = 1U;
20000614:	f240 0300 	movw	r3, #0
20000618:	f2c4 230a 	movt	r3, #16906	; 0x420a
2000061c:	f04f 0201 	mov.w	r2, #1
20000620:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    NVIC_EnableIRQ( Timer1_IRQn );
20000624:	f04f 0014 	mov.w	r0, #20
20000628:	f7ff ff3a 	bl	200004a0 <NVIC_EnableIRQ>
}
2000062c:	bd80      	pop	{r7, pc}
2000062e:	bf00      	nop

20000630 <MSS_TIM1_clear_irq>:
  implementation of the Timer1_IRQHandler() Timer 1 interrupt service routine
  (ISR) in order to prevent the same interrupt event retriggering a call to the
  ISR.
 */
static __INLINE void MSS_TIM1_clear_irq( void )
{
20000630:	b480      	push	{r7}
20000632:	af00      	add	r7, sp, #0
    TIMER->TIM1_RIS = 1U;
20000634:	f245 0300 	movw	r3, #20480	; 0x5000
20000638:	f2c4 0300 	movt	r3, #16384	; 0x4000
2000063c:	f04f 0201 	mov.w	r2, #1
20000640:	611a      	str	r2, [r3, #16]
    /*
      To ensure all the previous instructions are completed, data barrier 
      instruction is used. The “dsb” data barriers instruction completes,
      only after all the previous instruction are completed. 
     */
    __ASM volatile ("dsb");
20000642:	f3bf 8f4f 	dsb	sy
}
20000646:	46bd      	mov	sp, r7
20000648:	bc80      	pop	{r7}
2000064a:	4770      	bx	lr

2000064c <start_hardware_cont_timer>:
}

/* *
 * setup a continuous hardware timer with interrupt that reads
 * */
void start_hardware_cont_timer( void ){
2000064c:	b580      	push	{r7, lr}
2000064e:	af00      	add	r7, sp, #0
	MSS_TIM1_init(MSS_TIMER_PERIODIC_MODE);
20000650:	f04f 0000 	mov.w	r0, #0
20000654:	f7ff ff7c 	bl	20000550 <MSS_TIM1_init>
	MSS_TIM1_load_background(PIXY_READ_PERIOD);
20000658:	f642 5000 	movw	r0, #11520	; 0x2d00
2000065c:	f2c0 1031 	movt	r0, #305	; 0x131
20000660:	f7ff ffc6 	bl	200005f0 <MSS_TIM1_load_background>
	MSS_TIM1_start();
20000664:	f7ff ffb6 	bl	200005d4 <MSS_TIM1_start>
	MSS_TIM1_enable_irq();
20000668:	f7ff ffd2 	bl	20000610 <MSS_TIM1_enable_irq>
}
2000066c:	bd80      	pop	{r7, pc}
2000066e:	bf00      	nop

20000670 <Timer1_IRQHandler>:

/* *
 * hardware timer down counting at 100MHz
 * hardware timer down counting
 * */
void Timer1_IRQHandler( void ){
20000670:	b580      	push	{r7, lr}
20000672:	b082      	sub	sp, #8
20000674:	af02      	add	r7, sp, #8
	MSS_I2C_read(&g_mss_i2c1, PIXY_I2C_DEFAULT_ADDR, receive_buf.u8, sizeof(receive_buf), MSS_I2C_RELEASE_BUS);
20000676:	f04f 0300 	mov.w	r3, #0
2000067a:	9300      	str	r3, [sp, #0]
2000067c:	f649 7054 	movw	r0, #40788	; 0x9f54
20000680:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000684:	f04f 0154 	mov.w	r1, #84	; 0x54
20000688:	f649 52ec 	movw	r2, #40428	; 0x9dec
2000068c:	f2c2 0200 	movt	r2, #8192	; 0x2000
20000690:	f04f 0364 	mov.w	r3, #100	; 0x64
20000694:	f001 fa9a 	bl	20001bcc <MSS_I2C_read>
	MSS_TIM1_clear_irq();
20000698:	f7ff ffca 	bl	20000630 <MSS_TIM1_clear_irq>
}
2000069c:	46bd      	mov	sp, r7
2000069e:	bd80      	pop	{r7, pc}

200006a0 <main>:


int main(void)
{
200006a0:	b580      	push	{r7, lr}
200006a2:	b08c      	sub	sp, #48	; 0x30
200006a4:	af00      	add	r7, sp, #0
	union pixy_data_union pixy_data[PIXY_OBJECT_COUNT];

	//I2C related variables
	//mss_i2c_status_t i2c_status;

	MSS_I2C_init(&g_mss_i2c1 , PIXY_I2C_DEFAULT_ADDR, MSS_I2C_PCLK_DIV_256 );
200006a6:	f649 7054 	movw	r0, #40788	; 0x9f54
200006aa:	f2c2 0000 	movt	r0, #8192	; 0x2000
200006ae:	f04f 0154 	mov.w	r1, #84	; 0x54
200006b2:	f04f 0200 	mov.w	r2, #0
200006b6:	f001 f959 	bl	2000196c <MSS_I2C_init>
	start_hardware_cont_timer();
200006ba:	f7ff ffc7 	bl	2000064c <start_hardware_cont_timer>

	while(1){
		//MSS_I2C_read(&g_mss_i2c1, PIXY_I2C_DEFAULT_ADDR, receive_buf.u8, sizeof(receive_buf), MSS_I2C_RELEASE_BUS);
		//i2c_status = MSS_I2C_wait_complete(&g_mss_i2c1, MSS_I2C_NO_TIMEOUT);

		switch(MSS_I2C_get_status(&g_mss_i2c1)){
200006be:	f649 7054 	movw	r0, #40788	; 0x9f54
200006c2:	f2c2 0000 	movt	r0, #8192	; 0x2000
200006c6:	f001 fb95 	bl	20001df4 <MSS_I2C_get_status>
200006ca:	4603      	mov	r3, r0
200006cc:	2b00      	cmp	r3, #0
200006ce:	d114      	bne.n	200006fa <main+0x5a>
		case MSS_I2C_SUCCESS:
			printf("%x%x",receive_buf.u16[0], receive_buf.u16[1]);
200006d0:	f649 53ec 	movw	r3, #40428	; 0x9dec
200006d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006d8:	881b      	ldrh	r3, [r3, #0]
200006da:	461a      	mov	r2, r3
200006dc:	f649 53ec 	movw	r3, #40428	; 0x9dec
200006e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006e4:	885b      	ldrh	r3, [r3, #2]
200006e6:	f249 6000 	movw	r0, #38400	; 0x9600
200006ea:	f2c2 0000 	movt	r0, #8192	; 0x2000
200006ee:	4611      	mov	r1, r2
200006f0:	461a      	mov	r2, r3
200006f2:	f002 fe2f 	bl	20003354 <printf>
			//pixy_read_multiple(receive_buf.u8, pixy_data, PIXY_RECIEVE_BUFF_SIZE);
			break;
200006f6:	bf00      	nop
		case MSS_I2C_FAILED:
		case MSS_I2C_TIMED_OUT:
		default:
			printf("i2c transmission issues %x\n\r", MSS_I2C_get_status(&g_mss_i2c1));
		}
	}
200006f8:	e7e1      	b.n	200006be <main+0x1e>

		case MSS_I2C_IN_PROGRESS:
		case MSS_I2C_FAILED:
		case MSS_I2C_TIMED_OUT:
		default:
			printf("i2c transmission issues %x\n\r", MSS_I2C_get_status(&g_mss_i2c1));
200006fa:	f649 7054 	movw	r0, #40788	; 0x9f54
200006fe:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000702:	f001 fb77 	bl	20001df4 <MSS_I2C_get_status>
20000706:	4603      	mov	r3, r0
20000708:	f249 6008 	movw	r0, #38408	; 0x9608
2000070c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000710:	4619      	mov	r1, r3
20000712:	f002 fe1f 	bl	20003354 <printf>
		}
	}
20000716:	e7d2      	b.n	200006be <main+0x1e>

20000718 <_close>:

/*==============================================================================
 * Close a file.
 */
int _close(int file)
{
20000718:	b480      	push	{r7}
2000071a:	b083      	sub	sp, #12
2000071c:	af00      	add	r7, sp, #0
2000071e:	6078      	str	r0, [r7, #4]
    return -1;
20000720:	f04f 33ff 	mov.w	r3, #4294967295
}
20000724:	4618      	mov	r0, r3
20000726:	f107 070c 	add.w	r7, r7, #12
2000072a:	46bd      	mov	sp, r7
2000072c:	bc80      	pop	{r7}
2000072e:	4770      	bx	lr

20000730 <_execve>:

/*==============================================================================
 * Transfer control to a new process.
 */
int _execve(char *name, char **argv, char **env)
{
20000730:	b580      	push	{r7, lr}
20000732:	b084      	sub	sp, #16
20000734:	af00      	add	r7, sp, #0
20000736:	60f8      	str	r0, [r7, #12]
20000738:	60b9      	str	r1, [r7, #8]
2000073a:	607a      	str	r2, [r7, #4]
    errno = ENOMEM;
2000073c:	f002 fd72 	bl	20003224 <__errno>
20000740:	4603      	mov	r3, r0
20000742:	f04f 020c 	mov.w	r2, #12
20000746:	601a      	str	r2, [r3, #0]
    return -1;
20000748:	f04f 33ff 	mov.w	r3, #4294967295
}
2000074c:	4618      	mov	r0, r3
2000074e:	f107 0710 	add.w	r7, r7, #16
20000752:	46bd      	mov	sp, r7
20000754:	bd80      	pop	{r7, pc}
20000756:	bf00      	nop

20000758 <_exit>:
{
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
20000758:	b480      	push	{r7}
2000075a:	b083      	sub	sp, #12
2000075c:	af00      	add	r7, sp, #0
2000075e:	6078      	str	r0, [r7, #4]
20000760:	e7fe      	b.n	20000760 <_exit+0x8>
20000762:	bf00      	nop

20000764 <_fork>:

/*==============================================================================
 * Create a new process.
 */
int _fork(void)
{
20000764:	b580      	push	{r7, lr}
20000766:	af00      	add	r7, sp, #0
    errno = EAGAIN;
20000768:	f002 fd5c 	bl	20003224 <__errno>
2000076c:	4603      	mov	r3, r0
2000076e:	f04f 020b 	mov.w	r2, #11
20000772:	601a      	str	r2, [r3, #0]
    return -1;
20000774:	f04f 33ff 	mov.w	r3, #4294967295
}
20000778:	4618      	mov	r0, r3
2000077a:	bd80      	pop	{r7, pc}

2000077c <_fstat>:

/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
2000077c:	b480      	push	{r7}
2000077e:	b083      	sub	sp, #12
20000780:	af00      	add	r7, sp, #0
20000782:	6078      	str	r0, [r7, #4]
20000784:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
20000786:	683b      	ldr	r3, [r7, #0]
20000788:	f44f 5200 	mov.w	r2, #8192	; 0x2000
2000078c:	605a      	str	r2, [r3, #4]
    return 0;
2000078e:	f04f 0300 	mov.w	r3, #0
}
20000792:	4618      	mov	r0, r3
20000794:	f107 070c 	add.w	r7, r7, #12
20000798:	46bd      	mov	sp, r7
2000079a:	bc80      	pop	{r7}
2000079c:	4770      	bx	lr
2000079e:	bf00      	nop

200007a0 <_getpid>:

/*==============================================================================
 * Process-ID
 */
int _getpid(void)
{
200007a0:	b480      	push	{r7}
200007a2:	af00      	add	r7, sp, #0
    return 1;
200007a4:	f04f 0301 	mov.w	r3, #1
}
200007a8:	4618      	mov	r0, r3
200007aa:	46bd      	mov	sp, r7
200007ac:	bc80      	pop	{r7}
200007ae:	4770      	bx	lr

200007b0 <_isatty>:

/*==============================================================================
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
200007b0:	b480      	push	{r7}
200007b2:	b083      	sub	sp, #12
200007b4:	af00      	add	r7, sp, #0
200007b6:	6078      	str	r0, [r7, #4]
    return 1;
200007b8:	f04f 0301 	mov.w	r3, #1
}
200007bc:	4618      	mov	r0, r3
200007be:	f107 070c 	add.w	r7, r7, #12
200007c2:	46bd      	mov	sp, r7
200007c4:	bc80      	pop	{r7}
200007c6:	4770      	bx	lr

200007c8 <_kill>:

/*==============================================================================
 * Send a signal.
 */
int _kill(int pid, int sig)
{
200007c8:	b580      	push	{r7, lr}
200007ca:	b082      	sub	sp, #8
200007cc:	af00      	add	r7, sp, #0
200007ce:	6078      	str	r0, [r7, #4]
200007d0:	6039      	str	r1, [r7, #0]
    errno = EINVAL;
200007d2:	f002 fd27 	bl	20003224 <__errno>
200007d6:	4603      	mov	r3, r0
200007d8:	f04f 0216 	mov.w	r2, #22
200007dc:	601a      	str	r2, [r3, #0]
    return -1;
200007de:	f04f 33ff 	mov.w	r3, #4294967295
}
200007e2:	4618      	mov	r0, r3
200007e4:	f107 0708 	add.w	r7, r7, #8
200007e8:	46bd      	mov	sp, r7
200007ea:	bd80      	pop	{r7, pc}

200007ec <_link>:

/*==============================================================================
 * Establish a new name for an existing file.
 */
int _link(char *old, char *new)
{
200007ec:	b580      	push	{r7, lr}
200007ee:	b082      	sub	sp, #8
200007f0:	af00      	add	r7, sp, #0
200007f2:	6078      	str	r0, [r7, #4]
200007f4:	6039      	str	r1, [r7, #0]
    errno = EMLINK;
200007f6:	f002 fd15 	bl	20003224 <__errno>
200007fa:	4603      	mov	r3, r0
200007fc:	f04f 021f 	mov.w	r2, #31
20000800:	601a      	str	r2, [r3, #0]
    return -1;
20000802:	f04f 33ff 	mov.w	r3, #4294967295
}
20000806:	4618      	mov	r0, r3
20000808:	f107 0708 	add.w	r7, r7, #8
2000080c:	46bd      	mov	sp, r7
2000080e:	bd80      	pop	{r7, pc}

20000810 <_lseek>:

/*==============================================================================
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
20000810:	b480      	push	{r7}
20000812:	b085      	sub	sp, #20
20000814:	af00      	add	r7, sp, #0
20000816:	60f8      	str	r0, [r7, #12]
20000818:	60b9      	str	r1, [r7, #8]
2000081a:	607a      	str	r2, [r7, #4]
    return 0;
2000081c:	f04f 0300 	mov.w	r3, #0
}
20000820:	4618      	mov	r0, r3
20000822:	f107 0714 	add.w	r7, r7, #20
20000826:	46bd      	mov	sp, r7
20000828:	bc80      	pop	{r7}
2000082a:	4770      	bx	lr

2000082c <_open>:

/*==============================================================================
 * Open a file.
 */
int _open(const char *name, int flags, int mode)
{
2000082c:	b480      	push	{r7}
2000082e:	b085      	sub	sp, #20
20000830:	af00      	add	r7, sp, #0
20000832:	60f8      	str	r0, [r7, #12]
20000834:	60b9      	str	r1, [r7, #8]
20000836:	607a      	str	r2, [r7, #4]
    return -1;
20000838:	f04f 33ff 	mov.w	r3, #4294967295
}
2000083c:	4618      	mov	r0, r3
2000083e:	f107 0714 	add.w	r7, r7, #20
20000842:	46bd      	mov	sp, r7
20000844:	bc80      	pop	{r7}
20000846:	4770      	bx	lr

20000848 <_read>:

/*==============================================================================
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
20000848:	b480      	push	{r7}
2000084a:	b085      	sub	sp, #20
2000084c:	af00      	add	r7, sp, #0
2000084e:	60f8      	str	r0, [r7, #12]
20000850:	60b9      	str	r1, [r7, #8]
20000852:	607a      	str	r2, [r7, #4]
    return 0;
20000854:	f04f 0300 	mov.w	r3, #0
}
20000858:	4618      	mov	r0, r3
2000085a:	f107 0714 	add.w	r7, r7, #20
2000085e:	46bd      	mov	sp, r7
20000860:	bc80      	pop	{r7}
20000862:	4770      	bx	lr

20000864 <_write_r>:
 * all files, including stdout—so if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
20000864:	b580      	push	{r7, lr}
20000866:	b084      	sub	sp, #16
20000868:	af00      	add	r7, sp, #0
2000086a:	60f8      	str	r0, [r7, #12]
2000086c:	60b9      	str	r1, [r7, #8]
2000086e:	607a      	str	r2, [r7, #4]
20000870:	603b      	str	r3, [r7, #0]
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
20000872:	f649 6350 	movw	r3, #40528	; 0x9e50
20000876:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000087a:	681b      	ldr	r3, [r3, #0]
2000087c:	2b00      	cmp	r3, #0
2000087e:	d110      	bne.n	200008a2 <_write_r+0x3e>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
20000880:	f649 60b8 	movw	r0, #40632	; 0x9eb8
20000884:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000888:	f44f 4161 	mov.w	r1, #57600	; 0xe100
2000088c:	f04f 0203 	mov.w	r2, #3
20000890:	f000 f8fa 	bl	20000a88 <MSS_UART_init>
        g_stdio_uart_init_done = 1;
20000894:	f649 6350 	movw	r3, #40528	; 0x9e50
20000898:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000089c:	f04f 0201 	mov.w	r2, #1
200008a0:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
200008a2:	683b      	ldr	r3, [r7, #0]
200008a4:	f649 60b8 	movw	r0, #40632	; 0x9eb8
200008a8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200008ac:	6879      	ldr	r1, [r7, #4]
200008ae:	461a      	mov	r2, r3
200008b0:	f000 f9ec 	bl	20000c8c <MSS_UART_polled_tx>
    
    return len;
200008b4:	683b      	ldr	r3, [r7, #0]
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
200008b6:	4618      	mov	r0, r3
200008b8:	f107 0710 	add.w	r7, r7, #16
200008bc:	46bd      	mov	sp, r7
200008be:	bd80      	pop	{r7, pc}

200008c0 <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
200008c0:	b580      	push	{r7, lr}
200008c2:	b084      	sub	sp, #16
200008c4:	af00      	add	r7, sp, #0
200008c6:	6078      	str	r0, [r7, #4]
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
200008c8:	f649 6358 	movw	r3, #40536	; 0x9e58
200008cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008d0:	681b      	ldr	r3, [r3, #0]
200008d2:	2b00      	cmp	r3, #0
200008d4:	d108      	bne.n	200008e8 <_sbrk+0x28>
    {
      heap_end = &_end;
200008d6:	f649 6358 	movw	r3, #40536	; 0x9e58
200008da:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008de:	f649 72d0 	movw	r2, #40912	; 0x9fd0
200008e2:	f2c2 0200 	movt	r2, #8192	; 0x2000
200008e6:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
200008e8:	f649 6358 	movw	r3, #40536	; 0x9e58
200008ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008f0:	681b      	ldr	r3, [r3, #0]
200008f2:	60bb      	str	r3, [r7, #8]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
200008f4:	f3ef 8308 	mrs	r3, MSP
200008f8:	60fb      	str	r3, [r7, #12]
    if (heap_end + incr > stack_ptr)
200008fa:	f649 6358 	movw	r3, #40536	; 0x9e58
200008fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000902:	681a      	ldr	r2, [r3, #0]
20000904:	687b      	ldr	r3, [r7, #4]
20000906:	441a      	add	r2, r3
20000908:	68fb      	ldr	r3, [r7, #12]
2000090a:	429a      	cmp	r2, r3
2000090c:	d90f      	bls.n	2000092e <_sbrk+0x6e>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
2000090e:	f04f 0000 	mov.w	r0, #0
20000912:	f04f 0101 	mov.w	r1, #1
20000916:	f249 6228 	movw	r2, #38440	; 0x9628
2000091a:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000091e:	f04f 0319 	mov.w	r3, #25
20000922:	f7ff ff9f 	bl	20000864 <_write_r>
      _exit (1);
20000926:	f04f 0001 	mov.w	r0, #1
2000092a:	f7ff ff15 	bl	20000758 <_exit>
    }
  
    heap_end += incr;
2000092e:	f649 6358 	movw	r3, #40536	; 0x9e58
20000932:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000936:	681a      	ldr	r2, [r3, #0]
20000938:	687b      	ldr	r3, [r7, #4]
2000093a:	441a      	add	r2, r3
2000093c:	f649 6358 	movw	r3, #40536	; 0x9e58
20000940:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000944:	601a      	str	r2, [r3, #0]
    return (caddr_t) prev_heap_end;
20000946:	68bb      	ldr	r3, [r7, #8]
}
20000948:	4618      	mov	r0, r3
2000094a:	f107 0710 	add.w	r7, r7, #16
2000094e:	46bd      	mov	sp, r7
20000950:	bd80      	pop	{r7, pc}
20000952:	bf00      	nop

20000954 <_stat>:

/*==============================================================================
 * Status of a file (by name).
 */
int _stat(char *file, struct stat *st)
{
20000954:	b480      	push	{r7}
20000956:	b083      	sub	sp, #12
20000958:	af00      	add	r7, sp, #0
2000095a:	6078      	str	r0, [r7, #4]
2000095c:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
2000095e:	683b      	ldr	r3, [r7, #0]
20000960:	f44f 5200 	mov.w	r2, #8192	; 0x2000
20000964:	605a      	str	r2, [r3, #4]
    return 0;
20000966:	f04f 0300 	mov.w	r3, #0
}
2000096a:	4618      	mov	r0, r3
2000096c:	f107 070c 	add.w	r7, r7, #12
20000970:	46bd      	mov	sp, r7
20000972:	bc80      	pop	{r7}
20000974:	4770      	bx	lr
20000976:	bf00      	nop

20000978 <_times>:

/*==============================================================================
 * Timing information for current process.
 */
int _times(struct tms *buf)
{
20000978:	b480      	push	{r7}
2000097a:	b083      	sub	sp, #12
2000097c:	af00      	add	r7, sp, #0
2000097e:	6078      	str	r0, [r7, #4]
    return -1;
20000980:	f04f 33ff 	mov.w	r3, #4294967295
}
20000984:	4618      	mov	r0, r3
20000986:	f107 070c 	add.w	r7, r7, #12
2000098a:	46bd      	mov	sp, r7
2000098c:	bc80      	pop	{r7}
2000098e:	4770      	bx	lr

20000990 <_unlink>:

/*==============================================================================
 * Remove a file's directory entry.
 */
int _unlink(char *name)
{
20000990:	b580      	push	{r7, lr}
20000992:	b082      	sub	sp, #8
20000994:	af00      	add	r7, sp, #0
20000996:	6078      	str	r0, [r7, #4]
    errno = ENOENT;
20000998:	f002 fc44 	bl	20003224 <__errno>
2000099c:	4603      	mov	r3, r0
2000099e:	f04f 0202 	mov.w	r2, #2
200009a2:	601a      	str	r2, [r3, #0]
    return -1;
200009a4:	f04f 33ff 	mov.w	r3, #4294967295
}
200009a8:	4618      	mov	r0, r3
200009aa:	f107 0708 	add.w	r7, r7, #8
200009ae:	46bd      	mov	sp, r7
200009b0:	bd80      	pop	{r7, pc}
200009b2:	bf00      	nop

200009b4 <_wait>:

/*==============================================================================
 * Wait for a child process.
 */
int _wait(int *status)
{
200009b4:	b580      	push	{r7, lr}
200009b6:	b082      	sub	sp, #8
200009b8:	af00      	add	r7, sp, #0
200009ba:	6078      	str	r0, [r7, #4]
    errno = ECHILD;
200009bc:	f002 fc32 	bl	20003224 <__errno>
200009c0:	4603      	mov	r3, r0
200009c2:	f04f 020a 	mov.w	r2, #10
200009c6:	601a      	str	r2, [r3, #0]
    return -1;
200009c8:	f04f 33ff 	mov.w	r3, #4294967295
}
200009cc:	4618      	mov	r0, r3
200009ce:	f107 0708 	add.w	r7, r7, #8
200009d2:	46bd      	mov	sp, r7
200009d4:	bd80      	pop	{r7, pc}
200009d6:	bf00      	nop

200009d8 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
200009d8:	b480      	push	{r7}
200009da:	b083      	sub	sp, #12
200009dc:	af00      	add	r7, sp, #0
200009de:	4603      	mov	r3, r0
200009e0:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
200009e2:	f24e 1300 	movw	r3, #57600	; 0xe100
200009e6:	f2ce 0300 	movt	r3, #57344	; 0xe000
200009ea:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200009ee:	ea4f 1252 	mov.w	r2, r2, lsr #5
200009f2:	88f9      	ldrh	r1, [r7, #6]
200009f4:	f001 011f 	and.w	r1, r1, #31
200009f8:	f04f 0001 	mov.w	r0, #1
200009fc:	fa00 f101 	lsl.w	r1, r0, r1
20000a00:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20000a04:	f107 070c 	add.w	r7, r7, #12
20000a08:	46bd      	mov	sp, r7
20000a0a:	bc80      	pop	{r7}
20000a0c:	4770      	bx	lr
20000a0e:	bf00      	nop

20000a10 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
20000a10:	b480      	push	{r7}
20000a12:	b083      	sub	sp, #12
20000a14:	af00      	add	r7, sp, #0
20000a16:	4603      	mov	r3, r0
20000a18:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
20000a1a:	f24e 1300 	movw	r3, #57600	; 0xe100
20000a1e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20000a22:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20000a26:	ea4f 1252 	mov.w	r2, r2, lsr #5
20000a2a:	88f9      	ldrh	r1, [r7, #6]
20000a2c:	f001 011f 	and.w	r1, r1, #31
20000a30:	f04f 0001 	mov.w	r0, #1
20000a34:	fa00 f101 	lsl.w	r1, r0, r1
20000a38:	f102 0220 	add.w	r2, r2, #32
20000a3c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20000a40:	f107 070c 	add.w	r7, r7, #12
20000a44:	46bd      	mov	sp, r7
20000a46:	bc80      	pop	{r7}
20000a48:	4770      	bx	lr
20000a4a:	bf00      	nop

20000a4c <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20000a4c:	b480      	push	{r7}
20000a4e:	b083      	sub	sp, #12
20000a50:	af00      	add	r7, sp, #0
20000a52:	4603      	mov	r3, r0
20000a54:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20000a56:	f24e 1300 	movw	r3, #57600	; 0xe100
20000a5a:	f2ce 0300 	movt	r3, #57344	; 0xe000
20000a5e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20000a62:	ea4f 1252 	mov.w	r2, r2, lsr #5
20000a66:	88f9      	ldrh	r1, [r7, #6]
20000a68:	f001 011f 	and.w	r1, r1, #31
20000a6c:	f04f 0001 	mov.w	r0, #1
20000a70:	fa00 f101 	lsl.w	r1, r0, r1
20000a74:	f102 0260 	add.w	r2, r2, #96	; 0x60
20000a78:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20000a7c:	f107 070c 	add.w	r7, r7, #12
20000a80:	46bd      	mov	sp, r7
20000a82:	bc80      	pop	{r7}
20000a84:	4770      	bx	lr
20000a86:	bf00      	nop

20000a88 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
20000a88:	b580      	push	{r7, lr}
20000a8a:	b088      	sub	sp, #32
20000a8c:	af00      	add	r7, sp, #0
20000a8e:	60f8      	str	r0, [r7, #12]
20000a90:	60b9      	str	r1, [r7, #8]
20000a92:	4613      	mov	r3, r2
20000a94:	71fb      	strb	r3, [r7, #7]
    uint16_t baud_value = 1U;
20000a96:	f04f 0301 	mov.w	r3, #1
20000a9a:	82fb      	strh	r3, [r7, #22]
    uint32_t pclk_freq = 0U;
20000a9c:	f04f 0300 	mov.w	r3, #0
20000aa0:	61bb      	str	r3, [r7, #24]
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000aa2:	68fa      	ldr	r2, [r7, #12]
20000aa4:	f649 63b8 	movw	r3, #40632	; 0x9eb8
20000aa8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000aac:	429a      	cmp	r2, r3
20000aae:	d007      	beq.n	20000ac0 <MSS_UART_init+0x38>
20000ab0:	68fa      	ldr	r2, [r7, #12]
20000ab2:	f649 6390 	movw	r3, #40592	; 0x9e90
20000ab6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000aba:	429a      	cmp	r2, r3
20000abc:	d000      	beq.n	20000ac0 <MSS_UART_init+0x38>
20000abe:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
20000ac0:	68bb      	ldr	r3, [r7, #8]
20000ac2:	2b00      	cmp	r3, #0
20000ac4:	d100      	bne.n	20000ac8 <MSS_UART_init+0x40>
20000ac6:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
20000ac8:	f002 fa90 	bl	20002fec <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
20000acc:	68fa      	ldr	r2, [r7, #12]
20000ace:	f649 63b8 	movw	r3, #40632	; 0x9eb8
20000ad2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ad6:	429a      	cmp	r2, r3
20000ad8:	d12e      	bne.n	20000b38 <MSS_UART_init+0xb0>
    {
        this_uart->hw_reg = UART0;
20000ada:	68fb      	ldr	r3, [r7, #12]
20000adc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
20000ae0:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
20000ae2:	68fb      	ldr	r3, [r7, #12]
20000ae4:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
20000ae8:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
20000aea:	68fb      	ldr	r3, [r7, #12]
20000aec:	f04f 020a 	mov.w	r2, #10
20000af0:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
20000af2:	f649 03d4 	movw	r3, #39124	; 0x98d4
20000af6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000afa:	681b      	ldr	r3, [r3, #0]
20000afc:	61bb      	str	r3, [r7, #24]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
20000afe:	f242 0300 	movw	r3, #8192	; 0x2000
20000b02:	f2ce 0304 	movt	r3, #57348	; 0xe004
20000b06:	f242 0200 	movw	r2, #8192	; 0x2000
20000b0a:	f2ce 0204 	movt	r2, #57348	; 0xe004
20000b0e:	6b12      	ldr	r2, [r2, #48]	; 0x30
20000b10:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20000b14:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
20000b16:	f04f 000a 	mov.w	r0, #10
20000b1a:	f7ff ff97 	bl	20000a4c <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
20000b1e:	f242 0300 	movw	r3, #8192	; 0x2000
20000b22:	f2ce 0304 	movt	r3, #57348	; 0xe004
20000b26:	f242 0200 	movw	r2, #8192	; 0x2000
20000b2a:	f2ce 0204 	movt	r2, #57348	; 0xe004
20000b2e:	6b12      	ldr	r2, [r2, #48]	; 0x30
20000b30:	f022 0280 	bic.w	r2, r2, #128	; 0x80
20000b34:	631a      	str	r2, [r3, #48]	; 0x30
20000b36:	e031      	b.n	20000b9c <MSS_UART_init+0x114>
    }
    else
    {
        this_uart->hw_reg = UART1;
20000b38:	68fa      	ldr	r2, [r7, #12]
20000b3a:	f240 0300 	movw	r3, #0
20000b3e:	f2c4 0301 	movt	r3, #16385	; 0x4001
20000b42:	6013      	str	r3, [r2, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
20000b44:	68fa      	ldr	r2, [r7, #12]
20000b46:	f240 0300 	movw	r3, #0
20000b4a:	f2c4 2320 	movt	r3, #16928	; 0x4220
20000b4e:	6053      	str	r3, [r2, #4]
        this_uart->irqn = UART1_IRQn;
20000b50:	68fb      	ldr	r3, [r7, #12]
20000b52:	f04f 020b 	mov.w	r2, #11
20000b56:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK1;
20000b58:	f649 03d8 	movw	r3, #39128	; 0x98d8
20000b5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b60:	681b      	ldr	r3, [r3, #0]
20000b62:	61bb      	str	r3, [r7, #24]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
20000b64:	f242 0300 	movw	r3, #8192	; 0x2000
20000b68:	f2ce 0304 	movt	r3, #57348	; 0xe004
20000b6c:	f242 0200 	movw	r2, #8192	; 0x2000
20000b70:	f2ce 0204 	movt	r2, #57348	; 0xe004
20000b74:	6b12      	ldr	r2, [r2, #48]	; 0x30
20000b76:	f442 7280 	orr.w	r2, r2, #256	; 0x100
20000b7a:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
20000b7c:	f04f 000b 	mov.w	r0, #11
20000b80:	f7ff ff64 	bl	20000a4c <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
20000b84:	f242 0300 	movw	r3, #8192	; 0x2000
20000b88:	f2ce 0304 	movt	r3, #57348	; 0xe004
20000b8c:	f242 0200 	movw	r2, #8192	; 0x2000
20000b90:	f2ce 0204 	movt	r2, #57348	; 0xe004
20000b94:	6b12      	ldr	r2, [r2, #48]	; 0x30
20000b96:	f422 7280 	bic.w	r2, r2, #256	; 0x100
20000b9a:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
20000b9c:	68fb      	ldr	r3, [r7, #12]
20000b9e:	681b      	ldr	r3, [r3, #0]
20000ba0:	f04f 0200 	mov.w	r2, #0
20000ba4:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
20000ba6:	68bb      	ldr	r3, [r7, #8]
20000ba8:	2b00      	cmp	r3, #0
20000baa:	d021      	beq.n	20000bf0 <MSS_UART_init+0x168>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
20000bac:	69ba      	ldr	r2, [r7, #24]
20000bae:	68bb      	ldr	r3, [r7, #8]
20000bb0:	fbb2 f3f3 	udiv	r3, r2, r3
20000bb4:	61fb      	str	r3, [r7, #28]
        if( baud_value_l & 0x00000008U )
20000bb6:	69fb      	ldr	r3, [r7, #28]
20000bb8:	f003 0308 	and.w	r3, r3, #8
20000bbc:	2b00      	cmp	r3, #0
20000bbe:	d006      	beq.n	20000bce <MSS_UART_init+0x146>
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
20000bc0:	69fb      	ldr	r3, [r7, #28]
20000bc2:	ea4f 1313 	mov.w	r3, r3, lsr #4
20000bc6:	f103 0301 	add.w	r3, r3, #1
20000bca:	61fb      	str	r3, [r7, #28]
20000bcc:	e003      	b.n	20000bd6 <MSS_UART_init+0x14e>
        }
        else
        {
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
20000bce:	69fb      	ldr	r3, [r7, #28]
20000bd0:	ea4f 1313 	mov.w	r3, r3, lsr #4
20000bd4:	61fb      	str	r3, [r7, #28]
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
20000bd6:	69fa      	ldr	r2, [r7, #28]
20000bd8:	f64f 73ff 	movw	r3, #65535	; 0xffff
20000bdc:	429a      	cmp	r2, r3
20000bde:	d900      	bls.n	20000be2 <MSS_UART_init+0x15a>
20000be0:	be00      	bkpt	0x0000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
20000be2:	69fa      	ldr	r2, [r7, #28]
20000be4:	f64f 73ff 	movw	r3, #65535	; 0xffff
20000be8:	429a      	cmp	r2, r3
20000bea:	d801      	bhi.n	20000bf0 <MSS_UART_init+0x168>
        {
            baud_value = (uint16_t)baud_value_l;
20000bec:	69fb      	ldr	r3, [r7, #28]
20000bee:	82fb      	strh	r3, [r7, #22]
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
20000bf0:	68fb      	ldr	r3, [r7, #12]
20000bf2:	685b      	ldr	r3, [r3, #4]
20000bf4:	f04f 0201 	mov.w	r2, #1
20000bf8:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
20000bfc:	68fb      	ldr	r3, [r7, #12]
20000bfe:	681b      	ldr	r3, [r3, #0]
20000c00:	8afa      	ldrh	r2, [r7, #22]
20000c02:	ea4f 2212 	mov.w	r2, r2, lsr #8
20000c06:	b292      	uxth	r2, r2
20000c08:	b2d2      	uxtb	r2, r2
20000c0a:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
20000c0c:	68fb      	ldr	r3, [r7, #12]
20000c0e:	681b      	ldr	r3, [r3, #0]
20000c10:	8afa      	ldrh	r2, [r7, #22]
20000c12:	b2d2      	uxtb	r2, r2
20000c14:	701a      	strb	r2, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
20000c16:	68fb      	ldr	r3, [r7, #12]
20000c18:	685b      	ldr	r3, [r3, #4]
20000c1a:	f04f 0200 	mov.w	r2, #0
20000c1e:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
20000c22:	68fb      	ldr	r3, [r7, #12]
20000c24:	681b      	ldr	r3, [r3, #0]
20000c26:	79fa      	ldrb	r2, [r7, #7]
20000c28:	731a      	strb	r2, [r3, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
20000c2a:	68fb      	ldr	r3, [r7, #12]
20000c2c:	681b      	ldr	r3, [r3, #0]
20000c2e:	f04f 020e 	mov.w	r2, #14
20000c32:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
20000c34:	68fb      	ldr	r3, [r7, #12]
20000c36:	685b      	ldr	r3, [r3, #4]
20000c38:	f04f 0200 	mov.w	r2, #0
20000c3c:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
20000c40:	68fb      	ldr	r3, [r7, #12]
20000c42:	f04f 0200 	mov.w	r2, #0
20000c46:	611a      	str	r2, [r3, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
20000c48:	68fb      	ldr	r3, [r7, #12]
20000c4a:	f04f 0200 	mov.w	r2, #0
20000c4e:	60da      	str	r2, [r3, #12]
    this_uart->tx_idx = 0U;
20000c50:	68fb      	ldr	r3, [r7, #12]
20000c52:	f04f 0200 	mov.w	r2, #0
20000c56:	615a      	str	r2, [r3, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
20000c58:	68fb      	ldr	r3, [r7, #12]
20000c5a:	f04f 0200 	mov.w	r2, #0
20000c5e:	61da      	str	r2, [r3, #28]
    this_uart->tx_handler       = default_tx_handler;
20000c60:	68fa      	ldr	r2, [r7, #12]
20000c62:	f241 237d 	movw	r3, #4733	; 0x127d
20000c66:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c6a:	6213      	str	r3, [r2, #32]
    this_uart->linests_handler  = NULL_HANDLER;
20000c6c:	68fb      	ldr	r3, [r7, #12]
20000c6e:	f04f 0200 	mov.w	r2, #0
20000c72:	619a      	str	r2, [r3, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
20000c74:	68fb      	ldr	r3, [r7, #12]
20000c76:	f04f 0200 	mov.w	r2, #0
20000c7a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
20000c7c:	68fb      	ldr	r3, [r7, #12]
20000c7e:	f04f 0200 	mov.w	r2, #0
20000c82:	729a      	strb	r2, [r3, #10]
}
20000c84:	f107 0720 	add.w	r7, r7, #32
20000c88:	46bd      	mov	sp, r7
20000c8a:	bd80      	pop	{r7, pc}

20000c8c <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
20000c8c:	b480      	push	{r7}
20000c8e:	b089      	sub	sp, #36	; 0x24
20000c90:	af00      	add	r7, sp, #0
20000c92:	60f8      	str	r0, [r7, #12]
20000c94:	60b9      	str	r1, [r7, #8]
20000c96:	607a      	str	r2, [r7, #4]
    uint32_t char_idx = 0U;
20000c98:	f04f 0300 	mov.w	r3, #0
20000c9c:	613b      	str	r3, [r7, #16]
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000c9e:	68fa      	ldr	r2, [r7, #12]
20000ca0:	f649 63b8 	movw	r3, #40632	; 0x9eb8
20000ca4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ca8:	429a      	cmp	r2, r3
20000caa:	d007      	beq.n	20000cbc <MSS_UART_polled_tx+0x30>
20000cac:	68fa      	ldr	r2, [r7, #12]
20000cae:	f649 6390 	movw	r3, #40592	; 0x9e90
20000cb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000cb6:	429a      	cmp	r2, r3
20000cb8:	d000      	beq.n	20000cbc <MSS_UART_polled_tx+0x30>
20000cba:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
20000cbc:	68bb      	ldr	r3, [r7, #8]
20000cbe:	2b00      	cmp	r3, #0
20000cc0:	d100      	bne.n	20000cc4 <MSS_UART_polled_tx+0x38>
20000cc2:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
20000cc4:	687b      	ldr	r3, [r7, #4]
20000cc6:	2b00      	cmp	r3, #0
20000cc8:	d100      	bne.n	20000ccc <MSS_UART_polled_tx+0x40>
20000cca:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20000ccc:	68fa      	ldr	r2, [r7, #12]
20000cce:	f649 63b8 	movw	r3, #40632	; 0x9eb8
20000cd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000cd6:	429a      	cmp	r2, r3
20000cd8:	d006      	beq.n	20000ce8 <MSS_UART_polled_tx+0x5c>
20000cda:	68fa      	ldr	r2, [r7, #12]
20000cdc:	f649 6390 	movw	r3, #40592	; 0x9e90
20000ce0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ce4:	429a      	cmp	r2, r3
20000ce6:	d13d      	bne.n	20000d64 <MSS_UART_polled_tx+0xd8>
20000ce8:	68bb      	ldr	r3, [r7, #8]
20000cea:	2b00      	cmp	r3, #0
20000cec:	d03a      	beq.n	20000d64 <MSS_UART_polled_tx+0xd8>
20000cee:	687b      	ldr	r3, [r7, #4]
20000cf0:	2b00      	cmp	r3, #0
20000cf2:	d037      	beq.n	20000d64 <MSS_UART_polled_tx+0xd8>
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
20000cf4:	68fb      	ldr	r3, [r7, #12]
20000cf6:	681b      	ldr	r3, [r3, #0]
20000cf8:	7d1b      	ldrb	r3, [r3, #20]
20000cfa:	76fb      	strb	r3, [r7, #27]
            this_uart->status |= status;
20000cfc:	68fb      	ldr	r3, [r7, #12]
20000cfe:	7a9a      	ldrb	r2, [r3, #10]
20000d00:	7efb      	ldrb	r3, [r7, #27]
20000d02:	ea42 0303 	orr.w	r3, r2, r3
20000d06:	b2da      	uxtb	r2, r3
20000d08:	68fb      	ldr	r3, [r7, #12]
20000d0a:	729a      	strb	r2, [r3, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
20000d0c:	7efb      	ldrb	r3, [r7, #27]
20000d0e:	f003 0320 	and.w	r3, r3, #32
20000d12:	2b00      	cmp	r3, #0
20000d14:	d023      	beq.n	20000d5e <MSS_UART_polled_tx+0xd2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;
20000d16:	f04f 0310 	mov.w	r3, #16
20000d1a:	61fb      	str	r3, [r7, #28]

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
20000d1c:	687b      	ldr	r3, [r7, #4]
20000d1e:	2b0f      	cmp	r3, #15
20000d20:	d801      	bhi.n	20000d26 <MSS_UART_polled_tx+0x9a>
                {
                    fill_size = tx_size;
20000d22:	687b      	ldr	r3, [r7, #4]
20000d24:	61fb      	str	r3, [r7, #28]
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20000d26:	f04f 0300 	mov.w	r3, #0
20000d2a:	617b      	str	r3, [r7, #20]
20000d2c:	e00e      	b.n	20000d4c <MSS_UART_polled_tx+0xc0>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
20000d2e:	68fb      	ldr	r3, [r7, #12]
20000d30:	681b      	ldr	r3, [r3, #0]
20000d32:	68b9      	ldr	r1, [r7, #8]
20000d34:	693a      	ldr	r2, [r7, #16]
20000d36:	440a      	add	r2, r1
20000d38:	7812      	ldrb	r2, [r2, #0]
20000d3a:	701a      	strb	r2, [r3, #0]
20000d3c:	693b      	ldr	r3, [r7, #16]
20000d3e:	f103 0301 	add.w	r3, r3, #1
20000d42:	613b      	str	r3, [r7, #16]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20000d44:	697b      	ldr	r3, [r7, #20]
20000d46:	f103 0301 	add.w	r3, r3, #1
20000d4a:	617b      	str	r3, [r7, #20]
20000d4c:	697a      	ldr	r2, [r7, #20]
20000d4e:	69fb      	ldr	r3, [r7, #28]
20000d50:	429a      	cmp	r2, r3
20000d52:	d3ec      	bcc.n	20000d2e <MSS_UART_polled_tx+0xa2>
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
20000d54:	687a      	ldr	r2, [r7, #4]
20000d56:	697b      	ldr	r3, [r7, #20]
20000d58:	ebc3 0302 	rsb	r3, r3, r2
20000d5c:	607b      	str	r3, [r7, #4]
            }
        }while( tx_size );
20000d5e:	687b      	ldr	r3, [r7, #4]
20000d60:	2b00      	cmp	r3, #0
20000d62:	d1c7      	bne.n	20000cf4 <MSS_UART_polled_tx+0x68>
    }
}
20000d64:	f107 0724 	add.w	r7, r7, #36	; 0x24
20000d68:	46bd      	mov	sp, r7
20000d6a:	bc80      	pop	{r7}
20000d6c:	4770      	bx	lr
20000d6e:	bf00      	nop

20000d70 <MSS_UART_polled_tx_string>:
MSS_UART_polled_tx_string
(
    mss_uart_instance_t * this_uart,
    const uint8_t * p_sz_string
)
{
20000d70:	b480      	push	{r7}
20000d72:	b087      	sub	sp, #28
20000d74:	af00      	add	r7, sp, #0
20000d76:	6078      	str	r0, [r7, #4]
20000d78:	6039      	str	r1, [r7, #0]
    uint32_t char_idx = 0U;
20000d7a:	f04f 0300 	mov.w	r3, #0
20000d7e:	60bb      	str	r3, [r7, #8]
    uint32_t fill_size;
    uint_fast8_t data_byte;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000d80:	687a      	ldr	r2, [r7, #4]
20000d82:	f649 63b8 	movw	r3, #40632	; 0x9eb8
20000d86:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d8a:	429a      	cmp	r2, r3
20000d8c:	d007      	beq.n	20000d9e <MSS_UART_polled_tx_string+0x2e>
20000d8e:	687a      	ldr	r2, [r7, #4]
20000d90:	f649 6390 	movw	r3, #40592	; 0x9e90
20000d94:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d98:	429a      	cmp	r2, r3
20000d9a:	d000      	beq.n	20000d9e <MSS_UART_polled_tx_string+0x2e>
20000d9c:	be00      	bkpt	0x0000
    ASSERT( p_sz_string != ( (uint8_t *)0 ) );
20000d9e:	683b      	ldr	r3, [r7, #0]
20000da0:	2b00      	cmp	r3, #0
20000da2:	d100      	bne.n	20000da6 <MSS_UART_polled_tx_string+0x36>
20000da4:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20000da6:	687a      	ldr	r2, [r7, #4]
20000da8:	f649 63b8 	movw	r3, #40632	; 0x9eb8
20000dac:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000db0:	429a      	cmp	r2, r3
20000db2:	d006      	beq.n	20000dc2 <MSS_UART_polled_tx_string+0x52>
20000db4:	687a      	ldr	r2, [r7, #4]
20000db6:	f649 6390 	movw	r3, #40592	; 0x9e90
20000dba:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000dbe:	429a      	cmp	r2, r3
20000dc0:	d138      	bne.n	20000e34 <MSS_UART_polled_tx_string+0xc4>
20000dc2:	683b      	ldr	r3, [r7, #0]
20000dc4:	2b00      	cmp	r3, #0
20000dc6:	d035      	beq.n	20000e34 <MSS_UART_polled_tx_string+0xc4>
          ( p_sz_string != ( (uint8_t *)0 ) ) )
    {
        /* Get the first data byte from the input buffer */
        data_byte = (uint_fast8_t)p_sz_string[char_idx];
20000dc8:	683a      	ldr	r2, [r7, #0]
20000dca:	68bb      	ldr	r3, [r7, #8]
20000dcc:	4413      	add	r3, r2
20000dce:	781b      	ldrb	r3, [r3, #0]
20000dd0:	613b      	str	r3, [r7, #16]

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
20000dd2:	e02c      	b.n	20000e2e <MSS_UART_polled_tx_string+0xbe>
        {
            /* Wait until TX FIFO is empty. */
            do {
                status = this_uart->hw_reg->LSR;
20000dd4:	687b      	ldr	r3, [r7, #4]
20000dd6:	681b      	ldr	r3, [r3, #0]
20000dd8:	7d1b      	ldrb	r3, [r3, #20]
20000dda:	75fb      	strb	r3, [r7, #23]
                this_uart->status |= status;
20000ddc:	687b      	ldr	r3, [r7, #4]
20000dde:	7a9a      	ldrb	r2, [r3, #10]
20000de0:	7dfb      	ldrb	r3, [r7, #23]
20000de2:	ea42 0303 	orr.w	r3, r2, r3
20000de6:	b2da      	uxtb	r2, r3
20000de8:	687b      	ldr	r3, [r7, #4]
20000dea:	729a      	strb	r2, [r3, #10]
            } while ( !( status & MSS_UART_THRE ) );
20000dec:	7dfb      	ldrb	r3, [r7, #23]
20000dee:	f003 0320 	and.w	r3, r3, #32
20000df2:	2b00      	cmp	r3, #0
20000df4:	d0ee      	beq.n	20000dd4 <MSS_UART_polled_tx_string+0x64>

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
20000df6:	f04f 0300 	mov.w	r3, #0
20000dfa:	60fb      	str	r3, [r7, #12]
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
20000dfc:	e011      	b.n	20000e22 <MSS_UART_polled_tx_string+0xb2>
            {
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
20000dfe:	687b      	ldr	r3, [r7, #4]
20000e00:	681b      	ldr	r3, [r3, #0]
20000e02:	693a      	ldr	r2, [r7, #16]
20000e04:	b2d2      	uxtb	r2, r2
20000e06:	701a      	strb	r2, [r3, #0]
                ++fill_size;
20000e08:	68fb      	ldr	r3, [r7, #12]
20000e0a:	f103 0301 	add.w	r3, r3, #1
20000e0e:	60fb      	str	r3, [r7, #12]
                char_idx++;
20000e10:	68bb      	ldr	r3, [r7, #8]
20000e12:	f103 0301 	add.w	r3, r3, #1
20000e16:	60bb      	str	r3, [r7, #8]
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
20000e18:	683a      	ldr	r2, [r7, #0]
20000e1a:	68bb      	ldr	r3, [r7, #8]
20000e1c:	4413      	add	r3, r2
20000e1e:	781b      	ldrb	r3, [r3, #0]
20000e20:	613b      	str	r3, [r7, #16]

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
20000e22:	693b      	ldr	r3, [r7, #16]
20000e24:	2b00      	cmp	r3, #0
20000e26:	d002      	beq.n	20000e2e <MSS_UART_polled_tx_string+0xbe>
20000e28:	68fb      	ldr	r3, [r7, #12]
20000e2a:	2b0f      	cmp	r3, #15
20000e2c:	d9e7      	bls.n	20000dfe <MSS_UART_polled_tx_string+0x8e>

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
20000e2e:	693b      	ldr	r3, [r7, #16]
20000e30:	2b00      	cmp	r3, #0
20000e32:	d1cf      	bne.n	20000dd4 <MSS_UART_polled_tx_string+0x64>
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
            }
        }
    }
}
20000e34:	f107 071c 	add.w	r7, r7, #28
20000e38:	46bd      	mov	sp, r7
20000e3a:	bc80      	pop	{r7}
20000e3c:	4770      	bx	lr
20000e3e:	bf00      	nop

20000e40 <MSS_UART_irq_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
20000e40:	b580      	push	{r7, lr}
20000e42:	b084      	sub	sp, #16
20000e44:	af00      	add	r7, sp, #0
20000e46:	60f8      	str	r0, [r7, #12]
20000e48:	60b9      	str	r1, [r7, #8]
20000e4a:	607a      	str	r2, [r7, #4]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000e4c:	68fa      	ldr	r2, [r7, #12]
20000e4e:	f649 63b8 	movw	r3, #40632	; 0x9eb8
20000e52:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e56:	429a      	cmp	r2, r3
20000e58:	d007      	beq.n	20000e6a <MSS_UART_irq_tx+0x2a>
20000e5a:	68fa      	ldr	r2, [r7, #12]
20000e5c:	f649 6390 	movw	r3, #40592	; 0x9e90
20000e60:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e64:	429a      	cmp	r2, r3
20000e66:	d000      	beq.n	20000e6a <MSS_UART_irq_tx+0x2a>
20000e68:	be00      	bkpt	0x0000
    ASSERT( pbuff != ((uint8_t *)0) );
20000e6a:	68bb      	ldr	r3, [r7, #8]
20000e6c:	2b00      	cmp	r3, #0
20000e6e:	d100      	bne.n	20000e72 <MSS_UART_irq_tx+0x32>
20000e70:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
20000e72:	687b      	ldr	r3, [r7, #4]
20000e74:	2b00      	cmp	r3, #0
20000e76:	d100      	bne.n	20000e7a <MSS_UART_irq_tx+0x3a>
20000e78:	be00      	bkpt	0x0000

    if ( ( tx_size > 0U ) && ( pbuff != ((uint8_t *)0) ) &&
20000e7a:	687b      	ldr	r3, [r7, #4]
20000e7c:	2b00      	cmp	r3, #0
20000e7e:	d032      	beq.n	20000ee6 <MSS_UART_irq_tx+0xa6>
20000e80:	68bb      	ldr	r3, [r7, #8]
20000e82:	2b00      	cmp	r3, #0
20000e84:	d02f      	beq.n	20000ee6 <MSS_UART_irq_tx+0xa6>
       ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) )
20000e86:	68fa      	ldr	r2, [r7, #12]
20000e88:	f649 63b8 	movw	r3, #40632	; 0x9eb8
20000e8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e90:	429a      	cmp	r2, r3
20000e92:	d006      	beq.n	20000ea2 <MSS_UART_irq_tx+0x62>
20000e94:	68fa      	ldr	r2, [r7, #12]
20000e96:	f649 6390 	movw	r3, #40592	; 0x9e90
20000e9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e9e:	429a      	cmp	r2, r3
20000ea0:	d121      	bne.n	20000ee6 <MSS_UART_irq_tx+0xa6>
    {
        /*Initialise the transmit info for the UART instance with the arguments.*/
        this_uart->tx_buffer = pbuff;
20000ea2:	68fb      	ldr	r3, [r7, #12]
20000ea4:	68ba      	ldr	r2, [r7, #8]
20000ea6:	60da      	str	r2, [r3, #12]
        this_uart->tx_buff_size = tx_size;
20000ea8:	68fb      	ldr	r3, [r7, #12]
20000eaa:	687a      	ldr	r2, [r7, #4]
20000eac:	611a      	str	r2, [r3, #16]
        this_uart->tx_idx = (uint16_t)0;
20000eae:	68fb      	ldr	r3, [r7, #12]
20000eb0:	f04f 0200 	mov.w	r2, #0
20000eb4:	615a      	str	r2, [r3, #20]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
20000eb6:	68fb      	ldr	r3, [r7, #12]
20000eb8:	891b      	ldrh	r3, [r3, #8]
20000eba:	b21b      	sxth	r3, r3
20000ebc:	4618      	mov	r0, r3
20000ebe:	f7ff fdc5 	bl	20000a4c <NVIC_ClearPendingIRQ>

        /* assign default handler for data transfer */
        this_uart->tx_handler = default_tx_handler;
20000ec2:	68fa      	ldr	r2, [r7, #12]
20000ec4:	f241 237d 	movw	r3, #4733	; 0x127d
20000ec8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ecc:	6213      	str	r3, [r2, #32]

        /* enables TX interrupt */
        this_uart->hw_reg_bit->IER_ETBEI = (uint32_t)1;
20000ece:	68fb      	ldr	r3, [r7, #12]
20000ed0:	685b      	ldr	r3, [r3, #4]
20000ed2:	f04f 0201 	mov.w	r2, #1
20000ed6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
20000eda:	68fb      	ldr	r3, [r7, #12]
20000edc:	891b      	ldrh	r3, [r3, #8]
20000ede:	b21b      	sxth	r3, r3
20000ee0:	4618      	mov	r0, r3
20000ee2:	f7ff fd79 	bl	200009d8 <NVIC_EnableIRQ>
    }
}
20000ee6:	f107 0710 	add.w	r7, r7, #16
20000eea:	46bd      	mov	sp, r7
20000eec:	bd80      	pop	{r7, pc}
20000eee:	bf00      	nop

20000ef0 <MSS_UART_tx_complete>:
int8_t
MSS_UART_tx_complete
(
    mss_uart_instance_t * this_uart
)
{
20000ef0:	b480      	push	{r7}
20000ef2:	b085      	sub	sp, #20
20000ef4:	af00      	add	r7, sp, #0
20000ef6:	6078      	str	r0, [r7, #4]
    int8_t ret_value = 0;
20000ef8:	f04f 0300 	mov.w	r3, #0
20000efc:	73bb      	strb	r3, [r7, #14]
    uint8_t status = 0U;
20000efe:	f04f 0300 	mov.w	r3, #0
20000f02:	73fb      	strb	r3, [r7, #15]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000f04:	687a      	ldr	r2, [r7, #4]
20000f06:	f649 63b8 	movw	r3, #40632	; 0x9eb8
20000f0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f0e:	429a      	cmp	r2, r3
20000f10:	d007      	beq.n	20000f22 <MSS_UART_tx_complete+0x32>
20000f12:	687a      	ldr	r2, [r7, #4]
20000f14:	f649 6390 	movw	r3, #40592	; 0x9e90
20000f18:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f1c:	429a      	cmp	r2, r3
20000f1e:	d000      	beq.n	20000f22 <MSS_UART_tx_complete+0x32>
20000f20:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
20000f22:	687a      	ldr	r2, [r7, #4]
20000f24:	f649 63b8 	movw	r3, #40632	; 0x9eb8
20000f28:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f2c:	429a      	cmp	r2, r3
20000f2e:	d006      	beq.n	20000f3e <MSS_UART_tx_complete+0x4e>
20000f30:	687a      	ldr	r2, [r7, #4]
20000f32:	f649 6390 	movw	r3, #40592	; 0x9e90
20000f36:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f3a:	429a      	cmp	r2, r3
20000f3c:	d117      	bne.n	20000f6e <MSS_UART_tx_complete+0x7e>
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
20000f3e:	687b      	ldr	r3, [r7, #4]
20000f40:	681b      	ldr	r3, [r3, #0]
20000f42:	7d1b      	ldrb	r3, [r3, #20]
20000f44:	73fb      	strb	r3, [r7, #15]
        this_uart->status |= status;
20000f46:	687b      	ldr	r3, [r7, #4]
20000f48:	7a9a      	ldrb	r2, [r3, #10]
20000f4a:	7bfb      	ldrb	r3, [r7, #15]
20000f4c:	ea42 0303 	orr.w	r3, r2, r3
20000f50:	b2da      	uxtb	r2, r3
20000f52:	687b      	ldr	r3, [r7, #4]
20000f54:	729a      	strb	r2, [r3, #10]

        if ( ( TX_COMPLETE == this_uart->tx_buff_size ) &&
20000f56:	687b      	ldr	r3, [r7, #4]
20000f58:	691b      	ldr	r3, [r3, #16]
20000f5a:	2b00      	cmp	r3, #0
20000f5c:	d107      	bne.n	20000f6e <MSS_UART_tx_complete+0x7e>
             ( status & MSS_UART_TEMT ) )
20000f5e:	7bfb      	ldrb	r3, [r7, #15]
20000f60:	f003 0340 	and.w	r3, r3, #64	; 0x40
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        if ( ( TX_COMPLETE == this_uart->tx_buff_size ) &&
20000f64:	2b00      	cmp	r3, #0
20000f66:	d002      	beq.n	20000f6e <MSS_UART_tx_complete+0x7e>
             ( status & MSS_UART_TEMT ) )
        {
            ret_value = (int8_t)1;
20000f68:	f04f 0301 	mov.w	r3, #1
20000f6c:	73bb      	strb	r3, [r7, #14]
        }
    }
    return ret_value;
20000f6e:	7bbb      	ldrb	r3, [r7, #14]
20000f70:	b25b      	sxtb	r3, r3
}
20000f72:	4618      	mov	r0, r3
20000f74:	f107 0714 	add.w	r7, r7, #20
20000f78:	46bd      	mov	sp, r7
20000f7a:	bc80      	pop	{r7}
20000f7c:	4770      	bx	lr
20000f7e:	bf00      	nop

20000f80 <MSS_UART_get_rx>:
(
    mss_uart_instance_t * this_uart,
    uint8_t * rx_buff,
    size_t buff_size
)
{
20000f80:	b480      	push	{r7}
20000f82:	b087      	sub	sp, #28
20000f84:	af00      	add	r7, sp, #0
20000f86:	60f8      	str	r0, [r7, #12]
20000f88:	60b9      	str	r1, [r7, #8]
20000f8a:	607a      	str	r2, [r7, #4]
    size_t rx_size = 0U;
20000f8c:	f04f 0300 	mov.w	r3, #0
20000f90:	613b      	str	r3, [r7, #16]
    uint8_t status = 0U;
20000f92:	f04f 0300 	mov.w	r3, #0
20000f96:	75fb      	strb	r3, [r7, #23]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000f98:	68fa      	ldr	r2, [r7, #12]
20000f9a:	f649 63b8 	movw	r3, #40632	; 0x9eb8
20000f9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fa2:	429a      	cmp	r2, r3
20000fa4:	d007      	beq.n	20000fb6 <MSS_UART_get_rx+0x36>
20000fa6:	68fa      	ldr	r2, [r7, #12]
20000fa8:	f649 6390 	movw	r3, #40592	; 0x9e90
20000fac:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fb0:	429a      	cmp	r2, r3
20000fb2:	d000      	beq.n	20000fb6 <MSS_UART_get_rx+0x36>
20000fb4:	be00      	bkpt	0x0000
    ASSERT( rx_buff != ((uint8_t *)0) );
20000fb6:	68bb      	ldr	r3, [r7, #8]
20000fb8:	2b00      	cmp	r3, #0
20000fba:	d100      	bne.n	20000fbe <MSS_UART_get_rx+0x3e>
20000fbc:	be00      	bkpt	0x0000
    ASSERT( buff_size > 0U );
20000fbe:	687b      	ldr	r3, [r7, #4]
20000fc0:	2b00      	cmp	r3, #0
20000fc2:	d100      	bne.n	20000fc6 <MSS_UART_get_rx+0x46>
20000fc4:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20000fc6:	68fa      	ldr	r2, [r7, #12]
20000fc8:	f649 63b8 	movw	r3, #40632	; 0x9eb8
20000fcc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fd0:	429a      	cmp	r2, r3
20000fd2:	d006      	beq.n	20000fe2 <MSS_UART_get_rx+0x62>
20000fd4:	68fa      	ldr	r2, [r7, #12]
20000fd6:	f649 6390 	movw	r3, #40592	; 0x9e90
20000fda:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fde:	429a      	cmp	r2, r3
20000fe0:	d134      	bne.n	2000104c <MSS_UART_get_rx+0xcc>
20000fe2:	68bb      	ldr	r3, [r7, #8]
20000fe4:	2b00      	cmp	r3, #0
20000fe6:	d031      	beq.n	2000104c <MSS_UART_get_rx+0xcc>
20000fe8:	687b      	ldr	r3, [r7, #4]
20000fea:	2b00      	cmp	r3, #0
20000fec:	d02e      	beq.n	2000104c <MSS_UART_get_rx+0xcc>
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
20000fee:	68fb      	ldr	r3, [r7, #12]
20000ff0:	681b      	ldr	r3, [r3, #0]
20000ff2:	7d1b      	ldrb	r3, [r3, #20]
20000ff4:	75fb      	strb	r3, [r7, #23]
        this_uart->status |= status;
20000ff6:	68fb      	ldr	r3, [r7, #12]
20000ff8:	7a9a      	ldrb	r2, [r3, #10]
20000ffa:	7dfb      	ldrb	r3, [r7, #23]
20000ffc:	ea42 0303 	orr.w	r3, r2, r3
20001000:	b2da      	uxtb	r2, r3
20001002:	68fb      	ldr	r3, [r7, #12]
20001004:	729a      	strb	r2, [r3, #10]

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
20001006:	e017      	b.n	20001038 <MSS_UART_get_rx+0xb8>
               ( rx_size < buff_size ) )
        {
            rx_buff[rx_size] = this_uart->hw_reg->RBR;
20001008:	68ba      	ldr	r2, [r7, #8]
2000100a:	693b      	ldr	r3, [r7, #16]
2000100c:	4413      	add	r3, r2
2000100e:	68fa      	ldr	r2, [r7, #12]
20001010:	6812      	ldr	r2, [r2, #0]
20001012:	7812      	ldrb	r2, [r2, #0]
20001014:	b2d2      	uxtb	r2, r2
20001016:	701a      	strb	r2, [r3, #0]
            ++rx_size;
20001018:	693b      	ldr	r3, [r7, #16]
2000101a:	f103 0301 	add.w	r3, r3, #1
2000101e:	613b      	str	r3, [r7, #16]
            status = this_uart->hw_reg->LSR;
20001020:	68fb      	ldr	r3, [r7, #12]
20001022:	681b      	ldr	r3, [r3, #0]
20001024:	7d1b      	ldrb	r3, [r3, #20]
20001026:	75fb      	strb	r3, [r7, #23]
            this_uart->status |= status;
20001028:	68fb      	ldr	r3, [r7, #12]
2000102a:	7a9a      	ldrb	r2, [r3, #10]
2000102c:	7dfb      	ldrb	r3, [r7, #23]
2000102e:	ea42 0303 	orr.w	r3, r2, r3
20001032:	b2da      	uxtb	r2, r3
20001034:	68fb      	ldr	r3, [r7, #12]
20001036:	729a      	strb	r2, [r3, #10]
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
20001038:	7dfb      	ldrb	r3, [r7, #23]
2000103a:	f003 0301 	and.w	r3, r3, #1
2000103e:	b2db      	uxtb	r3, r3
20001040:	2b00      	cmp	r3, #0
20001042:	d003      	beq.n	2000104c <MSS_UART_get_rx+0xcc>
20001044:	693a      	ldr	r2, [r7, #16]
20001046:	687b      	ldr	r3, [r7, #4]
20001048:	429a      	cmp	r2, r3
2000104a:	d3dd      	bcc.n	20001008 <MSS_UART_get_rx+0x88>
            ++rx_size;
            status = this_uart->hw_reg->LSR;
            this_uart->status |= status;
        }
    }
    return rx_size;
2000104c:	693b      	ldr	r3, [r7, #16]
}
2000104e:	4618      	mov	r0, r3
20001050:	f107 071c 	add.w	r7, r7, #28
20001054:	46bd      	mov	sp, r7
20001056:	bc80      	pop	{r7}
20001058:	4770      	bx	lr
2000105a:	bf00      	nop

2000105c <MSS_UART_enable_irq>:
MSS_UART_enable_irq
(
    mss_uart_instance_t * this_uart,
    uint8_t irq_mask
)
{
2000105c:	b580      	push	{r7, lr}
2000105e:	b082      	sub	sp, #8
20001060:	af00      	add	r7, sp, #0
20001062:	6078      	str	r0, [r7, #4]
20001064:	460b      	mov	r3, r1
20001066:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001068:	687a      	ldr	r2, [r7, #4]
2000106a:	f649 63b8 	movw	r3, #40632	; 0x9eb8
2000106e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001072:	429a      	cmp	r2, r3
20001074:	d007      	beq.n	20001086 <MSS_UART_enable_irq+0x2a>
20001076:	687a      	ldr	r2, [r7, #4]
20001078:	f649 6390 	movw	r3, #40592	; 0x9e90
2000107c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001080:	429a      	cmp	r2, r3
20001082:	d000      	beq.n	20001086 <MSS_UART_enable_irq+0x2a>
20001084:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
20001086:	687a      	ldr	r2, [r7, #4]
20001088:	f649 63b8 	movw	r3, #40632	; 0x9eb8
2000108c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001090:	429a      	cmp	r2, r3
20001092:	d006      	beq.n	200010a2 <MSS_UART_enable_irq+0x46>
20001094:	687a      	ldr	r2, [r7, #4]
20001096:	f649 6390 	movw	r3, #40592	; 0x9e90
2000109a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000109e:	429a      	cmp	r2, r3
200010a0:	d116      	bne.n	200010d0 <MSS_UART_enable_irq+0x74>
    {
        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
200010a2:	687b      	ldr	r3, [r7, #4]
200010a4:	891b      	ldrh	r3, [r3, #8]
200010a6:	b21b      	sxth	r3, r3
200010a8:	4618      	mov	r0, r3
200010aa:	f7ff fccf 	bl	20000a4c <NVIC_ClearPendingIRQ>
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER |= irq_mask;
200010ae:	687b      	ldr	r3, [r7, #4]
200010b0:	681b      	ldr	r3, [r3, #0]
200010b2:	687a      	ldr	r2, [r7, #4]
200010b4:	6812      	ldr	r2, [r2, #0]
200010b6:	7912      	ldrb	r2, [r2, #4]
200010b8:	b2d1      	uxtb	r1, r2
200010ba:	78fa      	ldrb	r2, [r7, #3]
200010bc:	ea41 0202 	orr.w	r2, r1, r2
200010c0:	b2d2      	uxtb	r2, r2
200010c2:	711a      	strb	r2, [r3, #4]

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
200010c4:	687b      	ldr	r3, [r7, #4]
200010c6:	891b      	ldrh	r3, [r3, #8]
200010c8:	b21b      	sxth	r3, r3
200010ca:	4618      	mov	r0, r3
200010cc:	f7ff fc84 	bl	200009d8 <NVIC_EnableIRQ>
    }
}
200010d0:	f107 0708 	add.w	r7, r7, #8
200010d4:	46bd      	mov	sp, r7
200010d6:	bd80      	pop	{r7, pc}

200010d8 <MSS_UART_disable_irq>:
MSS_UART_disable_irq
(
    mss_uart_instance_t * this_uart,
    uint8_t irq_mask
)
{
200010d8:	b580      	push	{r7, lr}
200010da:	b082      	sub	sp, #8
200010dc:	af00      	add	r7, sp, #0
200010de:	6078      	str	r0, [r7, #4]
200010e0:	460b      	mov	r3, r1
200010e2:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200010e4:	687a      	ldr	r2, [r7, #4]
200010e6:	f649 63b8 	movw	r3, #40632	; 0x9eb8
200010ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010ee:	429a      	cmp	r2, r3
200010f0:	d007      	beq.n	20001102 <MSS_UART_disable_irq+0x2a>
200010f2:	687a      	ldr	r2, [r7, #4]
200010f4:	f649 6390 	movw	r3, #40592	; 0x9e90
200010f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010fc:	429a      	cmp	r2, r3
200010fe:	d000      	beq.n	20001102 <MSS_UART_disable_irq+0x2a>
20001100:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
20001102:	687a      	ldr	r2, [r7, #4]
20001104:	f649 63b8 	movw	r3, #40632	; 0x9eb8
20001108:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000110c:	429a      	cmp	r2, r3
2000110e:	d006      	beq.n	2000111e <MSS_UART_disable_irq+0x46>
20001110:	687a      	ldr	r2, [r7, #4]
20001112:	f649 6390 	movw	r3, #40592	; 0x9e90
20001116:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000111a:	429a      	cmp	r2, r3
2000111c:	d11c      	bne.n	20001158 <MSS_UART_disable_irq+0x80>
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER &= ( (uint8_t)~irq_mask );
2000111e:	687b      	ldr	r3, [r7, #4]
20001120:	681b      	ldr	r3, [r3, #0]
20001122:	687a      	ldr	r2, [r7, #4]
20001124:	6812      	ldr	r2, [r2, #0]
20001126:	7912      	ldrb	r2, [r2, #4]
20001128:	b2d1      	uxtb	r1, r2
2000112a:	78fa      	ldrb	r2, [r7, #3]
2000112c:	ea6f 0202 	mvn.w	r2, r2
20001130:	b2d2      	uxtb	r2, r2
20001132:	ea01 0202 	and.w	r2, r1, r2
20001136:	b2d2      	uxtb	r2, r2
20001138:	711a      	strb	r2, [r3, #4]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
2000113a:	687b      	ldr	r3, [r7, #4]
2000113c:	891b      	ldrh	r3, [r3, #8]
2000113e:	b21b      	sxth	r3, r3
20001140:	4618      	mov	r0, r3
20001142:	f7ff fc83 	bl	20000a4c <NVIC_ClearPendingIRQ>

        if( irq_mask == IIRF_MASK )
20001146:	78fb      	ldrb	r3, [r7, #3]
20001148:	2b0f      	cmp	r3, #15
2000114a:	d105      	bne.n	20001158 <MSS_UART_disable_irq+0x80>
        {
            /* Disable UART instance interrupt in Cortex-M3 NVIC. */
            NVIC_DisableIRQ( this_uart->irqn );
2000114c:	687b      	ldr	r3, [r7, #4]
2000114e:	891b      	ldrh	r3, [r3, #8]
20001150:	b21b      	sxth	r3, r3
20001152:	4618      	mov	r0, r3
20001154:	f7ff fc5c 	bl	20000a10 <NVIC_DisableIRQ>

        }
    }
}
20001158:	f107 0708 	add.w	r7, r7, #8
2000115c:	46bd      	mov	sp, r7
2000115e:	bd80      	pop	{r7, pc}

20001160 <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
20001160:	b580      	push	{r7, lr}
20001162:	b084      	sub	sp, #16
20001164:	af00      	add	r7, sp, #0
20001166:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001168:	687a      	ldr	r2, [r7, #4]
2000116a:	f649 63b8 	movw	r3, #40632	; 0x9eb8
2000116e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001172:	429a      	cmp	r2, r3
20001174:	d007      	beq.n	20001186 <MSS_UART_isr+0x26>
20001176:	687a      	ldr	r2, [r7, #4]
20001178:	f649 6390 	movw	r3, #40592	; 0x9e90
2000117c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001180:	429a      	cmp	r2, r3
20001182:	d000      	beq.n	20001186 <MSS_UART_isr+0x26>
20001184:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
20001186:	687a      	ldr	r2, [r7, #4]
20001188:	f649 63b8 	movw	r3, #40632	; 0x9eb8
2000118c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001190:	429a      	cmp	r2, r3
20001192:	d006      	beq.n	200011a2 <MSS_UART_isr+0x42>
20001194:	687a      	ldr	r2, [r7, #4]
20001196:	f649 6390 	movw	r3, #40592	; 0x9e90
2000119a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000119e:	429a      	cmp	r2, r3
200011a0:	d167      	bne.n	20001272 <MSS_UART_isr+0x112>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
200011a2:	687b      	ldr	r3, [r7, #4]
200011a4:	681b      	ldr	r3, [r3, #0]
200011a6:	7a1b      	ldrb	r3, [r3, #8]
200011a8:	b2db      	uxtb	r3, r3
200011aa:	f003 030f 	and.w	r3, r3, #15
200011ae:	73fb      	strb	r3, [r7, #15]

        switch ( iirf )
200011b0:	7bfb      	ldrb	r3, [r7, #15]
200011b2:	2b0c      	cmp	r3, #12
200011b4:	d854      	bhi.n	20001260 <MSS_UART_isr+0x100>
200011b6:	a201      	add	r2, pc, #4	; (adr r2, 200011bc <MSS_UART_isr+0x5c>)
200011b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
200011bc:	200011f1 	.word	0x200011f1
200011c0:	20001261 	.word	0x20001261
200011c4:	2000120d 	.word	0x2000120d
200011c8:	20001261 	.word	0x20001261
200011cc:	20001229 	.word	0x20001229
200011d0:	20001261 	.word	0x20001261
200011d4:	20001245 	.word	0x20001245
200011d8:	20001261 	.word	0x20001261
200011dc:	20001261 	.word	0x20001261
200011e0:	20001261 	.word	0x20001261
200011e4:	20001261 	.word	0x20001261
200011e8:	20001261 	.word	0x20001261
200011ec:	20001229 	.word	0x20001229
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
200011f0:	687b      	ldr	r3, [r7, #4]
200011f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
200011f4:	2b00      	cmp	r3, #0
200011f6:	d100      	bne.n	200011fa <MSS_UART_isr+0x9a>
200011f8:	be00      	bkpt	0x0000
                if( NULL_HANDLER != this_uart->modemsts_handler )
200011fa:	687b      	ldr	r3, [r7, #4]
200011fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
200011fe:	2b00      	cmp	r3, #0
20001200:	d030      	beq.n	20001264 <MSS_UART_isr+0x104>
                {
                   (*(this_uart->modemsts_handler))( this_uart );
20001202:	687b      	ldr	r3, [r7, #4]
20001204:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20001206:	6878      	ldr	r0, [r7, #4]
20001208:	4798      	blx	r3
                }
            }
            break;
2000120a:	e032      	b.n	20001272 <MSS_UART_isr+0x112>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
2000120c:	687b      	ldr	r3, [r7, #4]
2000120e:	6a1b      	ldr	r3, [r3, #32]
20001210:	2b00      	cmp	r3, #0
20001212:	d100      	bne.n	20001216 <MSS_UART_isr+0xb6>
20001214:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->tx_handler )
20001216:	687b      	ldr	r3, [r7, #4]
20001218:	6a1b      	ldr	r3, [r3, #32]
2000121a:	2b00      	cmp	r3, #0
2000121c:	d024      	beq.n	20001268 <MSS_UART_isr+0x108>
                {
                    (*(this_uart->tx_handler))( this_uart );
2000121e:	687b      	ldr	r3, [r7, #4]
20001220:	6a1b      	ldr	r3, [r3, #32]
20001222:	6878      	ldr	r0, [r7, #4]
20001224:	4798      	blx	r3
                }
            }
            break;
20001226:	e024      	b.n	20001272 <MSS_UART_isr+0x112>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
20001228:	687b      	ldr	r3, [r7, #4]
2000122a:	69db      	ldr	r3, [r3, #28]
2000122c:	2b00      	cmp	r3, #0
2000122e:	d100      	bne.n	20001232 <MSS_UART_isr+0xd2>
20001230:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->rx_handler )
20001232:	687b      	ldr	r3, [r7, #4]
20001234:	69db      	ldr	r3, [r3, #28]
20001236:	2b00      	cmp	r3, #0
20001238:	d018      	beq.n	2000126c <MSS_UART_isr+0x10c>
                {
                    (*(this_uart->rx_handler))( this_uart );
2000123a:	687b      	ldr	r3, [r7, #4]
2000123c:	69db      	ldr	r3, [r3, #28]
2000123e:	6878      	ldr	r0, [r7, #4]
20001240:	4798      	blx	r3
                }
            }
            break;
20001242:	e016      	b.n	20001272 <MSS_UART_isr+0x112>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
20001244:	687b      	ldr	r3, [r7, #4]
20001246:	699b      	ldr	r3, [r3, #24]
20001248:	2b00      	cmp	r3, #0
2000124a:	d100      	bne.n	2000124e <MSS_UART_isr+0xee>
2000124c:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->linests_handler )
2000124e:	687b      	ldr	r3, [r7, #4]
20001250:	699b      	ldr	r3, [r3, #24]
20001252:	2b00      	cmp	r3, #0
20001254:	d00c      	beq.n	20001270 <MSS_UART_isr+0x110>
                {
                   (*(this_uart->linests_handler))( this_uart );
20001256:	687b      	ldr	r3, [r7, #4]
20001258:	699b      	ldr	r3, [r3, #24]
2000125a:	6878      	ldr	r0, [r7, #4]
2000125c:	4798      	blx	r3
                }
            }
            break;
2000125e:	e008      	b.n	20001272 <MSS_UART_isr+0x112>

            default:
            {
                ASSERT( INVALID_INTERRUPT );
20001260:	be00      	bkpt	0x0000
20001262:	e006      	b.n	20001272 <MSS_UART_isr+0x112>
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
                }
            }
            break;
20001264:	bf00      	nop
20001266:	e004      	b.n	20001272 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
                }
            }
            break;
20001268:	bf00      	nop
2000126a:	e002      	b.n	20001272 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
                }
            }
            break;
2000126c:	bf00      	nop
2000126e:	e000      	b.n	20001272 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
                }
            }
            break;
20001270:	bf00      	nop
                ASSERT( INVALID_INTERRUPT );
            }
            break;
        }
    }
}
20001272:	f107 0710 	add.w	r7, r7, #16
20001276:	46bd      	mov	sp, r7
20001278:	bd80      	pop	{r7, pc}
2000127a:	bf00      	nop

2000127c <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
2000127c:	b480      	push	{r7}
2000127e:	b087      	sub	sp, #28
20001280:	af00      	add	r7, sp, #0
20001282:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001284:	687a      	ldr	r2, [r7, #4]
20001286:	f649 63b8 	movw	r3, #40632	; 0x9eb8
2000128a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000128e:	429a      	cmp	r2, r3
20001290:	d007      	beq.n	200012a2 <default_tx_handler+0x26>
20001292:	687a      	ldr	r2, [r7, #4]
20001294:	f649 6390 	movw	r3, #40592	; 0x9e90
20001298:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000129c:	429a      	cmp	r2, r3
2000129e:	d000      	beq.n	200012a2 <default_tx_handler+0x26>
200012a0:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
200012a2:	687b      	ldr	r3, [r7, #4]
200012a4:	68db      	ldr	r3, [r3, #12]
200012a6:	2b00      	cmp	r3, #0
200012a8:	d100      	bne.n	200012ac <default_tx_handler+0x30>
200012aa:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
200012ac:	687b      	ldr	r3, [r7, #4]
200012ae:	691b      	ldr	r3, [r3, #16]
200012b0:	2b00      	cmp	r3, #0
200012b2:	d100      	bne.n	200012b6 <default_tx_handler+0x3a>
200012b4:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200012b6:	687a      	ldr	r2, [r7, #4]
200012b8:	f649 63b8 	movw	r3, #40632	; 0x9eb8
200012bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012c0:	429a      	cmp	r2, r3
200012c2:	d006      	beq.n	200012d2 <default_tx_handler+0x56>
200012c4:	687a      	ldr	r2, [r7, #4]
200012c6:	f649 6390 	movw	r3, #40592	; 0x9e90
200012ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012ce:	429a      	cmp	r2, r3
200012d0:	d152      	bne.n	20001378 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
200012d2:	687b      	ldr	r3, [r7, #4]
200012d4:	68db      	ldr	r3, [r3, #12]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200012d6:	2b00      	cmp	r3, #0
200012d8:	d04e      	beq.n	20001378 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
200012da:	687b      	ldr	r3, [r7, #4]
200012dc:	691b      	ldr	r3, [r3, #16]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200012de:	2b00      	cmp	r3, #0
200012e0:	d04a      	beq.n	20001378 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
200012e2:	687b      	ldr	r3, [r7, #4]
200012e4:	681b      	ldr	r3, [r3, #0]
200012e6:	7d1b      	ldrb	r3, [r3, #20]
200012e8:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
200012ea:	687b      	ldr	r3, [r7, #4]
200012ec:	7a9a      	ldrb	r2, [r3, #10]
200012ee:	7afb      	ldrb	r3, [r7, #11]
200012f0:	ea42 0303 	orr.w	r3, r2, r3
200012f4:	b2da      	uxtb	r2, r3
200012f6:	687b      	ldr	r3, [r7, #4]
200012f8:	729a      	strb	r2, [r3, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
200012fa:	7afb      	ldrb	r3, [r7, #11]
200012fc:	f003 0320 	and.w	r3, r3, #32
20001300:	2b00      	cmp	r3, #0
20001302:	d029      	beq.n	20001358 <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
20001304:	f04f 0310 	mov.w	r3, #16
20001308:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
2000130a:	687b      	ldr	r3, [r7, #4]
2000130c:	691a      	ldr	r2, [r3, #16]
2000130e:	687b      	ldr	r3, [r7, #4]
20001310:	695b      	ldr	r3, [r3, #20]
20001312:	ebc3 0302 	rsb	r3, r3, r2
20001316:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
20001318:	697b      	ldr	r3, [r7, #20]
2000131a:	2b0f      	cmp	r3, #15
2000131c:	d801      	bhi.n	20001322 <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
2000131e:	697b      	ldr	r3, [r7, #20]
20001320:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
20001322:	f04f 0300 	mov.w	r3, #0
20001326:	60fb      	str	r3, [r7, #12]
20001328:	e012      	b.n	20001350 <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
2000132a:	687b      	ldr	r3, [r7, #4]
2000132c:	681b      	ldr	r3, [r3, #0]
2000132e:	687a      	ldr	r2, [r7, #4]
20001330:	68d1      	ldr	r1, [r2, #12]
20001332:	687a      	ldr	r2, [r7, #4]
20001334:	6952      	ldr	r2, [r2, #20]
20001336:	440a      	add	r2, r1
20001338:	7812      	ldrb	r2, [r2, #0]
2000133a:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
2000133c:	687b      	ldr	r3, [r7, #4]
2000133e:	695b      	ldr	r3, [r3, #20]
20001340:	f103 0201 	add.w	r2, r3, #1
20001344:	687b      	ldr	r3, [r7, #4]
20001346:	615a      	str	r2, [r3, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
20001348:	68fb      	ldr	r3, [r7, #12]
2000134a:	f103 0301 	add.w	r3, r3, #1
2000134e:	60fb      	str	r3, [r7, #12]
20001350:	68fa      	ldr	r2, [r7, #12]
20001352:	693b      	ldr	r3, [r7, #16]
20001354:	429a      	cmp	r2, r3
20001356:	d3e8      	bcc.n	2000132a <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
20001358:	687b      	ldr	r3, [r7, #4]
2000135a:	695a      	ldr	r2, [r3, #20]
2000135c:	687b      	ldr	r3, [r7, #4]
2000135e:	691b      	ldr	r3, [r3, #16]
20001360:	429a      	cmp	r2, r3
20001362:	d109      	bne.n	20001378 <default_tx_handler+0xfc>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
20001364:	687b      	ldr	r3, [r7, #4]
20001366:	f04f 0200 	mov.w	r2, #0
2000136a:	611a      	str	r2, [r3, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
2000136c:	687b      	ldr	r3, [r7, #4]
2000136e:	685b      	ldr	r3, [r3, #4]
20001370:	f04f 0200 	mov.w	r2, #0
20001374:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        }
    }
}
20001378:	f107 071c 	add.w	r7, r7, #28
2000137c:	46bd      	mov	sp, r7
2000137e:	bc80      	pop	{r7}
20001380:	4770      	bx	lr
20001382:	bf00      	nop

20001384 <MSS_UART_set_rx_handler>:
(
    mss_uart_instance_t *       this_uart,
    mss_uart_irq_handler_t      handler,
    mss_uart_rx_trig_level_t    trigger_level
)
{
20001384:	b580      	push	{r7, lr}
20001386:	b084      	sub	sp, #16
20001388:	af00      	add	r7, sp, #0
2000138a:	60f8      	str	r0, [r7, #12]
2000138c:	60b9      	str	r1, [r7, #8]
2000138e:	4613      	mov	r3, r2
20001390:	71fb      	strb	r3, [r7, #7]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001392:	68fa      	ldr	r2, [r7, #12]
20001394:	f649 63b8 	movw	r3, #40632	; 0x9eb8
20001398:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000139c:	429a      	cmp	r2, r3
2000139e:	d007      	beq.n	200013b0 <MSS_UART_set_rx_handler+0x2c>
200013a0:	68fa      	ldr	r2, [r7, #12]
200013a2:	f649 6390 	movw	r3, #40592	; 0x9e90
200013a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200013aa:	429a      	cmp	r2, r3
200013ac:	d000      	beq.n	200013b0 <MSS_UART_set_rx_handler+0x2c>
200013ae:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
200013b0:	68bb      	ldr	r3, [r7, #8]
200013b2:	2b00      	cmp	r3, #0
200013b4:	d100      	bne.n	200013b8 <MSS_UART_set_rx_handler+0x34>
200013b6:	be00      	bkpt	0x0000
    ASSERT( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL );
200013b8:	79fb      	ldrb	r3, [r7, #7]
200013ba:	2bc0      	cmp	r3, #192	; 0xc0
200013bc:	d900      	bls.n	200013c0 <MSS_UART_set_rx_handler+0x3c>
200013be:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200013c0:	68fa      	ldr	r2, [r7, #12]
200013c2:	f649 63b8 	movw	r3, #40632	; 0x9eb8
200013c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200013ca:	429a      	cmp	r2, r3
200013cc:	d006      	beq.n	200013dc <MSS_UART_set_rx_handler+0x58>
200013ce:	68fa      	ldr	r2, [r7, #12]
200013d0:	f649 6390 	movw	r3, #40592	; 0x9e90
200013d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200013d8:	429a      	cmp	r2, r3
200013da:	d123      	bne.n	20001424 <MSS_UART_set_rx_handler+0xa0>
200013dc:	68bb      	ldr	r3, [r7, #8]
200013de:	2b00      	cmp	r3, #0
200013e0:	d020      	beq.n	20001424 <MSS_UART_set_rx_handler+0xa0>
200013e2:	79fb      	ldrb	r3, [r7, #7]
200013e4:	2bc0      	cmp	r3, #192	; 0xc0
200013e6:	d81d      	bhi.n	20001424 <MSS_UART_set_rx_handler+0xa0>
        ( handler != INVALID_IRQ_HANDLER) &&
        ( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL) )
    {
        this_uart->rx_handler = handler;
200013e8:	68fb      	ldr	r3, [r7, #12]
200013ea:	68ba      	ldr	r2, [r7, #8]
200013ec:	61da      	str	r2, [r3, #28]

        /* Set the receive interrupt trigger level. */
        /* Clear RX FIFO; Enable TXRDY and RXRDY for PDMA */
        this_uart->hw_reg->FCR = (uint8_t)(FCR_TRIG_LEVEL_MASK & (uint8_t)trigger_level) |
200013ee:	68fb      	ldr	r3, [r7, #12]
200013f0:	681a      	ldr	r2, [r3, #0]
200013f2:	79fb      	ldrb	r3, [r7, #7]
200013f4:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
200013f8:	f043 030a 	orr.w	r3, r3, #10
200013fc:	b2db      	uxtb	r3, r3
200013fe:	7213      	strb	r3, [r2, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_ENABLE_TXRDY_RXRDY_MASK;

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
20001400:	68fb      	ldr	r3, [r7, #12]
20001402:	891b      	ldrh	r3, [r3, #8]
20001404:	b21b      	sxth	r3, r3
20001406:	4618      	mov	r0, r3
20001408:	f7ff fb20 	bl	20000a4c <NVIC_ClearPendingIRQ>

        /* Enable receive interrupt. */
        this_uart->hw_reg_bit->IER_ERBFI = 1U;
2000140c:	68fb      	ldr	r3, [r7, #12]
2000140e:	685b      	ldr	r3, [r3, #4]
20001410:	f04f 0201 	mov.w	r2, #1
20001414:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
20001418:	68fb      	ldr	r3, [r7, #12]
2000141a:	891b      	ldrh	r3, [r3, #8]
2000141c:	b21b      	sxth	r3, r3
2000141e:	4618      	mov	r0, r3
20001420:	f7ff fada 	bl	200009d8 <NVIC_EnableIRQ>
    }
}
20001424:	f107 0710 	add.w	r7, r7, #16
20001428:	46bd      	mov	sp, r7
2000142a:	bd80      	pop	{r7, pc}

2000142c <MSS_UART_set_loopback>:
MSS_UART_set_loopback
(
    mss_uart_instance_t *   this_uart,
    mss_uart_loopback_t     loopback
)
{
2000142c:	b480      	push	{r7}
2000142e:	b083      	sub	sp, #12
20001430:	af00      	add	r7, sp, #0
20001432:	6078      	str	r0, [r7, #4]
20001434:	460b      	mov	r3, r1
20001436:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001438:	687a      	ldr	r2, [r7, #4]
2000143a:	f649 63b8 	movw	r3, #40632	; 0x9eb8
2000143e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001442:	429a      	cmp	r2, r3
20001444:	d007      	beq.n	20001456 <MSS_UART_set_loopback+0x2a>
20001446:	687a      	ldr	r2, [r7, #4]
20001448:	f649 6390 	movw	r3, #40592	; 0x9e90
2000144c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001450:	429a      	cmp	r2, r3
20001452:	d000      	beq.n	20001456 <MSS_UART_set_loopback+0x2a>
20001454:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
20001456:	687a      	ldr	r2, [r7, #4]
20001458:	f649 63b8 	movw	r3, #40632	; 0x9eb8
2000145c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001460:	429a      	cmp	r2, r3
20001462:	d006      	beq.n	20001472 <MSS_UART_set_loopback+0x46>
20001464:	687a      	ldr	r2, [r7, #4]
20001466:	f649 6390 	movw	r3, #40592	; 0x9e90
2000146a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000146e:	429a      	cmp	r2, r3
20001470:	d10f      	bne.n	20001492 <MSS_UART_set_loopback+0x66>
    {
        if ( loopback == MSS_UART_LOOPBACK_OFF )
20001472:	78fb      	ldrb	r3, [r7, #3]
20001474:	2b00      	cmp	r3, #0
20001476:	d106      	bne.n	20001486 <MSS_UART_set_loopback+0x5a>
        {
            this_uart->hw_reg_bit->MCR_LOOP = 0U;
20001478:	687b      	ldr	r3, [r7, #4]
2000147a:	685b      	ldr	r3, [r3, #4]
2000147c:	f04f 0200 	mov.w	r2, #0
20001480:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
20001484:	e005      	b.n	20001492 <MSS_UART_set_loopback+0x66>
        }
        else
        {
            this_uart->hw_reg_bit->MCR_LOOP = 1U;
20001486:	687b      	ldr	r3, [r7, #4]
20001488:	685b      	ldr	r3, [r3, #4]
2000148a:	f04f 0201 	mov.w	r2, #1
2000148e:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
        }
    }
}
20001492:	f107 070c 	add.w	r7, r7, #12
20001496:	46bd      	mov	sp, r7
20001498:	bc80      	pop	{r7}
2000149a:	4770      	bx	lr

2000149c <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
2000149c:	4668      	mov	r0, sp
2000149e:	f020 0107 	bic.w	r1, r0, #7
200014a2:	468d      	mov	sp, r1
200014a4:	b589      	push	{r0, r3, r7, lr}
200014a6:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart0 );
200014a8:	f649 60b8 	movw	r0, #40632	; 0x9eb8
200014ac:	f2c2 0000 	movt	r0, #8192	; 0x2000
200014b0:	f7ff fe56 	bl	20001160 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART0_IRQn );
200014b4:	f04f 000a 	mov.w	r0, #10
200014b8:	f7ff fac8 	bl	20000a4c <NVIC_ClearPendingIRQ>
}
200014bc:	46bd      	mov	sp, r7
200014be:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200014c2:	4685      	mov	sp, r0
200014c4:	4770      	bx	lr
200014c6:	bf00      	nop

200014c8 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
200014c8:	4668      	mov	r0, sp
200014ca:	f020 0107 	bic.w	r1, r0, #7
200014ce:	468d      	mov	sp, r1
200014d0:	b589      	push	{r0, r3, r7, lr}
200014d2:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart1 );
200014d4:	f649 6090 	movw	r0, #40592	; 0x9e90
200014d8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200014dc:	f7ff fe40 	bl	20001160 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART1_IRQn );
200014e0:	f04f 000b 	mov.w	r0, #11
200014e4:	f7ff fab2 	bl	20000a4c <NVIC_ClearPendingIRQ>
}
200014e8:	46bd      	mov	sp, r7
200014ea:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200014ee:	4685      	mov	sp, r0
200014f0:	4770      	bx	lr
200014f2:	bf00      	nop

200014f4 <MSS_UART_set_rxstatus_handler>:
MSS_UART_set_rxstatus_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
200014f4:	b580      	push	{r7, lr}
200014f6:	b082      	sub	sp, #8
200014f8:	af00      	add	r7, sp, #0
200014fa:	6078      	str	r0, [r7, #4]
200014fc:	6039      	str	r1, [r7, #0]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200014fe:	687a      	ldr	r2, [r7, #4]
20001500:	f649 63b8 	movw	r3, #40632	; 0x9eb8
20001504:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001508:	429a      	cmp	r2, r3
2000150a:	d007      	beq.n	2000151c <MSS_UART_set_rxstatus_handler+0x28>
2000150c:	687a      	ldr	r2, [r7, #4]
2000150e:	f649 6390 	movw	r3, #40592	; 0x9e90
20001512:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001516:	429a      	cmp	r2, r3
20001518:	d000      	beq.n	2000151c <MSS_UART_set_rxstatus_handler+0x28>
2000151a:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER);
2000151c:	683b      	ldr	r3, [r7, #0]
2000151e:	2b00      	cmp	r3, #0
20001520:	d100      	bne.n	20001524 <MSS_UART_set_rxstatus_handler+0x30>
20001522:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001524:	687a      	ldr	r2, [r7, #4]
20001526:	f649 63b8 	movw	r3, #40632	; 0x9eb8
2000152a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000152e:	429a      	cmp	r2, r3
20001530:	d006      	beq.n	20001540 <MSS_UART_set_rxstatus_handler+0x4c>
20001532:	687a      	ldr	r2, [r7, #4]
20001534:	f649 6390 	movw	r3, #40592	; 0x9e90
20001538:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000153c:	429a      	cmp	r2, r3
2000153e:	d117      	bne.n	20001570 <MSS_UART_set_rxstatus_handler+0x7c>
20001540:	683b      	ldr	r3, [r7, #0]
20001542:	2b00      	cmp	r3, #0
20001544:	d014      	beq.n	20001570 <MSS_UART_set_rxstatus_handler+0x7c>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->linests_handler = handler;
20001546:	687b      	ldr	r3, [r7, #4]
20001548:	683a      	ldr	r2, [r7, #0]
2000154a:	619a      	str	r2, [r3, #24]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
2000154c:	687b      	ldr	r3, [r7, #4]
2000154e:	891b      	ldrh	r3, [r3, #8]
20001550:	b21b      	sxth	r3, r3
20001552:	4618      	mov	r0, r3
20001554:	f7ff fa7a 	bl	20000a4c <NVIC_ClearPendingIRQ>

        /* Enable receiver line status interrupt. */
        this_uart->hw_reg_bit->IER_ELSI = 1U;
20001558:	687b      	ldr	r3, [r7, #4]
2000155a:	685b      	ldr	r3, [r3, #4]
2000155c:	f04f 0201 	mov.w	r2, #1
20001560:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
20001564:	687b      	ldr	r3, [r7, #4]
20001566:	891b      	ldrh	r3, [r3, #8]
20001568:	b21b      	sxth	r3, r3
2000156a:	4618      	mov	r0, r3
2000156c:	f7ff fa34 	bl	200009d8 <NVIC_EnableIRQ>
    }
}
20001570:	f107 0708 	add.w	r7, r7, #8
20001574:	46bd      	mov	sp, r7
20001576:	bd80      	pop	{r7, pc}

20001578 <MSS_UART_set_tx_handler>:
MSS_UART_set_tx_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
20001578:	b580      	push	{r7, lr}
2000157a:	b082      	sub	sp, #8
2000157c:	af00      	add	r7, sp, #0
2000157e:	6078      	str	r0, [r7, #4]
20001580:	6039      	str	r1, [r7, #0]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001582:	687a      	ldr	r2, [r7, #4]
20001584:	f649 63b8 	movw	r3, #40632	; 0x9eb8
20001588:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000158c:	429a      	cmp	r2, r3
2000158e:	d007      	beq.n	200015a0 <MSS_UART_set_tx_handler+0x28>
20001590:	687a      	ldr	r2, [r7, #4]
20001592:	f649 6390 	movw	r3, #40592	; 0x9e90
20001596:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000159a:	429a      	cmp	r2, r3
2000159c:	d000      	beq.n	200015a0 <MSS_UART_set_tx_handler+0x28>
2000159e:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER);
200015a0:	683b      	ldr	r3, [r7, #0]
200015a2:	2b00      	cmp	r3, #0
200015a4:	d100      	bne.n	200015a8 <MSS_UART_set_tx_handler+0x30>
200015a6:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200015a8:	687a      	ldr	r2, [r7, #4]
200015aa:	f649 63b8 	movw	r3, #40632	; 0x9eb8
200015ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
200015b2:	429a      	cmp	r2, r3
200015b4:	d006      	beq.n	200015c4 <MSS_UART_set_tx_handler+0x4c>
200015b6:	687a      	ldr	r2, [r7, #4]
200015b8:	f649 6390 	movw	r3, #40592	; 0x9e90
200015bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200015c0:	429a      	cmp	r2, r3
200015c2:	d11f      	bne.n	20001604 <MSS_UART_set_tx_handler+0x8c>
200015c4:	683b      	ldr	r3, [r7, #0]
200015c6:	2b00      	cmp	r3, #0
200015c8:	d01c      	beq.n	20001604 <MSS_UART_set_tx_handler+0x8c>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->tx_handler = handler;
200015ca:	687b      	ldr	r3, [r7, #4]
200015cc:	683a      	ldr	r2, [r7, #0]
200015ce:	621a      	str	r2, [r3, #32]

        /* Make TX buffer info invalid */
        this_uart->tx_buffer = (const uint8_t *)0;
200015d0:	687b      	ldr	r3, [r7, #4]
200015d2:	f04f 0200 	mov.w	r2, #0
200015d6:	60da      	str	r2, [r3, #12]
        this_uart->tx_buff_size = 0U;
200015d8:	687b      	ldr	r3, [r7, #4]
200015da:	f04f 0200 	mov.w	r2, #0
200015de:	611a      	str	r2, [r3, #16]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
200015e0:	687b      	ldr	r3, [r7, #4]
200015e2:	891b      	ldrh	r3, [r3, #8]
200015e4:	b21b      	sxth	r3, r3
200015e6:	4618      	mov	r0, r3
200015e8:	f7ff fa30 	bl	20000a4c <NVIC_ClearPendingIRQ>

        /* Enable transmitter holding register Empty interrupt. */
        this_uart->hw_reg_bit->IER_ETBEI = 1U;
200015ec:	687b      	ldr	r3, [r7, #4]
200015ee:	685b      	ldr	r3, [r3, #4]
200015f0:	f04f 0201 	mov.w	r2, #1
200015f4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
200015f8:	687b      	ldr	r3, [r7, #4]
200015fa:	891b      	ldrh	r3, [r3, #8]
200015fc:	b21b      	sxth	r3, r3
200015fe:	4618      	mov	r0, r3
20001600:	f7ff f9ea 	bl	200009d8 <NVIC_EnableIRQ>
    }
}
20001604:	f107 0708 	add.w	r7, r7, #8
20001608:	46bd      	mov	sp, r7
2000160a:	bd80      	pop	{r7, pc}

2000160c <MSS_UART_set_modemstatus_handler>:
MSS_UART_set_modemstatus_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
2000160c:	b580      	push	{r7, lr}
2000160e:	b082      	sub	sp, #8
20001610:	af00      	add	r7, sp, #0
20001612:	6078      	str	r0, [r7, #4]
20001614:	6039      	str	r1, [r7, #0]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001616:	687a      	ldr	r2, [r7, #4]
20001618:	f649 63b8 	movw	r3, #40632	; 0x9eb8
2000161c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001620:	429a      	cmp	r2, r3
20001622:	d007      	beq.n	20001634 <MSS_UART_set_modemstatus_handler+0x28>
20001624:	687a      	ldr	r2, [r7, #4]
20001626:	f649 6390 	movw	r3, #40592	; 0x9e90
2000162a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000162e:	429a      	cmp	r2, r3
20001630:	d000      	beq.n	20001634 <MSS_UART_set_modemstatus_handler+0x28>
20001632:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
20001634:	683b      	ldr	r3, [r7, #0]
20001636:	2b00      	cmp	r3, #0
20001638:	d100      	bne.n	2000163c <MSS_UART_set_modemstatus_handler+0x30>
2000163a:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
2000163c:	687a      	ldr	r2, [r7, #4]
2000163e:	f649 63b8 	movw	r3, #40632	; 0x9eb8
20001642:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001646:	429a      	cmp	r2, r3
20001648:	d006      	beq.n	20001658 <MSS_UART_set_modemstatus_handler+0x4c>
2000164a:	687a      	ldr	r2, [r7, #4]
2000164c:	f649 6390 	movw	r3, #40592	; 0x9e90
20001650:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001654:	429a      	cmp	r2, r3
20001656:	d117      	bne.n	20001688 <MSS_UART_set_modemstatus_handler+0x7c>
20001658:	683b      	ldr	r3, [r7, #0]
2000165a:	2b00      	cmp	r3, #0
2000165c:	d014      	beq.n	20001688 <MSS_UART_set_modemstatus_handler+0x7c>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->modemsts_handler = handler;
2000165e:	687b      	ldr	r3, [r7, #4]
20001660:	683a      	ldr	r2, [r7, #0]
20001662:	625a      	str	r2, [r3, #36]	; 0x24

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
20001664:	687b      	ldr	r3, [r7, #4]
20001666:	891b      	ldrh	r3, [r3, #8]
20001668:	b21b      	sxth	r3, r3
2000166a:	4618      	mov	r0, r3
2000166c:	f7ff f9ee 	bl	20000a4c <NVIC_ClearPendingIRQ>

        /* Enable modem status interrupt. */
        this_uart->hw_reg_bit->IER_EDSSI = 1U;
20001670:	687b      	ldr	r3, [r7, #4]
20001672:	685b      	ldr	r3, [r3, #4]
20001674:	f04f 0201 	mov.w	r2, #1
20001678:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
2000167c:	687b      	ldr	r3, [r7, #4]
2000167e:	891b      	ldrh	r3, [r3, #8]
20001680:	b21b      	sxth	r3, r3
20001682:	4618      	mov	r0, r3
20001684:	f7ff f9a8 	bl	200009d8 <NVIC_EnableIRQ>
    }
}
20001688:	f107 0708 	add.w	r7, r7, #8
2000168c:	46bd      	mov	sp, r7
2000168e:	bd80      	pop	{r7, pc}

20001690 <MSS_UART_fill_tx_fifo>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * tx_buffer,
    size_t tx_size
)
{
20001690:	b480      	push	{r7}
20001692:	b089      	sub	sp, #36	; 0x24
20001694:	af00      	add	r7, sp, #0
20001696:	60f8      	str	r0, [r7, #12]
20001698:	60b9      	str	r1, [r7, #8]
2000169a:	607a      	str	r2, [r7, #4]
    uint8_t status = 0U;
2000169c:	f04f 0300 	mov.w	r3, #0
200016a0:	75fb      	strb	r3, [r7, #23]
    size_t size_sent = 0U;
200016a2:	f04f 0300 	mov.w	r3, #0
200016a6:	61bb      	str	r3, [r7, #24]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200016a8:	68fa      	ldr	r2, [r7, #12]
200016aa:	f649 63b8 	movw	r3, #40632	; 0x9eb8
200016ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
200016b2:	429a      	cmp	r2, r3
200016b4:	d007      	beq.n	200016c6 <MSS_UART_fill_tx_fifo+0x36>
200016b6:	68fa      	ldr	r2, [r7, #12]
200016b8:	f649 6390 	movw	r3, #40592	; 0x9e90
200016bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200016c0:	429a      	cmp	r2, r3
200016c2:	d000      	beq.n	200016c6 <MSS_UART_fill_tx_fifo+0x36>
200016c4:	be00      	bkpt	0x0000
    ASSERT( tx_buffer != ( (uint8_t *)0 ) );
200016c6:	68bb      	ldr	r3, [r7, #8]
200016c8:	2b00      	cmp	r3, #0
200016ca:	d100      	bne.n	200016ce <MSS_UART_fill_tx_fifo+0x3e>
200016cc:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0 );
200016ce:	687b      	ldr	r3, [r7, #4]
200016d0:	2b00      	cmp	r3, #0
200016d2:	d100      	bne.n	200016d6 <MSS_UART_fill_tx_fifo+0x46>
200016d4:	be00      	bkpt	0x0000

    /* Fill the UART's Tx FIFO until the FIFO is full or the complete input
     * buffer has been written. */
    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1 ) ) &&
200016d6:	68fa      	ldr	r2, [r7, #12]
200016d8:	f649 63b8 	movw	r3, #40632	; 0x9eb8
200016dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200016e0:	429a      	cmp	r2, r3
200016e2:	d006      	beq.n	200016f2 <MSS_UART_fill_tx_fifo+0x62>
200016e4:	68fa      	ldr	r2, [r7, #12]
200016e6:	f649 6390 	movw	r3, #40592	; 0x9e90
200016ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
200016ee:	429a      	cmp	r2, r3
200016f0:	d131      	bne.n	20001756 <MSS_UART_fill_tx_fifo+0xc6>
200016f2:	68bb      	ldr	r3, [r7, #8]
200016f4:	2b00      	cmp	r3, #0
200016f6:	d02e      	beq.n	20001756 <MSS_UART_fill_tx_fifo+0xc6>
200016f8:	687b      	ldr	r3, [r7, #4]
200016fa:	2b00      	cmp	r3, #0
200016fc:	d02b      	beq.n	20001756 <MSS_UART_fill_tx_fifo+0xc6>
        (tx_buffer != ( (uint8_t *)0 ))   &&
        (tx_size > 0u) )
    {
        status = this_uart->hw_reg->LSR;
200016fe:	68fb      	ldr	r3, [r7, #12]
20001700:	681b      	ldr	r3, [r3, #0]
20001702:	7d1b      	ldrb	r3, [r3, #20]
20001704:	75fb      	strb	r3, [r7, #23]
        this_uart->status |= status;
20001706:	68fb      	ldr	r3, [r7, #12]
20001708:	7a9a      	ldrb	r2, [r3, #10]
2000170a:	7dfb      	ldrb	r3, [r7, #23]
2000170c:	ea42 0303 	orr.w	r3, r2, r3
20001710:	b2da      	uxtb	r2, r3
20001712:	68fb      	ldr	r3, [r7, #12]
20001714:	729a      	strb	r2, [r3, #10]

        if( status & MSS_UART_THRE )
20001716:	7dfb      	ldrb	r3, [r7, #23]
20001718:	f003 0320 	and.w	r3, r3, #32
2000171c:	2b00      	cmp	r3, #0
2000171e:	d01a      	beq.n	20001756 <MSS_UART_fill_tx_fifo+0xc6>
        {
            uint32_t fill_size = TX_FIFO_SIZE;
20001720:	f04f 0310 	mov.w	r3, #16
20001724:	61fb      	str	r3, [r7, #28]

            if ( tx_size < TX_FIFO_SIZE )
20001726:	687b      	ldr	r3, [r7, #4]
20001728:	2b0f      	cmp	r3, #15
2000172a:	d801      	bhi.n	20001730 <MSS_UART_fill_tx_fifo+0xa0>
            {
                fill_size = tx_size;
2000172c:	687b      	ldr	r3, [r7, #4]
2000172e:	61fb      	str	r3, [r7, #28]
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20001730:	f04f 0300 	mov.w	r3, #0
20001734:	61bb      	str	r3, [r7, #24]
20001736:	e00a      	b.n	2000174e <MSS_UART_fill_tx_fifo+0xbe>
            {

                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = tx_buffer[size_sent];
20001738:	68fb      	ldr	r3, [r7, #12]
2000173a:	681b      	ldr	r3, [r3, #0]
2000173c:	68b9      	ldr	r1, [r7, #8]
2000173e:	69ba      	ldr	r2, [r7, #24]
20001740:	440a      	add	r2, r1
20001742:	7812      	ldrb	r2, [r2, #0]
20001744:	701a      	strb	r2, [r3, #0]
            if ( tx_size < TX_FIFO_SIZE )
            {
                fill_size = tx_size;
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20001746:	69bb      	ldr	r3, [r7, #24]
20001748:	f103 0301 	add.w	r3, r3, #1
2000174c:	61bb      	str	r3, [r7, #24]
2000174e:	69ba      	ldr	r2, [r7, #24]
20001750:	69fb      	ldr	r3, [r7, #28]
20001752:	429a      	cmp	r2, r3
20001754:	d3f0      	bcc.n	20001738 <MSS_UART_fill_tx_fifo+0xa8>
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = tx_buffer[size_sent];
            }
        }
    }
    return size_sent;
20001756:	69bb      	ldr	r3, [r7, #24]
}
20001758:	4618      	mov	r0, r3
2000175a:	f107 0724 	add.w	r7, r7, #36	; 0x24
2000175e:	46bd      	mov	sp, r7
20001760:	bc80      	pop	{r7}
20001762:	4770      	bx	lr

20001764 <MSS_UART_get_rx_status>:
uint8_t
MSS_UART_get_rx_status
(
    mss_uart_instance_t * this_uart
)
{
20001764:	b480      	push	{r7}
20001766:	b085      	sub	sp, #20
20001768:	af00      	add	r7, sp, #0
2000176a:	6078      	str	r0, [r7, #4]
    uint8_t status = MSS_UART_INVALID_PARAM;
2000176c:	f04f 33ff 	mov.w	r3, #4294967295
20001770:	73fb      	strb	r3, [r7, #15]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001772:	687a      	ldr	r2, [r7, #4]
20001774:	f649 63b8 	movw	r3, #40632	; 0x9eb8
20001778:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000177c:	429a      	cmp	r2, r3
2000177e:	d007      	beq.n	20001790 <MSS_UART_get_rx_status+0x2c>
20001780:	687a      	ldr	r2, [r7, #4]
20001782:	f649 6390 	movw	r3, #40592	; 0x9e90
20001786:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000178a:	429a      	cmp	r2, r3
2000178c:	d000      	beq.n	20001790 <MSS_UART_get_rx_status+0x2c>
2000178e:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
20001790:	687a      	ldr	r2, [r7, #4]
20001792:	f649 63b8 	movw	r3, #40632	; 0x9eb8
20001796:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000179a:	429a      	cmp	r2, r3
2000179c:	d006      	beq.n	200017ac <MSS_UART_get_rx_status+0x48>
2000179e:	687a      	ldr	r2, [r7, #4]
200017a0:	f649 6390 	movw	r3, #40592	; 0x9e90
200017a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200017a8:	429a      	cmp	r2, r3
200017aa:	d113      	bne.n	200017d4 <MSS_UART_get_rx_status+0x70>
         * Bit 2 - Parity error status
         * Bit 3 - Frame error status
         * Bit 4 - Break interrupt indicator
         * Bit 7 - FIFO data error status
         */
        this_uart->status |= (this_uart->hw_reg->LSR);
200017ac:	687b      	ldr	r3, [r7, #4]
200017ae:	7a9a      	ldrb	r2, [r3, #10]
200017b0:	687b      	ldr	r3, [r7, #4]
200017b2:	681b      	ldr	r3, [r3, #0]
200017b4:	7d1b      	ldrb	r3, [r3, #20]
200017b6:	b2db      	uxtb	r3, r3
200017b8:	ea42 0303 	orr.w	r3, r2, r3
200017bc:	b2da      	uxtb	r2, r3
200017be:	687b      	ldr	r3, [r7, #4]
200017c0:	729a      	strb	r2, [r3, #10]
        status = (this_uart->status & STATUS_ERROR_MASK );
200017c2:	687b      	ldr	r3, [r7, #4]
200017c4:	7a9b      	ldrb	r3, [r3, #10]
200017c6:	f023 0361 	bic.w	r3, r3, #97	; 0x61
200017ca:	73fb      	strb	r3, [r7, #15]
        /* Clear the sticky status after reading */
        this_uart->status = 0U;
200017cc:	687b      	ldr	r3, [r7, #4]
200017ce:	f04f 0200 	mov.w	r2, #0
200017d2:	729a      	strb	r2, [r3, #10]
    }
    return status;
200017d4:	7bfb      	ldrb	r3, [r7, #15]
}
200017d6:	4618      	mov	r0, r3
200017d8:	f107 0714 	add.w	r7, r7, #20
200017dc:	46bd      	mov	sp, r7
200017de:	bc80      	pop	{r7}
200017e0:	4770      	bx	lr
200017e2:	bf00      	nop

200017e4 <MSS_UART_get_modem_status>:
uint8_t
MSS_UART_get_modem_status
(
    mss_uart_instance_t * this_uart
)
{
200017e4:	b480      	push	{r7}
200017e6:	b085      	sub	sp, #20
200017e8:	af00      	add	r7, sp, #0
200017ea:	6078      	str	r0, [r7, #4]
    uint8_t status = MSS_UART_INVALID_PARAM;
200017ec:	f04f 33ff 	mov.w	r3, #4294967295
200017f0:	73fb      	strb	r3, [r7, #15]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200017f2:	687a      	ldr	r2, [r7, #4]
200017f4:	f649 63b8 	movw	r3, #40632	; 0x9eb8
200017f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200017fc:	429a      	cmp	r2, r3
200017fe:	d007      	beq.n	20001810 <MSS_UART_get_modem_status+0x2c>
20001800:	687a      	ldr	r2, [r7, #4]
20001802:	f649 6390 	movw	r3, #40592	; 0x9e90
20001806:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000180a:	429a      	cmp	r2, r3
2000180c:	d000      	beq.n	20001810 <MSS_UART_get_modem_status+0x2c>
2000180e:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
20001810:	687a      	ldr	r2, [r7, #4]
20001812:	f649 63b8 	movw	r3, #40632	; 0x9eb8
20001816:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000181a:	429a      	cmp	r2, r3
2000181c:	d006      	beq.n	2000182c <MSS_UART_get_modem_status+0x48>
2000181e:	687a      	ldr	r2, [r7, #4]
20001820:	f649 6390 	movw	r3, #40592	; 0x9e90
20001824:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001828:	429a      	cmp	r2, r3
2000182a:	d103      	bne.n	20001834 <MSS_UART_get_modem_status+0x50>
         * Bit 4 - Clear To Send
         * Bit 5 - Data Set Ready
         * Bit 6 - Ring Indicator
         * Bit 7 - Data Carrier Detect
         */
        status = this_uart->hw_reg->MSR;
2000182c:	687b      	ldr	r3, [r7, #4]
2000182e:	681b      	ldr	r3, [r3, #0]
20001830:	7e1b      	ldrb	r3, [r3, #24]
20001832:	73fb      	strb	r3, [r7, #15]
    }
    return status;
20001834:	7bfb      	ldrb	r3, [r7, #15]
}
20001836:	4618      	mov	r0, r3
20001838:	f107 0714 	add.w	r7, r7, #20
2000183c:	46bd      	mov	sp, r7
2000183e:	bc80      	pop	{r7}
20001840:	4770      	bx	lr
20001842:	bf00      	nop

20001844 <MSS_UART_get_tx_status>:
uint8_t
MSS_UART_get_tx_status
(
    mss_uart_instance_t * this_uart
)
{
20001844:	b480      	push	{r7}
20001846:	b085      	sub	sp, #20
20001848:	af00      	add	r7, sp, #0
2000184a:	6078      	str	r0, [r7, #4]
    uint8_t status = MSS_UART_TX_BUSY;
2000184c:	f04f 0300 	mov.w	r3, #0
20001850:	73fb      	strb	r3, [r7, #15]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001852:	687a      	ldr	r2, [r7, #4]
20001854:	f649 63b8 	movw	r3, #40632	; 0x9eb8
20001858:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000185c:	429a      	cmp	r2, r3
2000185e:	d007      	beq.n	20001870 <MSS_UART_get_tx_status+0x2c>
20001860:	687a      	ldr	r2, [r7, #4]
20001862:	f649 6390 	movw	r3, #40592	; 0x9e90
20001866:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000186a:	429a      	cmp	r2, r3
2000186c:	d000      	beq.n	20001870 <MSS_UART_get_tx_status+0x2c>
2000186e:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
20001870:	687a      	ldr	r2, [r7, #4]
20001872:	f649 63b8 	movw	r3, #40632	; 0x9eb8
20001876:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000187a:	429a      	cmp	r2, r3
2000187c:	d006      	beq.n	2000188c <MSS_UART_get_tx_status+0x48>
2000187e:	687a      	ldr	r2, [r7, #4]
20001880:	f649 6390 	movw	r3, #40592	; 0x9e90
20001884:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001888:	429a      	cmp	r2, r3
2000188a:	d10f      	bne.n	200018ac <MSS_UART_get_tx_status+0x68>
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
2000188c:	687b      	ldr	r3, [r7, #4]
2000188e:	681b      	ldr	r3, [r3, #0]
20001890:	7d1b      	ldrb	r3, [r3, #20]
20001892:	73fb      	strb	r3, [r7, #15]
        this_uart->status |= status;
20001894:	687b      	ldr	r3, [r7, #4]
20001896:	7a9a      	ldrb	r2, [r3, #10]
20001898:	7bfb      	ldrb	r3, [r7, #15]
2000189a:	ea42 0303 	orr.w	r3, r2, r3
2000189e:	b2da      	uxtb	r2, r3
200018a0:	687b      	ldr	r3, [r7, #4]
200018a2:	729a      	strb	r2, [r3, #10]
        /*
         * Extract the transmit status bits from the UART's Line Status Register.
         * Bit 5 - Transmitter Holding Register/FIFO Empty (THRE) status. (If = 1, TX FIFO is empty)
         * Bit 6 - Transmitter Empty (TEMT) status. (If = 1, both TX FIFO and shift register are empty)
         */
        status &= ( MSS_UART_THRE | MSS_UART_TEMT );
200018a4:	7bfb      	ldrb	r3, [r7, #15]
200018a6:	f003 0360 	and.w	r3, r3, #96	; 0x60
200018aa:	73fb      	strb	r3, [r7, #15]
    }
    return status;
200018ac:	7bfb      	ldrb	r3, [r7, #15]
}
200018ae:	4618      	mov	r0, r3
200018b0:	f107 0714 	add.w	r7, r7, #20
200018b4:	46bd      	mov	sp, r7
200018b6:	bc80      	pop	{r7}
200018b8:	4770      	bx	lr
200018ba:	bf00      	nop

200018bc <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
200018bc:	b480      	push	{r7}
200018be:	b083      	sub	sp, #12
200018c0:	af00      	add	r7, sp, #0
200018c2:	4603      	mov	r3, r0
200018c4:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
200018c6:	f24e 1300 	movw	r3, #57600	; 0xe100
200018ca:	f2ce 0300 	movt	r3, #57344	; 0xe000
200018ce:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200018d2:	ea4f 1252 	mov.w	r2, r2, lsr #5
200018d6:	88f9      	ldrh	r1, [r7, #6]
200018d8:	f001 011f 	and.w	r1, r1, #31
200018dc:	f04f 0001 	mov.w	r0, #1
200018e0:	fa00 f101 	lsl.w	r1, r0, r1
200018e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200018e8:	f107 070c 	add.w	r7, r7, #12
200018ec:	46bd      	mov	sp, r7
200018ee:	bc80      	pop	{r7}
200018f0:	4770      	bx	lr
200018f2:	bf00      	nop

200018f4 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
200018f4:	b480      	push	{r7}
200018f6:	b083      	sub	sp, #12
200018f8:	af00      	add	r7, sp, #0
200018fa:	4603      	mov	r3, r0
200018fc:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
200018fe:	f24e 1300 	movw	r3, #57600	; 0xe100
20001902:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001906:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
2000190a:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000190e:	88f9      	ldrh	r1, [r7, #6]
20001910:	f001 011f 	and.w	r1, r1, #31
20001914:	f04f 0001 	mov.w	r0, #1
20001918:	fa00 f101 	lsl.w	r1, r0, r1
2000191c:	f102 0220 	add.w	r2, r2, #32
20001920:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20001924:	f107 070c 	add.w	r7, r7, #12
20001928:	46bd      	mov	sp, r7
2000192a:	bc80      	pop	{r7}
2000192c:	4770      	bx	lr
2000192e:	bf00      	nop

20001930 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20001930:	b480      	push	{r7}
20001932:	b083      	sub	sp, #12
20001934:	af00      	add	r7, sp, #0
20001936:	4603      	mov	r3, r0
20001938:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
2000193a:	f24e 1300 	movw	r3, #57600	; 0xe100
2000193e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001942:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20001946:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000194a:	88f9      	ldrh	r1, [r7, #6]
2000194c:	f001 011f 	and.w	r1, r1, #31
20001950:	f04f 0001 	mov.w	r0, #1
20001954:	fa00 f101 	lsl.w	r1, r0, r1
20001958:	f102 0260 	add.w	r2, r2, #96	; 0x60
2000195c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20001960:	f107 070c 	add.w	r7, r7, #12
20001964:	46bd      	mov	sp, r7
20001966:	bc80      	pop	{r7}
20001968:	4770      	bx	lr
2000196a:	bf00      	nop

2000196c <MSS_I2C_init>:
(
    mss_i2c_instance_t * this_i2c,
    uint8_t ser_address,
    mss_i2c_clock_divider_t ser_clock_speed
)
{
2000196c:	b580      	push	{r7, lr}
2000196e:	b084      	sub	sp, #16
20001970:	af00      	add	r7, sp, #0
20001972:	6078      	str	r0, [r7, #4]
20001974:	4613      	mov	r3, r2
20001976:	460a      	mov	r2, r1
20001978:	70fa      	strb	r2, [r7, #3]
2000197a:	70bb      	strb	r3, [r7, #2]
    uint32_t primask;
    uint_fast16_t clock_speed = (uint_fast16_t)ser_clock_speed;
2000197c:	78bb      	ldrb	r3, [r7, #2]
2000197e:	60fb      	str	r3, [r7, #12]
    
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
20001980:	687a      	ldr	r2, [r7, #4]
20001982:	f649 63e0 	movw	r3, #40672	; 0x9ee0
20001986:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000198a:	429a      	cmp	r2, r3
2000198c:	d007      	beq.n	2000199e <MSS_I2C_init+0x32>
2000198e:	687a      	ldr	r2, [r7, #4]
20001990:	f649 7354 	movw	r3, #40788	; 0x9f54
20001994:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001998:	429a      	cmp	r2, r3
2000199a:	d000      	beq.n	2000199e <MSS_I2C_init+0x32>
2000199c:	be00      	bkpt	0x0000
     * Initialize all items of the this_i2c data structure to zero. This
     * initializes all state variables to their init value. It relies on
     * the fact that NO_TRANSACTION, I2C_SUCCESS and I2C_RELEASE_BUS all
     * have an actual value of zero.
     */
    primask = disable_interrupts();
2000199e:	f001 f98f 	bl	20002cc0 <disable_interrupts>
200019a2:	4603      	mov	r3, r0
200019a4:	60bb      	str	r3, [r7, #8]
    memset(this_i2c, 0, sizeof(mss_i2c_instance_t));
200019a6:	6878      	ldr	r0, [r7, #4]
200019a8:	f04f 0100 	mov.w	r1, #0
200019ac:	f04f 0274 	mov.w	r2, #116	; 0x74
200019b0:	f001 fc66 	bl	20003280 <memset>
    
    if ( this_i2c == &g_mss_i2c0 )
200019b4:	687a      	ldr	r2, [r7, #4]
200019b6:	f649 63e0 	movw	r3, #40672	; 0x9ee0
200019ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
200019be:	429a      	cmp	r2, r3
200019c0:	d12c      	bne.n	20001a1c <MSS_I2C_init+0xb0>
    {
        this_i2c->irqn = I2C0_IRQn;
200019c2:	687b      	ldr	r3, [r7, #4]
200019c4:	f04f 020e 	mov.w	r2, #14
200019c8:	825a      	strh	r2, [r3, #18]
        this_i2c->hw_reg = I2C0;
200019ca:	687a      	ldr	r2, [r7, #4]
200019cc:	f242 0300 	movw	r3, #8192	; 0x2000
200019d0:	f2c4 0300 	movt	r3, #16384	; 0x4000
200019d4:	6153      	str	r3, [r2, #20]
        this_i2c->hw_reg_bit = I2C0_BITBAND;
200019d6:	687a      	ldr	r2, [r7, #4]
200019d8:	f240 0300 	movw	r3, #0
200019dc:	f2c4 2304 	movt	r3, #16900	; 0x4204
200019e0:	6193      	str	r3, [r2, #24]
        
        /* reset I2C0 */
        SYSREG->SOFT_RST_CR |= SYSREG_I2C0_SOFTRESET_MASK;
200019e2:	f242 0300 	movw	r3, #8192	; 0x2000
200019e6:	f2ce 0304 	movt	r3, #57348	; 0xe004
200019ea:	f242 0200 	movw	r2, #8192	; 0x2000
200019ee:	f2ce 0204 	movt	r2, #57348	; 0xe004
200019f2:	6b12      	ldr	r2, [r2, #48]	; 0x30
200019f4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
200019f8:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended I2C0 interrupt */
        NVIC_ClearPendingIRQ( I2C0_IRQn );
200019fa:	f04f 000e 	mov.w	r0, #14
200019fe:	f7ff ff97 	bl	20001930 <NVIC_ClearPendingIRQ>
        /* Take I2C0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_I2C0_SOFTRESET_MASK;
20001a02:	f242 0300 	movw	r3, #8192	; 0x2000
20001a06:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001a0a:	f242 0200 	movw	r2, #8192	; 0x2000
20001a0e:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001a12:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001a14:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
20001a18:	631a      	str	r2, [r3, #48]	; 0x30
20001a1a:	e02b      	b.n	20001a74 <MSS_I2C_init+0x108>
    }
    else
    {
        this_i2c->irqn = I2C1_IRQn;
20001a1c:	687b      	ldr	r3, [r7, #4]
20001a1e:	f04f 0211 	mov.w	r2, #17
20001a22:	825a      	strh	r2, [r3, #18]
        this_i2c->hw_reg = I2C1;
20001a24:	687a      	ldr	r2, [r7, #4]
20001a26:	f242 0300 	movw	r3, #8192	; 0x2000
20001a2a:	f2c4 0301 	movt	r3, #16385	; 0x4001
20001a2e:	6153      	str	r3, [r2, #20]
        this_i2c->hw_reg_bit = I2C1_BITBAND;
20001a30:	687a      	ldr	r2, [r7, #4]
20001a32:	f240 0300 	movw	r3, #0
20001a36:	f2c4 2324 	movt	r3, #16932	; 0x4224
20001a3a:	6193      	str	r3, [r2, #24]
        
        /* reset I2C1 */
        SYSREG->SOFT_RST_CR |= SYSREG_I2C1_SOFTRESET_MASK;
20001a3c:	f242 0300 	movw	r3, #8192	; 0x2000
20001a40:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001a44:	f242 0200 	movw	r2, #8192	; 0x2000
20001a48:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001a4c:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001a4e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
20001a52:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended I2C1 interrupt */
        NVIC_ClearPendingIRQ( I2C1_IRQn );
20001a54:	f04f 0011 	mov.w	r0, #17
20001a58:	f7ff ff6a 	bl	20001930 <NVIC_ClearPendingIRQ>
        /* Take I2C1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_I2C1_SOFTRESET_MASK;
20001a5c:	f242 0300 	movw	r3, #8192	; 0x2000
20001a60:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001a64:	f242 0200 	movw	r2, #8192	; 0x2000
20001a68:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001a6c:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001a6e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
20001a72:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Use same base address for SMBus bitband access */
    this_i2c->hw_smb_reg_bit = (I2C_SMBus_BitBand_TypeDef *)this_i2c->hw_reg_bit;
20001a74:	687b      	ldr	r3, [r7, #4]
20001a76:	699b      	ldr	r3, [r3, #24]
20001a78:	461a      	mov	r2, r3
20001a7a:	687b      	ldr	r3, [r7, #4]
20001a7c:	61da      	str	r2, [r3, #28]

    /* Update Serial address of the device */
    this_i2c->ser_address = (uint_fast8_t)ser_address << 1u;
20001a7e:	78fb      	ldrb	r3, [r7, #3]
20001a80:	ea4f 0243 	mov.w	r2, r3, lsl #1
20001a84:	687b      	ldr	r3, [r7, #4]
20001a86:	601a      	str	r2, [r3, #0]

    this_i2c->hw_reg_bit->CTRL_CR2 = (uint32_t)((clock_speed >> 2u) & 0x01u);
20001a88:	687b      	ldr	r3, [r7, #4]
20001a8a:	699b      	ldr	r3, [r3, #24]
20001a8c:	68fa      	ldr	r2, [r7, #12]
20001a8e:	ea4f 0292 	mov.w	r2, r2, lsr #2
20001a92:	f002 0201 	and.w	r2, r2, #1
20001a96:	61da      	str	r2, [r3, #28]
    this_i2c->hw_reg_bit->CTRL_CR1 = (uint32_t)((clock_speed >> 1u) & 0x01u);
20001a98:	687b      	ldr	r3, [r7, #4]
20001a9a:	699b      	ldr	r3, [r3, #24]
20001a9c:	68fa      	ldr	r2, [r7, #12]
20001a9e:	ea4f 0252 	mov.w	r2, r2, lsr #1
20001aa2:	f002 0201 	and.w	r2, r2, #1
20001aa6:	605a      	str	r2, [r3, #4]
    this_i2c->hw_reg_bit->CTRL_CR0 = (uint32_t)(clock_speed & 0x01u);
20001aa8:	687b      	ldr	r3, [r7, #4]
20001aaa:	699b      	ldr	r3, [r3, #24]
20001aac:	68fa      	ldr	r2, [r7, #12]
20001aae:	f002 0201 	and.w	r2, r2, #1
20001ab2:	601a      	str	r2, [r3, #0]
    this_i2c->hw_reg->ADDR = (uint8_t)this_i2c->ser_address;
20001ab4:	687b      	ldr	r3, [r7, #4]
20001ab6:	695b      	ldr	r3, [r3, #20]
20001ab8:	687a      	ldr	r2, [r7, #4]
20001aba:	6812      	ldr	r2, [r2, #0]
20001abc:	b2d2      	uxtb	r2, r2
20001abe:	731a      	strb	r2, [r3, #12]
    this_i2c->hw_reg_bit->CTRL_ENS1 = 0x01u; /* set enable bit */
20001ac0:	687b      	ldr	r3, [r7, #4]
20001ac2:	699b      	ldr	r3, [r3, #24]
20001ac4:	f04f 0201 	mov.w	r2, #1
20001ac8:	619a      	str	r2, [r3, #24]
    restore_interrupts( primask );
20001aca:	68b8      	ldr	r0, [r7, #8]
20001acc:	f001 f90a 	bl	20002ce4 <restore_interrupts>
}
20001ad0:	f107 0710 	add.w	r7, r7, #16
20001ad4:	46bd      	mov	sp, r7
20001ad6:	bd80      	pop	{r7, pc}

20001ad8 <MSS_I2C_write>:
    uint8_t serial_addr,
    const uint8_t * write_buffer,
    uint16_t write_size,
    uint8_t options
)
{
20001ad8:	b580      	push	{r7, lr}
20001ada:	b086      	sub	sp, #24
20001adc:	af00      	add	r7, sp, #0
20001ade:	60f8      	str	r0, [r7, #12]
20001ae0:	607a      	str	r2, [r7, #4]
20001ae2:	460a      	mov	r2, r1
20001ae4:	72fa      	strb	r2, [r7, #11]
20001ae6:	807b      	strh	r3, [r7, #2]
    uint32_t primask;
    volatile uint8_t stat_ctrl;

    ASSERT((this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1));
20001ae8:	68fa      	ldr	r2, [r7, #12]
20001aea:	f649 63e0 	movw	r3, #40672	; 0x9ee0
20001aee:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001af2:	429a      	cmp	r2, r3
20001af4:	d007      	beq.n	20001b06 <MSS_I2C_write+0x2e>
20001af6:	68fa      	ldr	r2, [r7, #12]
20001af8:	f649 7354 	movw	r3, #40788	; 0x9f54
20001afc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b00:	429a      	cmp	r2, r3
20001b02:	d000      	beq.n	20001b06 <MSS_I2C_write+0x2e>
20001b04:	be00      	bkpt	0x0000

    primask = disable_interrupts();
20001b06:	f001 f8db 	bl	20002cc0 <disable_interrupts>
20001b0a:	4603      	mov	r3, r0
20001b0c:	617b      	str	r3, [r7, #20]

    /* Update the transaction only when there is no transaction going on I2C */
    if( this_i2c->transaction == NO_TRANSACTION)
20001b0e:	68fb      	ldr	r3, [r7, #12]
20001b10:	7a1b      	ldrb	r3, [r3, #8]
20001b12:	2b00      	cmp	r3, #0
20001b14:	d103      	bne.n	20001b1e <MSS_I2C_write+0x46>
    {
      this_i2c->transaction = MASTER_WRITE_TRANSACTION;
20001b16:	68fb      	ldr	r3, [r7, #12]
20001b18:	f04f 0201 	mov.w	r2, #1
20001b1c:	721a      	strb	r2, [r3, #8]
    }

    /* Update the Pending transaction information so that transaction can restarted */
    this_i2c->pending_transaction = MASTER_WRITE_TRANSACTION ;
20001b1e:	68fb      	ldr	r3, [r7, #12]
20001b20:	f04f 0201 	mov.w	r2, #1
20001b24:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72

    /* Update target address */
    this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
20001b28:	7afb      	ldrb	r3, [r7, #11]
20001b2a:	ea4f 0243 	mov.w	r2, r3, lsl #1
20001b2e:	68fb      	ldr	r3, [r7, #12]
20001b30:	605a      	str	r2, [r3, #4]

    this_i2c->dir = WRITE_DIR;
20001b32:	68fb      	ldr	r3, [r7, #12]
20001b34:	f04f 0200 	mov.w	r2, #0
20001b38:	62da      	str	r2, [r3, #44]	; 0x2c

    this_i2c->master_tx_buffer = write_buffer;
20001b3a:	68fb      	ldr	r3, [r7, #12]
20001b3c:	687a      	ldr	r2, [r7, #4]
20001b3e:	621a      	str	r2, [r3, #32]
    this_i2c->master_tx_size = write_size;
20001b40:	887a      	ldrh	r2, [r7, #2]
20001b42:	68fb      	ldr	r3, [r7, #12]
20001b44:	625a      	str	r2, [r3, #36]	; 0x24
    this_i2c->master_tx_idx = 0u;
20001b46:	68fb      	ldr	r3, [r7, #12]
20001b48:	f04f 0200 	mov.w	r2, #0
20001b4c:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set I2C status in progress */
    this_i2c->master_status = MSS_I2C_IN_PROGRESS;
20001b4e:	68fb      	ldr	r3, [r7, #12]
20001b50:	f04f 0201 	mov.w	r2, #1
20001b54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    this_i2c->options = options;
20001b58:	68fb      	ldr	r3, [r7, #12]
20001b5a:	f897 2020 	ldrb.w	r2, [r7, #32]
20001b5e:	741a      	strb	r2, [r3, #16]

    if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
20001b60:	68fb      	ldr	r3, [r7, #12]
20001b62:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
20001b66:	b2db      	uxtb	r3, r3
20001b68:	2b01      	cmp	r3, #1
20001b6a:	d105      	bne.n	20001b78 <MSS_I2C_write+0xa0>
    {
        this_i2c->is_transaction_pending = 1u;
20001b6c:	68fb      	ldr	r3, [r7, #12]
20001b6e:	f04f 0201 	mov.w	r2, #1
20001b72:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
20001b76:	e004      	b.n	20001b82 <MSS_I2C_write+0xaa>
    }
    else
    {
        this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
20001b78:	68fb      	ldr	r3, [r7, #12]
20001b7a:	699b      	ldr	r3, [r3, #24]
20001b7c:	f04f 0201 	mov.w	r2, #1
20001b80:	615a      	str	r2, [r3, #20]
    /*
     * Clear interrupts if required (depends on repeated starts).
     * Since the Bus is on hold, only then prior status needs to
     * be cleared.
     */
    if ( MSS_I2C_HOLD_BUS == this_i2c->bus_status )
20001b82:	68fb      	ldr	r3, [r7, #12]
20001b84:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
20001b88:	2b01      	cmp	r3, #1
20001b8a:	d111      	bne.n	20001bb0 <MSS_I2C_write+0xd8>
    {
        this_i2c->hw_reg_bit->CTRL_SI = 0u;
20001b8c:	68fb      	ldr	r3, [r7, #12]
20001b8e:	699b      	ldr	r3, [r3, #24]
20001b90:	f04f 0200 	mov.w	r2, #0
20001b94:	60da      	str	r2, [r3, #12]
        stat_ctrl = this_i2c->hw_reg->STATUS;
20001b96:	68fb      	ldr	r3, [r7, #12]
20001b98:	695b      	ldr	r3, [r3, #20]
20001b9a:	791b      	ldrb	r3, [r3, #4]
20001b9c:	74fb      	strb	r3, [r7, #19]
        stat_ctrl = stat_ctrl;  /* Avoids Lint warning */
20001b9e:	7cfb      	ldrb	r3, [r7, #19]
20001ba0:	b2db      	uxtb	r3, r3
20001ba2:	74fb      	strb	r3, [r7, #19]
        NVIC_ClearPendingIRQ( this_i2c->irqn );
20001ba4:	68fb      	ldr	r3, [r7, #12]
20001ba6:	8a5b      	ldrh	r3, [r3, #18]
20001ba8:	b21b      	sxth	r3, r3
20001baa:	4618      	mov	r0, r3
20001bac:	f7ff fec0 	bl	20001930 <NVIC_ClearPendingIRQ>
    }

    /* Enable the interrupt. ( Re-enable) */
    NVIC_EnableIRQ( this_i2c->irqn );
20001bb0:	68fb      	ldr	r3, [r7, #12]
20001bb2:	8a5b      	ldrh	r3, [r3, #18]
20001bb4:	b21b      	sxth	r3, r3
20001bb6:	4618      	mov	r0, r3
20001bb8:	f7ff fe80 	bl	200018bc <NVIC_EnableIRQ>

    restore_interrupts( primask );
20001bbc:	6978      	ldr	r0, [r7, #20]
20001bbe:	f001 f891 	bl	20002ce4 <restore_interrupts>
}
20001bc2:	f107 0718 	add.w	r7, r7, #24
20001bc6:	46bd      	mov	sp, r7
20001bc8:	bd80      	pop	{r7, pc}
20001bca:	bf00      	nop

20001bcc <MSS_I2C_read>:
    uint8_t serial_addr,
    uint8_t * read_buffer,
    uint16_t read_size,
    uint8_t options
)
{
20001bcc:	b580      	push	{r7, lr}
20001bce:	b086      	sub	sp, #24
20001bd0:	af00      	add	r7, sp, #0
20001bd2:	60f8      	str	r0, [r7, #12]
20001bd4:	607a      	str	r2, [r7, #4]
20001bd6:	460a      	mov	r2, r1
20001bd8:	72fa      	strb	r2, [r7, #11]
20001bda:	807b      	strh	r3, [r7, #2]
    uint32_t primask;
    volatile uint8_t stat_ctrl;

    ASSERT((this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1));
20001bdc:	68fa      	ldr	r2, [r7, #12]
20001bde:	f649 63e0 	movw	r3, #40672	; 0x9ee0
20001be2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001be6:	429a      	cmp	r2, r3
20001be8:	d007      	beq.n	20001bfa <MSS_I2C_read+0x2e>
20001bea:	68fa      	ldr	r2, [r7, #12]
20001bec:	f649 7354 	movw	r3, #40788	; 0x9f54
20001bf0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001bf4:	429a      	cmp	r2, r3
20001bf6:	d000      	beq.n	20001bfa <MSS_I2C_read+0x2e>
20001bf8:	be00      	bkpt	0x0000

    primask = disable_interrupts();
20001bfa:	f001 f861 	bl	20002cc0 <disable_interrupts>
20001bfe:	4603      	mov	r3, r0
20001c00:	617b      	str	r3, [r7, #20]
    
    /* Update the transaction only when there is no transaction going on I2C */
    if( this_i2c->transaction == NO_TRANSACTION)
20001c02:	68fb      	ldr	r3, [r7, #12]
20001c04:	7a1b      	ldrb	r3, [r3, #8]
20001c06:	2b00      	cmp	r3, #0
20001c08:	d103      	bne.n	20001c12 <MSS_I2C_read+0x46>
    {
      this_i2c->transaction = MASTER_READ_TRANSACTION;
20001c0a:	68fb      	ldr	r3, [r7, #12]
20001c0c:	f04f 0202 	mov.w	r2, #2
20001c10:	721a      	strb	r2, [r3, #8]
    }

    /* Update the Pending transaction information so that transaction can restarted */
    this_i2c->pending_transaction = MASTER_READ_TRANSACTION ;
20001c12:	68fb      	ldr	r3, [r7, #12]
20001c14:	f04f 0202 	mov.w	r2, #2
20001c18:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72

    /* Update target address */
    this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
20001c1c:	7afb      	ldrb	r3, [r7, #11]
20001c1e:	ea4f 0243 	mov.w	r2, r3, lsl #1
20001c22:	68fb      	ldr	r3, [r7, #12]
20001c24:	605a      	str	r2, [r3, #4]

    this_i2c->dir = READ_DIR;
20001c26:	68fb      	ldr	r3, [r7, #12]
20001c28:	f04f 0201 	mov.w	r2, #1
20001c2c:	62da      	str	r2, [r3, #44]	; 0x2c

    this_i2c->master_rx_buffer = read_buffer;
20001c2e:	68fb      	ldr	r3, [r7, #12]
20001c30:	687a      	ldr	r2, [r7, #4]
20001c32:	631a      	str	r2, [r3, #48]	; 0x30
    this_i2c->master_rx_size = read_size;
20001c34:	887a      	ldrh	r2, [r7, #2]
20001c36:	68fb      	ldr	r3, [r7, #12]
20001c38:	635a      	str	r2, [r3, #52]	; 0x34
    this_i2c->master_rx_idx = 0u;
20001c3a:	68fb      	ldr	r3, [r7, #12]
20001c3c:	f04f 0200 	mov.w	r2, #0
20001c40:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Set I2C status in progress */
    this_i2c->master_status = MSS_I2C_IN_PROGRESS;
20001c42:	68fb      	ldr	r3, [r7, #12]
20001c44:	f04f 0201 	mov.w	r2, #1
20001c48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    this_i2c->options = options;
20001c4c:	68fb      	ldr	r3, [r7, #12]
20001c4e:	f897 2020 	ldrb.w	r2, [r7, #32]
20001c52:	741a      	strb	r2, [r3, #16]

    if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
20001c54:	68fb      	ldr	r3, [r7, #12]
20001c56:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
20001c5a:	b2db      	uxtb	r3, r3
20001c5c:	2b01      	cmp	r3, #1
20001c5e:	d105      	bne.n	20001c6c <MSS_I2C_read+0xa0>
    {
        this_i2c->is_transaction_pending = 1u;
20001c60:	68fb      	ldr	r3, [r7, #12]
20001c62:	f04f 0201 	mov.w	r2, #1
20001c66:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
20001c6a:	e004      	b.n	20001c76 <MSS_I2C_read+0xaa>
    }
    else
    {
        this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
20001c6c:	68fb      	ldr	r3, [r7, #12]
20001c6e:	699b      	ldr	r3, [r3, #24]
20001c70:	f04f 0201 	mov.w	r2, #1
20001c74:	615a      	str	r2, [r3, #20]
    /*
     * Clear interrupts if required (depends on repeated starts).
     * Since the Bus is on hold, only then prior status needs to
     * be cleared.
     */
    if ( MSS_I2C_HOLD_BUS == this_i2c->bus_status )
20001c76:	68fb      	ldr	r3, [r7, #12]
20001c78:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
20001c7c:	2b01      	cmp	r3, #1
20001c7e:	d111      	bne.n	20001ca4 <MSS_I2C_read+0xd8>
    {
        this_i2c->hw_reg_bit->CTRL_SI = 0u;
20001c80:	68fb      	ldr	r3, [r7, #12]
20001c82:	699b      	ldr	r3, [r3, #24]
20001c84:	f04f 0200 	mov.w	r2, #0
20001c88:	60da      	str	r2, [r3, #12]
        stat_ctrl = this_i2c->hw_reg->STATUS;
20001c8a:	68fb      	ldr	r3, [r7, #12]
20001c8c:	695b      	ldr	r3, [r3, #20]
20001c8e:	791b      	ldrb	r3, [r3, #4]
20001c90:	74fb      	strb	r3, [r7, #19]
        stat_ctrl = stat_ctrl;  /* Avoids Lint warning */
20001c92:	7cfb      	ldrb	r3, [r7, #19]
20001c94:	b2db      	uxtb	r3, r3
20001c96:	74fb      	strb	r3, [r7, #19]
        NVIC_ClearPendingIRQ( this_i2c->irqn );
20001c98:	68fb      	ldr	r3, [r7, #12]
20001c9a:	8a5b      	ldrh	r3, [r3, #18]
20001c9c:	b21b      	sxth	r3, r3
20001c9e:	4618      	mov	r0, r3
20001ca0:	f7ff fe46 	bl	20001930 <NVIC_ClearPendingIRQ>
    }
    
    /* Enable the interrupt. ( Re-enable) */
    NVIC_EnableIRQ( this_i2c->irqn );
20001ca4:	68fb      	ldr	r3, [r7, #12]
20001ca6:	8a5b      	ldrh	r3, [r3, #18]
20001ca8:	b21b      	sxth	r3, r3
20001caa:	4618      	mov	r0, r3
20001cac:	f7ff fe06 	bl	200018bc <NVIC_EnableIRQ>
    restore_interrupts( primask );
20001cb0:	6978      	ldr	r0, [r7, #20]
20001cb2:	f001 f817 	bl	20002ce4 <restore_interrupts>
}
20001cb6:	f107 0718 	add.w	r7, r7, #24
20001cba:	46bd      	mov	sp, r7
20001cbc:	bd80      	pop	{r7, pc}
20001cbe:	bf00      	nop

20001cc0 <MSS_I2C_write_read>:
    uint16_t offset_size,
    uint8_t * read_buffer,
    uint16_t read_size,
    uint8_t options
)
{
20001cc0:	b580      	push	{r7, lr}
20001cc2:	b086      	sub	sp, #24
20001cc4:	af00      	add	r7, sp, #0
20001cc6:	60f8      	str	r0, [r7, #12]
20001cc8:	607a      	str	r2, [r7, #4]
20001cca:	460a      	mov	r2, r1
20001ccc:	72fa      	strb	r2, [r7, #11]
20001cce:	807b      	strh	r3, [r7, #2]
    ASSERT((this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1));
20001cd0:	68fa      	ldr	r2, [r7, #12]
20001cd2:	f649 63e0 	movw	r3, #40672	; 0x9ee0
20001cd6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001cda:	429a      	cmp	r2, r3
20001cdc:	d007      	beq.n	20001cee <MSS_I2C_write_read+0x2e>
20001cde:	68fa      	ldr	r2, [r7, #12]
20001ce0:	f649 7354 	movw	r3, #40788	; 0x9f54
20001ce4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ce8:	429a      	cmp	r2, r3
20001cea:	d000      	beq.n	20001cee <MSS_I2C_write_read+0x2e>
20001cec:	be00      	bkpt	0x0000
    ASSERT(offset_size > 0u);
20001cee:	887b      	ldrh	r3, [r7, #2]
20001cf0:	2b00      	cmp	r3, #0
20001cf2:	d100      	bne.n	20001cf6 <MSS_I2C_write_read+0x36>
20001cf4:	be00      	bkpt	0x0000
    ASSERT(addr_offset != (const uint8_t *)0);
20001cf6:	687b      	ldr	r3, [r7, #4]
20001cf8:	2b00      	cmp	r3, #0
20001cfa:	d100      	bne.n	20001cfe <MSS_I2C_write_read+0x3e>
20001cfc:	be00      	bkpt	0x0000
    ASSERT(read_size > 0u);
20001cfe:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
20001d00:	2b00      	cmp	r3, #0
20001d02:	d100      	bne.n	20001d06 <MSS_I2C_write_read+0x46>
20001d04:	be00      	bkpt	0x0000
    ASSERT(read_buffer != (uint8_t *)0);
20001d06:	6a3b      	ldr	r3, [r7, #32]
20001d08:	2b00      	cmp	r3, #0
20001d0a:	d100      	bne.n	20001d0e <MSS_I2C_write_read+0x4e>
20001d0c:	be00      	bkpt	0x0000

    if((read_size > 0u) && (offset_size > 0u))
20001d0e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
20001d10:	2b00      	cmp	r3, #0
20001d12:	d06a      	beq.n	20001dea <MSS_I2C_write_read+0x12a>
20001d14:	887b      	ldrh	r3, [r7, #2]
20001d16:	2b00      	cmp	r3, #0
20001d18:	d067      	beq.n	20001dea <MSS_I2C_write_read+0x12a>
    {
        uint32_t primask;
        volatile uint8_t stat_ctrl;

        primask = disable_interrupts();
20001d1a:	f000 ffd1 	bl	20002cc0 <disable_interrupts>
20001d1e:	4603      	mov	r3, r0
20001d20:	617b      	str	r3, [r7, #20]

        /* Update the transaction only when there is no transaction going on I2C */
        if( this_i2c->transaction == NO_TRANSACTION)
20001d22:	68fb      	ldr	r3, [r7, #12]
20001d24:	7a1b      	ldrb	r3, [r3, #8]
20001d26:	2b00      	cmp	r3, #0
20001d28:	d103      	bne.n	20001d32 <MSS_I2C_write_read+0x72>
        {
            this_i2c->transaction = MASTER_RANDOM_READ_TRANSACTION;
20001d2a:	68fb      	ldr	r3, [r7, #12]
20001d2c:	f04f 0203 	mov.w	r2, #3
20001d30:	721a      	strb	r2, [r3, #8]
        }

        /* Update the Pending transaction information so that transaction can restarted */
        this_i2c->pending_transaction = MASTER_RANDOM_READ_TRANSACTION ;
20001d32:	68fb      	ldr	r3, [r7, #12]
20001d34:	f04f 0203 	mov.w	r2, #3
20001d38:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72

        /* Update target address */
        this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
20001d3c:	7afb      	ldrb	r3, [r7, #11]
20001d3e:	ea4f 0243 	mov.w	r2, r3, lsl #1
20001d42:	68fb      	ldr	r3, [r7, #12]
20001d44:	605a      	str	r2, [r3, #4]

        this_i2c->dir = WRITE_DIR;
20001d46:	68fb      	ldr	r3, [r7, #12]
20001d48:	f04f 0200 	mov.w	r2, #0
20001d4c:	62da      	str	r2, [r3, #44]	; 0x2c
        this_i2c->master_tx_buffer = addr_offset;
20001d4e:	68fb      	ldr	r3, [r7, #12]
20001d50:	687a      	ldr	r2, [r7, #4]
20001d52:	621a      	str	r2, [r3, #32]
        this_i2c->master_tx_size = offset_size;
20001d54:	887a      	ldrh	r2, [r7, #2]
20001d56:	68fb      	ldr	r3, [r7, #12]
20001d58:	625a      	str	r2, [r3, #36]	; 0x24
        this_i2c->master_tx_idx = 0u;
20001d5a:	68fb      	ldr	r3, [r7, #12]
20001d5c:	f04f 0200 	mov.w	r2, #0
20001d60:	629a      	str	r2, [r3, #40]	; 0x28

        this_i2c->master_rx_buffer = read_buffer;
20001d62:	68fb      	ldr	r3, [r7, #12]
20001d64:	6a3a      	ldr	r2, [r7, #32]
20001d66:	631a      	str	r2, [r3, #48]	; 0x30
        this_i2c->master_rx_size = read_size;
20001d68:	8cba      	ldrh	r2, [r7, #36]	; 0x24
20001d6a:	68fb      	ldr	r3, [r7, #12]
20001d6c:	635a      	str	r2, [r3, #52]	; 0x34
        this_i2c->master_rx_idx = 0u;
20001d6e:	68fb      	ldr	r3, [r7, #12]
20001d70:	f04f 0200 	mov.w	r2, #0
20001d74:	639a      	str	r2, [r3, #56]	; 0x38

        /* Set I2C status in progress */
        this_i2c->master_status = MSS_I2C_IN_PROGRESS;
20001d76:	68fb      	ldr	r3, [r7, #12]
20001d78:	f04f 0201 	mov.w	r2, #1
20001d7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        this_i2c->options = options;
20001d80:	68fb      	ldr	r3, [r7, #12]
20001d82:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
20001d86:	741a      	strb	r2, [r3, #16]

        if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
20001d88:	68fb      	ldr	r3, [r7, #12]
20001d8a:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
20001d8e:	b2db      	uxtb	r3, r3
20001d90:	2b01      	cmp	r3, #1
20001d92:	d105      	bne.n	20001da0 <MSS_I2C_write_read+0xe0>
        {
            this_i2c->is_transaction_pending = 1u;
20001d94:	68fb      	ldr	r3, [r7, #12]
20001d96:	f04f 0201 	mov.w	r2, #1
20001d9a:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
20001d9e:	e004      	b.n	20001daa <MSS_I2C_write_read+0xea>
        }
        else
        {
            this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
20001da0:	68fb      	ldr	r3, [r7, #12]
20001da2:	699b      	ldr	r3, [r3, #24]
20001da4:	f04f 0201 	mov.w	r2, #1
20001da8:	615a      	str	r2, [r3, #20]
        /*
         * Clear interrupts if required (depends on repeated starts).
         * Since the Bus is on hold, only then prior status needs to
         * be cleared.
         */
        if ( MSS_I2C_HOLD_BUS == this_i2c->bus_status )
20001daa:	68fb      	ldr	r3, [r7, #12]
20001dac:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
20001db0:	2b01      	cmp	r3, #1
20001db2:	d111      	bne.n	20001dd8 <MSS_I2C_write_read+0x118>
        {
            this_i2c->hw_reg_bit->CTRL_SI = 0u;
20001db4:	68fb      	ldr	r3, [r7, #12]
20001db6:	699b      	ldr	r3, [r3, #24]
20001db8:	f04f 0200 	mov.w	r2, #0
20001dbc:	60da      	str	r2, [r3, #12]
            stat_ctrl = this_i2c->hw_reg->STATUS;
20001dbe:	68fb      	ldr	r3, [r7, #12]
20001dc0:	695b      	ldr	r3, [r3, #20]
20001dc2:	791b      	ldrb	r3, [r3, #4]
20001dc4:	74fb      	strb	r3, [r7, #19]
            stat_ctrl = stat_ctrl;  /* Avoids Lint warning */
20001dc6:	7cfb      	ldrb	r3, [r7, #19]
20001dc8:	b2db      	uxtb	r3, r3
20001dca:	74fb      	strb	r3, [r7, #19]
            NVIC_ClearPendingIRQ( this_i2c->irqn );
20001dcc:	68fb      	ldr	r3, [r7, #12]
20001dce:	8a5b      	ldrh	r3, [r3, #18]
20001dd0:	b21b      	sxth	r3, r3
20001dd2:	4618      	mov	r0, r3
20001dd4:	f7ff fdac 	bl	20001930 <NVIC_ClearPendingIRQ>
        }

        /* Enable the interrupt. ( Re-enable) */
        NVIC_EnableIRQ( this_i2c->irqn );
20001dd8:	68fb      	ldr	r3, [r7, #12]
20001dda:	8a5b      	ldrh	r3, [r3, #18]
20001ddc:	b21b      	sxth	r3, r3
20001dde:	4618      	mov	r0, r3
20001de0:	f7ff fd6c 	bl	200018bc <NVIC_EnableIRQ>

        restore_interrupts( primask );
20001de4:	6978      	ldr	r0, [r7, #20]
20001de6:	f000 ff7d 	bl	20002ce4 <restore_interrupts>
    }
}
20001dea:	f107 0718 	add.w	r7, r7, #24
20001dee:	46bd      	mov	sp, r7
20001df0:	bd80      	pop	{r7, pc}
20001df2:	bf00      	nop

20001df4 <MSS_I2C_get_status>:
 */
mss_i2c_status_t MSS_I2C_get_status
(
    mss_i2c_instance_t * this_i2c
)
{
20001df4:	b480      	push	{r7}
20001df6:	b085      	sub	sp, #20
20001df8:	af00      	add	r7, sp, #0
20001dfa:	6078      	str	r0, [r7, #4]
    mss_i2c_status_t i2c_status ;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
20001dfc:	687a      	ldr	r2, [r7, #4]
20001dfe:	f649 63e0 	movw	r3, #40672	; 0x9ee0
20001e02:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e06:	429a      	cmp	r2, r3
20001e08:	d007      	beq.n	20001e1a <MSS_I2C_get_status+0x26>
20001e0a:	687a      	ldr	r2, [r7, #4]
20001e0c:	f649 7354 	movw	r3, #40788	; 0x9f54
20001e10:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e14:	429a      	cmp	r2, r3
20001e16:	d000      	beq.n	20001e1a <MSS_I2C_get_status+0x26>
20001e18:	be00      	bkpt	0x0000

    i2c_status = this_i2c->master_status ;
20001e1a:	687b      	ldr	r3, [r7, #4]
20001e1c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
20001e20:	73fb      	strb	r3, [r7, #15]
    return i2c_status;
20001e22:	7bfb      	ldrb	r3, [r7, #15]
}
20001e24:	4618      	mov	r0, r3
20001e26:	f107 0714 	add.w	r7, r7, #20
20001e2a:	46bd      	mov	sp, r7
20001e2c:	bc80      	pop	{r7}
20001e2e:	4770      	bx	lr

20001e30 <MSS_I2C_wait_complete>:
mss_i2c_status_t MSS_I2C_wait_complete
(
    mss_i2c_instance_t * this_i2c,
    uint32_t timeout_ms
)
{
20001e30:	b480      	push	{r7}
20001e32:	b085      	sub	sp, #20
20001e34:	af00      	add	r7, sp, #0
20001e36:	6078      	str	r0, [r7, #4]
20001e38:	6039      	str	r1, [r7, #0]
	mss_i2c_status_t i2c_status;
    
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
20001e3a:	687a      	ldr	r2, [r7, #4]
20001e3c:	f649 63e0 	movw	r3, #40672	; 0x9ee0
20001e40:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e44:	429a      	cmp	r2, r3
20001e46:	d007      	beq.n	20001e58 <MSS_I2C_wait_complete+0x28>
20001e48:	687a      	ldr	r2, [r7, #4]
20001e4a:	f649 7354 	movw	r3, #40788	; 0x9f54
20001e4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e52:	429a      	cmp	r2, r3
20001e54:	d000      	beq.n	20001e58 <MSS_I2C_wait_complete+0x28>
20001e56:	be00      	bkpt	0x0000
    
    this_i2c->master_timeout_ms = timeout_ms;
20001e58:	687b      	ldr	r3, [r7, #4]
20001e5a:	683a      	ldr	r2, [r7, #0]
20001e5c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Run the loop until state returns I2C_FAILED  or I2C_SUCESS*/
    do {
        i2c_status = this_i2c->master_status;
20001e5e:	687b      	ldr	r3, [r7, #4]
20001e60:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
20001e64:	73fb      	strb	r3, [r7, #15]
    } while(MSS_I2C_IN_PROGRESS == i2c_status);
20001e66:	7bfb      	ldrb	r3, [r7, #15]
20001e68:	2b01      	cmp	r3, #1
20001e6a:	d0f8      	beq.n	20001e5e <MSS_I2C_wait_complete+0x2e>

    return i2c_status;
20001e6c:	7bfb      	ldrb	r3, [r7, #15]
}
20001e6e:	4618      	mov	r0, r3
20001e70:	f107 0714 	add.w	r7, r7, #20
20001e74:	46bd      	mov	sp, r7
20001e76:	bc80      	pop	{r7}
20001e78:	4770      	bx	lr
20001e7a:	bf00      	nop

20001e7c <MSS_I2C_system_tick>:
void MSS_I2C_system_tick
(
    mss_i2c_instance_t * this_i2c,
    uint32_t ms_since_last_tick
)
{
20001e7c:	b480      	push	{r7}
20001e7e:	b083      	sub	sp, #12
20001e80:	af00      	add	r7, sp, #0
20001e82:	6078      	str	r0, [r7, #4]
20001e84:	6039      	str	r1, [r7, #0]
    if(this_i2c->master_timeout_ms != MSS_I2C_NO_TIMEOUT)
20001e86:	687b      	ldr	r3, [r7, #4]
20001e88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
20001e8a:	2b00      	cmp	r3, #0
20001e8c:	d01e      	beq.n	20001ecc <MSS_I2C_system_tick+0x50>
    {
        if(this_i2c->master_timeout_ms > ms_since_last_tick)
20001e8e:	687b      	ldr	r3, [r7, #4]
20001e90:	6c1a      	ldr	r2, [r3, #64]	; 0x40
20001e92:	683b      	ldr	r3, [r7, #0]
20001e94:	429a      	cmp	r2, r3
20001e96:	d907      	bls.n	20001ea8 <MSS_I2C_system_tick+0x2c>
        {
            this_i2c->master_timeout_ms -= ms_since_last_tick;
20001e98:	687b      	ldr	r3, [r7, #4]
20001e9a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
20001e9c:	683b      	ldr	r3, [r7, #0]
20001e9e:	ebc3 0202 	rsb	r2, r3, r2
20001ea2:	687b      	ldr	r3, [r7, #4]
20001ea4:	641a      	str	r2, [r3, #64]	; 0x40
20001ea6:	e011      	b.n	20001ecc <MSS_I2C_system_tick+0x50>
        else
        {
            /*
             * Mark current transaction as having timed out.
             */
            this_i2c->master_status = MSS_I2C_TIMED_OUT;
20001ea8:	687b      	ldr	r3, [r7, #4]
20001eaa:	f04f 0203 	mov.w	r2, #3
20001eae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
            this_i2c->transaction = NO_TRANSACTION;
20001eb2:	687b      	ldr	r3, [r7, #4]
20001eb4:	f04f 0200 	mov.w	r2, #0
20001eb8:	721a      	strb	r2, [r3, #8]
            this_i2c->is_transaction_pending = 0;
20001eba:	687b      	ldr	r3, [r7, #4]
20001ebc:	f04f 0200 	mov.w	r2, #0
20001ec0:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
            
            /*
             * Make sure we do not incorrectly signal a timeout for subsequent
             * transactions.
             */
            this_i2c->master_timeout_ms = MSS_I2C_NO_TIMEOUT;
20001ec4:	687b      	ldr	r3, [r7, #4]
20001ec6:	f04f 0200 	mov.w	r2, #0
20001eca:	641a      	str	r2, [r3, #64]	; 0x40
        }
    }
}
20001ecc:	f107 070c 	add.w	r7, r7, #12
20001ed0:	46bd      	mov	sp, r7
20001ed2:	bc80      	pop	{r7}
20001ed4:	4770      	bx	lr
20001ed6:	bf00      	nop

20001ed8 <MSS_I2C_set_slave_tx_buffer>:
(
    mss_i2c_instance_t * this_i2c,
    const uint8_t * tx_buffer,
    uint16_t tx_size
)
{
20001ed8:	b580      	push	{r7, lr}
20001eda:	b086      	sub	sp, #24
20001edc:	af00      	add	r7, sp, #0
20001ede:	60f8      	str	r0, [r7, #12]
20001ee0:	60b9      	str	r1, [r7, #8]
20001ee2:	4613      	mov	r3, r2
20001ee4:	80fb      	strh	r3, [r7, #6]
    uint32_t primask;
    
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
20001ee6:	68fa      	ldr	r2, [r7, #12]
20001ee8:	f649 63e0 	movw	r3, #40672	; 0x9ee0
20001eec:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ef0:	429a      	cmp	r2, r3
20001ef2:	d007      	beq.n	20001f04 <MSS_I2C_set_slave_tx_buffer+0x2c>
20001ef4:	68fa      	ldr	r2, [r7, #12]
20001ef6:	f649 7354 	movw	r3, #40788	; 0x9f54
20001efa:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001efe:	429a      	cmp	r2, r3
20001f00:	d000      	beq.n	20001f04 <MSS_I2C_set_slave_tx_buffer+0x2c>
20001f02:	be00      	bkpt	0x0000

    primask = disable_interrupts();
20001f04:	f000 fedc 	bl	20002cc0 <disable_interrupts>
20001f08:	4603      	mov	r3, r0
20001f0a:	617b      	str	r3, [r7, #20]
    
    this_i2c->slave_tx_buffer = tx_buffer;
20001f0c:	68fb      	ldr	r3, [r7, #12]
20001f0e:	68ba      	ldr	r2, [r7, #8]
20001f10:	645a      	str	r2, [r3, #68]	; 0x44
    this_i2c->slave_tx_size = tx_size;
20001f12:	88fa      	ldrh	r2, [r7, #6]
20001f14:	68fb      	ldr	r3, [r7, #12]
20001f16:	649a      	str	r2, [r3, #72]	; 0x48
    this_i2c->slave_tx_idx = 0u;
20001f18:	68fb      	ldr	r3, [r7, #12]
20001f1a:	f04f 0200 	mov.w	r2, #0
20001f1e:	64da      	str	r2, [r3, #76]	; 0x4c
    
    restore_interrupts( primask );
20001f20:	6978      	ldr	r0, [r7, #20]
20001f22:	f000 fedf 	bl	20002ce4 <restore_interrupts>
}
20001f26:	f107 0718 	add.w	r7, r7, #24
20001f2a:	46bd      	mov	sp, r7
20001f2c:	bd80      	pop	{r7, pc}
20001f2e:	bf00      	nop

20001f30 <MSS_I2C_set_slave_rx_buffer>:
(
    mss_i2c_instance_t * this_i2c,
    uint8_t * rx_buffer,
    uint16_t rx_size
)
{
20001f30:	b580      	push	{r7, lr}
20001f32:	b086      	sub	sp, #24
20001f34:	af00      	add	r7, sp, #0
20001f36:	60f8      	str	r0, [r7, #12]
20001f38:	60b9      	str	r1, [r7, #8]
20001f3a:	4613      	mov	r3, r2
20001f3c:	80fb      	strh	r3, [r7, #6]
    uint32_t primask;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
20001f3e:	68fa      	ldr	r2, [r7, #12]
20001f40:	f649 63e0 	movw	r3, #40672	; 0x9ee0
20001f44:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001f48:	429a      	cmp	r2, r3
20001f4a:	d007      	beq.n	20001f5c <MSS_I2C_set_slave_rx_buffer+0x2c>
20001f4c:	68fa      	ldr	r2, [r7, #12]
20001f4e:	f649 7354 	movw	r3, #40788	; 0x9f54
20001f52:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001f56:	429a      	cmp	r2, r3
20001f58:	d000      	beq.n	20001f5c <MSS_I2C_set_slave_rx_buffer+0x2c>
20001f5a:	be00      	bkpt	0x0000

    primask = disable_interrupts();
20001f5c:	f000 feb0 	bl	20002cc0 <disable_interrupts>
20001f60:	4603      	mov	r3, r0
20001f62:	617b      	str	r3, [r7, #20]
    
    this_i2c->slave_rx_buffer = rx_buffer;
20001f64:	68fb      	ldr	r3, [r7, #12]
20001f66:	68ba      	ldr	r2, [r7, #8]
20001f68:	651a      	str	r2, [r3, #80]	; 0x50
    this_i2c->slave_rx_size = rx_size;
20001f6a:	88fa      	ldrh	r2, [r7, #6]
20001f6c:	68fb      	ldr	r3, [r7, #12]
20001f6e:	655a      	str	r2, [r3, #84]	; 0x54
    this_i2c->slave_rx_idx = 0u;
20001f70:	68fb      	ldr	r3, [r7, #12]
20001f72:	f04f 0200 	mov.w	r2, #0
20001f76:	659a      	str	r2, [r3, #88]	; 0x58

    restore_interrupts( primask );
20001f78:	6978      	ldr	r0, [r7, #20]
20001f7a:	f000 feb3 	bl	20002ce4 <restore_interrupts>
}
20001f7e:	f107 0718 	add.w	r7, r7, #24
20001f82:	46bd      	mov	sp, r7
20001f84:	bd80      	pop	{r7, pc}
20001f86:	bf00      	nop

20001f88 <MSS_I2C_set_slave_mem_offset_length>:
void MSS_I2C_set_slave_mem_offset_length
(
    mss_i2c_instance_t * this_i2c,
    uint8_t offset_length
)
{
20001f88:	b480      	push	{r7}
20001f8a:	b083      	sub	sp, #12
20001f8c:	af00      	add	r7, sp, #0
20001f8e:	6078      	str	r0, [r7, #4]
20001f90:	460b      	mov	r3, r1
20001f92:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
20001f94:	687a      	ldr	r2, [r7, #4]
20001f96:	f649 63e0 	movw	r3, #40672	; 0x9ee0
20001f9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001f9e:	429a      	cmp	r2, r3
20001fa0:	d007      	beq.n	20001fb2 <MSS_I2C_set_slave_mem_offset_length+0x2a>
20001fa2:	687a      	ldr	r2, [r7, #4]
20001fa4:	f649 7354 	movw	r3, #40788	; 0x9f54
20001fa8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001fac:	429a      	cmp	r2, r3
20001fae:	d000      	beq.n	20001fb2 <MSS_I2C_set_slave_mem_offset_length+0x2a>
20001fb0:	be00      	bkpt	0x0000
    ASSERT(offset_length <= MAX_OFFSET_LENGTH);
20001fb2:	78fb      	ldrb	r3, [r7, #3]
20001fb4:	2b02      	cmp	r3, #2
20001fb6:	d900      	bls.n	20001fba <MSS_I2C_set_slave_mem_offset_length+0x32>
20001fb8:	be00      	bkpt	0x0000
    
    if(offset_length > MAX_OFFSET_LENGTH)
20001fba:	78fb      	ldrb	r3, [r7, #3]
20001fbc:	2b02      	cmp	r3, #2
20001fbe:	d904      	bls.n	20001fca <MSS_I2C_set_slave_mem_offset_length+0x42>
    {
        this_i2c->slave_mem_offset_length = MAX_OFFSET_LENGTH;
20001fc0:	687b      	ldr	r3, [r7, #4]
20001fc2:	f04f 0202 	mov.w	r2, #2
20001fc6:	661a      	str	r2, [r3, #96]	; 0x60
20001fc8:	e002      	b.n	20001fd0 <MSS_I2C_set_slave_mem_offset_length+0x48>
    }
    else
    {
        this_i2c->slave_mem_offset_length = offset_length;
20001fca:	78fa      	ldrb	r2, [r7, #3]
20001fcc:	687b      	ldr	r3, [r7, #4]
20001fce:	661a      	str	r2, [r3, #96]	; 0x60
    }
}
20001fd0:	f107 070c 	add.w	r7, r7, #12
20001fd4:	46bd      	mov	sp, r7
20001fd6:	bc80      	pop	{r7}
20001fd8:	4770      	bx	lr
20001fda:	bf00      	nop

20001fdc <MSS_I2C_register_write_handler>:
void MSS_I2C_register_write_handler
(
    mss_i2c_instance_t * this_i2c,
    mss_i2c_slave_wr_handler_t handler
)
{
20001fdc:	b480      	push	{r7}
20001fde:	b083      	sub	sp, #12
20001fe0:	af00      	add	r7, sp, #0
20001fe2:	6078      	str	r0, [r7, #4]
20001fe4:	6039      	str	r1, [r7, #0]
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
20001fe6:	687a      	ldr	r2, [r7, #4]
20001fe8:	f649 63e0 	movw	r3, #40672	; 0x9ee0
20001fec:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ff0:	429a      	cmp	r2, r3
20001ff2:	d007      	beq.n	20002004 <MSS_I2C_register_write_handler+0x28>
20001ff4:	687a      	ldr	r2, [r7, #4]
20001ff6:	f649 7354 	movw	r3, #40788	; 0x9f54
20001ffa:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ffe:	429a      	cmp	r2, r3
20002000:	d000      	beq.n	20002004 <MSS_I2C_register_write_handler+0x28>
20002002:	be00      	bkpt	0x0000

    this_i2c->slave_write_handler = handler;
20002004:	687b      	ldr	r3, [r7, #4]
20002006:	683a      	ldr	r2, [r7, #0]
20002008:	665a      	str	r2, [r3, #100]	; 0x64
}
2000200a:	f107 070c 	add.w	r7, r7, #12
2000200e:	46bd      	mov	sp, r7
20002010:	bc80      	pop	{r7}
20002012:	4770      	bx	lr

20002014 <MSS_I2C_enable_slave>:
 */
void MSS_I2C_enable_slave
(
    mss_i2c_instance_t * this_i2c
)
{
20002014:	b580      	push	{r7, lr}
20002016:	b084      	sub	sp, #16
20002018:	af00      	add	r7, sp, #0
2000201a:	6078      	str	r0, [r7, #4]
    uint32_t primask;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
2000201c:	687a      	ldr	r2, [r7, #4]
2000201e:	f649 63e0 	movw	r3, #40672	; 0x9ee0
20002022:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002026:	429a      	cmp	r2, r3
20002028:	d007      	beq.n	2000203a <MSS_I2C_enable_slave+0x26>
2000202a:	687a      	ldr	r2, [r7, #4]
2000202c:	f649 7354 	movw	r3, #40788	; 0x9f54
20002030:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002034:	429a      	cmp	r2, r3
20002036:	d000      	beq.n	2000203a <MSS_I2C_enable_slave+0x26>
20002038:	be00      	bkpt	0x0000

    primask = disable_interrupts();
2000203a:	f000 fe41 	bl	20002cc0 <disable_interrupts>
2000203e:	4603      	mov	r3, r0
20002040:	60fb      	str	r3, [r7, #12]

    /* Set the assert acknowledge bit. */
    this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
20002042:	687b      	ldr	r3, [r7, #4]
20002044:	699b      	ldr	r3, [r3, #24]
20002046:	f04f 0201 	mov.w	r2, #1
2000204a:	609a      	str	r2, [r3, #8]
    
    /* Enable slave */
    this_i2c->is_slave_enabled = 1u;
2000204c:	687b      	ldr	r3, [r7, #4]
2000204e:	f04f 0201 	mov.w	r2, #1
20002052:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    restore_interrupts( primask );
20002056:	68f8      	ldr	r0, [r7, #12]
20002058:	f000 fe44 	bl	20002ce4 <restore_interrupts>

    /* Enable Interrupt */
    NVIC_EnableIRQ( this_i2c->irqn );
2000205c:	687b      	ldr	r3, [r7, #4]
2000205e:	8a5b      	ldrh	r3, [r3, #18]
20002060:	b21b      	sxth	r3, r3
20002062:	4618      	mov	r0, r3
20002064:	f7ff fc2a 	bl	200018bc <NVIC_EnableIRQ>
}
20002068:	f107 0710 	add.w	r7, r7, #16
2000206c:	46bd      	mov	sp, r7
2000206e:	bd80      	pop	{r7, pc}

20002070 <MSS_I2C_disable_slave>:
 */
void MSS_I2C_disable_slave
(
    mss_i2c_instance_t * this_i2c
)
{
20002070:	b580      	push	{r7, lr}
20002072:	b084      	sub	sp, #16
20002074:	af00      	add	r7, sp, #0
20002076:	6078      	str	r0, [r7, #4]
    uint32_t primask;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
20002078:	687a      	ldr	r2, [r7, #4]
2000207a:	f649 63e0 	movw	r3, #40672	; 0x9ee0
2000207e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002082:	429a      	cmp	r2, r3
20002084:	d007      	beq.n	20002096 <MSS_I2C_disable_slave+0x26>
20002086:	687a      	ldr	r2, [r7, #4]
20002088:	f649 7354 	movw	r3, #40788	; 0x9f54
2000208c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002090:	429a      	cmp	r2, r3
20002092:	d000      	beq.n	20002096 <MSS_I2C_disable_slave+0x26>
20002094:	be00      	bkpt	0x0000

    primask = disable_interrupts();
20002096:	f000 fe13 	bl	20002cc0 <disable_interrupts>
2000209a:	4603      	mov	r3, r0
2000209c:	60fb      	str	r3, [r7, #12]

    /* Reset the assert acknowledge bit. */
    this_i2c->hw_reg_bit->CTRL_AA = 0x00u;
2000209e:	687b      	ldr	r3, [r7, #4]
200020a0:	699b      	ldr	r3, [r3, #24]
200020a2:	f04f 0200 	mov.w	r2, #0
200020a6:	609a      	str	r2, [r3, #8]

    /* Disable slave */
    this_i2c->is_slave_enabled = 0u;
200020a8:	687b      	ldr	r3, [r7, #4]
200020aa:	f04f 0200 	mov.w	r2, #0
200020ae:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    restore_interrupts( primask );
200020b2:	68f8      	ldr	r0, [r7, #12]
200020b4:	f000 fe16 	bl	20002ce4 <restore_interrupts>
}
200020b8:	f107 0710 	add.w	r7, r7, #16
200020bc:	46bd      	mov	sp, r7
200020be:	bd80      	pop	{r7, pc}

200020c0 <enable_slave_if_required>:
 */
static void enable_slave_if_required
(
    mss_i2c_instance_t * this_i2c
)
{
200020c0:	b480      	push	{r7}
200020c2:	b083      	sub	sp, #12
200020c4:	af00      	add	r7, sp, #0
200020c6:	6078      	str	r0, [r7, #4]
    if( this_i2c->is_slave_enabled )
200020c8:	687b      	ldr	r3, [r7, #4]
200020ca:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
200020ce:	2b00      	cmp	r3, #0
200020d0:	d004      	beq.n	200020dc <enable_slave_if_required+0x1c>
    {
        this_i2c->hw_reg_bit->CTRL_AA = 1u;
200020d2:	687b      	ldr	r3, [r7, #4]
200020d4:	699b      	ldr	r3, [r3, #24]
200020d6:	f04f 0201 	mov.w	r2, #1
200020da:	609a      	str	r2, [r3, #8]
    }
}
200020dc:	f107 070c 	add.w	r7, r7, #12
200020e0:	46bd      	mov	sp, r7
200020e2:	bc80      	pop	{r7}
200020e4:	4770      	bx	lr
200020e6:	bf00      	nop

200020e8 <mss_i2c_isr>:
 */
static void mss_i2c_isr
(
    mss_i2c_instance_t * this_i2c
)
{
200020e8:	b580      	push	{r7, lr}
200020ea:	b084      	sub	sp, #16
200020ec:	af00      	add	r7, sp, #0
200020ee:	6078      	str	r0, [r7, #4]
    volatile uint8_t status;
    uint8_t data;
    uint8_t hold_bus;
    uint8_t clear_irq = 1u;
200020f0:	f04f 0301 	mov.w	r3, #1
200020f4:	73bb      	strb	r3, [r7, #14]
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
200020f6:	687a      	ldr	r2, [r7, #4]
200020f8:	f649 63e0 	movw	r3, #40672	; 0x9ee0
200020fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002100:	429a      	cmp	r2, r3
20002102:	d007      	beq.n	20002114 <mss_i2c_isr+0x2c>
20002104:	687a      	ldr	r2, [r7, #4]
20002106:	f649 7354 	movw	r3, #40788	; 0x9f54
2000210a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000210e:	429a      	cmp	r2, r3
20002110:	d000      	beq.n	20002114 <mss_i2c_isr+0x2c>
20002112:	be00      	bkpt	0x0000

    status = this_i2c->hw_reg->STATUS;
20002114:	687b      	ldr	r3, [r7, #4]
20002116:	695b      	ldr	r3, [r3, #20]
20002118:	791b      	ldrb	r3, [r3, #4]
2000211a:	72fb      	strb	r3, [r7, #11]

    switch( status )
2000211c:	7afb      	ldrb	r3, [r7, #11]
2000211e:	b2db      	uxtb	r3, r3
20002120:	f1a3 0308 	sub.w	r3, r3, #8
20002124:	2bd0      	cmp	r3, #208	; 0xd0
20002126:	f200 841c 	bhi.w	20002962 <mss_i2c_isr+0x87a>
2000212a:	a201      	add	r2, pc, #4	; (adr r2, 20002130 <mss_i2c_isr+0x48>)
2000212c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
20002130:	20002475 	.word	0x20002475
20002134:	20002963 	.word	0x20002963
20002138:	20002963 	.word	0x20002963
2000213c:	20002963 	.word	0x20002963
20002140:	20002963 	.word	0x20002963
20002144:	20002963 	.word	0x20002963
20002148:	20002963 	.word	0x20002963
2000214c:	20002963 	.word	0x20002963
20002150:	20002475 	.word	0x20002475
20002154:	20002963 	.word	0x20002963
20002158:	20002963 	.word	0x20002963
2000215c:	20002963 	.word	0x20002963
20002160:	20002963 	.word	0x20002963
20002164:	20002963 	.word	0x20002963
20002168:	20002963 	.word	0x20002963
2000216c:	20002963 	.word	0x20002963
20002170:	20002519 	.word	0x20002519
20002174:	20002963 	.word	0x20002963
20002178:	20002963 	.word	0x20002963
2000217c:	20002963 	.word	0x20002963
20002180:	20002963 	.word	0x20002963
20002184:	20002963 	.word	0x20002963
20002188:	20002963 	.word	0x20002963
2000218c:	20002963 	.word	0x20002963
20002190:	200024f5 	.word	0x200024f5
20002194:	20002963 	.word	0x20002963
20002198:	20002963 	.word	0x20002963
2000219c:	20002963 	.word	0x20002963
200021a0:	20002963 	.word	0x20002963
200021a4:	20002963 	.word	0x20002963
200021a8:	20002963 	.word	0x20002963
200021ac:	20002963 	.word	0x20002963
200021b0:	20002519 	.word	0x20002519
200021b4:	20002963 	.word	0x20002963
200021b8:	20002963 	.word	0x20002963
200021bc:	20002963 	.word	0x20002963
200021c0:	20002963 	.word	0x20002963
200021c4:	20002963 	.word	0x20002963
200021c8:	20002963 	.word	0x20002963
200021cc:	20002963 	.word	0x20002963
200021d0:	200025ad 	.word	0x200025ad
200021d4:	20002963 	.word	0x20002963
200021d8:	20002963 	.word	0x20002963
200021dc:	20002963 	.word	0x20002963
200021e0:	20002963 	.word	0x20002963
200021e4:	20002963 	.word	0x20002963
200021e8:	20002963 	.word	0x20002963
200021ec:	20002963 	.word	0x20002963
200021f0:	200024e9 	.word	0x200024e9
200021f4:	20002963 	.word	0x20002963
200021f8:	20002963 	.word	0x20002963
200021fc:	20002963 	.word	0x20002963
20002200:	20002963 	.word	0x20002963
20002204:	20002963 	.word	0x20002963
20002208:	20002963 	.word	0x20002963
2000220c:	20002963 	.word	0x20002963
20002210:	200025d1 	.word	0x200025d1
20002214:	20002963 	.word	0x20002963
20002218:	20002963 	.word	0x20002963
2000221c:	20002963 	.word	0x20002963
20002220:	20002963 	.word	0x20002963
20002224:	20002963 	.word	0x20002963
20002228:	20002963 	.word	0x20002963
2000222c:	20002963 	.word	0x20002963
20002230:	20002621 	.word	0x20002621
20002234:	20002963 	.word	0x20002963
20002238:	20002963 	.word	0x20002963
2000223c:	20002963 	.word	0x20002963
20002240:	20002963 	.word	0x20002963
20002244:	20002963 	.word	0x20002963
20002248:	20002963 	.word	0x20002963
2000224c:	20002963 	.word	0x20002963
20002250:	20002645 	.word	0x20002645
20002254:	20002963 	.word	0x20002963
20002258:	20002963 	.word	0x20002963
2000225c:	20002963 	.word	0x20002963
20002260:	20002963 	.word	0x20002963
20002264:	20002963 	.word	0x20002963
20002268:	20002963 	.word	0x20002963
2000226c:	20002963 	.word	0x20002963
20002270:	2000267f 	.word	0x2000267f
20002274:	20002963 	.word	0x20002963
20002278:	20002963 	.word	0x20002963
2000227c:	20002963 	.word	0x20002963
20002280:	20002963 	.word	0x20002963
20002284:	20002963 	.word	0x20002963
20002288:	20002963 	.word	0x20002963
2000228c:	20002963 	.word	0x20002963
20002290:	20002721 	.word	0x20002721
20002294:	20002963 	.word	0x20002963
20002298:	20002963 	.word	0x20002963
2000229c:	20002963 	.word	0x20002963
200022a0:	20002963 	.word	0x20002963
200022a4:	20002963 	.word	0x20002963
200022a8:	20002963 	.word	0x20002963
200022ac:	20002963 	.word	0x20002963
200022b0:	20002717 	.word	0x20002717
200022b4:	20002963 	.word	0x20002963
200022b8:	20002963 	.word	0x20002963
200022bc:	20002963 	.word	0x20002963
200022c0:	20002963 	.word	0x20002963
200022c4:	20002963 	.word	0x20002963
200022c8:	20002963 	.word	0x20002963
200022cc:	20002963 	.word	0x20002963
200022d0:	20002721 	.word	0x20002721
200022d4:	20002963 	.word	0x20002963
200022d8:	20002963 	.word	0x20002963
200022dc:	20002963 	.word	0x20002963
200022e0:	20002963 	.word	0x20002963
200022e4:	20002963 	.word	0x20002963
200022e8:	20002963 	.word	0x20002963
200022ec:	20002963 	.word	0x20002963
200022f0:	20002717 	.word	0x20002717
200022f4:	20002963 	.word	0x20002963
200022f8:	20002963 	.word	0x20002963
200022fc:	20002963 	.word	0x20002963
20002300:	20002963 	.word	0x20002963
20002304:	20002963 	.word	0x20002963
20002308:	20002963 	.word	0x20002963
2000230c:	20002963 	.word	0x20002963
20002310:	20002763 	.word	0x20002763
20002314:	20002963 	.word	0x20002963
20002318:	20002963 	.word	0x20002963
2000231c:	20002963 	.word	0x20002963
20002320:	20002963 	.word	0x20002963
20002324:	20002963 	.word	0x20002963
20002328:	20002963 	.word	0x20002963
2000232c:	20002963 	.word	0x20002963
20002330:	200026e3 	.word	0x200026e3
20002334:	20002963 	.word	0x20002963
20002338:	20002963 	.word	0x20002963
2000233c:	20002963 	.word	0x20002963
20002340:	20002963 	.word	0x20002963
20002344:	20002963 	.word	0x20002963
20002348:	20002963 	.word	0x20002963
2000234c:	20002963 	.word	0x20002963
20002350:	20002763 	.word	0x20002763
20002354:	20002963 	.word	0x20002963
20002358:	20002963 	.word	0x20002963
2000235c:	20002963 	.word	0x20002963
20002360:	20002963 	.word	0x20002963
20002364:	20002963 	.word	0x20002963
20002368:	20002963 	.word	0x20002963
2000236c:	20002963 	.word	0x20002963
20002370:	200026e3 	.word	0x200026e3
20002374:	20002963 	.word	0x20002963
20002378:	20002963 	.word	0x20002963
2000237c:	20002963 	.word	0x20002963
20002380:	20002963 	.word	0x20002963
20002384:	20002963 	.word	0x20002963
20002388:	20002963 	.word	0x20002963
2000238c:	20002963 	.word	0x20002963
20002390:	200027bf 	.word	0x200027bf
20002394:	20002963 	.word	0x20002963
20002398:	20002963 	.word	0x20002963
2000239c:	20002963 	.word	0x20002963
200023a0:	20002963 	.word	0x20002963
200023a4:	20002963 	.word	0x20002963
200023a8:	20002963 	.word	0x20002963
200023ac:	20002963 	.word	0x20002963
200023b0:	20002897 	.word	0x20002897
200023b4:	20002963 	.word	0x20002963
200023b8:	20002963 	.word	0x20002963
200023bc:	20002963 	.word	0x20002963
200023c0:	20002963 	.word	0x20002963
200023c4:	20002963 	.word	0x20002963
200023c8:	20002963 	.word	0x20002963
200023cc:	20002963 	.word	0x20002963
200023d0:	20002897 	.word	0x20002897
200023d4:	20002963 	.word	0x20002963
200023d8:	20002963 	.word	0x20002963
200023dc:	20002963 	.word	0x20002963
200023e0:	20002963 	.word	0x20002963
200023e4:	20002963 	.word	0x20002963
200023e8:	20002963 	.word	0x20002963
200023ec:	20002963 	.word	0x20002963
200023f0:	20002897 	.word	0x20002897
200023f4:	20002963 	.word	0x20002963
200023f8:	20002963 	.word	0x20002963
200023fc:	20002963 	.word	0x20002963
20002400:	20002963 	.word	0x20002963
20002404:	20002963 	.word	0x20002963
20002408:	20002963 	.word	0x20002963
2000240c:	20002963 	.word	0x20002963
20002410:	20002929 	.word	0x20002929
20002414:	20002963 	.word	0x20002963
20002418:	20002963 	.word	0x20002963
2000241c:	20002963 	.word	0x20002963
20002420:	20002963 	.word	0x20002963
20002424:	20002963 	.word	0x20002963
20002428:	20002963 	.word	0x20002963
2000242c:	20002963 	.word	0x20002963
20002430:	20002929 	.word	0x20002929
20002434:	20002963 	.word	0x20002963
20002438:	20002963 	.word	0x20002963
2000243c:	20002963 	.word	0x20002963
20002440:	20002963 	.word	0x20002963
20002444:	20002963 	.word	0x20002963
20002448:	20002963 	.word	0x20002963
2000244c:	20002963 	.word	0x20002963
20002450:	20002963 	.word	0x20002963
20002454:	20002963 	.word	0x20002963
20002458:	20002963 	.word	0x20002963
2000245c:	20002963 	.word	0x20002963
20002460:	20002963 	.word	0x20002963
20002464:	20002963 	.word	0x20002963
20002468:	20002963 	.word	0x20002963
2000246c:	20002963 	.word	0x20002963
20002470:	20002869 	.word	0x20002869
    {
        /************** MASTER TRANSMITTER / RECEIVER *******************/
      
        case ST_START: /* start has been xmt'd */
        case ST_RESTART: /* repeated start has been xmt'd */
            this_i2c->hw_reg_bit->CTRL_STA = 0u;
20002474:	687b      	ldr	r3, [r7, #4]
20002476:	699b      	ldr	r3, [r3, #24]
20002478:	f04f 0200 	mov.w	r2, #0
2000247c:	615a      	str	r2, [r3, #20]
            this_i2c->hw_reg->DATA = (uint8_t)this_i2c->target_addr;
2000247e:	687b      	ldr	r3, [r7, #4]
20002480:	695b      	ldr	r3, [r3, #20]
20002482:	687a      	ldr	r2, [r7, #4]
20002484:	6852      	ldr	r2, [r2, #4]
20002486:	b2d2      	uxtb	r2, r2
20002488:	721a      	strb	r2, [r3, #8]
            this_i2c->hw_reg_bit->DATA_DIR = this_i2c->dir;
2000248a:	687b      	ldr	r3, [r7, #4]
2000248c:	699b      	ldr	r3, [r3, #24]
2000248e:	687a      	ldr	r2, [r7, #4]
20002490:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20002492:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
            if ( this_i2c->dir == WRITE_DIR )
20002496:	687b      	ldr	r3, [r7, #4]
20002498:	6adb      	ldr	r3, [r3, #44]	; 0x2c
2000249a:	2b00      	cmp	r3, #0
2000249c:	d104      	bne.n	200024a8 <mss_i2c_isr+0x3c0>
            {
                this_i2c->master_tx_idx = 0u;
2000249e:	687b      	ldr	r3, [r7, #4]
200024a0:	f04f 0200 	mov.w	r2, #0
200024a4:	629a      	str	r2, [r3, #40]	; 0x28
200024a6:	e007      	b.n	200024b8 <mss_i2c_isr+0x3d0>
            }
            else if ( this_i2c->dir == READ_DIR)
200024a8:	687b      	ldr	r3, [r7, #4]
200024aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
200024ac:	2b01      	cmp	r3, #1
200024ae:	d103      	bne.n	200024b8 <mss_i2c_isr+0x3d0>
            {
                this_i2c->master_rx_idx = 0u;
200024b0:	687b      	ldr	r3, [r7, #4]
200024b2:	f04f 0200 	mov.w	r2, #0
200024b6:	639a      	str	r2, [r3, #56]	; 0x38
            /*
             * Clear the pending transaction. This condition will be true if the slave 
             * has acquired the bus to carry out pending master transaction which 
             * it had received during its slave transmission or reception mode. 
             */
            if(this_i2c->is_transaction_pending)
200024b8:	687b      	ldr	r3, [r7, #4]
200024ba:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
200024be:	2b00      	cmp	r3, #0
200024c0:	d004      	beq.n	200024cc <mss_i2c_isr+0x3e4>
            {
                this_i2c->is_transaction_pending = 0u;
200024c2:	687b      	ldr	r3, [r7, #4]
200024c4:	f04f 0200 	mov.w	r2, #0
200024c8:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71

            /*
             * Make sure to update proper transaction after master START
             * or RESTART
             */
            if(this_i2c->transaction != this_i2c->pending_transaction)
200024cc:	687b      	ldr	r3, [r7, #4]
200024ce:	7a1a      	ldrb	r2, [r3, #8]
200024d0:	687b      	ldr	r3, [r7, #4]
200024d2:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
200024d6:	429a      	cmp	r2, r3
200024d8:	f000 8267 	beq.w	200029aa <mss_i2c_isr+0x8c2>
            {
                this_i2c->transaction = this_i2c->pending_transaction;
200024dc:	687b      	ldr	r3, [r7, #4]
200024de:	f893 2072 	ldrb.w	r2, [r3, #114]	; 0x72
200024e2:	687b      	ldr	r3, [r7, #4]
200024e4:	721a      	strb	r2, [r3, #8]
            }
            break;
200024e6:	e269      	b.n	200029bc <mss_i2c_isr+0x8d4>
            
        case ST_LOST_ARB:
            /* Set start bit.  Let's keep trying!  Don't give up! */
            this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
200024e8:	687b      	ldr	r3, [r7, #4]
200024ea:	699b      	ldr	r3, [r3, #24]
200024ec:	f04f 0201 	mov.w	r2, #1
200024f0:	615a      	str	r2, [r3, #20]
            break;
200024f2:	e263      	b.n	200029bc <mss_i2c_isr+0x8d4>
            
        /******************* MASTER TRANSMITTER *************************/
        case ST_SLAW_NACK:
            /* SLA+W has been transmitted; not ACK has been received - let's stop. */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
200024f4:	687b      	ldr	r3, [r7, #4]
200024f6:	699b      	ldr	r3, [r3, #24]
200024f8:	f04f 0201 	mov.w	r2, #1
200024fc:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
200024fe:	687b      	ldr	r3, [r7, #4]
20002500:	f04f 0202 	mov.w	r2, #2
20002504:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
            this_i2c->transaction = NO_TRANSACTION;
20002508:	687b      	ldr	r3, [r7, #4]
2000250a:	f04f 0200 	mov.w	r2, #0
2000250e:	721a      	strb	r2, [r3, #8]
            enable_slave_if_required(this_i2c);
20002510:	6878      	ldr	r0, [r7, #4]
20002512:	f7ff fdd5 	bl	200020c0 <enable_slave_if_required>
            break;
20002516:	e251      	b.n	200029bc <mss_i2c_isr+0x8d4>
            
        case ST_SLAW_ACK:
        case ST_TX_DATA_ACK:
            /* data byte has been xmt'd with ACK, time to send stop bit or repeated start. */
            if (this_i2c->master_tx_idx < this_i2c->master_tx_size)
20002518:	687b      	ldr	r3, [r7, #4]
2000251a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
2000251c:	687b      	ldr	r3, [r7, #4]
2000251e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20002520:	429a      	cmp	r2, r3
20002522:	d20d      	bcs.n	20002540 <mss_i2c_isr+0x458>
            {    
                this_i2c->hw_reg->DATA = this_i2c->master_tx_buffer[this_i2c->master_tx_idx++];
20002524:	687b      	ldr	r3, [r7, #4]
20002526:	695a      	ldr	r2, [r3, #20]
20002528:	687b      	ldr	r3, [r7, #4]
2000252a:	6a19      	ldr	r1, [r3, #32]
2000252c:	687b      	ldr	r3, [r7, #4]
2000252e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
20002530:	4419      	add	r1, r3
20002532:	7809      	ldrb	r1, [r1, #0]
20002534:	7211      	strb	r1, [r2, #8]
20002536:	f103 0201 	add.w	r2, r3, #1
2000253a:	687b      	ldr	r3, [r7, #4]
2000253c:	629a      	str	r2, [r3, #40]	; 0x28
                    NVIC_DisableIRQ( this_i2c->irqn );
                    clear_irq = 0u;
                }
                this_i2c->master_status = MSS_I2C_SUCCESS;
            }
            break;
2000253e:	e23d      	b.n	200029bc <mss_i2c_isr+0x8d4>
            /* data byte has been xmt'd with ACK, time to send stop bit or repeated start. */
            if (this_i2c->master_tx_idx < this_i2c->master_tx_size)
            {    
                this_i2c->hw_reg->DATA = this_i2c->master_tx_buffer[this_i2c->master_tx_idx++];
            }
            else if ( this_i2c->transaction == MASTER_RANDOM_READ_TRANSACTION )
20002540:	687b      	ldr	r3, [r7, #4]
20002542:	7a1b      	ldrb	r3, [r3, #8]
20002544:	2b03      	cmp	r3, #3
20002546:	d109      	bne.n	2000255c <mss_i2c_isr+0x474>
            {
                /* We are finished sending the address offset part of a random read transaction.
                 * It is is time to send a restart in order to change direction. */
                 this_i2c->dir = READ_DIR;
20002548:	687b      	ldr	r3, [r7, #4]
2000254a:	f04f 0201 	mov.w	r2, #1
2000254e:	62da      	str	r2, [r3, #44]	; 0x2c
                 this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
20002550:	687b      	ldr	r3, [r7, #4]
20002552:	699b      	ldr	r3, [r3, #24]
20002554:	f04f 0201 	mov.w	r2, #1
20002558:	615a      	str	r2, [r3, #20]
                    NVIC_DisableIRQ( this_i2c->irqn );
                    clear_irq = 0u;
                }
                this_i2c->master_status = MSS_I2C_SUCCESS;
            }
            break;
2000255a:	e22f      	b.n	200029bc <mss_i2c_isr+0x8d4>
            {
                /*
                 * Set the transaction back to NO_TRANSACTION to allow user to do further
                 * transaction
                 */
                this_i2c->transaction = NO_TRANSACTION;
2000255c:	687b      	ldr	r3, [r7, #4]
2000255e:	f04f 0200 	mov.w	r2, #0
20002562:	721a      	strb	r2, [r3, #8]
                hold_bus = this_i2c->options & MSS_I2C_HOLD_BUS;
20002564:	687b      	ldr	r3, [r7, #4]
20002566:	7c1b      	ldrb	r3, [r3, #16]
20002568:	f003 0301 	and.w	r3, r3, #1
2000256c:	737b      	strb	r3, [r7, #13]

                /* Store the information of current I2C bus status in the bus_status*/
                this_i2c->bus_status  = hold_bus;
2000256e:	687b      	ldr	r3, [r7, #4]
20002570:	7b7a      	ldrb	r2, [r7, #13]
20002572:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
                if ( hold_bus == 0u )
20002576:	7b7b      	ldrb	r3, [r7, #13]
20002578:	2b00      	cmp	r3, #0
2000257a:	d108      	bne.n	2000258e <mss_i2c_isr+0x4a6>
                { 
                    this_i2c->hw_reg_bit->CTRL_STO = 0x01u; /*xmt stop condition */
2000257c:	687b      	ldr	r3, [r7, #4]
2000257e:	699b      	ldr	r3, [r3, #24]
20002580:	f04f 0201 	mov.w	r2, #1
20002584:	611a      	str	r2, [r3, #16]
                    enable_slave_if_required(this_i2c);
20002586:	6878      	ldr	r0, [r7, #4]
20002588:	f7ff fd9a 	bl	200020c0 <enable_slave_if_required>
2000258c:	e008      	b.n	200025a0 <mss_i2c_isr+0x4b8>
                }
                else
                {
                    NVIC_DisableIRQ( this_i2c->irqn );
2000258e:	687b      	ldr	r3, [r7, #4]
20002590:	8a5b      	ldrh	r3, [r3, #18]
20002592:	b21b      	sxth	r3, r3
20002594:	4618      	mov	r0, r3
20002596:	f7ff f9ad 	bl	200018f4 <NVIC_DisableIRQ>
                    clear_irq = 0u;
2000259a:	f04f 0300 	mov.w	r3, #0
2000259e:	73bb      	strb	r3, [r7, #14]
                }
                this_i2c->master_status = MSS_I2C_SUCCESS;
200025a0:	687b      	ldr	r3, [r7, #4]
200025a2:	f04f 0200 	mov.w	r2, #0
200025a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
            }
            break;
200025aa:	e207      	b.n	200029bc <mss_i2c_isr+0x8d4>
            /* data byte SENT, ACK to be received
             * In fact, this means we've received a NACK (This may not be 
             * obvious, but if we've rec'd an ACK then we would be in state 
             * 0x28!) hence, let's send a stop bit
             */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
200025ac:	687b      	ldr	r3, [r7, #4]
200025ae:	699b      	ldr	r3, [r3, #24]
200025b0:	f04f 0201 	mov.w	r2, #1
200025b4:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
200025b6:	687b      	ldr	r3, [r7, #4]
200025b8:	f04f 0202 	mov.w	r2, #2
200025bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
200025c0:	687b      	ldr	r3, [r7, #4]
200025c2:	f04f 0200 	mov.w	r2, #0
200025c6:	721a      	strb	r2, [r3, #8]
            enable_slave_if_required(this_i2c);
200025c8:	6878      	ldr	r0, [r7, #4]
200025ca:	f7ff fd79 	bl	200020c0 <enable_slave_if_required>

            break;
200025ce:	e1f5      	b.n	200029bc <mss_i2c_isr+0x8d4>
      /* STATUS codes 08H, 10H, 38H are all covered in MTX mode */
        case ST_SLAR_ACK: /* SLA+R tx'ed. */
            /* Let's make sure we ACK the first data byte received (set AA bit in CTRL) unless
             * the next byte is the last byte of the read transaction.
             */
            if(this_i2c->master_rx_size > 1u)
200025d0:	687b      	ldr	r3, [r7, #4]
200025d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
200025d4:	2b01      	cmp	r3, #1
200025d6:	d905      	bls.n	200025e4 <mss_i2c_isr+0x4fc>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
200025d8:	687b      	ldr	r3, [r7, #4]
200025da:	699b      	ldr	r3, [r3, #24]
200025dc:	f04f 0201 	mov.w	r2, #1
200025e0:	609a      	str	r2, [r3, #8]
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
                this_i2c->master_status = MSS_I2C_SUCCESS;
                this_i2c->transaction = NO_TRANSACTION;
            }
            break;
200025e2:	e1eb      	b.n	200029bc <mss_i2c_isr+0x8d4>
             */
            if(this_i2c->master_rx_size > 1u)
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
            }
            else if(1u == this_i2c->master_rx_size)
200025e4:	687b      	ldr	r3, [r7, #4]
200025e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
200025e8:	2b01      	cmp	r3, #1
200025ea:	d105      	bne.n	200025f8 <mss_i2c_isr+0x510>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
200025ec:	687b      	ldr	r3, [r7, #4]
200025ee:	699b      	ldr	r3, [r3, #24]
200025f0:	f04f 0200 	mov.w	r2, #0
200025f4:	609a      	str	r2, [r3, #8]
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
                this_i2c->master_status = MSS_I2C_SUCCESS;
                this_i2c->transaction = NO_TRANSACTION;
            }
            break;
200025f6:	e1e1      	b.n	200029bc <mss_i2c_isr+0x8d4>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
            }
            else /* this_i2c->master_rx_size == 0u */
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
200025f8:	687b      	ldr	r3, [r7, #4]
200025fa:	699b      	ldr	r3, [r3, #24]
200025fc:	f04f 0201 	mov.w	r2, #1
20002600:	609a      	str	r2, [r3, #8]
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
20002602:	687b      	ldr	r3, [r7, #4]
20002604:	699b      	ldr	r3, [r3, #24]
20002606:	f04f 0201 	mov.w	r2, #1
2000260a:	611a      	str	r2, [r3, #16]
                this_i2c->master_status = MSS_I2C_SUCCESS;
2000260c:	687b      	ldr	r3, [r7, #4]
2000260e:	f04f 0200 	mov.w	r2, #0
20002612:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
                this_i2c->transaction = NO_TRANSACTION;
20002616:	687b      	ldr	r3, [r7, #4]
20002618:	f04f 0200 	mov.w	r2, #0
2000261c:	721a      	strb	r2, [r3, #8]
            }
            break;
2000261e:	e1cd      	b.n	200029bc <mss_i2c_isr+0x8d4>
            
        case ST_SLAR_NACK: /* SLA+R tx'ed; let's release the bus (send a stop condition) */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
20002620:	687b      	ldr	r3, [r7, #4]
20002622:	699b      	ldr	r3, [r3, #24]
20002624:	f04f 0201 	mov.w	r2, #1
20002628:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
2000262a:	687b      	ldr	r3, [r7, #4]
2000262c:	f04f 0202 	mov.w	r2, #2
20002630:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
20002634:	687b      	ldr	r3, [r7, #4]
20002636:	f04f 0200 	mov.w	r2, #0
2000263a:	721a      	strb	r2, [r3, #8]
            enable_slave_if_required(this_i2c);
2000263c:	6878      	ldr	r0, [r7, #4]
2000263e:	f7ff fd3f 	bl	200020c0 <enable_slave_if_required>
            break;
20002642:	e1bb      	b.n	200029bc <mss_i2c_isr+0x8d4>
          
        case ST_RX_DATA_ACK: /* Data byte received, ACK returned */
            /* First, get the data */
            this_i2c->master_rx_buffer[this_i2c->master_rx_idx++] = this_i2c->hw_reg->DATA;
20002644:	687b      	ldr	r3, [r7, #4]
20002646:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20002648:	687b      	ldr	r3, [r7, #4]
2000264a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
2000264c:	441a      	add	r2, r3
2000264e:	6879      	ldr	r1, [r7, #4]
20002650:	6949      	ldr	r1, [r1, #20]
20002652:	7a09      	ldrb	r1, [r1, #8]
20002654:	b2c9      	uxtb	r1, r1
20002656:	7011      	strb	r1, [r2, #0]
20002658:	f103 0201 	add.w	r2, r3, #1
2000265c:	687b      	ldr	r3, [r7, #4]
2000265e:	639a      	str	r2, [r3, #56]	; 0x38

            if( this_i2c->master_rx_idx >= (this_i2c->master_rx_size - 1u))
20002660:	687b      	ldr	r3, [r7, #4]
20002662:	6b9a      	ldr	r2, [r3, #56]	; 0x38
20002664:	687b      	ldr	r3, [r7, #4]
20002666:	6b5b      	ldr	r3, [r3, #52]	; 0x34
20002668:	f103 33ff 	add.w	r3, r3, #4294967295
2000266c:	429a      	cmp	r2, r3
2000266e:	f0c0 819e 	bcc.w	200029ae <mss_i2c_isr+0x8c6>
            {
                /* If we're at the second last byte, let's set AA to 0 so
                 * we return a NACK at the last byte. */
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
20002672:	687b      	ldr	r3, [r7, #4]
20002674:	699b      	ldr	r3, [r3, #24]
20002676:	f04f 0200 	mov.w	r2, #0
2000267a:	609a      	str	r2, [r3, #8]
            }
            break;
2000267c:	e19e      	b.n	200029bc <mss_i2c_isr+0x8d4>
            
        case ST_RX_DATA_NACK: /* Data byte received, NACK returned */
            /* Get the data, then send a stop condition */
            this_i2c->master_rx_buffer[this_i2c->master_rx_idx] = this_i2c->hw_reg->DATA;
2000267e:	687b      	ldr	r3, [r7, #4]
20002680:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20002682:	687b      	ldr	r3, [r7, #4]
20002684:	6b9b      	ldr	r3, [r3, #56]	; 0x38
20002686:	4413      	add	r3, r2
20002688:	687a      	ldr	r2, [r7, #4]
2000268a:	6952      	ldr	r2, [r2, #20]
2000268c:	7a12      	ldrb	r2, [r2, #8]
2000268e:	b2d2      	uxtb	r2, r2
20002690:	701a      	strb	r2, [r3, #0]
          
            hold_bus = this_i2c->options &  MSS_I2C_HOLD_BUS; 
20002692:	687b      	ldr	r3, [r7, #4]
20002694:	7c1b      	ldrb	r3, [r3, #16]
20002696:	f003 0301 	and.w	r3, r3, #1
2000269a:	737b      	strb	r3, [r7, #13]

            /* Store the information of current I2C bus status in the bus_status*/
            this_i2c->bus_status  = hold_bus;
2000269c:	687b      	ldr	r3, [r7, #4]
2000269e:	7b7a      	ldrb	r2, [r7, #13]
200026a0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
            if ( hold_bus == 0u )
200026a4:	7b7b      	ldrb	r3, [r7, #13]
200026a6:	2b00      	cmp	r3, #0
200026a8:	d108      	bne.n	200026bc <mss_i2c_isr+0x5d4>
            { 
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;  /*xmt stop condition */
200026aa:	687b      	ldr	r3, [r7, #4]
200026ac:	699b      	ldr	r3, [r3, #24]
200026ae:	f04f 0201 	mov.w	r2, #1
200026b2:	611a      	str	r2, [r3, #16]

                /* Bus is released, now we can start listening to bus, if it is slave */
                   enable_slave_if_required(this_i2c);
200026b4:	6878      	ldr	r0, [r7, #4]
200026b6:	f7ff fd03 	bl	200020c0 <enable_slave_if_required>
200026ba:	e008      	b.n	200026ce <mss_i2c_isr+0x5e6>
            }
            else
            {
                NVIC_DisableIRQ( this_i2c->irqn );
200026bc:	687b      	ldr	r3, [r7, #4]
200026be:	8a5b      	ldrh	r3, [r3, #18]
200026c0:	b21b      	sxth	r3, r3
200026c2:	4618      	mov	r0, r3
200026c4:	f7ff f916 	bl	200018f4 <NVIC_DisableIRQ>
                clear_irq = 0u;
200026c8:	f04f 0300 	mov.w	r3, #0
200026cc:	73bb      	strb	r3, [r7, #14]

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
200026ce:	687b      	ldr	r3, [r7, #4]
200026d0:	f04f 0200 	mov.w	r2, #0
200026d4:	721a      	strb	r2, [r3, #8]
            this_i2c->master_status = MSS_I2C_SUCCESS;
200026d6:	687b      	ldr	r3, [r7, #4]
200026d8:	f04f 0200 	mov.w	r2, #0
200026dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
            break;
200026e0:	e16c      	b.n	200029bc <mss_i2c_isr+0x8d4>
        
        /******************** SLAVE RECEIVER **************************/
        case ST_GCA_NACK: /* NACK after, GCA addressing */
        case ST_SLA_NACK: /* Re-enable AA (assert ack) bit for future transmissions */
            this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
200026e2:	687b      	ldr	r3, [r7, #4]
200026e4:	699b      	ldr	r3, [r3, #24]
200026e6:	f04f 0201 	mov.w	r2, #1
200026ea:	609a      	str	r2, [r3, #8]
            
            this_i2c->transaction = NO_TRANSACTION;
200026ec:	687b      	ldr	r3, [r7, #4]
200026ee:	f04f 0200 	mov.w	r2, #0
200026f2:	721a      	strb	r2, [r3, #8]
            this_i2c->slave_status = MSS_I2C_SUCCESS;
200026f4:	687b      	ldr	r3, [r7, #4]
200026f6:	f04f 0200 	mov.w	r2, #0
200026fa:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
            
            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
200026fe:	687b      	ldr	r3, [r7, #4]
20002700:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
20002704:	2b00      	cmp	r3, #0
20002706:	f000 8154 	beq.w	200029b2 <mss_i2c_isr+0x8ca>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
2000270a:	687b      	ldr	r3, [r7, #4]
2000270c:	699b      	ldr	r3, [r3, #24]
2000270e:	f04f 0201 	mov.w	r2, #1
20002712:	615a      	str	r2, [r3, #20]
            }
            break;
20002714:	e152      	b.n	200029bc <mss_i2c_isr+0x8d4>
        case ST_SLV_LA: /* Arbitr. lost (SLA rec'd) */
            /*
             *  We lost arbitration and either the GCE or our address was the
             *  one received so pend the master operation we were starting.
             */
            this_i2c->is_transaction_pending = 1u;
20002716:	687b      	ldr	r3, [r7, #4]
20002718:	f04f 0201 	mov.w	r2, #1
2000271c:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
            /* Fall through to normal ST processing as we are now in slave mode */

        case ST_GCA: /* General call address received, ACK returned */
        case ST_SLAVE_SLAW: /* SLA+W received, ACK returned */

            this_i2c->transaction = WRITE_SLAVE_TRANSACTION;
20002720:	687b      	ldr	r3, [r7, #4]
20002722:	f04f 0204 	mov.w	r2, #4
20002726:	721a      	strb	r2, [r3, #8]
            this_i2c->slave_rx_idx = 0u;
20002728:	687b      	ldr	r3, [r7, #4]
2000272a:	f04f 0200 	mov.w	r2, #0
2000272e:	659a      	str	r2, [r3, #88]	; 0x58
            this_i2c->random_read_addr = 0u;
20002730:	687b      	ldr	r3, [r7, #4]
20002732:	f04f 0200 	mov.w	r2, #0
20002736:	60da      	str	r2, [r3, #12]

             /* If Start Bit is set, clear it, but store that information since it is because of
              * pending transaction
              */
            if(this_i2c->hw_reg_bit->CTRL_STA)
20002738:	687b      	ldr	r3, [r7, #4]
2000273a:	699b      	ldr	r3, [r3, #24]
2000273c:	695b      	ldr	r3, [r3, #20]
2000273e:	2b00      	cmp	r3, #0
20002740:	d009      	beq.n	20002756 <mss_i2c_isr+0x66e>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 0u ;
20002742:	687b      	ldr	r3, [r7, #4]
20002744:	699b      	ldr	r3, [r3, #24]
20002746:	f04f 0200 	mov.w	r2, #0
2000274a:	615a      	str	r2, [r3, #20]
                this_i2c->is_transaction_pending = 1u;
2000274c:	687b      	ldr	r3, [r7, #4]
2000274e:	f04f 0201 	mov.w	r2, #1
20002752:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
            }
            this_i2c->slave_status = MSS_I2C_IN_PROGRESS;
20002756:	687b      	ldr	r3, [r7, #4]
20002758:	f04f 0201 	mov.w	r2, #1
2000275c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
#ifdef MSS_I2C_INCLUDE_SLA_IN_RX_PAYLOAD
            /* Fall through to put address as first byte in payload buffer */
#else
            /* Only break from this case if the slave address must NOT be included at the
             * beginning of the received write data. */
            break;
20002760:	e12c      	b.n	200029bc <mss_i2c_isr+0x8d4>
#endif            
        case ST_GCA_ACK: /* DATA received; ACK sent after GCA */
        case ST_RDATA: /* DATA received; must clear DATA register */
            if((this_i2c->slave_rx_buffer != (uint8_t *)0)
20002762:	687b      	ldr	r3, [r7, #4]
20002764:	6d1b      	ldr	r3, [r3, #80]	; 0x50
20002766:	2b00      	cmp	r3, #0
20002768:	d01c      	beq.n	200027a4 <mss_i2c_isr+0x6bc>
               && (this_i2c->slave_rx_idx < this_i2c->slave_rx_size))
2000276a:	687b      	ldr	r3, [r7, #4]
2000276c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
2000276e:	687b      	ldr	r3, [r7, #4]
20002770:	6d5b      	ldr	r3, [r3, #84]	; 0x54
             * beginning of the received write data. */
            break;
#endif            
        case ST_GCA_ACK: /* DATA received; ACK sent after GCA */
        case ST_RDATA: /* DATA received; must clear DATA register */
            if((this_i2c->slave_rx_buffer != (uint8_t *)0)
20002772:	429a      	cmp	r2, r3
20002774:	d216      	bcs.n	200027a4 <mss_i2c_isr+0x6bc>
               && (this_i2c->slave_rx_idx < this_i2c->slave_rx_size))
            {
                data = this_i2c->hw_reg->DATA;
20002776:	687b      	ldr	r3, [r7, #4]
20002778:	695b      	ldr	r3, [r3, #20]
2000277a:	7a1b      	ldrb	r3, [r3, #8]
2000277c:	733b      	strb	r3, [r7, #12]
                this_i2c->slave_rx_buffer[this_i2c->slave_rx_idx++] = data;
2000277e:	687b      	ldr	r3, [r7, #4]
20002780:	6d1a      	ldr	r2, [r3, #80]	; 0x50
20002782:	687b      	ldr	r3, [r7, #4]
20002784:	6d9b      	ldr	r3, [r3, #88]	; 0x58
20002786:	441a      	add	r2, r3
20002788:	7b39      	ldrb	r1, [r7, #12]
2000278a:	7011      	strb	r1, [r2, #0]
2000278c:	f103 0201 	add.w	r2, r3, #1
20002790:	687b      	ldr	r3, [r7, #4]
20002792:	659a      	str	r2, [r3, #88]	; 0x58
                {
                    /* Ignore the slave address byte in the random read address
                       computation in the case where INCLUDE_SLA_IN_RX_PAYLOAD
                       is defined. */
#endif
                    this_i2c->random_read_addr = (this_i2c->random_read_addr << 8) + data;
20002794:	687b      	ldr	r3, [r7, #4]
20002796:	68db      	ldr	r3, [r3, #12]
20002798:	ea4f 2203 	mov.w	r2, r3, lsl #8
2000279c:	7b3b      	ldrb	r3, [r7, #12]
2000279e:	441a      	add	r2, r3
200027a0:	687b      	ldr	r3, [r7, #4]
200027a2:	60da      	str	r2, [r3, #12]
#ifdef MSS_I2C_INCLUDE_SLA_IN_RX_PAYLOAD
                }
#endif
            }
            
            if (this_i2c->slave_rx_idx >= this_i2c->slave_rx_size)
200027a4:	687b      	ldr	r3, [r7, #4]
200027a6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
200027a8:	687b      	ldr	r3, [r7, #4]
200027aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
200027ac:	429a      	cmp	r2, r3
200027ae:	f0c0 8102 	bcc.w	200029b6 <mss_i2c_isr+0x8ce>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;   /* send a NACK when done (next reception) */
200027b2:	687b      	ldr	r3, [r7, #4]
200027b4:	699b      	ldr	r3, [r3, #24]
200027b6:	f04f 0200 	mov.w	r2, #0
200027ba:	609a      	str	r2, [r3, #8]
            }
            break;
200027bc:	e0fe      	b.n	200029bc <mss_i2c_isr+0x8d4>
            /* STOP or repeated START occurred. */
            /* We cannot be sure if the transaction has actually completed as
             * this hardware state reports that either a STOP or repeated START
             * condition has occurred. We assume that this is a repeated START
             * if the transaction was a write from the master to this point.*/
            if ( this_i2c->transaction == WRITE_SLAVE_TRANSACTION )
200027be:	687b      	ldr	r3, [r7, #4]
200027c0:	7a1b      	ldrb	r3, [r3, #8]
200027c2:	2b04      	cmp	r3, #4
200027c4:	d135      	bne.n	20002832 <mss_i2c_isr+0x74a>
            {
                if ( this_i2c->slave_rx_idx == this_i2c->slave_mem_offset_length )
200027c6:	687b      	ldr	r3, [r7, #4]
200027c8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
200027ca:	687b      	ldr	r3, [r7, #4]
200027cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
200027ce:	429a      	cmp	r2, r3
200027d0:	d103      	bne.n	200027da <mss_i2c_isr+0x6f2>
                {
                    this_i2c->slave_tx_idx = this_i2c->random_read_addr;
200027d2:	687b      	ldr	r3, [r7, #4]
200027d4:	68da      	ldr	r2, [r3, #12]
200027d6:	687b      	ldr	r3, [r7, #4]
200027d8:	64da      	str	r2, [r3, #76]	; 0x4c
                }
                {
                    /* Call the slave's write transaction handler if it exists. */
                    if ( this_i2c->slave_write_handler != 0u )
200027da:	687b      	ldr	r3, [r7, #4]
200027dc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
200027de:	2b00      	cmp	r3, #0
200027e0:	d021      	beq.n	20002826 <mss_i2c_isr+0x73e>
                    {
                        mss_i2c_slave_handler_ret_t h_ret;
                        h_ret = this_i2c->slave_write_handler( this_i2c, this_i2c->slave_rx_buffer, (uint16_t)this_i2c->slave_rx_idx );
200027e2:	687b      	ldr	r3, [r7, #4]
200027e4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
200027e6:	687a      	ldr	r2, [r7, #4]
200027e8:	6d11      	ldr	r1, [r2, #80]	; 0x50
200027ea:	687a      	ldr	r2, [r7, #4]
200027ec:	6d92      	ldr	r2, [r2, #88]	; 0x58
200027ee:	b292      	uxth	r2, r2
200027f0:	6878      	ldr	r0, [r7, #4]
200027f2:	4798      	blx	r3
200027f4:	4603      	mov	r3, r0
200027f6:	73fb      	strb	r3, [r7, #15]
                        if ( MSS_I2C_REENABLE_SLAVE_RX == h_ret )
200027f8:	7bfb      	ldrb	r3, [r7, #15]
200027fa:	2b00      	cmp	r3, #0
200027fc:	d108      	bne.n	20002810 <mss_i2c_isr+0x728>
                        {
                            /* There is a small risk that the write handler could
                             * call MSS_I2C_disable_slave() but return
                             * MSS_I2C_REENABLE_SLAVE_RX in error so we only
                             * enable ACKs if still in slave mode. */
                             enable_slave_if_required(this_i2c);
200027fe:	6878      	ldr	r0, [r7, #4]
20002800:	f7ff fc5e 	bl	200020c0 <enable_slave_if_required>
                             this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
20002804:	687b      	ldr	r3, [r7, #4]
20002806:	699b      	ldr	r3, [r3, #24]
20002808:	f04f 0201 	mov.w	r2, #1
2000280c:	609a      	str	r2, [r3, #8]
                        }
                    }
                    else
                    {
                        /* Re-enable address acknowledge in case we were ready to nack the next received byte. */
                        this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
2000280e:	e017      	b.n	20002840 <mss_i2c_isr+0x758>
                             enable_slave_if_required(this_i2c);
                             this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
                        }
                        else
                        {
                            this_i2c->hw_reg_bit->CTRL_AA = 0u;
20002810:	687b      	ldr	r3, [r7, #4]
20002812:	699b      	ldr	r3, [r3, #24]
20002814:	f04f 0200 	mov.w	r2, #0
20002818:	609a      	str	r2, [r3, #8]
                            /* Clear slave mode flag as well otherwise in mixed
                             * master/slave applications, the AA bit will get set by
                             * subsequent master operations. */
                            this_i2c->is_slave_enabled = 0u;
2000281a:	687b      	ldr	r3, [r7, #4]
2000281c:	f04f 0200 	mov.w	r2, #0
20002820:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
                        }
                    }
                    else
                    {
                        /* Re-enable address acknowledge in case we were ready to nack the next received byte. */
                        this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
20002824:	e00c      	b.n	20002840 <mss_i2c_isr+0x758>
20002826:	687b      	ldr	r3, [r7, #4]
20002828:	699b      	ldr	r3, [r3, #24]
2000282a:	f04f 0201 	mov.w	r2, #1
2000282e:	609a      	str	r2, [r3, #8]
20002830:	e006      	b.n	20002840 <mss_i2c_isr+0x758>
            {
                /*
                 * Reset slave_tx_idx so that a subsequent read will result in the slave's
                 * transmit buffer being sent from the first byte.
                 */
                this_i2c->slave_tx_idx = 0u;
20002832:	687b      	ldr	r3, [r7, #4]
20002834:	f04f 0200 	mov.w	r2, #0
20002838:	64da      	str	r2, [r3, #76]	; 0x4c
                /*
                 * See if we need to re-enable acknowledgement as some error conditions, such
                 * as a master prematurely ending a transfer, can see us get here with AA set
                 * to 0 which will disable slave operation if we are not careful.
                 */
                enable_slave_if_required(this_i2c);
2000283a:	6878      	ldr	r0, [r7, #4]
2000283c:	f7ff fc40 	bl	200020c0 <enable_slave_if_required>
            }

            /* Mark any previous master write transaction as complete. */
            this_i2c->slave_status = MSS_I2C_SUCCESS;
20002840:	687b      	ldr	r3, [r7, #4]
20002842:	f04f 0200 	mov.w	r2, #0
20002846:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
2000284a:	687b      	ldr	r3, [r7, #4]
2000284c:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
20002850:	2b00      	cmp	r3, #0
20002852:	d004      	beq.n	2000285e <mss_i2c_isr+0x776>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
20002854:	687b      	ldr	r3, [r7, #4]
20002856:	699b      	ldr	r3, [r3, #24]
20002858:	f04f 0201 	mov.w	r2, #1
2000285c:	615a      	str	r2, [r3, #20]

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
2000285e:	687b      	ldr	r3, [r7, #4]
20002860:	f04f 0200 	mov.w	r2, #0
20002864:	721a      	strb	r2, [r3, #8]
            break;
20002866:	e0a9      	b.n	200029bc <mss_i2c_isr+0x8d4>
        case ST_SLV_RST: /* SMBUS ONLY: timeout state. must clear interrupt */
            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction.
             */
            this_i2c->transaction = NO_TRANSACTION;
20002868:	687b      	ldr	r3, [r7, #4]
2000286a:	f04f 0200 	mov.w	r2, #0
2000286e:	721a      	strb	r2, [r3, #8]
            /*
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte.
             */
            this_i2c->slave_tx_idx = 0u;
20002870:	687b      	ldr	r3, [r7, #4]
20002872:	f04f 0200 	mov.w	r2, #0
20002876:	64da      	str	r2, [r3, #76]	; 0x4c
            /*
             * Clear status to I2C_FAILED only if there was an operation in progress.
             */
            if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
20002878:	687b      	ldr	r3, [r7, #4]
2000287a:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
2000287e:	b2db      	uxtb	r3, r3
20002880:	2b01      	cmp	r3, #1
20002882:	d104      	bne.n	2000288e <mss_i2c_isr+0x7a6>
            {
                this_i2c->slave_status = MSS_I2C_FAILED;
20002884:	687b      	ldr	r3, [r7, #4]
20002886:	f04f 0202 	mov.w	r2, #2
2000288a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
            }

            enable_slave_if_required(this_i2c); /* Make sure AA is set correctly */
2000288e:	6878      	ldr	r0, [r7, #4]
20002890:	f7ff fc16 	bl	200020c0 <enable_slave_if_required>

            break;
20002894:	e092      	b.n	200029bc <mss_i2c_isr+0x8d4>
            
        /****************** SLAVE TRANSMITTER **************************/
        case ST_SLAVE_SLAR_ACK: /* SLA+R received, ACK returned */
        case ST_SLARW_LA:   /* Arbitration lost, SLA+R received, ACK returned */
        case ST_RACK: /* Data tx'ed, ACK received */
            if ( status == ST_SLAVE_SLAR_ACK )
20002896:	7afb      	ldrb	r3, [r7, #11]
20002898:	b2db      	uxtb	r3, r3
2000289a:	2ba8      	cmp	r3, #168	; 0xa8
2000289c:	d11b      	bne.n	200028d6 <mss_i2c_isr+0x7ee>
            {
                this_i2c->transaction = READ_SLAVE_TRANSACTION;
2000289e:	687b      	ldr	r3, [r7, #4]
200028a0:	f04f 0205 	mov.w	r2, #5
200028a4:	721a      	strb	r2, [r3, #8]
                this_i2c->random_read_addr = 0u;
200028a6:	687b      	ldr	r3, [r7, #4]
200028a8:	f04f 0200 	mov.w	r2, #0
200028ac:	60da      	str	r2, [r3, #12]

                this_i2c->slave_status = MSS_I2C_IN_PROGRESS;
200028ae:	687b      	ldr	r3, [r7, #4]
200028b0:	f04f 0201 	mov.w	r2, #1
200028b4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

                /* If Start Bit is set, clear it, but store that information since it is because of
                 * pending transaction
                 */
                if(this_i2c->hw_reg_bit->CTRL_STA)
200028b8:	687b      	ldr	r3, [r7, #4]
200028ba:	699b      	ldr	r3, [r3, #24]
200028bc:	695b      	ldr	r3, [r3, #20]
200028be:	2b00      	cmp	r3, #0
200028c0:	d009      	beq.n	200028d6 <mss_i2c_isr+0x7ee>
                {
                    this_i2c->hw_reg_bit->CTRL_STA = 0u ;
200028c2:	687b      	ldr	r3, [r7, #4]
200028c4:	699b      	ldr	r3, [r3, #24]
200028c6:	f04f 0200 	mov.w	r2, #0
200028ca:	615a      	str	r2, [r3, #20]
                    this_i2c->is_transaction_pending = 1u;
200028cc:	687b      	ldr	r3, [r7, #4]
200028ce:	f04f 0201 	mov.w	r2, #1
200028d2:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
                }
            }
            if (this_i2c->slave_tx_idx >= this_i2c->slave_tx_size)
200028d6:	687b      	ldr	r3, [r7, #4]
200028d8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
200028da:	687b      	ldr	r3, [r7, #4]
200028dc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
200028de:	429a      	cmp	r2, r3
200028e0:	d305      	bcc.n	200028ee <mss_i2c_isr+0x806>
            {
                /* Ensure 0xFF is returned to the master when the slave specifies
                 * an empty transmit buffer. */
                this_i2c->hw_reg->DATA = 0xFFu;
200028e2:	687b      	ldr	r3, [r7, #4]
200028e4:	695b      	ldr	r3, [r3, #20]
200028e6:	f04f 32ff 	mov.w	r2, #4294967295
200028ea:	721a      	strb	r2, [r3, #8]
200028ec:	e00c      	b.n	20002908 <mss_i2c_isr+0x820>
            }
            else
            {
                /* Load the data the data byte to be sent to the master. */
                this_i2c->hw_reg->DATA = this_i2c->slave_tx_buffer[this_i2c->slave_tx_idx++];
200028ee:	687b      	ldr	r3, [r7, #4]
200028f0:	695a      	ldr	r2, [r3, #20]
200028f2:	687b      	ldr	r3, [r7, #4]
200028f4:	6c59      	ldr	r1, [r3, #68]	; 0x44
200028f6:	687b      	ldr	r3, [r7, #4]
200028f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
200028fa:	4419      	add	r1, r3
200028fc:	7809      	ldrb	r1, [r1, #0]
200028fe:	7211      	strb	r1, [r2, #8]
20002900:	f103 0201 	add.w	r2, r3, #1
20002904:	687b      	ldr	r3, [r7, #4]
20002906:	64da      	str	r2, [r3, #76]	; 0x4c
            }
            /* Determine if this is the last data byte to send to the master. */
            if (this_i2c->slave_tx_idx >= this_i2c->slave_tx_size) /* last byte? */
20002908:	687b      	ldr	r3, [r7, #4]
2000290a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
2000290c:	687b      	ldr	r3, [r7, #4]
2000290e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20002910:	429a      	cmp	r2, r3
20002912:	d352      	bcc.n	200029ba <mss_i2c_isr+0x8d2>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
20002914:	687b      	ldr	r3, [r7, #4]
20002916:	699b      	ldr	r3, [r3, #24]
20002918:	f04f 0200 	mov.w	r2, #0
2000291c:	609a      	str	r2, [r3, #8]
                /* Next read transaction will result in slave's transmit buffer
                 * being sent from the first byte. */
                this_i2c->slave_tx_idx = 0u;
2000291e:	687b      	ldr	r3, [r7, #4]
20002920:	f04f 0200 	mov.w	r2, #0
20002924:	64da      	str	r2, [r3, #76]	; 0x4c
            }
            break;
20002926:	e049      	b.n	200029bc <mss_i2c_isr+0x8d4>
        case ST_SLAVE_RNACK:    /* Data byte has been transmitted; not-ACK has been received. */
        case ST_FINAL: /* Last Data byte tx'ed, ACK received */
            /* We assume that the transaction will be stopped by the master.
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte. */
            this_i2c->slave_tx_idx = 0u;
20002928:	687b      	ldr	r3, [r7, #4]
2000292a:	f04f 0200 	mov.w	r2, #0
2000292e:	64da      	str	r2, [r3, #76]	; 0x4c
            this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
20002930:	687b      	ldr	r3, [r7, #4]
20002932:	699b      	ldr	r3, [r3, #24]
20002934:	f04f 0201 	mov.w	r2, #1
20002938:	609a      	str	r2, [r3, #8]

            /*  Mark previous state as complete */
            this_i2c->slave_status = MSS_I2C_SUCCESS;
2000293a:	687b      	ldr	r3, [r7, #4]
2000293c:	f04f 0200 	mov.w	r2, #0
20002940:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
20002944:	687b      	ldr	r3, [r7, #4]
20002946:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
2000294a:	2b00      	cmp	r3, #0
2000294c:	d004      	beq.n	20002958 <mss_i2c_isr+0x870>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
2000294e:	687b      	ldr	r3, [r7, #4]
20002950:	699b      	ldr	r3, [r3, #24]
20002952:	f04f 0201 	mov.w	r2, #1
20002956:	615a      	str	r2, [r3, #20]

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
20002958:	687b      	ldr	r3, [r7, #4]
2000295a:	f04f 0200 	mov.w	r2, #0
2000295e:	721a      	strb	r2, [r3, #8]
            break;
20002960:	e02c      	b.n	200029bc <mss_i2c_isr+0x8d4>
        case ST_RESET_ACTIVATED:
        case ST_BUS_ERROR: /* Bus error during MST or selected slave modes */
        default:
            /* Some undefined state has encountered. Clear Start bit to make
             * sure, next good transaction happen */
            this_i2c->hw_reg_bit->CTRL_STA = 0x00u;
20002962:	687b      	ldr	r3, [r7, #4]
20002964:	699b      	ldr	r3, [r3, #24]
20002966:	f04f 0200 	mov.w	r2, #0
2000296a:	615a      	str	r2, [r3, #20]
            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
2000296c:	687b      	ldr	r3, [r7, #4]
2000296e:	f04f 0200 	mov.w	r2, #0
20002972:	721a      	strb	r2, [r3, #8]
            /*
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte.
             */
            this_i2c->slave_tx_idx = 0u;
20002974:	687b      	ldr	r3, [r7, #4]
20002976:	f04f 0200 	mov.w	r2, #0
2000297a:	64da      	str	r2, [r3, #76]	; 0x4c
            /*
             * Clear statuses to I2C_FAILED only if there was an operation in progress.
             */
            if(MSS_I2C_IN_PROGRESS == this_i2c->master_status)
2000297c:	687b      	ldr	r3, [r7, #4]
2000297e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
20002982:	b2db      	uxtb	r3, r3
20002984:	2b01      	cmp	r3, #1
20002986:	d104      	bne.n	20002992 <mss_i2c_isr+0x8aa>
            {
                this_i2c->master_status = MSS_I2C_FAILED;
20002988:	687b      	ldr	r3, [r7, #4]
2000298a:	f04f 0202 	mov.w	r2, #2
2000298e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
            }

            if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
20002992:	687b      	ldr	r3, [r7, #4]
20002994:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
20002998:	b2db      	uxtb	r3, r3
2000299a:	2b01      	cmp	r3, #1
2000299c:	d10e      	bne.n	200029bc <mss_i2c_isr+0x8d4>
            {
                this_i2c->slave_status = MSS_I2C_FAILED;
2000299e:	687b      	ldr	r3, [r7, #4]
200029a0:	f04f 0202 	mov.w	r2, #2
200029a4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
200029a8:	e008      	b.n	200029bc <mss_i2c_isr+0x8d4>
             */
            if(this_i2c->transaction != this_i2c->pending_transaction)
            {
                this_i2c->transaction = this_i2c->pending_transaction;
            }
            break;
200029aa:	bf00      	nop
200029ac:	e006      	b.n	200029bc <mss_i2c_isr+0x8d4>
            {
                /* If we're at the second last byte, let's set AA to 0 so
                 * we return a NACK at the last byte. */
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
            }
            break;
200029ae:	bf00      	nop
200029b0:	e004      	b.n	200029bc <mss_i2c_isr+0x8d4>
            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
            }
            break;
200029b2:	bf00      	nop
200029b4:	e002      	b.n	200029bc <mss_i2c_isr+0x8d4>
            
            if (this_i2c->slave_rx_idx >= this_i2c->slave_rx_size)
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;   /* send a NACK when done (next reception) */
            }
            break;
200029b6:	bf00      	nop
200029b8:	e000      	b.n	200029bc <mss_i2c_isr+0x8d4>
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
                /* Next read transaction will result in slave's transmit buffer
                 * being sent from the first byte. */
                this_i2c->slave_tx_idx = 0u;
            }
            break;
200029ba:	bf00      	nop


            break;
    }
    
    if ( clear_irq )
200029bc:	7bbb      	ldrb	r3, [r7, #14]
200029be:	2b00      	cmp	r3, #0
200029c0:	d004      	beq.n	200029cc <mss_i2c_isr+0x8e4>
    {
        /* clear interrupt. */
        this_i2c->hw_reg_bit->CTRL_SI = 0u;
200029c2:	687b      	ldr	r3, [r7, #4]
200029c4:	699b      	ldr	r3, [r3, #24]
200029c6:	f04f 0200 	mov.w	r2, #0
200029ca:	60da      	str	r2, [r3, #12]
    }
    
    /* Read the status register to ensure the last I2C registers write took place
     * in a system built around a bus making use of posted writes. */
    status = this_i2c->hw_reg->STATUS;
200029cc:	687b      	ldr	r3, [r7, #4]
200029ce:	695b      	ldr	r3, [r3, #20]
200029d0:	791b      	ldrb	r3, [r3, #4]
200029d2:	72fb      	strb	r3, [r7, #11]
}
200029d4:	f107 0710 	add.w	r7, r7, #16
200029d8:	46bd      	mov	sp, r7
200029da:	bd80      	pop	{r7, pc}

200029dc <MSS_I2C_smbus_init>:
void MSS_I2C_smbus_init
(
    mss_i2c_instance_t * this_i2c,
    uint8_t frequency
)
{
200029dc:	b480      	push	{r7}
200029de:	b083      	sub	sp, #12
200029e0:	af00      	add	r7, sp, #0
200029e2:	6078      	str	r0, [r7, #4]
200029e4:	460b      	mov	r3, r1
200029e6:	70fb      	strb	r3, [r7, #3]
    /* Set the frequency before enabling time out logic */
    this_i2c->hw_reg->FREQ = frequency;
200029e8:	687b      	ldr	r3, [r7, #4]
200029ea:	695b      	ldr	r3, [r3, #20]
200029ec:	78fa      	ldrb	r2, [r7, #3]
200029ee:	751a      	strb	r2, [r3, #20]

    /* Enable SMBUS */
    this_i2c->hw_reg->SMBUS = MSS_INIT_AND_ENABLE_SMBUS;
200029f0:	687b      	ldr	r3, [r7, #4]
200029f2:	695b      	ldr	r3, [r3, #20]
200029f4:	f04f 0254 	mov.w	r2, #84	; 0x54
200029f8:	741a      	strb	r2, [r3, #16]
}
200029fa:	f107 070c 	add.w	r7, r7, #12
200029fe:	46bd      	mov	sp, r7
20002a00:	bc80      	pop	{r7}
20002a02:	4770      	bx	lr

20002a04 <MSS_I2C_enable_smbus_irq>:
void MSS_I2C_enable_smbus_irq
(
    mss_i2c_instance_t * this_i2c,
    uint8_t  irq_type
)
{
20002a04:	b580      	push	{r7, lr}
20002a06:	b082      	sub	sp, #8
20002a08:	af00      	add	r7, sp, #0
20002a0a:	6078      	str	r0, [r7, #4]
20002a0c:	460b      	mov	r3, r1
20002a0e:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
20002a10:	687a      	ldr	r2, [r7, #4]
20002a12:	f649 63e0 	movw	r3, #40672	; 0x9ee0
20002a16:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002a1a:	429a      	cmp	r2, r3
20002a1c:	d007      	beq.n	20002a2e <MSS_I2C_enable_smbus_irq+0x2a>
20002a1e:	687a      	ldr	r2, [r7, #4]
20002a20:	f649 7354 	movw	r3, #40788	; 0x9f54
20002a24:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002a28:	429a      	cmp	r2, r3
20002a2a:	d000      	beq.n	20002a2e <MSS_I2C_enable_smbus_irq+0x2a>
20002a2c:	be00      	bkpt	0x0000

	/* Enable any interrupts selected by the user */
    if ( this_i2c == &g_mss_i2c0 )
20002a2e:	687a      	ldr	r2, [r7, #4]
20002a30:	f649 63e0 	movw	r3, #40672	; 0x9ee0
20002a34:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002a38:	429a      	cmp	r2, r3
20002a3a:	d127      	bne.n	20002a8c <MSS_I2C_enable_smbus_irq+0x88>
    {
        if ( irq_type & MSS_I2C_SMBALERT_IRQ )
20002a3c:	78fb      	ldrb	r3, [r7, #3]
20002a3e:	f003 0301 	and.w	r3, r3, #1
20002a42:	b2db      	uxtb	r3, r3
20002a44:	2b00      	cmp	r3, #0
20002a46:	d00d      	beq.n	20002a64 <MSS_I2C_enable_smbus_irq+0x60>
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
        	NVIC_ClearPendingIRQ( I2C0_SMBAlert_IRQn );
20002a48:	f04f 000f 	mov.w	r0, #15
20002a4c:	f7fe ff70 	bl	20001930 <NVIC_ClearPendingIRQ>
            this_i2c->hw_smb_reg_bit->SMB_SMBALERT_IE = 0x01u;
20002a50:	687b      	ldr	r3, [r7, #4]
20002a52:	69db      	ldr	r3, [r3, #28]
20002a54:	f04f 0201 	mov.w	r2, #1
20002a58:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C0_SMBAlert_IRQn );
20002a5c:	f04f 000f 	mov.w	r0, #15
20002a60:	f7fe ff2c 	bl	200018bc <NVIC_EnableIRQ>
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
20002a64:	78fb      	ldrb	r3, [r7, #3]
20002a66:	f003 0302 	and.w	r3, r3, #2
20002a6a:	2b00      	cmp	r3, #0
20002a6c:	d036      	beq.n	20002adc <MSS_I2C_enable_smbus_irq+0xd8>
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
            NVIC_ClearPendingIRQ( I2C0_SMBus_IRQn );
20002a6e:	f04f 0010 	mov.w	r0, #16
20002a72:	f7fe ff5d 	bl	20001930 <NVIC_ClearPendingIRQ>
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x01u;
20002a76:	687b      	ldr	r3, [r7, #4]
20002a78:	69db      	ldr	r3, [r3, #28]
20002a7a:	f04f 0201 	mov.w	r2, #1
20002a7e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C0_SMBus_IRQn );
20002a82:	f04f 0010 	mov.w	r0, #16
20002a86:	f7fe ff19 	bl	200018bc <NVIC_EnableIRQ>
20002a8a:	e028      	b.n	20002ade <MSS_I2C_enable_smbus_irq+0xda>
        }
    }
    else
    {
        if ( irq_type & MSS_I2C_SMBALERT_IRQ )
20002a8c:	78fb      	ldrb	r3, [r7, #3]
20002a8e:	f003 0301 	and.w	r3, r3, #1
20002a92:	b2db      	uxtb	r3, r3
20002a94:	2b00      	cmp	r3, #0
20002a96:	d00d      	beq.n	20002ab4 <MSS_I2C_enable_smbus_irq+0xb0>
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
            NVIC_ClearPendingIRQ( I2C1_SMBAlert_IRQn );
20002a98:	f04f 0012 	mov.w	r0, #18
20002a9c:	f7fe ff48 	bl	20001930 <NVIC_ClearPendingIRQ>
            this_i2c->hw_smb_reg_bit->SMB_SMBALERT_IE = 0x01u;
20002aa0:	687b      	ldr	r3, [r7, #4]
20002aa2:	69db      	ldr	r3, [r3, #28]
20002aa4:	f04f 0201 	mov.w	r2, #1
20002aa8:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C1_SMBAlert_IRQn );
20002aac:	f04f 0012 	mov.w	r0, #18
20002ab0:	f7fe ff04 	bl	200018bc <NVIC_EnableIRQ>
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
20002ab4:	78fb      	ldrb	r3, [r7, #3]
20002ab6:	f003 0302 	and.w	r3, r3, #2
20002aba:	2b00      	cmp	r3, #0
20002abc:	d00f      	beq.n	20002ade <MSS_I2C_enable_smbus_irq+0xda>
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
            NVIC_ClearPendingIRQ( I2C1_SMBus_IRQn );
20002abe:	f04f 0013 	mov.w	r0, #19
20002ac2:	f7fe ff35 	bl	20001930 <NVIC_ClearPendingIRQ>
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x01u;
20002ac6:	687b      	ldr	r3, [r7, #4]
20002ac8:	69db      	ldr	r3, [r3, #28]
20002aca:	f04f 0201 	mov.w	r2, #1
20002ace:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C1_SMBus_IRQn );
20002ad2:	f04f 0013 	mov.w	r0, #19
20002ad6:	f7fe fef1 	bl	200018bc <NVIC_EnableIRQ>
20002ada:	e000      	b.n	20002ade <MSS_I2C_enable_smbus_irq+0xda>
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
            NVIC_ClearPendingIRQ( I2C0_SMBus_IRQn );
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x01u;
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C0_SMBus_IRQn );
20002adc:	bf00      	nop
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x01u;
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C1_SMBus_IRQn );
        }
    }
}
20002ade:	f107 0708 	add.w	r7, r7, #8
20002ae2:	46bd      	mov	sp, r7
20002ae4:	bd80      	pop	{r7, pc}
20002ae6:	bf00      	nop

20002ae8 <MSS_I2C_disable_smbus_irq>:
void MSS_I2C_disable_smbus_irq
(
    mss_i2c_instance_t * this_i2c,
    uint8_t  irq_type
)
{
20002ae8:	b580      	push	{r7, lr}
20002aea:	b082      	sub	sp, #8
20002aec:	af00      	add	r7, sp, #0
20002aee:	6078      	str	r0, [r7, #4]
20002af0:	460b      	mov	r3, r1
20002af2:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
20002af4:	687a      	ldr	r2, [r7, #4]
20002af6:	f649 63e0 	movw	r3, #40672	; 0x9ee0
20002afa:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002afe:	429a      	cmp	r2, r3
20002b00:	d007      	beq.n	20002b12 <MSS_I2C_disable_smbus_irq+0x2a>
20002b02:	687a      	ldr	r2, [r7, #4]
20002b04:	f649 7354 	movw	r3, #40788	; 0x9f54
20002b08:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002b0c:	429a      	cmp	r2, r3
20002b0e:	d000      	beq.n	20002b12 <MSS_I2C_disable_smbus_irq+0x2a>
20002b10:	be00      	bkpt	0x0000

	/* Disable any interrupts selected by the user */
    if ( this_i2c == &g_mss_i2c0 )
20002b12:	687a      	ldr	r2, [r7, #4]
20002b14:	f649 63e0 	movw	r3, #40672	; 0x9ee0
20002b18:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002b1c:	429a      	cmp	r2, r3
20002b1e:	d11f      	bne.n	20002b60 <MSS_I2C_disable_smbus_irq+0x78>
    {
        if ( irq_type & MSS_I2C_SMBALERT_IRQ )
20002b20:	78fb      	ldrb	r3, [r7, #3]
20002b22:	f003 0301 	and.w	r3, r3, #1
20002b26:	b2db      	uxtb	r3, r3
20002b28:	2b00      	cmp	r3, #0
20002b2a:	d009      	beq.n	20002b40 <MSS_I2C_disable_smbus_irq+0x58>
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBALERT_IE = 0x00u;
20002b2c:	687b      	ldr	r3, [r7, #4]
20002b2e:	69db      	ldr	r3, [r3, #28]
20002b30:	f04f 0200 	mov.w	r2, #0
20002b34:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
            NVIC_DisableIRQ( I2C0_SMBAlert_IRQn );
20002b38:	f04f 000f 	mov.w	r0, #15
20002b3c:	f7fe feda 	bl	200018f4 <NVIC_DisableIRQ>
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
20002b40:	78fb      	ldrb	r3, [r7, #3]
20002b42:	f003 0302 	and.w	r3, r3, #2
20002b46:	2b00      	cmp	r3, #0
20002b48:	d02a      	beq.n	20002ba0 <MSS_I2C_disable_smbus_irq+0xb8>
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x00u;
20002b4a:	687b      	ldr	r3, [r7, #4]
20002b4c:	69db      	ldr	r3, [r3, #28]
20002b4e:	f04f 0200 	mov.w	r2, #0
20002b52:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
            NVIC_DisableIRQ( I2C0_SMBus_IRQn );
20002b56:	f04f 0010 	mov.w	r0, #16
20002b5a:	f7fe fecb 	bl	200018f4 <NVIC_DisableIRQ>
20002b5e:	e020      	b.n	20002ba2 <MSS_I2C_disable_smbus_irq+0xba>
        }
    }
    else
    {
        if ( irq_type & MSS_I2C_SMBALERT_IRQ )
20002b60:	78fb      	ldrb	r3, [r7, #3]
20002b62:	f003 0301 	and.w	r3, r3, #1
20002b66:	b2db      	uxtb	r3, r3
20002b68:	2b00      	cmp	r3, #0
20002b6a:	d009      	beq.n	20002b80 <MSS_I2C_disable_smbus_irq+0x98>
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBALERT_IE = 0x00u;
20002b6c:	687b      	ldr	r3, [r7, #4]
20002b6e:	69db      	ldr	r3, [r3, #28]
20002b70:	f04f 0200 	mov.w	r2, #0
20002b74:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
            NVIC_DisableIRQ( I2C1_SMBAlert_IRQn );
20002b78:	f04f 0012 	mov.w	r0, #18
20002b7c:	f7fe feba 	bl	200018f4 <NVIC_DisableIRQ>
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
20002b80:	78fb      	ldrb	r3, [r7, #3]
20002b82:	f003 0302 	and.w	r3, r3, #2
20002b86:	2b00      	cmp	r3, #0
20002b88:	d00b      	beq.n	20002ba2 <MSS_I2C_disable_smbus_irq+0xba>
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x00u;
20002b8a:	687b      	ldr	r3, [r7, #4]
20002b8c:	69db      	ldr	r3, [r3, #28]
20002b8e:	f04f 0200 	mov.w	r2, #0
20002b92:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
            NVIC_DisableIRQ( I2C1_SMBus_IRQn );
20002b96:	f04f 0013 	mov.w	r0, #19
20002b9a:	f7fe feab 	bl	200018f4 <NVIC_DisableIRQ>
20002b9e:	e000      	b.n	20002ba2 <MSS_I2C_disable_smbus_irq+0xba>
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x00u;
            NVIC_DisableIRQ( I2C0_SMBus_IRQn );
20002ba0:	bf00      	nop
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x00u;
            NVIC_DisableIRQ( I2C1_SMBus_IRQn );
        }
    }
}
20002ba2:	f107 0708 	add.w	r7, r7, #8
20002ba6:	46bd      	mov	sp, r7
20002ba8:	bd80      	pop	{r7, pc}
20002baa:	bf00      	nop

20002bac <MSS_I2C_suspend_smbus_slave>:
 */
void MSS_I2C_suspend_smbus_slave
(
    mss_i2c_instance_t * this_i2c
)
{
20002bac:	b480      	push	{r7}
20002bae:	b083      	sub	sp, #12
20002bb0:	af00      	add	r7, sp, #0
20002bb2:	6078      	str	r0, [r7, #4]
    /* Active low output so 0 asserts condition */
    this_i2c->hw_smb_reg_bit->SMB_SMBSUS_NO = 0x00u;
20002bb4:	687b      	ldr	r3, [r7, #4]
20002bb6:	69db      	ldr	r3, [r3, #28]
20002bb8:	f04f 0200 	mov.w	r2, #0
20002bbc:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
}
20002bc0:	f107 070c 	add.w	r7, r7, #12
20002bc4:	46bd      	mov	sp, r7
20002bc6:	bc80      	pop	{r7}
20002bc8:	4770      	bx	lr
20002bca:	bf00      	nop

20002bcc <MSS_I2C_resume_smbus_slave>:
 */
void MSS_I2C_resume_smbus_slave
(
    mss_i2c_instance_t * this_i2c
)
{
20002bcc:	b480      	push	{r7}
20002bce:	b083      	sub	sp, #12
20002bd0:	af00      	add	r7, sp, #0
20002bd2:	6078      	str	r0, [r7, #4]
    /* Active low output so 1 clears condition */
    this_i2c->hw_smb_reg_bit->SMB_SMBSUS_NO = 0x01u;
20002bd4:	687b      	ldr	r3, [r7, #4]
20002bd6:	69db      	ldr	r3, [r3, #28]
20002bd8:	f04f 0201 	mov.w	r2, #1
20002bdc:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
}
20002be0:	f107 070c 	add.w	r7, r7, #12
20002be4:	46bd      	mov	sp, r7
20002be6:	bc80      	pop	{r7}
20002be8:	4770      	bx	lr
20002bea:	bf00      	nop

20002bec <MSS_I2C_reset_smbus>:
 */
void MSS_I2C_reset_smbus
(
    mss_i2c_instance_t * this_i2c
)
{
20002bec:	b480      	push	{r7}
20002bee:	b083      	sub	sp, #12
20002bf0:	af00      	add	r7, sp, #0
20002bf2:	6078      	str	r0, [r7, #4]
    this_i2c->hw_smb_reg_bit->SMB_SMBus_Reset = 0x01u;
20002bf4:	687b      	ldr	r3, [r7, #4]
20002bf6:	69db      	ldr	r3, [r3, #28]
20002bf8:	f04f 0201 	mov.w	r2, #1
20002bfc:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
}
20002c00:	f107 070c 	add.w	r7, r7, #12
20002c04:	46bd      	mov	sp, r7
20002c06:	bc80      	pop	{r7}
20002c08:	4770      	bx	lr
20002c0a:	bf00      	nop

20002c0c <MSS_I2C_set_smbus_alert>:
 */
void MSS_I2C_set_smbus_alert
(
    mss_i2c_instance_t * this_i2c
)
{
20002c0c:	b480      	push	{r7}
20002c0e:	b083      	sub	sp, #12
20002c10:	af00      	add	r7, sp, #0
20002c12:	6078      	str	r0, [r7, #4]
    /* Active low output so 0 asserts condition */
    this_i2c->hw_smb_reg_bit->SMB_SMBALERT_NO = 0x00u;
20002c14:	687b      	ldr	r3, [r7, #4]
20002c16:	69db      	ldr	r3, [r3, #28]
20002c18:	f04f 0200 	mov.w	r2, #0
20002c1c:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
}
20002c20:	f107 070c 	add.w	r7, r7, #12
20002c24:	46bd      	mov	sp, r7
20002c26:	bc80      	pop	{r7}
20002c28:	4770      	bx	lr
20002c2a:	bf00      	nop

20002c2c <MSS_I2C_clear_smbus_alert>:
 */
void MSS_I2C_clear_smbus_alert
(
    mss_i2c_instance_t * this_i2c
)
{
20002c2c:	b480      	push	{r7}
20002c2e:	b083      	sub	sp, #12
20002c30:	af00      	add	r7, sp, #0
20002c32:	6078      	str	r0, [r7, #4]
    /* Active low output so 1 clears condition */
    this_i2c->hw_smb_reg_bit->SMB_SMBALERT_NO = 0x01u;
20002c34:	687b      	ldr	r3, [r7, #4]
20002c36:	69db      	ldr	r3, [r3, #28]
20002c38:	f04f 0201 	mov.w	r2, #1
20002c3c:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
}
20002c40:	f107 070c 	add.w	r7, r7, #12
20002c44:	46bd      	mov	sp, r7
20002c46:	bc80      	pop	{r7}
20002c48:	4770      	bx	lr
20002c4a:	bf00      	nop

20002c4c <MSS_I2C_set_gca>:

void MSS_I2C_set_gca
(
    mss_i2c_instance_t * this_i2c
)
{
20002c4c:	b480      	push	{r7}
20002c4e:	b083      	sub	sp, #12
20002c50:	af00      	add	r7, sp, #0
20002c52:	6078      	str	r0, [r7, #4]
    /* accept GC addressing. */
    this_i2c->hw_reg_bit->ADDR_GC = 0x01u;
20002c54:	687b      	ldr	r3, [r7, #4]
20002c56:	699b      	ldr	r3, [r3, #24]
20002c58:	f04f 0201 	mov.w	r2, #1
20002c5c:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
20002c60:	f107 070c 	add.w	r7, r7, #12
20002c64:	46bd      	mov	sp, r7
20002c66:	bc80      	pop	{r7}
20002c68:	4770      	bx	lr
20002c6a:	bf00      	nop

20002c6c <MSS_I2C_clear_gca>:
 */
void MSS_I2C_clear_gca
(
    mss_i2c_instance_t * this_i2c
)
{
20002c6c:	b480      	push	{r7}
20002c6e:	b083      	sub	sp, #12
20002c70:	af00      	add	r7, sp, #0
20002c72:	6078      	str	r0, [r7, #4]
    /* Disable GC addressing. */
    this_i2c->hw_reg_bit->ADDR_GC = 0u;
20002c74:	687b      	ldr	r3, [r7, #4]
20002c76:	699b      	ldr	r3, [r3, #24]
20002c78:	f04f 0200 	mov.w	r2, #0
20002c7c:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
20002c80:	f107 070c 	add.w	r7, r7, #12
20002c84:	46bd      	mov	sp, r7
20002c86:	bc80      	pop	{r7}
20002c88:	4770      	bx	lr
20002c8a:	bf00      	nop

20002c8c <MSS_I2C_set_user_data>:
void MSS_I2C_set_user_data
(
    mss_i2c_instance_t * this_i2c,
    void * p_user_data
)
{
20002c8c:	b480      	push	{r7}
20002c8e:	b083      	sub	sp, #12
20002c90:	af00      	add	r7, sp, #0
20002c92:	6078      	str	r0, [r7, #4]
20002c94:	6039      	str	r1, [r7, #0]
    this_i2c->p_user_data = p_user_data ;
20002c96:	687b      	ldr	r3, [r7, #4]
20002c98:	683a      	ldr	r2, [r7, #0]
20002c9a:	66da      	str	r2, [r3, #108]	; 0x6c
}
20002c9c:	f107 070c 	add.w	r7, r7, #12
20002ca0:	46bd      	mov	sp, r7
20002ca2:	bc80      	pop	{r7}
20002ca4:	4770      	bx	lr
20002ca6:	bf00      	nop

20002ca8 <MSS_I2C_get_user_data>:
 */
void * MSS_I2C_get_user_data
(
    mss_i2c_instance_t * this_i2c
)
{
20002ca8:	b480      	push	{r7}
20002caa:	b083      	sub	sp, #12
20002cac:	af00      	add	r7, sp, #0
20002cae:	6078      	str	r0, [r7, #4]
    return( this_i2c->p_user_data);
20002cb0:	687b      	ldr	r3, [r7, #4]
20002cb2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
}
20002cb4:	4618      	mov	r0, r3
20002cb6:	f107 070c 	add.w	r7, r7, #12
20002cba:	46bd      	mov	sp, r7
20002cbc:	bc80      	pop	{r7}
20002cbe:	4770      	bx	lr

20002cc0 <disable_interrupts>:
/*------------------------------------------------------------------------------
 *
 */
static uint32_t disable_interrupts( void )
{
20002cc0:	b580      	push	{r7, lr}
20002cc2:	b082      	sub	sp, #8
20002cc4:	af00      	add	r7, sp, #0
    uint32_t primask;
    primask = __get_PRIMASK();
20002cc6:	f000 f879 	bl	20002dbc <__get_PRIMASK>
20002cca:	4603      	mov	r3, r0
20002ccc:	607b      	str	r3, [r7, #4]
    __set_PRIMASK(1u);
20002cce:	f04f 0001 	mov.w	r0, #1
20002cd2:	f000 f883 	bl	20002ddc <__set_PRIMASK>
    return primask;
20002cd6:	687b      	ldr	r3, [r7, #4]
}
20002cd8:	4618      	mov	r0, r3
20002cda:	f107 0708 	add.w	r7, r7, #8
20002cde:	46bd      	mov	sp, r7
20002ce0:	bd80      	pop	{r7, pc}
20002ce2:	bf00      	nop

20002ce4 <restore_interrupts>:

/*------------------------------------------------------------------------------
 *
 */
static void restore_interrupts( uint32_t primask )
{
20002ce4:	b580      	push	{r7, lr}
20002ce6:	b082      	sub	sp, #8
20002ce8:	af00      	add	r7, sp, #0
20002cea:	6078      	str	r0, [r7, #4]
    __set_PRIMASK( primask );
20002cec:	6878      	ldr	r0, [r7, #4]
20002cee:	f000 f875 	bl	20002ddc <__set_PRIMASK>
}
20002cf2:	f107 0708 	add.w	r7, r7, #8
20002cf6:	46bd      	mov	sp, r7
20002cf8:	bd80      	pop	{r7, pc}
20002cfa:	bf00      	nop

20002cfc <I2C0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void I2C0_IRQHandler( void )
#else
void I2C0_IRQHandler( void )
#endif
{
20002cfc:	4668      	mov	r0, sp
20002cfe:	f020 0107 	bic.w	r1, r0, #7
20002d02:	468d      	mov	sp, r1
20002d04:	b589      	push	{r0, r3, r7, lr}
20002d06:	af00      	add	r7, sp, #0
    mss_i2c_isr( &g_mss_i2c0 );
20002d08:	f649 60e0 	movw	r0, #40672	; 0x9ee0
20002d0c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002d10:	f7ff f9ea 	bl	200020e8 <mss_i2c_isr>
    NVIC_ClearPendingIRQ( I2C0_IRQn );
20002d14:	f04f 000e 	mov.w	r0, #14
20002d18:	f7fe fe0a 	bl	20001930 <NVIC_ClearPendingIRQ>
}
20002d1c:	46bd      	mov	sp, r7
20002d1e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002d22:	4685      	mov	sp, r0
20002d24:	4770      	bx	lr
20002d26:	bf00      	nop

20002d28 <I2C1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void I2C1_IRQHandler( void )
#else
void I2C1_IRQHandler( void )
#endif
{
20002d28:	4668      	mov	r0, sp
20002d2a:	f020 0107 	bic.w	r1, r0, #7
20002d2e:	468d      	mov	sp, r1
20002d30:	b589      	push	{r0, r3, r7, lr}
20002d32:	af00      	add	r7, sp, #0
    mss_i2c_isr( &g_mss_i2c1 );
20002d34:	f649 7054 	movw	r0, #40788	; 0x9f54
20002d38:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002d3c:	f7ff f9d4 	bl	200020e8 <mss_i2c_isr>
    NVIC_ClearPendingIRQ( I2C1_IRQn );
20002d40:	f04f 0011 	mov.w	r0, #17
20002d44:	f7fe fdf4 	bl	20001930 <NVIC_ClearPendingIRQ>
}
20002d48:	46bd      	mov	sp, r7
20002d4a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002d4e:	4685      	mov	sp, r0
20002d50:	4770      	bx	lr
20002d52:	bf00      	nop

20002d54 <__get_PSP>:
 * Return the actual process stack pointer
 */
uint32_t __get_PSP(void) __attribute__( ( naked ) );
uint32_t __get_PSP(void)
{
  uint32_t result=0;
20002d54:	f04f 0400 	mov.w	r4, #0

  __ASM volatile ("MRS %0, psp\n\t" 
20002d58:	f3ef 8409 	mrs	r4, PSP
20002d5c:	4620      	mov	r0, r4
20002d5e:	4770      	bx	lr
                  "MOV r0, %0 \n\t"
                  "BX  lr     \n\t"  : "=r" (result) );
  return(result);
20002d60:	4623      	mov	r3, r4
}
20002d62:	4618      	mov	r0, r3

20002d64 <__set_PSP>:
 * Assign the value ProcessStackPointer to the MSP 
 * (process stack pointer) Cortex processor register
 */
void __set_PSP(uint32_t topOfProcStack) __attribute__( ( naked ) );
void __set_PSP(uint32_t topOfProcStack)
{
20002d64:	4603      	mov	r3, r0
  __ASM volatile ("MSR psp, %0\n\t"
20002d66:	f383 8809 	msr	PSP, r3
20002d6a:	4770      	bx	lr

20002d6c <__get_MSP>:
 * Cortex processor register
 */
uint32_t __get_MSP(void) __attribute__( ( naked ) );
uint32_t __get_MSP(void)
{
  uint32_t result=0;
20002d6c:	f04f 0400 	mov.w	r4, #0

  __ASM volatile ("MRS %0, msp\n\t" 
20002d70:	f3ef 8408 	mrs	r4, MSP
20002d74:	4620      	mov	r0, r4
20002d76:	4770      	bx	lr
                  "MOV r0, %0 \n\t"
                  "BX  lr     \n\t"  : "=r" (result) );
  return(result);
20002d78:	4623      	mov	r3, r4
}
20002d7a:	4618      	mov	r0, r3

20002d7c <__set_MSP>:
 * Assign the value mainStackPointer to the MSP 
 * (main stack pointer) Cortex processor register
 */
void __set_MSP(uint32_t topOfMainStack) __attribute__( ( naked ) );
void __set_MSP(uint32_t topOfMainStack)
{
20002d7c:	4603      	mov	r3, r0
  __ASM volatile ("MSR msp, %0\n\t"
20002d7e:	f383 8808 	msr	MSP, r3
20002d82:	4770      	bx	lr

20002d84 <__get_BASEPRI>:
 * @return BasePriority
 *
 * Return the content of the base priority register
 */
uint32_t __get_BASEPRI(void)
{
20002d84:	b480      	push	{r7}
20002d86:	b083      	sub	sp, #12
20002d88:	af00      	add	r7, sp, #0
  uint32_t result=0;
20002d8a:	f04f 0300 	mov.w	r3, #0
20002d8e:	607b      	str	r3, [r7, #4]
  
  __ASM volatile ("MRS %0, basepri_max" : "=r" (result) );
20002d90:	f3ef 8312 	mrs	r3, BASEPRI_MASK
20002d94:	607b      	str	r3, [r7, #4]
  return(result);
20002d96:	687b      	ldr	r3, [r7, #4]
}
20002d98:	4618      	mov	r0, r3
20002d9a:	f107 070c 	add.w	r7, r7, #12
20002d9e:	46bd      	mov	sp, r7
20002da0:	bc80      	pop	{r7}
20002da2:	4770      	bx	lr

20002da4 <__set_BASEPRI>:
 * @param  basePri  BasePriority
 *
 * Set the base priority register
 */
void __set_BASEPRI(uint32_t value)
{
20002da4:	b480      	push	{r7}
20002da6:	b083      	sub	sp, #12
20002da8:	af00      	add	r7, sp, #0
20002daa:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (value) );
20002dac:	687b      	ldr	r3, [r7, #4]
20002dae:	f383 8811 	msr	BASEPRI, r3
}
20002db2:	f107 070c 	add.w	r7, r7, #12
20002db6:	46bd      	mov	sp, r7
20002db8:	bc80      	pop	{r7}
20002dba:	4770      	bx	lr

20002dbc <__get_PRIMASK>:
 * @return PriMask
 *
 * Return state of the priority mask bit from the priority mask register
 */
uint32_t __get_PRIMASK(void)
{
20002dbc:	b480      	push	{r7}
20002dbe:	b083      	sub	sp, #12
20002dc0:	af00      	add	r7, sp, #0
  uint32_t result=0;
20002dc2:	f04f 0300 	mov.w	r3, #0
20002dc6:	607b      	str	r3, [r7, #4]

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
20002dc8:	f3ef 8310 	mrs	r3, PRIMASK
20002dcc:	607b      	str	r3, [r7, #4]
  return(result);
20002dce:	687b      	ldr	r3, [r7, #4]
}
20002dd0:	4618      	mov	r0, r3
20002dd2:	f107 070c 	add.w	r7, r7, #12
20002dd6:	46bd      	mov	sp, r7
20002dd8:	bc80      	pop	{r7}
20002dda:	4770      	bx	lr

20002ddc <__set_PRIMASK>:
 * @param  priMask  PriMask
 *
 * Set the priority mask bit in the priority mask register
 */
void __set_PRIMASK(uint32_t priMask)
{
20002ddc:	b480      	push	{r7}
20002dde:	b083      	sub	sp, #12
20002de0:	af00      	add	r7, sp, #0
20002de2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) );
20002de4:	687b      	ldr	r3, [r7, #4]
20002de6:	f383 8810 	msr	PRIMASK, r3
}
20002dea:	f107 070c 	add.w	r7, r7, #12
20002dee:	46bd      	mov	sp, r7
20002df0:	bc80      	pop	{r7}
20002df2:	4770      	bx	lr

20002df4 <__get_FAULTMASK>:
 * @return FaultMask
 *
 * Return the content of the fault mask register
 */
uint32_t __get_FAULTMASK(void)
{
20002df4:	b480      	push	{r7}
20002df6:	b083      	sub	sp, #12
20002df8:	af00      	add	r7, sp, #0
  uint32_t result=0;
20002dfa:	f04f 0300 	mov.w	r3, #0
20002dfe:	607b      	str	r3, [r7, #4]
  
  __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
20002e00:	f3ef 8313 	mrs	r3, FAULTMASK
20002e04:	607b      	str	r3, [r7, #4]
  return(result);
20002e06:	687b      	ldr	r3, [r7, #4]
}
20002e08:	4618      	mov	r0, r3
20002e0a:	f107 070c 	add.w	r7, r7, #12
20002e0e:	46bd      	mov	sp, r7
20002e10:	bc80      	pop	{r7}
20002e12:	4770      	bx	lr

20002e14 <__set_FAULTMASK>:
 * @param  faultMask  faultMask value
 *
 * Set the fault mask register
 */
void __set_FAULTMASK(uint32_t faultMask)
{
20002e14:	b480      	push	{r7}
20002e16:	b083      	sub	sp, #12
20002e18:	af00      	add	r7, sp, #0
20002e1a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) );
20002e1c:	687b      	ldr	r3, [r7, #4]
20002e1e:	f383 8813 	msr	FAULTMASK, r3
}
20002e22:	f107 070c 	add.w	r7, r7, #12
20002e26:	46bd      	mov	sp, r7
20002e28:	bc80      	pop	{r7}
20002e2a:	4770      	bx	lr

20002e2c <__get_CONTROL>:
*  @return Control value
 *
 * Return the content of the control register
 */
uint32_t __get_CONTROL(void)
{
20002e2c:	b480      	push	{r7}
20002e2e:	b083      	sub	sp, #12
20002e30:	af00      	add	r7, sp, #0
  uint32_t result=0;
20002e32:	f04f 0300 	mov.w	r3, #0
20002e36:	607b      	str	r3, [r7, #4]

  __ASM volatile ("MRS %0, control" : "=r" (result) );
20002e38:	f3ef 8314 	mrs	r3, CONTROL
20002e3c:	607b      	str	r3, [r7, #4]
  return(result);
20002e3e:	687b      	ldr	r3, [r7, #4]
}
20002e40:	4618      	mov	r0, r3
20002e42:	f107 070c 	add.w	r7, r7, #12
20002e46:	46bd      	mov	sp, r7
20002e48:	bc80      	pop	{r7}
20002e4a:	4770      	bx	lr

20002e4c <__set_CONTROL>:
 * @param  control  Control value
 *
 * Set the control register
 */
void __set_CONTROL(uint32_t control)
{
20002e4c:	b480      	push	{r7}
20002e4e:	b083      	sub	sp, #12
20002e50:	af00      	add	r7, sp, #0
20002e52:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR control, %0" : : "r" (control) );
20002e54:	687b      	ldr	r3, [r7, #4]
20002e56:	f383 8814 	msr	CONTROL, r3
}
20002e5a:	f107 070c 	add.w	r7, r7, #12
20002e5e:	46bd      	mov	sp, r7
20002e60:	bc80      	pop	{r7}
20002e62:	4770      	bx	lr

20002e64 <__REV>:
 * @return        reversed value
 *
 * Reverse byte order in integer value
 */
uint32_t __REV(uint32_t value)
{
20002e64:	b480      	push	{r7}
20002e66:	b085      	sub	sp, #20
20002e68:	af00      	add	r7, sp, #0
20002e6a:	6078      	str	r0, [r7, #4]
  uint32_t result=0;
20002e6c:	f04f 0300 	mov.w	r3, #0
20002e70:	60fb      	str	r3, [r7, #12]
  
  __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
20002e72:	687b      	ldr	r3, [r7, #4]
20002e74:	ba1b      	rev	r3, r3
20002e76:	60fb      	str	r3, [r7, #12]
  return(result);
20002e78:	68fb      	ldr	r3, [r7, #12]
}
20002e7a:	4618      	mov	r0, r3
20002e7c:	f107 0714 	add.w	r7, r7, #20
20002e80:	46bd      	mov	sp, r7
20002e82:	bc80      	pop	{r7}
20002e84:	4770      	bx	lr
20002e86:	bf00      	nop

20002e88 <__REV16>:
 * @return        reversed value
 *
 * Reverse byte order in unsigned short value
 */
uint32_t __REV16(uint16_t value)
{
20002e88:	b480      	push	{r7}
20002e8a:	b085      	sub	sp, #20
20002e8c:	af00      	add	r7, sp, #0
20002e8e:	4603      	mov	r3, r0
20002e90:	80fb      	strh	r3, [r7, #6]
  uint32_t result=0;
20002e92:	f04f 0300 	mov.w	r3, #0
20002e96:	60fb      	str	r3, [r7, #12]
  
  __ASM volatile ("rev16 %0, %1" : "=r" (result) : "r" (value) );
20002e98:	88fb      	ldrh	r3, [r7, #6]
20002e9a:	ba5b      	rev16	r3, r3
20002e9c:	60fb      	str	r3, [r7, #12]
  return(result);
20002e9e:	68fb      	ldr	r3, [r7, #12]
}
20002ea0:	4618      	mov	r0, r3
20002ea2:	f107 0714 	add.w	r7, r7, #20
20002ea6:	46bd      	mov	sp, r7
20002ea8:	bc80      	pop	{r7}
20002eaa:	4770      	bx	lr

20002eac <__REVSH>:
 * @return        reversed value
 *
 * Reverse byte order in signed short value with sign extension to integer
 */
int32_t __REVSH(int16_t value)
{
20002eac:	b480      	push	{r7}
20002eae:	b085      	sub	sp, #20
20002eb0:	af00      	add	r7, sp, #0
20002eb2:	4603      	mov	r3, r0
20002eb4:	80fb      	strh	r3, [r7, #6]
  uint32_t result=0;
20002eb6:	f04f 0300 	mov.w	r3, #0
20002eba:	60fb      	str	r3, [r7, #12]
  
  __ASM volatile ("revsh %0, %1" : "=r" (result) : "r" (value) );
20002ebc:	88fb      	ldrh	r3, [r7, #6]
20002ebe:	badb      	revsh	r3, r3
20002ec0:	60fb      	str	r3, [r7, #12]
  return(result);
20002ec2:	68fb      	ldr	r3, [r7, #12]
}
20002ec4:	4618      	mov	r0, r3
20002ec6:	f107 0714 	add.w	r7, r7, #20
20002eca:	46bd      	mov	sp, r7
20002ecc:	bc80      	pop	{r7}
20002ece:	4770      	bx	lr

20002ed0 <__RBIT>:
 * @return        reversed value
 *
 * Reverse bit order of value
 */
uint32_t __RBIT(uint32_t value)
{
20002ed0:	b480      	push	{r7}
20002ed2:	b085      	sub	sp, #20
20002ed4:	af00      	add	r7, sp, #0
20002ed6:	6078      	str	r0, [r7, #4]
  uint32_t result=0;
20002ed8:	f04f 0300 	mov.w	r3, #0
20002edc:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
20002ede:	687b      	ldr	r3, [r7, #4]
20002ee0:	fa93 f3a3 	rbit	r3, r3
20002ee4:	60fb      	str	r3, [r7, #12]
   return(result);
20002ee6:	68fb      	ldr	r3, [r7, #12]
}
20002ee8:	4618      	mov	r0, r3
20002eea:	f107 0714 	add.w	r7, r7, #20
20002eee:	46bd      	mov	sp, r7
20002ef0:	bc80      	pop	{r7}
20002ef2:	4770      	bx	lr

20002ef4 <__LDREXB>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 8 bit value
 */
uint8_t __LDREXB(uint8_t *addr)
{
20002ef4:	b480      	push	{r7}
20002ef6:	b085      	sub	sp, #20
20002ef8:	af00      	add	r7, sp, #0
20002efa:	6078      	str	r0, [r7, #4]
    uint8_t result=0;
20002efc:	f04f 0300 	mov.w	r3, #0
20002f00:	73fb      	strb	r3, [r7, #15]
  
   __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) );
20002f02:	687b      	ldr	r3, [r7, #4]
20002f04:	e8d3 3f4f 	ldrexb	r3, [r3]
20002f08:	73fb      	strb	r3, [r7, #15]
   return(result);
20002f0a:	7bfb      	ldrb	r3, [r7, #15]
}
20002f0c:	4618      	mov	r0, r3
20002f0e:	f107 0714 	add.w	r7, r7, #20
20002f12:	46bd      	mov	sp, r7
20002f14:	bc80      	pop	{r7}
20002f16:	4770      	bx	lr

20002f18 <__LDREXH>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 16 bit values
 */
uint16_t __LDREXH(uint16_t *addr)
{
20002f18:	b480      	push	{r7}
20002f1a:	b085      	sub	sp, #20
20002f1c:	af00      	add	r7, sp, #0
20002f1e:	6078      	str	r0, [r7, #4]
    uint16_t result=0;
20002f20:	f04f 0300 	mov.w	r3, #0
20002f24:	81fb      	strh	r3, [r7, #14]
  
   __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) );
20002f26:	687b      	ldr	r3, [r7, #4]
20002f28:	e8d3 3f5f 	ldrexh	r3, [r3]
20002f2c:	81fb      	strh	r3, [r7, #14]
   return(result);
20002f2e:	89fb      	ldrh	r3, [r7, #14]
}
20002f30:	4618      	mov	r0, r3
20002f32:	f107 0714 	add.w	r7, r7, #20
20002f36:	46bd      	mov	sp, r7
20002f38:	bc80      	pop	{r7}
20002f3a:	4770      	bx	lr

20002f3c <__LDREXW>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 32 bit values
 */
uint32_t __LDREXW(uint32_t *addr)
{
20002f3c:	b480      	push	{r7}
20002f3e:	b085      	sub	sp, #20
20002f40:	af00      	add	r7, sp, #0
20002f42:	6078      	str	r0, [r7, #4]
    uint32_t result=0;
20002f44:	f04f 0300 	mov.w	r3, #0
20002f48:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
20002f4a:	687b      	ldr	r3, [r7, #4]
20002f4c:	e853 3f00 	ldrex	r3, [r3]
20002f50:	60fb      	str	r3, [r7, #12]
   return(result);
20002f52:	68fb      	ldr	r3, [r7, #12]
}
20002f54:	4618      	mov	r0, r3
20002f56:	f107 0714 	add.w	r7, r7, #20
20002f5a:	46bd      	mov	sp, r7
20002f5c:	bc80      	pop	{r7}
20002f5e:	4770      	bx	lr

20002f60 <__STREXB>:
 * @return        successful / failed
 *
 * Exclusive STR command for 8 bit values
 */
uint32_t __STREXB(uint8_t value, uint8_t *addr)
{
20002f60:	b480      	push	{r7}
20002f62:	b085      	sub	sp, #20
20002f64:	af00      	add	r7, sp, #0
20002f66:	4603      	mov	r3, r0
20002f68:	6039      	str	r1, [r7, #0]
20002f6a:	71fb      	strb	r3, [r7, #7]
   uint32_t result=0;
20002f6c:	f04f 0300 	mov.w	r3, #0
20002f70:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("strexb %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
20002f72:	683b      	ldr	r3, [r7, #0]
20002f74:	79fa      	ldrb	r2, [r7, #7]
20002f76:	e8c3 2f41 	strexb	r1, r2, [r3]
20002f7a:	460b      	mov	r3, r1
20002f7c:	60fb      	str	r3, [r7, #12]
   return(result);
20002f7e:	68fb      	ldr	r3, [r7, #12]
}
20002f80:	4618      	mov	r0, r3
20002f82:	f107 0714 	add.w	r7, r7, #20
20002f86:	46bd      	mov	sp, r7
20002f88:	bc80      	pop	{r7}
20002f8a:	4770      	bx	lr

20002f8c <__STREXH>:
 * @return        successful / failed
 *
 * Exclusive STR command for 16 bit values
 */
uint32_t __STREXH(uint16_t value, uint16_t *addr)
{
20002f8c:	b480      	push	{r7}
20002f8e:	b085      	sub	sp, #20
20002f90:	af00      	add	r7, sp, #0
20002f92:	4603      	mov	r3, r0
20002f94:	6039      	str	r1, [r7, #0]
20002f96:	80fb      	strh	r3, [r7, #6]
   uint32_t result=0;
20002f98:	f04f 0300 	mov.w	r3, #0
20002f9c:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("strexh %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
20002f9e:	683b      	ldr	r3, [r7, #0]
20002fa0:	88fa      	ldrh	r2, [r7, #6]
20002fa2:	e8c3 2f51 	strexh	r1, r2, [r3]
20002fa6:	460b      	mov	r3, r1
20002fa8:	60fb      	str	r3, [r7, #12]
   return(result);
20002faa:	68fb      	ldr	r3, [r7, #12]
}
20002fac:	4618      	mov	r0, r3
20002fae:	f107 0714 	add.w	r7, r7, #20
20002fb2:	46bd      	mov	sp, r7
20002fb4:	bc80      	pop	{r7}
20002fb6:	4770      	bx	lr

20002fb8 <__STREXW>:
 * @return        successful / failed
 *
 * Exclusive STR command for 32 bit values
 */
uint32_t __STREXW(uint32_t value, uint32_t *addr)
{
20002fb8:	b480      	push	{r7}
20002fba:	b085      	sub	sp, #20
20002fbc:	af00      	add	r7, sp, #0
20002fbe:	6078      	str	r0, [r7, #4]
20002fc0:	6039      	str	r1, [r7, #0]
   uint32_t result=0;
20002fc2:	f04f 0300 	mov.w	r3, #0
20002fc6:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("strex %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
20002fc8:	683b      	ldr	r3, [r7, #0]
20002fca:	687a      	ldr	r2, [r7, #4]
20002fcc:	e843 2300 	strex	r3, r2, [r3]
20002fd0:	60fb      	str	r3, [r7, #12]
   return(result);
20002fd2:	68fb      	ldr	r3, [r7, #12]
}
20002fd4:	4618      	mov	r0, r3
20002fd6:	f107 0714 	add.w	r7, r7, #20
20002fda:	46bd      	mov	sp, r7
20002fdc:	bc80      	pop	{r7}
20002fde:	4770      	bx	lr

20002fe0 <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
20002fe0:	b480      	push	{r7}
20002fe2:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
20002fe4:	46bd      	mov	sp, r7
20002fe6:	bc80      	pop	{r7}
20002fe8:	4770      	bx	lr
20002fea:	bf00      	nop

20002fec <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
20002fec:	b580      	push	{r7, lr}
20002fee:	b08a      	sub	sp, #40	; 0x28
20002ff0:	af00      	add	r7, sp, #0
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
20002ff2:	f249 6344 	movw	r3, #38468	; 0x9644
20002ff6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002ffa:	46bc      	mov	ip, r7
20002ffc:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
20002ffe:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
20003002:	f242 0300 	movw	r3, #8192	; 0x2000
20003006:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000300a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
2000300c:	ea4f 0393 	mov.w	r3, r3, lsr #2
20003010:	f003 0303 	and.w	r3, r3, #3
20003014:	ea4f 0383 	mov.w	r3, r3, lsl #2
20003018:	f107 0228 	add.w	r2, r7, #40	; 0x28
2000301c:	4413      	add	r3, r2
2000301e:	f853 3c28 	ldr.w	r3, [r3, #-40]
20003022:	613b      	str	r3, [r7, #16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
20003024:	f242 0300 	movw	r3, #8192	; 0x2000
20003028:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000302c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
2000302e:	ea4f 1313 	mov.w	r3, r3, lsr #4
20003032:	f003 0303 	and.w	r3, r3, #3
20003036:	ea4f 0383 	mov.w	r3, r3, lsl #2
2000303a:	f107 0228 	add.w	r2, r7, #40	; 0x28
2000303e:	4413      	add	r3, r2
20003040:	f853 3c28 	ldr.w	r3, [r3, #-40]
20003044:	617b      	str	r3, [r7, #20]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
20003046:	f242 0300 	movw	r3, #8192	; 0x2000
2000304a:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000304e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20003050:	ea4f 1393 	mov.w	r3, r3, lsr #6
20003054:	f003 0303 	and.w	r3, r3, #3
20003058:	ea4f 0383 	mov.w	r3, r3, lsl #2
2000305c:	f107 0228 	add.w	r2, r7, #40	; 0x28
20003060:	4413      	add	r3, r2
20003062:	f853 3c28 	ldr.w	r3, [r3, #-40]
20003066:	61bb      	str	r3, [r7, #24]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
20003068:	f242 0300 	movw	r3, #8192	; 0x2000
2000306c:	f2ce 0304 	movt	r3, #57348	; 0xe004
20003070:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
20003072:	ea4f 2313 	mov.w	r3, r3, lsr #8
20003076:	f003 031f 	and.w	r3, r3, #31
2000307a:	623b      	str	r3, [r7, #32]
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
2000307c:	f242 0300 	movw	r3, #8192	; 0x2000
20003080:	f2ce 0304 	movt	r3, #57348	; 0xe004
20003084:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
20003086:	ea4f 3353 	mov.w	r3, r3, lsr #13
2000308a:	f003 0301 	and.w	r3, r3, #1
2000308e:	627b      	str	r3, [r7, #36]	; 0x24
        FabDiv = obdiv + 1uL;
20003090:	6a3b      	ldr	r3, [r7, #32]
20003092:	f103 0301 	add.w	r3, r3, #1
20003096:	61fb      	str	r3, [r7, #28]
        if ( obdivhalf != 0uL )
20003098:	6a7b      	ldr	r3, [r7, #36]	; 0x24
2000309a:	2b00      	cmp	r3, #0
2000309c:	d003      	beq.n	200030a6 <SystemCoreClockUpdate+0xba>
        {
            FabDiv = FabDiv * 2uL;
2000309e:	69fb      	ldr	r3, [r7, #28]
200030a0:	ea4f 0343 	mov.w	r3, r3, lsl #1
200030a4:	61fb      	str	r3, [r7, #28]
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
200030a6:	f000 f849 	bl	2000313c <GetSystemClock>
200030aa:	4602      	mov	r2, r0
200030ac:	f649 03d0 	movw	r3, #39120	; 0x98d0
200030b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200030b4:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
200030b6:	f649 03d0 	movw	r3, #39120	; 0x98d0
200030ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
200030be:	681a      	ldr	r2, [r3, #0]
200030c0:	693b      	ldr	r3, [r7, #16]
200030c2:	fbb2 f2f3 	udiv	r2, r2, r3
200030c6:	f649 03d4 	movw	r3, #39124	; 0x98d4
200030ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
200030ce:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
200030d0:	f649 03d0 	movw	r3, #39120	; 0x98d0
200030d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200030d8:	681a      	ldr	r2, [r3, #0]
200030da:	697b      	ldr	r3, [r7, #20]
200030dc:	fbb2 f2f3 	udiv	r2, r2, r3
200030e0:	f649 03d8 	movw	r3, #39128	; 0x98d8
200030e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200030e8:	601a      	str	r2, [r3, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
200030ea:	f649 03d0 	movw	r3, #39120	; 0x98d0
200030ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
200030f2:	681a      	ldr	r2, [r3, #0]
200030f4:	69bb      	ldr	r3, [r7, #24]
200030f6:	fbb2 f2f3 	udiv	r2, r2, r3
200030fa:	f649 03dc 	movw	r3, #39132	; 0x98dc
200030fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003102:	601a      	str	r2, [r3, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
20003104:	f649 03d0 	movw	r3, #39120	; 0x98d0
20003108:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000310c:	681a      	ldr	r2, [r3, #0]
2000310e:	69fb      	ldr	r3, [r7, #28]
20003110:	fbb2 f2f3 	udiv	r2, r2, r3
20003114:	f649 03e0 	movw	r3, #39136	; 0x98e0
20003118:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000311c:	601a      	str	r2, [r3, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
2000311e:	f649 03d0 	movw	r3, #39120	; 0x98d0
20003122:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003126:	681a      	ldr	r2, [r3, #0]
20003128:	f649 03cc 	movw	r3, #39116	; 0x98cc
2000312c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003130:	601a      	str	r2, [r3, #0]
}
20003132:	f107 0728 	add.w	r7, r7, #40	; 0x28
20003136:	46bd      	mov	sp, r7
20003138:	bd80      	pop	{r7, pc}
2000313a:	bf00      	nop

2000313c <GetSystemClock>:
 * retrieved from eNVM spare pages.
 * The FCLK frequency value selected in the MSS Configurator software tool is
 * stored in eNVM spare pages as part of the Actel system boot configuration data.
 */
uint32_t GetSystemClock( void )
{
2000313c:	b480      	push	{r7}
2000313e:	b08b      	sub	sp, #44	; 0x2c
20003140:	af00      	add	r7, sp, #0
    uint32_t fclk = 0uL;
20003142:	f04f 0300 	mov.w	r3, #0
20003146:	607b      	str	r3, [r7, #4]
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
20003148:	f640 031c 	movw	r3, #2076	; 0x81c
2000314c:	f2c6 0308 	movt	r3, #24584	; 0x6008
20003150:	60bb      	str	r3, [r7, #8]
    uint32_t * p_idcode = IDCODE_LOCATION;
20003152:	f240 2330 	movw	r3, #560	; 0x230
20003156:	f2c6 0308 	movt	r3, #24584	; 0x6008
2000315a:	60fb      	str	r3, [r7, #12]
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
2000315c:	68fb      	ldr	r3, [r7, #12]
2000315e:	681b      	ldr	r3, [r3, #0]
20003160:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
20003164:	613b      	str	r3, [r7, #16]
	
    if ( A2F060IFX_ID == idcode )
20003166:	693a      	ldr	r2, [r7, #16]
20003168:	f241 13cf 	movw	r3, #4559	; 0x11cf
2000316c:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
20003170:	429a      	cmp	r2, r3
20003172:	d108      	bne.n	20003186 <GetSystemClock+0x4a>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
20003174:	f64e 732c 	movw	r3, #61228	; 0xef2c
20003178:	f2c6 0301 	movt	r3, #24577	; 0x6001
2000317c:	617b      	str	r3, [r7, #20]
        fclk = *p_fclk;
2000317e:	697b      	ldr	r3, [r7, #20]
20003180:	681b      	ldr	r3, [r3, #0]
20003182:	607b      	str	r3, [r7, #4]
20003184:	e03d      	b.n	20003202 <GetSystemClock+0xc6>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
20003186:	68bb      	ldr	r3, [r7, #8]
20003188:	681a      	ldr	r2, [r3, #0]
2000318a:	f244 3341 	movw	r3, #17217	; 0x4341
2000318e:	f6c4 4354 	movt	r3, #19540	; 0x4c54
20003192:	429a      	cmp	r2, r3
20003194:	d135      	bne.n	20003202 <GetSystemClock+0xc6>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
20003196:	f640 0340 	movw	r3, #2112	; 0x840
2000319a:	f2c6 0308 	movt	r3, #24584	; 0x6008
2000319e:	61bb      	str	r3, [r7, #24]
        uint32_t sysboot_version = *p_sysboot_version;
200031a0:	69bb      	ldr	r3, [r7, #24]
200031a2:	681b      	ldr	r3, [r3, #0]
200031a4:	61fb      	str	r3, [r7, #28]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
200031a6:	69fb      	ldr	r3, [r7, #28]
200031a8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
200031ac:	61fb      	str	r3, [r7, #28]
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
200031ae:	69fa      	ldr	r2, [r7, #28]
200031b0:	f240 3300 	movw	r3, #768	; 0x300
200031b4:	f2c0 0301 	movt	r3, #1
200031b8:	429a      	cmp	r2, r3
200031ba:	d922      	bls.n	20003202 <GetSystemClock+0xc6>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
200031bc:	69fa      	ldr	r2, [r7, #28]
200031be:	f64f 73ff 	movw	r3, #65535	; 0xffff
200031c2:	f2c0 0301 	movt	r3, #1
200031c6:	429a      	cmp	r2, r3
200031c8:	d808      	bhi.n	200031dc <GetSystemClock+0xa0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
200031ca:	f241 632c 	movw	r3, #5676	; 0x162c
200031ce:	f2c6 0308 	movt	r3, #24584	; 0x6008
200031d2:	623b      	str	r3, [r7, #32]
                fclk = *p_fclk;
200031d4:	6a3b      	ldr	r3, [r7, #32]
200031d6:	681b      	ldr	r3, [r3, #0]
200031d8:	607b      	str	r3, [r7, #4]
200031da:	e012      	b.n	20003202 <GetSystemClock+0xc6>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
200031dc:	69fa      	ldr	r2, [r7, #28]
200031de:	f64f 73ff 	movw	r3, #65535	; 0xffff
200031e2:	f2c0 0302 	movt	r3, #2
200031e6:	429a      	cmp	r2, r3
200031e8:	d808      	bhi.n	200031fc <GetSystemClock+0xc0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
200031ea:	f641 63ac 	movw	r3, #7852	; 0x1eac
200031ee:	f2c6 0308 	movt	r3, #24584	; 0x6008
200031f2:	627b      	str	r3, [r7, #36]	; 0x24
                fclk = *p_fclk;
200031f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
200031f6:	681b      	ldr	r3, [r3, #0]
200031f8:	607b      	str	r3, [r7, #4]
200031fa:	e002      	b.n	20003202 <GetSystemClock+0xc6>
            }
            else
            {
                fclk = 0uL;
200031fc:	f04f 0300 	mov.w	r3, #0
20003200:	607b      	str	r3, [r7, #4]
            }
        }
    }
    
    if ( 0uL == fclk )
20003202:	687b      	ldr	r3, [r7, #4]
20003204:	2b00      	cmp	r3, #0
20003206:	d105      	bne.n	20003214 <GetSystemClock+0xd8>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
20003208:	be00      	bkpt	0x0000
        fclk = SMARTFUSION_FCLK_FREQ;
2000320a:	f647 0340 	movw	r3, #30784	; 0x7840
2000320e:	f2c0 137d 	movt	r3, #381	; 0x17d
20003212:	607b      	str	r3, [r7, #4]
    }
    
    return fclk;
20003214:	687b      	ldr	r3, [r7, #4]
}
20003216:	4618      	mov	r0, r3
20003218:	f107 072c 	add.w	r7, r7, #44	; 0x2c
2000321c:	46bd      	mov	sp, r7
2000321e:	bc80      	pop	{r7}
20003220:	4770      	bx	lr
20003222:	bf00      	nop

20003224 <__errno>:
20003224:	f649 03e4 	movw	r3, #39140	; 0x98e4
20003228:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000322c:	6818      	ldr	r0, [r3, #0]
2000322e:	4770      	bx	lr

20003230 <__libc_init_array>:
20003230:	b570      	push	{r4, r5, r6, lr}
20003232:	f649 06b8 	movw	r6, #39096	; 0x98b8
20003236:	f649 05b8 	movw	r5, #39096	; 0x98b8
2000323a:	f2c2 0600 	movt	r6, #8192	; 0x2000
2000323e:	f2c2 0500 	movt	r5, #8192	; 0x2000
20003242:	1b76      	subs	r6, r6, r5
20003244:	10b6      	asrs	r6, r6, #2
20003246:	d006      	beq.n	20003256 <__libc_init_array+0x26>
20003248:	2400      	movs	r4, #0
2000324a:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
2000324e:	3401      	adds	r4, #1
20003250:	4798      	blx	r3
20003252:	42a6      	cmp	r6, r4
20003254:	d8f9      	bhi.n	2000324a <__libc_init_array+0x1a>
20003256:	f649 05b8 	movw	r5, #39096	; 0x98b8
2000325a:	f649 06bc 	movw	r6, #39100	; 0x98bc
2000325e:	f2c2 0500 	movt	r5, #8192	; 0x2000
20003262:	f2c2 0600 	movt	r6, #8192	; 0x2000
20003266:	1b76      	subs	r6, r6, r5
20003268:	f006 fb1a 	bl	200098a0 <_init>
2000326c:	10b6      	asrs	r6, r6, #2
2000326e:	d006      	beq.n	2000327e <__libc_init_array+0x4e>
20003270:	2400      	movs	r4, #0
20003272:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20003276:	3401      	adds	r4, #1
20003278:	4798      	blx	r3
2000327a:	42a6      	cmp	r6, r4
2000327c:	d8f9      	bhi.n	20003272 <__libc_init_array+0x42>
2000327e:	bd70      	pop	{r4, r5, r6, pc}

20003280 <memset>:
20003280:	2a03      	cmp	r2, #3
20003282:	b2c9      	uxtb	r1, r1
20003284:	b430      	push	{r4, r5}
20003286:	d807      	bhi.n	20003298 <memset+0x18>
20003288:	b122      	cbz	r2, 20003294 <memset+0x14>
2000328a:	2300      	movs	r3, #0
2000328c:	54c1      	strb	r1, [r0, r3]
2000328e:	3301      	adds	r3, #1
20003290:	4293      	cmp	r3, r2
20003292:	d1fb      	bne.n	2000328c <memset+0xc>
20003294:	bc30      	pop	{r4, r5}
20003296:	4770      	bx	lr
20003298:	eb00 0c02 	add.w	ip, r0, r2
2000329c:	4603      	mov	r3, r0
2000329e:	e001      	b.n	200032a4 <memset+0x24>
200032a0:	f803 1c01 	strb.w	r1, [r3, #-1]
200032a4:	f003 0403 	and.w	r4, r3, #3
200032a8:	461a      	mov	r2, r3
200032aa:	3301      	adds	r3, #1
200032ac:	2c00      	cmp	r4, #0
200032ae:	d1f7      	bne.n	200032a0 <memset+0x20>
200032b0:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
200032b4:	ebc2 040c 	rsb	r4, r2, ip
200032b8:	fb03 f301 	mul.w	r3, r3, r1
200032bc:	e01f      	b.n	200032fe <memset+0x7e>
200032be:	f842 3c40 	str.w	r3, [r2, #-64]
200032c2:	f842 3c3c 	str.w	r3, [r2, #-60]
200032c6:	f842 3c38 	str.w	r3, [r2, #-56]
200032ca:	f842 3c34 	str.w	r3, [r2, #-52]
200032ce:	f842 3c30 	str.w	r3, [r2, #-48]
200032d2:	f842 3c2c 	str.w	r3, [r2, #-44]
200032d6:	f842 3c28 	str.w	r3, [r2, #-40]
200032da:	f842 3c24 	str.w	r3, [r2, #-36]
200032de:	f842 3c20 	str.w	r3, [r2, #-32]
200032e2:	f842 3c1c 	str.w	r3, [r2, #-28]
200032e6:	f842 3c18 	str.w	r3, [r2, #-24]
200032ea:	f842 3c14 	str.w	r3, [r2, #-20]
200032ee:	f842 3c10 	str.w	r3, [r2, #-16]
200032f2:	f842 3c0c 	str.w	r3, [r2, #-12]
200032f6:	f842 3c08 	str.w	r3, [r2, #-8]
200032fa:	f842 3c04 	str.w	r3, [r2, #-4]
200032fe:	4615      	mov	r5, r2
20003300:	3240      	adds	r2, #64	; 0x40
20003302:	2c3f      	cmp	r4, #63	; 0x3f
20003304:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
20003308:	dcd9      	bgt.n	200032be <memset+0x3e>
2000330a:	462a      	mov	r2, r5
2000330c:	ebc5 040c 	rsb	r4, r5, ip
20003310:	e007      	b.n	20003322 <memset+0xa2>
20003312:	f842 3c10 	str.w	r3, [r2, #-16]
20003316:	f842 3c0c 	str.w	r3, [r2, #-12]
2000331a:	f842 3c08 	str.w	r3, [r2, #-8]
2000331e:	f842 3c04 	str.w	r3, [r2, #-4]
20003322:	4615      	mov	r5, r2
20003324:	3210      	adds	r2, #16
20003326:	2c0f      	cmp	r4, #15
20003328:	f1a4 0410 	sub.w	r4, r4, #16
2000332c:	dcf1      	bgt.n	20003312 <memset+0x92>
2000332e:	462a      	mov	r2, r5
20003330:	ebc5 050c 	rsb	r5, r5, ip
20003334:	e001      	b.n	2000333a <memset+0xba>
20003336:	f842 3c04 	str.w	r3, [r2, #-4]
2000333a:	4614      	mov	r4, r2
2000333c:	3204      	adds	r2, #4
2000333e:	2d03      	cmp	r5, #3
20003340:	f1a5 0504 	sub.w	r5, r5, #4
20003344:	dcf7      	bgt.n	20003336 <memset+0xb6>
20003346:	e001      	b.n	2000334c <memset+0xcc>
20003348:	f804 1b01 	strb.w	r1, [r4], #1
2000334c:	4564      	cmp	r4, ip
2000334e:	d3fb      	bcc.n	20003348 <memset+0xc8>
20003350:	e7a0      	b.n	20003294 <memset+0x14>
20003352:	bf00      	nop

20003354 <printf>:
20003354:	b40f      	push	{r0, r1, r2, r3}
20003356:	f649 03e4 	movw	r3, #39140	; 0x98e4
2000335a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000335e:	b510      	push	{r4, lr}
20003360:	681c      	ldr	r4, [r3, #0]
20003362:	b082      	sub	sp, #8
20003364:	b124      	cbz	r4, 20003370 <printf+0x1c>
20003366:	69a3      	ldr	r3, [r4, #24]
20003368:	b913      	cbnz	r3, 20003370 <printf+0x1c>
2000336a:	4620      	mov	r0, r4
2000336c:	f002 fe94 	bl	20006098 <__sinit>
20003370:	4620      	mov	r0, r4
20003372:	ac05      	add	r4, sp, #20
20003374:	9a04      	ldr	r2, [sp, #16]
20003376:	4623      	mov	r3, r4
20003378:	6881      	ldr	r1, [r0, #8]
2000337a:	9401      	str	r4, [sp, #4]
2000337c:	f000 f82a 	bl	200033d4 <_vfprintf_r>
20003380:	b002      	add	sp, #8
20003382:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20003386:	b004      	add	sp, #16
20003388:	4770      	bx	lr
2000338a:	bf00      	nop

2000338c <_printf_r>:
2000338c:	b40e      	push	{r1, r2, r3}
2000338e:	b510      	push	{r4, lr}
20003390:	4604      	mov	r4, r0
20003392:	b083      	sub	sp, #12
20003394:	b118      	cbz	r0, 2000339e <_printf_r+0x12>
20003396:	6983      	ldr	r3, [r0, #24]
20003398:	b90b      	cbnz	r3, 2000339e <_printf_r+0x12>
2000339a:	f002 fe7d 	bl	20006098 <__sinit>
2000339e:	4620      	mov	r0, r4
200033a0:	ac06      	add	r4, sp, #24
200033a2:	9a05      	ldr	r2, [sp, #20]
200033a4:	4623      	mov	r3, r4
200033a6:	6881      	ldr	r1, [r0, #8]
200033a8:	9401      	str	r4, [sp, #4]
200033aa:	f000 f813 	bl	200033d4 <_vfprintf_r>
200033ae:	b003      	add	sp, #12
200033b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
200033b4:	b003      	add	sp, #12
200033b6:	4770      	bx	lr

200033b8 <__sprint_r>:
200033b8:	6893      	ldr	r3, [r2, #8]
200033ba:	b510      	push	{r4, lr}
200033bc:	4614      	mov	r4, r2
200033be:	b913      	cbnz	r3, 200033c6 <__sprint_r+0xe>
200033c0:	6053      	str	r3, [r2, #4]
200033c2:	4618      	mov	r0, r3
200033c4:	bd10      	pop	{r4, pc}
200033c6:	f002 ffcb 	bl	20006360 <__sfvwrite_r>
200033ca:	2300      	movs	r3, #0
200033cc:	6063      	str	r3, [r4, #4]
200033ce:	60a3      	str	r3, [r4, #8]
200033d0:	bd10      	pop	{r4, pc}
200033d2:	bf00      	nop

200033d4 <_vfprintf_r>:
200033d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200033d8:	f5ad 6dae 	sub.w	sp, sp, #1392	; 0x570
200033dc:	b083      	sub	sp, #12
200033de:	460e      	mov	r6, r1
200033e0:	4615      	mov	r5, r2
200033e2:	469a      	mov	sl, r3
200033e4:	4681      	mov	r9, r0
200033e6:	f003 f9ab 	bl	20006740 <_localeconv_r>
200033ea:	6800      	ldr	r0, [r0, #0]
200033ec:	901d      	str	r0, [sp, #116]	; 0x74
200033ee:	f1b9 0f00 	cmp.w	r9, #0
200033f2:	d004      	beq.n	200033fe <_vfprintf_r+0x2a>
200033f4:	f8d9 3018 	ldr.w	r3, [r9, #24]
200033f8:	2b00      	cmp	r3, #0
200033fa:	f000 815a 	beq.w	200036b2 <_vfprintf_r+0x2de>
200033fe:	f249 63d0 	movw	r3, #38608	; 0x96d0
20003402:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003406:	429e      	cmp	r6, r3
20003408:	bf08      	it	eq
2000340a:	f8d9 6004 	ldreq.w	r6, [r9, #4]
2000340e:	d010      	beq.n	20003432 <_vfprintf_r+0x5e>
20003410:	f249 63f0 	movw	r3, #38640	; 0x96f0
20003414:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003418:	429e      	cmp	r6, r3
2000341a:	bf08      	it	eq
2000341c:	f8d9 6008 	ldreq.w	r6, [r9, #8]
20003420:	d007      	beq.n	20003432 <_vfprintf_r+0x5e>
20003422:	f249 7310 	movw	r3, #38672	; 0x9710
20003426:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000342a:	429e      	cmp	r6, r3
2000342c:	bf08      	it	eq
2000342e:	f8d9 600c 	ldreq.w	r6, [r9, #12]
20003432:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
20003436:	fa1f f38c 	uxth.w	r3, ip
2000343a:	f413 5f00 	tst.w	r3, #8192	; 0x2000
2000343e:	d109      	bne.n	20003454 <_vfprintf_r+0x80>
20003440:	f44c 5c00 	orr.w	ip, ip, #8192	; 0x2000
20003444:	6e72      	ldr	r2, [r6, #100]	; 0x64
20003446:	f8a6 c00c 	strh.w	ip, [r6, #12]
2000344a:	fa1f f38c 	uxth.w	r3, ip
2000344e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
20003452:	6672      	str	r2, [r6, #100]	; 0x64
20003454:	f013 0f08 	tst.w	r3, #8
20003458:	f001 8301 	beq.w	20004a5e <_vfprintf_r+0x168a>
2000345c:	6932      	ldr	r2, [r6, #16]
2000345e:	2a00      	cmp	r2, #0
20003460:	f001 82fd 	beq.w	20004a5e <_vfprintf_r+0x168a>
20003464:	f003 031a 	and.w	r3, r3, #26
20003468:	2b0a      	cmp	r3, #10
2000346a:	f000 80e0 	beq.w	2000362e <_vfprintf_r+0x25a>
2000346e:	2200      	movs	r2, #0
20003470:	9212      	str	r2, [sp, #72]	; 0x48
20003472:	921a      	str	r2, [sp, #104]	; 0x68
20003474:	2300      	movs	r3, #0
20003476:	921c      	str	r2, [sp, #112]	; 0x70
20003478:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
2000347c:	9211      	str	r2, [sp, #68]	; 0x44
2000347e:	3404      	adds	r4, #4
20003480:	9219      	str	r2, [sp, #100]	; 0x64
20003482:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
20003486:	931b      	str	r3, [sp, #108]	; 0x6c
20003488:	3204      	adds	r2, #4
2000348a:	f50d 6390 	add.w	r3, sp, #1152	; 0x480
2000348e:	3228      	adds	r2, #40	; 0x28
20003490:	3303      	adds	r3, #3
20003492:	9218      	str	r2, [sp, #96]	; 0x60
20003494:	9307      	str	r3, [sp, #28]
20003496:	2300      	movs	r3, #0
20003498:	f8cd 454c 	str.w	r4, [sp, #1356]	; 0x54c
2000349c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200034a0:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
200034a4:	782b      	ldrb	r3, [r5, #0]
200034a6:	1e1a      	subs	r2, r3, #0
200034a8:	bf18      	it	ne
200034aa:	2201      	movne	r2, #1
200034ac:	2b25      	cmp	r3, #37	; 0x25
200034ae:	bf0c      	ite	eq
200034b0:	2200      	moveq	r2, #0
200034b2:	f002 0201 	andne.w	r2, r2, #1
200034b6:	b332      	cbz	r2, 20003506 <_vfprintf_r+0x132>
200034b8:	462f      	mov	r7, r5
200034ba:	f817 3f01 	ldrb.w	r3, [r7, #1]!
200034be:	1e1a      	subs	r2, r3, #0
200034c0:	bf18      	it	ne
200034c2:	2201      	movne	r2, #1
200034c4:	2b25      	cmp	r3, #37	; 0x25
200034c6:	bf0c      	ite	eq
200034c8:	2200      	moveq	r2, #0
200034ca:	f002 0201 	andne.w	r2, r2, #1
200034ce:	2a00      	cmp	r2, #0
200034d0:	d1f3      	bne.n	200034ba <_vfprintf_r+0xe6>
200034d2:	ebb7 0805 	subs.w	r8, r7, r5
200034d6:	bf08      	it	eq
200034d8:	463d      	moveq	r5, r7
200034da:	d014      	beq.n	20003506 <_vfprintf_r+0x132>
200034dc:	f8c4 8004 	str.w	r8, [r4, #4]
200034e0:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200034e4:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200034e8:	3301      	adds	r3, #1
200034ea:	6025      	str	r5, [r4, #0]
200034ec:	2b07      	cmp	r3, #7
200034ee:	4442      	add	r2, r8
200034f0:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200034f4:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200034f8:	dc78      	bgt.n	200035ec <_vfprintf_r+0x218>
200034fa:	3408      	adds	r4, #8
200034fc:	9811      	ldr	r0, [sp, #68]	; 0x44
200034fe:	463d      	mov	r5, r7
20003500:	4440      	add	r0, r8
20003502:	9011      	str	r0, [sp, #68]	; 0x44
20003504:	783b      	ldrb	r3, [r7, #0]
20003506:	2b00      	cmp	r3, #0
20003508:	d07c      	beq.n	20003604 <_vfprintf_r+0x230>
2000350a:	1c6b      	adds	r3, r5, #1
2000350c:	f04f 37ff 	mov.w	r7, #4294967295
20003510:	202b      	movs	r0, #43	; 0x2b
20003512:	f04f 0c20 	mov.w	ip, #32
20003516:	2100      	movs	r1, #0
20003518:	f04f 0200 	mov.w	r2, #0
2000351c:	910f      	str	r1, [sp, #60]	; 0x3c
2000351e:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
20003522:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
20003526:	786a      	ldrb	r2, [r5, #1]
20003528:	910a      	str	r1, [sp, #40]	; 0x28
2000352a:	1c5d      	adds	r5, r3, #1
2000352c:	f1a2 0320 	sub.w	r3, r2, #32
20003530:	2b58      	cmp	r3, #88	; 0x58
20003532:	f200 8286 	bhi.w	20003a42 <_vfprintf_r+0x66e>
20003536:	e8df f013 	tbh	[pc, r3, lsl #1]
2000353a:	0298      	.short	0x0298
2000353c:	02840284 	.word	0x02840284
20003540:	028402a4 	.word	0x028402a4
20003544:	02840284 	.word	0x02840284
20003548:	02840284 	.word	0x02840284
2000354c:	02ad0284 	.word	0x02ad0284
20003550:	028402ba 	.word	0x028402ba
20003554:	02ca02c1 	.word	0x02ca02c1
20003558:	02e70284 	.word	0x02e70284
2000355c:	02f002f0 	.word	0x02f002f0
20003560:	02f002f0 	.word	0x02f002f0
20003564:	02f002f0 	.word	0x02f002f0
20003568:	02f002f0 	.word	0x02f002f0
2000356c:	028402f0 	.word	0x028402f0
20003570:	02840284 	.word	0x02840284
20003574:	02840284 	.word	0x02840284
20003578:	02840284 	.word	0x02840284
2000357c:	02840284 	.word	0x02840284
20003580:	03040284 	.word	0x03040284
20003584:	02840326 	.word	0x02840326
20003588:	02840326 	.word	0x02840326
2000358c:	02840284 	.word	0x02840284
20003590:	036a0284 	.word	0x036a0284
20003594:	02840284 	.word	0x02840284
20003598:	02840481 	.word	0x02840481
2000359c:	02840284 	.word	0x02840284
200035a0:	02840284 	.word	0x02840284
200035a4:	02840414 	.word	0x02840414
200035a8:	042f0284 	.word	0x042f0284
200035ac:	02840284 	.word	0x02840284
200035b0:	02840284 	.word	0x02840284
200035b4:	02840284 	.word	0x02840284
200035b8:	02840284 	.word	0x02840284
200035bc:	02840284 	.word	0x02840284
200035c0:	0465044f 	.word	0x0465044f
200035c4:	03260326 	.word	0x03260326
200035c8:	03730326 	.word	0x03730326
200035cc:	02840465 	.word	0x02840465
200035d0:	03790284 	.word	0x03790284
200035d4:	03850284 	.word	0x03850284
200035d8:	03ad0396 	.word	0x03ad0396
200035dc:	0284040a 	.word	0x0284040a
200035e0:	028403cc 	.word	0x028403cc
200035e4:	028403f4 	.word	0x028403f4
200035e8:	00c00284 	.word	0x00c00284
200035ec:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200035f0:	4648      	mov	r0, r9
200035f2:	4631      	mov	r1, r6
200035f4:	320c      	adds	r2, #12
200035f6:	f7ff fedf 	bl	200033b8 <__sprint_r>
200035fa:	b958      	cbnz	r0, 20003614 <_vfprintf_r+0x240>
200035fc:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003600:	3404      	adds	r4, #4
20003602:	e77b      	b.n	200034fc <_vfprintf_r+0x128>
20003604:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20003608:	2b00      	cmp	r3, #0
2000360a:	f041 8192 	bne.w	20004932 <_vfprintf_r+0x155e>
2000360e:	2300      	movs	r3, #0
20003610:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003614:	89b3      	ldrh	r3, [r6, #12]
20003616:	f013 0f40 	tst.w	r3, #64	; 0x40
2000361a:	d002      	beq.n	20003622 <_vfprintf_r+0x24e>
2000361c:	f04f 30ff 	mov.w	r0, #4294967295
20003620:	9011      	str	r0, [sp, #68]	; 0x44
20003622:	9811      	ldr	r0, [sp, #68]	; 0x44
20003624:	b05f      	add	sp, #380	; 0x17c
20003626:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
2000362a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000362e:	f9b6 300e 	ldrsh.w	r3, [r6, #14]
20003632:	2b00      	cmp	r3, #0
20003634:	f6ff af1b 	blt.w	2000346e <_vfprintf_r+0x9a>
20003638:	6a37      	ldr	r7, [r6, #32]
2000363a:	f02c 0c02 	bic.w	ip, ip, #2
2000363e:	f8d6 e028 	ldr.w	lr, [r6, #40]	; 0x28
20003642:	f50d 648e 	add.w	r4, sp, #1136	; 0x470
20003646:	f8ad c488 	strh.w	ip, [sp, #1160]	; 0x488
2000364a:	340c      	adds	r4, #12
2000364c:	f8b6 c00e 	ldrh.w	ip, [r6, #14]
20003650:	462a      	mov	r2, r5
20003652:	4653      	mov	r3, sl
20003654:	4648      	mov	r0, r9
20003656:	4621      	mov	r1, r4
20003658:	ad1f      	add	r5, sp, #124	; 0x7c
2000365a:	f8cd 749c 	str.w	r7, [sp, #1180]	; 0x49c
2000365e:	2700      	movs	r7, #0
20003660:	f8cd 548c 	str.w	r5, [sp, #1164]	; 0x48c
20003664:	f8cd 547c 	str.w	r5, [sp, #1148]	; 0x47c
20003668:	f44f 6580 	mov.w	r5, #1024	; 0x400
2000366c:	f8cd e4a4 	str.w	lr, [sp, #1188]	; 0x4a4
20003670:	f8ad c48a 	strh.w	ip, [sp, #1162]	; 0x48a
20003674:	f8cd 5490 	str.w	r5, [sp, #1168]	; 0x490
20003678:	f8cd 7494 	str.w	r7, [sp, #1172]	; 0x494
2000367c:	f8cd 5484 	str.w	r5, [sp, #1156]	; 0x484
20003680:	f7ff fea8 	bl	200033d4 <_vfprintf_r>
20003684:	2800      	cmp	r0, #0
20003686:	9011      	str	r0, [sp, #68]	; 0x44
20003688:	db09      	blt.n	2000369e <_vfprintf_r+0x2ca>
2000368a:	4621      	mov	r1, r4
2000368c:	4648      	mov	r0, r9
2000368e:	f002 fb93 	bl	20005db8 <_fflush_r>
20003692:	9911      	ldr	r1, [sp, #68]	; 0x44
20003694:	42b8      	cmp	r0, r7
20003696:	bf18      	it	ne
20003698:	f04f 31ff 	movne.w	r1, #4294967295
2000369c:	9111      	str	r1, [sp, #68]	; 0x44
2000369e:	f8bd 3488 	ldrh.w	r3, [sp, #1160]	; 0x488
200036a2:	f013 0f40 	tst.w	r3, #64	; 0x40
200036a6:	d0bc      	beq.n	20003622 <_vfprintf_r+0x24e>
200036a8:	89b3      	ldrh	r3, [r6, #12]
200036aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
200036ae:	81b3      	strh	r3, [r6, #12]
200036b0:	e7b7      	b.n	20003622 <_vfprintf_r+0x24e>
200036b2:	4648      	mov	r0, r9
200036b4:	f002 fcf0 	bl	20006098 <__sinit>
200036b8:	e6a1      	b.n	200033fe <_vfprintf_r+0x2a>
200036ba:	980a      	ldr	r0, [sp, #40]	; 0x28
200036bc:	f249 6ca0 	movw	ip, #38560	; 0x96a0
200036c0:	f2c2 0c00 	movt	ip, #8192	; 0x2000
200036c4:	9216      	str	r2, [sp, #88]	; 0x58
200036c6:	f010 0f20 	tst.w	r0, #32
200036ca:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
200036ce:	f000 836e 	beq.w	20003dae <_vfprintf_r+0x9da>
200036d2:	990b      	ldr	r1, [sp, #44]	; 0x2c
200036d4:	1dcb      	adds	r3, r1, #7
200036d6:	f023 0307 	bic.w	r3, r3, #7
200036da:	f103 0208 	add.w	r2, r3, #8
200036de:	920b      	str	r2, [sp, #44]	; 0x2c
200036e0:	e9d3 ab00 	ldrd	sl, fp, [r3]
200036e4:	ea5a 020b 	orrs.w	r2, sl, fp
200036e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200036ea:	bf0c      	ite	eq
200036ec:	2200      	moveq	r2, #0
200036ee:	2201      	movne	r2, #1
200036f0:	4213      	tst	r3, r2
200036f2:	f040 866b 	bne.w	200043cc <_vfprintf_r+0xff8>
200036f6:	2302      	movs	r3, #2
200036f8:	f04f 0100 	mov.w	r1, #0
200036fc:	f88d 1577 	strb.w	r1, [sp, #1399]	; 0x577
20003700:	2f00      	cmp	r7, #0
20003702:	bfa2      	ittt	ge
20003704:	f8dd c028 	ldrge.w	ip, [sp, #40]	; 0x28
20003708:	f02c 0c80 	bicge.w	ip, ip, #128	; 0x80
2000370c:	f8cd c028 	strge.w	ip, [sp, #40]	; 0x28
20003710:	2f00      	cmp	r7, #0
20003712:	bf18      	it	ne
20003714:	f042 0201 	orrne.w	r2, r2, #1
20003718:	2a00      	cmp	r2, #0
2000371a:	f000 841e 	beq.w	20003f5a <_vfprintf_r+0xb86>
2000371e:	2b01      	cmp	r3, #1
20003720:	f000 85de 	beq.w	200042e0 <_vfprintf_r+0xf0c>
20003724:	2b02      	cmp	r3, #2
20003726:	f000 85c1 	beq.w	200042ac <_vfprintf_r+0xed8>
2000372a:	9918      	ldr	r1, [sp, #96]	; 0x60
2000372c:	9113      	str	r1, [sp, #76]	; 0x4c
2000372e:	ea4f 08da 	mov.w	r8, sl, lsr #3
20003732:	ea4f 0cdb 	mov.w	ip, fp, lsr #3
20003736:	ea48 784b 	orr.w	r8, r8, fp, lsl #29
2000373a:	f00a 0007 	and.w	r0, sl, #7
2000373e:	46e3      	mov	fp, ip
20003740:	46c2      	mov	sl, r8
20003742:	3030      	adds	r0, #48	; 0x30
20003744:	ea5a 020b 	orrs.w	r2, sl, fp
20003748:	f801 0d01 	strb.w	r0, [r1, #-1]!
2000374c:	d1ef      	bne.n	2000372e <_vfprintf_r+0x35a>
2000374e:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20003752:	9113      	str	r1, [sp, #76]	; 0x4c
20003754:	f01c 0f01 	tst.w	ip, #1
20003758:	f040 868c 	bne.w	20004474 <_vfprintf_r+0x10a0>
2000375c:	9818      	ldr	r0, [sp, #96]	; 0x60
2000375e:	1a40      	subs	r0, r0, r1
20003760:	9010      	str	r0, [sp, #64]	; 0x40
20003762:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20003766:	9a10      	ldr	r2, [sp, #64]	; 0x40
20003768:	9717      	str	r7, [sp, #92]	; 0x5c
2000376a:	42ba      	cmp	r2, r7
2000376c:	bfb8      	it	lt
2000376e:	463a      	movlt	r2, r7
20003770:	920c      	str	r2, [sp, #48]	; 0x30
20003772:	b113      	cbz	r3, 2000377a <_vfprintf_r+0x3a6>
20003774:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20003776:	3201      	adds	r2, #1
20003778:	920c      	str	r2, [sp, #48]	; 0x30
2000377a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
2000377c:	980a      	ldr	r0, [sp, #40]	; 0x28
2000377e:	f013 0302 	ands.w	r3, r3, #2
20003782:	9315      	str	r3, [sp, #84]	; 0x54
20003784:	bf1e      	ittt	ne
20003786:	f8dd c030 	ldrne.w	ip, [sp, #48]	; 0x30
2000378a:	f10c 0c02 	addne.w	ip, ip, #2
2000378e:	f8cd c030 	strne.w	ip, [sp, #48]	; 0x30
20003792:	f010 0084 	ands.w	r0, r0, #132	; 0x84
20003796:	9014      	str	r0, [sp, #80]	; 0x50
20003798:	d14d      	bne.n	20003836 <_vfprintf_r+0x462>
2000379a:	990f      	ldr	r1, [sp, #60]	; 0x3c
2000379c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
2000379e:	1a8f      	subs	r7, r1, r2
200037a0:	2f00      	cmp	r7, #0
200037a2:	dd48      	ble.n	20003836 <_vfprintf_r+0x462>
200037a4:	2f10      	cmp	r7, #16
200037a6:	f249 685c 	movw	r8, #38492	; 0x965c
200037aa:	bfd8      	it	le
200037ac:	f2c2 0800 	movtle	r8, #8192	; 0x2000
200037b0:	dd30      	ble.n	20003814 <_vfprintf_r+0x440>
200037b2:	f2c2 0800 	movt	r8, #8192	; 0x2000
200037b6:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
200037ba:	4643      	mov	r3, r8
200037bc:	f04f 0a10 	mov.w	sl, #16
200037c0:	46a8      	mov	r8, r5
200037c2:	f10b 0b0c 	add.w	fp, fp, #12
200037c6:	461d      	mov	r5, r3
200037c8:	e002      	b.n	200037d0 <_vfprintf_r+0x3fc>
200037ca:	3f10      	subs	r7, #16
200037cc:	2f10      	cmp	r7, #16
200037ce:	dd1e      	ble.n	2000380e <_vfprintf_r+0x43a>
200037d0:	f8c4 a004 	str.w	sl, [r4, #4]
200037d4:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200037d8:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200037dc:	3301      	adds	r3, #1
200037de:	6025      	str	r5, [r4, #0]
200037e0:	3210      	adds	r2, #16
200037e2:	2b07      	cmp	r3, #7
200037e4:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200037e8:	f104 0408 	add.w	r4, r4, #8
200037ec:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200037f0:	ddeb      	ble.n	200037ca <_vfprintf_r+0x3f6>
200037f2:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200037f6:	4648      	mov	r0, r9
200037f8:	4631      	mov	r1, r6
200037fa:	465a      	mov	r2, fp
200037fc:	3404      	adds	r4, #4
200037fe:	f7ff fddb 	bl	200033b8 <__sprint_r>
20003802:	2800      	cmp	r0, #0
20003804:	f47f af06 	bne.w	20003614 <_vfprintf_r+0x240>
20003808:	3f10      	subs	r7, #16
2000380a:	2f10      	cmp	r7, #16
2000380c:	dce0      	bgt.n	200037d0 <_vfprintf_r+0x3fc>
2000380e:	462b      	mov	r3, r5
20003810:	4645      	mov	r5, r8
20003812:	4698      	mov	r8, r3
20003814:	6067      	str	r7, [r4, #4]
20003816:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000381a:	f8c4 8000 	str.w	r8, [r4]
2000381e:	1c5a      	adds	r2, r3, #1
20003820:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20003824:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20003828:	19db      	adds	r3, r3, r7
2000382a:	2a07      	cmp	r2, #7
2000382c:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20003830:	f300 858a 	bgt.w	20004348 <_vfprintf_r+0xf74>
20003834:	3408      	adds	r4, #8
20003836:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
2000383a:	b19b      	cbz	r3, 20003864 <_vfprintf_r+0x490>
2000383c:	2301      	movs	r3, #1
2000383e:	6063      	str	r3, [r4, #4]
20003840:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003844:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
20003848:	3207      	adds	r2, #7
2000384a:	6022      	str	r2, [r4, #0]
2000384c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20003850:	3301      	adds	r3, #1
20003852:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003856:	3201      	adds	r2, #1
20003858:	2b07      	cmp	r3, #7
2000385a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000385e:	f300 84b6 	bgt.w	200041ce <_vfprintf_r+0xdfa>
20003862:	3408      	adds	r4, #8
20003864:	9b15      	ldr	r3, [sp, #84]	; 0x54
20003866:	b19b      	cbz	r3, 20003890 <_vfprintf_r+0x4bc>
20003868:	2302      	movs	r3, #2
2000386a:	6063      	str	r3, [r4, #4]
2000386c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003870:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
20003874:	3204      	adds	r2, #4
20003876:	6022      	str	r2, [r4, #0]
20003878:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000387c:	3301      	adds	r3, #1
2000387e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003882:	3202      	adds	r2, #2
20003884:	2b07      	cmp	r3, #7
20003886:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000388a:	f300 84af 	bgt.w	200041ec <_vfprintf_r+0xe18>
2000388e:	3408      	adds	r4, #8
20003890:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
20003894:	f1bc 0f80 	cmp.w	ip, #128	; 0x80
20003898:	f000 8376 	beq.w	20003f88 <_vfprintf_r+0xbb4>
2000389c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
2000389e:	9a10      	ldr	r2, [sp, #64]	; 0x40
200038a0:	1a9f      	subs	r7, r3, r2
200038a2:	2f00      	cmp	r7, #0
200038a4:	dd43      	ble.n	2000392e <_vfprintf_r+0x55a>
200038a6:	2f10      	cmp	r7, #16
200038a8:	f8df 8b8c 	ldr.w	r8, [pc, #2956]	; 20004438 <_vfprintf_r+0x1064>
200038ac:	dd2e      	ble.n	2000390c <_vfprintf_r+0x538>
200038ae:	4643      	mov	r3, r8
200038b0:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
200038b4:	46a8      	mov	r8, r5
200038b6:	f04f 0a10 	mov.w	sl, #16
200038ba:	f10b 0b0c 	add.w	fp, fp, #12
200038be:	461d      	mov	r5, r3
200038c0:	e002      	b.n	200038c8 <_vfprintf_r+0x4f4>
200038c2:	3f10      	subs	r7, #16
200038c4:	2f10      	cmp	r7, #16
200038c6:	dd1e      	ble.n	20003906 <_vfprintf_r+0x532>
200038c8:	f8c4 a004 	str.w	sl, [r4, #4]
200038cc:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200038d0:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200038d4:	3301      	adds	r3, #1
200038d6:	6025      	str	r5, [r4, #0]
200038d8:	3210      	adds	r2, #16
200038da:	2b07      	cmp	r3, #7
200038dc:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200038e0:	f104 0408 	add.w	r4, r4, #8
200038e4:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200038e8:	ddeb      	ble.n	200038c2 <_vfprintf_r+0x4ee>
200038ea:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200038ee:	4648      	mov	r0, r9
200038f0:	4631      	mov	r1, r6
200038f2:	465a      	mov	r2, fp
200038f4:	3404      	adds	r4, #4
200038f6:	f7ff fd5f 	bl	200033b8 <__sprint_r>
200038fa:	2800      	cmp	r0, #0
200038fc:	f47f ae8a 	bne.w	20003614 <_vfprintf_r+0x240>
20003900:	3f10      	subs	r7, #16
20003902:	2f10      	cmp	r7, #16
20003904:	dce0      	bgt.n	200038c8 <_vfprintf_r+0x4f4>
20003906:	462b      	mov	r3, r5
20003908:	4645      	mov	r5, r8
2000390a:	4698      	mov	r8, r3
2000390c:	6067      	str	r7, [r4, #4]
2000390e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003912:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20003916:	3301      	adds	r3, #1
20003918:	f8c4 8000 	str.w	r8, [r4]
2000391c:	19d2      	adds	r2, r2, r7
2000391e:	2b07      	cmp	r3, #7
20003920:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003924:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003928:	f300 8442 	bgt.w	200041b0 <_vfprintf_r+0xddc>
2000392c:	3408      	adds	r4, #8
2000392e:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20003932:	f41c 7f80 	tst.w	ip, #256	; 0x100
20003936:	f040 829d 	bne.w	20003e74 <_vfprintf_r+0xaa0>
2000393a:	9810      	ldr	r0, [sp, #64]	; 0x40
2000393c:	9913      	ldr	r1, [sp, #76]	; 0x4c
2000393e:	6060      	str	r0, [r4, #4]
20003940:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003944:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20003948:	3301      	adds	r3, #1
2000394a:	6021      	str	r1, [r4, #0]
2000394c:	1812      	adds	r2, r2, r0
2000394e:	2b07      	cmp	r3, #7
20003950:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003954:	bfd8      	it	le
20003956:	f104 0308 	addle.w	r3, r4, #8
2000395a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000395e:	f300 839b 	bgt.w	20004098 <_vfprintf_r+0xcc4>
20003962:	990a      	ldr	r1, [sp, #40]	; 0x28
20003964:	f011 0f04 	tst.w	r1, #4
20003968:	d055      	beq.n	20003a16 <_vfprintf_r+0x642>
2000396a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
2000396c:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
20003970:	ebcc 0702 	rsb	r7, ip, r2
20003974:	2f00      	cmp	r7, #0
20003976:	dd4e      	ble.n	20003a16 <_vfprintf_r+0x642>
20003978:	2f10      	cmp	r7, #16
2000397a:	f249 685c 	movw	r8, #38492	; 0x965c
2000397e:	bfd8      	it	le
20003980:	f2c2 0800 	movtle	r8, #8192	; 0x2000
20003984:	dd2e      	ble.n	200039e4 <_vfprintf_r+0x610>
20003986:	f2c2 0800 	movt	r8, #8192	; 0x2000
2000398a:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
2000398e:	4642      	mov	r2, r8
20003990:	2410      	movs	r4, #16
20003992:	46a8      	mov	r8, r5
20003994:	f10a 0a0c 	add.w	sl, sl, #12
20003998:	4615      	mov	r5, r2
2000399a:	e002      	b.n	200039a2 <_vfprintf_r+0x5ce>
2000399c:	3f10      	subs	r7, #16
2000399e:	2f10      	cmp	r7, #16
200039a0:	dd1d      	ble.n	200039de <_vfprintf_r+0x60a>
200039a2:	605c      	str	r4, [r3, #4]
200039a4:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200039a8:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200039ac:	3201      	adds	r2, #1
200039ae:	601d      	str	r5, [r3, #0]
200039b0:	3110      	adds	r1, #16
200039b2:	2a07      	cmp	r2, #7
200039b4:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200039b8:	f103 0308 	add.w	r3, r3, #8
200039bc:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200039c0:	ddec      	ble.n	2000399c <_vfprintf_r+0x5c8>
200039c2:	4648      	mov	r0, r9
200039c4:	4631      	mov	r1, r6
200039c6:	4652      	mov	r2, sl
200039c8:	f7ff fcf6 	bl	200033b8 <__sprint_r>
200039cc:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200039d0:	3304      	adds	r3, #4
200039d2:	2800      	cmp	r0, #0
200039d4:	f47f ae1e 	bne.w	20003614 <_vfprintf_r+0x240>
200039d8:	3f10      	subs	r7, #16
200039da:	2f10      	cmp	r7, #16
200039dc:	dce1      	bgt.n	200039a2 <_vfprintf_r+0x5ce>
200039de:	462a      	mov	r2, r5
200039e0:	4645      	mov	r5, r8
200039e2:	4690      	mov	r8, r2
200039e4:	605f      	str	r7, [r3, #4]
200039e6:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200039ea:	f8c3 8000 	str.w	r8, [r3]
200039ee:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
200039f2:	3201      	adds	r2, #1
200039f4:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200039f8:	18fb      	adds	r3, r7, r3
200039fa:	2a07      	cmp	r2, #7
200039fc:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20003a00:	dd0b      	ble.n	20003a1a <_vfprintf_r+0x646>
20003a02:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003a06:	4648      	mov	r0, r9
20003a08:	4631      	mov	r1, r6
20003a0a:	320c      	adds	r2, #12
20003a0c:	f7ff fcd4 	bl	200033b8 <__sprint_r>
20003a10:	2800      	cmp	r0, #0
20003a12:	f47f adff 	bne.w	20003614 <_vfprintf_r+0x240>
20003a16:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20003a1a:	9811      	ldr	r0, [sp, #68]	; 0x44
20003a1c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20003a1e:	990f      	ldr	r1, [sp, #60]	; 0x3c
20003a20:	428a      	cmp	r2, r1
20003a22:	bfac      	ite	ge
20003a24:	1880      	addge	r0, r0, r2
20003a26:	1840      	addlt	r0, r0, r1
20003a28:	9011      	str	r0, [sp, #68]	; 0x44
20003a2a:	2b00      	cmp	r3, #0
20003a2c:	f040 8342 	bne.w	200040b4 <_vfprintf_r+0xce0>
20003a30:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003a34:	2300      	movs	r3, #0
20003a36:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
20003a3a:	3404      	adds	r4, #4
20003a3c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003a40:	e530      	b.n	200034a4 <_vfprintf_r+0xd0>
20003a42:	9216      	str	r2, [sp, #88]	; 0x58
20003a44:	2a00      	cmp	r2, #0
20003a46:	f43f addd 	beq.w	20003604 <_vfprintf_r+0x230>
20003a4a:	f50d 60a4 	add.w	r0, sp, #1312	; 0x520
20003a4e:	2301      	movs	r3, #1
20003a50:	f04f 0c00 	mov.w	ip, #0
20003a54:	3004      	adds	r0, #4
20003a56:	930c      	str	r3, [sp, #48]	; 0x30
20003a58:	f88d 2524 	strb.w	r2, [sp, #1316]	; 0x524
20003a5c:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
20003a60:	9013      	str	r0, [sp, #76]	; 0x4c
20003a62:	9310      	str	r3, [sp, #64]	; 0x40
20003a64:	2100      	movs	r1, #0
20003a66:	9117      	str	r1, [sp, #92]	; 0x5c
20003a68:	e687      	b.n	2000377a <_vfprintf_r+0x3a6>
20003a6a:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20003a6e:	2b00      	cmp	r3, #0
20003a70:	f040 852b 	bne.w	200044ca <_vfprintf_r+0x10f6>
20003a74:	990b      	ldr	r1, [sp, #44]	; 0x2c
20003a76:	462b      	mov	r3, r5
20003a78:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
20003a7c:	782a      	ldrb	r2, [r5, #0]
20003a7e:	910b      	str	r1, [sp, #44]	; 0x2c
20003a80:	e553      	b.n	2000352a <_vfprintf_r+0x156>
20003a82:	990b      	ldr	r1, [sp, #44]	; 0x2c
20003a84:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20003a86:	f043 0301 	orr.w	r3, r3, #1
20003a8a:	930a      	str	r3, [sp, #40]	; 0x28
20003a8c:	462b      	mov	r3, r5
20003a8e:	782a      	ldrb	r2, [r5, #0]
20003a90:	910b      	str	r1, [sp, #44]	; 0x2c
20003a92:	e54a      	b.n	2000352a <_vfprintf_r+0x156>
20003a94:	990b      	ldr	r1, [sp, #44]	; 0x2c
20003a96:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20003a98:	6809      	ldr	r1, [r1, #0]
20003a9a:	910f      	str	r1, [sp, #60]	; 0x3c
20003a9c:	1d11      	adds	r1, r2, #4
20003a9e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
20003aa0:	2b00      	cmp	r3, #0
20003aa2:	f2c0 8780 	blt.w	200049a6 <_vfprintf_r+0x15d2>
20003aa6:	782a      	ldrb	r2, [r5, #0]
20003aa8:	462b      	mov	r3, r5
20003aaa:	910b      	str	r1, [sp, #44]	; 0x2c
20003aac:	e53d      	b.n	2000352a <_vfprintf_r+0x156>
20003aae:	990b      	ldr	r1, [sp, #44]	; 0x2c
20003ab0:	462b      	mov	r3, r5
20003ab2:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
20003ab6:	782a      	ldrb	r2, [r5, #0]
20003ab8:	910b      	str	r1, [sp, #44]	; 0x2c
20003aba:	e536      	b.n	2000352a <_vfprintf_r+0x156>
20003abc:	990b      	ldr	r1, [sp, #44]	; 0x2c
20003abe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20003ac0:	f043 0304 	orr.w	r3, r3, #4
20003ac4:	930a      	str	r3, [sp, #40]	; 0x28
20003ac6:	462b      	mov	r3, r5
20003ac8:	782a      	ldrb	r2, [r5, #0]
20003aca:	910b      	str	r1, [sp, #44]	; 0x2c
20003acc:	e52d      	b.n	2000352a <_vfprintf_r+0x156>
20003ace:	462b      	mov	r3, r5
20003ad0:	f813 2b01 	ldrb.w	r2, [r3], #1
20003ad4:	2a2a      	cmp	r2, #42	; 0x2a
20003ad6:	f001 80cd 	beq.w	20004c74 <_vfprintf_r+0x18a0>
20003ada:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20003ade:	2909      	cmp	r1, #9
20003ae0:	f201 8037 	bhi.w	20004b52 <_vfprintf_r+0x177e>
20003ae4:	3502      	adds	r5, #2
20003ae6:	2700      	movs	r7, #0
20003ae8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20003aec:	eb07 0787 	add.w	r7, r7, r7, lsl #2
20003af0:	462b      	mov	r3, r5
20003af2:	3501      	adds	r5, #1
20003af4:	eb01 0747 	add.w	r7, r1, r7, lsl #1
20003af8:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20003afc:	2909      	cmp	r1, #9
20003afe:	d9f3      	bls.n	20003ae8 <_vfprintf_r+0x714>
20003b00:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
20003b04:	461d      	mov	r5, r3
20003b06:	e511      	b.n	2000352c <_vfprintf_r+0x158>
20003b08:	990b      	ldr	r1, [sp, #44]	; 0x2c
20003b0a:	462b      	mov	r3, r5
20003b0c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20003b0e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20003b12:	920a      	str	r2, [sp, #40]	; 0x28
20003b14:	782a      	ldrb	r2, [r5, #0]
20003b16:	910b      	str	r1, [sp, #44]	; 0x2c
20003b18:	e507      	b.n	2000352a <_vfprintf_r+0x156>
20003b1a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20003b1e:	f04f 0800 	mov.w	r8, #0
20003b22:	462b      	mov	r3, r5
20003b24:	eb08 0888 	add.w	r8, r8, r8, lsl #2
20003b28:	f813 2b01 	ldrb.w	r2, [r3], #1
20003b2c:	eb01 0848 	add.w	r8, r1, r8, lsl #1
20003b30:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20003b34:	461d      	mov	r5, r3
20003b36:	2909      	cmp	r1, #9
20003b38:	d9f3      	bls.n	20003b22 <_vfprintf_r+0x74e>
20003b3a:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
20003b3e:	461d      	mov	r5, r3
20003b40:	e4f4      	b.n	2000352c <_vfprintf_r+0x158>
20003b42:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20003b44:	9216      	str	r2, [sp, #88]	; 0x58
20003b46:	f043 0310 	orr.w	r3, r3, #16
20003b4a:	930a      	str	r3, [sp, #40]	; 0x28
20003b4c:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20003b50:	f01c 0f20 	tst.w	ip, #32
20003b54:	f000 815d 	beq.w	20003e12 <_vfprintf_r+0xa3e>
20003b58:	980b      	ldr	r0, [sp, #44]	; 0x2c
20003b5a:	1dc3      	adds	r3, r0, #7
20003b5c:	f023 0307 	bic.w	r3, r3, #7
20003b60:	f103 0108 	add.w	r1, r3, #8
20003b64:	910b      	str	r1, [sp, #44]	; 0x2c
20003b66:	e9d3 ab00 	ldrd	sl, fp, [r3]
20003b6a:	f1ba 0f00 	cmp.w	sl, #0
20003b6e:	f17b 0200 	sbcs.w	r2, fp, #0
20003b72:	f2c0 849b 	blt.w	200044ac <_vfprintf_r+0x10d8>
20003b76:	ea5a 030b 	orrs.w	r3, sl, fp
20003b7a:	f04f 0301 	mov.w	r3, #1
20003b7e:	bf0c      	ite	eq
20003b80:	2200      	moveq	r2, #0
20003b82:	2201      	movne	r2, #1
20003b84:	e5bc      	b.n	20003700 <_vfprintf_r+0x32c>
20003b86:	980a      	ldr	r0, [sp, #40]	; 0x28
20003b88:	9216      	str	r2, [sp, #88]	; 0x58
20003b8a:	f010 0f08 	tst.w	r0, #8
20003b8e:	f000 84ed 	beq.w	2000456c <_vfprintf_r+0x1198>
20003b92:	990b      	ldr	r1, [sp, #44]	; 0x2c
20003b94:	1dcb      	adds	r3, r1, #7
20003b96:	f023 0307 	bic.w	r3, r3, #7
20003b9a:	f103 0208 	add.w	r2, r3, #8
20003b9e:	920b      	str	r2, [sp, #44]	; 0x2c
20003ba0:	f8d3 8004 	ldr.w	r8, [r3, #4]
20003ba4:	f8d3 a000 	ldr.w	sl, [r3]
20003ba8:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
20003bac:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
20003bb0:	4650      	mov	r0, sl
20003bb2:	4641      	mov	r1, r8
20003bb4:	f004 f930 	bl	20007e18 <__isinfd>
20003bb8:	4683      	mov	fp, r0
20003bba:	2800      	cmp	r0, #0
20003bbc:	f000 8599 	beq.w	200046f2 <_vfprintf_r+0x131e>
20003bc0:	4650      	mov	r0, sl
20003bc2:	2200      	movs	r2, #0
20003bc4:	2300      	movs	r3, #0
20003bc6:	4641      	mov	r1, r8
20003bc8:	f005 f926 	bl	20008e18 <__aeabi_dcmplt>
20003bcc:	2800      	cmp	r0, #0
20003bce:	f040 850b 	bne.w	200045e8 <_vfprintf_r+0x1214>
20003bd2:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20003bd6:	f249 6194 	movw	r1, #38548	; 0x9694
20003bda:	f249 6290 	movw	r2, #38544	; 0x9690
20003bde:	9816      	ldr	r0, [sp, #88]	; 0x58
20003be0:	f2c2 0100 	movt	r1, #8192	; 0x2000
20003be4:	f2c2 0200 	movt	r2, #8192	; 0x2000
20003be8:	f04f 0c03 	mov.w	ip, #3
20003bec:	2847      	cmp	r0, #71	; 0x47
20003bee:	bfd8      	it	le
20003bf0:	4611      	movle	r1, r2
20003bf2:	9113      	str	r1, [sp, #76]	; 0x4c
20003bf4:	990a      	ldr	r1, [sp, #40]	; 0x28
20003bf6:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
20003bfa:	f021 0180 	bic.w	r1, r1, #128	; 0x80
20003bfe:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
20003c02:	910a      	str	r1, [sp, #40]	; 0x28
20003c04:	f04f 0c00 	mov.w	ip, #0
20003c08:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
20003c0c:	e5b1      	b.n	20003772 <_vfprintf_r+0x39e>
20003c0e:	990b      	ldr	r1, [sp, #44]	; 0x2c
20003c10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20003c12:	f043 0308 	orr.w	r3, r3, #8
20003c16:	930a      	str	r3, [sp, #40]	; 0x28
20003c18:	462b      	mov	r3, r5
20003c1a:	782a      	ldrb	r2, [r5, #0]
20003c1c:	910b      	str	r1, [sp, #44]	; 0x2c
20003c1e:	e484      	b.n	2000352a <_vfprintf_r+0x156>
20003c20:	990a      	ldr	r1, [sp, #40]	; 0x28
20003c22:	f041 0140 	orr.w	r1, r1, #64	; 0x40
20003c26:	910a      	str	r1, [sp, #40]	; 0x28
20003c28:	990b      	ldr	r1, [sp, #44]	; 0x2c
20003c2a:	e73c      	b.n	20003aa6 <_vfprintf_r+0x6d2>
20003c2c:	782a      	ldrb	r2, [r5, #0]
20003c2e:	2a6c      	cmp	r2, #108	; 0x6c
20003c30:	f000 8555 	beq.w	200046de <_vfprintf_r+0x130a>
20003c34:	990b      	ldr	r1, [sp, #44]	; 0x2c
20003c36:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20003c38:	910b      	str	r1, [sp, #44]	; 0x2c
20003c3a:	f043 0310 	orr.w	r3, r3, #16
20003c3e:	930a      	str	r3, [sp, #40]	; 0x28
20003c40:	462b      	mov	r3, r5
20003c42:	e472      	b.n	2000352a <_vfprintf_r+0x156>
20003c44:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20003c46:	f012 0f20 	tst.w	r2, #32
20003c4a:	f000 8482 	beq.w	20004552 <_vfprintf_r+0x117e>
20003c4e:	980b      	ldr	r0, [sp, #44]	; 0x2c
20003c50:	9a11      	ldr	r2, [sp, #68]	; 0x44
20003c52:	6803      	ldr	r3, [r0, #0]
20003c54:	4610      	mov	r0, r2
20003c56:	ea4f 71e0 	mov.w	r1, r0, asr #31
20003c5a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20003c5c:	e9c3 0100 	strd	r0, r1, [r3]
20003c60:	f102 0a04 	add.w	sl, r2, #4
20003c64:	e41e      	b.n	200034a4 <_vfprintf_r+0xd0>
20003c66:	9216      	str	r2, [sp, #88]	; 0x58
20003c68:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20003c6a:	f012 0320 	ands.w	r3, r2, #32
20003c6e:	f000 80ef 	beq.w	20003e50 <_vfprintf_r+0xa7c>
20003c72:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20003c74:	1dda      	adds	r2, r3, #7
20003c76:	2300      	movs	r3, #0
20003c78:	f022 0207 	bic.w	r2, r2, #7
20003c7c:	f102 0c08 	add.w	ip, r2, #8
20003c80:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20003c84:	e9d2 ab00 	ldrd	sl, fp, [r2]
20003c88:	ea5a 000b 	orrs.w	r0, sl, fp
20003c8c:	bf0c      	ite	eq
20003c8e:	2200      	moveq	r2, #0
20003c90:	2201      	movne	r2, #1
20003c92:	e531      	b.n	200036f8 <_vfprintf_r+0x324>
20003c94:	980b      	ldr	r0, [sp, #44]	; 0x2c
20003c96:	2178      	movs	r1, #120	; 0x78
20003c98:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20003c9c:	9116      	str	r1, [sp, #88]	; 0x58
20003c9e:	6803      	ldr	r3, [r0, #0]
20003ca0:	f249 60a0 	movw	r0, #38560	; 0x96a0
20003ca4:	f88d 1575 	strb.w	r1, [sp, #1397]	; 0x575
20003ca8:	2130      	movs	r1, #48	; 0x30
20003caa:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
20003cae:	f04c 0c02 	orr.w	ip, ip, #2
20003cb2:	990b      	ldr	r1, [sp, #44]	; 0x2c
20003cb4:	1e1a      	subs	r2, r3, #0
20003cb6:	bf18      	it	ne
20003cb8:	2201      	movne	r2, #1
20003cba:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003cbe:	469a      	mov	sl, r3
20003cc0:	f04f 0b00 	mov.w	fp, #0
20003cc4:	3104      	adds	r1, #4
20003cc6:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
20003cca:	9019      	str	r0, [sp, #100]	; 0x64
20003ccc:	2302      	movs	r3, #2
20003cce:	910b      	str	r1, [sp, #44]	; 0x2c
20003cd0:	e512      	b.n	200036f8 <_vfprintf_r+0x324>
20003cd2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20003cd4:	9216      	str	r2, [sp, #88]	; 0x58
20003cd6:	f04f 0200 	mov.w	r2, #0
20003cda:	1d18      	adds	r0, r3, #4
20003cdc:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
20003ce0:	681b      	ldr	r3, [r3, #0]
20003ce2:	900b      	str	r0, [sp, #44]	; 0x2c
20003ce4:	9313      	str	r3, [sp, #76]	; 0x4c
20003ce6:	2b00      	cmp	r3, #0
20003ce8:	f000 86c6 	beq.w	20004a78 <_vfprintf_r+0x16a4>
20003cec:	2f00      	cmp	r7, #0
20003cee:	9813      	ldr	r0, [sp, #76]	; 0x4c
20003cf0:	f2c0 868f 	blt.w	20004a12 <_vfprintf_r+0x163e>
20003cf4:	2100      	movs	r1, #0
20003cf6:	463a      	mov	r2, r7
20003cf8:	f003 f8a6 	bl	20006e48 <memchr>
20003cfc:	4603      	mov	r3, r0
20003cfe:	2800      	cmp	r0, #0
20003d00:	f000 86f5 	beq.w	20004aee <_vfprintf_r+0x171a>
20003d04:	9813      	ldr	r0, [sp, #76]	; 0x4c
20003d06:	1a1b      	subs	r3, r3, r0
20003d08:	9310      	str	r3, [sp, #64]	; 0x40
20003d0a:	42bb      	cmp	r3, r7
20003d0c:	f340 85be 	ble.w	2000488c <_vfprintf_r+0x14b8>
20003d10:	9710      	str	r7, [sp, #64]	; 0x40
20003d12:	2100      	movs	r1, #0
20003d14:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
20003d18:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20003d1c:	970c      	str	r7, [sp, #48]	; 0x30
20003d1e:	9117      	str	r1, [sp, #92]	; 0x5c
20003d20:	e527      	b.n	20003772 <_vfprintf_r+0x39e>
20003d22:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20003d26:	9216      	str	r2, [sp, #88]	; 0x58
20003d28:	f01c 0f20 	tst.w	ip, #32
20003d2c:	d023      	beq.n	20003d76 <_vfprintf_r+0x9a2>
20003d2e:	980b      	ldr	r0, [sp, #44]	; 0x2c
20003d30:	2301      	movs	r3, #1
20003d32:	1dc2      	adds	r2, r0, #7
20003d34:	f022 0207 	bic.w	r2, r2, #7
20003d38:	f102 0108 	add.w	r1, r2, #8
20003d3c:	910b      	str	r1, [sp, #44]	; 0x2c
20003d3e:	e9d2 ab00 	ldrd	sl, fp, [r2]
20003d42:	ea5a 020b 	orrs.w	r2, sl, fp
20003d46:	bf0c      	ite	eq
20003d48:	2200      	moveq	r2, #0
20003d4a:	2201      	movne	r2, #1
20003d4c:	e4d4      	b.n	200036f8 <_vfprintf_r+0x324>
20003d4e:	990a      	ldr	r1, [sp, #40]	; 0x28
20003d50:	462b      	mov	r3, r5
20003d52:	f041 0120 	orr.w	r1, r1, #32
20003d56:	910a      	str	r1, [sp, #40]	; 0x28
20003d58:	990b      	ldr	r1, [sp, #44]	; 0x2c
20003d5a:	782a      	ldrb	r2, [r5, #0]
20003d5c:	910b      	str	r1, [sp, #44]	; 0x2c
20003d5e:	f7ff bbe4 	b.w	2000352a <_vfprintf_r+0x156>
20003d62:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20003d64:	9216      	str	r2, [sp, #88]	; 0x58
20003d66:	f043 0310 	orr.w	r3, r3, #16
20003d6a:	930a      	str	r3, [sp, #40]	; 0x28
20003d6c:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20003d70:	f01c 0f20 	tst.w	ip, #32
20003d74:	d1db      	bne.n	20003d2e <_vfprintf_r+0x95a>
20003d76:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20003d78:	f013 0f10 	tst.w	r3, #16
20003d7c:	f000 83d5 	beq.w	2000452a <_vfprintf_r+0x1156>
20003d80:	980b      	ldr	r0, [sp, #44]	; 0x2c
20003d82:	2301      	movs	r3, #1
20003d84:	1d02      	adds	r2, r0, #4
20003d86:	920b      	str	r2, [sp, #44]	; 0x2c
20003d88:	6801      	ldr	r1, [r0, #0]
20003d8a:	1e0a      	subs	r2, r1, #0
20003d8c:	bf18      	it	ne
20003d8e:	2201      	movne	r2, #1
20003d90:	468a      	mov	sl, r1
20003d92:	f04f 0b00 	mov.w	fp, #0
20003d96:	e4af      	b.n	200036f8 <_vfprintf_r+0x324>
20003d98:	980a      	ldr	r0, [sp, #40]	; 0x28
20003d9a:	9216      	str	r2, [sp, #88]	; 0x58
20003d9c:	f249 627c 	movw	r2, #38524	; 0x967c
20003da0:	f010 0f20 	tst.w	r0, #32
20003da4:	f2c2 0200 	movt	r2, #8192	; 0x2000
20003da8:	9219      	str	r2, [sp, #100]	; 0x64
20003daa:	f47f ac92 	bne.w	200036d2 <_vfprintf_r+0x2fe>
20003dae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20003db0:	f013 0f10 	tst.w	r3, #16
20003db4:	f040 831a 	bne.w	200043ec <_vfprintf_r+0x1018>
20003db8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20003dba:	f012 0f40 	tst.w	r2, #64	; 0x40
20003dbe:	f000 8315 	beq.w	200043ec <_vfprintf_r+0x1018>
20003dc2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20003dc4:	f103 0c04 	add.w	ip, r3, #4
20003dc8:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20003dcc:	f8b3 a000 	ldrh.w	sl, [r3]
20003dd0:	46d2      	mov	sl, sl
20003dd2:	f04f 0b00 	mov.w	fp, #0
20003dd6:	e485      	b.n	200036e4 <_vfprintf_r+0x310>
20003dd8:	9216      	str	r2, [sp, #88]	; 0x58
20003dda:	f50d 61a4 	add.w	r1, sp, #1312	; 0x520
20003dde:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20003de0:	f04f 0c01 	mov.w	ip, #1
20003de4:	f04f 0000 	mov.w	r0, #0
20003de8:	3104      	adds	r1, #4
20003dea:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
20003dee:	6813      	ldr	r3, [r2, #0]
20003df0:	3204      	adds	r2, #4
20003df2:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
20003df6:	920b      	str	r2, [sp, #44]	; 0x2c
20003df8:	9113      	str	r1, [sp, #76]	; 0x4c
20003dfa:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
20003dfe:	f88d 3524 	strb.w	r3, [sp, #1316]	; 0x524
20003e02:	e62f      	b.n	20003a64 <_vfprintf_r+0x690>
20003e04:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20003e08:	9216      	str	r2, [sp, #88]	; 0x58
20003e0a:	f01c 0f20 	tst.w	ip, #32
20003e0e:	f47f aea3 	bne.w	20003b58 <_vfprintf_r+0x784>
20003e12:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20003e14:	f012 0f10 	tst.w	r2, #16
20003e18:	f040 82f1 	bne.w	200043fe <_vfprintf_r+0x102a>
20003e1c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20003e1e:	f012 0f40 	tst.w	r2, #64	; 0x40
20003e22:	f000 82ec 	beq.w	200043fe <_vfprintf_r+0x102a>
20003e26:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20003e28:	f103 0c04 	add.w	ip, r3, #4
20003e2c:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20003e30:	f9b3 a000 	ldrsh.w	sl, [r3]
20003e34:	46d2      	mov	sl, sl
20003e36:	ea4f 7bea 	mov.w	fp, sl, asr #31
20003e3a:	e696      	b.n	20003b6a <_vfprintf_r+0x796>
20003e3c:	990a      	ldr	r1, [sp, #40]	; 0x28
20003e3e:	9216      	str	r2, [sp, #88]	; 0x58
20003e40:	f041 0110 	orr.w	r1, r1, #16
20003e44:	910a      	str	r1, [sp, #40]	; 0x28
20003e46:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20003e48:	f012 0320 	ands.w	r3, r2, #32
20003e4c:	f47f af11 	bne.w	20003c72 <_vfprintf_r+0x89e>
20003e50:	990a      	ldr	r1, [sp, #40]	; 0x28
20003e52:	f011 0210 	ands.w	r2, r1, #16
20003e56:	f000 8354 	beq.w	20004502 <_vfprintf_r+0x112e>
20003e5a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20003e5c:	f102 0c04 	add.w	ip, r2, #4
20003e60:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20003e64:	6811      	ldr	r1, [r2, #0]
20003e66:	1e0a      	subs	r2, r1, #0
20003e68:	bf18      	it	ne
20003e6a:	2201      	movne	r2, #1
20003e6c:	468a      	mov	sl, r1
20003e6e:	f04f 0b00 	mov.w	fp, #0
20003e72:	e441      	b.n	200036f8 <_vfprintf_r+0x324>
20003e74:	9a16      	ldr	r2, [sp, #88]	; 0x58
20003e76:	2a65      	cmp	r2, #101	; 0x65
20003e78:	f340 8128 	ble.w	200040cc <_vfprintf_r+0xcf8>
20003e7c:	9812      	ldr	r0, [sp, #72]	; 0x48
20003e7e:	2200      	movs	r2, #0
20003e80:	2300      	movs	r3, #0
20003e82:	991b      	ldr	r1, [sp, #108]	; 0x6c
20003e84:	f004 ffbe 	bl	20008e04 <__aeabi_dcmpeq>
20003e88:	2800      	cmp	r0, #0
20003e8a:	f000 81be 	beq.w	2000420a <_vfprintf_r+0xe36>
20003e8e:	2301      	movs	r3, #1
20003e90:	6063      	str	r3, [r4, #4]
20003e92:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20003e96:	f249 63bc 	movw	r3, #38588	; 0x96bc
20003e9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003e9e:	6023      	str	r3, [r4, #0]
20003ea0:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20003ea4:	3201      	adds	r2, #1
20003ea6:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20003eaa:	3301      	adds	r3, #1
20003eac:	2a07      	cmp	r2, #7
20003eae:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20003eb2:	bfd8      	it	le
20003eb4:	f104 0308 	addle.w	r3, r4, #8
20003eb8:	f300 839b 	bgt.w	200045f2 <_vfprintf_r+0x121e>
20003ebc:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
20003ec0:	981a      	ldr	r0, [sp, #104]	; 0x68
20003ec2:	4282      	cmp	r2, r0
20003ec4:	db04      	blt.n	20003ed0 <_vfprintf_r+0xafc>
20003ec6:	990a      	ldr	r1, [sp, #40]	; 0x28
20003ec8:	f011 0f01 	tst.w	r1, #1
20003ecc:	f43f ad49 	beq.w	20003962 <_vfprintf_r+0x58e>
20003ed0:	2201      	movs	r2, #1
20003ed2:	605a      	str	r2, [r3, #4]
20003ed4:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20003ed8:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20003edc:	3201      	adds	r2, #1
20003ede:	981d      	ldr	r0, [sp, #116]	; 0x74
20003ee0:	3101      	adds	r1, #1
20003ee2:	2a07      	cmp	r2, #7
20003ee4:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20003ee8:	6018      	str	r0, [r3, #0]
20003eea:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20003eee:	f300 855f 	bgt.w	200049b0 <_vfprintf_r+0x15dc>
20003ef2:	3308      	adds	r3, #8
20003ef4:	991a      	ldr	r1, [sp, #104]	; 0x68
20003ef6:	1e4f      	subs	r7, r1, #1
20003ef8:	2f00      	cmp	r7, #0
20003efa:	f77f ad32 	ble.w	20003962 <_vfprintf_r+0x58e>
20003efe:	2f10      	cmp	r7, #16
20003f00:	f8df 8534 	ldr.w	r8, [pc, #1332]	; 20004438 <_vfprintf_r+0x1064>
20003f04:	f340 82ea 	ble.w	200044dc <_vfprintf_r+0x1108>
20003f08:	4642      	mov	r2, r8
20003f0a:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20003f0e:	46a8      	mov	r8, r5
20003f10:	2410      	movs	r4, #16
20003f12:	f10a 0a0c 	add.w	sl, sl, #12
20003f16:	4615      	mov	r5, r2
20003f18:	e003      	b.n	20003f22 <_vfprintf_r+0xb4e>
20003f1a:	3f10      	subs	r7, #16
20003f1c:	2f10      	cmp	r7, #16
20003f1e:	f340 82da 	ble.w	200044d6 <_vfprintf_r+0x1102>
20003f22:	605c      	str	r4, [r3, #4]
20003f24:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20003f28:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20003f2c:	3201      	adds	r2, #1
20003f2e:	601d      	str	r5, [r3, #0]
20003f30:	3110      	adds	r1, #16
20003f32:	2a07      	cmp	r2, #7
20003f34:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20003f38:	f103 0308 	add.w	r3, r3, #8
20003f3c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20003f40:	ddeb      	ble.n	20003f1a <_vfprintf_r+0xb46>
20003f42:	4648      	mov	r0, r9
20003f44:	4631      	mov	r1, r6
20003f46:	4652      	mov	r2, sl
20003f48:	f7ff fa36 	bl	200033b8 <__sprint_r>
20003f4c:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20003f50:	3304      	adds	r3, #4
20003f52:	2800      	cmp	r0, #0
20003f54:	d0e1      	beq.n	20003f1a <_vfprintf_r+0xb46>
20003f56:	f7ff bb5d 	b.w	20003614 <_vfprintf_r+0x240>
20003f5a:	b97b      	cbnz	r3, 20003f7c <_vfprintf_r+0xba8>
20003f5c:	990a      	ldr	r1, [sp, #40]	; 0x28
20003f5e:	f011 0f01 	tst.w	r1, #1
20003f62:	d00b      	beq.n	20003f7c <_vfprintf_r+0xba8>
20003f64:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
20003f68:	2330      	movs	r3, #48	; 0x30
20003f6a:	3204      	adds	r2, #4
20003f6c:	f88d 354b 	strb.w	r3, [sp, #1355]	; 0x54b
20003f70:	3227      	adds	r2, #39	; 0x27
20003f72:	2301      	movs	r3, #1
20003f74:	9213      	str	r2, [sp, #76]	; 0x4c
20003f76:	9310      	str	r3, [sp, #64]	; 0x40
20003f78:	f7ff bbf3 	b.w	20003762 <_vfprintf_r+0x38e>
20003f7c:	9818      	ldr	r0, [sp, #96]	; 0x60
20003f7e:	2100      	movs	r1, #0
20003f80:	9110      	str	r1, [sp, #64]	; 0x40
20003f82:	9013      	str	r0, [sp, #76]	; 0x4c
20003f84:	f7ff bbed 	b.w	20003762 <_vfprintf_r+0x38e>
20003f88:	980f      	ldr	r0, [sp, #60]	; 0x3c
20003f8a:	990c      	ldr	r1, [sp, #48]	; 0x30
20003f8c:	1a47      	subs	r7, r0, r1
20003f8e:	2f00      	cmp	r7, #0
20003f90:	f77f ac84 	ble.w	2000389c <_vfprintf_r+0x4c8>
20003f94:	2f10      	cmp	r7, #16
20003f96:	f8df 84a0 	ldr.w	r8, [pc, #1184]	; 20004438 <_vfprintf_r+0x1064>
20003f9a:	dd2e      	ble.n	20003ffa <_vfprintf_r+0xc26>
20003f9c:	4643      	mov	r3, r8
20003f9e:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20003fa2:	46a8      	mov	r8, r5
20003fa4:	f04f 0a10 	mov.w	sl, #16
20003fa8:	f10b 0b0c 	add.w	fp, fp, #12
20003fac:	461d      	mov	r5, r3
20003fae:	e002      	b.n	20003fb6 <_vfprintf_r+0xbe2>
20003fb0:	3f10      	subs	r7, #16
20003fb2:	2f10      	cmp	r7, #16
20003fb4:	dd1e      	ble.n	20003ff4 <_vfprintf_r+0xc20>
20003fb6:	f8c4 a004 	str.w	sl, [r4, #4]
20003fba:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003fbe:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20003fc2:	3301      	adds	r3, #1
20003fc4:	6025      	str	r5, [r4, #0]
20003fc6:	3210      	adds	r2, #16
20003fc8:	2b07      	cmp	r3, #7
20003fca:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003fce:	f104 0408 	add.w	r4, r4, #8
20003fd2:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003fd6:	ddeb      	ble.n	20003fb0 <_vfprintf_r+0xbdc>
20003fd8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003fdc:	4648      	mov	r0, r9
20003fde:	4631      	mov	r1, r6
20003fe0:	465a      	mov	r2, fp
20003fe2:	3404      	adds	r4, #4
20003fe4:	f7ff f9e8 	bl	200033b8 <__sprint_r>
20003fe8:	2800      	cmp	r0, #0
20003fea:	f47f ab13 	bne.w	20003614 <_vfprintf_r+0x240>
20003fee:	3f10      	subs	r7, #16
20003ff0:	2f10      	cmp	r7, #16
20003ff2:	dce0      	bgt.n	20003fb6 <_vfprintf_r+0xbe2>
20003ff4:	462b      	mov	r3, r5
20003ff6:	4645      	mov	r5, r8
20003ff8:	4698      	mov	r8, r3
20003ffa:	6067      	str	r7, [r4, #4]
20003ffc:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004000:	f8c4 8000 	str.w	r8, [r4]
20004004:	1c5a      	adds	r2, r3, #1
20004006:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
2000400a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000400e:	19db      	adds	r3, r3, r7
20004010:	2a07      	cmp	r2, #7
20004012:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20004016:	f300 823a 	bgt.w	2000448e <_vfprintf_r+0x10ba>
2000401a:	3408      	adds	r4, #8
2000401c:	e43e      	b.n	2000389c <_vfprintf_r+0x4c8>
2000401e:	9913      	ldr	r1, [sp, #76]	; 0x4c
20004020:	6063      	str	r3, [r4, #4]
20004022:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004026:	6021      	str	r1, [r4, #0]
20004028:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
2000402c:	3201      	adds	r2, #1
2000402e:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004032:	18cb      	adds	r3, r1, r3
20004034:	2a07      	cmp	r2, #7
20004036:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
2000403a:	f300 8549 	bgt.w	20004ad0 <_vfprintf_r+0x16fc>
2000403e:	3408      	adds	r4, #8
20004040:	9a1d      	ldr	r2, [sp, #116]	; 0x74
20004042:	2301      	movs	r3, #1
20004044:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
20004048:	6063      	str	r3, [r4, #4]
2000404a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000404e:	6022      	str	r2, [r4, #0]
20004050:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004054:	3301      	adds	r3, #1
20004056:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000405a:	3201      	adds	r2, #1
2000405c:	2b07      	cmp	r3, #7
2000405e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004062:	bfd8      	it	le
20004064:	f104 0308 	addle.w	r3, r4, #8
20004068:	f300 8523 	bgt.w	20004ab2 <_vfprintf_r+0x16de>
2000406c:	9813      	ldr	r0, [sp, #76]	; 0x4c
2000406e:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
20004072:	19c7      	adds	r7, r0, r7
20004074:	981a      	ldr	r0, [sp, #104]	; 0x68
20004076:	601f      	str	r7, [r3, #0]
20004078:	1a81      	subs	r1, r0, r2
2000407a:	6059      	str	r1, [r3, #4]
2000407c:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004080:	1a8a      	subs	r2, r1, r2
20004082:	f8dd 1550 	ldr.w	r1, [sp, #1360]	; 0x550
20004086:	1812      	adds	r2, r2, r0
20004088:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000408c:	3101      	adds	r1, #1
2000408e:	f8cd 1550 	str.w	r1, [sp, #1360]	; 0x550
20004092:	2907      	cmp	r1, #7
20004094:	f340 8232 	ble.w	200044fc <_vfprintf_r+0x1128>
20004098:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000409c:	4648      	mov	r0, r9
2000409e:	4631      	mov	r1, r6
200040a0:	320c      	adds	r2, #12
200040a2:	f7ff f989 	bl	200033b8 <__sprint_r>
200040a6:	2800      	cmp	r0, #0
200040a8:	f47f aab4 	bne.w	20003614 <_vfprintf_r+0x240>
200040ac:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200040b0:	3304      	adds	r3, #4
200040b2:	e456      	b.n	20003962 <_vfprintf_r+0x58e>
200040b4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200040b8:	4648      	mov	r0, r9
200040ba:	4631      	mov	r1, r6
200040bc:	320c      	adds	r2, #12
200040be:	f7ff f97b 	bl	200033b8 <__sprint_r>
200040c2:	2800      	cmp	r0, #0
200040c4:	f43f acb4 	beq.w	20003a30 <_vfprintf_r+0x65c>
200040c8:	f7ff baa4 	b.w	20003614 <_vfprintf_r+0x240>
200040cc:	991a      	ldr	r1, [sp, #104]	; 0x68
200040ce:	2901      	cmp	r1, #1
200040d0:	dd4c      	ble.n	2000416c <_vfprintf_r+0xd98>
200040d2:	2301      	movs	r3, #1
200040d4:	6063      	str	r3, [r4, #4]
200040d6:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200040da:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200040de:	3301      	adds	r3, #1
200040e0:	9813      	ldr	r0, [sp, #76]	; 0x4c
200040e2:	3201      	adds	r2, #1
200040e4:	2b07      	cmp	r3, #7
200040e6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200040ea:	6020      	str	r0, [r4, #0]
200040ec:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200040f0:	f300 81b2 	bgt.w	20004458 <_vfprintf_r+0x1084>
200040f4:	3408      	adds	r4, #8
200040f6:	2301      	movs	r3, #1
200040f8:	6063      	str	r3, [r4, #4]
200040fa:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200040fe:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004102:	3301      	adds	r3, #1
20004104:	991d      	ldr	r1, [sp, #116]	; 0x74
20004106:	3201      	adds	r2, #1
20004108:	2b07      	cmp	r3, #7
2000410a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000410e:	6021      	str	r1, [r4, #0]
20004110:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004114:	f300 8192 	bgt.w	2000443c <_vfprintf_r+0x1068>
20004118:	3408      	adds	r4, #8
2000411a:	9812      	ldr	r0, [sp, #72]	; 0x48
2000411c:	2200      	movs	r2, #0
2000411e:	2300      	movs	r3, #0
20004120:	991b      	ldr	r1, [sp, #108]	; 0x6c
20004122:	f004 fe6f 	bl	20008e04 <__aeabi_dcmpeq>
20004126:	2800      	cmp	r0, #0
20004128:	f040 811d 	bne.w	20004366 <_vfprintf_r+0xf92>
2000412c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
2000412e:	9813      	ldr	r0, [sp, #76]	; 0x4c
20004130:	1e5a      	subs	r2, r3, #1
20004132:	6062      	str	r2, [r4, #4]
20004134:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004138:	1c41      	adds	r1, r0, #1
2000413a:	6021      	str	r1, [r4, #0]
2000413c:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004140:	3301      	adds	r3, #1
20004142:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004146:	188a      	adds	r2, r1, r2
20004148:	2b07      	cmp	r3, #7
2000414a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000414e:	dc21      	bgt.n	20004194 <_vfprintf_r+0xdc0>
20004150:	3408      	adds	r4, #8
20004152:	9b1c      	ldr	r3, [sp, #112]	; 0x70
20004154:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
20004158:	981c      	ldr	r0, [sp, #112]	; 0x70
2000415a:	6022      	str	r2, [r4, #0]
2000415c:	6063      	str	r3, [r4, #4]
2000415e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004162:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004166:	3301      	adds	r3, #1
20004168:	f7ff bbf0 	b.w	2000394c <_vfprintf_r+0x578>
2000416c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000416e:	f012 0f01 	tst.w	r2, #1
20004172:	d1ae      	bne.n	200040d2 <_vfprintf_r+0xcfe>
20004174:	9a13      	ldr	r2, [sp, #76]	; 0x4c
20004176:	2301      	movs	r3, #1
20004178:	6063      	str	r3, [r4, #4]
2000417a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000417e:	6022      	str	r2, [r4, #0]
20004180:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004184:	3301      	adds	r3, #1
20004186:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000418a:	3201      	adds	r2, #1
2000418c:	2b07      	cmp	r3, #7
2000418e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004192:	dddd      	ble.n	20004150 <_vfprintf_r+0xd7c>
20004194:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004198:	4648      	mov	r0, r9
2000419a:	4631      	mov	r1, r6
2000419c:	320c      	adds	r2, #12
2000419e:	f7ff f90b 	bl	200033b8 <__sprint_r>
200041a2:	2800      	cmp	r0, #0
200041a4:	f47f aa36 	bne.w	20003614 <_vfprintf_r+0x240>
200041a8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200041ac:	3404      	adds	r4, #4
200041ae:	e7d0      	b.n	20004152 <_vfprintf_r+0xd7e>
200041b0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200041b4:	4648      	mov	r0, r9
200041b6:	4631      	mov	r1, r6
200041b8:	320c      	adds	r2, #12
200041ba:	f7ff f8fd 	bl	200033b8 <__sprint_r>
200041be:	2800      	cmp	r0, #0
200041c0:	f47f aa28 	bne.w	20003614 <_vfprintf_r+0x240>
200041c4:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200041c8:	3404      	adds	r4, #4
200041ca:	f7ff bbb0 	b.w	2000392e <_vfprintf_r+0x55a>
200041ce:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200041d2:	4648      	mov	r0, r9
200041d4:	4631      	mov	r1, r6
200041d6:	320c      	adds	r2, #12
200041d8:	f7ff f8ee 	bl	200033b8 <__sprint_r>
200041dc:	2800      	cmp	r0, #0
200041de:	f47f aa19 	bne.w	20003614 <_vfprintf_r+0x240>
200041e2:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200041e6:	3404      	adds	r4, #4
200041e8:	f7ff bb3c 	b.w	20003864 <_vfprintf_r+0x490>
200041ec:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200041f0:	4648      	mov	r0, r9
200041f2:	4631      	mov	r1, r6
200041f4:	320c      	adds	r2, #12
200041f6:	f7ff f8df 	bl	200033b8 <__sprint_r>
200041fa:	2800      	cmp	r0, #0
200041fc:	f47f aa0a 	bne.w	20003614 <_vfprintf_r+0x240>
20004200:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004204:	3404      	adds	r4, #4
20004206:	f7ff bb43 	b.w	20003890 <_vfprintf_r+0x4bc>
2000420a:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
2000420e:	2b00      	cmp	r3, #0
20004210:	f340 81fd 	ble.w	2000460e <_vfprintf_r+0x123a>
20004214:	991a      	ldr	r1, [sp, #104]	; 0x68
20004216:	428b      	cmp	r3, r1
20004218:	f6ff af01 	blt.w	2000401e <_vfprintf_r+0xc4a>
2000421c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
2000421e:	6061      	str	r1, [r4, #4]
20004220:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004224:	6022      	str	r2, [r4, #0]
20004226:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000422a:	3301      	adds	r3, #1
2000422c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004230:	1852      	adds	r2, r2, r1
20004232:	2b07      	cmp	r3, #7
20004234:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004238:	bfd8      	it	le
2000423a:	f104 0308 	addle.w	r3, r4, #8
2000423e:	f300 8429 	bgt.w	20004a94 <_vfprintf_r+0x16c0>
20004242:	f8dd 4570 	ldr.w	r4, [sp, #1392]	; 0x570
20004246:	981a      	ldr	r0, [sp, #104]	; 0x68
20004248:	1a24      	subs	r4, r4, r0
2000424a:	2c00      	cmp	r4, #0
2000424c:	f340 81b3 	ble.w	200045b6 <_vfprintf_r+0x11e2>
20004250:	2c10      	cmp	r4, #16
20004252:	f8df 81e4 	ldr.w	r8, [pc, #484]	; 20004438 <_vfprintf_r+0x1064>
20004256:	f340 819d 	ble.w	20004594 <_vfprintf_r+0x11c0>
2000425a:	4642      	mov	r2, r8
2000425c:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20004260:	46a8      	mov	r8, r5
20004262:	2710      	movs	r7, #16
20004264:	f10a 0a0c 	add.w	sl, sl, #12
20004268:	4615      	mov	r5, r2
2000426a:	e003      	b.n	20004274 <_vfprintf_r+0xea0>
2000426c:	3c10      	subs	r4, #16
2000426e:	2c10      	cmp	r4, #16
20004270:	f340 818d 	ble.w	2000458e <_vfprintf_r+0x11ba>
20004274:	605f      	str	r7, [r3, #4]
20004276:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000427a:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
2000427e:	3201      	adds	r2, #1
20004280:	601d      	str	r5, [r3, #0]
20004282:	3110      	adds	r1, #16
20004284:	2a07      	cmp	r2, #7
20004286:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
2000428a:	f103 0308 	add.w	r3, r3, #8
2000428e:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004292:	ddeb      	ble.n	2000426c <_vfprintf_r+0xe98>
20004294:	4648      	mov	r0, r9
20004296:	4631      	mov	r1, r6
20004298:	4652      	mov	r2, sl
2000429a:	f7ff f88d 	bl	200033b8 <__sprint_r>
2000429e:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200042a2:	3304      	adds	r3, #4
200042a4:	2800      	cmp	r0, #0
200042a6:	d0e1      	beq.n	2000426c <_vfprintf_r+0xe98>
200042a8:	f7ff b9b4 	b.w	20003614 <_vfprintf_r+0x240>
200042ac:	9a18      	ldr	r2, [sp, #96]	; 0x60
200042ae:	9819      	ldr	r0, [sp, #100]	; 0x64
200042b0:	4613      	mov	r3, r2
200042b2:	9213      	str	r2, [sp, #76]	; 0x4c
200042b4:	f00a 020f 	and.w	r2, sl, #15
200042b8:	ea4f 111a 	mov.w	r1, sl, lsr #4
200042bc:	ea41 710b 	orr.w	r1, r1, fp, lsl #28
200042c0:	ea4f 1c1b 	mov.w	ip, fp, lsr #4
200042c4:	5c82      	ldrb	r2, [r0, r2]
200042c6:	468a      	mov	sl, r1
200042c8:	46e3      	mov	fp, ip
200042ca:	ea5a 0c0b 	orrs.w	ip, sl, fp
200042ce:	f803 2d01 	strb.w	r2, [r3, #-1]!
200042d2:	d1ef      	bne.n	200042b4 <_vfprintf_r+0xee0>
200042d4:	9818      	ldr	r0, [sp, #96]	; 0x60
200042d6:	9313      	str	r3, [sp, #76]	; 0x4c
200042d8:	1ac0      	subs	r0, r0, r3
200042da:	9010      	str	r0, [sp, #64]	; 0x40
200042dc:	f7ff ba41 	b.w	20003762 <_vfprintf_r+0x38e>
200042e0:	2209      	movs	r2, #9
200042e2:	2300      	movs	r3, #0
200042e4:	4552      	cmp	r2, sl
200042e6:	eb73 000b 	sbcs.w	r0, r3, fp
200042ea:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
200042ee:	d21f      	bcs.n	20004330 <_vfprintf_r+0xf5c>
200042f0:	4623      	mov	r3, r4
200042f2:	4644      	mov	r4, r8
200042f4:	46b8      	mov	r8, r7
200042f6:	461f      	mov	r7, r3
200042f8:	4650      	mov	r0, sl
200042fa:	4659      	mov	r1, fp
200042fc:	220a      	movs	r2, #10
200042fe:	2300      	movs	r3, #0
20004300:	f004 fdda 	bl	20008eb8 <__aeabi_uldivmod>
20004304:	2300      	movs	r3, #0
20004306:	4650      	mov	r0, sl
20004308:	4659      	mov	r1, fp
2000430a:	f102 0c30 	add.w	ip, r2, #48	; 0x30
2000430e:	220a      	movs	r2, #10
20004310:	f804 cd01 	strb.w	ip, [r4, #-1]!
20004314:	f004 fdd0 	bl	20008eb8 <__aeabi_uldivmod>
20004318:	2209      	movs	r2, #9
2000431a:	2300      	movs	r3, #0
2000431c:	4682      	mov	sl, r0
2000431e:	468b      	mov	fp, r1
20004320:	4552      	cmp	r2, sl
20004322:	eb73 030b 	sbcs.w	r3, r3, fp
20004326:	d3e7      	bcc.n	200042f8 <_vfprintf_r+0xf24>
20004328:	463b      	mov	r3, r7
2000432a:	4647      	mov	r7, r8
2000432c:	46a0      	mov	r8, r4
2000432e:	461c      	mov	r4, r3
20004330:	f108 30ff 	add.w	r0, r8, #4294967295
20004334:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
20004338:	9013      	str	r0, [sp, #76]	; 0x4c
2000433a:	f808 ac01 	strb.w	sl, [r8, #-1]
2000433e:	9918      	ldr	r1, [sp, #96]	; 0x60
20004340:	1a09      	subs	r1, r1, r0
20004342:	9110      	str	r1, [sp, #64]	; 0x40
20004344:	f7ff ba0d 	b.w	20003762 <_vfprintf_r+0x38e>
20004348:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000434c:	4648      	mov	r0, r9
2000434e:	4631      	mov	r1, r6
20004350:	320c      	adds	r2, #12
20004352:	f7ff f831 	bl	200033b8 <__sprint_r>
20004356:	2800      	cmp	r0, #0
20004358:	f47f a95c 	bne.w	20003614 <_vfprintf_r+0x240>
2000435c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004360:	3404      	adds	r4, #4
20004362:	f7ff ba68 	b.w	20003836 <_vfprintf_r+0x462>
20004366:	991a      	ldr	r1, [sp, #104]	; 0x68
20004368:	1e4f      	subs	r7, r1, #1
2000436a:	2f00      	cmp	r7, #0
2000436c:	f77f aef1 	ble.w	20004152 <_vfprintf_r+0xd7e>
20004370:	2f10      	cmp	r7, #16
20004372:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 20004438 <_vfprintf_r+0x1064>
20004376:	dd4e      	ble.n	20004416 <_vfprintf_r+0x1042>
20004378:	4643      	mov	r3, r8
2000437a:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
2000437e:	46a8      	mov	r8, r5
20004380:	f04f 0a10 	mov.w	sl, #16
20004384:	f10b 0b0c 	add.w	fp, fp, #12
20004388:	461d      	mov	r5, r3
2000438a:	e002      	b.n	20004392 <_vfprintf_r+0xfbe>
2000438c:	3f10      	subs	r7, #16
2000438e:	2f10      	cmp	r7, #16
20004390:	dd3e      	ble.n	20004410 <_vfprintf_r+0x103c>
20004392:	f8c4 a004 	str.w	sl, [r4, #4]
20004396:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000439a:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000439e:	3301      	adds	r3, #1
200043a0:	6025      	str	r5, [r4, #0]
200043a2:	3210      	adds	r2, #16
200043a4:	2b07      	cmp	r3, #7
200043a6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200043aa:	f104 0408 	add.w	r4, r4, #8
200043ae:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200043b2:	ddeb      	ble.n	2000438c <_vfprintf_r+0xfb8>
200043b4:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200043b8:	4648      	mov	r0, r9
200043ba:	4631      	mov	r1, r6
200043bc:	465a      	mov	r2, fp
200043be:	3404      	adds	r4, #4
200043c0:	f7fe fffa 	bl	200033b8 <__sprint_r>
200043c4:	2800      	cmp	r0, #0
200043c6:	d0e1      	beq.n	2000438c <_vfprintf_r+0xfb8>
200043c8:	f7ff b924 	b.w	20003614 <_vfprintf_r+0x240>
200043cc:	9816      	ldr	r0, [sp, #88]	; 0x58
200043ce:	2130      	movs	r1, #48	; 0x30
200043d0:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200043d4:	2201      	movs	r2, #1
200043d6:	2302      	movs	r3, #2
200043d8:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
200043dc:	f04c 0c02 	orr.w	ip, ip, #2
200043e0:	f88d 0575 	strb.w	r0, [sp, #1397]	; 0x575
200043e4:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
200043e8:	f7ff b986 	b.w	200036f8 <_vfprintf_r+0x324>
200043ec:	980b      	ldr	r0, [sp, #44]	; 0x2c
200043ee:	1d01      	adds	r1, r0, #4
200043f0:	6803      	ldr	r3, [r0, #0]
200043f2:	910b      	str	r1, [sp, #44]	; 0x2c
200043f4:	469a      	mov	sl, r3
200043f6:	f04f 0b00 	mov.w	fp, #0
200043fa:	f7ff b973 	b.w	200036e4 <_vfprintf_r+0x310>
200043fe:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004400:	1d01      	adds	r1, r0, #4
20004402:	6803      	ldr	r3, [r0, #0]
20004404:	910b      	str	r1, [sp, #44]	; 0x2c
20004406:	469a      	mov	sl, r3
20004408:	ea4f 7bea 	mov.w	fp, sl, asr #31
2000440c:	f7ff bbad 	b.w	20003b6a <_vfprintf_r+0x796>
20004410:	462b      	mov	r3, r5
20004412:	4645      	mov	r5, r8
20004414:	4698      	mov	r8, r3
20004416:	6067      	str	r7, [r4, #4]
20004418:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000441c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004420:	3301      	adds	r3, #1
20004422:	f8c4 8000 	str.w	r8, [r4]
20004426:	19d2      	adds	r2, r2, r7
20004428:	2b07      	cmp	r3, #7
2000442a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000442e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004432:	f77f ae8d 	ble.w	20004150 <_vfprintf_r+0xd7c>
20004436:	e6ad      	b.n	20004194 <_vfprintf_r+0xdc0>
20004438:	2000966c 	.word	0x2000966c
2000443c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004440:	4648      	mov	r0, r9
20004442:	4631      	mov	r1, r6
20004444:	320c      	adds	r2, #12
20004446:	f7fe ffb7 	bl	200033b8 <__sprint_r>
2000444a:	2800      	cmp	r0, #0
2000444c:	f47f a8e2 	bne.w	20003614 <_vfprintf_r+0x240>
20004450:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004454:	3404      	adds	r4, #4
20004456:	e660      	b.n	2000411a <_vfprintf_r+0xd46>
20004458:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000445c:	4648      	mov	r0, r9
2000445e:	4631      	mov	r1, r6
20004460:	320c      	adds	r2, #12
20004462:	f7fe ffa9 	bl	200033b8 <__sprint_r>
20004466:	2800      	cmp	r0, #0
20004468:	f47f a8d4 	bne.w	20003614 <_vfprintf_r+0x240>
2000446c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004470:	3404      	adds	r4, #4
20004472:	e640      	b.n	200040f6 <_vfprintf_r+0xd22>
20004474:	2830      	cmp	r0, #48	; 0x30
20004476:	f000 82ec 	beq.w	20004a52 <_vfprintf_r+0x167e>
2000447a:	9813      	ldr	r0, [sp, #76]	; 0x4c
2000447c:	2330      	movs	r3, #48	; 0x30
2000447e:	f800 3d01 	strb.w	r3, [r0, #-1]!
20004482:	9918      	ldr	r1, [sp, #96]	; 0x60
20004484:	9013      	str	r0, [sp, #76]	; 0x4c
20004486:	1a09      	subs	r1, r1, r0
20004488:	9110      	str	r1, [sp, #64]	; 0x40
2000448a:	f7ff b96a 	b.w	20003762 <_vfprintf_r+0x38e>
2000448e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004492:	4648      	mov	r0, r9
20004494:	4631      	mov	r1, r6
20004496:	320c      	adds	r2, #12
20004498:	f7fe ff8e 	bl	200033b8 <__sprint_r>
2000449c:	2800      	cmp	r0, #0
2000449e:	f47f a8b9 	bne.w	20003614 <_vfprintf_r+0x240>
200044a2:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200044a6:	3404      	adds	r4, #4
200044a8:	f7ff b9f8 	b.w	2000389c <_vfprintf_r+0x4c8>
200044ac:	f1da 0a00 	rsbs	sl, sl, #0
200044b0:	eb6b 0b4b 	sbc.w	fp, fp, fp, lsl #1
200044b4:	232d      	movs	r3, #45	; 0x2d
200044b6:	ea5a 0c0b 	orrs.w	ip, sl, fp
200044ba:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
200044be:	bf0c      	ite	eq
200044c0:	2200      	moveq	r2, #0
200044c2:	2201      	movne	r2, #1
200044c4:	2301      	movs	r3, #1
200044c6:	f7ff b91b 	b.w	20003700 <_vfprintf_r+0x32c>
200044ca:	990b      	ldr	r1, [sp, #44]	; 0x2c
200044cc:	462b      	mov	r3, r5
200044ce:	782a      	ldrb	r2, [r5, #0]
200044d0:	910b      	str	r1, [sp, #44]	; 0x2c
200044d2:	f7ff b82a 	b.w	2000352a <_vfprintf_r+0x156>
200044d6:	462a      	mov	r2, r5
200044d8:	4645      	mov	r5, r8
200044da:	4690      	mov	r8, r2
200044dc:	605f      	str	r7, [r3, #4]
200044de:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200044e2:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200044e6:	3201      	adds	r2, #1
200044e8:	f8c3 8000 	str.w	r8, [r3]
200044ec:	19c9      	adds	r1, r1, r7
200044ee:	2a07      	cmp	r2, #7
200044f0:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200044f4:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200044f8:	f73f adce 	bgt.w	20004098 <_vfprintf_r+0xcc4>
200044fc:	3308      	adds	r3, #8
200044fe:	f7ff ba30 	b.w	20003962 <_vfprintf_r+0x58e>
20004502:	980a      	ldr	r0, [sp, #40]	; 0x28
20004504:	f010 0340 	ands.w	r3, r0, #64	; 0x40
20004508:	f000 81ed 	beq.w	200048e6 <_vfprintf_r+0x1512>
2000450c:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000450e:	4613      	mov	r3, r2
20004510:	1d0a      	adds	r2, r1, #4
20004512:	920b      	str	r2, [sp, #44]	; 0x2c
20004514:	f8b1 a000 	ldrh.w	sl, [r1]
20004518:	f1ba 0200 	subs.w	r2, sl, #0
2000451c:	bf18      	it	ne
2000451e:	2201      	movne	r2, #1
20004520:	46d2      	mov	sl, sl
20004522:	f04f 0b00 	mov.w	fp, #0
20004526:	f7ff b8e7 	b.w	200036f8 <_vfprintf_r+0x324>
2000452a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
2000452c:	f013 0f40 	tst.w	r3, #64	; 0x40
20004530:	f000 81cc 	beq.w	200048cc <_vfprintf_r+0x14f8>
20004534:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004536:	2301      	movs	r3, #1
20004538:	1d01      	adds	r1, r0, #4
2000453a:	910b      	str	r1, [sp, #44]	; 0x2c
2000453c:	f8b0 a000 	ldrh.w	sl, [r0]
20004540:	f1ba 0200 	subs.w	r2, sl, #0
20004544:	bf18      	it	ne
20004546:	2201      	movne	r2, #1
20004548:	46d2      	mov	sl, sl
2000454a:	f04f 0b00 	mov.w	fp, #0
2000454e:	f7ff b8d3 	b.w	200036f8 <_vfprintf_r+0x324>
20004552:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004554:	f013 0f10 	tst.w	r3, #16
20004558:	f000 81a4 	beq.w	200048a4 <_vfprintf_r+0x14d0>
2000455c:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000455e:	9911      	ldr	r1, [sp, #68]	; 0x44
20004560:	f100 0a04 	add.w	sl, r0, #4
20004564:	6803      	ldr	r3, [r0, #0]
20004566:	6019      	str	r1, [r3, #0]
20004568:	f7fe bf9c 	b.w	200034a4 <_vfprintf_r+0xd0>
2000456c:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000456e:	1dc3      	adds	r3, r0, #7
20004570:	f023 0307 	bic.w	r3, r3, #7
20004574:	f103 0108 	add.w	r1, r3, #8
20004578:	910b      	str	r1, [sp, #44]	; 0x2c
2000457a:	f8d3 8004 	ldr.w	r8, [r3, #4]
2000457e:	f8d3 a000 	ldr.w	sl, [r3]
20004582:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
20004586:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
2000458a:	f7ff bb11 	b.w	20003bb0 <_vfprintf_r+0x7dc>
2000458e:	462a      	mov	r2, r5
20004590:	4645      	mov	r5, r8
20004592:	4690      	mov	r8, r2
20004594:	605c      	str	r4, [r3, #4]
20004596:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000459a:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
2000459e:	3201      	adds	r2, #1
200045a0:	f8c3 8000 	str.w	r8, [r3]
200045a4:	1909      	adds	r1, r1, r4
200045a6:	2a07      	cmp	r2, #7
200045a8:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200045ac:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200045b0:	f300 82ea 	bgt.w	20004b88 <_vfprintf_r+0x17b4>
200045b4:	3308      	adds	r3, #8
200045b6:	990a      	ldr	r1, [sp, #40]	; 0x28
200045b8:	f011 0f01 	tst.w	r1, #1
200045bc:	f43f a9d1 	beq.w	20003962 <_vfprintf_r+0x58e>
200045c0:	2201      	movs	r2, #1
200045c2:	605a      	str	r2, [r3, #4]
200045c4:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200045c8:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200045cc:	3201      	adds	r2, #1
200045ce:	981d      	ldr	r0, [sp, #116]	; 0x74
200045d0:	3101      	adds	r1, #1
200045d2:	2a07      	cmp	r2, #7
200045d4:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200045d8:	6018      	str	r0, [r3, #0]
200045da:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200045de:	f73f ad5b 	bgt.w	20004098 <_vfprintf_r+0xcc4>
200045e2:	3308      	adds	r3, #8
200045e4:	f7ff b9bd 	b.w	20003962 <_vfprintf_r+0x58e>
200045e8:	232d      	movs	r3, #45	; 0x2d
200045ea:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
200045ee:	f7ff baf2 	b.w	20003bd6 <_vfprintf_r+0x802>
200045f2:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200045f6:	4648      	mov	r0, r9
200045f8:	4631      	mov	r1, r6
200045fa:	320c      	adds	r2, #12
200045fc:	f7fe fedc 	bl	200033b8 <__sprint_r>
20004600:	2800      	cmp	r0, #0
20004602:	f47f a807 	bne.w	20003614 <_vfprintf_r+0x240>
20004606:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
2000460a:	3304      	adds	r3, #4
2000460c:	e456      	b.n	20003ebc <_vfprintf_r+0xae8>
2000460e:	2301      	movs	r3, #1
20004610:	6063      	str	r3, [r4, #4]
20004612:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004616:	f249 63bc 	movw	r3, #38588	; 0x96bc
2000461a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000461e:	6023      	str	r3, [r4, #0]
20004620:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20004624:	3201      	adds	r2, #1
20004626:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000462a:	3301      	adds	r3, #1
2000462c:	2a07      	cmp	r2, #7
2000462e:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20004632:	bfd8      	it	le
20004634:	f104 0308 	addle.w	r3, r4, #8
20004638:	f300 8187 	bgt.w	2000494a <_vfprintf_r+0x1576>
2000463c:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
20004640:	b93a      	cbnz	r2, 20004652 <_vfprintf_r+0x127e>
20004642:	9a1a      	ldr	r2, [sp, #104]	; 0x68
20004644:	b92a      	cbnz	r2, 20004652 <_vfprintf_r+0x127e>
20004646:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
2000464a:	f01c 0f01 	tst.w	ip, #1
2000464e:	f43f a988 	beq.w	20003962 <_vfprintf_r+0x58e>
20004652:	2201      	movs	r2, #1
20004654:	605a      	str	r2, [r3, #4]
20004656:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000465a:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
2000465e:	3201      	adds	r2, #1
20004660:	981d      	ldr	r0, [sp, #116]	; 0x74
20004662:	3101      	adds	r1, #1
20004664:	2a07      	cmp	r2, #7
20004666:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
2000466a:	6018      	str	r0, [r3, #0]
2000466c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004670:	f300 8179 	bgt.w	20004966 <_vfprintf_r+0x1592>
20004674:	3308      	adds	r3, #8
20004676:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
2000467a:	427f      	negs	r7, r7
2000467c:	2f00      	cmp	r7, #0
2000467e:	f340 81b3 	ble.w	200049e8 <_vfprintf_r+0x1614>
20004682:	2f10      	cmp	r7, #16
20004684:	f8df 8650 	ldr.w	r8, [pc, #1616]	; 20004cd8 <_vfprintf_r+0x1904>
20004688:	f340 81d2 	ble.w	20004a30 <_vfprintf_r+0x165c>
2000468c:	4642      	mov	r2, r8
2000468e:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20004692:	46a8      	mov	r8, r5
20004694:	2410      	movs	r4, #16
20004696:	f10a 0a0c 	add.w	sl, sl, #12
2000469a:	4615      	mov	r5, r2
2000469c:	e003      	b.n	200046a6 <_vfprintf_r+0x12d2>
2000469e:	3f10      	subs	r7, #16
200046a0:	2f10      	cmp	r7, #16
200046a2:	f340 81c2 	ble.w	20004a2a <_vfprintf_r+0x1656>
200046a6:	605c      	str	r4, [r3, #4]
200046a8:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200046ac:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200046b0:	3201      	adds	r2, #1
200046b2:	601d      	str	r5, [r3, #0]
200046b4:	3110      	adds	r1, #16
200046b6:	2a07      	cmp	r2, #7
200046b8:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200046bc:	f103 0308 	add.w	r3, r3, #8
200046c0:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200046c4:	ddeb      	ble.n	2000469e <_vfprintf_r+0x12ca>
200046c6:	4648      	mov	r0, r9
200046c8:	4631      	mov	r1, r6
200046ca:	4652      	mov	r2, sl
200046cc:	f7fe fe74 	bl	200033b8 <__sprint_r>
200046d0:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200046d4:	3304      	adds	r3, #4
200046d6:	2800      	cmp	r0, #0
200046d8:	d0e1      	beq.n	2000469e <_vfprintf_r+0x12ca>
200046da:	f7fe bf9b 	b.w	20003614 <_vfprintf_r+0x240>
200046de:	990b      	ldr	r1, [sp, #44]	; 0x2c
200046e0:	1c6b      	adds	r3, r5, #1
200046e2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200046e4:	f042 0220 	orr.w	r2, r2, #32
200046e8:	920a      	str	r2, [sp, #40]	; 0x28
200046ea:	786a      	ldrb	r2, [r5, #1]
200046ec:	910b      	str	r1, [sp, #44]	; 0x2c
200046ee:	f7fe bf1c 	b.w	2000352a <_vfprintf_r+0x156>
200046f2:	4650      	mov	r0, sl
200046f4:	4641      	mov	r1, r8
200046f6:	f003 fba1 	bl	20007e3c <__isnand>
200046fa:	2800      	cmp	r0, #0
200046fc:	f040 80ff 	bne.w	200048fe <_vfprintf_r+0x152a>
20004700:	f1b7 3fff 	cmp.w	r7, #4294967295
20004704:	f000 8251 	beq.w	20004baa <_vfprintf_r+0x17d6>
20004708:	9816      	ldr	r0, [sp, #88]	; 0x58
2000470a:	2867      	cmp	r0, #103	; 0x67
2000470c:	bf14      	ite	ne
2000470e:	2300      	movne	r3, #0
20004710:	2301      	moveq	r3, #1
20004712:	2847      	cmp	r0, #71	; 0x47
20004714:	bf08      	it	eq
20004716:	f043 0301 	orreq.w	r3, r3, #1
2000471a:	b113      	cbz	r3, 20004722 <_vfprintf_r+0x134e>
2000471c:	2f00      	cmp	r7, #0
2000471e:	bf08      	it	eq
20004720:	2701      	moveq	r7, #1
20004722:	f50d 60ab 	add.w	r0, sp, #1368	; 0x558
20004726:	4643      	mov	r3, r8
20004728:	4652      	mov	r2, sl
2000472a:	990a      	ldr	r1, [sp, #40]	; 0x28
2000472c:	e9c0 2300 	strd	r2, r3, [r0]
20004730:	f8dd 355c 	ldr.w	r3, [sp, #1372]	; 0x55c
20004734:	f441 7180 	orr.w	r1, r1, #256	; 0x100
20004738:	910a      	str	r1, [sp, #40]	; 0x28
2000473a:	2b00      	cmp	r3, #0
2000473c:	f2c0 8264 	blt.w	20004c08 <_vfprintf_r+0x1834>
20004740:	2100      	movs	r1, #0
20004742:	9117      	str	r1, [sp, #92]	; 0x5c
20004744:	9816      	ldr	r0, [sp, #88]	; 0x58
20004746:	2866      	cmp	r0, #102	; 0x66
20004748:	bf14      	ite	ne
2000474a:	2300      	movne	r3, #0
2000474c:	2301      	moveq	r3, #1
2000474e:	2846      	cmp	r0, #70	; 0x46
20004750:	bf08      	it	eq
20004752:	f043 0301 	orreq.w	r3, r3, #1
20004756:	9310      	str	r3, [sp, #64]	; 0x40
20004758:	2b00      	cmp	r3, #0
2000475a:	f000 81d1 	beq.w	20004b00 <_vfprintf_r+0x172c>
2000475e:	46bc      	mov	ip, r7
20004760:	2303      	movs	r3, #3
20004762:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
20004766:	f50d 61ae 	add.w	r1, sp, #1392	; 0x570
2000476a:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
2000476e:	4648      	mov	r0, r9
20004770:	9300      	str	r3, [sp, #0]
20004772:	9102      	str	r1, [sp, #8]
20004774:	f50d 61ac 	add.w	r1, sp, #1376	; 0x560
20004778:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
2000477c:	310c      	adds	r1, #12
2000477e:	f8cd c004 	str.w	ip, [sp, #4]
20004782:	9103      	str	r1, [sp, #12]
20004784:	f50d 61ad 	add.w	r1, sp, #1384	; 0x568
20004788:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
2000478c:	9104      	str	r1, [sp, #16]
2000478e:	f000 fbc7 	bl	20004f20 <_dtoa_r>
20004792:	9a16      	ldr	r2, [sp, #88]	; 0x58
20004794:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
20004798:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
2000479c:	bf18      	it	ne
2000479e:	2301      	movne	r3, #1
200047a0:	2a47      	cmp	r2, #71	; 0x47
200047a2:	bf0c      	ite	eq
200047a4:	2300      	moveq	r3, #0
200047a6:	f003 0301 	andne.w	r3, r3, #1
200047aa:	9013      	str	r0, [sp, #76]	; 0x4c
200047ac:	b933      	cbnz	r3, 200047bc <_vfprintf_r+0x13e8>
200047ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200047b0:	f013 0f01 	tst.w	r3, #1
200047b4:	bf08      	it	eq
200047b6:	f8dd b568 	ldreq.w	fp, [sp, #1384]	; 0x568
200047ba:	d016      	beq.n	200047ea <_vfprintf_r+0x1416>
200047bc:	9813      	ldr	r0, [sp, #76]	; 0x4c
200047be:	9910      	ldr	r1, [sp, #64]	; 0x40
200047c0:	eb00 0b0c 	add.w	fp, r0, ip
200047c4:	b131      	cbz	r1, 200047d4 <_vfprintf_r+0x1400>
200047c6:	7803      	ldrb	r3, [r0, #0]
200047c8:	2b30      	cmp	r3, #48	; 0x30
200047ca:	f000 80da 	beq.w	20004982 <_vfprintf_r+0x15ae>
200047ce:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
200047d2:	449b      	add	fp, r3
200047d4:	4650      	mov	r0, sl
200047d6:	2200      	movs	r2, #0
200047d8:	2300      	movs	r3, #0
200047da:	4641      	mov	r1, r8
200047dc:	f004 fb12 	bl	20008e04 <__aeabi_dcmpeq>
200047e0:	2800      	cmp	r0, #0
200047e2:	f000 81c2 	beq.w	20004b6a <_vfprintf_r+0x1796>
200047e6:	f8cd b568 	str.w	fp, [sp, #1384]	; 0x568
200047ea:	9a16      	ldr	r2, [sp, #88]	; 0x58
200047ec:	9813      	ldr	r0, [sp, #76]	; 0x4c
200047ee:	2a67      	cmp	r2, #103	; 0x67
200047f0:	bf14      	ite	ne
200047f2:	2300      	movne	r3, #0
200047f4:	2301      	moveq	r3, #1
200047f6:	2a47      	cmp	r2, #71	; 0x47
200047f8:	bf08      	it	eq
200047fa:	f043 0301 	orreq.w	r3, r3, #1
200047fe:	ebc0 000b 	rsb	r0, r0, fp
20004802:	901a      	str	r0, [sp, #104]	; 0x68
20004804:	2b00      	cmp	r3, #0
20004806:	f000 818a 	beq.w	20004b1e <_vfprintf_r+0x174a>
2000480a:	f8dd 1570 	ldr.w	r1, [sp, #1392]	; 0x570
2000480e:	f111 0f03 	cmn.w	r1, #3
20004812:	9110      	str	r1, [sp, #64]	; 0x40
20004814:	db02      	blt.n	2000481c <_vfprintf_r+0x1448>
20004816:	428f      	cmp	r7, r1
20004818:	f280 818c 	bge.w	20004b34 <_vfprintf_r+0x1760>
2000481c:	9a16      	ldr	r2, [sp, #88]	; 0x58
2000481e:	3a02      	subs	r2, #2
20004820:	9216      	str	r2, [sp, #88]	; 0x58
20004822:	9910      	ldr	r1, [sp, #64]	; 0x40
20004824:	9a16      	ldr	r2, [sp, #88]	; 0x58
20004826:	1e4b      	subs	r3, r1, #1
20004828:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
2000482c:	2b00      	cmp	r3, #0
2000482e:	f88d 2560 	strb.w	r2, [sp, #1376]	; 0x560
20004832:	f2c0 8234 	blt.w	20004c9e <_vfprintf_r+0x18ca>
20004836:	222b      	movs	r2, #43	; 0x2b
20004838:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
2000483c:	2b09      	cmp	r3, #9
2000483e:	f300 81b6 	bgt.w	20004bae <_vfprintf_r+0x17da>
20004842:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
20004846:	3330      	adds	r3, #48	; 0x30
20004848:	3204      	adds	r2, #4
2000484a:	f88d 3563 	strb.w	r3, [sp, #1379]	; 0x563
2000484e:	2330      	movs	r3, #48	; 0x30
20004850:	f88d 3562 	strb.w	r3, [sp, #1378]	; 0x562
20004854:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
20004858:	981a      	ldr	r0, [sp, #104]	; 0x68
2000485a:	991a      	ldr	r1, [sp, #104]	; 0x68
2000485c:	1ad3      	subs	r3, r2, r3
2000485e:	1818      	adds	r0, r3, r0
20004860:	931c      	str	r3, [sp, #112]	; 0x70
20004862:	2901      	cmp	r1, #1
20004864:	9010      	str	r0, [sp, #64]	; 0x40
20004866:	f340 8210 	ble.w	20004c8a <_vfprintf_r+0x18b6>
2000486a:	9810      	ldr	r0, [sp, #64]	; 0x40
2000486c:	3001      	adds	r0, #1
2000486e:	9010      	str	r0, [sp, #64]	; 0x40
20004870:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
20004874:	910c      	str	r1, [sp, #48]	; 0x30
20004876:	9817      	ldr	r0, [sp, #92]	; 0x5c
20004878:	2800      	cmp	r0, #0
2000487a:	f000 816e 	beq.w	20004b5a <_vfprintf_r+0x1786>
2000487e:	232d      	movs	r3, #45	; 0x2d
20004880:	2100      	movs	r1, #0
20004882:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
20004886:	9117      	str	r1, [sp, #92]	; 0x5c
20004888:	f7fe bf74 	b.w	20003774 <_vfprintf_r+0x3a0>
2000488c:	9a10      	ldr	r2, [sp, #64]	; 0x40
2000488e:	f04f 0c00 	mov.w	ip, #0
20004892:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20004896:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
2000489a:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
2000489e:	920c      	str	r2, [sp, #48]	; 0x30
200048a0:	f7fe bf67 	b.w	20003772 <_vfprintf_r+0x39e>
200048a4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200048a6:	f012 0f40 	tst.w	r2, #64	; 0x40
200048aa:	bf17      	itett	ne
200048ac:	980b      	ldrne	r0, [sp, #44]	; 0x2c
200048ae:	9a0b      	ldreq	r2, [sp, #44]	; 0x2c
200048b0:	9911      	ldrne	r1, [sp, #68]	; 0x44
200048b2:	f100 0a04 	addne.w	sl, r0, #4
200048b6:	bf11      	iteee	ne
200048b8:	6803      	ldrne	r3, [r0, #0]
200048ba:	f102 0a04 	addeq.w	sl, r2, #4
200048be:	6813      	ldreq	r3, [r2, #0]
200048c0:	9811      	ldreq	r0, [sp, #68]	; 0x44
200048c2:	bf14      	ite	ne
200048c4:	8019      	strhne	r1, [r3, #0]
200048c6:	6018      	streq	r0, [r3, #0]
200048c8:	f7fe bdec 	b.w	200034a4 <_vfprintf_r+0xd0>
200048cc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
200048ce:	1d13      	adds	r3, r2, #4
200048d0:	930b      	str	r3, [sp, #44]	; 0x2c
200048d2:	6811      	ldr	r1, [r2, #0]
200048d4:	2301      	movs	r3, #1
200048d6:	1e0a      	subs	r2, r1, #0
200048d8:	bf18      	it	ne
200048da:	2201      	movne	r2, #1
200048dc:	468a      	mov	sl, r1
200048de:	f04f 0b00 	mov.w	fp, #0
200048e2:	f7fe bf09 	b.w	200036f8 <_vfprintf_r+0x324>
200048e6:	980b      	ldr	r0, [sp, #44]	; 0x2c
200048e8:	1d02      	adds	r2, r0, #4
200048ea:	920b      	str	r2, [sp, #44]	; 0x2c
200048ec:	6801      	ldr	r1, [r0, #0]
200048ee:	1e0a      	subs	r2, r1, #0
200048f0:	bf18      	it	ne
200048f2:	2201      	movne	r2, #1
200048f4:	468a      	mov	sl, r1
200048f6:	f04f 0b00 	mov.w	fp, #0
200048fa:	f7fe befd 	b.w	200036f8 <_vfprintf_r+0x324>
200048fe:	f249 629c 	movw	r2, #38556	; 0x969c
20004902:	f249 6398 	movw	r3, #38552	; 0x9698
20004906:	9916      	ldr	r1, [sp, #88]	; 0x58
20004908:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000490c:	f2c2 0200 	movt	r2, #8192	; 0x2000
20004910:	2003      	movs	r0, #3
20004912:	2947      	cmp	r1, #71	; 0x47
20004914:	bfd8      	it	le
20004916:	461a      	movle	r2, r3
20004918:	9213      	str	r2, [sp, #76]	; 0x4c
2000491a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000491c:	900c      	str	r0, [sp, #48]	; 0x30
2000491e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
20004922:	f8cd b05c 	str.w	fp, [sp, #92]	; 0x5c
20004926:	920a      	str	r2, [sp, #40]	; 0x28
20004928:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
2000492c:	9010      	str	r0, [sp, #64]	; 0x40
2000492e:	f7fe bf20 	b.w	20003772 <_vfprintf_r+0x39e>
20004932:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004936:	4648      	mov	r0, r9
20004938:	4631      	mov	r1, r6
2000493a:	320c      	adds	r2, #12
2000493c:	f7fe fd3c 	bl	200033b8 <__sprint_r>
20004940:	2800      	cmp	r0, #0
20004942:	f47e ae67 	bne.w	20003614 <_vfprintf_r+0x240>
20004946:	f7fe be62 	b.w	2000360e <_vfprintf_r+0x23a>
2000494a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000494e:	4648      	mov	r0, r9
20004950:	4631      	mov	r1, r6
20004952:	320c      	adds	r2, #12
20004954:	f7fe fd30 	bl	200033b8 <__sprint_r>
20004958:	2800      	cmp	r0, #0
2000495a:	f47e ae5b 	bne.w	20003614 <_vfprintf_r+0x240>
2000495e:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20004962:	3304      	adds	r3, #4
20004964:	e66a      	b.n	2000463c <_vfprintf_r+0x1268>
20004966:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000496a:	4648      	mov	r0, r9
2000496c:	4631      	mov	r1, r6
2000496e:	320c      	adds	r2, #12
20004970:	f7fe fd22 	bl	200033b8 <__sprint_r>
20004974:	2800      	cmp	r0, #0
20004976:	f47e ae4d 	bne.w	20003614 <_vfprintf_r+0x240>
2000497a:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
2000497e:	3304      	adds	r3, #4
20004980:	e679      	b.n	20004676 <_vfprintf_r+0x12a2>
20004982:	4650      	mov	r0, sl
20004984:	2200      	movs	r2, #0
20004986:	2300      	movs	r3, #0
20004988:	4641      	mov	r1, r8
2000498a:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
2000498e:	f004 fa39 	bl	20008e04 <__aeabi_dcmpeq>
20004992:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
20004996:	2800      	cmp	r0, #0
20004998:	f47f af19 	bne.w	200047ce <_vfprintf_r+0x13fa>
2000499c:	f1cc 0301 	rsb	r3, ip, #1
200049a0:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
200049a4:	e715      	b.n	200047d2 <_vfprintf_r+0x13fe>
200049a6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
200049a8:	4252      	negs	r2, r2
200049aa:	920f      	str	r2, [sp, #60]	; 0x3c
200049ac:	f7ff b887 	b.w	20003abe <_vfprintf_r+0x6ea>
200049b0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200049b4:	4648      	mov	r0, r9
200049b6:	4631      	mov	r1, r6
200049b8:	320c      	adds	r2, #12
200049ba:	f7fe fcfd 	bl	200033b8 <__sprint_r>
200049be:	2800      	cmp	r0, #0
200049c0:	f47e ae28 	bne.w	20003614 <_vfprintf_r+0x240>
200049c4:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200049c8:	3304      	adds	r3, #4
200049ca:	f7ff ba93 	b.w	20003ef4 <_vfprintf_r+0xb20>
200049ce:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200049d2:	4648      	mov	r0, r9
200049d4:	4631      	mov	r1, r6
200049d6:	320c      	adds	r2, #12
200049d8:	f7fe fcee 	bl	200033b8 <__sprint_r>
200049dc:	2800      	cmp	r0, #0
200049de:	f47e ae19 	bne.w	20003614 <_vfprintf_r+0x240>
200049e2:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200049e6:	3304      	adds	r3, #4
200049e8:	991a      	ldr	r1, [sp, #104]	; 0x68
200049ea:	9813      	ldr	r0, [sp, #76]	; 0x4c
200049ec:	6059      	str	r1, [r3, #4]
200049ee:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200049f2:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200049f6:	6018      	str	r0, [r3, #0]
200049f8:	3201      	adds	r2, #1
200049fa:	981a      	ldr	r0, [sp, #104]	; 0x68
200049fc:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004a00:	1809      	adds	r1, r1, r0
20004a02:	2a07      	cmp	r2, #7
20004a04:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20004a08:	f73f ab46 	bgt.w	20004098 <_vfprintf_r+0xcc4>
20004a0c:	3308      	adds	r3, #8
20004a0e:	f7fe bfa8 	b.w	20003962 <_vfprintf_r+0x58e>
20004a12:	2100      	movs	r1, #0
20004a14:	9117      	str	r1, [sp, #92]	; 0x5c
20004a16:	f003 fb69 	bl	200080ec <strlen>
20004a1a:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20004a1e:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
20004a22:	9010      	str	r0, [sp, #64]	; 0x40
20004a24:	920c      	str	r2, [sp, #48]	; 0x30
20004a26:	f7fe bea4 	b.w	20003772 <_vfprintf_r+0x39e>
20004a2a:	462a      	mov	r2, r5
20004a2c:	4645      	mov	r5, r8
20004a2e:	4690      	mov	r8, r2
20004a30:	605f      	str	r7, [r3, #4]
20004a32:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004a36:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004a3a:	3201      	adds	r2, #1
20004a3c:	f8c3 8000 	str.w	r8, [r3]
20004a40:	19c9      	adds	r1, r1, r7
20004a42:	2a07      	cmp	r2, #7
20004a44:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20004a48:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004a4c:	dcbf      	bgt.n	200049ce <_vfprintf_r+0x15fa>
20004a4e:	3308      	adds	r3, #8
20004a50:	e7ca      	b.n	200049e8 <_vfprintf_r+0x1614>
20004a52:	9a18      	ldr	r2, [sp, #96]	; 0x60
20004a54:	9913      	ldr	r1, [sp, #76]	; 0x4c
20004a56:	1a51      	subs	r1, r2, r1
20004a58:	9110      	str	r1, [sp, #64]	; 0x40
20004a5a:	f7fe be82 	b.w	20003762 <_vfprintf_r+0x38e>
20004a5e:	4648      	mov	r0, r9
20004a60:	4631      	mov	r1, r6
20004a62:	f000 f949 	bl	20004cf8 <__swsetup_r>
20004a66:	2800      	cmp	r0, #0
20004a68:	f47e add8 	bne.w	2000361c <_vfprintf_r+0x248>
20004a6c:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
20004a70:	fa1f f38c 	uxth.w	r3, ip
20004a74:	f7fe bcf6 	b.w	20003464 <_vfprintf_r+0x90>
20004a78:	2f06      	cmp	r7, #6
20004a7a:	bf28      	it	cs
20004a7c:	2706      	movcs	r7, #6
20004a7e:	f249 61b4 	movw	r1, #38580	; 0x96b4
20004a82:	f2c2 0100 	movt	r1, #8192	; 0x2000
20004a86:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
20004a8a:	9710      	str	r7, [sp, #64]	; 0x40
20004a8c:	9113      	str	r1, [sp, #76]	; 0x4c
20004a8e:	920c      	str	r2, [sp, #48]	; 0x30
20004a90:	f7fe bfe8 	b.w	20003a64 <_vfprintf_r+0x690>
20004a94:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004a98:	4648      	mov	r0, r9
20004a9a:	4631      	mov	r1, r6
20004a9c:	320c      	adds	r2, #12
20004a9e:	f7fe fc8b 	bl	200033b8 <__sprint_r>
20004aa2:	2800      	cmp	r0, #0
20004aa4:	f47e adb6 	bne.w	20003614 <_vfprintf_r+0x240>
20004aa8:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20004aac:	3304      	adds	r3, #4
20004aae:	f7ff bbc8 	b.w	20004242 <_vfprintf_r+0xe6e>
20004ab2:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004ab6:	4648      	mov	r0, r9
20004ab8:	4631      	mov	r1, r6
20004aba:	320c      	adds	r2, #12
20004abc:	f7fe fc7c 	bl	200033b8 <__sprint_r>
20004ac0:	2800      	cmp	r0, #0
20004ac2:	f47e ada7 	bne.w	20003614 <_vfprintf_r+0x240>
20004ac6:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20004aca:	3304      	adds	r3, #4
20004acc:	f7ff bace 	b.w	2000406c <_vfprintf_r+0xc98>
20004ad0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004ad4:	4648      	mov	r0, r9
20004ad6:	4631      	mov	r1, r6
20004ad8:	320c      	adds	r2, #12
20004ada:	f7fe fc6d 	bl	200033b8 <__sprint_r>
20004ade:	2800      	cmp	r0, #0
20004ae0:	f47e ad98 	bne.w	20003614 <_vfprintf_r+0x240>
20004ae4:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004ae8:	3404      	adds	r4, #4
20004aea:	f7ff baa9 	b.w	20004040 <_vfprintf_r+0xc6c>
20004aee:	9710      	str	r7, [sp, #64]	; 0x40
20004af0:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
20004af4:	9017      	str	r0, [sp, #92]	; 0x5c
20004af6:	970c      	str	r7, [sp, #48]	; 0x30
20004af8:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20004afc:	f7fe be39 	b.w	20003772 <_vfprintf_r+0x39e>
20004b00:	9916      	ldr	r1, [sp, #88]	; 0x58
20004b02:	2965      	cmp	r1, #101	; 0x65
20004b04:	bf14      	ite	ne
20004b06:	2300      	movne	r3, #0
20004b08:	2301      	moveq	r3, #1
20004b0a:	2945      	cmp	r1, #69	; 0x45
20004b0c:	bf08      	it	eq
20004b0e:	f043 0301 	orreq.w	r3, r3, #1
20004b12:	2b00      	cmp	r3, #0
20004b14:	d046      	beq.n	20004ba4 <_vfprintf_r+0x17d0>
20004b16:	f107 0c01 	add.w	ip, r7, #1
20004b1a:	2302      	movs	r3, #2
20004b1c:	e621      	b.n	20004762 <_vfprintf_r+0x138e>
20004b1e:	9b16      	ldr	r3, [sp, #88]	; 0x58
20004b20:	2b65      	cmp	r3, #101	; 0x65
20004b22:	dd76      	ble.n	20004c12 <_vfprintf_r+0x183e>
20004b24:	9a16      	ldr	r2, [sp, #88]	; 0x58
20004b26:	2a66      	cmp	r2, #102	; 0x66
20004b28:	bf1c      	itt	ne
20004b2a:	f8dd 3570 	ldrne.w	r3, [sp, #1392]	; 0x570
20004b2e:	9310      	strne	r3, [sp, #64]	; 0x40
20004b30:	f000 8083 	beq.w	20004c3a <_vfprintf_r+0x1866>
20004b34:	9b1a      	ldr	r3, [sp, #104]	; 0x68
20004b36:	9810      	ldr	r0, [sp, #64]	; 0x40
20004b38:	4283      	cmp	r3, r0
20004b3a:	dc6e      	bgt.n	20004c1a <_vfprintf_r+0x1846>
20004b3c:	990a      	ldr	r1, [sp, #40]	; 0x28
20004b3e:	f011 0f01 	tst.w	r1, #1
20004b42:	f040 808e 	bne.w	20004c62 <_vfprintf_r+0x188e>
20004b46:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
20004b4a:	2367      	movs	r3, #103	; 0x67
20004b4c:	920c      	str	r2, [sp, #48]	; 0x30
20004b4e:	9316      	str	r3, [sp, #88]	; 0x58
20004b50:	e691      	b.n	20004876 <_vfprintf_r+0x14a2>
20004b52:	2700      	movs	r7, #0
20004b54:	461d      	mov	r5, r3
20004b56:	f7fe bce9 	b.w	2000352c <_vfprintf_r+0x158>
20004b5a:	9910      	ldr	r1, [sp, #64]	; 0x40
20004b5c:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20004b60:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
20004b64:	910c      	str	r1, [sp, #48]	; 0x30
20004b66:	f7fe be04 	b.w	20003772 <_vfprintf_r+0x39e>
20004b6a:	f8dd 3568 	ldr.w	r3, [sp, #1384]	; 0x568
20004b6e:	459b      	cmp	fp, r3
20004b70:	bf98      	it	ls
20004b72:	469b      	movls	fp, r3
20004b74:	f67f ae39 	bls.w	200047ea <_vfprintf_r+0x1416>
20004b78:	2230      	movs	r2, #48	; 0x30
20004b7a:	f803 2b01 	strb.w	r2, [r3], #1
20004b7e:	459b      	cmp	fp, r3
20004b80:	f8cd 3568 	str.w	r3, [sp, #1384]	; 0x568
20004b84:	d8f9      	bhi.n	20004b7a <_vfprintf_r+0x17a6>
20004b86:	e630      	b.n	200047ea <_vfprintf_r+0x1416>
20004b88:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004b8c:	4648      	mov	r0, r9
20004b8e:	4631      	mov	r1, r6
20004b90:	320c      	adds	r2, #12
20004b92:	f7fe fc11 	bl	200033b8 <__sprint_r>
20004b96:	2800      	cmp	r0, #0
20004b98:	f47e ad3c 	bne.w	20003614 <_vfprintf_r+0x240>
20004b9c:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20004ba0:	3304      	adds	r3, #4
20004ba2:	e508      	b.n	200045b6 <_vfprintf_r+0x11e2>
20004ba4:	46bc      	mov	ip, r7
20004ba6:	3302      	adds	r3, #2
20004ba8:	e5db      	b.n	20004762 <_vfprintf_r+0x138e>
20004baa:	3707      	adds	r7, #7
20004bac:	e5b9      	b.n	20004722 <_vfprintf_r+0x134e>
20004bae:	f246 6c67 	movw	ip, #26215	; 0x6667
20004bb2:	f50d 6190 	add.w	r1, sp, #1152	; 0x480
20004bb6:	3103      	adds	r1, #3
20004bb8:	f2c6 6c66 	movt	ip, #26214	; 0x6666
20004bbc:	fb8c 2003 	smull	r2, r0, ip, r3
20004bc0:	17da      	asrs	r2, r3, #31
20004bc2:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
20004bc6:	eb02 0082 	add.w	r0, r2, r2, lsl #2
20004bca:	eba3 0040 	sub.w	r0, r3, r0, lsl #1
20004bce:	4613      	mov	r3, r2
20004bd0:	3030      	adds	r0, #48	; 0x30
20004bd2:	2a09      	cmp	r2, #9
20004bd4:	f801 0d01 	strb.w	r0, [r1, #-1]!
20004bd8:	dcf0      	bgt.n	20004bbc <_vfprintf_r+0x17e8>
20004bda:	3330      	adds	r3, #48	; 0x30
20004bdc:	1e48      	subs	r0, r1, #1
20004bde:	b2da      	uxtb	r2, r3
20004be0:	f801 2c01 	strb.w	r2, [r1, #-1]
20004be4:	9b07      	ldr	r3, [sp, #28]
20004be6:	4283      	cmp	r3, r0
20004be8:	d96a      	bls.n	20004cc0 <_vfprintf_r+0x18ec>
20004bea:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
20004bee:	3303      	adds	r3, #3
20004bf0:	e001      	b.n	20004bf6 <_vfprintf_r+0x1822>
20004bf2:	f811 2b01 	ldrb.w	r2, [r1], #1
20004bf6:	f803 2c01 	strb.w	r2, [r3, #-1]
20004bfa:	461a      	mov	r2, r3
20004bfc:	f8dd c01c 	ldr.w	ip, [sp, #28]
20004c00:	3301      	adds	r3, #1
20004c02:	458c      	cmp	ip, r1
20004c04:	d8f5      	bhi.n	20004bf2 <_vfprintf_r+0x181e>
20004c06:	e625      	b.n	20004854 <_vfprintf_r+0x1480>
20004c08:	222d      	movs	r2, #45	; 0x2d
20004c0a:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
20004c0e:	9217      	str	r2, [sp, #92]	; 0x5c
20004c10:	e598      	b.n	20004744 <_vfprintf_r+0x1370>
20004c12:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
20004c16:	9010      	str	r0, [sp, #64]	; 0x40
20004c18:	e603      	b.n	20004822 <_vfprintf_r+0x144e>
20004c1a:	9b10      	ldr	r3, [sp, #64]	; 0x40
20004c1c:	991a      	ldr	r1, [sp, #104]	; 0x68
20004c1e:	2b00      	cmp	r3, #0
20004c20:	bfda      	itte	le
20004c22:	9810      	ldrle	r0, [sp, #64]	; 0x40
20004c24:	f1c0 0302 	rsble	r3, r0, #2
20004c28:	2301      	movgt	r3, #1
20004c2a:	185b      	adds	r3, r3, r1
20004c2c:	2267      	movs	r2, #103	; 0x67
20004c2e:	9310      	str	r3, [sp, #64]	; 0x40
20004c30:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
20004c34:	9216      	str	r2, [sp, #88]	; 0x58
20004c36:	930c      	str	r3, [sp, #48]	; 0x30
20004c38:	e61d      	b.n	20004876 <_vfprintf_r+0x14a2>
20004c3a:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
20004c3e:	2800      	cmp	r0, #0
20004c40:	9010      	str	r0, [sp, #64]	; 0x40
20004c42:	dd31      	ble.n	20004ca8 <_vfprintf_r+0x18d4>
20004c44:	b91f      	cbnz	r7, 20004c4e <_vfprintf_r+0x187a>
20004c46:	990a      	ldr	r1, [sp, #40]	; 0x28
20004c48:	f011 0f01 	tst.w	r1, #1
20004c4c:	d00e      	beq.n	20004c6c <_vfprintf_r+0x1898>
20004c4e:	9810      	ldr	r0, [sp, #64]	; 0x40
20004c50:	2166      	movs	r1, #102	; 0x66
20004c52:	9116      	str	r1, [sp, #88]	; 0x58
20004c54:	1c43      	adds	r3, r0, #1
20004c56:	19db      	adds	r3, r3, r7
20004c58:	9310      	str	r3, [sp, #64]	; 0x40
20004c5a:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
20004c5e:	920c      	str	r2, [sp, #48]	; 0x30
20004c60:	e609      	b.n	20004876 <_vfprintf_r+0x14a2>
20004c62:	9810      	ldr	r0, [sp, #64]	; 0x40
20004c64:	2167      	movs	r1, #103	; 0x67
20004c66:	9116      	str	r1, [sp, #88]	; 0x58
20004c68:	3001      	adds	r0, #1
20004c6a:	9010      	str	r0, [sp, #64]	; 0x40
20004c6c:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
20004c70:	920c      	str	r2, [sp, #48]	; 0x30
20004c72:	e600      	b.n	20004876 <_vfprintf_r+0x14a2>
20004c74:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004c76:	781a      	ldrb	r2, [r3, #0]
20004c78:	680f      	ldr	r7, [r1, #0]
20004c7a:	3104      	adds	r1, #4
20004c7c:	910b      	str	r1, [sp, #44]	; 0x2c
20004c7e:	2f00      	cmp	r7, #0
20004c80:	bfb8      	it	lt
20004c82:	f04f 37ff 	movlt.w	r7, #4294967295
20004c86:	f7fe bc50 	b.w	2000352a <_vfprintf_r+0x156>
20004c8a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20004c8c:	f012 0f01 	tst.w	r2, #1
20004c90:	bf04      	itt	eq
20004c92:	ea20 73e0 	biceq.w	r3, r0, r0, asr #31
20004c96:	930c      	streq	r3, [sp, #48]	; 0x30
20004c98:	f43f aded 	beq.w	20004876 <_vfprintf_r+0x14a2>
20004c9c:	e5e5      	b.n	2000486a <_vfprintf_r+0x1496>
20004c9e:	222d      	movs	r2, #45	; 0x2d
20004ca0:	425b      	negs	r3, r3
20004ca2:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
20004ca6:	e5c9      	b.n	2000483c <_vfprintf_r+0x1468>
20004ca8:	b977      	cbnz	r7, 20004cc8 <_vfprintf_r+0x18f4>
20004caa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004cac:	f013 0f01 	tst.w	r3, #1
20004cb0:	d10a      	bne.n	20004cc8 <_vfprintf_r+0x18f4>
20004cb2:	f04f 0c01 	mov.w	ip, #1
20004cb6:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
20004cba:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
20004cbe:	e5da      	b.n	20004876 <_vfprintf_r+0x14a2>
20004cc0:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
20004cc4:	3202      	adds	r2, #2
20004cc6:	e5c5      	b.n	20004854 <_vfprintf_r+0x1480>
20004cc8:	3702      	adds	r7, #2
20004cca:	2166      	movs	r1, #102	; 0x66
20004ccc:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
20004cd0:	9710      	str	r7, [sp, #64]	; 0x40
20004cd2:	9116      	str	r1, [sp, #88]	; 0x58
20004cd4:	920c      	str	r2, [sp, #48]	; 0x30
20004cd6:	e5ce      	b.n	20004876 <_vfprintf_r+0x14a2>
20004cd8:	2000966c 	.word	0x2000966c

20004cdc <vfprintf>:
20004cdc:	b410      	push	{r4}
20004cde:	f649 04e4 	movw	r4, #39140	; 0x98e4
20004ce2:	f2c2 0400 	movt	r4, #8192	; 0x2000
20004ce6:	468c      	mov	ip, r1
20004ce8:	4613      	mov	r3, r2
20004cea:	4601      	mov	r1, r0
20004cec:	4662      	mov	r2, ip
20004cee:	6820      	ldr	r0, [r4, #0]
20004cf0:	bc10      	pop	{r4}
20004cf2:	f7fe bb6f 	b.w	200033d4 <_vfprintf_r>
20004cf6:	bf00      	nop

20004cf8 <__swsetup_r>:
20004cf8:	b570      	push	{r4, r5, r6, lr}
20004cfa:	f649 05e4 	movw	r5, #39140	; 0x98e4
20004cfe:	f2c2 0500 	movt	r5, #8192	; 0x2000
20004d02:	4606      	mov	r6, r0
20004d04:	460c      	mov	r4, r1
20004d06:	6828      	ldr	r0, [r5, #0]
20004d08:	b110      	cbz	r0, 20004d10 <__swsetup_r+0x18>
20004d0a:	6983      	ldr	r3, [r0, #24]
20004d0c:	2b00      	cmp	r3, #0
20004d0e:	d036      	beq.n	20004d7e <__swsetup_r+0x86>
20004d10:	f249 63d0 	movw	r3, #38608	; 0x96d0
20004d14:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004d18:	429c      	cmp	r4, r3
20004d1a:	d038      	beq.n	20004d8e <__swsetup_r+0x96>
20004d1c:	f249 63f0 	movw	r3, #38640	; 0x96f0
20004d20:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004d24:	429c      	cmp	r4, r3
20004d26:	d041      	beq.n	20004dac <__swsetup_r+0xb4>
20004d28:	f249 7310 	movw	r3, #38672	; 0x9710
20004d2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004d30:	429c      	cmp	r4, r3
20004d32:	bf04      	itt	eq
20004d34:	682b      	ldreq	r3, [r5, #0]
20004d36:	68dc      	ldreq	r4, [r3, #12]
20004d38:	89a2      	ldrh	r2, [r4, #12]
20004d3a:	4611      	mov	r1, r2
20004d3c:	b293      	uxth	r3, r2
20004d3e:	f013 0f08 	tst.w	r3, #8
20004d42:	4618      	mov	r0, r3
20004d44:	bf18      	it	ne
20004d46:	6922      	ldrne	r2, [r4, #16]
20004d48:	d033      	beq.n	20004db2 <__swsetup_r+0xba>
20004d4a:	b31a      	cbz	r2, 20004d94 <__swsetup_r+0x9c>
20004d4c:	f013 0101 	ands.w	r1, r3, #1
20004d50:	d007      	beq.n	20004d62 <__swsetup_r+0x6a>
20004d52:	6963      	ldr	r3, [r4, #20]
20004d54:	2100      	movs	r1, #0
20004d56:	60a1      	str	r1, [r4, #8]
20004d58:	425b      	negs	r3, r3
20004d5a:	61a3      	str	r3, [r4, #24]
20004d5c:	b142      	cbz	r2, 20004d70 <__swsetup_r+0x78>
20004d5e:	2000      	movs	r0, #0
20004d60:	bd70      	pop	{r4, r5, r6, pc}
20004d62:	f013 0f02 	tst.w	r3, #2
20004d66:	bf08      	it	eq
20004d68:	6961      	ldreq	r1, [r4, #20]
20004d6a:	60a1      	str	r1, [r4, #8]
20004d6c:	2a00      	cmp	r2, #0
20004d6e:	d1f6      	bne.n	20004d5e <__swsetup_r+0x66>
20004d70:	89a3      	ldrh	r3, [r4, #12]
20004d72:	f013 0f80 	tst.w	r3, #128	; 0x80
20004d76:	d0f2      	beq.n	20004d5e <__swsetup_r+0x66>
20004d78:	f04f 30ff 	mov.w	r0, #4294967295
20004d7c:	bd70      	pop	{r4, r5, r6, pc}
20004d7e:	f001 f98b 	bl	20006098 <__sinit>
20004d82:	f249 63d0 	movw	r3, #38608	; 0x96d0
20004d86:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004d8a:	429c      	cmp	r4, r3
20004d8c:	d1c6      	bne.n	20004d1c <__swsetup_r+0x24>
20004d8e:	682b      	ldr	r3, [r5, #0]
20004d90:	685c      	ldr	r4, [r3, #4]
20004d92:	e7d1      	b.n	20004d38 <__swsetup_r+0x40>
20004d94:	f403 7120 	and.w	r1, r3, #640	; 0x280
20004d98:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
20004d9c:	d0d6      	beq.n	20004d4c <__swsetup_r+0x54>
20004d9e:	4630      	mov	r0, r6
20004da0:	4621      	mov	r1, r4
20004da2:	f001 fd01 	bl	200067a8 <__smakebuf_r>
20004da6:	89a3      	ldrh	r3, [r4, #12]
20004da8:	6922      	ldr	r2, [r4, #16]
20004daa:	e7cf      	b.n	20004d4c <__swsetup_r+0x54>
20004dac:	682b      	ldr	r3, [r5, #0]
20004dae:	689c      	ldr	r4, [r3, #8]
20004db0:	e7c2      	b.n	20004d38 <__swsetup_r+0x40>
20004db2:	f013 0f10 	tst.w	r3, #16
20004db6:	d0df      	beq.n	20004d78 <__swsetup_r+0x80>
20004db8:	f013 0f04 	tst.w	r3, #4
20004dbc:	bf08      	it	eq
20004dbe:	6922      	ldreq	r2, [r4, #16]
20004dc0:	d017      	beq.n	20004df2 <__swsetup_r+0xfa>
20004dc2:	6b61      	ldr	r1, [r4, #52]	; 0x34
20004dc4:	b151      	cbz	r1, 20004ddc <__swsetup_r+0xe4>
20004dc6:	f104 0344 	add.w	r3, r4, #68	; 0x44
20004dca:	4299      	cmp	r1, r3
20004dcc:	d003      	beq.n	20004dd6 <__swsetup_r+0xde>
20004dce:	4630      	mov	r0, r6
20004dd0:	f001 f9e6 	bl	200061a0 <_free_r>
20004dd4:	89a2      	ldrh	r2, [r4, #12]
20004dd6:	b290      	uxth	r0, r2
20004dd8:	2300      	movs	r3, #0
20004dda:	6363      	str	r3, [r4, #52]	; 0x34
20004ddc:	6922      	ldr	r2, [r4, #16]
20004dde:	f64f 71db 	movw	r1, #65499	; 0xffdb
20004de2:	f2c0 0100 	movt	r1, #0
20004de6:	2300      	movs	r3, #0
20004de8:	ea00 0101 	and.w	r1, r0, r1
20004dec:	6063      	str	r3, [r4, #4]
20004dee:	81a1      	strh	r1, [r4, #12]
20004df0:	6022      	str	r2, [r4, #0]
20004df2:	f041 0308 	orr.w	r3, r1, #8
20004df6:	81a3      	strh	r3, [r4, #12]
20004df8:	b29b      	uxth	r3, r3
20004dfa:	e7a6      	b.n	20004d4a <__swsetup_r+0x52>
20004dfc:	0000      	lsls	r0, r0, #0
	...

20004e00 <quorem>:
20004e00:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
20004e04:	6903      	ldr	r3, [r0, #16]
20004e06:	690e      	ldr	r6, [r1, #16]
20004e08:	4682      	mov	sl, r0
20004e0a:	4689      	mov	r9, r1
20004e0c:	429e      	cmp	r6, r3
20004e0e:	f300 8083 	bgt.w	20004f18 <quorem+0x118>
20004e12:	1cf2      	adds	r2, r6, #3
20004e14:	f101 0514 	add.w	r5, r1, #20
20004e18:	f100 0414 	add.w	r4, r0, #20
20004e1c:	3e01      	subs	r6, #1
20004e1e:	0092      	lsls	r2, r2, #2
20004e20:	188b      	adds	r3, r1, r2
20004e22:	1812      	adds	r2, r2, r0
20004e24:	f103 0804 	add.w	r8, r3, #4
20004e28:	6859      	ldr	r1, [r3, #4]
20004e2a:	6850      	ldr	r0, [r2, #4]
20004e2c:	3101      	adds	r1, #1
20004e2e:	f003 fa8b 	bl	20008348 <__aeabi_uidiv>
20004e32:	4607      	mov	r7, r0
20004e34:	2800      	cmp	r0, #0
20004e36:	d039      	beq.n	20004eac <quorem+0xac>
20004e38:	2300      	movs	r3, #0
20004e3a:	469c      	mov	ip, r3
20004e3c:	461a      	mov	r2, r3
20004e3e:	58e9      	ldr	r1, [r5, r3]
20004e40:	58e0      	ldr	r0, [r4, r3]
20004e42:	fa1f fe81 	uxth.w	lr, r1
20004e46:	ea4f 4b11 	mov.w	fp, r1, lsr #16
20004e4a:	b281      	uxth	r1, r0
20004e4c:	fb0e ce07 	mla	lr, lr, r7, ip
20004e50:	1851      	adds	r1, r2, r1
20004e52:	fb0b fc07 	mul.w	ip, fp, r7
20004e56:	eb0c 4c1e 	add.w	ip, ip, lr, lsr #16
20004e5a:	fa1f fe8e 	uxth.w	lr, lr
20004e5e:	ebce 0101 	rsb	r1, lr, r1
20004e62:	fa1f f28c 	uxth.w	r2, ip
20004e66:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
20004e6a:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
20004e6e:	fa1f fe81 	uxth.w	lr, r1
20004e72:	eb02 4221 	add.w	r2, r2, r1, asr #16
20004e76:	ea4e 4102 	orr.w	r1, lr, r2, lsl #16
20004e7a:	50e1      	str	r1, [r4, r3]
20004e7c:	3304      	adds	r3, #4
20004e7e:	1412      	asrs	r2, r2, #16
20004e80:	1959      	adds	r1, r3, r5
20004e82:	4588      	cmp	r8, r1
20004e84:	d2db      	bcs.n	20004e3e <quorem+0x3e>
20004e86:	1d32      	adds	r2, r6, #4
20004e88:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
20004e8c:	6859      	ldr	r1, [r3, #4]
20004e8e:	b969      	cbnz	r1, 20004eac <quorem+0xac>
20004e90:	429c      	cmp	r4, r3
20004e92:	d209      	bcs.n	20004ea8 <quorem+0xa8>
20004e94:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
20004e98:	b112      	cbz	r2, 20004ea0 <quorem+0xa0>
20004e9a:	e005      	b.n	20004ea8 <quorem+0xa8>
20004e9c:	681a      	ldr	r2, [r3, #0]
20004e9e:	b91a      	cbnz	r2, 20004ea8 <quorem+0xa8>
20004ea0:	3b04      	subs	r3, #4
20004ea2:	3e01      	subs	r6, #1
20004ea4:	429c      	cmp	r4, r3
20004ea6:	d3f9      	bcc.n	20004e9c <quorem+0x9c>
20004ea8:	f8ca 6010 	str.w	r6, [sl, #16]
20004eac:	4649      	mov	r1, r9
20004eae:	4650      	mov	r0, sl
20004eb0:	f002 f97e 	bl	200071b0 <__mcmp>
20004eb4:	2800      	cmp	r0, #0
20004eb6:	db2c      	blt.n	20004f12 <quorem+0x112>
20004eb8:	2300      	movs	r3, #0
20004eba:	3701      	adds	r7, #1
20004ebc:	469c      	mov	ip, r3
20004ebe:	58ea      	ldr	r2, [r5, r3]
20004ec0:	58e0      	ldr	r0, [r4, r3]
20004ec2:	b291      	uxth	r1, r2
20004ec4:	0c12      	lsrs	r2, r2, #16
20004ec6:	fa1f f980 	uxth.w	r9, r0
20004eca:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
20004ece:	ebc1 0109 	rsb	r1, r1, r9
20004ed2:	4461      	add	r1, ip
20004ed4:	eb02 4221 	add.w	r2, r2, r1, asr #16
20004ed8:	b289      	uxth	r1, r1
20004eda:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
20004ede:	50e1      	str	r1, [r4, r3]
20004ee0:	3304      	adds	r3, #4
20004ee2:	ea4f 4c22 	mov.w	ip, r2, asr #16
20004ee6:	195a      	adds	r2, r3, r5
20004ee8:	4590      	cmp	r8, r2
20004eea:	d2e8      	bcs.n	20004ebe <quorem+0xbe>
20004eec:	1d32      	adds	r2, r6, #4
20004eee:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
20004ef2:	6859      	ldr	r1, [r3, #4]
20004ef4:	b969      	cbnz	r1, 20004f12 <quorem+0x112>
20004ef6:	429c      	cmp	r4, r3
20004ef8:	d209      	bcs.n	20004f0e <quorem+0x10e>
20004efa:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
20004efe:	b112      	cbz	r2, 20004f06 <quorem+0x106>
20004f00:	e005      	b.n	20004f0e <quorem+0x10e>
20004f02:	681a      	ldr	r2, [r3, #0]
20004f04:	b91a      	cbnz	r2, 20004f0e <quorem+0x10e>
20004f06:	3b04      	subs	r3, #4
20004f08:	3e01      	subs	r6, #1
20004f0a:	429c      	cmp	r4, r3
20004f0c:	d3f9      	bcc.n	20004f02 <quorem+0x102>
20004f0e:	f8ca 6010 	str.w	r6, [sl, #16]
20004f12:	4638      	mov	r0, r7
20004f14:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20004f18:	2000      	movs	r0, #0
20004f1a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20004f1e:	bf00      	nop

20004f20 <_dtoa_r>:
20004f20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20004f24:	6a46      	ldr	r6, [r0, #36]	; 0x24
20004f26:	b0a1      	sub	sp, #132	; 0x84
20004f28:	4604      	mov	r4, r0
20004f2a:	4690      	mov	r8, r2
20004f2c:	4699      	mov	r9, r3
20004f2e:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
20004f30:	2e00      	cmp	r6, #0
20004f32:	f000 8423 	beq.w	2000577c <_dtoa_r+0x85c>
20004f36:	6832      	ldr	r2, [r6, #0]
20004f38:	b182      	cbz	r2, 20004f5c <_dtoa_r+0x3c>
20004f3a:	6a61      	ldr	r1, [r4, #36]	; 0x24
20004f3c:	f04f 0c01 	mov.w	ip, #1
20004f40:	6876      	ldr	r6, [r6, #4]
20004f42:	4620      	mov	r0, r4
20004f44:	680b      	ldr	r3, [r1, #0]
20004f46:	6056      	str	r6, [r2, #4]
20004f48:	684a      	ldr	r2, [r1, #4]
20004f4a:	4619      	mov	r1, r3
20004f4c:	fa0c f202 	lsl.w	r2, ip, r2
20004f50:	609a      	str	r2, [r3, #8]
20004f52:	f002 fa67 	bl	20007424 <_Bfree>
20004f56:	6a63      	ldr	r3, [r4, #36]	; 0x24
20004f58:	2200      	movs	r2, #0
20004f5a:	601a      	str	r2, [r3, #0]
20004f5c:	f1b9 0600 	subs.w	r6, r9, #0
20004f60:	db38      	blt.n	20004fd4 <_dtoa_r+0xb4>
20004f62:	2300      	movs	r3, #0
20004f64:	602b      	str	r3, [r5, #0]
20004f66:	f240 0300 	movw	r3, #0
20004f6a:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
20004f6e:	461a      	mov	r2, r3
20004f70:	ea06 0303 	and.w	r3, r6, r3
20004f74:	4293      	cmp	r3, r2
20004f76:	d017      	beq.n	20004fa8 <_dtoa_r+0x88>
20004f78:	2200      	movs	r2, #0
20004f7a:	2300      	movs	r3, #0
20004f7c:	4640      	mov	r0, r8
20004f7e:	4649      	mov	r1, r9
20004f80:	e9cd 8906 	strd	r8, r9, [sp, #24]
20004f84:	f003 ff3e 	bl	20008e04 <__aeabi_dcmpeq>
20004f88:	2800      	cmp	r0, #0
20004f8a:	d029      	beq.n	20004fe0 <_dtoa_r+0xc0>
20004f8c:	982c      	ldr	r0, [sp, #176]	; 0xb0
20004f8e:	2301      	movs	r3, #1
20004f90:	992e      	ldr	r1, [sp, #184]	; 0xb8
20004f92:	6003      	str	r3, [r0, #0]
20004f94:	2900      	cmp	r1, #0
20004f96:	f000 80d0 	beq.w	2000513a <_dtoa_r+0x21a>
20004f9a:	4b79      	ldr	r3, [pc, #484]	; (20005180 <_dtoa_r+0x260>)
20004f9c:	1e58      	subs	r0, r3, #1
20004f9e:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
20004fa0:	6013      	str	r3, [r2, #0]
20004fa2:	b021      	add	sp, #132	; 0x84
20004fa4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20004fa8:	982c      	ldr	r0, [sp, #176]	; 0xb0
20004faa:	f242 730f 	movw	r3, #9999	; 0x270f
20004fae:	6003      	str	r3, [r0, #0]
20004fb0:	f1b8 0f00 	cmp.w	r8, #0
20004fb4:	f000 8095 	beq.w	200050e2 <_dtoa_r+0x1c2>
20004fb8:	f249 60cc 	movw	r0, #38604	; 0x96cc
20004fbc:	f2c2 0000 	movt	r0, #8192	; 0x2000
20004fc0:	992e      	ldr	r1, [sp, #184]	; 0xb8
20004fc2:	2900      	cmp	r1, #0
20004fc4:	d0ed      	beq.n	20004fa2 <_dtoa_r+0x82>
20004fc6:	78c2      	ldrb	r2, [r0, #3]
20004fc8:	1cc3      	adds	r3, r0, #3
20004fca:	2a00      	cmp	r2, #0
20004fcc:	d0e7      	beq.n	20004f9e <_dtoa_r+0x7e>
20004fce:	f100 0308 	add.w	r3, r0, #8
20004fd2:	e7e4      	b.n	20004f9e <_dtoa_r+0x7e>
20004fd4:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
20004fd8:	2301      	movs	r3, #1
20004fda:	46b1      	mov	r9, r6
20004fdc:	602b      	str	r3, [r5, #0]
20004fde:	e7c2      	b.n	20004f66 <_dtoa_r+0x46>
20004fe0:	4620      	mov	r0, r4
20004fe2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
20004fe6:	a91e      	add	r1, sp, #120	; 0x78
20004fe8:	9100      	str	r1, [sp, #0]
20004fea:	a91f      	add	r1, sp, #124	; 0x7c
20004fec:	9101      	str	r1, [sp, #4]
20004fee:	f002 fa6b 	bl	200074c8 <__d2b>
20004ff2:	f3c6 550a 	ubfx	r5, r6, #20, #11
20004ff6:	4683      	mov	fp, r0
20004ff8:	2d00      	cmp	r5, #0
20004ffa:	d07e      	beq.n	200050fa <_dtoa_r+0x1da>
20004ffc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20005000:	f5a5 757e 	sub.w	r5, r5, #1016	; 0x3f8
20005004:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
20005006:	3d07      	subs	r5, #7
20005008:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
2000500c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20005010:	f043 517e 	orr.w	r1, r3, #1065353216	; 0x3f800000
20005014:	2300      	movs	r3, #0
20005016:	f441 01e0 	orr.w	r1, r1, #7340032	; 0x700000
2000501a:	9319      	str	r3, [sp, #100]	; 0x64
2000501c:	f240 0300 	movw	r3, #0
20005020:	2200      	movs	r2, #0
20005022:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
20005026:	f003 fad1 	bl	200085cc <__aeabi_dsub>
2000502a:	a34f      	add	r3, pc, #316	; (adr r3, 20005168 <_dtoa_r+0x248>)
2000502c:	e9d3 2300 	ldrd	r2, r3, [r3]
20005030:	f003 fc80 	bl	20008934 <__aeabi_dmul>
20005034:	a34e      	add	r3, pc, #312	; (adr r3, 20005170 <_dtoa_r+0x250>)
20005036:	e9d3 2300 	ldrd	r2, r3, [r3]
2000503a:	f003 fac9 	bl	200085d0 <__adddf3>
2000503e:	e9cd 0108 	strd	r0, r1, [sp, #32]
20005042:	4628      	mov	r0, r5
20005044:	f003 fc10 	bl	20008868 <__aeabi_i2d>
20005048:	a34b      	add	r3, pc, #300	; (adr r3, 20005178 <_dtoa_r+0x258>)
2000504a:	e9d3 2300 	ldrd	r2, r3, [r3]
2000504e:	f003 fc71 	bl	20008934 <__aeabi_dmul>
20005052:	4602      	mov	r2, r0
20005054:	460b      	mov	r3, r1
20005056:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
2000505a:	f003 fab9 	bl	200085d0 <__adddf3>
2000505e:	e9cd 0108 	strd	r0, r1, [sp, #32]
20005062:	f003 ff01 	bl	20008e68 <__aeabi_d2iz>
20005066:	2200      	movs	r2, #0
20005068:	2300      	movs	r3, #0
2000506a:	4606      	mov	r6, r0
2000506c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
20005070:	f003 fed2 	bl	20008e18 <__aeabi_dcmplt>
20005074:	b140      	cbz	r0, 20005088 <_dtoa_r+0x168>
20005076:	4630      	mov	r0, r6
20005078:	f003 fbf6 	bl	20008868 <__aeabi_i2d>
2000507c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
20005080:	f003 fec0 	bl	20008e04 <__aeabi_dcmpeq>
20005084:	b900      	cbnz	r0, 20005088 <_dtoa_r+0x168>
20005086:	3e01      	subs	r6, #1
20005088:	2e16      	cmp	r6, #22
2000508a:	d95b      	bls.n	20005144 <_dtoa_r+0x224>
2000508c:	2301      	movs	r3, #1
2000508e:	9318      	str	r3, [sp, #96]	; 0x60
20005090:	3f01      	subs	r7, #1
20005092:	ebb7 0a05 	subs.w	sl, r7, r5
20005096:	bf42      	ittt	mi
20005098:	f1ca 0a00 	rsbmi	sl, sl, #0
2000509c:	f8cd a03c 	strmi.w	sl, [sp, #60]	; 0x3c
200050a0:	f04f 0a00 	movmi.w	sl, #0
200050a4:	d401      	bmi.n	200050aa <_dtoa_r+0x18a>
200050a6:	2200      	movs	r2, #0
200050a8:	920f      	str	r2, [sp, #60]	; 0x3c
200050aa:	2e00      	cmp	r6, #0
200050ac:	f2c0 8371 	blt.w	20005792 <_dtoa_r+0x872>
200050b0:	44b2      	add	sl, r6
200050b2:	2300      	movs	r3, #0
200050b4:	9617      	str	r6, [sp, #92]	; 0x5c
200050b6:	9315      	str	r3, [sp, #84]	; 0x54
200050b8:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
200050ba:	2b09      	cmp	r3, #9
200050bc:	d862      	bhi.n	20005184 <_dtoa_r+0x264>
200050be:	2b05      	cmp	r3, #5
200050c0:	f340 8677 	ble.w	20005db2 <_dtoa_r+0xe92>
200050c4:	982a      	ldr	r0, [sp, #168]	; 0xa8
200050c6:	2700      	movs	r7, #0
200050c8:	3804      	subs	r0, #4
200050ca:	902a      	str	r0, [sp, #168]	; 0xa8
200050cc:	992a      	ldr	r1, [sp, #168]	; 0xa8
200050ce:	1e8b      	subs	r3, r1, #2
200050d0:	2b03      	cmp	r3, #3
200050d2:	f200 83dd 	bhi.w	20005890 <_dtoa_r+0x970>
200050d6:	e8df f013 	tbh	[pc, r3, lsl #1]
200050da:	03a5      	.short	0x03a5
200050dc:	03d503d8 	.word	0x03d503d8
200050e0:	03c4      	.short	0x03c4
200050e2:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
200050e6:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
200050ea:	2e00      	cmp	r6, #0
200050ec:	f47f af64 	bne.w	20004fb8 <_dtoa_r+0x98>
200050f0:	f249 60c0 	movw	r0, #38592	; 0x96c0
200050f4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200050f8:	e762      	b.n	20004fc0 <_dtoa_r+0xa0>
200050fa:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
200050fc:	9b1e      	ldr	r3, [sp, #120]	; 0x78
200050fe:	18fb      	adds	r3, r7, r3
20005100:	f503 6386 	add.w	r3, r3, #1072	; 0x430
20005104:	1c9d      	adds	r5, r3, #2
20005106:	2d20      	cmp	r5, #32
20005108:	bfdc      	itt	le
2000510a:	f1c5 0020 	rsble	r0, r5, #32
2000510e:	fa08 f000 	lslle.w	r0, r8, r0
20005112:	dd08      	ble.n	20005126 <_dtoa_r+0x206>
20005114:	3b1e      	subs	r3, #30
20005116:	f1c5 0240 	rsb	r2, r5, #64	; 0x40
2000511a:	fa16 f202 	lsls.w	r2, r6, r2
2000511e:	fa28 f303 	lsr.w	r3, r8, r3
20005122:	ea42 0003 	orr.w	r0, r2, r3
20005126:	f003 fb8f 	bl	20008848 <__aeabi_ui2d>
2000512a:	f5a5 6586 	sub.w	r5, r5, #1072	; 0x430
2000512e:	2201      	movs	r2, #1
20005130:	3d03      	subs	r5, #3
20005132:	9219      	str	r2, [sp, #100]	; 0x64
20005134:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
20005138:	e770      	b.n	2000501c <_dtoa_r+0xfc>
2000513a:	f249 60bc 	movw	r0, #38588	; 0x96bc
2000513e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20005142:	e72e      	b.n	20004fa2 <_dtoa_r+0x82>
20005144:	f249 7378 	movw	r3, #38776	; 0x9778
20005148:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
2000514c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005150:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
20005154:	e9d3 2300 	ldrd	r2, r3, [r3]
20005158:	f003 fe5e 	bl	20008e18 <__aeabi_dcmplt>
2000515c:	2800      	cmp	r0, #0
2000515e:	f040 8320 	bne.w	200057a2 <_dtoa_r+0x882>
20005162:	9018      	str	r0, [sp, #96]	; 0x60
20005164:	e794      	b.n	20005090 <_dtoa_r+0x170>
20005166:	bf00      	nop
20005168:	636f4361 	.word	0x636f4361
2000516c:	3fd287a7 	.word	0x3fd287a7
20005170:	8b60c8b3 	.word	0x8b60c8b3
20005174:	3fc68a28 	.word	0x3fc68a28
20005178:	509f79fb 	.word	0x509f79fb
2000517c:	3fd34413 	.word	0x3fd34413
20005180:	200096bd 	.word	0x200096bd
20005184:	2300      	movs	r3, #0
20005186:	f04f 30ff 	mov.w	r0, #4294967295
2000518a:	461f      	mov	r7, r3
2000518c:	2101      	movs	r1, #1
2000518e:	932a      	str	r3, [sp, #168]	; 0xa8
20005190:	9011      	str	r0, [sp, #68]	; 0x44
20005192:	9116      	str	r1, [sp, #88]	; 0x58
20005194:	9008      	str	r0, [sp, #32]
20005196:	932b      	str	r3, [sp, #172]	; 0xac
20005198:	6a65      	ldr	r5, [r4, #36]	; 0x24
2000519a:	2300      	movs	r3, #0
2000519c:	606b      	str	r3, [r5, #4]
2000519e:	4620      	mov	r0, r4
200051a0:	6869      	ldr	r1, [r5, #4]
200051a2:	f002 f95b 	bl	2000745c <_Balloc>
200051a6:	6a63      	ldr	r3, [r4, #36]	; 0x24
200051a8:	6028      	str	r0, [r5, #0]
200051aa:	681b      	ldr	r3, [r3, #0]
200051ac:	9310      	str	r3, [sp, #64]	; 0x40
200051ae:	2f00      	cmp	r7, #0
200051b0:	f000 815b 	beq.w	2000546a <_dtoa_r+0x54a>
200051b4:	2e00      	cmp	r6, #0
200051b6:	f340 842a 	ble.w	20005a0e <_dtoa_r+0xaee>
200051ba:	f249 7378 	movw	r3, #38776	; 0x9778
200051be:	f006 020f 	and.w	r2, r6, #15
200051c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200051c6:	1135      	asrs	r5, r6, #4
200051c8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
200051cc:	f015 0f10 	tst.w	r5, #16
200051d0:	e9d3 0100 	ldrd	r0, r1, [r3]
200051d4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200051d8:	f000 82e7 	beq.w	200057aa <_dtoa_r+0x88a>
200051dc:	f649 0350 	movw	r3, #38992	; 0x9850
200051e0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
200051e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200051e8:	f005 050f 	and.w	r5, r5, #15
200051ec:	f04f 0803 	mov.w	r8, #3
200051f0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
200051f4:	f003 fcc8 	bl	20008b88 <__aeabi_ddiv>
200051f8:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
200051fc:	b1bd      	cbz	r5, 2000522e <_dtoa_r+0x30e>
200051fe:	f649 0750 	movw	r7, #38992	; 0x9850
20005202:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20005206:	f2c2 0700 	movt	r7, #8192	; 0x2000
2000520a:	f015 0f01 	tst.w	r5, #1
2000520e:	4610      	mov	r0, r2
20005210:	4619      	mov	r1, r3
20005212:	d007      	beq.n	20005224 <_dtoa_r+0x304>
20005214:	e9d7 2300 	ldrd	r2, r3, [r7]
20005218:	f108 0801 	add.w	r8, r8, #1
2000521c:	f003 fb8a 	bl	20008934 <__aeabi_dmul>
20005220:	4602      	mov	r2, r0
20005222:	460b      	mov	r3, r1
20005224:	3708      	adds	r7, #8
20005226:	106d      	asrs	r5, r5, #1
20005228:	d1ef      	bne.n	2000520a <_dtoa_r+0x2ea>
2000522a:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
2000522e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20005232:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
20005236:	f003 fca7 	bl	20008b88 <__aeabi_ddiv>
2000523a:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
2000523e:	9918      	ldr	r1, [sp, #96]	; 0x60
20005240:	2900      	cmp	r1, #0
20005242:	f000 80de 	beq.w	20005402 <_dtoa_r+0x4e2>
20005246:	f240 0300 	movw	r3, #0
2000524a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000524e:	2200      	movs	r2, #0
20005250:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
20005254:	f04f 0500 	mov.w	r5, #0
20005258:	f003 fdde 	bl	20008e18 <__aeabi_dcmplt>
2000525c:	b108      	cbz	r0, 20005262 <_dtoa_r+0x342>
2000525e:	f04f 0501 	mov.w	r5, #1
20005262:	9a08      	ldr	r2, [sp, #32]
20005264:	2a00      	cmp	r2, #0
20005266:	bfd4      	ite	le
20005268:	2500      	movle	r5, #0
2000526a:	f005 0501 	andgt.w	r5, r5, #1
2000526e:	2d00      	cmp	r5, #0
20005270:	f000 80c7 	beq.w	20005402 <_dtoa_r+0x4e2>
20005274:	9b11      	ldr	r3, [sp, #68]	; 0x44
20005276:	2b00      	cmp	r3, #0
20005278:	f340 80f5 	ble.w	20005466 <_dtoa_r+0x546>
2000527c:	f240 0300 	movw	r3, #0
20005280:	2200      	movs	r2, #0
20005282:	f2c4 0324 	movt	r3, #16420	; 0x4024
20005286:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000528a:	f003 fb53 	bl	20008934 <__aeabi_dmul>
2000528e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20005292:	f108 0001 	add.w	r0, r8, #1
20005296:	1e71      	subs	r1, r6, #1
20005298:	9112      	str	r1, [sp, #72]	; 0x48
2000529a:	f003 fae5 	bl	20008868 <__aeabi_i2d>
2000529e:	4602      	mov	r2, r0
200052a0:	460b      	mov	r3, r1
200052a2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200052a6:	f003 fb45 	bl	20008934 <__aeabi_dmul>
200052aa:	f240 0300 	movw	r3, #0
200052ae:	2200      	movs	r2, #0
200052b0:	f2c4 031c 	movt	r3, #16412	; 0x401c
200052b4:	f003 f98c 	bl	200085d0 <__adddf3>
200052b8:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
200052bc:	4680      	mov	r8, r0
200052be:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
200052c2:	9b16      	ldr	r3, [sp, #88]	; 0x58
200052c4:	2b00      	cmp	r3, #0
200052c6:	f000 83ad 	beq.w	20005a24 <_dtoa_r+0xb04>
200052ca:	f249 7378 	movw	r3, #38776	; 0x9778
200052ce:	f240 0100 	movw	r1, #0
200052d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200052d6:	2000      	movs	r0, #0
200052d8:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
200052dc:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
200052e0:	f8cd c00c 	str.w	ip, [sp, #12]
200052e4:	e953 2302 	ldrd	r2, r3, [r3, #-8]
200052e8:	f003 fc4e 	bl	20008b88 <__aeabi_ddiv>
200052ec:	4642      	mov	r2, r8
200052ee:	464b      	mov	r3, r9
200052f0:	9d10      	ldr	r5, [sp, #64]	; 0x40
200052f2:	f003 f96b 	bl	200085cc <__aeabi_dsub>
200052f6:	4680      	mov	r8, r0
200052f8:	4689      	mov	r9, r1
200052fa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200052fe:	f003 fdb3 	bl	20008e68 <__aeabi_d2iz>
20005302:	4607      	mov	r7, r0
20005304:	f003 fab0 	bl	20008868 <__aeabi_i2d>
20005308:	4602      	mov	r2, r0
2000530a:	460b      	mov	r3, r1
2000530c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005310:	f003 f95c 	bl	200085cc <__aeabi_dsub>
20005314:	f107 0330 	add.w	r3, r7, #48	; 0x30
20005318:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
2000531c:	4640      	mov	r0, r8
2000531e:	f805 3b01 	strb.w	r3, [r5], #1
20005322:	4649      	mov	r1, r9
20005324:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20005328:	f003 fd94 	bl	20008e54 <__aeabi_dcmpgt>
2000532c:	2800      	cmp	r0, #0
2000532e:	f040 8213 	bne.w	20005758 <_dtoa_r+0x838>
20005332:	f240 0100 	movw	r1, #0
20005336:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
2000533a:	2000      	movs	r0, #0
2000533c:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20005340:	f003 f944 	bl	200085cc <__aeabi_dsub>
20005344:	4602      	mov	r2, r0
20005346:	460b      	mov	r3, r1
20005348:	4640      	mov	r0, r8
2000534a:	4649      	mov	r1, r9
2000534c:	f003 fd82 	bl	20008e54 <__aeabi_dcmpgt>
20005350:	f8dd c00c 	ldr.w	ip, [sp, #12]
20005354:	2800      	cmp	r0, #0
20005356:	f040 83e7 	bne.w	20005b28 <_dtoa_r+0xc08>
2000535a:	f1bc 0f01 	cmp.w	ip, #1
2000535e:	f340 8082 	ble.w	20005466 <_dtoa_r+0x546>
20005362:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
20005366:	2701      	movs	r7, #1
20005368:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
2000536c:	961d      	str	r6, [sp, #116]	; 0x74
2000536e:	4666      	mov	r6, ip
20005370:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
20005374:	940c      	str	r4, [sp, #48]	; 0x30
20005376:	e010      	b.n	2000539a <_dtoa_r+0x47a>
20005378:	f240 0100 	movw	r1, #0
2000537c:	2000      	movs	r0, #0
2000537e:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20005382:	f003 f923 	bl	200085cc <__aeabi_dsub>
20005386:	4642      	mov	r2, r8
20005388:	464b      	mov	r3, r9
2000538a:	f003 fd45 	bl	20008e18 <__aeabi_dcmplt>
2000538e:	2800      	cmp	r0, #0
20005390:	f040 83c7 	bne.w	20005b22 <_dtoa_r+0xc02>
20005394:	42b7      	cmp	r7, r6
20005396:	f280 848b 	bge.w	20005cb0 <_dtoa_r+0xd90>
2000539a:	f240 0300 	movw	r3, #0
2000539e:	4640      	mov	r0, r8
200053a0:	4649      	mov	r1, r9
200053a2:	2200      	movs	r2, #0
200053a4:	f2c4 0324 	movt	r3, #16420	; 0x4024
200053a8:	3501      	adds	r5, #1
200053aa:	f003 fac3 	bl	20008934 <__aeabi_dmul>
200053ae:	f240 0300 	movw	r3, #0
200053b2:	2200      	movs	r2, #0
200053b4:	f2c4 0324 	movt	r3, #16420	; 0x4024
200053b8:	4680      	mov	r8, r0
200053ba:	4689      	mov	r9, r1
200053bc:	4650      	mov	r0, sl
200053be:	4659      	mov	r1, fp
200053c0:	f003 fab8 	bl	20008934 <__aeabi_dmul>
200053c4:	468b      	mov	fp, r1
200053c6:	4682      	mov	sl, r0
200053c8:	f003 fd4e 	bl	20008e68 <__aeabi_d2iz>
200053cc:	4604      	mov	r4, r0
200053ce:	f003 fa4b 	bl	20008868 <__aeabi_i2d>
200053d2:	3430      	adds	r4, #48	; 0x30
200053d4:	4602      	mov	r2, r0
200053d6:	460b      	mov	r3, r1
200053d8:	4650      	mov	r0, sl
200053da:	4659      	mov	r1, fp
200053dc:	f003 f8f6 	bl	200085cc <__aeabi_dsub>
200053e0:	9a10      	ldr	r2, [sp, #64]	; 0x40
200053e2:	464b      	mov	r3, r9
200053e4:	55d4      	strb	r4, [r2, r7]
200053e6:	4642      	mov	r2, r8
200053e8:	3701      	adds	r7, #1
200053ea:	4682      	mov	sl, r0
200053ec:	468b      	mov	fp, r1
200053ee:	f003 fd13 	bl	20008e18 <__aeabi_dcmplt>
200053f2:	4652      	mov	r2, sl
200053f4:	465b      	mov	r3, fp
200053f6:	2800      	cmp	r0, #0
200053f8:	d0be      	beq.n	20005378 <_dtoa_r+0x458>
200053fa:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
200053fe:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20005400:	e1aa      	b.n	20005758 <_dtoa_r+0x838>
20005402:	4640      	mov	r0, r8
20005404:	f003 fa30 	bl	20008868 <__aeabi_i2d>
20005408:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
2000540c:	f003 fa92 	bl	20008934 <__aeabi_dmul>
20005410:	f240 0300 	movw	r3, #0
20005414:	2200      	movs	r2, #0
20005416:	f2c4 031c 	movt	r3, #16412	; 0x401c
2000541a:	f003 f8d9 	bl	200085d0 <__adddf3>
2000541e:	9a08      	ldr	r2, [sp, #32]
20005420:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
20005424:	4680      	mov	r8, r0
20005426:	46a9      	mov	r9, r5
20005428:	2a00      	cmp	r2, #0
2000542a:	f040 82ec 	bne.w	20005a06 <_dtoa_r+0xae6>
2000542e:	f240 0300 	movw	r3, #0
20005432:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005436:	2200      	movs	r2, #0
20005438:	f2c4 0314 	movt	r3, #16404	; 0x4014
2000543c:	f003 f8c6 	bl	200085cc <__aeabi_dsub>
20005440:	4642      	mov	r2, r8
20005442:	462b      	mov	r3, r5
20005444:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20005448:	f003 fd04 	bl	20008e54 <__aeabi_dcmpgt>
2000544c:	2800      	cmp	r0, #0
2000544e:	f040 824a 	bne.w	200058e6 <_dtoa_r+0x9c6>
20005452:	4642      	mov	r2, r8
20005454:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005458:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
2000545c:	f003 fcdc 	bl	20008e18 <__aeabi_dcmplt>
20005460:	2800      	cmp	r0, #0
20005462:	f040 81d5 	bne.w	20005810 <_dtoa_r+0x8f0>
20005466:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
2000546a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
2000546c:	ea6f 0703 	mvn.w	r7, r3
20005470:	ea4f 77d7 	mov.w	r7, r7, lsr #31
20005474:	2e0e      	cmp	r6, #14
20005476:	bfcc      	ite	gt
20005478:	2700      	movgt	r7, #0
2000547a:	f007 0701 	andle.w	r7, r7, #1
2000547e:	2f00      	cmp	r7, #0
20005480:	f000 80b7 	beq.w	200055f2 <_dtoa_r+0x6d2>
20005484:	982b      	ldr	r0, [sp, #172]	; 0xac
20005486:	f249 7378 	movw	r3, #38776	; 0x9778
2000548a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000548e:	9908      	ldr	r1, [sp, #32]
20005490:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
20005494:	0fc2      	lsrs	r2, r0, #31
20005496:	2900      	cmp	r1, #0
20005498:	bfcc      	ite	gt
2000549a:	2200      	movgt	r2, #0
2000549c:	f002 0201 	andle.w	r2, r2, #1
200054a0:	e9d3 0100 	ldrd	r0, r1, [r3]
200054a4:	e9cd 0104 	strd	r0, r1, [sp, #16]
200054a8:	2a00      	cmp	r2, #0
200054aa:	f040 81a0 	bne.w	200057ee <_dtoa_r+0x8ce>
200054ae:	4602      	mov	r2, r0
200054b0:	460b      	mov	r3, r1
200054b2:	4640      	mov	r0, r8
200054b4:	4649      	mov	r1, r9
200054b6:	f003 fb67 	bl	20008b88 <__aeabi_ddiv>
200054ba:	9d10      	ldr	r5, [sp, #64]	; 0x40
200054bc:	f003 fcd4 	bl	20008e68 <__aeabi_d2iz>
200054c0:	4682      	mov	sl, r0
200054c2:	f003 f9d1 	bl	20008868 <__aeabi_i2d>
200054c6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
200054ca:	f003 fa33 	bl	20008934 <__aeabi_dmul>
200054ce:	4602      	mov	r2, r0
200054d0:	460b      	mov	r3, r1
200054d2:	4640      	mov	r0, r8
200054d4:	4649      	mov	r1, r9
200054d6:	f003 f879 	bl	200085cc <__aeabi_dsub>
200054da:	f10a 0330 	add.w	r3, sl, #48	; 0x30
200054de:	f805 3b01 	strb.w	r3, [r5], #1
200054e2:	9a08      	ldr	r2, [sp, #32]
200054e4:	2a01      	cmp	r2, #1
200054e6:	4680      	mov	r8, r0
200054e8:	4689      	mov	r9, r1
200054ea:	d052      	beq.n	20005592 <_dtoa_r+0x672>
200054ec:	f240 0300 	movw	r3, #0
200054f0:	2200      	movs	r2, #0
200054f2:	f2c4 0324 	movt	r3, #16420	; 0x4024
200054f6:	f003 fa1d 	bl	20008934 <__aeabi_dmul>
200054fa:	2200      	movs	r2, #0
200054fc:	2300      	movs	r3, #0
200054fe:	e9cd 0106 	strd	r0, r1, [sp, #24]
20005502:	f003 fc7f 	bl	20008e04 <__aeabi_dcmpeq>
20005506:	2800      	cmp	r0, #0
20005508:	f040 81eb 	bne.w	200058e2 <_dtoa_r+0x9c2>
2000550c:	9810      	ldr	r0, [sp, #64]	; 0x40
2000550e:	f04f 0801 	mov.w	r8, #1
20005512:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
20005516:	46a3      	mov	fp, r4
20005518:	1c87      	adds	r7, r0, #2
2000551a:	960f      	str	r6, [sp, #60]	; 0x3c
2000551c:	f8dd 9020 	ldr.w	r9, [sp, #32]
20005520:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
20005524:	e00a      	b.n	2000553c <_dtoa_r+0x61c>
20005526:	f003 fa05 	bl	20008934 <__aeabi_dmul>
2000552a:	2200      	movs	r2, #0
2000552c:	2300      	movs	r3, #0
2000552e:	4604      	mov	r4, r0
20005530:	460d      	mov	r5, r1
20005532:	f003 fc67 	bl	20008e04 <__aeabi_dcmpeq>
20005536:	2800      	cmp	r0, #0
20005538:	f040 81ce 	bne.w	200058d8 <_dtoa_r+0x9b8>
2000553c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20005540:	4620      	mov	r0, r4
20005542:	4629      	mov	r1, r5
20005544:	f108 0801 	add.w	r8, r8, #1
20005548:	f003 fb1e 	bl	20008b88 <__aeabi_ddiv>
2000554c:	463e      	mov	r6, r7
2000554e:	f003 fc8b 	bl	20008e68 <__aeabi_d2iz>
20005552:	4682      	mov	sl, r0
20005554:	f003 f988 	bl	20008868 <__aeabi_i2d>
20005558:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
2000555c:	f003 f9ea 	bl	20008934 <__aeabi_dmul>
20005560:	4602      	mov	r2, r0
20005562:	460b      	mov	r3, r1
20005564:	4620      	mov	r0, r4
20005566:	4629      	mov	r1, r5
20005568:	f003 f830 	bl	200085cc <__aeabi_dsub>
2000556c:	2200      	movs	r2, #0
2000556e:	f10a 0c30 	add.w	ip, sl, #48	; 0x30
20005572:	f807 cc01 	strb.w	ip, [r7, #-1]
20005576:	3701      	adds	r7, #1
20005578:	45c1      	cmp	r9, r8
2000557a:	f240 0300 	movw	r3, #0
2000557e:	f2c4 0324 	movt	r3, #16420	; 0x4024
20005582:	d1d0      	bne.n	20005526 <_dtoa_r+0x606>
20005584:	4635      	mov	r5, r6
20005586:	465c      	mov	r4, fp
20005588:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
2000558a:	4680      	mov	r8, r0
2000558c:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
20005590:	4689      	mov	r9, r1
20005592:	4642      	mov	r2, r8
20005594:	464b      	mov	r3, r9
20005596:	4640      	mov	r0, r8
20005598:	4649      	mov	r1, r9
2000559a:	f003 f819 	bl	200085d0 <__adddf3>
2000559e:	4680      	mov	r8, r0
200055a0:	4689      	mov	r9, r1
200055a2:	4642      	mov	r2, r8
200055a4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
200055a8:	464b      	mov	r3, r9
200055aa:	f003 fc35 	bl	20008e18 <__aeabi_dcmplt>
200055ae:	b960      	cbnz	r0, 200055ca <_dtoa_r+0x6aa>
200055b0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
200055b4:	4642      	mov	r2, r8
200055b6:	464b      	mov	r3, r9
200055b8:	f003 fc24 	bl	20008e04 <__aeabi_dcmpeq>
200055bc:	2800      	cmp	r0, #0
200055be:	f000 8190 	beq.w	200058e2 <_dtoa_r+0x9c2>
200055c2:	f01a 0f01 	tst.w	sl, #1
200055c6:	f000 818c 	beq.w	200058e2 <_dtoa_r+0x9c2>
200055ca:	9910      	ldr	r1, [sp, #64]	; 0x40
200055cc:	e000      	b.n	200055d0 <_dtoa_r+0x6b0>
200055ce:	461d      	mov	r5, r3
200055d0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
200055d4:	1e6b      	subs	r3, r5, #1
200055d6:	2a39      	cmp	r2, #57	; 0x39
200055d8:	f040 8367 	bne.w	20005caa <_dtoa_r+0xd8a>
200055dc:	428b      	cmp	r3, r1
200055de:	d1f6      	bne.n	200055ce <_dtoa_r+0x6ae>
200055e0:	9910      	ldr	r1, [sp, #64]	; 0x40
200055e2:	2330      	movs	r3, #48	; 0x30
200055e4:	3601      	adds	r6, #1
200055e6:	2231      	movs	r2, #49	; 0x31
200055e8:	700b      	strb	r3, [r1, #0]
200055ea:	9b10      	ldr	r3, [sp, #64]	; 0x40
200055ec:	701a      	strb	r2, [r3, #0]
200055ee:	9612      	str	r6, [sp, #72]	; 0x48
200055f0:	e0b2      	b.n	20005758 <_dtoa_r+0x838>
200055f2:	9a16      	ldr	r2, [sp, #88]	; 0x58
200055f4:	2a00      	cmp	r2, #0
200055f6:	f040 80df 	bne.w	200057b8 <_dtoa_r+0x898>
200055fa:	9f15      	ldr	r7, [sp, #84]	; 0x54
200055fc:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
200055fe:	920c      	str	r2, [sp, #48]	; 0x30
20005600:	2d00      	cmp	r5, #0
20005602:	bfd4      	ite	le
20005604:	2300      	movle	r3, #0
20005606:	2301      	movgt	r3, #1
20005608:	f1ba 0f00 	cmp.w	sl, #0
2000560c:	bfd4      	ite	le
2000560e:	2300      	movle	r3, #0
20005610:	f003 0301 	andgt.w	r3, r3, #1
20005614:	b14b      	cbz	r3, 2000562a <_dtoa_r+0x70a>
20005616:	45aa      	cmp	sl, r5
20005618:	bfb4      	ite	lt
2000561a:	4653      	movlt	r3, sl
2000561c:	462b      	movge	r3, r5
2000561e:	980f      	ldr	r0, [sp, #60]	; 0x3c
20005620:	ebc3 0a0a 	rsb	sl, r3, sl
20005624:	1aed      	subs	r5, r5, r3
20005626:	1ac0      	subs	r0, r0, r3
20005628:	900f      	str	r0, [sp, #60]	; 0x3c
2000562a:	9915      	ldr	r1, [sp, #84]	; 0x54
2000562c:	2900      	cmp	r1, #0
2000562e:	dd1c      	ble.n	2000566a <_dtoa_r+0x74a>
20005630:	9a16      	ldr	r2, [sp, #88]	; 0x58
20005632:	2a00      	cmp	r2, #0
20005634:	f000 82e9 	beq.w	20005c0a <_dtoa_r+0xcea>
20005638:	2f00      	cmp	r7, #0
2000563a:	dd12      	ble.n	20005662 <_dtoa_r+0x742>
2000563c:	990c      	ldr	r1, [sp, #48]	; 0x30
2000563e:	463a      	mov	r2, r7
20005640:	4620      	mov	r0, r4
20005642:	f002 f96b 	bl	2000791c <__pow5mult>
20005646:	465a      	mov	r2, fp
20005648:	900c      	str	r0, [sp, #48]	; 0x30
2000564a:	4620      	mov	r0, r4
2000564c:	990c      	ldr	r1, [sp, #48]	; 0x30
2000564e:	f002 f87d 	bl	2000774c <__multiply>
20005652:	4659      	mov	r1, fp
20005654:	4603      	mov	r3, r0
20005656:	4620      	mov	r0, r4
20005658:	9303      	str	r3, [sp, #12]
2000565a:	f001 fee3 	bl	20007424 <_Bfree>
2000565e:	9b03      	ldr	r3, [sp, #12]
20005660:	469b      	mov	fp, r3
20005662:	9b15      	ldr	r3, [sp, #84]	; 0x54
20005664:	1bda      	subs	r2, r3, r7
20005666:	f040 8311 	bne.w	20005c8c <_dtoa_r+0xd6c>
2000566a:	2101      	movs	r1, #1
2000566c:	4620      	mov	r0, r4
2000566e:	f002 f907 	bl	20007880 <__i2b>
20005672:	9006      	str	r0, [sp, #24]
20005674:	9817      	ldr	r0, [sp, #92]	; 0x5c
20005676:	2800      	cmp	r0, #0
20005678:	dd05      	ble.n	20005686 <_dtoa_r+0x766>
2000567a:	9906      	ldr	r1, [sp, #24]
2000567c:	4620      	mov	r0, r4
2000567e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
20005680:	f002 f94c 	bl	2000791c <__pow5mult>
20005684:	9006      	str	r0, [sp, #24]
20005686:	992a      	ldr	r1, [sp, #168]	; 0xa8
20005688:	2901      	cmp	r1, #1
2000568a:	f340 810a 	ble.w	200058a2 <_dtoa_r+0x982>
2000568e:	2700      	movs	r7, #0
20005690:	9b17      	ldr	r3, [sp, #92]	; 0x5c
20005692:	2b00      	cmp	r3, #0
20005694:	f040 8261 	bne.w	20005b5a <_dtoa_r+0xc3a>
20005698:	2301      	movs	r3, #1
2000569a:	4453      	add	r3, sl
2000569c:	f013 031f 	ands.w	r3, r3, #31
200056a0:	f040 812a 	bne.w	200058f8 <_dtoa_r+0x9d8>
200056a4:	231c      	movs	r3, #28
200056a6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
200056a8:	449a      	add	sl, r3
200056aa:	18ed      	adds	r5, r5, r3
200056ac:	18d2      	adds	r2, r2, r3
200056ae:	920f      	str	r2, [sp, #60]	; 0x3c
200056b0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
200056b2:	2b00      	cmp	r3, #0
200056b4:	dd05      	ble.n	200056c2 <_dtoa_r+0x7a2>
200056b6:	4659      	mov	r1, fp
200056b8:	461a      	mov	r2, r3
200056ba:	4620      	mov	r0, r4
200056bc:	f001 ffe8 	bl	20007690 <__lshift>
200056c0:	4683      	mov	fp, r0
200056c2:	f1ba 0f00 	cmp.w	sl, #0
200056c6:	dd05      	ble.n	200056d4 <_dtoa_r+0x7b4>
200056c8:	9906      	ldr	r1, [sp, #24]
200056ca:	4652      	mov	r2, sl
200056cc:	4620      	mov	r0, r4
200056ce:	f001 ffdf 	bl	20007690 <__lshift>
200056d2:	9006      	str	r0, [sp, #24]
200056d4:	9818      	ldr	r0, [sp, #96]	; 0x60
200056d6:	2800      	cmp	r0, #0
200056d8:	f040 8229 	bne.w	20005b2e <_dtoa_r+0xc0e>
200056dc:	982a      	ldr	r0, [sp, #168]	; 0xa8
200056de:	9908      	ldr	r1, [sp, #32]
200056e0:	2802      	cmp	r0, #2
200056e2:	bfd4      	ite	le
200056e4:	2300      	movle	r3, #0
200056e6:	2301      	movgt	r3, #1
200056e8:	2900      	cmp	r1, #0
200056ea:	bfcc      	ite	gt
200056ec:	2300      	movgt	r3, #0
200056ee:	f003 0301 	andle.w	r3, r3, #1
200056f2:	2b00      	cmp	r3, #0
200056f4:	f000 810c 	beq.w	20005910 <_dtoa_r+0x9f0>
200056f8:	2900      	cmp	r1, #0
200056fa:	f040 808c 	bne.w	20005816 <_dtoa_r+0x8f6>
200056fe:	2205      	movs	r2, #5
20005700:	9906      	ldr	r1, [sp, #24]
20005702:	9b08      	ldr	r3, [sp, #32]
20005704:	4620      	mov	r0, r4
20005706:	f002 f8c5 	bl	20007894 <__multadd>
2000570a:	9006      	str	r0, [sp, #24]
2000570c:	4658      	mov	r0, fp
2000570e:	9906      	ldr	r1, [sp, #24]
20005710:	f001 fd4e 	bl	200071b0 <__mcmp>
20005714:	2800      	cmp	r0, #0
20005716:	dd7e      	ble.n	20005816 <_dtoa_r+0x8f6>
20005718:	9d10      	ldr	r5, [sp, #64]	; 0x40
2000571a:	3601      	adds	r6, #1
2000571c:	2700      	movs	r7, #0
2000571e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20005722:	2331      	movs	r3, #49	; 0x31
20005724:	f805 3b01 	strb.w	r3, [r5], #1
20005728:	9906      	ldr	r1, [sp, #24]
2000572a:	4620      	mov	r0, r4
2000572c:	f001 fe7a 	bl	20007424 <_Bfree>
20005730:	f1ba 0f00 	cmp.w	sl, #0
20005734:	f000 80d5 	beq.w	200058e2 <_dtoa_r+0x9c2>
20005738:	1e3b      	subs	r3, r7, #0
2000573a:	bf18      	it	ne
2000573c:	2301      	movne	r3, #1
2000573e:	4557      	cmp	r7, sl
20005740:	bf0c      	ite	eq
20005742:	2300      	moveq	r3, #0
20005744:	f003 0301 	andne.w	r3, r3, #1
20005748:	2b00      	cmp	r3, #0
2000574a:	f040 80d0 	bne.w	200058ee <_dtoa_r+0x9ce>
2000574e:	4651      	mov	r1, sl
20005750:	4620      	mov	r0, r4
20005752:	f001 fe67 	bl	20007424 <_Bfree>
20005756:	9612      	str	r6, [sp, #72]	; 0x48
20005758:	4620      	mov	r0, r4
2000575a:	4659      	mov	r1, fp
2000575c:	f001 fe62 	bl	20007424 <_Bfree>
20005760:	9a12      	ldr	r2, [sp, #72]	; 0x48
20005762:	1c53      	adds	r3, r2, #1
20005764:	2200      	movs	r2, #0
20005766:	702a      	strb	r2, [r5, #0]
20005768:	982c      	ldr	r0, [sp, #176]	; 0xb0
2000576a:	992e      	ldr	r1, [sp, #184]	; 0xb8
2000576c:	6003      	str	r3, [r0, #0]
2000576e:	2900      	cmp	r1, #0
20005770:	f000 81d4 	beq.w	20005b1c <_dtoa_r+0xbfc>
20005774:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
20005776:	9810      	ldr	r0, [sp, #64]	; 0x40
20005778:	6015      	str	r5, [r2, #0]
2000577a:	e412      	b.n	20004fa2 <_dtoa_r+0x82>
2000577c:	2010      	movs	r0, #16
2000577e:	f001 f889 	bl	20006894 <malloc>
20005782:	60c6      	str	r6, [r0, #12]
20005784:	6046      	str	r6, [r0, #4]
20005786:	6086      	str	r6, [r0, #8]
20005788:	6006      	str	r6, [r0, #0]
2000578a:	4606      	mov	r6, r0
2000578c:	6260      	str	r0, [r4, #36]	; 0x24
2000578e:	f7ff bbd2 	b.w	20004f36 <_dtoa_r+0x16>
20005792:	980f      	ldr	r0, [sp, #60]	; 0x3c
20005794:	4271      	negs	r1, r6
20005796:	2200      	movs	r2, #0
20005798:	9115      	str	r1, [sp, #84]	; 0x54
2000579a:	1b80      	subs	r0, r0, r6
2000579c:	9217      	str	r2, [sp, #92]	; 0x5c
2000579e:	900f      	str	r0, [sp, #60]	; 0x3c
200057a0:	e48a      	b.n	200050b8 <_dtoa_r+0x198>
200057a2:	2100      	movs	r1, #0
200057a4:	3e01      	subs	r6, #1
200057a6:	9118      	str	r1, [sp, #96]	; 0x60
200057a8:	e472      	b.n	20005090 <_dtoa_r+0x170>
200057aa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
200057ae:	f04f 0802 	mov.w	r8, #2
200057b2:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
200057b6:	e521      	b.n	200051fc <_dtoa_r+0x2dc>
200057b8:	982a      	ldr	r0, [sp, #168]	; 0xa8
200057ba:	2801      	cmp	r0, #1
200057bc:	f340 826c 	ble.w	20005c98 <_dtoa_r+0xd78>
200057c0:	9a08      	ldr	r2, [sp, #32]
200057c2:	9815      	ldr	r0, [sp, #84]	; 0x54
200057c4:	1e53      	subs	r3, r2, #1
200057c6:	4298      	cmp	r0, r3
200057c8:	f2c0 8258 	blt.w	20005c7c <_dtoa_r+0xd5c>
200057cc:	1ac7      	subs	r7, r0, r3
200057ce:	9b08      	ldr	r3, [sp, #32]
200057d0:	2b00      	cmp	r3, #0
200057d2:	bfa8      	it	ge
200057d4:	9d0f      	ldrge	r5, [sp, #60]	; 0x3c
200057d6:	f2c0 8273 	blt.w	20005cc0 <_dtoa_r+0xda0>
200057da:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
200057dc:	4620      	mov	r0, r4
200057de:	2101      	movs	r1, #1
200057e0:	449a      	add	sl, r3
200057e2:	18d2      	adds	r2, r2, r3
200057e4:	920f      	str	r2, [sp, #60]	; 0x3c
200057e6:	f002 f84b 	bl	20007880 <__i2b>
200057ea:	900c      	str	r0, [sp, #48]	; 0x30
200057ec:	e708      	b.n	20005600 <_dtoa_r+0x6e0>
200057ee:	9b08      	ldr	r3, [sp, #32]
200057f0:	b973      	cbnz	r3, 20005810 <_dtoa_r+0x8f0>
200057f2:	f240 0300 	movw	r3, #0
200057f6:	2200      	movs	r2, #0
200057f8:	f2c4 0314 	movt	r3, #16404	; 0x4014
200057fc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20005800:	f003 f898 	bl	20008934 <__aeabi_dmul>
20005804:	4642      	mov	r2, r8
20005806:	464b      	mov	r3, r9
20005808:	f003 fb1a 	bl	20008e40 <__aeabi_dcmpge>
2000580c:	2800      	cmp	r0, #0
2000580e:	d06a      	beq.n	200058e6 <_dtoa_r+0x9c6>
20005810:	2200      	movs	r2, #0
20005812:	9206      	str	r2, [sp, #24]
20005814:	920c      	str	r2, [sp, #48]	; 0x30
20005816:	9b2b      	ldr	r3, [sp, #172]	; 0xac
20005818:	2700      	movs	r7, #0
2000581a:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
2000581e:	43de      	mvns	r6, r3
20005820:	9d10      	ldr	r5, [sp, #64]	; 0x40
20005822:	e781      	b.n	20005728 <_dtoa_r+0x808>
20005824:	2100      	movs	r1, #0
20005826:	9116      	str	r1, [sp, #88]	; 0x58
20005828:	982b      	ldr	r0, [sp, #172]	; 0xac
2000582a:	2800      	cmp	r0, #0
2000582c:	f340 819f 	ble.w	20005b6e <_dtoa_r+0xc4e>
20005830:	982b      	ldr	r0, [sp, #172]	; 0xac
20005832:	4601      	mov	r1, r0
20005834:	9011      	str	r0, [sp, #68]	; 0x44
20005836:	9008      	str	r0, [sp, #32]
20005838:	6a65      	ldr	r5, [r4, #36]	; 0x24
2000583a:	2200      	movs	r2, #0
2000583c:	2917      	cmp	r1, #23
2000583e:	606a      	str	r2, [r5, #4]
20005840:	f240 82ab 	bls.w	20005d9a <_dtoa_r+0xe7a>
20005844:	2304      	movs	r3, #4
20005846:	005b      	lsls	r3, r3, #1
20005848:	3201      	adds	r2, #1
2000584a:	f103 0014 	add.w	r0, r3, #20
2000584e:	4288      	cmp	r0, r1
20005850:	d9f9      	bls.n	20005846 <_dtoa_r+0x926>
20005852:	9b08      	ldr	r3, [sp, #32]
20005854:	606a      	str	r2, [r5, #4]
20005856:	2b0e      	cmp	r3, #14
20005858:	bf8c      	ite	hi
2000585a:	2700      	movhi	r7, #0
2000585c:	f007 0701 	andls.w	r7, r7, #1
20005860:	e49d      	b.n	2000519e <_dtoa_r+0x27e>
20005862:	2201      	movs	r2, #1
20005864:	9216      	str	r2, [sp, #88]	; 0x58
20005866:	9b2b      	ldr	r3, [sp, #172]	; 0xac
20005868:	18f3      	adds	r3, r6, r3
2000586a:	9311      	str	r3, [sp, #68]	; 0x44
2000586c:	1c59      	adds	r1, r3, #1
2000586e:	2900      	cmp	r1, #0
20005870:	bfc8      	it	gt
20005872:	9108      	strgt	r1, [sp, #32]
20005874:	dce0      	bgt.n	20005838 <_dtoa_r+0x918>
20005876:	290e      	cmp	r1, #14
20005878:	bf8c      	ite	hi
2000587a:	2700      	movhi	r7, #0
2000587c:	f007 0701 	andls.w	r7, r7, #1
20005880:	9108      	str	r1, [sp, #32]
20005882:	e489      	b.n	20005198 <_dtoa_r+0x278>
20005884:	2301      	movs	r3, #1
20005886:	9316      	str	r3, [sp, #88]	; 0x58
20005888:	e7ce      	b.n	20005828 <_dtoa_r+0x908>
2000588a:	2200      	movs	r2, #0
2000588c:	9216      	str	r2, [sp, #88]	; 0x58
2000588e:	e7ea      	b.n	20005866 <_dtoa_r+0x946>
20005890:	f04f 33ff 	mov.w	r3, #4294967295
20005894:	2700      	movs	r7, #0
20005896:	2001      	movs	r0, #1
20005898:	9311      	str	r3, [sp, #68]	; 0x44
2000589a:	9016      	str	r0, [sp, #88]	; 0x58
2000589c:	9308      	str	r3, [sp, #32]
2000589e:	972b      	str	r7, [sp, #172]	; 0xac
200058a0:	e47a      	b.n	20005198 <_dtoa_r+0x278>
200058a2:	f1b8 0f00 	cmp.w	r8, #0
200058a6:	f47f aef2 	bne.w	2000568e <_dtoa_r+0x76e>
200058aa:	f029 437f 	bic.w	r3, r9, #4278190080	; 0xff000000
200058ae:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
200058b2:	2b00      	cmp	r3, #0
200058b4:	f47f aeeb 	bne.w	2000568e <_dtoa_r+0x76e>
200058b8:	f240 0300 	movw	r3, #0
200058bc:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
200058c0:	ea09 0303 	and.w	r3, r9, r3
200058c4:	2b00      	cmp	r3, #0
200058c6:	f43f aee2 	beq.w	2000568e <_dtoa_r+0x76e>
200058ca:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
200058cc:	f10a 0a01 	add.w	sl, sl, #1
200058d0:	2701      	movs	r7, #1
200058d2:	3201      	adds	r2, #1
200058d4:	920f      	str	r2, [sp, #60]	; 0x3c
200058d6:	e6db      	b.n	20005690 <_dtoa_r+0x770>
200058d8:	4635      	mov	r5, r6
200058da:	465c      	mov	r4, fp
200058dc:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
200058de:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
200058e2:	9612      	str	r6, [sp, #72]	; 0x48
200058e4:	e738      	b.n	20005758 <_dtoa_r+0x838>
200058e6:	2000      	movs	r0, #0
200058e8:	9006      	str	r0, [sp, #24]
200058ea:	900c      	str	r0, [sp, #48]	; 0x30
200058ec:	e714      	b.n	20005718 <_dtoa_r+0x7f8>
200058ee:	4639      	mov	r1, r7
200058f0:	4620      	mov	r0, r4
200058f2:	f001 fd97 	bl	20007424 <_Bfree>
200058f6:	e72a      	b.n	2000574e <_dtoa_r+0x82e>
200058f8:	f1c3 0320 	rsb	r3, r3, #32
200058fc:	2b04      	cmp	r3, #4
200058fe:	f340 8254 	ble.w	20005daa <_dtoa_r+0xe8a>
20005902:	990f      	ldr	r1, [sp, #60]	; 0x3c
20005904:	3b04      	subs	r3, #4
20005906:	449a      	add	sl, r3
20005908:	18ed      	adds	r5, r5, r3
2000590a:	18c9      	adds	r1, r1, r3
2000590c:	910f      	str	r1, [sp, #60]	; 0x3c
2000590e:	e6cf      	b.n	200056b0 <_dtoa_r+0x790>
20005910:	9916      	ldr	r1, [sp, #88]	; 0x58
20005912:	2900      	cmp	r1, #0
20005914:	f000 8131 	beq.w	20005b7a <_dtoa_r+0xc5a>
20005918:	2d00      	cmp	r5, #0
2000591a:	dd05      	ble.n	20005928 <_dtoa_r+0xa08>
2000591c:	990c      	ldr	r1, [sp, #48]	; 0x30
2000591e:	462a      	mov	r2, r5
20005920:	4620      	mov	r0, r4
20005922:	f001 feb5 	bl	20007690 <__lshift>
20005926:	900c      	str	r0, [sp, #48]	; 0x30
20005928:	2f00      	cmp	r7, #0
2000592a:	f040 81ea 	bne.w	20005d02 <_dtoa_r+0xde2>
2000592e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20005932:	9d10      	ldr	r5, [sp, #64]	; 0x40
20005934:	2301      	movs	r3, #1
20005936:	f008 0001 	and.w	r0, r8, #1
2000593a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
2000593c:	9011      	str	r0, [sp, #68]	; 0x44
2000593e:	950f      	str	r5, [sp, #60]	; 0x3c
20005940:	461d      	mov	r5, r3
20005942:	960c      	str	r6, [sp, #48]	; 0x30
20005944:	9906      	ldr	r1, [sp, #24]
20005946:	4658      	mov	r0, fp
20005948:	f7ff fa5a 	bl	20004e00 <quorem>
2000594c:	4639      	mov	r1, r7
2000594e:	3030      	adds	r0, #48	; 0x30
20005950:	900b      	str	r0, [sp, #44]	; 0x2c
20005952:	4658      	mov	r0, fp
20005954:	f001 fc2c 	bl	200071b0 <__mcmp>
20005958:	9906      	ldr	r1, [sp, #24]
2000595a:	4652      	mov	r2, sl
2000595c:	4606      	mov	r6, r0
2000595e:	4620      	mov	r0, r4
20005960:	f001 fe1a 	bl	20007598 <__mdiff>
20005964:	68c3      	ldr	r3, [r0, #12]
20005966:	4680      	mov	r8, r0
20005968:	2b00      	cmp	r3, #0
2000596a:	d03d      	beq.n	200059e8 <_dtoa_r+0xac8>
2000596c:	f04f 0901 	mov.w	r9, #1
20005970:	4641      	mov	r1, r8
20005972:	4620      	mov	r0, r4
20005974:	f001 fd56 	bl	20007424 <_Bfree>
20005978:	992a      	ldr	r1, [sp, #168]	; 0xa8
2000597a:	ea59 0101 	orrs.w	r1, r9, r1
2000597e:	d103      	bne.n	20005988 <_dtoa_r+0xa68>
20005980:	9a11      	ldr	r2, [sp, #68]	; 0x44
20005982:	2a00      	cmp	r2, #0
20005984:	f000 81eb 	beq.w	20005d5e <_dtoa_r+0xe3e>
20005988:	2e00      	cmp	r6, #0
2000598a:	f2c0 819e 	blt.w	20005cca <_dtoa_r+0xdaa>
2000598e:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
20005990:	4332      	orrs	r2, r6
20005992:	d103      	bne.n	2000599c <_dtoa_r+0xa7c>
20005994:	9b11      	ldr	r3, [sp, #68]	; 0x44
20005996:	2b00      	cmp	r3, #0
20005998:	f000 8197 	beq.w	20005cca <_dtoa_r+0xdaa>
2000599c:	f1b9 0f00 	cmp.w	r9, #0
200059a0:	f300 81ce 	bgt.w	20005d40 <_dtoa_r+0xe20>
200059a4:	990f      	ldr	r1, [sp, #60]	; 0x3c
200059a6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
200059a8:	f801 2b01 	strb.w	r2, [r1], #1
200059ac:	9b08      	ldr	r3, [sp, #32]
200059ae:	910f      	str	r1, [sp, #60]	; 0x3c
200059b0:	429d      	cmp	r5, r3
200059b2:	f000 81c2 	beq.w	20005d3a <_dtoa_r+0xe1a>
200059b6:	4659      	mov	r1, fp
200059b8:	220a      	movs	r2, #10
200059ba:	2300      	movs	r3, #0
200059bc:	4620      	mov	r0, r4
200059be:	f001 ff69 	bl	20007894 <__multadd>
200059c2:	4557      	cmp	r7, sl
200059c4:	4639      	mov	r1, r7
200059c6:	4683      	mov	fp, r0
200059c8:	d014      	beq.n	200059f4 <_dtoa_r+0xad4>
200059ca:	220a      	movs	r2, #10
200059cc:	2300      	movs	r3, #0
200059ce:	4620      	mov	r0, r4
200059d0:	3501      	adds	r5, #1
200059d2:	f001 ff5f 	bl	20007894 <__multadd>
200059d6:	4651      	mov	r1, sl
200059d8:	220a      	movs	r2, #10
200059da:	2300      	movs	r3, #0
200059dc:	4607      	mov	r7, r0
200059de:	4620      	mov	r0, r4
200059e0:	f001 ff58 	bl	20007894 <__multadd>
200059e4:	4682      	mov	sl, r0
200059e6:	e7ad      	b.n	20005944 <_dtoa_r+0xa24>
200059e8:	4658      	mov	r0, fp
200059ea:	4641      	mov	r1, r8
200059ec:	f001 fbe0 	bl	200071b0 <__mcmp>
200059f0:	4681      	mov	r9, r0
200059f2:	e7bd      	b.n	20005970 <_dtoa_r+0xa50>
200059f4:	4620      	mov	r0, r4
200059f6:	220a      	movs	r2, #10
200059f8:	2300      	movs	r3, #0
200059fa:	3501      	adds	r5, #1
200059fc:	f001 ff4a 	bl	20007894 <__multadd>
20005a00:	4607      	mov	r7, r0
20005a02:	4682      	mov	sl, r0
20005a04:	e79e      	b.n	20005944 <_dtoa_r+0xa24>
20005a06:	9612      	str	r6, [sp, #72]	; 0x48
20005a08:	f8dd c020 	ldr.w	ip, [sp, #32]
20005a0c:	e459      	b.n	200052c2 <_dtoa_r+0x3a2>
20005a0e:	4275      	negs	r5, r6
20005a10:	2d00      	cmp	r5, #0
20005a12:	f040 8101 	bne.w	20005c18 <_dtoa_r+0xcf8>
20005a16:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20005a1a:	f04f 0802 	mov.w	r8, #2
20005a1e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20005a22:	e40c      	b.n	2000523e <_dtoa_r+0x31e>
20005a24:	f249 7178 	movw	r1, #38776	; 0x9778
20005a28:	4642      	mov	r2, r8
20005a2a:	f2c2 0100 	movt	r1, #8192	; 0x2000
20005a2e:	464b      	mov	r3, r9
20005a30:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
20005a34:	f8cd c00c 	str.w	ip, [sp, #12]
20005a38:	9d10      	ldr	r5, [sp, #64]	; 0x40
20005a3a:	e951 0102 	ldrd	r0, r1, [r1, #-8]
20005a3e:	f002 ff79 	bl	20008934 <__aeabi_dmul>
20005a42:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
20005a46:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005a4a:	f003 fa0d 	bl	20008e68 <__aeabi_d2iz>
20005a4e:	4607      	mov	r7, r0
20005a50:	f002 ff0a 	bl	20008868 <__aeabi_i2d>
20005a54:	460b      	mov	r3, r1
20005a56:	4602      	mov	r2, r0
20005a58:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005a5c:	f002 fdb6 	bl	200085cc <__aeabi_dsub>
20005a60:	f107 0330 	add.w	r3, r7, #48	; 0x30
20005a64:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20005a68:	f805 3b01 	strb.w	r3, [r5], #1
20005a6c:	f8dd c00c 	ldr.w	ip, [sp, #12]
20005a70:	f1bc 0f01 	cmp.w	ip, #1
20005a74:	d029      	beq.n	20005aca <_dtoa_r+0xbaa>
20005a76:	46d1      	mov	r9, sl
20005a78:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005a7c:	46b2      	mov	sl, r6
20005a7e:	9e10      	ldr	r6, [sp, #64]	; 0x40
20005a80:	951c      	str	r5, [sp, #112]	; 0x70
20005a82:	2701      	movs	r7, #1
20005a84:	4665      	mov	r5, ip
20005a86:	46a0      	mov	r8, r4
20005a88:	f240 0300 	movw	r3, #0
20005a8c:	2200      	movs	r2, #0
20005a8e:	f2c4 0324 	movt	r3, #16420	; 0x4024
20005a92:	f002 ff4f 	bl	20008934 <__aeabi_dmul>
20005a96:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20005a9a:	f003 f9e5 	bl	20008e68 <__aeabi_d2iz>
20005a9e:	4604      	mov	r4, r0
20005aa0:	f002 fee2 	bl	20008868 <__aeabi_i2d>
20005aa4:	3430      	adds	r4, #48	; 0x30
20005aa6:	4602      	mov	r2, r0
20005aa8:	460b      	mov	r3, r1
20005aaa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005aae:	f002 fd8d 	bl	200085cc <__aeabi_dsub>
20005ab2:	55f4      	strb	r4, [r6, r7]
20005ab4:	3701      	adds	r7, #1
20005ab6:	42af      	cmp	r7, r5
20005ab8:	d1e6      	bne.n	20005a88 <_dtoa_r+0xb68>
20005aba:	9d1c      	ldr	r5, [sp, #112]	; 0x70
20005abc:	3f01      	subs	r7, #1
20005abe:	4656      	mov	r6, sl
20005ac0:	4644      	mov	r4, r8
20005ac2:	46ca      	mov	sl, r9
20005ac4:	19ed      	adds	r5, r5, r7
20005ac6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20005aca:	f240 0300 	movw	r3, #0
20005ace:	2200      	movs	r2, #0
20005ad0:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
20005ad4:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
20005ad8:	f002 fd7a 	bl	200085d0 <__adddf3>
20005adc:	4602      	mov	r2, r0
20005ade:	460b      	mov	r3, r1
20005ae0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005ae4:	f003 f9b6 	bl	20008e54 <__aeabi_dcmpgt>
20005ae8:	b9f0      	cbnz	r0, 20005b28 <_dtoa_r+0xc08>
20005aea:	f240 0100 	movw	r1, #0
20005aee:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
20005af2:	2000      	movs	r0, #0
20005af4:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
20005af8:	f002 fd68 	bl	200085cc <__aeabi_dsub>
20005afc:	4602      	mov	r2, r0
20005afe:	460b      	mov	r3, r1
20005b00:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005b04:	f003 f988 	bl	20008e18 <__aeabi_dcmplt>
20005b08:	2800      	cmp	r0, #0
20005b0a:	f43f acac 	beq.w	20005466 <_dtoa_r+0x546>
20005b0e:	462b      	mov	r3, r5
20005b10:	461d      	mov	r5, r3
20005b12:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
20005b16:	2a30      	cmp	r2, #48	; 0x30
20005b18:	d0fa      	beq.n	20005b10 <_dtoa_r+0xbf0>
20005b1a:	e61d      	b.n	20005758 <_dtoa_r+0x838>
20005b1c:	9810      	ldr	r0, [sp, #64]	; 0x40
20005b1e:	f7ff ba40 	b.w	20004fa2 <_dtoa_r+0x82>
20005b22:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
20005b26:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20005b28:	9e12      	ldr	r6, [sp, #72]	; 0x48
20005b2a:	9910      	ldr	r1, [sp, #64]	; 0x40
20005b2c:	e550      	b.n	200055d0 <_dtoa_r+0x6b0>
20005b2e:	4658      	mov	r0, fp
20005b30:	9906      	ldr	r1, [sp, #24]
20005b32:	f001 fb3d 	bl	200071b0 <__mcmp>
20005b36:	2800      	cmp	r0, #0
20005b38:	f6bf add0 	bge.w	200056dc <_dtoa_r+0x7bc>
20005b3c:	4659      	mov	r1, fp
20005b3e:	4620      	mov	r0, r4
20005b40:	220a      	movs	r2, #10
20005b42:	2300      	movs	r3, #0
20005b44:	f001 fea6 	bl	20007894 <__multadd>
20005b48:	9916      	ldr	r1, [sp, #88]	; 0x58
20005b4a:	3e01      	subs	r6, #1
20005b4c:	4683      	mov	fp, r0
20005b4e:	2900      	cmp	r1, #0
20005b50:	f040 8119 	bne.w	20005d86 <_dtoa_r+0xe66>
20005b54:	9a11      	ldr	r2, [sp, #68]	; 0x44
20005b56:	9208      	str	r2, [sp, #32]
20005b58:	e5c0      	b.n	200056dc <_dtoa_r+0x7bc>
20005b5a:	9806      	ldr	r0, [sp, #24]
20005b5c:	6903      	ldr	r3, [r0, #16]
20005b5e:	eb00 0383 	add.w	r3, r0, r3, lsl #2
20005b62:	6918      	ldr	r0, [r3, #16]
20005b64:	f001 fad2 	bl	2000710c <__hi0bits>
20005b68:	f1c0 0320 	rsb	r3, r0, #32
20005b6c:	e595      	b.n	2000569a <_dtoa_r+0x77a>
20005b6e:	2101      	movs	r1, #1
20005b70:	9111      	str	r1, [sp, #68]	; 0x44
20005b72:	9108      	str	r1, [sp, #32]
20005b74:	912b      	str	r1, [sp, #172]	; 0xac
20005b76:	f7ff bb0f 	b.w	20005198 <_dtoa_r+0x278>
20005b7a:	9d10      	ldr	r5, [sp, #64]	; 0x40
20005b7c:	46b1      	mov	r9, r6
20005b7e:	9f16      	ldr	r7, [sp, #88]	; 0x58
20005b80:	46aa      	mov	sl, r5
20005b82:	f8dd 8018 	ldr.w	r8, [sp, #24]
20005b86:	9e08      	ldr	r6, [sp, #32]
20005b88:	e002      	b.n	20005b90 <_dtoa_r+0xc70>
20005b8a:	f001 fe83 	bl	20007894 <__multadd>
20005b8e:	4683      	mov	fp, r0
20005b90:	4641      	mov	r1, r8
20005b92:	4658      	mov	r0, fp
20005b94:	f7ff f934 	bl	20004e00 <quorem>
20005b98:	3501      	adds	r5, #1
20005b9a:	220a      	movs	r2, #10
20005b9c:	2300      	movs	r3, #0
20005b9e:	4659      	mov	r1, fp
20005ba0:	f100 0c30 	add.w	ip, r0, #48	; 0x30
20005ba4:	f80a c007 	strb.w	ip, [sl, r7]
20005ba8:	3701      	adds	r7, #1
20005baa:	4620      	mov	r0, r4
20005bac:	42be      	cmp	r6, r7
20005bae:	dcec      	bgt.n	20005b8a <_dtoa_r+0xc6a>
20005bb0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20005bb4:	464e      	mov	r6, r9
20005bb6:	2700      	movs	r7, #0
20005bb8:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20005bbc:	4659      	mov	r1, fp
20005bbe:	2201      	movs	r2, #1
20005bc0:	4620      	mov	r0, r4
20005bc2:	f001 fd65 	bl	20007690 <__lshift>
20005bc6:	9906      	ldr	r1, [sp, #24]
20005bc8:	4683      	mov	fp, r0
20005bca:	f001 faf1 	bl	200071b0 <__mcmp>
20005bce:	2800      	cmp	r0, #0
20005bd0:	dd0f      	ble.n	20005bf2 <_dtoa_r+0xcd2>
20005bd2:	9910      	ldr	r1, [sp, #64]	; 0x40
20005bd4:	e000      	b.n	20005bd8 <_dtoa_r+0xcb8>
20005bd6:	461d      	mov	r5, r3
20005bd8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20005bdc:	1e6b      	subs	r3, r5, #1
20005bde:	2a39      	cmp	r2, #57	; 0x39
20005be0:	f040 808c 	bne.w	20005cfc <_dtoa_r+0xddc>
20005be4:	428b      	cmp	r3, r1
20005be6:	d1f6      	bne.n	20005bd6 <_dtoa_r+0xcb6>
20005be8:	9910      	ldr	r1, [sp, #64]	; 0x40
20005bea:	2331      	movs	r3, #49	; 0x31
20005bec:	3601      	adds	r6, #1
20005bee:	700b      	strb	r3, [r1, #0]
20005bf0:	e59a      	b.n	20005728 <_dtoa_r+0x808>
20005bf2:	d103      	bne.n	20005bfc <_dtoa_r+0xcdc>
20005bf4:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005bf6:	f010 0f01 	tst.w	r0, #1
20005bfa:	d1ea      	bne.n	20005bd2 <_dtoa_r+0xcb2>
20005bfc:	462b      	mov	r3, r5
20005bfe:	461d      	mov	r5, r3
20005c00:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
20005c04:	2a30      	cmp	r2, #48	; 0x30
20005c06:	d0fa      	beq.n	20005bfe <_dtoa_r+0xcde>
20005c08:	e58e      	b.n	20005728 <_dtoa_r+0x808>
20005c0a:	4659      	mov	r1, fp
20005c0c:	9a15      	ldr	r2, [sp, #84]	; 0x54
20005c0e:	4620      	mov	r0, r4
20005c10:	f001 fe84 	bl	2000791c <__pow5mult>
20005c14:	4683      	mov	fp, r0
20005c16:	e528      	b.n	2000566a <_dtoa_r+0x74a>
20005c18:	f005 030f 	and.w	r3, r5, #15
20005c1c:	f249 7278 	movw	r2, #38776	; 0x9778
20005c20:	f2c2 0200 	movt	r2, #8192	; 0x2000
20005c24:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20005c28:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
20005c2c:	e9d3 2300 	ldrd	r2, r3, [r3]
20005c30:	f002 fe80 	bl	20008934 <__aeabi_dmul>
20005c34:	112d      	asrs	r5, r5, #4
20005c36:	bf08      	it	eq
20005c38:	f04f 0802 	moveq.w	r8, #2
20005c3c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20005c40:	f43f aafd 	beq.w	2000523e <_dtoa_r+0x31e>
20005c44:	f649 0750 	movw	r7, #38992	; 0x9850
20005c48:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20005c4c:	f04f 0802 	mov.w	r8, #2
20005c50:	f2c2 0700 	movt	r7, #8192	; 0x2000
20005c54:	f015 0f01 	tst.w	r5, #1
20005c58:	4610      	mov	r0, r2
20005c5a:	4619      	mov	r1, r3
20005c5c:	d007      	beq.n	20005c6e <_dtoa_r+0xd4e>
20005c5e:	e9d7 2300 	ldrd	r2, r3, [r7]
20005c62:	f108 0801 	add.w	r8, r8, #1
20005c66:	f002 fe65 	bl	20008934 <__aeabi_dmul>
20005c6a:	4602      	mov	r2, r0
20005c6c:	460b      	mov	r3, r1
20005c6e:	3708      	adds	r7, #8
20005c70:	106d      	asrs	r5, r5, #1
20005c72:	d1ef      	bne.n	20005c54 <_dtoa_r+0xd34>
20005c74:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
20005c78:	f7ff bae1 	b.w	2000523e <_dtoa_r+0x31e>
20005c7c:	9915      	ldr	r1, [sp, #84]	; 0x54
20005c7e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
20005c80:	1a5b      	subs	r3, r3, r1
20005c82:	18c9      	adds	r1, r1, r3
20005c84:	18d2      	adds	r2, r2, r3
20005c86:	9115      	str	r1, [sp, #84]	; 0x54
20005c88:	9217      	str	r2, [sp, #92]	; 0x5c
20005c8a:	e5a0      	b.n	200057ce <_dtoa_r+0x8ae>
20005c8c:	4659      	mov	r1, fp
20005c8e:	4620      	mov	r0, r4
20005c90:	f001 fe44 	bl	2000791c <__pow5mult>
20005c94:	4683      	mov	fp, r0
20005c96:	e4e8      	b.n	2000566a <_dtoa_r+0x74a>
20005c98:	9919      	ldr	r1, [sp, #100]	; 0x64
20005c9a:	2900      	cmp	r1, #0
20005c9c:	d047      	beq.n	20005d2e <_dtoa_r+0xe0e>
20005c9e:	f503 6386 	add.w	r3, r3, #1072	; 0x430
20005ca2:	9f15      	ldr	r7, [sp, #84]	; 0x54
20005ca4:	3303      	adds	r3, #3
20005ca6:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20005ca8:	e597      	b.n	200057da <_dtoa_r+0x8ba>
20005caa:	3201      	adds	r2, #1
20005cac:	b2d2      	uxtb	r2, r2
20005cae:	e49d      	b.n	200055ec <_dtoa_r+0x6cc>
20005cb0:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
20005cb4:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
20005cb8:	9e1d      	ldr	r6, [sp, #116]	; 0x74
20005cba:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20005cbc:	f7ff bbd3 	b.w	20005466 <_dtoa_r+0x546>
20005cc0:	990f      	ldr	r1, [sp, #60]	; 0x3c
20005cc2:	2300      	movs	r3, #0
20005cc4:	9808      	ldr	r0, [sp, #32]
20005cc6:	1a0d      	subs	r5, r1, r0
20005cc8:	e587      	b.n	200057da <_dtoa_r+0x8ba>
20005cca:	f1b9 0f00 	cmp.w	r9, #0
20005cce:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20005cd0:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20005cd2:	dd0f      	ble.n	20005cf4 <_dtoa_r+0xdd4>
20005cd4:	4659      	mov	r1, fp
20005cd6:	2201      	movs	r2, #1
20005cd8:	4620      	mov	r0, r4
20005cda:	f001 fcd9 	bl	20007690 <__lshift>
20005cde:	9906      	ldr	r1, [sp, #24]
20005ce0:	4683      	mov	fp, r0
20005ce2:	f001 fa65 	bl	200071b0 <__mcmp>
20005ce6:	2800      	cmp	r0, #0
20005ce8:	dd47      	ble.n	20005d7a <_dtoa_r+0xe5a>
20005cea:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005cec:	2939      	cmp	r1, #57	; 0x39
20005cee:	d031      	beq.n	20005d54 <_dtoa_r+0xe34>
20005cf0:	3101      	adds	r1, #1
20005cf2:	910b      	str	r1, [sp, #44]	; 0x2c
20005cf4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20005cf6:	f805 2b01 	strb.w	r2, [r5], #1
20005cfa:	e515      	b.n	20005728 <_dtoa_r+0x808>
20005cfc:	3201      	adds	r2, #1
20005cfe:	701a      	strb	r2, [r3, #0]
20005d00:	e512      	b.n	20005728 <_dtoa_r+0x808>
20005d02:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20005d04:	4620      	mov	r0, r4
20005d06:	6851      	ldr	r1, [r2, #4]
20005d08:	f001 fba8 	bl	2000745c <_Balloc>
20005d0c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
20005d0e:	f103 010c 	add.w	r1, r3, #12
20005d12:	691a      	ldr	r2, [r3, #16]
20005d14:	3202      	adds	r2, #2
20005d16:	0092      	lsls	r2, r2, #2
20005d18:	4605      	mov	r5, r0
20005d1a:	300c      	adds	r0, #12
20005d1c:	f001 f8ce 	bl	20006ebc <memcpy>
20005d20:	4620      	mov	r0, r4
20005d22:	4629      	mov	r1, r5
20005d24:	2201      	movs	r2, #1
20005d26:	f001 fcb3 	bl	20007690 <__lshift>
20005d2a:	4682      	mov	sl, r0
20005d2c:	e601      	b.n	20005932 <_dtoa_r+0xa12>
20005d2e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
20005d30:	9f15      	ldr	r7, [sp, #84]	; 0x54
20005d32:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20005d34:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
20005d38:	e54f      	b.n	200057da <_dtoa_r+0x8ba>
20005d3a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20005d3c:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20005d3e:	e73d      	b.n	20005bbc <_dtoa_r+0xc9c>
20005d40:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20005d42:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20005d44:	2b39      	cmp	r3, #57	; 0x39
20005d46:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20005d48:	d004      	beq.n	20005d54 <_dtoa_r+0xe34>
20005d4a:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005d4c:	1c43      	adds	r3, r0, #1
20005d4e:	f805 3b01 	strb.w	r3, [r5], #1
20005d52:	e4e9      	b.n	20005728 <_dtoa_r+0x808>
20005d54:	2339      	movs	r3, #57	; 0x39
20005d56:	f805 3b01 	strb.w	r3, [r5], #1
20005d5a:	9910      	ldr	r1, [sp, #64]	; 0x40
20005d5c:	e73c      	b.n	20005bd8 <_dtoa_r+0xcb8>
20005d5e:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005d60:	4633      	mov	r3, r6
20005d62:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20005d64:	2839      	cmp	r0, #57	; 0x39
20005d66:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20005d68:	d0f4      	beq.n	20005d54 <_dtoa_r+0xe34>
20005d6a:	2b00      	cmp	r3, #0
20005d6c:	dd01      	ble.n	20005d72 <_dtoa_r+0xe52>
20005d6e:	3001      	adds	r0, #1
20005d70:	900b      	str	r0, [sp, #44]	; 0x2c
20005d72:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005d74:	f805 1b01 	strb.w	r1, [r5], #1
20005d78:	e4d6      	b.n	20005728 <_dtoa_r+0x808>
20005d7a:	d1bb      	bne.n	20005cf4 <_dtoa_r+0xdd4>
20005d7c:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005d7e:	f010 0f01 	tst.w	r0, #1
20005d82:	d0b7      	beq.n	20005cf4 <_dtoa_r+0xdd4>
20005d84:	e7b1      	b.n	20005cea <_dtoa_r+0xdca>
20005d86:	2300      	movs	r3, #0
20005d88:	990c      	ldr	r1, [sp, #48]	; 0x30
20005d8a:	4620      	mov	r0, r4
20005d8c:	220a      	movs	r2, #10
20005d8e:	f001 fd81 	bl	20007894 <__multadd>
20005d92:	9b11      	ldr	r3, [sp, #68]	; 0x44
20005d94:	9308      	str	r3, [sp, #32]
20005d96:	900c      	str	r0, [sp, #48]	; 0x30
20005d98:	e4a0      	b.n	200056dc <_dtoa_r+0x7bc>
20005d9a:	9908      	ldr	r1, [sp, #32]
20005d9c:	290e      	cmp	r1, #14
20005d9e:	bf8c      	ite	hi
20005da0:	2700      	movhi	r7, #0
20005da2:	f007 0701 	andls.w	r7, r7, #1
20005da6:	f7ff b9fa 	b.w	2000519e <_dtoa_r+0x27e>
20005daa:	f43f ac81 	beq.w	200056b0 <_dtoa_r+0x790>
20005dae:	331c      	adds	r3, #28
20005db0:	e479      	b.n	200056a6 <_dtoa_r+0x786>
20005db2:	2701      	movs	r7, #1
20005db4:	f7ff b98a 	b.w	200050cc <_dtoa_r+0x1ac>

20005db8 <_fflush_r>:
20005db8:	690b      	ldr	r3, [r1, #16]
20005dba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20005dbe:	460c      	mov	r4, r1
20005dc0:	4680      	mov	r8, r0
20005dc2:	2b00      	cmp	r3, #0
20005dc4:	d071      	beq.n	20005eaa <_fflush_r+0xf2>
20005dc6:	b110      	cbz	r0, 20005dce <_fflush_r+0x16>
20005dc8:	6983      	ldr	r3, [r0, #24]
20005dca:	2b00      	cmp	r3, #0
20005dcc:	d078      	beq.n	20005ec0 <_fflush_r+0x108>
20005dce:	f249 63d0 	movw	r3, #38608	; 0x96d0
20005dd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005dd6:	429c      	cmp	r4, r3
20005dd8:	bf08      	it	eq
20005dda:	f8d8 4004 	ldreq.w	r4, [r8, #4]
20005dde:	d010      	beq.n	20005e02 <_fflush_r+0x4a>
20005de0:	f249 63f0 	movw	r3, #38640	; 0x96f0
20005de4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005de8:	429c      	cmp	r4, r3
20005dea:	bf08      	it	eq
20005dec:	f8d8 4008 	ldreq.w	r4, [r8, #8]
20005df0:	d007      	beq.n	20005e02 <_fflush_r+0x4a>
20005df2:	f249 7310 	movw	r3, #38672	; 0x9710
20005df6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005dfa:	429c      	cmp	r4, r3
20005dfc:	bf08      	it	eq
20005dfe:	f8d8 400c 	ldreq.w	r4, [r8, #12]
20005e02:	89a3      	ldrh	r3, [r4, #12]
20005e04:	b21a      	sxth	r2, r3
20005e06:	f012 0f08 	tst.w	r2, #8
20005e0a:	d135      	bne.n	20005e78 <_fflush_r+0xc0>
20005e0c:	6862      	ldr	r2, [r4, #4]
20005e0e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20005e12:	81a3      	strh	r3, [r4, #12]
20005e14:	2a00      	cmp	r2, #0
20005e16:	dd5e      	ble.n	20005ed6 <_fflush_r+0x11e>
20005e18:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
20005e1a:	2e00      	cmp	r6, #0
20005e1c:	d045      	beq.n	20005eaa <_fflush_r+0xf2>
20005e1e:	b29b      	uxth	r3, r3
20005e20:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
20005e24:	bf18      	it	ne
20005e26:	6d65      	ldrne	r5, [r4, #84]	; 0x54
20005e28:	d059      	beq.n	20005ede <_fflush_r+0x126>
20005e2a:	f013 0f04 	tst.w	r3, #4
20005e2e:	d14a      	bne.n	20005ec6 <_fflush_r+0x10e>
20005e30:	2300      	movs	r3, #0
20005e32:	4640      	mov	r0, r8
20005e34:	6a21      	ldr	r1, [r4, #32]
20005e36:	462a      	mov	r2, r5
20005e38:	47b0      	blx	r6
20005e3a:	4285      	cmp	r5, r0
20005e3c:	d138      	bne.n	20005eb0 <_fflush_r+0xf8>
20005e3e:	89a1      	ldrh	r1, [r4, #12]
20005e40:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
20005e44:	6922      	ldr	r2, [r4, #16]
20005e46:	f2c0 0300 	movt	r3, #0
20005e4a:	ea01 0303 	and.w	r3, r1, r3
20005e4e:	2100      	movs	r1, #0
20005e50:	6061      	str	r1, [r4, #4]
20005e52:	f413 5f80 	tst.w	r3, #4096	; 0x1000
20005e56:	6b61      	ldr	r1, [r4, #52]	; 0x34
20005e58:	81a3      	strh	r3, [r4, #12]
20005e5a:	6022      	str	r2, [r4, #0]
20005e5c:	bf18      	it	ne
20005e5e:	6565      	strne	r5, [r4, #84]	; 0x54
20005e60:	b319      	cbz	r1, 20005eaa <_fflush_r+0xf2>
20005e62:	f104 0344 	add.w	r3, r4, #68	; 0x44
20005e66:	4299      	cmp	r1, r3
20005e68:	d002      	beq.n	20005e70 <_fflush_r+0xb8>
20005e6a:	4640      	mov	r0, r8
20005e6c:	f000 f998 	bl	200061a0 <_free_r>
20005e70:	2000      	movs	r0, #0
20005e72:	6360      	str	r0, [r4, #52]	; 0x34
20005e74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20005e78:	6926      	ldr	r6, [r4, #16]
20005e7a:	b1b6      	cbz	r6, 20005eaa <_fflush_r+0xf2>
20005e7c:	6825      	ldr	r5, [r4, #0]
20005e7e:	6026      	str	r6, [r4, #0]
20005e80:	1bad      	subs	r5, r5, r6
20005e82:	f012 0f03 	tst.w	r2, #3
20005e86:	bf0c      	ite	eq
20005e88:	6963      	ldreq	r3, [r4, #20]
20005e8a:	2300      	movne	r3, #0
20005e8c:	60a3      	str	r3, [r4, #8]
20005e8e:	e00a      	b.n	20005ea6 <_fflush_r+0xee>
20005e90:	4632      	mov	r2, r6
20005e92:	462b      	mov	r3, r5
20005e94:	6aa7      	ldr	r7, [r4, #40]	; 0x28
20005e96:	4640      	mov	r0, r8
20005e98:	6a21      	ldr	r1, [r4, #32]
20005e9a:	47b8      	blx	r7
20005e9c:	2800      	cmp	r0, #0
20005e9e:	ebc0 0505 	rsb	r5, r0, r5
20005ea2:	4406      	add	r6, r0
20005ea4:	dd04      	ble.n	20005eb0 <_fflush_r+0xf8>
20005ea6:	2d00      	cmp	r5, #0
20005ea8:	dcf2      	bgt.n	20005e90 <_fflush_r+0xd8>
20005eaa:	2000      	movs	r0, #0
20005eac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20005eb0:	89a3      	ldrh	r3, [r4, #12]
20005eb2:	f04f 30ff 	mov.w	r0, #4294967295
20005eb6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20005eba:	81a3      	strh	r3, [r4, #12]
20005ebc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20005ec0:	f000 f8ea 	bl	20006098 <__sinit>
20005ec4:	e783      	b.n	20005dce <_fflush_r+0x16>
20005ec6:	6862      	ldr	r2, [r4, #4]
20005ec8:	6b63      	ldr	r3, [r4, #52]	; 0x34
20005eca:	1aad      	subs	r5, r5, r2
20005ecc:	2b00      	cmp	r3, #0
20005ece:	d0af      	beq.n	20005e30 <_fflush_r+0x78>
20005ed0:	6c23      	ldr	r3, [r4, #64]	; 0x40
20005ed2:	1aed      	subs	r5, r5, r3
20005ed4:	e7ac      	b.n	20005e30 <_fflush_r+0x78>
20005ed6:	6c22      	ldr	r2, [r4, #64]	; 0x40
20005ed8:	2a00      	cmp	r2, #0
20005eda:	dc9d      	bgt.n	20005e18 <_fflush_r+0x60>
20005edc:	e7e5      	b.n	20005eaa <_fflush_r+0xf2>
20005ede:	2301      	movs	r3, #1
20005ee0:	4640      	mov	r0, r8
20005ee2:	6a21      	ldr	r1, [r4, #32]
20005ee4:	47b0      	blx	r6
20005ee6:	f1b0 3fff 	cmp.w	r0, #4294967295
20005eea:	4605      	mov	r5, r0
20005eec:	d002      	beq.n	20005ef4 <_fflush_r+0x13c>
20005eee:	89a3      	ldrh	r3, [r4, #12]
20005ef0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
20005ef2:	e79a      	b.n	20005e2a <_fflush_r+0x72>
20005ef4:	f8d8 3000 	ldr.w	r3, [r8]
20005ef8:	2b1d      	cmp	r3, #29
20005efa:	d0d6      	beq.n	20005eaa <_fflush_r+0xf2>
20005efc:	89a3      	ldrh	r3, [r4, #12]
20005efe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20005f02:	81a3      	strh	r3, [r4, #12]
20005f04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

20005f08 <fflush>:
20005f08:	4601      	mov	r1, r0
20005f0a:	b128      	cbz	r0, 20005f18 <fflush+0x10>
20005f0c:	f649 03e4 	movw	r3, #39140	; 0x98e4
20005f10:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005f14:	6818      	ldr	r0, [r3, #0]
20005f16:	e74f      	b.n	20005db8 <_fflush_r>
20005f18:	f249 6354 	movw	r3, #38484	; 0x9654
20005f1c:	f645 51b9 	movw	r1, #23993	; 0x5db9
20005f20:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005f24:	f2c2 0100 	movt	r1, #8192	; 0x2000
20005f28:	6818      	ldr	r0, [r3, #0]
20005f2a:	f000 bbb3 	b.w	20006694 <_fwalk_reent>
20005f2e:	bf00      	nop

20005f30 <__sfp_lock_acquire>:
20005f30:	4770      	bx	lr
20005f32:	bf00      	nop

20005f34 <__sfp_lock_release>:
20005f34:	4770      	bx	lr
20005f36:	bf00      	nop

20005f38 <__sinit_lock_acquire>:
20005f38:	4770      	bx	lr
20005f3a:	bf00      	nop

20005f3c <__sinit_lock_release>:
20005f3c:	4770      	bx	lr
20005f3e:	bf00      	nop

20005f40 <__fp_lock>:
20005f40:	2000      	movs	r0, #0
20005f42:	4770      	bx	lr

20005f44 <__fp_unlock>:
20005f44:	2000      	movs	r0, #0
20005f46:	4770      	bx	lr

20005f48 <__fp_unlock_all>:
20005f48:	f649 03e4 	movw	r3, #39140	; 0x98e4
20005f4c:	f645 7145 	movw	r1, #24389	; 0x5f45
20005f50:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005f54:	f2c2 0100 	movt	r1, #8192	; 0x2000
20005f58:	6818      	ldr	r0, [r3, #0]
20005f5a:	f000 bbc5 	b.w	200066e8 <_fwalk>
20005f5e:	bf00      	nop

20005f60 <__fp_lock_all>:
20005f60:	f649 03e4 	movw	r3, #39140	; 0x98e4
20005f64:	f645 7141 	movw	r1, #24385	; 0x5f41
20005f68:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005f6c:	f2c2 0100 	movt	r1, #8192	; 0x2000
20005f70:	6818      	ldr	r0, [r3, #0]
20005f72:	f000 bbb9 	b.w	200066e8 <_fwalk>
20005f76:	bf00      	nop

20005f78 <_cleanup_r>:
20005f78:	f248 218d 	movw	r1, #33421	; 0x828d
20005f7c:	f2c2 0100 	movt	r1, #8192	; 0x2000
20005f80:	f000 bbb2 	b.w	200066e8 <_fwalk>

20005f84 <_cleanup>:
20005f84:	f249 6354 	movw	r3, #38484	; 0x9654
20005f88:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005f8c:	6818      	ldr	r0, [r3, #0]
20005f8e:	e7f3      	b.n	20005f78 <_cleanup_r>

20005f90 <std>:
20005f90:	b510      	push	{r4, lr}
20005f92:	4604      	mov	r4, r0
20005f94:	2300      	movs	r3, #0
20005f96:	305c      	adds	r0, #92	; 0x5c
20005f98:	81a1      	strh	r1, [r4, #12]
20005f9a:	4619      	mov	r1, r3
20005f9c:	81e2      	strh	r2, [r4, #14]
20005f9e:	2208      	movs	r2, #8
20005fa0:	6023      	str	r3, [r4, #0]
20005fa2:	6063      	str	r3, [r4, #4]
20005fa4:	60a3      	str	r3, [r4, #8]
20005fa6:	6663      	str	r3, [r4, #100]	; 0x64
20005fa8:	6123      	str	r3, [r4, #16]
20005faa:	6163      	str	r3, [r4, #20]
20005fac:	61a3      	str	r3, [r4, #24]
20005fae:	f7fd f967 	bl	20003280 <memset>
20005fb2:	f647 60ed 	movw	r0, #32493	; 0x7eed
20005fb6:	f647 61b1 	movw	r1, #32433	; 0x7eb1
20005fba:	f647 6289 	movw	r2, #32393	; 0x7e89
20005fbe:	f647 6381 	movw	r3, #32385	; 0x7e81
20005fc2:	f2c2 0000 	movt	r0, #8192	; 0x2000
20005fc6:	f2c2 0100 	movt	r1, #8192	; 0x2000
20005fca:	f2c2 0200 	movt	r2, #8192	; 0x2000
20005fce:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005fd2:	6260      	str	r0, [r4, #36]	; 0x24
20005fd4:	62a1      	str	r1, [r4, #40]	; 0x28
20005fd6:	62e2      	str	r2, [r4, #44]	; 0x2c
20005fd8:	6323      	str	r3, [r4, #48]	; 0x30
20005fda:	6224      	str	r4, [r4, #32]
20005fdc:	bd10      	pop	{r4, pc}
20005fde:	bf00      	nop

20005fe0 <__sfmoreglue>:
20005fe0:	b570      	push	{r4, r5, r6, lr}
20005fe2:	2568      	movs	r5, #104	; 0x68
20005fe4:	460e      	mov	r6, r1
20005fe6:	fb05 f501 	mul.w	r5, r5, r1
20005fea:	f105 010c 	add.w	r1, r5, #12
20005fee:	f000 fc59 	bl	200068a4 <_malloc_r>
20005ff2:	4604      	mov	r4, r0
20005ff4:	b148      	cbz	r0, 2000600a <__sfmoreglue+0x2a>
20005ff6:	f100 030c 	add.w	r3, r0, #12
20005ffa:	2100      	movs	r1, #0
20005ffc:	6046      	str	r6, [r0, #4]
20005ffe:	462a      	mov	r2, r5
20006000:	4618      	mov	r0, r3
20006002:	6021      	str	r1, [r4, #0]
20006004:	60a3      	str	r3, [r4, #8]
20006006:	f7fd f93b 	bl	20003280 <memset>
2000600a:	4620      	mov	r0, r4
2000600c:	bd70      	pop	{r4, r5, r6, pc}
2000600e:	bf00      	nop

20006010 <__sfp>:
20006010:	f249 6354 	movw	r3, #38484	; 0x9654
20006014:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006018:	b570      	push	{r4, r5, r6, lr}
2000601a:	681d      	ldr	r5, [r3, #0]
2000601c:	4606      	mov	r6, r0
2000601e:	69ab      	ldr	r3, [r5, #24]
20006020:	2b00      	cmp	r3, #0
20006022:	d02a      	beq.n	2000607a <__sfp+0x6a>
20006024:	35d8      	adds	r5, #216	; 0xd8
20006026:	686b      	ldr	r3, [r5, #4]
20006028:	68ac      	ldr	r4, [r5, #8]
2000602a:	3b01      	subs	r3, #1
2000602c:	d503      	bpl.n	20006036 <__sfp+0x26>
2000602e:	e020      	b.n	20006072 <__sfp+0x62>
20006030:	3468      	adds	r4, #104	; 0x68
20006032:	3b01      	subs	r3, #1
20006034:	d41d      	bmi.n	20006072 <__sfp+0x62>
20006036:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
2000603a:	2a00      	cmp	r2, #0
2000603c:	d1f8      	bne.n	20006030 <__sfp+0x20>
2000603e:	2500      	movs	r5, #0
20006040:	f04f 33ff 	mov.w	r3, #4294967295
20006044:	6665      	str	r5, [r4, #100]	; 0x64
20006046:	f104 005c 	add.w	r0, r4, #92	; 0x5c
2000604a:	81e3      	strh	r3, [r4, #14]
2000604c:	4629      	mov	r1, r5
2000604e:	f04f 0301 	mov.w	r3, #1
20006052:	6025      	str	r5, [r4, #0]
20006054:	81a3      	strh	r3, [r4, #12]
20006056:	2208      	movs	r2, #8
20006058:	60a5      	str	r5, [r4, #8]
2000605a:	6065      	str	r5, [r4, #4]
2000605c:	6125      	str	r5, [r4, #16]
2000605e:	6165      	str	r5, [r4, #20]
20006060:	61a5      	str	r5, [r4, #24]
20006062:	f7fd f90d 	bl	20003280 <memset>
20006066:	64e5      	str	r5, [r4, #76]	; 0x4c
20006068:	6365      	str	r5, [r4, #52]	; 0x34
2000606a:	63a5      	str	r5, [r4, #56]	; 0x38
2000606c:	64a5      	str	r5, [r4, #72]	; 0x48
2000606e:	4620      	mov	r0, r4
20006070:	bd70      	pop	{r4, r5, r6, pc}
20006072:	6828      	ldr	r0, [r5, #0]
20006074:	b128      	cbz	r0, 20006082 <__sfp+0x72>
20006076:	4605      	mov	r5, r0
20006078:	e7d5      	b.n	20006026 <__sfp+0x16>
2000607a:	4628      	mov	r0, r5
2000607c:	f000 f80c 	bl	20006098 <__sinit>
20006080:	e7d0      	b.n	20006024 <__sfp+0x14>
20006082:	4630      	mov	r0, r6
20006084:	2104      	movs	r1, #4
20006086:	f7ff ffab 	bl	20005fe0 <__sfmoreglue>
2000608a:	6028      	str	r0, [r5, #0]
2000608c:	2800      	cmp	r0, #0
2000608e:	d1f2      	bne.n	20006076 <__sfp+0x66>
20006090:	230c      	movs	r3, #12
20006092:	4604      	mov	r4, r0
20006094:	6033      	str	r3, [r6, #0]
20006096:	e7ea      	b.n	2000606e <__sfp+0x5e>

20006098 <__sinit>:
20006098:	b570      	push	{r4, r5, r6, lr}
2000609a:	6986      	ldr	r6, [r0, #24]
2000609c:	4604      	mov	r4, r0
2000609e:	b106      	cbz	r6, 200060a2 <__sinit+0xa>
200060a0:	bd70      	pop	{r4, r5, r6, pc}
200060a2:	f645 7379 	movw	r3, #24441	; 0x5f79
200060a6:	2501      	movs	r5, #1
200060a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200060ac:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
200060b0:	6283      	str	r3, [r0, #40]	; 0x28
200060b2:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
200060b6:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
200060ba:	6185      	str	r5, [r0, #24]
200060bc:	f7ff ffa8 	bl	20006010 <__sfp>
200060c0:	6060      	str	r0, [r4, #4]
200060c2:	4620      	mov	r0, r4
200060c4:	f7ff ffa4 	bl	20006010 <__sfp>
200060c8:	60a0      	str	r0, [r4, #8]
200060ca:	4620      	mov	r0, r4
200060cc:	f7ff ffa0 	bl	20006010 <__sfp>
200060d0:	4632      	mov	r2, r6
200060d2:	2104      	movs	r1, #4
200060d4:	4623      	mov	r3, r4
200060d6:	60e0      	str	r0, [r4, #12]
200060d8:	6860      	ldr	r0, [r4, #4]
200060da:	f7ff ff59 	bl	20005f90 <std>
200060de:	462a      	mov	r2, r5
200060e0:	68a0      	ldr	r0, [r4, #8]
200060e2:	2109      	movs	r1, #9
200060e4:	4623      	mov	r3, r4
200060e6:	f7ff ff53 	bl	20005f90 <std>
200060ea:	4623      	mov	r3, r4
200060ec:	68e0      	ldr	r0, [r4, #12]
200060ee:	2112      	movs	r1, #18
200060f0:	2202      	movs	r2, #2
200060f2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
200060f6:	e74b      	b.n	20005f90 <std>

200060f8 <_malloc_trim_r>:
200060f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
200060fa:	f649 14d8 	movw	r4, #39384	; 0x99d8
200060fe:	f2c2 0400 	movt	r4, #8192	; 0x2000
20006102:	460f      	mov	r7, r1
20006104:	4605      	mov	r5, r0
20006106:	f000 fffd 	bl	20007104 <__malloc_lock>
2000610a:	68a3      	ldr	r3, [r4, #8]
2000610c:	685e      	ldr	r6, [r3, #4]
2000610e:	f026 0603 	bic.w	r6, r6, #3
20006112:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
20006116:	330f      	adds	r3, #15
20006118:	1bdf      	subs	r7, r3, r7
2000611a:	0b3f      	lsrs	r7, r7, #12
2000611c:	3f01      	subs	r7, #1
2000611e:	033f      	lsls	r7, r7, #12
20006120:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
20006124:	db07      	blt.n	20006136 <_malloc_trim_r+0x3e>
20006126:	2100      	movs	r1, #0
20006128:	4628      	mov	r0, r5
2000612a:	f001 fe95 	bl	20007e58 <_sbrk_r>
2000612e:	68a3      	ldr	r3, [r4, #8]
20006130:	18f3      	adds	r3, r6, r3
20006132:	4283      	cmp	r3, r0
20006134:	d004      	beq.n	20006140 <_malloc_trim_r+0x48>
20006136:	4628      	mov	r0, r5
20006138:	f000 ffe6 	bl	20007108 <__malloc_unlock>
2000613c:	2000      	movs	r0, #0
2000613e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20006140:	4279      	negs	r1, r7
20006142:	4628      	mov	r0, r5
20006144:	f001 fe88 	bl	20007e58 <_sbrk_r>
20006148:	f1b0 3fff 	cmp.w	r0, #4294967295
2000614c:	d010      	beq.n	20006170 <_malloc_trim_r+0x78>
2000614e:	68a2      	ldr	r2, [r4, #8]
20006150:	f649 6360 	movw	r3, #40544	; 0x9e60
20006154:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006158:	1bf6      	subs	r6, r6, r7
2000615a:	f046 0601 	orr.w	r6, r6, #1
2000615e:	4628      	mov	r0, r5
20006160:	6056      	str	r6, [r2, #4]
20006162:	681a      	ldr	r2, [r3, #0]
20006164:	1bd7      	subs	r7, r2, r7
20006166:	601f      	str	r7, [r3, #0]
20006168:	f000 ffce 	bl	20007108 <__malloc_unlock>
2000616c:	2001      	movs	r0, #1
2000616e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20006170:	2100      	movs	r1, #0
20006172:	4628      	mov	r0, r5
20006174:	f001 fe70 	bl	20007e58 <_sbrk_r>
20006178:	68a3      	ldr	r3, [r4, #8]
2000617a:	1ac2      	subs	r2, r0, r3
2000617c:	2a0f      	cmp	r2, #15
2000617e:	ddda      	ble.n	20006136 <_malloc_trim_r+0x3e>
20006180:	f649 54e0 	movw	r4, #40416	; 0x9de0
20006184:	f649 6160 	movw	r1, #40544	; 0x9e60
20006188:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000618c:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006190:	f042 0201 	orr.w	r2, r2, #1
20006194:	6824      	ldr	r4, [r4, #0]
20006196:	1b00      	subs	r0, r0, r4
20006198:	6008      	str	r0, [r1, #0]
2000619a:	605a      	str	r2, [r3, #4]
2000619c:	e7cb      	b.n	20006136 <_malloc_trim_r+0x3e>
2000619e:	bf00      	nop

200061a0 <_free_r>:
200061a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
200061a4:	4605      	mov	r5, r0
200061a6:	460c      	mov	r4, r1
200061a8:	2900      	cmp	r1, #0
200061aa:	f000 8088 	beq.w	200062be <_free_r+0x11e>
200061ae:	f000 ffa9 	bl	20007104 <__malloc_lock>
200061b2:	f1a4 0208 	sub.w	r2, r4, #8
200061b6:	f649 10d8 	movw	r0, #39384	; 0x99d8
200061ba:	6856      	ldr	r6, [r2, #4]
200061bc:	f2c2 0000 	movt	r0, #8192	; 0x2000
200061c0:	f026 0301 	bic.w	r3, r6, #1
200061c4:	f8d0 c008 	ldr.w	ip, [r0, #8]
200061c8:	18d1      	adds	r1, r2, r3
200061ca:	458c      	cmp	ip, r1
200061cc:	684f      	ldr	r7, [r1, #4]
200061ce:	f027 0703 	bic.w	r7, r7, #3
200061d2:	f000 8095 	beq.w	20006300 <_free_r+0x160>
200061d6:	f016 0601 	ands.w	r6, r6, #1
200061da:	604f      	str	r7, [r1, #4]
200061dc:	d05f      	beq.n	2000629e <_free_r+0xfe>
200061de:	2600      	movs	r6, #0
200061e0:	19cc      	adds	r4, r1, r7
200061e2:	6864      	ldr	r4, [r4, #4]
200061e4:	f014 0f01 	tst.w	r4, #1
200061e8:	d106      	bne.n	200061f8 <_free_r+0x58>
200061ea:	19db      	adds	r3, r3, r7
200061ec:	2e00      	cmp	r6, #0
200061ee:	d07a      	beq.n	200062e6 <_free_r+0x146>
200061f0:	688c      	ldr	r4, [r1, #8]
200061f2:	68c9      	ldr	r1, [r1, #12]
200061f4:	608c      	str	r4, [r1, #8]
200061f6:	60e1      	str	r1, [r4, #12]
200061f8:	f043 0101 	orr.w	r1, r3, #1
200061fc:	50d3      	str	r3, [r2, r3]
200061fe:	6051      	str	r1, [r2, #4]
20006200:	2e00      	cmp	r6, #0
20006202:	d147      	bne.n	20006294 <_free_r+0xf4>
20006204:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
20006208:	d35b      	bcc.n	200062c2 <_free_r+0x122>
2000620a:	0a59      	lsrs	r1, r3, #9
2000620c:	2904      	cmp	r1, #4
2000620e:	bf9e      	ittt	ls
20006210:	ea4f 1c93 	movls.w	ip, r3, lsr #6
20006214:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
20006218:	ea4f 04cc 	movls.w	r4, ip, lsl #3
2000621c:	d928      	bls.n	20006270 <_free_r+0xd0>
2000621e:	2914      	cmp	r1, #20
20006220:	bf9c      	itt	ls
20006222:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
20006226:	ea4f 04cc 	movls.w	r4, ip, lsl #3
2000622a:	d921      	bls.n	20006270 <_free_r+0xd0>
2000622c:	2954      	cmp	r1, #84	; 0x54
2000622e:	bf9e      	ittt	ls
20006230:	ea4f 3c13 	movls.w	ip, r3, lsr #12
20006234:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
20006238:	ea4f 04cc 	movls.w	r4, ip, lsl #3
2000623c:	d918      	bls.n	20006270 <_free_r+0xd0>
2000623e:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
20006242:	bf9e      	ittt	ls
20006244:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
20006248:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
2000624c:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20006250:	d90e      	bls.n	20006270 <_free_r+0xd0>
20006252:	f240 5c54 	movw	ip, #1364	; 0x554
20006256:	4561      	cmp	r1, ip
20006258:	bf95      	itete	ls
2000625a:	ea4f 4c93 	movls.w	ip, r3, lsr #18
2000625e:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
20006262:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
20006266:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
2000626a:	bf98      	it	ls
2000626c:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20006270:	1904      	adds	r4, r0, r4
20006272:	68a1      	ldr	r1, [r4, #8]
20006274:	42a1      	cmp	r1, r4
20006276:	d103      	bne.n	20006280 <_free_r+0xe0>
20006278:	e064      	b.n	20006344 <_free_r+0x1a4>
2000627a:	6889      	ldr	r1, [r1, #8]
2000627c:	428c      	cmp	r4, r1
2000627e:	d004      	beq.n	2000628a <_free_r+0xea>
20006280:	6848      	ldr	r0, [r1, #4]
20006282:	f020 0003 	bic.w	r0, r0, #3
20006286:	4283      	cmp	r3, r0
20006288:	d3f7      	bcc.n	2000627a <_free_r+0xda>
2000628a:	68cb      	ldr	r3, [r1, #12]
2000628c:	60d3      	str	r3, [r2, #12]
2000628e:	6091      	str	r1, [r2, #8]
20006290:	60ca      	str	r2, [r1, #12]
20006292:	609a      	str	r2, [r3, #8]
20006294:	4628      	mov	r0, r5
20006296:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
2000629a:	f000 bf35 	b.w	20007108 <__malloc_unlock>
2000629e:	f854 4c08 	ldr.w	r4, [r4, #-8]
200062a2:	f100 0c08 	add.w	ip, r0, #8
200062a6:	1b12      	subs	r2, r2, r4
200062a8:	191b      	adds	r3, r3, r4
200062aa:	6894      	ldr	r4, [r2, #8]
200062ac:	4564      	cmp	r4, ip
200062ae:	d047      	beq.n	20006340 <_free_r+0x1a0>
200062b0:	f8d2 c00c 	ldr.w	ip, [r2, #12]
200062b4:	f8cc 4008 	str.w	r4, [ip, #8]
200062b8:	f8c4 c00c 	str.w	ip, [r4, #12]
200062bc:	e790      	b.n	200061e0 <_free_r+0x40>
200062be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200062c2:	08db      	lsrs	r3, r3, #3
200062c4:	f04f 0c01 	mov.w	ip, #1
200062c8:	6846      	ldr	r6, [r0, #4]
200062ca:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
200062ce:	109b      	asrs	r3, r3, #2
200062d0:	fa0c f303 	lsl.w	r3, ip, r3
200062d4:	60d1      	str	r1, [r2, #12]
200062d6:	688c      	ldr	r4, [r1, #8]
200062d8:	ea46 0303 	orr.w	r3, r6, r3
200062dc:	6043      	str	r3, [r0, #4]
200062de:	6094      	str	r4, [r2, #8]
200062e0:	60e2      	str	r2, [r4, #12]
200062e2:	608a      	str	r2, [r1, #8]
200062e4:	e7d6      	b.n	20006294 <_free_r+0xf4>
200062e6:	688c      	ldr	r4, [r1, #8]
200062e8:	4f1c      	ldr	r7, [pc, #112]	; (2000635c <_free_r+0x1bc>)
200062ea:	42bc      	cmp	r4, r7
200062ec:	d181      	bne.n	200061f2 <_free_r+0x52>
200062ee:	50d3      	str	r3, [r2, r3]
200062f0:	f043 0301 	orr.w	r3, r3, #1
200062f4:	60e2      	str	r2, [r4, #12]
200062f6:	60a2      	str	r2, [r4, #8]
200062f8:	6053      	str	r3, [r2, #4]
200062fa:	6094      	str	r4, [r2, #8]
200062fc:	60d4      	str	r4, [r2, #12]
200062fe:	e7c9      	b.n	20006294 <_free_r+0xf4>
20006300:	18fb      	adds	r3, r7, r3
20006302:	f016 0f01 	tst.w	r6, #1
20006306:	d107      	bne.n	20006318 <_free_r+0x178>
20006308:	f854 1c08 	ldr.w	r1, [r4, #-8]
2000630c:	1a52      	subs	r2, r2, r1
2000630e:	185b      	adds	r3, r3, r1
20006310:	68d4      	ldr	r4, [r2, #12]
20006312:	6891      	ldr	r1, [r2, #8]
20006314:	60a1      	str	r1, [r4, #8]
20006316:	60cc      	str	r4, [r1, #12]
20006318:	f649 51e4 	movw	r1, #40420	; 0x9de4
2000631c:	6082      	str	r2, [r0, #8]
2000631e:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006322:	f043 0001 	orr.w	r0, r3, #1
20006326:	6050      	str	r0, [r2, #4]
20006328:	680a      	ldr	r2, [r1, #0]
2000632a:	4293      	cmp	r3, r2
2000632c:	d3b2      	bcc.n	20006294 <_free_r+0xf4>
2000632e:	f649 635c 	movw	r3, #40540	; 0x9e5c
20006332:	4628      	mov	r0, r5
20006334:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006338:	6819      	ldr	r1, [r3, #0]
2000633a:	f7ff fedd 	bl	200060f8 <_malloc_trim_r>
2000633e:	e7a9      	b.n	20006294 <_free_r+0xf4>
20006340:	2601      	movs	r6, #1
20006342:	e74d      	b.n	200061e0 <_free_r+0x40>
20006344:	2601      	movs	r6, #1
20006346:	6844      	ldr	r4, [r0, #4]
20006348:	ea4f 0cac 	mov.w	ip, ip, asr #2
2000634c:	460b      	mov	r3, r1
2000634e:	fa06 fc0c 	lsl.w	ip, r6, ip
20006352:	ea44 040c 	orr.w	r4, r4, ip
20006356:	6044      	str	r4, [r0, #4]
20006358:	e798      	b.n	2000628c <_free_r+0xec>
2000635a:	bf00      	nop
2000635c:	200099e0 	.word	0x200099e0

20006360 <__sfvwrite_r>:
20006360:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20006364:	6893      	ldr	r3, [r2, #8]
20006366:	b085      	sub	sp, #20
20006368:	4690      	mov	r8, r2
2000636a:	460c      	mov	r4, r1
2000636c:	9003      	str	r0, [sp, #12]
2000636e:	2b00      	cmp	r3, #0
20006370:	d064      	beq.n	2000643c <__sfvwrite_r+0xdc>
20006372:	8988      	ldrh	r0, [r1, #12]
20006374:	fa1f fa80 	uxth.w	sl, r0
20006378:	f01a 0f08 	tst.w	sl, #8
2000637c:	f000 80a0 	beq.w	200064c0 <__sfvwrite_r+0x160>
20006380:	690b      	ldr	r3, [r1, #16]
20006382:	2b00      	cmp	r3, #0
20006384:	f000 809c 	beq.w	200064c0 <__sfvwrite_r+0x160>
20006388:	f01a 0b02 	ands.w	fp, sl, #2
2000638c:	f8d8 5000 	ldr.w	r5, [r8]
20006390:	bf1c      	itt	ne
20006392:	f04f 0a00 	movne.w	sl, #0
20006396:	4657      	movne	r7, sl
20006398:	d136      	bne.n	20006408 <__sfvwrite_r+0xa8>
2000639a:	f01a 0a01 	ands.w	sl, sl, #1
2000639e:	bf1d      	ittte	ne
200063a0:	46dc      	movne	ip, fp
200063a2:	46d9      	movne	r9, fp
200063a4:	465f      	movne	r7, fp
200063a6:	4656      	moveq	r6, sl
200063a8:	d152      	bne.n	20006450 <__sfvwrite_r+0xf0>
200063aa:	b326      	cbz	r6, 200063f6 <__sfvwrite_r+0x96>
200063ac:	b280      	uxth	r0, r0
200063ae:	68a7      	ldr	r7, [r4, #8]
200063b0:	f410 7f00 	tst.w	r0, #512	; 0x200
200063b4:	f000 808f 	beq.w	200064d6 <__sfvwrite_r+0x176>
200063b8:	42be      	cmp	r6, r7
200063ba:	46bb      	mov	fp, r7
200063bc:	f080 80a7 	bcs.w	2000650e <__sfvwrite_r+0x1ae>
200063c0:	6820      	ldr	r0, [r4, #0]
200063c2:	4637      	mov	r7, r6
200063c4:	46b3      	mov	fp, r6
200063c6:	465a      	mov	r2, fp
200063c8:	4651      	mov	r1, sl
200063ca:	f000 fe3f 	bl	2000704c <memmove>
200063ce:	68a2      	ldr	r2, [r4, #8]
200063d0:	6823      	ldr	r3, [r4, #0]
200063d2:	46b1      	mov	r9, r6
200063d4:	1bd7      	subs	r7, r2, r7
200063d6:	60a7      	str	r7, [r4, #8]
200063d8:	4637      	mov	r7, r6
200063da:	445b      	add	r3, fp
200063dc:	6023      	str	r3, [r4, #0]
200063de:	f8d8 3008 	ldr.w	r3, [r8, #8]
200063e2:	ebc9 0606 	rsb	r6, r9, r6
200063e6:	44ca      	add	sl, r9
200063e8:	1bdf      	subs	r7, r3, r7
200063ea:	f8c8 7008 	str.w	r7, [r8, #8]
200063ee:	b32f      	cbz	r7, 2000643c <__sfvwrite_r+0xdc>
200063f0:	89a0      	ldrh	r0, [r4, #12]
200063f2:	2e00      	cmp	r6, #0
200063f4:	d1da      	bne.n	200063ac <__sfvwrite_r+0x4c>
200063f6:	f8d5 a000 	ldr.w	sl, [r5]
200063fa:	686e      	ldr	r6, [r5, #4]
200063fc:	3508      	adds	r5, #8
200063fe:	e7d4      	b.n	200063aa <__sfvwrite_r+0x4a>
20006400:	f8d5 a000 	ldr.w	sl, [r5]
20006404:	686f      	ldr	r7, [r5, #4]
20006406:	3508      	adds	r5, #8
20006408:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
2000640c:	bf34      	ite	cc
2000640e:	463b      	movcc	r3, r7
20006410:	f44f 6380 	movcs.w	r3, #1024	; 0x400
20006414:	4652      	mov	r2, sl
20006416:	9803      	ldr	r0, [sp, #12]
20006418:	2f00      	cmp	r7, #0
2000641a:	d0f1      	beq.n	20006400 <__sfvwrite_r+0xa0>
2000641c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
2000641e:	6a21      	ldr	r1, [r4, #32]
20006420:	47b0      	blx	r6
20006422:	2800      	cmp	r0, #0
20006424:	4482      	add	sl, r0
20006426:	ebc0 0707 	rsb	r7, r0, r7
2000642a:	f340 80ec 	ble.w	20006606 <__sfvwrite_r+0x2a6>
2000642e:	f8d8 3008 	ldr.w	r3, [r8, #8]
20006432:	1a18      	subs	r0, r3, r0
20006434:	f8c8 0008 	str.w	r0, [r8, #8]
20006438:	2800      	cmp	r0, #0
2000643a:	d1e5      	bne.n	20006408 <__sfvwrite_r+0xa8>
2000643c:	2000      	movs	r0, #0
2000643e:	b005      	add	sp, #20
20006440:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20006444:	f8d5 9000 	ldr.w	r9, [r5]
20006448:	f04f 0c00 	mov.w	ip, #0
2000644c:	686f      	ldr	r7, [r5, #4]
2000644e:	3508      	adds	r5, #8
20006450:	2f00      	cmp	r7, #0
20006452:	d0f7      	beq.n	20006444 <__sfvwrite_r+0xe4>
20006454:	f1bc 0f00 	cmp.w	ip, #0
20006458:	f000 80b5 	beq.w	200065c6 <__sfvwrite_r+0x266>
2000645c:	6963      	ldr	r3, [r4, #20]
2000645e:	45bb      	cmp	fp, r7
20006460:	bf34      	ite	cc
20006462:	46da      	movcc	sl, fp
20006464:	46ba      	movcs	sl, r7
20006466:	68a6      	ldr	r6, [r4, #8]
20006468:	6820      	ldr	r0, [r4, #0]
2000646a:	6922      	ldr	r2, [r4, #16]
2000646c:	199e      	adds	r6, r3, r6
2000646e:	4290      	cmp	r0, r2
20006470:	bf94      	ite	ls
20006472:	2200      	movls	r2, #0
20006474:	2201      	movhi	r2, #1
20006476:	45b2      	cmp	sl, r6
20006478:	bfd4      	ite	le
2000647a:	2200      	movle	r2, #0
2000647c:	f002 0201 	andgt.w	r2, r2, #1
20006480:	2a00      	cmp	r2, #0
20006482:	f040 80ae 	bne.w	200065e2 <__sfvwrite_r+0x282>
20006486:	459a      	cmp	sl, r3
20006488:	f2c0 8082 	blt.w	20006590 <__sfvwrite_r+0x230>
2000648c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
2000648e:	464a      	mov	r2, r9
20006490:	f8cd c004 	str.w	ip, [sp, #4]
20006494:	9803      	ldr	r0, [sp, #12]
20006496:	6a21      	ldr	r1, [r4, #32]
20006498:	47b0      	blx	r6
2000649a:	f8dd c004 	ldr.w	ip, [sp, #4]
2000649e:	1e06      	subs	r6, r0, #0
200064a0:	f340 80b1 	ble.w	20006606 <__sfvwrite_r+0x2a6>
200064a4:	ebbb 0b06 	subs.w	fp, fp, r6
200064a8:	f000 8086 	beq.w	200065b8 <__sfvwrite_r+0x258>
200064ac:	f8d8 3008 	ldr.w	r3, [r8, #8]
200064b0:	44b1      	add	r9, r6
200064b2:	1bbf      	subs	r7, r7, r6
200064b4:	1b9e      	subs	r6, r3, r6
200064b6:	f8c8 6008 	str.w	r6, [r8, #8]
200064ba:	2e00      	cmp	r6, #0
200064bc:	d1c8      	bne.n	20006450 <__sfvwrite_r+0xf0>
200064be:	e7bd      	b.n	2000643c <__sfvwrite_r+0xdc>
200064c0:	9803      	ldr	r0, [sp, #12]
200064c2:	4621      	mov	r1, r4
200064c4:	f7fe fc18 	bl	20004cf8 <__swsetup_r>
200064c8:	2800      	cmp	r0, #0
200064ca:	f040 80d4 	bne.w	20006676 <__sfvwrite_r+0x316>
200064ce:	89a0      	ldrh	r0, [r4, #12]
200064d0:	fa1f fa80 	uxth.w	sl, r0
200064d4:	e758      	b.n	20006388 <__sfvwrite_r+0x28>
200064d6:	6820      	ldr	r0, [r4, #0]
200064d8:	46b9      	mov	r9, r7
200064da:	6923      	ldr	r3, [r4, #16]
200064dc:	4298      	cmp	r0, r3
200064de:	bf94      	ite	ls
200064e0:	2300      	movls	r3, #0
200064e2:	2301      	movhi	r3, #1
200064e4:	42b7      	cmp	r7, r6
200064e6:	bf2c      	ite	cs
200064e8:	2300      	movcs	r3, #0
200064ea:	f003 0301 	andcc.w	r3, r3, #1
200064ee:	2b00      	cmp	r3, #0
200064f0:	f040 809d 	bne.w	2000662e <__sfvwrite_r+0x2ce>
200064f4:	6963      	ldr	r3, [r4, #20]
200064f6:	429e      	cmp	r6, r3
200064f8:	f0c0 808c 	bcc.w	20006614 <__sfvwrite_r+0x2b4>
200064fc:	6aa7      	ldr	r7, [r4, #40]	; 0x28
200064fe:	4652      	mov	r2, sl
20006500:	9803      	ldr	r0, [sp, #12]
20006502:	6a21      	ldr	r1, [r4, #32]
20006504:	47b8      	blx	r7
20006506:	1e07      	subs	r7, r0, #0
20006508:	dd7d      	ble.n	20006606 <__sfvwrite_r+0x2a6>
2000650a:	46b9      	mov	r9, r7
2000650c:	e767      	b.n	200063de <__sfvwrite_r+0x7e>
2000650e:	f410 6f90 	tst.w	r0, #1152	; 0x480
20006512:	bf08      	it	eq
20006514:	6820      	ldreq	r0, [r4, #0]
20006516:	f43f af56 	beq.w	200063c6 <__sfvwrite_r+0x66>
2000651a:	6962      	ldr	r2, [r4, #20]
2000651c:	6921      	ldr	r1, [r4, #16]
2000651e:	6823      	ldr	r3, [r4, #0]
20006520:	eb02 0942 	add.w	r9, r2, r2, lsl #1
20006524:	1a5b      	subs	r3, r3, r1
20006526:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
2000652a:	f103 0c01 	add.w	ip, r3, #1
2000652e:	44b4      	add	ip, r6
20006530:	ea4f 0969 	mov.w	r9, r9, asr #1
20006534:	45e1      	cmp	r9, ip
20006536:	464a      	mov	r2, r9
20006538:	bf3c      	itt	cc
2000653a:	46e1      	movcc	r9, ip
2000653c:	464a      	movcc	r2, r9
2000653e:	f410 6f80 	tst.w	r0, #1024	; 0x400
20006542:	f000 8083 	beq.w	2000664c <__sfvwrite_r+0x2ec>
20006546:	4611      	mov	r1, r2
20006548:	9803      	ldr	r0, [sp, #12]
2000654a:	9302      	str	r3, [sp, #8]
2000654c:	f000 f9aa 	bl	200068a4 <_malloc_r>
20006550:	9b02      	ldr	r3, [sp, #8]
20006552:	2800      	cmp	r0, #0
20006554:	f000 8099 	beq.w	2000668a <__sfvwrite_r+0x32a>
20006558:	461a      	mov	r2, r3
2000655a:	6921      	ldr	r1, [r4, #16]
2000655c:	9302      	str	r3, [sp, #8]
2000655e:	9001      	str	r0, [sp, #4]
20006560:	f000 fcac 	bl	20006ebc <memcpy>
20006564:	89a2      	ldrh	r2, [r4, #12]
20006566:	9b02      	ldr	r3, [sp, #8]
20006568:	f8dd c004 	ldr.w	ip, [sp, #4]
2000656c:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
20006570:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20006574:	81a2      	strh	r2, [r4, #12]
20006576:	ebc3 0209 	rsb	r2, r3, r9
2000657a:	eb0c 0003 	add.w	r0, ip, r3
2000657e:	4637      	mov	r7, r6
20006580:	46b3      	mov	fp, r6
20006582:	60a2      	str	r2, [r4, #8]
20006584:	f8c4 c010 	str.w	ip, [r4, #16]
20006588:	6020      	str	r0, [r4, #0]
2000658a:	f8c4 9014 	str.w	r9, [r4, #20]
2000658e:	e71a      	b.n	200063c6 <__sfvwrite_r+0x66>
20006590:	4652      	mov	r2, sl
20006592:	4649      	mov	r1, r9
20006594:	4656      	mov	r6, sl
20006596:	f8cd c004 	str.w	ip, [sp, #4]
2000659a:	f000 fd57 	bl	2000704c <memmove>
2000659e:	68a2      	ldr	r2, [r4, #8]
200065a0:	6823      	ldr	r3, [r4, #0]
200065a2:	ebbb 0b06 	subs.w	fp, fp, r6
200065a6:	ebca 0202 	rsb	r2, sl, r2
200065aa:	f8dd c004 	ldr.w	ip, [sp, #4]
200065ae:	4453      	add	r3, sl
200065b0:	60a2      	str	r2, [r4, #8]
200065b2:	6023      	str	r3, [r4, #0]
200065b4:	f47f af7a 	bne.w	200064ac <__sfvwrite_r+0x14c>
200065b8:	9803      	ldr	r0, [sp, #12]
200065ba:	4621      	mov	r1, r4
200065bc:	f7ff fbfc 	bl	20005db8 <_fflush_r>
200065c0:	bb08      	cbnz	r0, 20006606 <__sfvwrite_r+0x2a6>
200065c2:	46dc      	mov	ip, fp
200065c4:	e772      	b.n	200064ac <__sfvwrite_r+0x14c>
200065c6:	4648      	mov	r0, r9
200065c8:	210a      	movs	r1, #10
200065ca:	463a      	mov	r2, r7
200065cc:	f000 fc3c 	bl	20006e48 <memchr>
200065d0:	2800      	cmp	r0, #0
200065d2:	d04b      	beq.n	2000666c <__sfvwrite_r+0x30c>
200065d4:	f100 0b01 	add.w	fp, r0, #1
200065d8:	f04f 0c01 	mov.w	ip, #1
200065dc:	ebc9 0b0b 	rsb	fp, r9, fp
200065e0:	e73c      	b.n	2000645c <__sfvwrite_r+0xfc>
200065e2:	4649      	mov	r1, r9
200065e4:	4632      	mov	r2, r6
200065e6:	f8cd c004 	str.w	ip, [sp, #4]
200065ea:	f000 fd2f 	bl	2000704c <memmove>
200065ee:	6823      	ldr	r3, [r4, #0]
200065f0:	4621      	mov	r1, r4
200065f2:	9803      	ldr	r0, [sp, #12]
200065f4:	199b      	adds	r3, r3, r6
200065f6:	6023      	str	r3, [r4, #0]
200065f8:	f7ff fbde 	bl	20005db8 <_fflush_r>
200065fc:	f8dd c004 	ldr.w	ip, [sp, #4]
20006600:	2800      	cmp	r0, #0
20006602:	f43f af4f 	beq.w	200064a4 <__sfvwrite_r+0x144>
20006606:	89a3      	ldrh	r3, [r4, #12]
20006608:	f04f 30ff 	mov.w	r0, #4294967295
2000660c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20006610:	81a3      	strh	r3, [r4, #12]
20006612:	e714      	b.n	2000643e <__sfvwrite_r+0xde>
20006614:	4632      	mov	r2, r6
20006616:	4651      	mov	r1, sl
20006618:	f000 fd18 	bl	2000704c <memmove>
2000661c:	68a2      	ldr	r2, [r4, #8]
2000661e:	6823      	ldr	r3, [r4, #0]
20006620:	4637      	mov	r7, r6
20006622:	1b92      	subs	r2, r2, r6
20006624:	46b1      	mov	r9, r6
20006626:	199b      	adds	r3, r3, r6
20006628:	60a2      	str	r2, [r4, #8]
2000662a:	6023      	str	r3, [r4, #0]
2000662c:	e6d7      	b.n	200063de <__sfvwrite_r+0x7e>
2000662e:	4651      	mov	r1, sl
20006630:	463a      	mov	r2, r7
20006632:	f000 fd0b 	bl	2000704c <memmove>
20006636:	6823      	ldr	r3, [r4, #0]
20006638:	9803      	ldr	r0, [sp, #12]
2000663a:	4621      	mov	r1, r4
2000663c:	19db      	adds	r3, r3, r7
2000663e:	6023      	str	r3, [r4, #0]
20006640:	f7ff fbba 	bl	20005db8 <_fflush_r>
20006644:	2800      	cmp	r0, #0
20006646:	f43f aeca 	beq.w	200063de <__sfvwrite_r+0x7e>
2000664a:	e7dc      	b.n	20006606 <__sfvwrite_r+0x2a6>
2000664c:	9803      	ldr	r0, [sp, #12]
2000664e:	9302      	str	r3, [sp, #8]
20006650:	f001 fa08 	bl	20007a64 <_realloc_r>
20006654:	9b02      	ldr	r3, [sp, #8]
20006656:	4684      	mov	ip, r0
20006658:	2800      	cmp	r0, #0
2000665a:	d18c      	bne.n	20006576 <__sfvwrite_r+0x216>
2000665c:	6921      	ldr	r1, [r4, #16]
2000665e:	9803      	ldr	r0, [sp, #12]
20006660:	f7ff fd9e 	bl	200061a0 <_free_r>
20006664:	9903      	ldr	r1, [sp, #12]
20006666:	230c      	movs	r3, #12
20006668:	600b      	str	r3, [r1, #0]
2000666a:	e7cc      	b.n	20006606 <__sfvwrite_r+0x2a6>
2000666c:	f107 0b01 	add.w	fp, r7, #1
20006670:	f04f 0c01 	mov.w	ip, #1
20006674:	e6f2      	b.n	2000645c <__sfvwrite_r+0xfc>
20006676:	9903      	ldr	r1, [sp, #12]
20006678:	2209      	movs	r2, #9
2000667a:	89a3      	ldrh	r3, [r4, #12]
2000667c:	f04f 30ff 	mov.w	r0, #4294967295
20006680:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20006684:	600a      	str	r2, [r1, #0]
20006686:	81a3      	strh	r3, [r4, #12]
20006688:	e6d9      	b.n	2000643e <__sfvwrite_r+0xde>
2000668a:	9a03      	ldr	r2, [sp, #12]
2000668c:	230c      	movs	r3, #12
2000668e:	6013      	str	r3, [r2, #0]
20006690:	e7b9      	b.n	20006606 <__sfvwrite_r+0x2a6>
20006692:	bf00      	nop

20006694 <_fwalk_reent>:
20006694:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20006698:	4607      	mov	r7, r0
2000669a:	468a      	mov	sl, r1
2000669c:	f7ff fc48 	bl	20005f30 <__sfp_lock_acquire>
200066a0:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
200066a4:	bf08      	it	eq
200066a6:	46b0      	moveq	r8, r6
200066a8:	d018      	beq.n	200066dc <_fwalk_reent+0x48>
200066aa:	f04f 0800 	mov.w	r8, #0
200066ae:	6875      	ldr	r5, [r6, #4]
200066b0:	68b4      	ldr	r4, [r6, #8]
200066b2:	3d01      	subs	r5, #1
200066b4:	d40f      	bmi.n	200066d6 <_fwalk_reent+0x42>
200066b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
200066ba:	b14b      	cbz	r3, 200066d0 <_fwalk_reent+0x3c>
200066bc:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
200066c0:	4621      	mov	r1, r4
200066c2:	4638      	mov	r0, r7
200066c4:	f1b3 3fff 	cmp.w	r3, #4294967295
200066c8:	d002      	beq.n	200066d0 <_fwalk_reent+0x3c>
200066ca:	47d0      	blx	sl
200066cc:	ea48 0800 	orr.w	r8, r8, r0
200066d0:	3468      	adds	r4, #104	; 0x68
200066d2:	3d01      	subs	r5, #1
200066d4:	d5ef      	bpl.n	200066b6 <_fwalk_reent+0x22>
200066d6:	6836      	ldr	r6, [r6, #0]
200066d8:	2e00      	cmp	r6, #0
200066da:	d1e8      	bne.n	200066ae <_fwalk_reent+0x1a>
200066dc:	f7ff fc2a 	bl	20005f34 <__sfp_lock_release>
200066e0:	4640      	mov	r0, r8
200066e2:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
200066e6:	bf00      	nop

200066e8 <_fwalk>:
200066e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
200066ec:	4606      	mov	r6, r0
200066ee:	4688      	mov	r8, r1
200066f0:	f7ff fc1e 	bl	20005f30 <__sfp_lock_acquire>
200066f4:	36d8      	adds	r6, #216	; 0xd8
200066f6:	bf08      	it	eq
200066f8:	4637      	moveq	r7, r6
200066fa:	d015      	beq.n	20006728 <_fwalk+0x40>
200066fc:	2700      	movs	r7, #0
200066fe:	6875      	ldr	r5, [r6, #4]
20006700:	68b4      	ldr	r4, [r6, #8]
20006702:	3d01      	subs	r5, #1
20006704:	d40d      	bmi.n	20006722 <_fwalk+0x3a>
20006706:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
2000670a:	b13b      	cbz	r3, 2000671c <_fwalk+0x34>
2000670c:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20006710:	4620      	mov	r0, r4
20006712:	f1b3 3fff 	cmp.w	r3, #4294967295
20006716:	d001      	beq.n	2000671c <_fwalk+0x34>
20006718:	47c0      	blx	r8
2000671a:	4307      	orrs	r7, r0
2000671c:	3468      	adds	r4, #104	; 0x68
2000671e:	3d01      	subs	r5, #1
20006720:	d5f1      	bpl.n	20006706 <_fwalk+0x1e>
20006722:	6836      	ldr	r6, [r6, #0]
20006724:	2e00      	cmp	r6, #0
20006726:	d1ea      	bne.n	200066fe <_fwalk+0x16>
20006728:	f7ff fc04 	bl	20005f34 <__sfp_lock_release>
2000672c:	4638      	mov	r0, r7
2000672e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20006732:	bf00      	nop

20006734 <__locale_charset>:
20006734:	f249 7330 	movw	r3, #38704	; 0x9730
20006738:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000673c:	6818      	ldr	r0, [r3, #0]
2000673e:	4770      	bx	lr

20006740 <_localeconv_r>:
20006740:	4800      	ldr	r0, [pc, #0]	; (20006744 <_localeconv_r+0x4>)
20006742:	4770      	bx	lr
20006744:	20009734 	.word	0x20009734

20006748 <localeconv>:
20006748:	4800      	ldr	r0, [pc, #0]	; (2000674c <localeconv+0x4>)
2000674a:	4770      	bx	lr
2000674c:	20009734 	.word	0x20009734

20006750 <_setlocale_r>:
20006750:	b570      	push	{r4, r5, r6, lr}
20006752:	4605      	mov	r5, r0
20006754:	460e      	mov	r6, r1
20006756:	4614      	mov	r4, r2
20006758:	b172      	cbz	r2, 20006778 <_setlocale_r+0x28>
2000675a:	f249 6158 	movw	r1, #38488	; 0x9658
2000675e:	4610      	mov	r0, r2
20006760:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006764:	f001 fbd4 	bl	20007f10 <strcmp>
20006768:	b958      	cbnz	r0, 20006782 <_setlocale_r+0x32>
2000676a:	f249 6058 	movw	r0, #38488	; 0x9658
2000676e:	622c      	str	r4, [r5, #32]
20006770:	f2c2 0000 	movt	r0, #8192	; 0x2000
20006774:	61ee      	str	r6, [r5, #28]
20006776:	bd70      	pop	{r4, r5, r6, pc}
20006778:	f249 6058 	movw	r0, #38488	; 0x9658
2000677c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20006780:	bd70      	pop	{r4, r5, r6, pc}
20006782:	f249 618c 	movw	r1, #38540	; 0x968c
20006786:	4620      	mov	r0, r4
20006788:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000678c:	f001 fbc0 	bl	20007f10 <strcmp>
20006790:	2800      	cmp	r0, #0
20006792:	d0ea      	beq.n	2000676a <_setlocale_r+0x1a>
20006794:	2000      	movs	r0, #0
20006796:	bd70      	pop	{r4, r5, r6, pc}

20006798 <setlocale>:
20006798:	f649 03e4 	movw	r3, #39140	; 0x98e4
2000679c:	460a      	mov	r2, r1
2000679e:	f2c2 0300 	movt	r3, #8192	; 0x2000
200067a2:	4601      	mov	r1, r0
200067a4:	6818      	ldr	r0, [r3, #0]
200067a6:	e7d3      	b.n	20006750 <_setlocale_r>

200067a8 <__smakebuf_r>:
200067a8:	898b      	ldrh	r3, [r1, #12]
200067aa:	b5f0      	push	{r4, r5, r6, r7, lr}
200067ac:	460c      	mov	r4, r1
200067ae:	b29a      	uxth	r2, r3
200067b0:	b091      	sub	sp, #68	; 0x44
200067b2:	f012 0f02 	tst.w	r2, #2
200067b6:	4605      	mov	r5, r0
200067b8:	d141      	bne.n	2000683e <__smakebuf_r+0x96>
200067ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
200067be:	2900      	cmp	r1, #0
200067c0:	db18      	blt.n	200067f4 <__smakebuf_r+0x4c>
200067c2:	aa01      	add	r2, sp, #4
200067c4:	f001 fd6a 	bl	2000829c <_fstat_r>
200067c8:	2800      	cmp	r0, #0
200067ca:	db11      	blt.n	200067f0 <__smakebuf_r+0x48>
200067cc:	9b02      	ldr	r3, [sp, #8]
200067ce:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
200067d2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
200067d6:	bf14      	ite	ne
200067d8:	2700      	movne	r7, #0
200067da:	2701      	moveq	r7, #1
200067dc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
200067e0:	d040      	beq.n	20006864 <__smakebuf_r+0xbc>
200067e2:	89a3      	ldrh	r3, [r4, #12]
200067e4:	f44f 6680 	mov.w	r6, #1024	; 0x400
200067e8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
200067ec:	81a3      	strh	r3, [r4, #12]
200067ee:	e00b      	b.n	20006808 <__smakebuf_r+0x60>
200067f0:	89a3      	ldrh	r3, [r4, #12]
200067f2:	b29a      	uxth	r2, r3
200067f4:	f012 0f80 	tst.w	r2, #128	; 0x80
200067f8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
200067fc:	bf0c      	ite	eq
200067fe:	f44f 6680 	moveq.w	r6, #1024	; 0x400
20006802:	2640      	movne	r6, #64	; 0x40
20006804:	2700      	movs	r7, #0
20006806:	81a3      	strh	r3, [r4, #12]
20006808:	4628      	mov	r0, r5
2000680a:	4631      	mov	r1, r6
2000680c:	f000 f84a 	bl	200068a4 <_malloc_r>
20006810:	b170      	cbz	r0, 20006830 <__smakebuf_r+0x88>
20006812:	89a1      	ldrh	r1, [r4, #12]
20006814:	f645 7279 	movw	r2, #24441	; 0x5f79
20006818:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000681c:	6120      	str	r0, [r4, #16]
2000681e:	f041 0180 	orr.w	r1, r1, #128	; 0x80
20006822:	6166      	str	r6, [r4, #20]
20006824:	62aa      	str	r2, [r5, #40]	; 0x28
20006826:	81a1      	strh	r1, [r4, #12]
20006828:	6020      	str	r0, [r4, #0]
2000682a:	b97f      	cbnz	r7, 2000684c <__smakebuf_r+0xa4>
2000682c:	b011      	add	sp, #68	; 0x44
2000682e:	bdf0      	pop	{r4, r5, r6, r7, pc}
20006830:	89a3      	ldrh	r3, [r4, #12]
20006832:	f413 7f00 	tst.w	r3, #512	; 0x200
20006836:	d1f9      	bne.n	2000682c <__smakebuf_r+0x84>
20006838:	f043 0302 	orr.w	r3, r3, #2
2000683c:	81a3      	strh	r3, [r4, #12]
2000683e:	f104 0347 	add.w	r3, r4, #71	; 0x47
20006842:	6123      	str	r3, [r4, #16]
20006844:	6023      	str	r3, [r4, #0]
20006846:	2301      	movs	r3, #1
20006848:	6163      	str	r3, [r4, #20]
2000684a:	e7ef      	b.n	2000682c <__smakebuf_r+0x84>
2000684c:	4628      	mov	r0, r5
2000684e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
20006852:	f001 fd39 	bl	200082c8 <_isatty_r>
20006856:	2800      	cmp	r0, #0
20006858:	d0e8      	beq.n	2000682c <__smakebuf_r+0x84>
2000685a:	89a3      	ldrh	r3, [r4, #12]
2000685c:	f043 0301 	orr.w	r3, r3, #1
20006860:	81a3      	strh	r3, [r4, #12]
20006862:	e7e3      	b.n	2000682c <__smakebuf_r+0x84>
20006864:	f647 6389 	movw	r3, #32393	; 0x7e89
20006868:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
2000686a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000686e:	429a      	cmp	r2, r3
20006870:	d1b7      	bne.n	200067e2 <__smakebuf_r+0x3a>
20006872:	89a2      	ldrh	r2, [r4, #12]
20006874:	f44f 6380 	mov.w	r3, #1024	; 0x400
20006878:	461e      	mov	r6, r3
2000687a:	6523      	str	r3, [r4, #80]	; 0x50
2000687c:	ea42 0303 	orr.w	r3, r2, r3
20006880:	81a3      	strh	r3, [r4, #12]
20006882:	e7c1      	b.n	20006808 <__smakebuf_r+0x60>

20006884 <free>:
20006884:	f649 03e4 	movw	r3, #39140	; 0x98e4
20006888:	4601      	mov	r1, r0
2000688a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000688e:	6818      	ldr	r0, [r3, #0]
20006890:	f7ff bc86 	b.w	200061a0 <_free_r>

20006894 <malloc>:
20006894:	f649 03e4 	movw	r3, #39140	; 0x98e4
20006898:	4601      	mov	r1, r0
2000689a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000689e:	6818      	ldr	r0, [r3, #0]
200068a0:	f000 b800 	b.w	200068a4 <_malloc_r>

200068a4 <_malloc_r>:
200068a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200068a8:	f101 040b 	add.w	r4, r1, #11
200068ac:	2c16      	cmp	r4, #22
200068ae:	b083      	sub	sp, #12
200068b0:	4606      	mov	r6, r0
200068b2:	d82f      	bhi.n	20006914 <_malloc_r+0x70>
200068b4:	2300      	movs	r3, #0
200068b6:	2410      	movs	r4, #16
200068b8:	428c      	cmp	r4, r1
200068ba:	bf2c      	ite	cs
200068bc:	4619      	movcs	r1, r3
200068be:	f043 0101 	orrcc.w	r1, r3, #1
200068c2:	2900      	cmp	r1, #0
200068c4:	d130      	bne.n	20006928 <_malloc_r+0x84>
200068c6:	4630      	mov	r0, r6
200068c8:	f000 fc1c 	bl	20007104 <__malloc_lock>
200068cc:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
200068d0:	d22e      	bcs.n	20006930 <_malloc_r+0x8c>
200068d2:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
200068d6:	f649 15d8 	movw	r5, #39384	; 0x99d8
200068da:	f2c2 0500 	movt	r5, #8192	; 0x2000
200068de:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
200068e2:	68d3      	ldr	r3, [r2, #12]
200068e4:	4293      	cmp	r3, r2
200068e6:	f000 8206 	beq.w	20006cf6 <_malloc_r+0x452>
200068ea:	685a      	ldr	r2, [r3, #4]
200068ec:	f103 0508 	add.w	r5, r3, #8
200068f0:	68d9      	ldr	r1, [r3, #12]
200068f2:	4630      	mov	r0, r6
200068f4:	f022 0c03 	bic.w	ip, r2, #3
200068f8:	689a      	ldr	r2, [r3, #8]
200068fa:	4463      	add	r3, ip
200068fc:	685c      	ldr	r4, [r3, #4]
200068fe:	608a      	str	r2, [r1, #8]
20006900:	f044 0401 	orr.w	r4, r4, #1
20006904:	60d1      	str	r1, [r2, #12]
20006906:	605c      	str	r4, [r3, #4]
20006908:	f000 fbfe 	bl	20007108 <__malloc_unlock>
2000690c:	4628      	mov	r0, r5
2000690e:	b003      	add	sp, #12
20006910:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20006914:	f024 0407 	bic.w	r4, r4, #7
20006918:	0fe3      	lsrs	r3, r4, #31
2000691a:	428c      	cmp	r4, r1
2000691c:	bf2c      	ite	cs
2000691e:	4619      	movcs	r1, r3
20006920:	f043 0101 	orrcc.w	r1, r3, #1
20006924:	2900      	cmp	r1, #0
20006926:	d0ce      	beq.n	200068c6 <_malloc_r+0x22>
20006928:	230c      	movs	r3, #12
2000692a:	2500      	movs	r5, #0
2000692c:	6033      	str	r3, [r6, #0]
2000692e:	e7ed      	b.n	2000690c <_malloc_r+0x68>
20006930:	ea5f 2e54 	movs.w	lr, r4, lsr #9
20006934:	bf04      	itt	eq
20006936:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
2000693a:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
2000693e:	f040 8090 	bne.w	20006a62 <_malloc_r+0x1be>
20006942:	f649 15d8 	movw	r5, #39384	; 0x99d8
20006946:	f2c2 0500 	movt	r5, #8192	; 0x2000
2000694a:	1828      	adds	r0, r5, r0
2000694c:	68c3      	ldr	r3, [r0, #12]
2000694e:	4298      	cmp	r0, r3
20006950:	d106      	bne.n	20006960 <_malloc_r+0xbc>
20006952:	e00d      	b.n	20006970 <_malloc_r+0xcc>
20006954:	2a00      	cmp	r2, #0
20006956:	f280 816f 	bge.w	20006c38 <_malloc_r+0x394>
2000695a:	68db      	ldr	r3, [r3, #12]
2000695c:	4298      	cmp	r0, r3
2000695e:	d007      	beq.n	20006970 <_malloc_r+0xcc>
20006960:	6859      	ldr	r1, [r3, #4]
20006962:	f021 0103 	bic.w	r1, r1, #3
20006966:	1b0a      	subs	r2, r1, r4
20006968:	2a0f      	cmp	r2, #15
2000696a:	ddf3      	ble.n	20006954 <_malloc_r+0xb0>
2000696c:	f10e 3eff 	add.w	lr, lr, #4294967295
20006970:	f10e 0e01 	add.w	lr, lr, #1
20006974:	f649 17d8 	movw	r7, #39384	; 0x99d8
20006978:	f2c2 0700 	movt	r7, #8192	; 0x2000
2000697c:	f107 0108 	add.w	r1, r7, #8
20006980:	688b      	ldr	r3, [r1, #8]
20006982:	4299      	cmp	r1, r3
20006984:	bf08      	it	eq
20006986:	687a      	ldreq	r2, [r7, #4]
20006988:	d026      	beq.n	200069d8 <_malloc_r+0x134>
2000698a:	685a      	ldr	r2, [r3, #4]
2000698c:	f022 0c03 	bic.w	ip, r2, #3
20006990:	ebc4 020c 	rsb	r2, r4, ip
20006994:	2a0f      	cmp	r2, #15
20006996:	f300 8194 	bgt.w	20006cc2 <_malloc_r+0x41e>
2000699a:	2a00      	cmp	r2, #0
2000699c:	60c9      	str	r1, [r1, #12]
2000699e:	6089      	str	r1, [r1, #8]
200069a0:	f280 8099 	bge.w	20006ad6 <_malloc_r+0x232>
200069a4:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
200069a8:	f080 8165 	bcs.w	20006c76 <_malloc_r+0x3d2>
200069ac:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
200069b0:	f04f 0a01 	mov.w	sl, #1
200069b4:	687a      	ldr	r2, [r7, #4]
200069b6:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
200069ba:	ea4f 0cac 	mov.w	ip, ip, asr #2
200069be:	fa0a fc0c 	lsl.w	ip, sl, ip
200069c2:	60d8      	str	r0, [r3, #12]
200069c4:	f8d0 8008 	ldr.w	r8, [r0, #8]
200069c8:	ea4c 0202 	orr.w	r2, ip, r2
200069cc:	607a      	str	r2, [r7, #4]
200069ce:	f8c3 8008 	str.w	r8, [r3, #8]
200069d2:	f8c8 300c 	str.w	r3, [r8, #12]
200069d6:	6083      	str	r3, [r0, #8]
200069d8:	f04f 0c01 	mov.w	ip, #1
200069dc:	ea4f 03ae 	mov.w	r3, lr, asr #2
200069e0:	fa0c fc03 	lsl.w	ip, ip, r3
200069e4:	4594      	cmp	ip, r2
200069e6:	f200 8082 	bhi.w	20006aee <_malloc_r+0x24a>
200069ea:	ea12 0f0c 	tst.w	r2, ip
200069ee:	d108      	bne.n	20006a02 <_malloc_r+0x15e>
200069f0:	f02e 0e03 	bic.w	lr, lr, #3
200069f4:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
200069f8:	f10e 0e04 	add.w	lr, lr, #4
200069fc:	ea12 0f0c 	tst.w	r2, ip
20006a00:	d0f8      	beq.n	200069f4 <_malloc_r+0x150>
20006a02:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
20006a06:	46f2      	mov	sl, lr
20006a08:	46c8      	mov	r8, r9
20006a0a:	f8d8 300c 	ldr.w	r3, [r8, #12]
20006a0e:	4598      	cmp	r8, r3
20006a10:	d107      	bne.n	20006a22 <_malloc_r+0x17e>
20006a12:	e168      	b.n	20006ce6 <_malloc_r+0x442>
20006a14:	2a00      	cmp	r2, #0
20006a16:	f280 8178 	bge.w	20006d0a <_malloc_r+0x466>
20006a1a:	68db      	ldr	r3, [r3, #12]
20006a1c:	4598      	cmp	r8, r3
20006a1e:	f000 8162 	beq.w	20006ce6 <_malloc_r+0x442>
20006a22:	6858      	ldr	r0, [r3, #4]
20006a24:	f020 0003 	bic.w	r0, r0, #3
20006a28:	1b02      	subs	r2, r0, r4
20006a2a:	2a0f      	cmp	r2, #15
20006a2c:	ddf2      	ble.n	20006a14 <_malloc_r+0x170>
20006a2e:	461d      	mov	r5, r3
20006a30:	191f      	adds	r7, r3, r4
20006a32:	f8d3 c00c 	ldr.w	ip, [r3, #12]
20006a36:	f044 0e01 	orr.w	lr, r4, #1
20006a3a:	f855 4f08 	ldr.w	r4, [r5, #8]!
20006a3e:	4630      	mov	r0, r6
20006a40:	50ba      	str	r2, [r7, r2]
20006a42:	f042 0201 	orr.w	r2, r2, #1
20006a46:	f8c3 e004 	str.w	lr, [r3, #4]
20006a4a:	f8cc 4008 	str.w	r4, [ip, #8]
20006a4e:	f8c4 c00c 	str.w	ip, [r4, #12]
20006a52:	608f      	str	r7, [r1, #8]
20006a54:	60cf      	str	r7, [r1, #12]
20006a56:	607a      	str	r2, [r7, #4]
20006a58:	60b9      	str	r1, [r7, #8]
20006a5a:	60f9      	str	r1, [r7, #12]
20006a5c:	f000 fb54 	bl	20007108 <__malloc_unlock>
20006a60:	e754      	b.n	2000690c <_malloc_r+0x68>
20006a62:	f1be 0f04 	cmp.w	lr, #4
20006a66:	bf9e      	ittt	ls
20006a68:	ea4f 1e94 	movls.w	lr, r4, lsr #6
20006a6c:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
20006a70:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20006a74:	f67f af65 	bls.w	20006942 <_malloc_r+0x9e>
20006a78:	f1be 0f14 	cmp.w	lr, #20
20006a7c:	bf9c      	itt	ls
20006a7e:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
20006a82:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20006a86:	f67f af5c 	bls.w	20006942 <_malloc_r+0x9e>
20006a8a:	f1be 0f54 	cmp.w	lr, #84	; 0x54
20006a8e:	bf9e      	ittt	ls
20006a90:	ea4f 3e14 	movls.w	lr, r4, lsr #12
20006a94:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
20006a98:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20006a9c:	f67f af51 	bls.w	20006942 <_malloc_r+0x9e>
20006aa0:	f5be 7faa 	cmp.w	lr, #340	; 0x154
20006aa4:	bf9e      	ittt	ls
20006aa6:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
20006aaa:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
20006aae:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20006ab2:	f67f af46 	bls.w	20006942 <_malloc_r+0x9e>
20006ab6:	f240 5354 	movw	r3, #1364	; 0x554
20006aba:	459e      	cmp	lr, r3
20006abc:	bf95      	itete	ls
20006abe:	ea4f 4e94 	movls.w	lr, r4, lsr #18
20006ac2:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
20006ac6:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
20006aca:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
20006ace:	bf98      	it	ls
20006ad0:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20006ad4:	e735      	b.n	20006942 <_malloc_r+0x9e>
20006ad6:	eb03 020c 	add.w	r2, r3, ip
20006ada:	f103 0508 	add.w	r5, r3, #8
20006ade:	4630      	mov	r0, r6
20006ae0:	6853      	ldr	r3, [r2, #4]
20006ae2:	f043 0301 	orr.w	r3, r3, #1
20006ae6:	6053      	str	r3, [r2, #4]
20006ae8:	f000 fb0e 	bl	20007108 <__malloc_unlock>
20006aec:	e70e      	b.n	2000690c <_malloc_r+0x68>
20006aee:	f8d7 8008 	ldr.w	r8, [r7, #8]
20006af2:	f8d8 3004 	ldr.w	r3, [r8, #4]
20006af6:	f023 0903 	bic.w	r9, r3, #3
20006afa:	ebc4 0209 	rsb	r2, r4, r9
20006afe:	454c      	cmp	r4, r9
20006b00:	bf94      	ite	ls
20006b02:	2300      	movls	r3, #0
20006b04:	2301      	movhi	r3, #1
20006b06:	2a0f      	cmp	r2, #15
20006b08:	bfd8      	it	le
20006b0a:	f043 0301 	orrle.w	r3, r3, #1
20006b0e:	2b00      	cmp	r3, #0
20006b10:	f000 80a1 	beq.w	20006c56 <_malloc_r+0x3b2>
20006b14:	f649 6b5c 	movw	fp, #40540	; 0x9e5c
20006b18:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
20006b1c:	f2c2 0b00 	movt	fp, #8192	; 0x2000
20006b20:	f8db 3000 	ldr.w	r3, [fp]
20006b24:	3310      	adds	r3, #16
20006b26:	191b      	adds	r3, r3, r4
20006b28:	f1b2 3fff 	cmp.w	r2, #4294967295
20006b2c:	d006      	beq.n	20006b3c <_malloc_r+0x298>
20006b2e:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
20006b32:	331f      	adds	r3, #31
20006b34:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
20006b38:	f023 031f 	bic.w	r3, r3, #31
20006b3c:	4619      	mov	r1, r3
20006b3e:	4630      	mov	r0, r6
20006b40:	9301      	str	r3, [sp, #4]
20006b42:	f001 f989 	bl	20007e58 <_sbrk_r>
20006b46:	9b01      	ldr	r3, [sp, #4]
20006b48:	f1b0 3fff 	cmp.w	r0, #4294967295
20006b4c:	4682      	mov	sl, r0
20006b4e:	f000 80f4 	beq.w	20006d3a <_malloc_r+0x496>
20006b52:	eb08 0109 	add.w	r1, r8, r9
20006b56:	4281      	cmp	r1, r0
20006b58:	f200 80ec 	bhi.w	20006d34 <_malloc_r+0x490>
20006b5c:	f8db 2004 	ldr.w	r2, [fp, #4]
20006b60:	189a      	adds	r2, r3, r2
20006b62:	4551      	cmp	r1, sl
20006b64:	f8cb 2004 	str.w	r2, [fp, #4]
20006b68:	f000 8145 	beq.w	20006df6 <_malloc_r+0x552>
20006b6c:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
20006b70:	f649 10d8 	movw	r0, #39384	; 0x99d8
20006b74:	f2c2 0000 	movt	r0, #8192	; 0x2000
20006b78:	f1b5 3fff 	cmp.w	r5, #4294967295
20006b7c:	bf08      	it	eq
20006b7e:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
20006b82:	d003      	beq.n	20006b8c <_malloc_r+0x2e8>
20006b84:	4452      	add	r2, sl
20006b86:	1a51      	subs	r1, r2, r1
20006b88:	f8cb 1004 	str.w	r1, [fp, #4]
20006b8c:	f01a 0507 	ands.w	r5, sl, #7
20006b90:	4630      	mov	r0, r6
20006b92:	bf17      	itett	ne
20006b94:	f1c5 0508 	rsbne	r5, r5, #8
20006b98:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
20006b9c:	44aa      	addne	sl, r5
20006b9e:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
20006ba2:	4453      	add	r3, sl
20006ba4:	051b      	lsls	r3, r3, #20
20006ba6:	0d1b      	lsrs	r3, r3, #20
20006ba8:	1aed      	subs	r5, r5, r3
20006baa:	4629      	mov	r1, r5
20006bac:	f001 f954 	bl	20007e58 <_sbrk_r>
20006bb0:	f1b0 3fff 	cmp.w	r0, #4294967295
20006bb4:	f000 812c 	beq.w	20006e10 <_malloc_r+0x56c>
20006bb8:	ebca 0100 	rsb	r1, sl, r0
20006bbc:	1949      	adds	r1, r1, r5
20006bbe:	f041 0101 	orr.w	r1, r1, #1
20006bc2:	f8db 2004 	ldr.w	r2, [fp, #4]
20006bc6:	f649 635c 	movw	r3, #40540	; 0x9e5c
20006bca:	f8c7 a008 	str.w	sl, [r7, #8]
20006bce:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006bd2:	18aa      	adds	r2, r5, r2
20006bd4:	45b8      	cmp	r8, r7
20006bd6:	f8cb 2004 	str.w	r2, [fp, #4]
20006bda:	f8ca 1004 	str.w	r1, [sl, #4]
20006bde:	d017      	beq.n	20006c10 <_malloc_r+0x36c>
20006be0:	f1b9 0f0f 	cmp.w	r9, #15
20006be4:	f240 80df 	bls.w	20006da6 <_malloc_r+0x502>
20006be8:	f1a9 010c 	sub.w	r1, r9, #12
20006bec:	2505      	movs	r5, #5
20006bee:	f021 0107 	bic.w	r1, r1, #7
20006bf2:	eb08 0001 	add.w	r0, r8, r1
20006bf6:	290f      	cmp	r1, #15
20006bf8:	6085      	str	r5, [r0, #8]
20006bfa:	6045      	str	r5, [r0, #4]
20006bfc:	f8d8 0004 	ldr.w	r0, [r8, #4]
20006c00:	f000 0001 	and.w	r0, r0, #1
20006c04:	ea41 0000 	orr.w	r0, r1, r0
20006c08:	f8c8 0004 	str.w	r0, [r8, #4]
20006c0c:	f200 80ac 	bhi.w	20006d68 <_malloc_r+0x4c4>
20006c10:	46d0      	mov	r8, sl
20006c12:	f649 635c 	movw	r3, #40540	; 0x9e5c
20006c16:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
20006c1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006c1e:	428a      	cmp	r2, r1
20006c20:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
20006c24:	bf88      	it	hi
20006c26:	62da      	strhi	r2, [r3, #44]	; 0x2c
20006c28:	f649 635c 	movw	r3, #40540	; 0x9e5c
20006c2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006c30:	428a      	cmp	r2, r1
20006c32:	bf88      	it	hi
20006c34:	631a      	strhi	r2, [r3, #48]	; 0x30
20006c36:	e082      	b.n	20006d3e <_malloc_r+0x49a>
20006c38:	185c      	adds	r4, r3, r1
20006c3a:	689a      	ldr	r2, [r3, #8]
20006c3c:	68d9      	ldr	r1, [r3, #12]
20006c3e:	4630      	mov	r0, r6
20006c40:	6866      	ldr	r6, [r4, #4]
20006c42:	f103 0508 	add.w	r5, r3, #8
20006c46:	608a      	str	r2, [r1, #8]
20006c48:	f046 0301 	orr.w	r3, r6, #1
20006c4c:	60d1      	str	r1, [r2, #12]
20006c4e:	6063      	str	r3, [r4, #4]
20006c50:	f000 fa5a 	bl	20007108 <__malloc_unlock>
20006c54:	e65a      	b.n	2000690c <_malloc_r+0x68>
20006c56:	eb08 0304 	add.w	r3, r8, r4
20006c5a:	f042 0201 	orr.w	r2, r2, #1
20006c5e:	f044 0401 	orr.w	r4, r4, #1
20006c62:	4630      	mov	r0, r6
20006c64:	f8c8 4004 	str.w	r4, [r8, #4]
20006c68:	f108 0508 	add.w	r5, r8, #8
20006c6c:	605a      	str	r2, [r3, #4]
20006c6e:	60bb      	str	r3, [r7, #8]
20006c70:	f000 fa4a 	bl	20007108 <__malloc_unlock>
20006c74:	e64a      	b.n	2000690c <_malloc_r+0x68>
20006c76:	ea4f 225c 	mov.w	r2, ip, lsr #9
20006c7a:	2a04      	cmp	r2, #4
20006c7c:	d954      	bls.n	20006d28 <_malloc_r+0x484>
20006c7e:	2a14      	cmp	r2, #20
20006c80:	f200 8089 	bhi.w	20006d96 <_malloc_r+0x4f2>
20006c84:	325b      	adds	r2, #91	; 0x5b
20006c86:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20006c8a:	44a8      	add	r8, r5
20006c8c:	f649 17d8 	movw	r7, #39384	; 0x99d8
20006c90:	f2c2 0700 	movt	r7, #8192	; 0x2000
20006c94:	f8d8 0008 	ldr.w	r0, [r8, #8]
20006c98:	4540      	cmp	r0, r8
20006c9a:	d103      	bne.n	20006ca4 <_malloc_r+0x400>
20006c9c:	e06f      	b.n	20006d7e <_malloc_r+0x4da>
20006c9e:	6880      	ldr	r0, [r0, #8]
20006ca0:	4580      	cmp	r8, r0
20006ca2:	d004      	beq.n	20006cae <_malloc_r+0x40a>
20006ca4:	6842      	ldr	r2, [r0, #4]
20006ca6:	f022 0203 	bic.w	r2, r2, #3
20006caa:	4594      	cmp	ip, r2
20006cac:	d3f7      	bcc.n	20006c9e <_malloc_r+0x3fa>
20006cae:	f8d0 c00c 	ldr.w	ip, [r0, #12]
20006cb2:	f8c3 c00c 	str.w	ip, [r3, #12]
20006cb6:	6098      	str	r0, [r3, #8]
20006cb8:	687a      	ldr	r2, [r7, #4]
20006cba:	60c3      	str	r3, [r0, #12]
20006cbc:	f8cc 3008 	str.w	r3, [ip, #8]
20006cc0:	e68a      	b.n	200069d8 <_malloc_r+0x134>
20006cc2:	191f      	adds	r7, r3, r4
20006cc4:	4630      	mov	r0, r6
20006cc6:	f044 0401 	orr.w	r4, r4, #1
20006cca:	60cf      	str	r7, [r1, #12]
20006ccc:	605c      	str	r4, [r3, #4]
20006cce:	f103 0508 	add.w	r5, r3, #8
20006cd2:	50ba      	str	r2, [r7, r2]
20006cd4:	f042 0201 	orr.w	r2, r2, #1
20006cd8:	608f      	str	r7, [r1, #8]
20006cda:	607a      	str	r2, [r7, #4]
20006cdc:	60b9      	str	r1, [r7, #8]
20006cde:	60f9      	str	r1, [r7, #12]
20006ce0:	f000 fa12 	bl	20007108 <__malloc_unlock>
20006ce4:	e612      	b.n	2000690c <_malloc_r+0x68>
20006ce6:	f10a 0a01 	add.w	sl, sl, #1
20006cea:	f01a 0f03 	tst.w	sl, #3
20006cee:	d05f      	beq.n	20006db0 <_malloc_r+0x50c>
20006cf0:	f103 0808 	add.w	r8, r3, #8
20006cf4:	e689      	b.n	20006a0a <_malloc_r+0x166>
20006cf6:	f103 0208 	add.w	r2, r3, #8
20006cfa:	68d3      	ldr	r3, [r2, #12]
20006cfc:	429a      	cmp	r2, r3
20006cfe:	bf08      	it	eq
20006d00:	f10e 0e02 	addeq.w	lr, lr, #2
20006d04:	f43f ae36 	beq.w	20006974 <_malloc_r+0xd0>
20006d08:	e5ef      	b.n	200068ea <_malloc_r+0x46>
20006d0a:	461d      	mov	r5, r3
20006d0c:	1819      	adds	r1, r3, r0
20006d0e:	68da      	ldr	r2, [r3, #12]
20006d10:	4630      	mov	r0, r6
20006d12:	f855 3f08 	ldr.w	r3, [r5, #8]!
20006d16:	684c      	ldr	r4, [r1, #4]
20006d18:	6093      	str	r3, [r2, #8]
20006d1a:	f044 0401 	orr.w	r4, r4, #1
20006d1e:	60da      	str	r2, [r3, #12]
20006d20:	604c      	str	r4, [r1, #4]
20006d22:	f000 f9f1 	bl	20007108 <__malloc_unlock>
20006d26:	e5f1      	b.n	2000690c <_malloc_r+0x68>
20006d28:	ea4f 129c 	mov.w	r2, ip, lsr #6
20006d2c:	3238      	adds	r2, #56	; 0x38
20006d2e:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20006d32:	e7aa      	b.n	20006c8a <_malloc_r+0x3e6>
20006d34:	45b8      	cmp	r8, r7
20006d36:	f43f af11 	beq.w	20006b5c <_malloc_r+0x2b8>
20006d3a:	f8d7 8008 	ldr.w	r8, [r7, #8]
20006d3e:	f8d8 2004 	ldr.w	r2, [r8, #4]
20006d42:	f022 0203 	bic.w	r2, r2, #3
20006d46:	4294      	cmp	r4, r2
20006d48:	bf94      	ite	ls
20006d4a:	2300      	movls	r3, #0
20006d4c:	2301      	movhi	r3, #1
20006d4e:	1b12      	subs	r2, r2, r4
20006d50:	2a0f      	cmp	r2, #15
20006d52:	bfd8      	it	le
20006d54:	f043 0301 	orrle.w	r3, r3, #1
20006d58:	2b00      	cmp	r3, #0
20006d5a:	f43f af7c 	beq.w	20006c56 <_malloc_r+0x3b2>
20006d5e:	4630      	mov	r0, r6
20006d60:	2500      	movs	r5, #0
20006d62:	f000 f9d1 	bl	20007108 <__malloc_unlock>
20006d66:	e5d1      	b.n	2000690c <_malloc_r+0x68>
20006d68:	f108 0108 	add.w	r1, r8, #8
20006d6c:	4630      	mov	r0, r6
20006d6e:	9301      	str	r3, [sp, #4]
20006d70:	f7ff fa16 	bl	200061a0 <_free_r>
20006d74:	9b01      	ldr	r3, [sp, #4]
20006d76:	f8d7 8008 	ldr.w	r8, [r7, #8]
20006d7a:	685a      	ldr	r2, [r3, #4]
20006d7c:	e749      	b.n	20006c12 <_malloc_r+0x36e>
20006d7e:	f04f 0a01 	mov.w	sl, #1
20006d82:	f8d7 8004 	ldr.w	r8, [r7, #4]
20006d86:	1092      	asrs	r2, r2, #2
20006d88:	4684      	mov	ip, r0
20006d8a:	fa0a f202 	lsl.w	r2, sl, r2
20006d8e:	ea48 0202 	orr.w	r2, r8, r2
20006d92:	607a      	str	r2, [r7, #4]
20006d94:	e78d      	b.n	20006cb2 <_malloc_r+0x40e>
20006d96:	2a54      	cmp	r2, #84	; 0x54
20006d98:	d824      	bhi.n	20006de4 <_malloc_r+0x540>
20006d9a:	ea4f 321c 	mov.w	r2, ip, lsr #12
20006d9e:	326e      	adds	r2, #110	; 0x6e
20006da0:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20006da4:	e771      	b.n	20006c8a <_malloc_r+0x3e6>
20006da6:	2301      	movs	r3, #1
20006da8:	46d0      	mov	r8, sl
20006daa:	f8ca 3004 	str.w	r3, [sl, #4]
20006dae:	e7c6      	b.n	20006d3e <_malloc_r+0x49a>
20006db0:	464a      	mov	r2, r9
20006db2:	f01e 0f03 	tst.w	lr, #3
20006db6:	4613      	mov	r3, r2
20006db8:	f10e 3eff 	add.w	lr, lr, #4294967295
20006dbc:	d033      	beq.n	20006e26 <_malloc_r+0x582>
20006dbe:	f853 2908 	ldr.w	r2, [r3], #-8
20006dc2:	429a      	cmp	r2, r3
20006dc4:	d0f5      	beq.n	20006db2 <_malloc_r+0x50e>
20006dc6:	687b      	ldr	r3, [r7, #4]
20006dc8:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20006dcc:	459c      	cmp	ip, r3
20006dce:	f63f ae8e 	bhi.w	20006aee <_malloc_r+0x24a>
20006dd2:	f1bc 0f00 	cmp.w	ip, #0
20006dd6:	f43f ae8a 	beq.w	20006aee <_malloc_r+0x24a>
20006dda:	ea1c 0f03 	tst.w	ip, r3
20006dde:	d027      	beq.n	20006e30 <_malloc_r+0x58c>
20006de0:	46d6      	mov	lr, sl
20006de2:	e60e      	b.n	20006a02 <_malloc_r+0x15e>
20006de4:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
20006de8:	d815      	bhi.n	20006e16 <_malloc_r+0x572>
20006dea:	ea4f 32dc 	mov.w	r2, ip, lsr #15
20006dee:	3277      	adds	r2, #119	; 0x77
20006df0:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20006df4:	e749      	b.n	20006c8a <_malloc_r+0x3e6>
20006df6:	0508      	lsls	r0, r1, #20
20006df8:	0d00      	lsrs	r0, r0, #20
20006dfa:	2800      	cmp	r0, #0
20006dfc:	f47f aeb6 	bne.w	20006b6c <_malloc_r+0x2c8>
20006e00:	f8d7 8008 	ldr.w	r8, [r7, #8]
20006e04:	444b      	add	r3, r9
20006e06:	f043 0301 	orr.w	r3, r3, #1
20006e0a:	f8c8 3004 	str.w	r3, [r8, #4]
20006e0e:	e700      	b.n	20006c12 <_malloc_r+0x36e>
20006e10:	2101      	movs	r1, #1
20006e12:	2500      	movs	r5, #0
20006e14:	e6d5      	b.n	20006bc2 <_malloc_r+0x31e>
20006e16:	f240 5054 	movw	r0, #1364	; 0x554
20006e1a:	4282      	cmp	r2, r0
20006e1c:	d90d      	bls.n	20006e3a <_malloc_r+0x596>
20006e1e:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
20006e22:	227e      	movs	r2, #126	; 0x7e
20006e24:	e731      	b.n	20006c8a <_malloc_r+0x3e6>
20006e26:	687b      	ldr	r3, [r7, #4]
20006e28:	ea23 030c 	bic.w	r3, r3, ip
20006e2c:	607b      	str	r3, [r7, #4]
20006e2e:	e7cb      	b.n	20006dc8 <_malloc_r+0x524>
20006e30:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20006e34:	f10a 0a04 	add.w	sl, sl, #4
20006e38:	e7cf      	b.n	20006dda <_malloc_r+0x536>
20006e3a:	ea4f 429c 	mov.w	r2, ip, lsr #18
20006e3e:	327c      	adds	r2, #124	; 0x7c
20006e40:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20006e44:	e721      	b.n	20006c8a <_malloc_r+0x3e6>
20006e46:	bf00      	nop

20006e48 <memchr>:
20006e48:	f010 0f03 	tst.w	r0, #3
20006e4c:	b2c9      	uxtb	r1, r1
20006e4e:	b410      	push	{r4}
20006e50:	d010      	beq.n	20006e74 <memchr+0x2c>
20006e52:	2a00      	cmp	r2, #0
20006e54:	d02f      	beq.n	20006eb6 <memchr+0x6e>
20006e56:	7803      	ldrb	r3, [r0, #0]
20006e58:	428b      	cmp	r3, r1
20006e5a:	d02a      	beq.n	20006eb2 <memchr+0x6a>
20006e5c:	3a01      	subs	r2, #1
20006e5e:	e005      	b.n	20006e6c <memchr+0x24>
20006e60:	2a00      	cmp	r2, #0
20006e62:	d028      	beq.n	20006eb6 <memchr+0x6e>
20006e64:	7803      	ldrb	r3, [r0, #0]
20006e66:	3a01      	subs	r2, #1
20006e68:	428b      	cmp	r3, r1
20006e6a:	d022      	beq.n	20006eb2 <memchr+0x6a>
20006e6c:	3001      	adds	r0, #1
20006e6e:	f010 0f03 	tst.w	r0, #3
20006e72:	d1f5      	bne.n	20006e60 <memchr+0x18>
20006e74:	2a03      	cmp	r2, #3
20006e76:	d911      	bls.n	20006e9c <memchr+0x54>
20006e78:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
20006e7c:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
20006e80:	6803      	ldr	r3, [r0, #0]
20006e82:	ea84 0303 	eor.w	r3, r4, r3
20006e86:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
20006e8a:	ea2c 0303 	bic.w	r3, ip, r3
20006e8e:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
20006e92:	d103      	bne.n	20006e9c <memchr+0x54>
20006e94:	3a04      	subs	r2, #4
20006e96:	3004      	adds	r0, #4
20006e98:	2a03      	cmp	r2, #3
20006e9a:	d8f1      	bhi.n	20006e80 <memchr+0x38>
20006e9c:	b15a      	cbz	r2, 20006eb6 <memchr+0x6e>
20006e9e:	7803      	ldrb	r3, [r0, #0]
20006ea0:	428b      	cmp	r3, r1
20006ea2:	d006      	beq.n	20006eb2 <memchr+0x6a>
20006ea4:	3a01      	subs	r2, #1
20006ea6:	b132      	cbz	r2, 20006eb6 <memchr+0x6e>
20006ea8:	f810 3f01 	ldrb.w	r3, [r0, #1]!
20006eac:	3a01      	subs	r2, #1
20006eae:	428b      	cmp	r3, r1
20006eb0:	d1f9      	bne.n	20006ea6 <memchr+0x5e>
20006eb2:	bc10      	pop	{r4}
20006eb4:	4770      	bx	lr
20006eb6:	2000      	movs	r0, #0
20006eb8:	e7fb      	b.n	20006eb2 <memchr+0x6a>
20006eba:	bf00      	nop

20006ebc <memcpy>:
20006ebc:	2a03      	cmp	r2, #3
20006ebe:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
20006ec2:	d80b      	bhi.n	20006edc <memcpy+0x20>
20006ec4:	b13a      	cbz	r2, 20006ed6 <memcpy+0x1a>
20006ec6:	2300      	movs	r3, #0
20006ec8:	f811 c003 	ldrb.w	ip, [r1, r3]
20006ecc:	f800 c003 	strb.w	ip, [r0, r3]
20006ed0:	3301      	adds	r3, #1
20006ed2:	4293      	cmp	r3, r2
20006ed4:	d1f8      	bne.n	20006ec8 <memcpy+0xc>
20006ed6:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
20006eda:	4770      	bx	lr
20006edc:	1882      	adds	r2, r0, r2
20006ede:	460c      	mov	r4, r1
20006ee0:	4603      	mov	r3, r0
20006ee2:	e003      	b.n	20006eec <memcpy+0x30>
20006ee4:	f814 1c01 	ldrb.w	r1, [r4, #-1]
20006ee8:	f803 1c01 	strb.w	r1, [r3, #-1]
20006eec:	f003 0603 	and.w	r6, r3, #3
20006ef0:	4619      	mov	r1, r3
20006ef2:	46a4      	mov	ip, r4
20006ef4:	3301      	adds	r3, #1
20006ef6:	3401      	adds	r4, #1
20006ef8:	2e00      	cmp	r6, #0
20006efa:	d1f3      	bne.n	20006ee4 <memcpy+0x28>
20006efc:	f01c 0403 	ands.w	r4, ip, #3
20006f00:	4663      	mov	r3, ip
20006f02:	bf08      	it	eq
20006f04:	ebc1 0c02 	rsbeq	ip, r1, r2
20006f08:	d068      	beq.n	20006fdc <memcpy+0x120>
20006f0a:	4265      	negs	r5, r4
20006f0c:	f1c4 0a04 	rsb	sl, r4, #4
20006f10:	eb0c 0705 	add.w	r7, ip, r5
20006f14:	4633      	mov	r3, r6
20006f16:	ea4f 0aca 	mov.w	sl, sl, lsl #3
20006f1a:	f85c 6005 	ldr.w	r6, [ip, r5]
20006f1e:	ea4f 08c4 	mov.w	r8, r4, lsl #3
20006f22:	1a55      	subs	r5, r2, r1
20006f24:	e008      	b.n	20006f38 <memcpy+0x7c>
20006f26:	f857 4f04 	ldr.w	r4, [r7, #4]!
20006f2a:	4626      	mov	r6, r4
20006f2c:	fa04 f40a 	lsl.w	r4, r4, sl
20006f30:	ea49 0404 	orr.w	r4, r9, r4
20006f34:	50cc      	str	r4, [r1, r3]
20006f36:	3304      	adds	r3, #4
20006f38:	185c      	adds	r4, r3, r1
20006f3a:	2d03      	cmp	r5, #3
20006f3c:	fa26 f908 	lsr.w	r9, r6, r8
20006f40:	f1a5 0504 	sub.w	r5, r5, #4
20006f44:	eb0c 0603 	add.w	r6, ip, r3
20006f48:	dced      	bgt.n	20006f26 <memcpy+0x6a>
20006f4a:	2300      	movs	r3, #0
20006f4c:	e002      	b.n	20006f54 <memcpy+0x98>
20006f4e:	5cf1      	ldrb	r1, [r6, r3]
20006f50:	54e1      	strb	r1, [r4, r3]
20006f52:	3301      	adds	r3, #1
20006f54:	1919      	adds	r1, r3, r4
20006f56:	4291      	cmp	r1, r2
20006f58:	d3f9      	bcc.n	20006f4e <memcpy+0x92>
20006f5a:	e7bc      	b.n	20006ed6 <memcpy+0x1a>
20006f5c:	f853 4c40 	ldr.w	r4, [r3, #-64]
20006f60:	f841 4c40 	str.w	r4, [r1, #-64]
20006f64:	f853 4c3c 	ldr.w	r4, [r3, #-60]
20006f68:	f841 4c3c 	str.w	r4, [r1, #-60]
20006f6c:	f853 4c38 	ldr.w	r4, [r3, #-56]
20006f70:	f841 4c38 	str.w	r4, [r1, #-56]
20006f74:	f853 4c34 	ldr.w	r4, [r3, #-52]
20006f78:	f841 4c34 	str.w	r4, [r1, #-52]
20006f7c:	f853 4c30 	ldr.w	r4, [r3, #-48]
20006f80:	f841 4c30 	str.w	r4, [r1, #-48]
20006f84:	f853 4c2c 	ldr.w	r4, [r3, #-44]
20006f88:	f841 4c2c 	str.w	r4, [r1, #-44]
20006f8c:	f853 4c28 	ldr.w	r4, [r3, #-40]
20006f90:	f841 4c28 	str.w	r4, [r1, #-40]
20006f94:	f853 4c24 	ldr.w	r4, [r3, #-36]
20006f98:	f841 4c24 	str.w	r4, [r1, #-36]
20006f9c:	f853 4c20 	ldr.w	r4, [r3, #-32]
20006fa0:	f841 4c20 	str.w	r4, [r1, #-32]
20006fa4:	f853 4c1c 	ldr.w	r4, [r3, #-28]
20006fa8:	f841 4c1c 	str.w	r4, [r1, #-28]
20006fac:	f853 4c18 	ldr.w	r4, [r3, #-24]
20006fb0:	f841 4c18 	str.w	r4, [r1, #-24]
20006fb4:	f853 4c14 	ldr.w	r4, [r3, #-20]
20006fb8:	f841 4c14 	str.w	r4, [r1, #-20]
20006fbc:	f853 4c10 	ldr.w	r4, [r3, #-16]
20006fc0:	f841 4c10 	str.w	r4, [r1, #-16]
20006fc4:	f853 4c0c 	ldr.w	r4, [r3, #-12]
20006fc8:	f841 4c0c 	str.w	r4, [r1, #-12]
20006fcc:	f853 4c08 	ldr.w	r4, [r3, #-8]
20006fd0:	f841 4c08 	str.w	r4, [r1, #-8]
20006fd4:	f853 4c04 	ldr.w	r4, [r3, #-4]
20006fd8:	f841 4c04 	str.w	r4, [r1, #-4]
20006fdc:	461c      	mov	r4, r3
20006fde:	460d      	mov	r5, r1
20006fe0:	3340      	adds	r3, #64	; 0x40
20006fe2:	3140      	adds	r1, #64	; 0x40
20006fe4:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
20006fe8:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
20006fec:	dcb6      	bgt.n	20006f5c <memcpy+0xa0>
20006fee:	4621      	mov	r1, r4
20006ff0:	462b      	mov	r3, r5
20006ff2:	1b54      	subs	r4, r2, r5
20006ff4:	e00f      	b.n	20007016 <memcpy+0x15a>
20006ff6:	f851 5c10 	ldr.w	r5, [r1, #-16]
20006ffa:	f843 5c10 	str.w	r5, [r3, #-16]
20006ffe:	f851 5c0c 	ldr.w	r5, [r1, #-12]
20007002:	f843 5c0c 	str.w	r5, [r3, #-12]
20007006:	f851 5c08 	ldr.w	r5, [r1, #-8]
2000700a:	f843 5c08 	str.w	r5, [r3, #-8]
2000700e:	f851 5c04 	ldr.w	r5, [r1, #-4]
20007012:	f843 5c04 	str.w	r5, [r3, #-4]
20007016:	2c0f      	cmp	r4, #15
20007018:	460d      	mov	r5, r1
2000701a:	469c      	mov	ip, r3
2000701c:	f101 0110 	add.w	r1, r1, #16
20007020:	f103 0310 	add.w	r3, r3, #16
20007024:	f1a4 0410 	sub.w	r4, r4, #16
20007028:	dce5      	bgt.n	20006ff6 <memcpy+0x13a>
2000702a:	ebcc 0102 	rsb	r1, ip, r2
2000702e:	2300      	movs	r3, #0
20007030:	e003      	b.n	2000703a <memcpy+0x17e>
20007032:	58ec      	ldr	r4, [r5, r3]
20007034:	f84c 4003 	str.w	r4, [ip, r3]
20007038:	3304      	adds	r3, #4
2000703a:	195e      	adds	r6, r3, r5
2000703c:	2903      	cmp	r1, #3
2000703e:	eb03 040c 	add.w	r4, r3, ip
20007042:	f1a1 0104 	sub.w	r1, r1, #4
20007046:	dcf4      	bgt.n	20007032 <memcpy+0x176>
20007048:	e77f      	b.n	20006f4a <memcpy+0x8e>
2000704a:	bf00      	nop

2000704c <memmove>:
2000704c:	4288      	cmp	r0, r1
2000704e:	468c      	mov	ip, r1
20007050:	b470      	push	{r4, r5, r6}
20007052:	4605      	mov	r5, r0
20007054:	4614      	mov	r4, r2
20007056:	d90e      	bls.n	20007076 <memmove+0x2a>
20007058:	188b      	adds	r3, r1, r2
2000705a:	4298      	cmp	r0, r3
2000705c:	d20b      	bcs.n	20007076 <memmove+0x2a>
2000705e:	b142      	cbz	r2, 20007072 <memmove+0x26>
20007060:	ebc2 0c03 	rsb	ip, r2, r3
20007064:	4601      	mov	r1, r0
20007066:	1e53      	subs	r3, r2, #1
20007068:	f81c 2003 	ldrb.w	r2, [ip, r3]
2000706c:	54ca      	strb	r2, [r1, r3]
2000706e:	3b01      	subs	r3, #1
20007070:	d2fa      	bcs.n	20007068 <memmove+0x1c>
20007072:	bc70      	pop	{r4, r5, r6}
20007074:	4770      	bx	lr
20007076:	2a0f      	cmp	r2, #15
20007078:	d809      	bhi.n	2000708e <memmove+0x42>
2000707a:	2c00      	cmp	r4, #0
2000707c:	d0f9      	beq.n	20007072 <memmove+0x26>
2000707e:	2300      	movs	r3, #0
20007080:	f81c 2003 	ldrb.w	r2, [ip, r3]
20007084:	54ea      	strb	r2, [r5, r3]
20007086:	3301      	adds	r3, #1
20007088:	42a3      	cmp	r3, r4
2000708a:	d1f9      	bne.n	20007080 <memmove+0x34>
2000708c:	e7f1      	b.n	20007072 <memmove+0x26>
2000708e:	ea41 0300 	orr.w	r3, r1, r0
20007092:	f013 0f03 	tst.w	r3, #3
20007096:	d1f0      	bne.n	2000707a <memmove+0x2e>
20007098:	4694      	mov	ip, r2
2000709a:	460c      	mov	r4, r1
2000709c:	4603      	mov	r3, r0
2000709e:	6825      	ldr	r5, [r4, #0]
200070a0:	f1ac 0c10 	sub.w	ip, ip, #16
200070a4:	601d      	str	r5, [r3, #0]
200070a6:	6865      	ldr	r5, [r4, #4]
200070a8:	605d      	str	r5, [r3, #4]
200070aa:	68a5      	ldr	r5, [r4, #8]
200070ac:	609d      	str	r5, [r3, #8]
200070ae:	68e5      	ldr	r5, [r4, #12]
200070b0:	3410      	adds	r4, #16
200070b2:	60dd      	str	r5, [r3, #12]
200070b4:	3310      	adds	r3, #16
200070b6:	f1bc 0f0f 	cmp.w	ip, #15
200070ba:	d8f0      	bhi.n	2000709e <memmove+0x52>
200070bc:	3a10      	subs	r2, #16
200070be:	ea4f 1c12 	mov.w	ip, r2, lsr #4
200070c2:	f10c 0501 	add.w	r5, ip, #1
200070c6:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
200070ca:	012d      	lsls	r5, r5, #4
200070cc:	eb02 160c 	add.w	r6, r2, ip, lsl #4
200070d0:	eb01 0c05 	add.w	ip, r1, r5
200070d4:	1945      	adds	r5, r0, r5
200070d6:	2e03      	cmp	r6, #3
200070d8:	4634      	mov	r4, r6
200070da:	d9ce      	bls.n	2000707a <memmove+0x2e>
200070dc:	2300      	movs	r3, #0
200070de:	f85c 2003 	ldr.w	r2, [ip, r3]
200070e2:	50ea      	str	r2, [r5, r3]
200070e4:	3304      	adds	r3, #4
200070e6:	1af2      	subs	r2, r6, r3
200070e8:	2a03      	cmp	r2, #3
200070ea:	d8f8      	bhi.n	200070de <memmove+0x92>
200070ec:	3e04      	subs	r6, #4
200070ee:	08b3      	lsrs	r3, r6, #2
200070f0:	1c5a      	adds	r2, r3, #1
200070f2:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
200070f6:	0092      	lsls	r2, r2, #2
200070f8:	4494      	add	ip, r2
200070fa:	eb06 0483 	add.w	r4, r6, r3, lsl #2
200070fe:	18ad      	adds	r5, r5, r2
20007100:	e7bb      	b.n	2000707a <memmove+0x2e>
20007102:	bf00      	nop

20007104 <__malloc_lock>:
20007104:	4770      	bx	lr
20007106:	bf00      	nop

20007108 <__malloc_unlock>:
20007108:	4770      	bx	lr
2000710a:	bf00      	nop

2000710c <__hi0bits>:
2000710c:	0c02      	lsrs	r2, r0, #16
2000710e:	4603      	mov	r3, r0
20007110:	0412      	lsls	r2, r2, #16
20007112:	b1b2      	cbz	r2, 20007142 <__hi0bits+0x36>
20007114:	2000      	movs	r0, #0
20007116:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
2000711a:	d101      	bne.n	20007120 <__hi0bits+0x14>
2000711c:	3008      	adds	r0, #8
2000711e:	021b      	lsls	r3, r3, #8
20007120:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
20007124:	d101      	bne.n	2000712a <__hi0bits+0x1e>
20007126:	3004      	adds	r0, #4
20007128:	011b      	lsls	r3, r3, #4
2000712a:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
2000712e:	d101      	bne.n	20007134 <__hi0bits+0x28>
20007130:	3002      	adds	r0, #2
20007132:	009b      	lsls	r3, r3, #2
20007134:	2b00      	cmp	r3, #0
20007136:	db03      	blt.n	20007140 <__hi0bits+0x34>
20007138:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
2000713c:	d004      	beq.n	20007148 <__hi0bits+0x3c>
2000713e:	3001      	adds	r0, #1
20007140:	4770      	bx	lr
20007142:	0403      	lsls	r3, r0, #16
20007144:	2010      	movs	r0, #16
20007146:	e7e6      	b.n	20007116 <__hi0bits+0xa>
20007148:	2020      	movs	r0, #32
2000714a:	4770      	bx	lr

2000714c <__lo0bits>:
2000714c:	6803      	ldr	r3, [r0, #0]
2000714e:	4602      	mov	r2, r0
20007150:	f013 0007 	ands.w	r0, r3, #7
20007154:	d009      	beq.n	2000716a <__lo0bits+0x1e>
20007156:	f013 0f01 	tst.w	r3, #1
2000715a:	d121      	bne.n	200071a0 <__lo0bits+0x54>
2000715c:	f013 0f02 	tst.w	r3, #2
20007160:	d122      	bne.n	200071a8 <__lo0bits+0x5c>
20007162:	089b      	lsrs	r3, r3, #2
20007164:	2002      	movs	r0, #2
20007166:	6013      	str	r3, [r2, #0]
20007168:	4770      	bx	lr
2000716a:	b299      	uxth	r1, r3
2000716c:	b909      	cbnz	r1, 20007172 <__lo0bits+0x26>
2000716e:	0c1b      	lsrs	r3, r3, #16
20007170:	2010      	movs	r0, #16
20007172:	f013 0fff 	tst.w	r3, #255	; 0xff
20007176:	d101      	bne.n	2000717c <__lo0bits+0x30>
20007178:	3008      	adds	r0, #8
2000717a:	0a1b      	lsrs	r3, r3, #8
2000717c:	f013 0f0f 	tst.w	r3, #15
20007180:	d101      	bne.n	20007186 <__lo0bits+0x3a>
20007182:	3004      	adds	r0, #4
20007184:	091b      	lsrs	r3, r3, #4
20007186:	f013 0f03 	tst.w	r3, #3
2000718a:	d101      	bne.n	20007190 <__lo0bits+0x44>
2000718c:	3002      	adds	r0, #2
2000718e:	089b      	lsrs	r3, r3, #2
20007190:	f013 0f01 	tst.w	r3, #1
20007194:	d102      	bne.n	2000719c <__lo0bits+0x50>
20007196:	085b      	lsrs	r3, r3, #1
20007198:	d004      	beq.n	200071a4 <__lo0bits+0x58>
2000719a:	3001      	adds	r0, #1
2000719c:	6013      	str	r3, [r2, #0]
2000719e:	4770      	bx	lr
200071a0:	2000      	movs	r0, #0
200071a2:	4770      	bx	lr
200071a4:	2020      	movs	r0, #32
200071a6:	4770      	bx	lr
200071a8:	085b      	lsrs	r3, r3, #1
200071aa:	2001      	movs	r0, #1
200071ac:	6013      	str	r3, [r2, #0]
200071ae:	4770      	bx	lr

200071b0 <__mcmp>:
200071b0:	4603      	mov	r3, r0
200071b2:	690a      	ldr	r2, [r1, #16]
200071b4:	6900      	ldr	r0, [r0, #16]
200071b6:	b410      	push	{r4}
200071b8:	1a80      	subs	r0, r0, r2
200071ba:	d111      	bne.n	200071e0 <__mcmp+0x30>
200071bc:	3204      	adds	r2, #4
200071be:	f103 0c14 	add.w	ip, r3, #20
200071c2:	0092      	lsls	r2, r2, #2
200071c4:	189b      	adds	r3, r3, r2
200071c6:	1889      	adds	r1, r1, r2
200071c8:	3104      	adds	r1, #4
200071ca:	3304      	adds	r3, #4
200071cc:	f853 4c04 	ldr.w	r4, [r3, #-4]
200071d0:	3b04      	subs	r3, #4
200071d2:	f851 2c04 	ldr.w	r2, [r1, #-4]
200071d6:	3904      	subs	r1, #4
200071d8:	4294      	cmp	r4, r2
200071da:	d103      	bne.n	200071e4 <__mcmp+0x34>
200071dc:	459c      	cmp	ip, r3
200071de:	d3f5      	bcc.n	200071cc <__mcmp+0x1c>
200071e0:	bc10      	pop	{r4}
200071e2:	4770      	bx	lr
200071e4:	bf38      	it	cc
200071e6:	f04f 30ff 	movcc.w	r0, #4294967295
200071ea:	d3f9      	bcc.n	200071e0 <__mcmp+0x30>
200071ec:	2001      	movs	r0, #1
200071ee:	e7f7      	b.n	200071e0 <__mcmp+0x30>

200071f0 <__ulp>:
200071f0:	f240 0300 	movw	r3, #0
200071f4:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
200071f8:	ea01 0303 	and.w	r3, r1, r3
200071fc:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
20007200:	2b00      	cmp	r3, #0
20007202:	dd02      	ble.n	2000720a <__ulp+0x1a>
20007204:	4619      	mov	r1, r3
20007206:	2000      	movs	r0, #0
20007208:	4770      	bx	lr
2000720a:	425b      	negs	r3, r3
2000720c:	151b      	asrs	r3, r3, #20
2000720e:	2b13      	cmp	r3, #19
20007210:	dd0e      	ble.n	20007230 <__ulp+0x40>
20007212:	3b14      	subs	r3, #20
20007214:	2b1e      	cmp	r3, #30
20007216:	dd03      	ble.n	20007220 <__ulp+0x30>
20007218:	2301      	movs	r3, #1
2000721a:	2100      	movs	r1, #0
2000721c:	4618      	mov	r0, r3
2000721e:	4770      	bx	lr
20007220:	2201      	movs	r2, #1
20007222:	f1c3 031f 	rsb	r3, r3, #31
20007226:	2100      	movs	r1, #0
20007228:	fa12 f303 	lsls.w	r3, r2, r3
2000722c:	4618      	mov	r0, r3
2000722e:	4770      	bx	lr
20007230:	f44f 2200 	mov.w	r2, #524288	; 0x80000
20007234:	2000      	movs	r0, #0
20007236:	fa52 f103 	asrs.w	r1, r2, r3
2000723a:	4770      	bx	lr

2000723c <__b2d>:
2000723c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20007240:	6904      	ldr	r4, [r0, #16]
20007242:	f100 0614 	add.w	r6, r0, #20
20007246:	460f      	mov	r7, r1
20007248:	3404      	adds	r4, #4
2000724a:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
2000724e:	eb00 0484 	add.w	r4, r0, r4, lsl #2
20007252:	46a0      	mov	r8, r4
20007254:	4628      	mov	r0, r5
20007256:	f7ff ff59 	bl	2000710c <__hi0bits>
2000725a:	280a      	cmp	r0, #10
2000725c:	f1c0 0320 	rsb	r3, r0, #32
20007260:	603b      	str	r3, [r7, #0]
20007262:	dc14      	bgt.n	2000728e <__b2d+0x52>
20007264:	42a6      	cmp	r6, r4
20007266:	f1c0 030b 	rsb	r3, r0, #11
2000726a:	d237      	bcs.n	200072dc <__b2d+0xa0>
2000726c:	f854 1c04 	ldr.w	r1, [r4, #-4]
20007270:	40d9      	lsrs	r1, r3
20007272:	fa25 fc03 	lsr.w	ip, r5, r3
20007276:	3015      	adds	r0, #21
20007278:	f04c 537e 	orr.w	r3, ip, #1065353216	; 0x3f800000
2000727c:	4085      	lsls	r5, r0
2000727e:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
20007282:	ea41 0205 	orr.w	r2, r1, r5
20007286:	4610      	mov	r0, r2
20007288:	4619      	mov	r1, r3
2000728a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
2000728e:	42a6      	cmp	r6, r4
20007290:	d320      	bcc.n	200072d4 <__b2d+0x98>
20007292:	2100      	movs	r1, #0
20007294:	380b      	subs	r0, #11
20007296:	bf02      	ittt	eq
20007298:	f045 537e 	orreq.w	r3, r5, #1065353216	; 0x3f800000
2000729c:	460a      	moveq	r2, r1
2000729e:	f443 03e0 	orreq.w	r3, r3, #7340032	; 0x700000
200072a2:	d0f0      	beq.n	20007286 <__b2d+0x4a>
200072a4:	42b4      	cmp	r4, r6
200072a6:	f1c0 0320 	rsb	r3, r0, #32
200072aa:	d919      	bls.n	200072e0 <__b2d+0xa4>
200072ac:	f854 4c04 	ldr.w	r4, [r4, #-4]
200072b0:	40dc      	lsrs	r4, r3
200072b2:	4085      	lsls	r5, r0
200072b4:	fa21 fc03 	lsr.w	ip, r1, r3
200072b8:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
200072bc:	fa11 f000 	lsls.w	r0, r1, r0
200072c0:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
200072c4:	ea44 0200 	orr.w	r2, r4, r0
200072c8:	ea45 030c 	orr.w	r3, r5, ip
200072cc:	4610      	mov	r0, r2
200072ce:	4619      	mov	r1, r3
200072d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200072d4:	f854 1c04 	ldr.w	r1, [r4, #-4]
200072d8:	3c04      	subs	r4, #4
200072da:	e7db      	b.n	20007294 <__b2d+0x58>
200072dc:	2100      	movs	r1, #0
200072de:	e7c8      	b.n	20007272 <__b2d+0x36>
200072e0:	2400      	movs	r4, #0
200072e2:	e7e6      	b.n	200072b2 <__b2d+0x76>

200072e4 <__ratio>:
200072e4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
200072e8:	b083      	sub	sp, #12
200072ea:	460e      	mov	r6, r1
200072ec:	a901      	add	r1, sp, #4
200072ee:	4607      	mov	r7, r0
200072f0:	f7ff ffa4 	bl	2000723c <__b2d>
200072f4:	460d      	mov	r5, r1
200072f6:	4604      	mov	r4, r0
200072f8:	4669      	mov	r1, sp
200072fa:	4630      	mov	r0, r6
200072fc:	f7ff ff9e 	bl	2000723c <__b2d>
20007300:	f8dd c004 	ldr.w	ip, [sp, #4]
20007304:	46a9      	mov	r9, r5
20007306:	46a0      	mov	r8, r4
20007308:	460b      	mov	r3, r1
2000730a:	4602      	mov	r2, r0
2000730c:	6931      	ldr	r1, [r6, #16]
2000730e:	4616      	mov	r6, r2
20007310:	6938      	ldr	r0, [r7, #16]
20007312:	461f      	mov	r7, r3
20007314:	1a40      	subs	r0, r0, r1
20007316:	9900      	ldr	r1, [sp, #0]
20007318:	ebc1 010c 	rsb	r1, r1, ip
2000731c:	eb01 1140 	add.w	r1, r1, r0, lsl #5
20007320:	2900      	cmp	r1, #0
20007322:	bfc9      	itett	gt
20007324:	eb05 5901 	addgt.w	r9, r5, r1, lsl #20
20007328:	eba3 5701 	suble.w	r7, r3, r1, lsl #20
2000732c:	4624      	movgt	r4, r4
2000732e:	464d      	movgt	r5, r9
20007330:	bfdc      	itt	le
20007332:	4612      	movle	r2, r2
20007334:	463b      	movle	r3, r7
20007336:	4620      	mov	r0, r4
20007338:	4629      	mov	r1, r5
2000733a:	f001 fc25 	bl	20008b88 <__aeabi_ddiv>
2000733e:	b003      	add	sp, #12
20007340:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

20007344 <_mprec_log10>:
20007344:	2817      	cmp	r0, #23
20007346:	b510      	push	{r4, lr}
20007348:	4604      	mov	r4, r0
2000734a:	dd0e      	ble.n	2000736a <_mprec_log10+0x26>
2000734c:	f240 0100 	movw	r1, #0
20007350:	2000      	movs	r0, #0
20007352:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20007356:	f240 0300 	movw	r3, #0
2000735a:	2200      	movs	r2, #0
2000735c:	f2c4 0324 	movt	r3, #16420	; 0x4024
20007360:	f001 fae8 	bl	20008934 <__aeabi_dmul>
20007364:	3c01      	subs	r4, #1
20007366:	d1f6      	bne.n	20007356 <_mprec_log10+0x12>
20007368:	bd10      	pop	{r4, pc}
2000736a:	f249 7378 	movw	r3, #38776	; 0x9778
2000736e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007372:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
20007376:	e9d3 0100 	ldrd	r0, r1, [r3]
2000737a:	bd10      	pop	{r4, pc}

2000737c <__copybits>:
2000737c:	6913      	ldr	r3, [r2, #16]
2000737e:	3901      	subs	r1, #1
20007380:	f102 0c14 	add.w	ip, r2, #20
20007384:	b410      	push	{r4}
20007386:	eb02 0283 	add.w	r2, r2, r3, lsl #2
2000738a:	114c      	asrs	r4, r1, #5
2000738c:	3214      	adds	r2, #20
2000738e:	3401      	adds	r4, #1
20007390:	4594      	cmp	ip, r2
20007392:	eb00 0484 	add.w	r4, r0, r4, lsl #2
20007396:	d20f      	bcs.n	200073b8 <__copybits+0x3c>
20007398:	2300      	movs	r3, #0
2000739a:	f85c 1003 	ldr.w	r1, [ip, r3]
2000739e:	50c1      	str	r1, [r0, r3]
200073a0:	3304      	adds	r3, #4
200073a2:	eb03 010c 	add.w	r1, r3, ip
200073a6:	428a      	cmp	r2, r1
200073a8:	d8f7      	bhi.n	2000739a <__copybits+0x1e>
200073aa:	ea6f 0c0c 	mvn.w	ip, ip
200073ae:	4462      	add	r2, ip
200073b0:	f022 0203 	bic.w	r2, r2, #3
200073b4:	3204      	adds	r2, #4
200073b6:	1880      	adds	r0, r0, r2
200073b8:	4284      	cmp	r4, r0
200073ba:	d904      	bls.n	200073c6 <__copybits+0x4a>
200073bc:	2300      	movs	r3, #0
200073be:	f840 3b04 	str.w	r3, [r0], #4
200073c2:	4284      	cmp	r4, r0
200073c4:	d8fb      	bhi.n	200073be <__copybits+0x42>
200073c6:	bc10      	pop	{r4}
200073c8:	4770      	bx	lr
200073ca:	bf00      	nop

200073cc <__any_on>:
200073cc:	6902      	ldr	r2, [r0, #16]
200073ce:	114b      	asrs	r3, r1, #5
200073d0:	429a      	cmp	r2, r3
200073d2:	db10      	blt.n	200073f6 <__any_on+0x2a>
200073d4:	dd0e      	ble.n	200073f4 <__any_on+0x28>
200073d6:	f011 011f 	ands.w	r1, r1, #31
200073da:	d00b      	beq.n	200073f4 <__any_on+0x28>
200073dc:	461a      	mov	r2, r3
200073de:	eb00 0383 	add.w	r3, r0, r3, lsl #2
200073e2:	695b      	ldr	r3, [r3, #20]
200073e4:	fa23 fc01 	lsr.w	ip, r3, r1
200073e8:	fa0c f101 	lsl.w	r1, ip, r1
200073ec:	4299      	cmp	r1, r3
200073ee:	d002      	beq.n	200073f6 <__any_on+0x2a>
200073f0:	2001      	movs	r0, #1
200073f2:	4770      	bx	lr
200073f4:	461a      	mov	r2, r3
200073f6:	3204      	adds	r2, #4
200073f8:	f100 0114 	add.w	r1, r0, #20
200073fc:	eb00 0382 	add.w	r3, r0, r2, lsl #2
20007400:	f103 0c04 	add.w	ip, r3, #4
20007404:	4561      	cmp	r1, ip
20007406:	d20b      	bcs.n	20007420 <__any_on+0x54>
20007408:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
2000740c:	2a00      	cmp	r2, #0
2000740e:	d1ef      	bne.n	200073f0 <__any_on+0x24>
20007410:	4299      	cmp	r1, r3
20007412:	d205      	bcs.n	20007420 <__any_on+0x54>
20007414:	f853 2d04 	ldr.w	r2, [r3, #-4]!
20007418:	2a00      	cmp	r2, #0
2000741a:	d1e9      	bne.n	200073f0 <__any_on+0x24>
2000741c:	4299      	cmp	r1, r3
2000741e:	d3f9      	bcc.n	20007414 <__any_on+0x48>
20007420:	2000      	movs	r0, #0
20007422:	4770      	bx	lr

20007424 <_Bfree>:
20007424:	b530      	push	{r4, r5, lr}
20007426:	6a45      	ldr	r5, [r0, #36]	; 0x24
20007428:	b083      	sub	sp, #12
2000742a:	4604      	mov	r4, r0
2000742c:	b155      	cbz	r5, 20007444 <_Bfree+0x20>
2000742e:	b139      	cbz	r1, 20007440 <_Bfree+0x1c>
20007430:	6a63      	ldr	r3, [r4, #36]	; 0x24
20007432:	684a      	ldr	r2, [r1, #4]
20007434:	68db      	ldr	r3, [r3, #12]
20007436:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
2000743a:	6008      	str	r0, [r1, #0]
2000743c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
20007440:	b003      	add	sp, #12
20007442:	bd30      	pop	{r4, r5, pc}
20007444:	2010      	movs	r0, #16
20007446:	9101      	str	r1, [sp, #4]
20007448:	f7ff fa24 	bl	20006894 <malloc>
2000744c:	9901      	ldr	r1, [sp, #4]
2000744e:	6260      	str	r0, [r4, #36]	; 0x24
20007450:	60c5      	str	r5, [r0, #12]
20007452:	6045      	str	r5, [r0, #4]
20007454:	6085      	str	r5, [r0, #8]
20007456:	6005      	str	r5, [r0, #0]
20007458:	e7e9      	b.n	2000742e <_Bfree+0xa>
2000745a:	bf00      	nop

2000745c <_Balloc>:
2000745c:	b570      	push	{r4, r5, r6, lr}
2000745e:	6a44      	ldr	r4, [r0, #36]	; 0x24
20007460:	4606      	mov	r6, r0
20007462:	460d      	mov	r5, r1
20007464:	b164      	cbz	r4, 20007480 <_Balloc+0x24>
20007466:	68e2      	ldr	r2, [r4, #12]
20007468:	b1a2      	cbz	r2, 20007494 <_Balloc+0x38>
2000746a:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
2000746e:	b1eb      	cbz	r3, 200074ac <_Balloc+0x50>
20007470:	6819      	ldr	r1, [r3, #0]
20007472:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
20007476:	2200      	movs	r2, #0
20007478:	60da      	str	r2, [r3, #12]
2000747a:	611a      	str	r2, [r3, #16]
2000747c:	4618      	mov	r0, r3
2000747e:	bd70      	pop	{r4, r5, r6, pc}
20007480:	2010      	movs	r0, #16
20007482:	f7ff fa07 	bl	20006894 <malloc>
20007486:	2300      	movs	r3, #0
20007488:	4604      	mov	r4, r0
2000748a:	6270      	str	r0, [r6, #36]	; 0x24
2000748c:	60c3      	str	r3, [r0, #12]
2000748e:	6043      	str	r3, [r0, #4]
20007490:	6083      	str	r3, [r0, #8]
20007492:	6003      	str	r3, [r0, #0]
20007494:	2210      	movs	r2, #16
20007496:	4630      	mov	r0, r6
20007498:	2104      	movs	r1, #4
2000749a:	f000 fe57 	bl	2000814c <_calloc_r>
2000749e:	6a73      	ldr	r3, [r6, #36]	; 0x24
200074a0:	60e0      	str	r0, [r4, #12]
200074a2:	68da      	ldr	r2, [r3, #12]
200074a4:	2a00      	cmp	r2, #0
200074a6:	d1e0      	bne.n	2000746a <_Balloc+0xe>
200074a8:	4613      	mov	r3, r2
200074aa:	e7e7      	b.n	2000747c <_Balloc+0x20>
200074ac:	2401      	movs	r4, #1
200074ae:	4630      	mov	r0, r6
200074b0:	4621      	mov	r1, r4
200074b2:	40ac      	lsls	r4, r5
200074b4:	1d62      	adds	r2, r4, #5
200074b6:	0092      	lsls	r2, r2, #2
200074b8:	f000 fe48 	bl	2000814c <_calloc_r>
200074bc:	4603      	mov	r3, r0
200074be:	2800      	cmp	r0, #0
200074c0:	d0dc      	beq.n	2000747c <_Balloc+0x20>
200074c2:	6045      	str	r5, [r0, #4]
200074c4:	6084      	str	r4, [r0, #8]
200074c6:	e7d6      	b.n	20007476 <_Balloc+0x1a>

200074c8 <__d2b>:
200074c8:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
200074cc:	b083      	sub	sp, #12
200074ce:	2101      	movs	r1, #1
200074d0:	461d      	mov	r5, r3
200074d2:	4614      	mov	r4, r2
200074d4:	9f0a      	ldr	r7, [sp, #40]	; 0x28
200074d6:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
200074d8:	f7ff ffc0 	bl	2000745c <_Balloc>
200074dc:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
200074e0:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
200074e4:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
200074e8:	4615      	mov	r5, r2
200074ea:	ea5f 5a12 	movs.w	sl, r2, lsr #20
200074ee:	9300      	str	r3, [sp, #0]
200074f0:	bf1c      	itt	ne
200074f2:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
200074f6:	9300      	strne	r3, [sp, #0]
200074f8:	4680      	mov	r8, r0
200074fa:	2c00      	cmp	r4, #0
200074fc:	d023      	beq.n	20007546 <__d2b+0x7e>
200074fe:	a802      	add	r0, sp, #8
20007500:	f840 4d04 	str.w	r4, [r0, #-4]!
20007504:	f7ff fe22 	bl	2000714c <__lo0bits>
20007508:	4603      	mov	r3, r0
2000750a:	2800      	cmp	r0, #0
2000750c:	d137      	bne.n	2000757e <__d2b+0xb6>
2000750e:	9901      	ldr	r1, [sp, #4]
20007510:	9a00      	ldr	r2, [sp, #0]
20007512:	f8c8 1014 	str.w	r1, [r8, #20]
20007516:	2a00      	cmp	r2, #0
20007518:	bf14      	ite	ne
2000751a:	2402      	movne	r4, #2
2000751c:	2401      	moveq	r4, #1
2000751e:	f8c8 2018 	str.w	r2, [r8, #24]
20007522:	f8c8 4010 	str.w	r4, [r8, #16]
20007526:	f1ba 0f00 	cmp.w	sl, #0
2000752a:	d01b      	beq.n	20007564 <__d2b+0x9c>
2000752c:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
20007530:	f1c3 0235 	rsb	r2, r3, #53	; 0x35
20007534:	f1aa 0a03 	sub.w	sl, sl, #3
20007538:	4453      	add	r3, sl
2000753a:	603b      	str	r3, [r7, #0]
2000753c:	6032      	str	r2, [r6, #0]
2000753e:	4640      	mov	r0, r8
20007540:	b003      	add	sp, #12
20007542:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
20007546:	4668      	mov	r0, sp
20007548:	f7ff fe00 	bl	2000714c <__lo0bits>
2000754c:	2301      	movs	r3, #1
2000754e:	461c      	mov	r4, r3
20007550:	f8c8 3010 	str.w	r3, [r8, #16]
20007554:	9b00      	ldr	r3, [sp, #0]
20007556:	f8c8 3014 	str.w	r3, [r8, #20]
2000755a:	f100 0320 	add.w	r3, r0, #32
2000755e:	f1ba 0f00 	cmp.w	sl, #0
20007562:	d1e3      	bne.n	2000752c <__d2b+0x64>
20007564:	eb08 0284 	add.w	r2, r8, r4, lsl #2
20007568:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
2000756c:	3b02      	subs	r3, #2
2000756e:	603b      	str	r3, [r7, #0]
20007570:	6910      	ldr	r0, [r2, #16]
20007572:	f7ff fdcb 	bl	2000710c <__hi0bits>
20007576:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
2000757a:	6030      	str	r0, [r6, #0]
2000757c:	e7df      	b.n	2000753e <__d2b+0x76>
2000757e:	9a00      	ldr	r2, [sp, #0]
20007580:	f1c0 0120 	rsb	r1, r0, #32
20007584:	fa12 f101 	lsls.w	r1, r2, r1
20007588:	40c2      	lsrs	r2, r0
2000758a:	9801      	ldr	r0, [sp, #4]
2000758c:	4301      	orrs	r1, r0
2000758e:	f8c8 1014 	str.w	r1, [r8, #20]
20007592:	9200      	str	r2, [sp, #0]
20007594:	e7bf      	b.n	20007516 <__d2b+0x4e>
20007596:	bf00      	nop

20007598 <__mdiff>:
20007598:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000759c:	6913      	ldr	r3, [r2, #16]
2000759e:	690f      	ldr	r7, [r1, #16]
200075a0:	460c      	mov	r4, r1
200075a2:	4615      	mov	r5, r2
200075a4:	1aff      	subs	r7, r7, r3
200075a6:	2f00      	cmp	r7, #0
200075a8:	d04f      	beq.n	2000764a <__mdiff+0xb2>
200075aa:	db6a      	blt.n	20007682 <__mdiff+0xea>
200075ac:	2700      	movs	r7, #0
200075ae:	f101 0614 	add.w	r6, r1, #20
200075b2:	6861      	ldr	r1, [r4, #4]
200075b4:	f7ff ff52 	bl	2000745c <_Balloc>
200075b8:	f8d5 8010 	ldr.w	r8, [r5, #16]
200075bc:	f8d4 c010 	ldr.w	ip, [r4, #16]
200075c0:	f105 0114 	add.w	r1, r5, #20
200075c4:	2200      	movs	r2, #0
200075c6:	eb05 0588 	add.w	r5, r5, r8, lsl #2
200075ca:	eb04 048c 	add.w	r4, r4, ip, lsl #2
200075ce:	f105 0814 	add.w	r8, r5, #20
200075d2:	3414      	adds	r4, #20
200075d4:	f100 0314 	add.w	r3, r0, #20
200075d8:	60c7      	str	r7, [r0, #12]
200075da:	f851 7b04 	ldr.w	r7, [r1], #4
200075de:	f856 5b04 	ldr.w	r5, [r6], #4
200075e2:	46bb      	mov	fp, r7
200075e4:	fa1f fa87 	uxth.w	sl, r7
200075e8:	0c3f      	lsrs	r7, r7, #16
200075ea:	fa1f f985 	uxth.w	r9, r5
200075ee:	ebc7 4715 	rsb	r7, r7, r5, lsr #16
200075f2:	ebca 0a09 	rsb	sl, sl, r9
200075f6:	4452      	add	r2, sl
200075f8:	eb07 4722 	add.w	r7, r7, r2, asr #16
200075fc:	b292      	uxth	r2, r2
200075fe:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
20007602:	f843 2b04 	str.w	r2, [r3], #4
20007606:	143a      	asrs	r2, r7, #16
20007608:	4588      	cmp	r8, r1
2000760a:	d8e6      	bhi.n	200075da <__mdiff+0x42>
2000760c:	42a6      	cmp	r6, r4
2000760e:	d20e      	bcs.n	2000762e <__mdiff+0x96>
20007610:	f856 1b04 	ldr.w	r1, [r6], #4
20007614:	b28d      	uxth	r5, r1
20007616:	0c09      	lsrs	r1, r1, #16
20007618:	1952      	adds	r2, r2, r5
2000761a:	eb01 4122 	add.w	r1, r1, r2, asr #16
2000761e:	b292      	uxth	r2, r2
20007620:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
20007624:	f843 2b04 	str.w	r2, [r3], #4
20007628:	140a      	asrs	r2, r1, #16
2000762a:	42b4      	cmp	r4, r6
2000762c:	d8f0      	bhi.n	20007610 <__mdiff+0x78>
2000762e:	f853 2c04 	ldr.w	r2, [r3, #-4]
20007632:	b932      	cbnz	r2, 20007642 <__mdiff+0xaa>
20007634:	f853 2c08 	ldr.w	r2, [r3, #-8]
20007638:	f10c 3cff 	add.w	ip, ip, #4294967295
2000763c:	3b04      	subs	r3, #4
2000763e:	2a00      	cmp	r2, #0
20007640:	d0f8      	beq.n	20007634 <__mdiff+0x9c>
20007642:	f8c0 c010 	str.w	ip, [r0, #16]
20007646:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000764a:	3304      	adds	r3, #4
2000764c:	f101 0614 	add.w	r6, r1, #20
20007650:	009b      	lsls	r3, r3, #2
20007652:	18d2      	adds	r2, r2, r3
20007654:	18cb      	adds	r3, r1, r3
20007656:	3304      	adds	r3, #4
20007658:	3204      	adds	r2, #4
2000765a:	f853 cc04 	ldr.w	ip, [r3, #-4]
2000765e:	3b04      	subs	r3, #4
20007660:	f852 1c04 	ldr.w	r1, [r2, #-4]
20007664:	3a04      	subs	r2, #4
20007666:	458c      	cmp	ip, r1
20007668:	d10a      	bne.n	20007680 <__mdiff+0xe8>
2000766a:	429e      	cmp	r6, r3
2000766c:	d3f5      	bcc.n	2000765a <__mdiff+0xc2>
2000766e:	2100      	movs	r1, #0
20007670:	f7ff fef4 	bl	2000745c <_Balloc>
20007674:	2301      	movs	r3, #1
20007676:	6103      	str	r3, [r0, #16]
20007678:	2300      	movs	r3, #0
2000767a:	6143      	str	r3, [r0, #20]
2000767c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20007680:	d297      	bcs.n	200075b2 <__mdiff+0x1a>
20007682:	4623      	mov	r3, r4
20007684:	462c      	mov	r4, r5
20007686:	2701      	movs	r7, #1
20007688:	461d      	mov	r5, r3
2000768a:	f104 0614 	add.w	r6, r4, #20
2000768e:	e790      	b.n	200075b2 <__mdiff+0x1a>

20007690 <__lshift>:
20007690:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20007694:	690d      	ldr	r5, [r1, #16]
20007696:	688b      	ldr	r3, [r1, #8]
20007698:	1156      	asrs	r6, r2, #5
2000769a:	3501      	adds	r5, #1
2000769c:	460c      	mov	r4, r1
2000769e:	19ad      	adds	r5, r5, r6
200076a0:	4690      	mov	r8, r2
200076a2:	429d      	cmp	r5, r3
200076a4:	4682      	mov	sl, r0
200076a6:	6849      	ldr	r1, [r1, #4]
200076a8:	dd03      	ble.n	200076b2 <__lshift+0x22>
200076aa:	005b      	lsls	r3, r3, #1
200076ac:	3101      	adds	r1, #1
200076ae:	429d      	cmp	r5, r3
200076b0:	dcfb      	bgt.n	200076aa <__lshift+0x1a>
200076b2:	4650      	mov	r0, sl
200076b4:	f7ff fed2 	bl	2000745c <_Balloc>
200076b8:	2e00      	cmp	r6, #0
200076ba:	4607      	mov	r7, r0
200076bc:	f100 0214 	add.w	r2, r0, #20
200076c0:	dd0a      	ble.n	200076d8 <__lshift+0x48>
200076c2:	2300      	movs	r3, #0
200076c4:	4619      	mov	r1, r3
200076c6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
200076ca:	3301      	adds	r3, #1
200076cc:	42b3      	cmp	r3, r6
200076ce:	d1fa      	bne.n	200076c6 <__lshift+0x36>
200076d0:	eb07 0383 	add.w	r3, r7, r3, lsl #2
200076d4:	f103 0214 	add.w	r2, r3, #20
200076d8:	6920      	ldr	r0, [r4, #16]
200076da:	f104 0314 	add.w	r3, r4, #20
200076de:	eb04 0080 	add.w	r0, r4, r0, lsl #2
200076e2:	3014      	adds	r0, #20
200076e4:	f018 081f 	ands.w	r8, r8, #31
200076e8:	d01b      	beq.n	20007722 <__lshift+0x92>
200076ea:	f1c8 0e20 	rsb	lr, r8, #32
200076ee:	2100      	movs	r1, #0
200076f0:	681e      	ldr	r6, [r3, #0]
200076f2:	fa06 fc08 	lsl.w	ip, r6, r8
200076f6:	ea41 010c 	orr.w	r1, r1, ip
200076fa:	f842 1b04 	str.w	r1, [r2], #4
200076fe:	f853 1b04 	ldr.w	r1, [r3], #4
20007702:	4298      	cmp	r0, r3
20007704:	fa21 f10e 	lsr.w	r1, r1, lr
20007708:	d8f2      	bhi.n	200076f0 <__lshift+0x60>
2000770a:	6011      	str	r1, [r2, #0]
2000770c:	b101      	cbz	r1, 20007710 <__lshift+0x80>
2000770e:	3501      	adds	r5, #1
20007710:	4650      	mov	r0, sl
20007712:	3d01      	subs	r5, #1
20007714:	4621      	mov	r1, r4
20007716:	613d      	str	r5, [r7, #16]
20007718:	f7ff fe84 	bl	20007424 <_Bfree>
2000771c:	4638      	mov	r0, r7
2000771e:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
20007722:	f853 1008 	ldr.w	r1, [r3, r8]
20007726:	f842 1008 	str.w	r1, [r2, r8]
2000772a:	f108 0804 	add.w	r8, r8, #4
2000772e:	eb08 0103 	add.w	r1, r8, r3
20007732:	4288      	cmp	r0, r1
20007734:	d9ec      	bls.n	20007710 <__lshift+0x80>
20007736:	f853 1008 	ldr.w	r1, [r3, r8]
2000773a:	f842 1008 	str.w	r1, [r2, r8]
2000773e:	f108 0804 	add.w	r8, r8, #4
20007742:	eb08 0103 	add.w	r1, r8, r3
20007746:	4288      	cmp	r0, r1
20007748:	d8eb      	bhi.n	20007722 <__lshift+0x92>
2000774a:	e7e1      	b.n	20007710 <__lshift+0x80>

2000774c <__multiply>:
2000774c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20007750:	f8d1 8010 	ldr.w	r8, [r1, #16]
20007754:	6917      	ldr	r7, [r2, #16]
20007756:	460d      	mov	r5, r1
20007758:	4616      	mov	r6, r2
2000775a:	b087      	sub	sp, #28
2000775c:	45b8      	cmp	r8, r7
2000775e:	bfb5      	itete	lt
20007760:	4615      	movlt	r5, r2
20007762:	463b      	movge	r3, r7
20007764:	460b      	movlt	r3, r1
20007766:	4647      	movge	r7, r8
20007768:	bfb4      	ite	lt
2000776a:	461e      	movlt	r6, r3
2000776c:	4698      	movge	r8, r3
2000776e:	68ab      	ldr	r3, [r5, #8]
20007770:	eb08 0407 	add.w	r4, r8, r7
20007774:	6869      	ldr	r1, [r5, #4]
20007776:	429c      	cmp	r4, r3
20007778:	bfc8      	it	gt
2000777a:	3101      	addgt	r1, #1
2000777c:	f7ff fe6e 	bl	2000745c <_Balloc>
20007780:	eb00 0384 	add.w	r3, r0, r4, lsl #2
20007784:	f100 0b14 	add.w	fp, r0, #20
20007788:	3314      	adds	r3, #20
2000778a:	9003      	str	r0, [sp, #12]
2000778c:	459b      	cmp	fp, r3
2000778e:	9304      	str	r3, [sp, #16]
20007790:	d206      	bcs.n	200077a0 <__multiply+0x54>
20007792:	9904      	ldr	r1, [sp, #16]
20007794:	465b      	mov	r3, fp
20007796:	2200      	movs	r2, #0
20007798:	f843 2b04 	str.w	r2, [r3], #4
2000779c:	4299      	cmp	r1, r3
2000779e:	d8fb      	bhi.n	20007798 <__multiply+0x4c>
200077a0:	eb06 0888 	add.w	r8, r6, r8, lsl #2
200077a4:	f106 0914 	add.w	r9, r6, #20
200077a8:	f108 0814 	add.w	r8, r8, #20
200077ac:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
200077b0:	3514      	adds	r5, #20
200077b2:	45c1      	cmp	r9, r8
200077b4:	f8cd 8004 	str.w	r8, [sp, #4]
200077b8:	f10c 0c14 	add.w	ip, ip, #20
200077bc:	9502      	str	r5, [sp, #8]
200077be:	d24b      	bcs.n	20007858 <__multiply+0x10c>
200077c0:	f04f 0a00 	mov.w	sl, #0
200077c4:	9405      	str	r4, [sp, #20]
200077c6:	f859 400a 	ldr.w	r4, [r9, sl]
200077ca:	eb0a 080b 	add.w	r8, sl, fp
200077ce:	b2a0      	uxth	r0, r4
200077d0:	b1d8      	cbz	r0, 2000780a <__multiply+0xbe>
200077d2:	9a02      	ldr	r2, [sp, #8]
200077d4:	4643      	mov	r3, r8
200077d6:	2400      	movs	r4, #0
200077d8:	f852 5b04 	ldr.w	r5, [r2], #4
200077dc:	6819      	ldr	r1, [r3, #0]
200077de:	b2af      	uxth	r7, r5
200077e0:	0c2d      	lsrs	r5, r5, #16
200077e2:	b28e      	uxth	r6, r1
200077e4:	0c09      	lsrs	r1, r1, #16
200077e6:	fb00 6607 	mla	r6, r0, r7, r6
200077ea:	fb00 1105 	mla	r1, r0, r5, r1
200077ee:	1936      	adds	r6, r6, r4
200077f0:	eb01 4116 	add.w	r1, r1, r6, lsr #16
200077f4:	b2b6      	uxth	r6, r6
200077f6:	0c0c      	lsrs	r4, r1, #16
200077f8:	4594      	cmp	ip, r2
200077fa:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
200077fe:	f843 6b04 	str.w	r6, [r3], #4
20007802:	d8e9      	bhi.n	200077d8 <__multiply+0x8c>
20007804:	601c      	str	r4, [r3, #0]
20007806:	f859 400a 	ldr.w	r4, [r9, sl]
2000780a:	0c24      	lsrs	r4, r4, #16
2000780c:	d01c      	beq.n	20007848 <__multiply+0xfc>
2000780e:	f85b 200a 	ldr.w	r2, [fp, sl]
20007812:	4641      	mov	r1, r8
20007814:	9b02      	ldr	r3, [sp, #8]
20007816:	2500      	movs	r5, #0
20007818:	4610      	mov	r0, r2
2000781a:	881e      	ldrh	r6, [r3, #0]
2000781c:	b297      	uxth	r7, r2
2000781e:	fb06 5504 	mla	r5, r6, r4, r5
20007822:	eb05 4510 	add.w	r5, r5, r0, lsr #16
20007826:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
2000782a:	600f      	str	r7, [r1, #0]
2000782c:	f851 0f04 	ldr.w	r0, [r1, #4]!
20007830:	f853 2b04 	ldr.w	r2, [r3], #4
20007834:	b286      	uxth	r6, r0
20007836:	0c12      	lsrs	r2, r2, #16
20007838:	fb02 6204 	mla	r2, r2, r4, r6
2000783c:	eb02 4215 	add.w	r2, r2, r5, lsr #16
20007840:	0c15      	lsrs	r5, r2, #16
20007842:	459c      	cmp	ip, r3
20007844:	d8e9      	bhi.n	2000781a <__multiply+0xce>
20007846:	600a      	str	r2, [r1, #0]
20007848:	f10a 0a04 	add.w	sl, sl, #4
2000784c:	9a01      	ldr	r2, [sp, #4]
2000784e:	eb0a 0309 	add.w	r3, sl, r9
20007852:	429a      	cmp	r2, r3
20007854:	d8b7      	bhi.n	200077c6 <__multiply+0x7a>
20007856:	9c05      	ldr	r4, [sp, #20]
20007858:	2c00      	cmp	r4, #0
2000785a:	dd0b      	ble.n	20007874 <__multiply+0x128>
2000785c:	9a04      	ldr	r2, [sp, #16]
2000785e:	f852 3c04 	ldr.w	r3, [r2, #-4]
20007862:	b93b      	cbnz	r3, 20007874 <__multiply+0x128>
20007864:	4613      	mov	r3, r2
20007866:	e003      	b.n	20007870 <__multiply+0x124>
20007868:	f853 2c08 	ldr.w	r2, [r3, #-8]
2000786c:	3b04      	subs	r3, #4
2000786e:	b90a      	cbnz	r2, 20007874 <__multiply+0x128>
20007870:	3c01      	subs	r4, #1
20007872:	d1f9      	bne.n	20007868 <__multiply+0x11c>
20007874:	9b03      	ldr	r3, [sp, #12]
20007876:	4618      	mov	r0, r3
20007878:	611c      	str	r4, [r3, #16]
2000787a:	b007      	add	sp, #28
2000787c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

20007880 <__i2b>:
20007880:	b510      	push	{r4, lr}
20007882:	460c      	mov	r4, r1
20007884:	2101      	movs	r1, #1
20007886:	f7ff fde9 	bl	2000745c <_Balloc>
2000788a:	2201      	movs	r2, #1
2000788c:	6144      	str	r4, [r0, #20]
2000788e:	6102      	str	r2, [r0, #16]
20007890:	bd10      	pop	{r4, pc}
20007892:	bf00      	nop

20007894 <__multadd>:
20007894:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
20007898:	460d      	mov	r5, r1
2000789a:	2100      	movs	r1, #0
2000789c:	4606      	mov	r6, r0
2000789e:	692c      	ldr	r4, [r5, #16]
200078a0:	b083      	sub	sp, #12
200078a2:	f105 0814 	add.w	r8, r5, #20
200078a6:	4608      	mov	r0, r1
200078a8:	f858 7001 	ldr.w	r7, [r8, r1]
200078ac:	3001      	adds	r0, #1
200078ae:	fa1f fa87 	uxth.w	sl, r7
200078b2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
200078b6:	fb0a 3302 	mla	r3, sl, r2, r3
200078ba:	fb0c fc02 	mul.w	ip, ip, r2
200078be:	eb0c 4c13 	add.w	ip, ip, r3, lsr #16
200078c2:	b29b      	uxth	r3, r3
200078c4:	eb03 430c 	add.w	r3, r3, ip, lsl #16
200078c8:	f848 3001 	str.w	r3, [r8, r1]
200078cc:	3104      	adds	r1, #4
200078ce:	4284      	cmp	r4, r0
200078d0:	ea4f 431c 	mov.w	r3, ip, lsr #16
200078d4:	dce8      	bgt.n	200078a8 <__multadd+0x14>
200078d6:	b13b      	cbz	r3, 200078e8 <__multadd+0x54>
200078d8:	68aa      	ldr	r2, [r5, #8]
200078da:	4294      	cmp	r4, r2
200078dc:	da08      	bge.n	200078f0 <__multadd+0x5c>
200078de:	eb05 0284 	add.w	r2, r5, r4, lsl #2
200078e2:	3401      	adds	r4, #1
200078e4:	612c      	str	r4, [r5, #16]
200078e6:	6153      	str	r3, [r2, #20]
200078e8:	4628      	mov	r0, r5
200078ea:	b003      	add	sp, #12
200078ec:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
200078f0:	6869      	ldr	r1, [r5, #4]
200078f2:	4630      	mov	r0, r6
200078f4:	9301      	str	r3, [sp, #4]
200078f6:	3101      	adds	r1, #1
200078f8:	f7ff fdb0 	bl	2000745c <_Balloc>
200078fc:	692a      	ldr	r2, [r5, #16]
200078fe:	f105 010c 	add.w	r1, r5, #12
20007902:	3202      	adds	r2, #2
20007904:	0092      	lsls	r2, r2, #2
20007906:	4607      	mov	r7, r0
20007908:	300c      	adds	r0, #12
2000790a:	f7ff fad7 	bl	20006ebc <memcpy>
2000790e:	4629      	mov	r1, r5
20007910:	4630      	mov	r0, r6
20007912:	463d      	mov	r5, r7
20007914:	f7ff fd86 	bl	20007424 <_Bfree>
20007918:	9b01      	ldr	r3, [sp, #4]
2000791a:	e7e0      	b.n	200078de <__multadd+0x4a>

2000791c <__pow5mult>:
2000791c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20007920:	4615      	mov	r5, r2
20007922:	f012 0203 	ands.w	r2, r2, #3
20007926:	4604      	mov	r4, r0
20007928:	4688      	mov	r8, r1
2000792a:	d12c      	bne.n	20007986 <__pow5mult+0x6a>
2000792c:	10ad      	asrs	r5, r5, #2
2000792e:	d01e      	beq.n	2000796e <__pow5mult+0x52>
20007930:	6a66      	ldr	r6, [r4, #36]	; 0x24
20007932:	2e00      	cmp	r6, #0
20007934:	d034      	beq.n	200079a0 <__pow5mult+0x84>
20007936:	68b7      	ldr	r7, [r6, #8]
20007938:	2f00      	cmp	r7, #0
2000793a:	d03b      	beq.n	200079b4 <__pow5mult+0x98>
2000793c:	f015 0f01 	tst.w	r5, #1
20007940:	d108      	bne.n	20007954 <__pow5mult+0x38>
20007942:	106d      	asrs	r5, r5, #1
20007944:	d013      	beq.n	2000796e <__pow5mult+0x52>
20007946:	683e      	ldr	r6, [r7, #0]
20007948:	b1a6      	cbz	r6, 20007974 <__pow5mult+0x58>
2000794a:	4630      	mov	r0, r6
2000794c:	4607      	mov	r7, r0
2000794e:	f015 0f01 	tst.w	r5, #1
20007952:	d0f6      	beq.n	20007942 <__pow5mult+0x26>
20007954:	4641      	mov	r1, r8
20007956:	463a      	mov	r2, r7
20007958:	4620      	mov	r0, r4
2000795a:	f7ff fef7 	bl	2000774c <__multiply>
2000795e:	4641      	mov	r1, r8
20007960:	4606      	mov	r6, r0
20007962:	4620      	mov	r0, r4
20007964:	f7ff fd5e 	bl	20007424 <_Bfree>
20007968:	106d      	asrs	r5, r5, #1
2000796a:	46b0      	mov	r8, r6
2000796c:	d1eb      	bne.n	20007946 <__pow5mult+0x2a>
2000796e:	4640      	mov	r0, r8
20007970:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20007974:	4639      	mov	r1, r7
20007976:	463a      	mov	r2, r7
20007978:	4620      	mov	r0, r4
2000797a:	f7ff fee7 	bl	2000774c <__multiply>
2000797e:	6038      	str	r0, [r7, #0]
20007980:	4607      	mov	r7, r0
20007982:	6006      	str	r6, [r0, #0]
20007984:	e7e3      	b.n	2000794e <__pow5mult+0x32>
20007986:	f249 7c78 	movw	ip, #38776	; 0x9778
2000798a:	2300      	movs	r3, #0
2000798c:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20007990:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
20007994:	f8d2 20c4 	ldr.w	r2, [r2, #196]	; 0xc4
20007998:	f7ff ff7c 	bl	20007894 <__multadd>
2000799c:	4680      	mov	r8, r0
2000799e:	e7c5      	b.n	2000792c <__pow5mult+0x10>
200079a0:	2010      	movs	r0, #16
200079a2:	f7fe ff77 	bl	20006894 <malloc>
200079a6:	2300      	movs	r3, #0
200079a8:	4606      	mov	r6, r0
200079aa:	6260      	str	r0, [r4, #36]	; 0x24
200079ac:	60c3      	str	r3, [r0, #12]
200079ae:	6043      	str	r3, [r0, #4]
200079b0:	6083      	str	r3, [r0, #8]
200079b2:	6003      	str	r3, [r0, #0]
200079b4:	4620      	mov	r0, r4
200079b6:	f240 2171 	movw	r1, #625	; 0x271
200079ba:	f7ff ff61 	bl	20007880 <__i2b>
200079be:	2300      	movs	r3, #0
200079c0:	60b0      	str	r0, [r6, #8]
200079c2:	4607      	mov	r7, r0
200079c4:	6003      	str	r3, [r0, #0]
200079c6:	e7b9      	b.n	2000793c <__pow5mult+0x20>

200079c8 <__s2b>:
200079c8:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
200079cc:	461e      	mov	r6, r3
200079ce:	f648 6339 	movw	r3, #36409	; 0x8e39
200079d2:	f106 0c08 	add.w	ip, r6, #8
200079d6:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
200079da:	4688      	mov	r8, r1
200079dc:	4605      	mov	r5, r0
200079de:	4617      	mov	r7, r2
200079e0:	fb83 130c 	smull	r1, r3, r3, ip
200079e4:	ea4f 7cec 	mov.w	ip, ip, asr #31
200079e8:	ebcc 0c63 	rsb	ip, ip, r3, asr #1
200079ec:	f1bc 0f01 	cmp.w	ip, #1
200079f0:	dd35      	ble.n	20007a5e <__s2b+0x96>
200079f2:	2100      	movs	r1, #0
200079f4:	2201      	movs	r2, #1
200079f6:	0052      	lsls	r2, r2, #1
200079f8:	3101      	adds	r1, #1
200079fa:	4594      	cmp	ip, r2
200079fc:	dcfb      	bgt.n	200079f6 <__s2b+0x2e>
200079fe:	4628      	mov	r0, r5
20007a00:	f7ff fd2c 	bl	2000745c <_Balloc>
20007a04:	9b08      	ldr	r3, [sp, #32]
20007a06:	6143      	str	r3, [r0, #20]
20007a08:	2301      	movs	r3, #1
20007a0a:	2f09      	cmp	r7, #9
20007a0c:	6103      	str	r3, [r0, #16]
20007a0e:	dd22      	ble.n	20007a56 <__s2b+0x8e>
20007a10:	f108 0a09 	add.w	sl, r8, #9
20007a14:	2409      	movs	r4, #9
20007a16:	f818 3004 	ldrb.w	r3, [r8, r4]
20007a1a:	4601      	mov	r1, r0
20007a1c:	220a      	movs	r2, #10
20007a1e:	3401      	adds	r4, #1
20007a20:	3b30      	subs	r3, #48	; 0x30
20007a22:	4628      	mov	r0, r5
20007a24:	f7ff ff36 	bl	20007894 <__multadd>
20007a28:	42a7      	cmp	r7, r4
20007a2a:	dcf4      	bgt.n	20007a16 <__s2b+0x4e>
20007a2c:	eb0a 0807 	add.w	r8, sl, r7
20007a30:	f1a8 0808 	sub.w	r8, r8, #8
20007a34:	42be      	cmp	r6, r7
20007a36:	dd0c      	ble.n	20007a52 <__s2b+0x8a>
20007a38:	2400      	movs	r4, #0
20007a3a:	f818 3004 	ldrb.w	r3, [r8, r4]
20007a3e:	4601      	mov	r1, r0
20007a40:	3401      	adds	r4, #1
20007a42:	220a      	movs	r2, #10
20007a44:	3b30      	subs	r3, #48	; 0x30
20007a46:	4628      	mov	r0, r5
20007a48:	f7ff ff24 	bl	20007894 <__multadd>
20007a4c:	19e3      	adds	r3, r4, r7
20007a4e:	429e      	cmp	r6, r3
20007a50:	dcf3      	bgt.n	20007a3a <__s2b+0x72>
20007a52:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
20007a56:	f108 080a 	add.w	r8, r8, #10
20007a5a:	2709      	movs	r7, #9
20007a5c:	e7ea      	b.n	20007a34 <__s2b+0x6c>
20007a5e:	2100      	movs	r1, #0
20007a60:	e7cd      	b.n	200079fe <__s2b+0x36>
20007a62:	bf00      	nop

20007a64 <_realloc_r>:
20007a64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20007a68:	4691      	mov	r9, r2
20007a6a:	b083      	sub	sp, #12
20007a6c:	4607      	mov	r7, r0
20007a6e:	460e      	mov	r6, r1
20007a70:	2900      	cmp	r1, #0
20007a72:	f000 813a 	beq.w	20007cea <_realloc_r+0x286>
20007a76:	f1a1 0808 	sub.w	r8, r1, #8
20007a7a:	f109 040b 	add.w	r4, r9, #11
20007a7e:	f7ff fb41 	bl	20007104 <__malloc_lock>
20007a82:	2c16      	cmp	r4, #22
20007a84:	f8d8 1004 	ldr.w	r1, [r8, #4]
20007a88:	460b      	mov	r3, r1
20007a8a:	f200 80a0 	bhi.w	20007bce <_realloc_r+0x16a>
20007a8e:	2210      	movs	r2, #16
20007a90:	2500      	movs	r5, #0
20007a92:	4614      	mov	r4, r2
20007a94:	454c      	cmp	r4, r9
20007a96:	bf38      	it	cc
20007a98:	f045 0501 	orrcc.w	r5, r5, #1
20007a9c:	2d00      	cmp	r5, #0
20007a9e:	f040 812a 	bne.w	20007cf6 <_realloc_r+0x292>
20007aa2:	f021 0a03 	bic.w	sl, r1, #3
20007aa6:	4592      	cmp	sl, r2
20007aa8:	bfa2      	ittt	ge
20007aaa:	4640      	movge	r0, r8
20007aac:	4655      	movge	r5, sl
20007aae:	f108 0808 	addge.w	r8, r8, #8
20007ab2:	da75      	bge.n	20007ba0 <_realloc_r+0x13c>
20007ab4:	f649 13d8 	movw	r3, #39384	; 0x99d8
20007ab8:	eb08 000a 	add.w	r0, r8, sl
20007abc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007ac0:	f8d3 e008 	ldr.w	lr, [r3, #8]
20007ac4:	4586      	cmp	lr, r0
20007ac6:	f000 811a 	beq.w	20007cfe <_realloc_r+0x29a>
20007aca:	f8d0 c004 	ldr.w	ip, [r0, #4]
20007ace:	f02c 0b01 	bic.w	fp, ip, #1
20007ad2:	4483      	add	fp, r0
20007ad4:	f8db b004 	ldr.w	fp, [fp, #4]
20007ad8:	f01b 0f01 	tst.w	fp, #1
20007adc:	d07c      	beq.n	20007bd8 <_realloc_r+0x174>
20007ade:	46ac      	mov	ip, r5
20007ae0:	4628      	mov	r0, r5
20007ae2:	f011 0f01 	tst.w	r1, #1
20007ae6:	f040 809b 	bne.w	20007c20 <_realloc_r+0x1bc>
20007aea:	f856 1c08 	ldr.w	r1, [r6, #-8]
20007aee:	ebc1 0b08 	rsb	fp, r1, r8
20007af2:	f8db 5004 	ldr.w	r5, [fp, #4]
20007af6:	f025 0503 	bic.w	r5, r5, #3
20007afa:	2800      	cmp	r0, #0
20007afc:	f000 80dd 	beq.w	20007cba <_realloc_r+0x256>
20007b00:	4570      	cmp	r0, lr
20007b02:	f000 811f 	beq.w	20007d44 <_realloc_r+0x2e0>
20007b06:	eb05 030a 	add.w	r3, r5, sl
20007b0a:	eb0c 0503 	add.w	r5, ip, r3
20007b0e:	4295      	cmp	r5, r2
20007b10:	bfb8      	it	lt
20007b12:	461d      	movlt	r5, r3
20007b14:	f2c0 80d2 	blt.w	20007cbc <_realloc_r+0x258>
20007b18:	6881      	ldr	r1, [r0, #8]
20007b1a:	465b      	mov	r3, fp
20007b1c:	68c0      	ldr	r0, [r0, #12]
20007b1e:	f1aa 0204 	sub.w	r2, sl, #4
20007b22:	2a24      	cmp	r2, #36	; 0x24
20007b24:	6081      	str	r1, [r0, #8]
20007b26:	60c8      	str	r0, [r1, #12]
20007b28:	f853 1f08 	ldr.w	r1, [r3, #8]!
20007b2c:	f8db 000c 	ldr.w	r0, [fp, #12]
20007b30:	6081      	str	r1, [r0, #8]
20007b32:	60c8      	str	r0, [r1, #12]
20007b34:	f200 80d0 	bhi.w	20007cd8 <_realloc_r+0x274>
20007b38:	2a13      	cmp	r2, #19
20007b3a:	469c      	mov	ip, r3
20007b3c:	d921      	bls.n	20007b82 <_realloc_r+0x11e>
20007b3e:	4631      	mov	r1, r6
20007b40:	f10b 0c10 	add.w	ip, fp, #16
20007b44:	f851 0b04 	ldr.w	r0, [r1], #4
20007b48:	f8cb 0008 	str.w	r0, [fp, #8]
20007b4c:	6870      	ldr	r0, [r6, #4]
20007b4e:	1d0e      	adds	r6, r1, #4
20007b50:	2a1b      	cmp	r2, #27
20007b52:	f8cb 000c 	str.w	r0, [fp, #12]
20007b56:	d914      	bls.n	20007b82 <_realloc_r+0x11e>
20007b58:	6848      	ldr	r0, [r1, #4]
20007b5a:	1d31      	adds	r1, r6, #4
20007b5c:	f10b 0c18 	add.w	ip, fp, #24
20007b60:	f8cb 0010 	str.w	r0, [fp, #16]
20007b64:	6870      	ldr	r0, [r6, #4]
20007b66:	1d0e      	adds	r6, r1, #4
20007b68:	2a24      	cmp	r2, #36	; 0x24
20007b6a:	f8cb 0014 	str.w	r0, [fp, #20]
20007b6e:	d108      	bne.n	20007b82 <_realloc_r+0x11e>
20007b70:	684a      	ldr	r2, [r1, #4]
20007b72:	f10b 0c20 	add.w	ip, fp, #32
20007b76:	f8cb 2018 	str.w	r2, [fp, #24]
20007b7a:	6872      	ldr	r2, [r6, #4]
20007b7c:	3608      	adds	r6, #8
20007b7e:	f8cb 201c 	str.w	r2, [fp, #28]
20007b82:	4631      	mov	r1, r6
20007b84:	4698      	mov	r8, r3
20007b86:	4662      	mov	r2, ip
20007b88:	4658      	mov	r0, fp
20007b8a:	f851 3b04 	ldr.w	r3, [r1], #4
20007b8e:	f842 3b04 	str.w	r3, [r2], #4
20007b92:	6873      	ldr	r3, [r6, #4]
20007b94:	f8cc 3004 	str.w	r3, [ip, #4]
20007b98:	684b      	ldr	r3, [r1, #4]
20007b9a:	6053      	str	r3, [r2, #4]
20007b9c:	f8db 3004 	ldr.w	r3, [fp, #4]
20007ba0:	ebc4 0c05 	rsb	ip, r4, r5
20007ba4:	f1bc 0f0f 	cmp.w	ip, #15
20007ba8:	d826      	bhi.n	20007bf8 <_realloc_r+0x194>
20007baa:	1942      	adds	r2, r0, r5
20007bac:	f003 0301 	and.w	r3, r3, #1
20007bb0:	ea43 0505 	orr.w	r5, r3, r5
20007bb4:	6045      	str	r5, [r0, #4]
20007bb6:	6853      	ldr	r3, [r2, #4]
20007bb8:	f043 0301 	orr.w	r3, r3, #1
20007bbc:	6053      	str	r3, [r2, #4]
20007bbe:	4638      	mov	r0, r7
20007bc0:	4645      	mov	r5, r8
20007bc2:	f7ff faa1 	bl	20007108 <__malloc_unlock>
20007bc6:	4628      	mov	r0, r5
20007bc8:	b003      	add	sp, #12
20007bca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20007bce:	f024 0407 	bic.w	r4, r4, #7
20007bd2:	4622      	mov	r2, r4
20007bd4:	0fe5      	lsrs	r5, r4, #31
20007bd6:	e75d      	b.n	20007a94 <_realloc_r+0x30>
20007bd8:	f02c 0c03 	bic.w	ip, ip, #3
20007bdc:	eb0c 050a 	add.w	r5, ip, sl
20007be0:	4295      	cmp	r5, r2
20007be2:	f6ff af7e 	blt.w	20007ae2 <_realloc_r+0x7e>
20007be6:	6882      	ldr	r2, [r0, #8]
20007be8:	460b      	mov	r3, r1
20007bea:	68c1      	ldr	r1, [r0, #12]
20007bec:	4640      	mov	r0, r8
20007bee:	f108 0808 	add.w	r8, r8, #8
20007bf2:	608a      	str	r2, [r1, #8]
20007bf4:	60d1      	str	r1, [r2, #12]
20007bf6:	e7d3      	b.n	20007ba0 <_realloc_r+0x13c>
20007bf8:	1901      	adds	r1, r0, r4
20007bfa:	f003 0301 	and.w	r3, r3, #1
20007bfe:	eb01 020c 	add.w	r2, r1, ip
20007c02:	ea43 0404 	orr.w	r4, r3, r4
20007c06:	f04c 0301 	orr.w	r3, ip, #1
20007c0a:	6044      	str	r4, [r0, #4]
20007c0c:	604b      	str	r3, [r1, #4]
20007c0e:	4638      	mov	r0, r7
20007c10:	6853      	ldr	r3, [r2, #4]
20007c12:	3108      	adds	r1, #8
20007c14:	f043 0301 	orr.w	r3, r3, #1
20007c18:	6053      	str	r3, [r2, #4]
20007c1a:	f7fe fac1 	bl	200061a0 <_free_r>
20007c1e:	e7ce      	b.n	20007bbe <_realloc_r+0x15a>
20007c20:	4649      	mov	r1, r9
20007c22:	4638      	mov	r0, r7
20007c24:	f7fe fe3e 	bl	200068a4 <_malloc_r>
20007c28:	4605      	mov	r5, r0
20007c2a:	2800      	cmp	r0, #0
20007c2c:	d041      	beq.n	20007cb2 <_realloc_r+0x24e>
20007c2e:	f8d8 3004 	ldr.w	r3, [r8, #4]
20007c32:	f1a0 0208 	sub.w	r2, r0, #8
20007c36:	f023 0101 	bic.w	r1, r3, #1
20007c3a:	4441      	add	r1, r8
20007c3c:	428a      	cmp	r2, r1
20007c3e:	f000 80d7 	beq.w	20007df0 <_realloc_r+0x38c>
20007c42:	f1aa 0204 	sub.w	r2, sl, #4
20007c46:	4631      	mov	r1, r6
20007c48:	2a24      	cmp	r2, #36	; 0x24
20007c4a:	d878      	bhi.n	20007d3e <_realloc_r+0x2da>
20007c4c:	2a13      	cmp	r2, #19
20007c4e:	4603      	mov	r3, r0
20007c50:	d921      	bls.n	20007c96 <_realloc_r+0x232>
20007c52:	4634      	mov	r4, r6
20007c54:	f854 3b04 	ldr.w	r3, [r4], #4
20007c58:	1d21      	adds	r1, r4, #4
20007c5a:	f840 3b04 	str.w	r3, [r0], #4
20007c5e:	1d03      	adds	r3, r0, #4
20007c60:	f8d6 c004 	ldr.w	ip, [r6, #4]
20007c64:	2a1b      	cmp	r2, #27
20007c66:	f8c5 c004 	str.w	ip, [r5, #4]
20007c6a:	d914      	bls.n	20007c96 <_realloc_r+0x232>
20007c6c:	f8d4 e004 	ldr.w	lr, [r4, #4]
20007c70:	1d1c      	adds	r4, r3, #4
20007c72:	f101 0c04 	add.w	ip, r1, #4
20007c76:	f8c0 e004 	str.w	lr, [r0, #4]
20007c7a:	6848      	ldr	r0, [r1, #4]
20007c7c:	f10c 0104 	add.w	r1, ip, #4
20007c80:	6058      	str	r0, [r3, #4]
20007c82:	1d23      	adds	r3, r4, #4
20007c84:	2a24      	cmp	r2, #36	; 0x24
20007c86:	d106      	bne.n	20007c96 <_realloc_r+0x232>
20007c88:	f8dc 2004 	ldr.w	r2, [ip, #4]
20007c8c:	6062      	str	r2, [r4, #4]
20007c8e:	684a      	ldr	r2, [r1, #4]
20007c90:	3108      	adds	r1, #8
20007c92:	605a      	str	r2, [r3, #4]
20007c94:	3308      	adds	r3, #8
20007c96:	4608      	mov	r0, r1
20007c98:	461a      	mov	r2, r3
20007c9a:	f850 4b04 	ldr.w	r4, [r0], #4
20007c9e:	f842 4b04 	str.w	r4, [r2], #4
20007ca2:	6849      	ldr	r1, [r1, #4]
20007ca4:	6059      	str	r1, [r3, #4]
20007ca6:	6843      	ldr	r3, [r0, #4]
20007ca8:	6053      	str	r3, [r2, #4]
20007caa:	4631      	mov	r1, r6
20007cac:	4638      	mov	r0, r7
20007cae:	f7fe fa77 	bl	200061a0 <_free_r>
20007cb2:	4638      	mov	r0, r7
20007cb4:	f7ff fa28 	bl	20007108 <__malloc_unlock>
20007cb8:	e785      	b.n	20007bc6 <_realloc_r+0x162>
20007cba:	4455      	add	r5, sl
20007cbc:	4295      	cmp	r5, r2
20007cbe:	dbaf      	blt.n	20007c20 <_realloc_r+0x1bc>
20007cc0:	465b      	mov	r3, fp
20007cc2:	f8db 000c 	ldr.w	r0, [fp, #12]
20007cc6:	f1aa 0204 	sub.w	r2, sl, #4
20007cca:	f853 1f08 	ldr.w	r1, [r3, #8]!
20007cce:	2a24      	cmp	r2, #36	; 0x24
20007cd0:	6081      	str	r1, [r0, #8]
20007cd2:	60c8      	str	r0, [r1, #12]
20007cd4:	f67f af30 	bls.w	20007b38 <_realloc_r+0xd4>
20007cd8:	4618      	mov	r0, r3
20007cda:	4631      	mov	r1, r6
20007cdc:	4698      	mov	r8, r3
20007cde:	f7ff f9b5 	bl	2000704c <memmove>
20007ce2:	4658      	mov	r0, fp
20007ce4:	f8db 3004 	ldr.w	r3, [fp, #4]
20007ce8:	e75a      	b.n	20007ba0 <_realloc_r+0x13c>
20007cea:	4611      	mov	r1, r2
20007cec:	b003      	add	sp, #12
20007cee:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20007cf2:	f7fe bdd7 	b.w	200068a4 <_malloc_r>
20007cf6:	230c      	movs	r3, #12
20007cf8:	2500      	movs	r5, #0
20007cfa:	603b      	str	r3, [r7, #0]
20007cfc:	e763      	b.n	20007bc6 <_realloc_r+0x162>
20007cfe:	f8de 5004 	ldr.w	r5, [lr, #4]
20007d02:	f104 0b10 	add.w	fp, r4, #16
20007d06:	f025 0c03 	bic.w	ip, r5, #3
20007d0a:	eb0c 000a 	add.w	r0, ip, sl
20007d0e:	4558      	cmp	r0, fp
20007d10:	bfb8      	it	lt
20007d12:	4670      	movlt	r0, lr
20007d14:	f6ff aee5 	blt.w	20007ae2 <_realloc_r+0x7e>
20007d18:	eb08 0204 	add.w	r2, r8, r4
20007d1c:	1b01      	subs	r1, r0, r4
20007d1e:	f041 0101 	orr.w	r1, r1, #1
20007d22:	609a      	str	r2, [r3, #8]
20007d24:	6051      	str	r1, [r2, #4]
20007d26:	4638      	mov	r0, r7
20007d28:	f8d8 1004 	ldr.w	r1, [r8, #4]
20007d2c:	4635      	mov	r5, r6
20007d2e:	f001 0301 	and.w	r3, r1, #1
20007d32:	431c      	orrs	r4, r3
20007d34:	f8c8 4004 	str.w	r4, [r8, #4]
20007d38:	f7ff f9e6 	bl	20007108 <__malloc_unlock>
20007d3c:	e743      	b.n	20007bc6 <_realloc_r+0x162>
20007d3e:	f7ff f985 	bl	2000704c <memmove>
20007d42:	e7b2      	b.n	20007caa <_realloc_r+0x246>
20007d44:	4455      	add	r5, sl
20007d46:	f104 0110 	add.w	r1, r4, #16
20007d4a:	44ac      	add	ip, r5
20007d4c:	458c      	cmp	ip, r1
20007d4e:	dbb5      	blt.n	20007cbc <_realloc_r+0x258>
20007d50:	465d      	mov	r5, fp
20007d52:	f8db 000c 	ldr.w	r0, [fp, #12]
20007d56:	f1aa 0204 	sub.w	r2, sl, #4
20007d5a:	f855 1f08 	ldr.w	r1, [r5, #8]!
20007d5e:	2a24      	cmp	r2, #36	; 0x24
20007d60:	6081      	str	r1, [r0, #8]
20007d62:	60c8      	str	r0, [r1, #12]
20007d64:	d84c      	bhi.n	20007e00 <_realloc_r+0x39c>
20007d66:	2a13      	cmp	r2, #19
20007d68:	4628      	mov	r0, r5
20007d6a:	d924      	bls.n	20007db6 <_realloc_r+0x352>
20007d6c:	4631      	mov	r1, r6
20007d6e:	f10b 0010 	add.w	r0, fp, #16
20007d72:	f851 eb04 	ldr.w	lr, [r1], #4
20007d76:	f8cb e008 	str.w	lr, [fp, #8]
20007d7a:	f8d6 e004 	ldr.w	lr, [r6, #4]
20007d7e:	1d0e      	adds	r6, r1, #4
20007d80:	2a1b      	cmp	r2, #27
20007d82:	f8cb e00c 	str.w	lr, [fp, #12]
20007d86:	d916      	bls.n	20007db6 <_realloc_r+0x352>
20007d88:	f8d1 e004 	ldr.w	lr, [r1, #4]
20007d8c:	1d31      	adds	r1, r6, #4
20007d8e:	f10b 0018 	add.w	r0, fp, #24
20007d92:	f8cb e010 	str.w	lr, [fp, #16]
20007d96:	f8d6 e004 	ldr.w	lr, [r6, #4]
20007d9a:	1d0e      	adds	r6, r1, #4
20007d9c:	2a24      	cmp	r2, #36	; 0x24
20007d9e:	f8cb e014 	str.w	lr, [fp, #20]
20007da2:	d108      	bne.n	20007db6 <_realloc_r+0x352>
20007da4:	684a      	ldr	r2, [r1, #4]
20007da6:	f10b 0020 	add.w	r0, fp, #32
20007daa:	f8cb 2018 	str.w	r2, [fp, #24]
20007dae:	6872      	ldr	r2, [r6, #4]
20007db0:	3608      	adds	r6, #8
20007db2:	f8cb 201c 	str.w	r2, [fp, #28]
20007db6:	4631      	mov	r1, r6
20007db8:	4602      	mov	r2, r0
20007dba:	f851 eb04 	ldr.w	lr, [r1], #4
20007dbe:	f842 eb04 	str.w	lr, [r2], #4
20007dc2:	6876      	ldr	r6, [r6, #4]
20007dc4:	6046      	str	r6, [r0, #4]
20007dc6:	6849      	ldr	r1, [r1, #4]
20007dc8:	6051      	str	r1, [r2, #4]
20007dca:	eb0b 0204 	add.w	r2, fp, r4
20007dce:	ebc4 010c 	rsb	r1, r4, ip
20007dd2:	f041 0101 	orr.w	r1, r1, #1
20007dd6:	609a      	str	r2, [r3, #8]
20007dd8:	6051      	str	r1, [r2, #4]
20007dda:	4638      	mov	r0, r7
20007ddc:	f8db 1004 	ldr.w	r1, [fp, #4]
20007de0:	f001 0301 	and.w	r3, r1, #1
20007de4:	431c      	orrs	r4, r3
20007de6:	f8cb 4004 	str.w	r4, [fp, #4]
20007dea:	f7ff f98d 	bl	20007108 <__malloc_unlock>
20007dee:	e6ea      	b.n	20007bc6 <_realloc_r+0x162>
20007df0:	6855      	ldr	r5, [r2, #4]
20007df2:	4640      	mov	r0, r8
20007df4:	f108 0808 	add.w	r8, r8, #8
20007df8:	f025 0503 	bic.w	r5, r5, #3
20007dfc:	4455      	add	r5, sl
20007dfe:	e6cf      	b.n	20007ba0 <_realloc_r+0x13c>
20007e00:	4631      	mov	r1, r6
20007e02:	4628      	mov	r0, r5
20007e04:	9300      	str	r3, [sp, #0]
20007e06:	f8cd c004 	str.w	ip, [sp, #4]
20007e0a:	f7ff f91f 	bl	2000704c <memmove>
20007e0e:	f8dd c004 	ldr.w	ip, [sp, #4]
20007e12:	9b00      	ldr	r3, [sp, #0]
20007e14:	e7d9      	b.n	20007dca <_realloc_r+0x366>
20007e16:	bf00      	nop

20007e18 <__isinfd>:
20007e18:	4602      	mov	r2, r0
20007e1a:	4240      	negs	r0, r0
20007e1c:	ea40 0302 	orr.w	r3, r0, r2
20007e20:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20007e24:	ea41 73d3 	orr.w	r3, r1, r3, lsr #31
20007e28:	f1c3 43fe 	rsb	r3, r3, #2130706432	; 0x7f000000
20007e2c:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
20007e30:	4258      	negs	r0, r3
20007e32:	ea40 0303 	orr.w	r3, r0, r3
20007e36:	17d8      	asrs	r0, r3, #31
20007e38:	3001      	adds	r0, #1
20007e3a:	4770      	bx	lr

20007e3c <__isnand>:
20007e3c:	4602      	mov	r2, r0
20007e3e:	4240      	negs	r0, r0
20007e40:	4310      	orrs	r0, r2
20007e42:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20007e46:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
20007e4a:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
20007e4e:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
20007e52:	0fc0      	lsrs	r0, r0, #31
20007e54:	4770      	bx	lr
20007e56:	bf00      	nop

20007e58 <_sbrk_r>:
20007e58:	b538      	push	{r3, r4, r5, lr}
20007e5a:	f649 74c8 	movw	r4, #40904	; 0x9fc8
20007e5e:	f2c2 0400 	movt	r4, #8192	; 0x2000
20007e62:	4605      	mov	r5, r0
20007e64:	4608      	mov	r0, r1
20007e66:	2300      	movs	r3, #0
20007e68:	6023      	str	r3, [r4, #0]
20007e6a:	f7f8 fd29 	bl	200008c0 <_sbrk>
20007e6e:	f1b0 3fff 	cmp.w	r0, #4294967295
20007e72:	d000      	beq.n	20007e76 <_sbrk_r+0x1e>
20007e74:	bd38      	pop	{r3, r4, r5, pc}
20007e76:	6823      	ldr	r3, [r4, #0]
20007e78:	2b00      	cmp	r3, #0
20007e7a:	d0fb      	beq.n	20007e74 <_sbrk_r+0x1c>
20007e7c:	602b      	str	r3, [r5, #0]
20007e7e:	bd38      	pop	{r3, r4, r5, pc}

20007e80 <__sclose>:
20007e80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20007e84:	f000 b990 	b.w	200081a8 <_close_r>

20007e88 <__sseek>:
20007e88:	b510      	push	{r4, lr}
20007e8a:	460c      	mov	r4, r1
20007e8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20007e90:	f000 fa2e 	bl	200082f0 <_lseek_r>
20007e94:	89a3      	ldrh	r3, [r4, #12]
20007e96:	f1b0 3fff 	cmp.w	r0, #4294967295
20007e9a:	bf15      	itete	ne
20007e9c:	6560      	strne	r0, [r4, #84]	; 0x54
20007e9e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
20007ea2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
20007ea6:	81a3      	strheq	r3, [r4, #12]
20007ea8:	bf18      	it	ne
20007eaa:	81a3      	strhne	r3, [r4, #12]
20007eac:	bd10      	pop	{r4, pc}
20007eae:	bf00      	nop

20007eb0 <__swrite>:
20007eb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20007eb4:	461d      	mov	r5, r3
20007eb6:	898b      	ldrh	r3, [r1, #12]
20007eb8:	460c      	mov	r4, r1
20007eba:	4616      	mov	r6, r2
20007ebc:	4607      	mov	r7, r0
20007ebe:	f413 7f80 	tst.w	r3, #256	; 0x100
20007ec2:	d006      	beq.n	20007ed2 <__swrite+0x22>
20007ec4:	2302      	movs	r3, #2
20007ec6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20007eca:	2200      	movs	r2, #0
20007ecc:	f000 fa10 	bl	200082f0 <_lseek_r>
20007ed0:	89a3      	ldrh	r3, [r4, #12]
20007ed2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
20007ed6:	4638      	mov	r0, r7
20007ed8:	81a3      	strh	r3, [r4, #12]
20007eda:	4632      	mov	r2, r6
20007edc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
20007ee0:	462b      	mov	r3, r5
20007ee2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
20007ee6:	f7f8 bcbd 	b.w	20000864 <_write_r>
20007eea:	bf00      	nop

20007eec <__sread>:
20007eec:	b510      	push	{r4, lr}
20007eee:	460c      	mov	r4, r1
20007ef0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20007ef4:	f000 fa12 	bl	2000831c <_read_r>
20007ef8:	2800      	cmp	r0, #0
20007efa:	db03      	blt.n	20007f04 <__sread+0x18>
20007efc:	6d63      	ldr	r3, [r4, #84]	; 0x54
20007efe:	181b      	adds	r3, r3, r0
20007f00:	6563      	str	r3, [r4, #84]	; 0x54
20007f02:	bd10      	pop	{r4, pc}
20007f04:	89a3      	ldrh	r3, [r4, #12]
20007f06:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
20007f0a:	81a3      	strh	r3, [r4, #12]
20007f0c:	bd10      	pop	{r4, pc}
20007f0e:	bf00      	nop

20007f10 <strcmp>:
20007f10:	ea80 0201 	eor.w	r2, r0, r1
20007f14:	f012 0f03 	tst.w	r2, #3
20007f18:	d13a      	bne.n	20007f90 <strcmp_unaligned>
20007f1a:	f010 0203 	ands.w	r2, r0, #3
20007f1e:	f020 0003 	bic.w	r0, r0, #3
20007f22:	f021 0103 	bic.w	r1, r1, #3
20007f26:	f850 cb04 	ldr.w	ip, [r0], #4
20007f2a:	bf08      	it	eq
20007f2c:	f851 3b04 	ldreq.w	r3, [r1], #4
20007f30:	d00d      	beq.n	20007f4e <strcmp+0x3e>
20007f32:	f082 0203 	eor.w	r2, r2, #3
20007f36:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20007f3a:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
20007f3e:	fa23 f202 	lsr.w	r2, r3, r2
20007f42:	f851 3b04 	ldr.w	r3, [r1], #4
20007f46:	ea4c 0c02 	orr.w	ip, ip, r2
20007f4a:	ea43 0302 	orr.w	r3, r3, r2
20007f4e:	bf00      	nop
20007f50:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
20007f54:	459c      	cmp	ip, r3
20007f56:	bf01      	itttt	eq
20007f58:	ea22 020c 	biceq.w	r2, r2, ip
20007f5c:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
20007f60:	f850 cb04 	ldreq.w	ip, [r0], #4
20007f64:	f851 3b04 	ldreq.w	r3, [r1], #4
20007f68:	d0f2      	beq.n	20007f50 <strcmp+0x40>
20007f6a:	ea4f 600c 	mov.w	r0, ip, lsl #24
20007f6e:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
20007f72:	2801      	cmp	r0, #1
20007f74:	bf28      	it	cs
20007f76:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
20007f7a:	bf08      	it	eq
20007f7c:	0a1b      	lsreq	r3, r3, #8
20007f7e:	d0f4      	beq.n	20007f6a <strcmp+0x5a>
20007f80:	f003 03ff 	and.w	r3, r3, #255	; 0xff
20007f84:	ea4f 6010 	mov.w	r0, r0, lsr #24
20007f88:	eba0 0003 	sub.w	r0, r0, r3
20007f8c:	4770      	bx	lr
20007f8e:	bf00      	nop

20007f90 <strcmp_unaligned>:
20007f90:	f010 0f03 	tst.w	r0, #3
20007f94:	d00a      	beq.n	20007fac <strcmp_unaligned+0x1c>
20007f96:	f810 2b01 	ldrb.w	r2, [r0], #1
20007f9a:	f811 3b01 	ldrb.w	r3, [r1], #1
20007f9e:	2a01      	cmp	r2, #1
20007fa0:	bf28      	it	cs
20007fa2:	429a      	cmpcs	r2, r3
20007fa4:	d0f4      	beq.n	20007f90 <strcmp_unaligned>
20007fa6:	eba2 0003 	sub.w	r0, r2, r3
20007faa:	4770      	bx	lr
20007fac:	f84d 5d04 	str.w	r5, [sp, #-4]!
20007fb0:	f84d 4d04 	str.w	r4, [sp, #-4]!
20007fb4:	f04f 0201 	mov.w	r2, #1
20007fb8:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
20007fbc:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
20007fc0:	f001 0c03 	and.w	ip, r1, #3
20007fc4:	f021 0103 	bic.w	r1, r1, #3
20007fc8:	f850 4b04 	ldr.w	r4, [r0], #4
20007fcc:	f851 5b04 	ldr.w	r5, [r1], #4
20007fd0:	f1bc 0f02 	cmp.w	ip, #2
20007fd4:	d026      	beq.n	20008024 <strcmp_unaligned+0x94>
20007fd6:	d84b      	bhi.n	20008070 <strcmp_unaligned+0xe0>
20007fd8:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
20007fdc:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
20007fe0:	eba4 0302 	sub.w	r3, r4, r2
20007fe4:	ea23 0304 	bic.w	r3, r3, r4
20007fe8:	d10d      	bne.n	20008006 <strcmp_unaligned+0x76>
20007fea:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
20007fee:	bf08      	it	eq
20007ff0:	f851 5b04 	ldreq.w	r5, [r1], #4
20007ff4:	d10a      	bne.n	2000800c <strcmp_unaligned+0x7c>
20007ff6:	ea8c 0c04 	eor.w	ip, ip, r4
20007ffa:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
20007ffe:	d10c      	bne.n	2000801a <strcmp_unaligned+0x8a>
20008000:	f850 4b04 	ldr.w	r4, [r0], #4
20008004:	e7e8      	b.n	20007fd8 <strcmp_unaligned+0x48>
20008006:	ea4f 2515 	mov.w	r5, r5, lsr #8
2000800a:	e05c      	b.n	200080c6 <strcmp_unaligned+0x136>
2000800c:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
20008010:	d152      	bne.n	200080b8 <strcmp_unaligned+0x128>
20008012:	780d      	ldrb	r5, [r1, #0]
20008014:	ea4f 6c14 	mov.w	ip, r4, lsr #24
20008018:	e055      	b.n	200080c6 <strcmp_unaligned+0x136>
2000801a:	ea4f 6c14 	mov.w	ip, r4, lsr #24
2000801e:	f005 05ff 	and.w	r5, r5, #255	; 0xff
20008022:	e050      	b.n	200080c6 <strcmp_unaligned+0x136>
20008024:	ea4f 4c04 	mov.w	ip, r4, lsl #16
20008028:	eba4 0302 	sub.w	r3, r4, r2
2000802c:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
20008030:	ea23 0304 	bic.w	r3, r3, r4
20008034:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
20008038:	d117      	bne.n	2000806a <strcmp_unaligned+0xda>
2000803a:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
2000803e:	bf08      	it	eq
20008040:	f851 5b04 	ldreq.w	r5, [r1], #4
20008044:	d107      	bne.n	20008056 <strcmp_unaligned+0xc6>
20008046:	ea8c 0c04 	eor.w	ip, ip, r4
2000804a:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
2000804e:	d108      	bne.n	20008062 <strcmp_unaligned+0xd2>
20008050:	f850 4b04 	ldr.w	r4, [r0], #4
20008054:	e7e6      	b.n	20008024 <strcmp_unaligned+0x94>
20008056:	041b      	lsls	r3, r3, #16
20008058:	d12e      	bne.n	200080b8 <strcmp_unaligned+0x128>
2000805a:	880d      	ldrh	r5, [r1, #0]
2000805c:	ea4f 4c14 	mov.w	ip, r4, lsr #16
20008060:	e031      	b.n	200080c6 <strcmp_unaligned+0x136>
20008062:	ea4f 4505 	mov.w	r5, r5, lsl #16
20008066:	ea4f 4c14 	mov.w	ip, r4, lsr #16
2000806a:	ea4f 4515 	mov.w	r5, r5, lsr #16
2000806e:	e02a      	b.n	200080c6 <strcmp_unaligned+0x136>
20008070:	f004 0cff 	and.w	ip, r4, #255	; 0xff
20008074:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
20008078:	eba4 0302 	sub.w	r3, r4, r2
2000807c:	ea23 0304 	bic.w	r3, r3, r4
20008080:	d10d      	bne.n	2000809e <strcmp_unaligned+0x10e>
20008082:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
20008086:	bf08      	it	eq
20008088:	f851 5b04 	ldreq.w	r5, [r1], #4
2000808c:	d10a      	bne.n	200080a4 <strcmp_unaligned+0x114>
2000808e:	ea8c 0c04 	eor.w	ip, ip, r4
20008092:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
20008096:	d10a      	bne.n	200080ae <strcmp_unaligned+0x11e>
20008098:	f850 4b04 	ldr.w	r4, [r0], #4
2000809c:	e7e8      	b.n	20008070 <strcmp_unaligned+0xe0>
2000809e:	ea4f 6515 	mov.w	r5, r5, lsr #24
200080a2:	e010      	b.n	200080c6 <strcmp_unaligned+0x136>
200080a4:	f014 0fff 	tst.w	r4, #255	; 0xff
200080a8:	d006      	beq.n	200080b8 <strcmp_unaligned+0x128>
200080aa:	f851 5b04 	ldr.w	r5, [r1], #4
200080ae:	ea4f 2c14 	mov.w	ip, r4, lsr #8
200080b2:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
200080b6:	e006      	b.n	200080c6 <strcmp_unaligned+0x136>
200080b8:	f04f 0000 	mov.w	r0, #0
200080bc:	f85d 4b04 	ldr.w	r4, [sp], #4
200080c0:	f85d 5b04 	ldr.w	r5, [sp], #4
200080c4:	4770      	bx	lr
200080c6:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
200080ca:	f005 00ff 	and.w	r0, r5, #255	; 0xff
200080ce:	2801      	cmp	r0, #1
200080d0:	bf28      	it	cs
200080d2:	4290      	cmpcs	r0, r2
200080d4:	bf04      	itt	eq
200080d6:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
200080da:	0a2d      	lsreq	r5, r5, #8
200080dc:	d0f3      	beq.n	200080c6 <strcmp_unaligned+0x136>
200080de:	eba2 0000 	sub.w	r0, r2, r0
200080e2:	f85d 4b04 	ldr.w	r4, [sp], #4
200080e6:	f85d 5b04 	ldr.w	r5, [sp], #4
200080ea:	4770      	bx	lr

200080ec <strlen>:
200080ec:	f020 0103 	bic.w	r1, r0, #3
200080f0:	f010 0003 	ands.w	r0, r0, #3
200080f4:	f1c0 0000 	rsb	r0, r0, #0
200080f8:	f851 3b04 	ldr.w	r3, [r1], #4
200080fc:	f100 0c04 	add.w	ip, r0, #4
20008100:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
20008104:	f06f 0200 	mvn.w	r2, #0
20008108:	bf1c      	itt	ne
2000810a:	fa22 f20c 	lsrne.w	r2, r2, ip
2000810e:	4313      	orrne	r3, r2
20008110:	f04f 0c01 	mov.w	ip, #1
20008114:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
20008118:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
2000811c:	eba3 020c 	sub.w	r2, r3, ip
20008120:	ea22 0203 	bic.w	r2, r2, r3
20008124:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
20008128:	bf04      	itt	eq
2000812a:	f851 3b04 	ldreq.w	r3, [r1], #4
2000812e:	3004      	addeq	r0, #4
20008130:	d0f4      	beq.n	2000811c <strlen+0x30>
20008132:	f013 0fff 	tst.w	r3, #255	; 0xff
20008136:	bf1f      	itttt	ne
20008138:	3001      	addne	r0, #1
2000813a:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
2000813e:	3001      	addne	r0, #1
20008140:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
20008144:	bf18      	it	ne
20008146:	3001      	addne	r0, #1
20008148:	4770      	bx	lr
2000814a:	bf00      	nop

2000814c <_calloc_r>:
2000814c:	b538      	push	{r3, r4, r5, lr}
2000814e:	fb01 f102 	mul.w	r1, r1, r2
20008152:	f7fe fba7 	bl	200068a4 <_malloc_r>
20008156:	4604      	mov	r4, r0
20008158:	b1f8      	cbz	r0, 2000819a <_calloc_r+0x4e>
2000815a:	f850 2c04 	ldr.w	r2, [r0, #-4]
2000815e:	f022 0203 	bic.w	r2, r2, #3
20008162:	3a04      	subs	r2, #4
20008164:	2a24      	cmp	r2, #36	; 0x24
20008166:	d81a      	bhi.n	2000819e <_calloc_r+0x52>
20008168:	2a13      	cmp	r2, #19
2000816a:	4603      	mov	r3, r0
2000816c:	d90f      	bls.n	2000818e <_calloc_r+0x42>
2000816e:	2100      	movs	r1, #0
20008170:	f840 1b04 	str.w	r1, [r0], #4
20008174:	1d03      	adds	r3, r0, #4
20008176:	2a1b      	cmp	r2, #27
20008178:	6061      	str	r1, [r4, #4]
2000817a:	d908      	bls.n	2000818e <_calloc_r+0x42>
2000817c:	1d1d      	adds	r5, r3, #4
2000817e:	6041      	str	r1, [r0, #4]
20008180:	6059      	str	r1, [r3, #4]
20008182:	1d2b      	adds	r3, r5, #4
20008184:	2a24      	cmp	r2, #36	; 0x24
20008186:	bf02      	ittt	eq
20008188:	6069      	streq	r1, [r5, #4]
2000818a:	6059      	streq	r1, [r3, #4]
2000818c:	3308      	addeq	r3, #8
2000818e:	461a      	mov	r2, r3
20008190:	2100      	movs	r1, #0
20008192:	f842 1b04 	str.w	r1, [r2], #4
20008196:	6059      	str	r1, [r3, #4]
20008198:	6051      	str	r1, [r2, #4]
2000819a:	4620      	mov	r0, r4
2000819c:	bd38      	pop	{r3, r4, r5, pc}
2000819e:	2100      	movs	r1, #0
200081a0:	f7fb f86e 	bl	20003280 <memset>
200081a4:	4620      	mov	r0, r4
200081a6:	bd38      	pop	{r3, r4, r5, pc}

200081a8 <_close_r>:
200081a8:	b538      	push	{r3, r4, r5, lr}
200081aa:	f649 74c8 	movw	r4, #40904	; 0x9fc8
200081ae:	f2c2 0400 	movt	r4, #8192	; 0x2000
200081b2:	4605      	mov	r5, r0
200081b4:	4608      	mov	r0, r1
200081b6:	2300      	movs	r3, #0
200081b8:	6023      	str	r3, [r4, #0]
200081ba:	f7f8 faad 	bl	20000718 <_close>
200081be:	f1b0 3fff 	cmp.w	r0, #4294967295
200081c2:	d000      	beq.n	200081c6 <_close_r+0x1e>
200081c4:	bd38      	pop	{r3, r4, r5, pc}
200081c6:	6823      	ldr	r3, [r4, #0]
200081c8:	2b00      	cmp	r3, #0
200081ca:	d0fb      	beq.n	200081c4 <_close_r+0x1c>
200081cc:	602b      	str	r3, [r5, #0]
200081ce:	bd38      	pop	{r3, r4, r5, pc}

200081d0 <_fclose_r>:
200081d0:	b570      	push	{r4, r5, r6, lr}
200081d2:	4605      	mov	r5, r0
200081d4:	460c      	mov	r4, r1
200081d6:	2900      	cmp	r1, #0
200081d8:	d04b      	beq.n	20008272 <_fclose_r+0xa2>
200081da:	f7fd fea9 	bl	20005f30 <__sfp_lock_acquire>
200081de:	b115      	cbz	r5, 200081e6 <_fclose_r+0x16>
200081e0:	69ab      	ldr	r3, [r5, #24]
200081e2:	2b00      	cmp	r3, #0
200081e4:	d048      	beq.n	20008278 <_fclose_r+0xa8>
200081e6:	f249 63d0 	movw	r3, #38608	; 0x96d0
200081ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
200081ee:	429c      	cmp	r4, r3
200081f0:	bf08      	it	eq
200081f2:	686c      	ldreq	r4, [r5, #4]
200081f4:	d00e      	beq.n	20008214 <_fclose_r+0x44>
200081f6:	f249 63f0 	movw	r3, #38640	; 0x96f0
200081fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200081fe:	429c      	cmp	r4, r3
20008200:	bf08      	it	eq
20008202:	68ac      	ldreq	r4, [r5, #8]
20008204:	d006      	beq.n	20008214 <_fclose_r+0x44>
20008206:	f249 7310 	movw	r3, #38672	; 0x9710
2000820a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000820e:	429c      	cmp	r4, r3
20008210:	bf08      	it	eq
20008212:	68ec      	ldreq	r4, [r5, #12]
20008214:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
20008218:	b33e      	cbz	r6, 2000826a <_fclose_r+0x9a>
2000821a:	4628      	mov	r0, r5
2000821c:	4621      	mov	r1, r4
2000821e:	f7fd fdcb 	bl	20005db8 <_fflush_r>
20008222:	6b23      	ldr	r3, [r4, #48]	; 0x30
20008224:	4606      	mov	r6, r0
20008226:	b13b      	cbz	r3, 20008238 <_fclose_r+0x68>
20008228:	4628      	mov	r0, r5
2000822a:	6a21      	ldr	r1, [r4, #32]
2000822c:	4798      	blx	r3
2000822e:	ea36 0620 	bics.w	r6, r6, r0, asr #32
20008232:	bf28      	it	cs
20008234:	f04f 36ff 	movcs.w	r6, #4294967295
20008238:	89a3      	ldrh	r3, [r4, #12]
2000823a:	f013 0f80 	tst.w	r3, #128	; 0x80
2000823e:	d11f      	bne.n	20008280 <_fclose_r+0xb0>
20008240:	6b61      	ldr	r1, [r4, #52]	; 0x34
20008242:	b141      	cbz	r1, 20008256 <_fclose_r+0x86>
20008244:	f104 0344 	add.w	r3, r4, #68	; 0x44
20008248:	4299      	cmp	r1, r3
2000824a:	d002      	beq.n	20008252 <_fclose_r+0x82>
2000824c:	4628      	mov	r0, r5
2000824e:	f7fd ffa7 	bl	200061a0 <_free_r>
20008252:	2300      	movs	r3, #0
20008254:	6363      	str	r3, [r4, #52]	; 0x34
20008256:	6ca1      	ldr	r1, [r4, #72]	; 0x48
20008258:	b121      	cbz	r1, 20008264 <_fclose_r+0x94>
2000825a:	4628      	mov	r0, r5
2000825c:	f7fd ffa0 	bl	200061a0 <_free_r>
20008260:	2300      	movs	r3, #0
20008262:	64a3      	str	r3, [r4, #72]	; 0x48
20008264:	f04f 0300 	mov.w	r3, #0
20008268:	81a3      	strh	r3, [r4, #12]
2000826a:	f7fd fe63 	bl	20005f34 <__sfp_lock_release>
2000826e:	4630      	mov	r0, r6
20008270:	bd70      	pop	{r4, r5, r6, pc}
20008272:	460e      	mov	r6, r1
20008274:	4630      	mov	r0, r6
20008276:	bd70      	pop	{r4, r5, r6, pc}
20008278:	4628      	mov	r0, r5
2000827a:	f7fd ff0d 	bl	20006098 <__sinit>
2000827e:	e7b2      	b.n	200081e6 <_fclose_r+0x16>
20008280:	4628      	mov	r0, r5
20008282:	6921      	ldr	r1, [r4, #16]
20008284:	f7fd ff8c 	bl	200061a0 <_free_r>
20008288:	e7da      	b.n	20008240 <_fclose_r+0x70>
2000828a:	bf00      	nop

2000828c <fclose>:
2000828c:	f649 03e4 	movw	r3, #39140	; 0x98e4
20008290:	4601      	mov	r1, r0
20008292:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008296:	6818      	ldr	r0, [r3, #0]
20008298:	e79a      	b.n	200081d0 <_fclose_r>
2000829a:	bf00      	nop

2000829c <_fstat_r>:
2000829c:	b538      	push	{r3, r4, r5, lr}
2000829e:	f649 74c8 	movw	r4, #40904	; 0x9fc8
200082a2:	f2c2 0400 	movt	r4, #8192	; 0x2000
200082a6:	4605      	mov	r5, r0
200082a8:	4608      	mov	r0, r1
200082aa:	4611      	mov	r1, r2
200082ac:	2300      	movs	r3, #0
200082ae:	6023      	str	r3, [r4, #0]
200082b0:	f7f8 fa64 	bl	2000077c <_fstat>
200082b4:	f1b0 3fff 	cmp.w	r0, #4294967295
200082b8:	d000      	beq.n	200082bc <_fstat_r+0x20>
200082ba:	bd38      	pop	{r3, r4, r5, pc}
200082bc:	6823      	ldr	r3, [r4, #0]
200082be:	2b00      	cmp	r3, #0
200082c0:	d0fb      	beq.n	200082ba <_fstat_r+0x1e>
200082c2:	602b      	str	r3, [r5, #0]
200082c4:	bd38      	pop	{r3, r4, r5, pc}
200082c6:	bf00      	nop

200082c8 <_isatty_r>:
200082c8:	b538      	push	{r3, r4, r5, lr}
200082ca:	f649 74c8 	movw	r4, #40904	; 0x9fc8
200082ce:	f2c2 0400 	movt	r4, #8192	; 0x2000
200082d2:	4605      	mov	r5, r0
200082d4:	4608      	mov	r0, r1
200082d6:	2300      	movs	r3, #0
200082d8:	6023      	str	r3, [r4, #0]
200082da:	f7f8 fa69 	bl	200007b0 <_isatty>
200082de:	f1b0 3fff 	cmp.w	r0, #4294967295
200082e2:	d000      	beq.n	200082e6 <_isatty_r+0x1e>
200082e4:	bd38      	pop	{r3, r4, r5, pc}
200082e6:	6823      	ldr	r3, [r4, #0]
200082e8:	2b00      	cmp	r3, #0
200082ea:	d0fb      	beq.n	200082e4 <_isatty_r+0x1c>
200082ec:	602b      	str	r3, [r5, #0]
200082ee:	bd38      	pop	{r3, r4, r5, pc}

200082f0 <_lseek_r>:
200082f0:	b538      	push	{r3, r4, r5, lr}
200082f2:	f649 74c8 	movw	r4, #40904	; 0x9fc8
200082f6:	f2c2 0400 	movt	r4, #8192	; 0x2000
200082fa:	4605      	mov	r5, r0
200082fc:	4608      	mov	r0, r1
200082fe:	4611      	mov	r1, r2
20008300:	461a      	mov	r2, r3
20008302:	2300      	movs	r3, #0
20008304:	6023      	str	r3, [r4, #0]
20008306:	f7f8 fa83 	bl	20000810 <_lseek>
2000830a:	f1b0 3fff 	cmp.w	r0, #4294967295
2000830e:	d000      	beq.n	20008312 <_lseek_r+0x22>
20008310:	bd38      	pop	{r3, r4, r5, pc}
20008312:	6823      	ldr	r3, [r4, #0]
20008314:	2b00      	cmp	r3, #0
20008316:	d0fb      	beq.n	20008310 <_lseek_r+0x20>
20008318:	602b      	str	r3, [r5, #0]
2000831a:	bd38      	pop	{r3, r4, r5, pc}

2000831c <_read_r>:
2000831c:	b538      	push	{r3, r4, r5, lr}
2000831e:	f649 74c8 	movw	r4, #40904	; 0x9fc8
20008322:	f2c2 0400 	movt	r4, #8192	; 0x2000
20008326:	4605      	mov	r5, r0
20008328:	4608      	mov	r0, r1
2000832a:	4611      	mov	r1, r2
2000832c:	461a      	mov	r2, r3
2000832e:	2300      	movs	r3, #0
20008330:	6023      	str	r3, [r4, #0]
20008332:	f7f8 fa89 	bl	20000848 <_read>
20008336:	f1b0 3fff 	cmp.w	r0, #4294967295
2000833a:	d000      	beq.n	2000833e <_read_r+0x22>
2000833c:	bd38      	pop	{r3, r4, r5, pc}
2000833e:	6823      	ldr	r3, [r4, #0]
20008340:	2b00      	cmp	r3, #0
20008342:	d0fb      	beq.n	2000833c <_read_r+0x20>
20008344:	602b      	str	r3, [r5, #0]
20008346:	bd38      	pop	{r3, r4, r5, pc}

20008348 <__aeabi_uidiv>:
20008348:	1e4a      	subs	r2, r1, #1
2000834a:	bf08      	it	eq
2000834c:	4770      	bxeq	lr
2000834e:	f0c0 8124 	bcc.w	2000859a <__aeabi_uidiv+0x252>
20008352:	4288      	cmp	r0, r1
20008354:	f240 8116 	bls.w	20008584 <__aeabi_uidiv+0x23c>
20008358:	4211      	tst	r1, r2
2000835a:	f000 8117 	beq.w	2000858c <__aeabi_uidiv+0x244>
2000835e:	fab0 f380 	clz	r3, r0
20008362:	fab1 f281 	clz	r2, r1
20008366:	eba2 0303 	sub.w	r3, r2, r3
2000836a:	f1c3 031f 	rsb	r3, r3, #31
2000836e:	a204      	add	r2, pc, #16	; (adr r2, 20008380 <__aeabi_uidiv+0x38>)
20008370:	eb02 1303 	add.w	r3, r2, r3, lsl #4
20008374:	f04f 0200 	mov.w	r2, #0
20008378:	469f      	mov	pc, r3
2000837a:	bf00      	nop
2000837c:	f3af 8000 	nop.w
20008380:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
20008384:	bf00      	nop
20008386:	eb42 0202 	adc.w	r2, r2, r2
2000838a:	bf28      	it	cs
2000838c:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
20008390:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
20008394:	bf00      	nop
20008396:	eb42 0202 	adc.w	r2, r2, r2
2000839a:	bf28      	it	cs
2000839c:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
200083a0:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
200083a4:	bf00      	nop
200083a6:	eb42 0202 	adc.w	r2, r2, r2
200083aa:	bf28      	it	cs
200083ac:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
200083b0:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
200083b4:	bf00      	nop
200083b6:	eb42 0202 	adc.w	r2, r2, r2
200083ba:	bf28      	it	cs
200083bc:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
200083c0:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
200083c4:	bf00      	nop
200083c6:	eb42 0202 	adc.w	r2, r2, r2
200083ca:	bf28      	it	cs
200083cc:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
200083d0:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
200083d4:	bf00      	nop
200083d6:	eb42 0202 	adc.w	r2, r2, r2
200083da:	bf28      	it	cs
200083dc:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
200083e0:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
200083e4:	bf00      	nop
200083e6:	eb42 0202 	adc.w	r2, r2, r2
200083ea:	bf28      	it	cs
200083ec:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
200083f0:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
200083f4:	bf00      	nop
200083f6:	eb42 0202 	adc.w	r2, r2, r2
200083fa:	bf28      	it	cs
200083fc:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
20008400:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
20008404:	bf00      	nop
20008406:	eb42 0202 	adc.w	r2, r2, r2
2000840a:	bf28      	it	cs
2000840c:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
20008410:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
20008414:	bf00      	nop
20008416:	eb42 0202 	adc.w	r2, r2, r2
2000841a:	bf28      	it	cs
2000841c:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
20008420:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
20008424:	bf00      	nop
20008426:	eb42 0202 	adc.w	r2, r2, r2
2000842a:	bf28      	it	cs
2000842c:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
20008430:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
20008434:	bf00      	nop
20008436:	eb42 0202 	adc.w	r2, r2, r2
2000843a:	bf28      	it	cs
2000843c:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
20008440:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
20008444:	bf00      	nop
20008446:	eb42 0202 	adc.w	r2, r2, r2
2000844a:	bf28      	it	cs
2000844c:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
20008450:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
20008454:	bf00      	nop
20008456:	eb42 0202 	adc.w	r2, r2, r2
2000845a:	bf28      	it	cs
2000845c:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
20008460:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
20008464:	bf00      	nop
20008466:	eb42 0202 	adc.w	r2, r2, r2
2000846a:	bf28      	it	cs
2000846c:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
20008470:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
20008474:	bf00      	nop
20008476:	eb42 0202 	adc.w	r2, r2, r2
2000847a:	bf28      	it	cs
2000847c:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
20008480:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
20008484:	bf00      	nop
20008486:	eb42 0202 	adc.w	r2, r2, r2
2000848a:	bf28      	it	cs
2000848c:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
20008490:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
20008494:	bf00      	nop
20008496:	eb42 0202 	adc.w	r2, r2, r2
2000849a:	bf28      	it	cs
2000849c:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
200084a0:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
200084a4:	bf00      	nop
200084a6:	eb42 0202 	adc.w	r2, r2, r2
200084aa:	bf28      	it	cs
200084ac:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
200084b0:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
200084b4:	bf00      	nop
200084b6:	eb42 0202 	adc.w	r2, r2, r2
200084ba:	bf28      	it	cs
200084bc:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
200084c0:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
200084c4:	bf00      	nop
200084c6:	eb42 0202 	adc.w	r2, r2, r2
200084ca:	bf28      	it	cs
200084cc:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
200084d0:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
200084d4:	bf00      	nop
200084d6:	eb42 0202 	adc.w	r2, r2, r2
200084da:	bf28      	it	cs
200084dc:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
200084e0:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
200084e4:	bf00      	nop
200084e6:	eb42 0202 	adc.w	r2, r2, r2
200084ea:	bf28      	it	cs
200084ec:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
200084f0:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
200084f4:	bf00      	nop
200084f6:	eb42 0202 	adc.w	r2, r2, r2
200084fa:	bf28      	it	cs
200084fc:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
20008500:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
20008504:	bf00      	nop
20008506:	eb42 0202 	adc.w	r2, r2, r2
2000850a:	bf28      	it	cs
2000850c:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
20008510:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
20008514:	bf00      	nop
20008516:	eb42 0202 	adc.w	r2, r2, r2
2000851a:	bf28      	it	cs
2000851c:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
20008520:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
20008524:	bf00      	nop
20008526:	eb42 0202 	adc.w	r2, r2, r2
2000852a:	bf28      	it	cs
2000852c:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
20008530:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
20008534:	bf00      	nop
20008536:	eb42 0202 	adc.w	r2, r2, r2
2000853a:	bf28      	it	cs
2000853c:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
20008540:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
20008544:	bf00      	nop
20008546:	eb42 0202 	adc.w	r2, r2, r2
2000854a:	bf28      	it	cs
2000854c:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
20008550:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
20008554:	bf00      	nop
20008556:	eb42 0202 	adc.w	r2, r2, r2
2000855a:	bf28      	it	cs
2000855c:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
20008560:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
20008564:	bf00      	nop
20008566:	eb42 0202 	adc.w	r2, r2, r2
2000856a:	bf28      	it	cs
2000856c:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
20008570:	ebb0 0f01 	cmp.w	r0, r1
20008574:	bf00      	nop
20008576:	eb42 0202 	adc.w	r2, r2, r2
2000857a:	bf28      	it	cs
2000857c:	eba0 0001 	subcs.w	r0, r0, r1
20008580:	4610      	mov	r0, r2
20008582:	4770      	bx	lr
20008584:	bf0c      	ite	eq
20008586:	2001      	moveq	r0, #1
20008588:	2000      	movne	r0, #0
2000858a:	4770      	bx	lr
2000858c:	fab1 f281 	clz	r2, r1
20008590:	f1c2 021f 	rsb	r2, r2, #31
20008594:	fa20 f002 	lsr.w	r0, r0, r2
20008598:	4770      	bx	lr
2000859a:	b108      	cbz	r0, 200085a0 <__aeabi_uidiv+0x258>
2000859c:	f04f 30ff 	mov.w	r0, #4294967295
200085a0:	f000 b80e 	b.w	200085c0 <__aeabi_idiv0>

200085a4 <__aeabi_uidivmod>:
200085a4:	2900      	cmp	r1, #0
200085a6:	d0f8      	beq.n	2000859a <__aeabi_uidiv+0x252>
200085a8:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
200085ac:	f7ff fecc 	bl	20008348 <__aeabi_uidiv>
200085b0:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
200085b4:	fb02 f300 	mul.w	r3, r2, r0
200085b8:	eba1 0103 	sub.w	r1, r1, r3
200085bc:	4770      	bx	lr
200085be:	bf00      	nop

200085c0 <__aeabi_idiv0>:
200085c0:	4770      	bx	lr
200085c2:	bf00      	nop

200085c4 <__aeabi_drsub>:
200085c4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
200085c8:	e002      	b.n	200085d0 <__adddf3>
200085ca:	bf00      	nop

200085cc <__aeabi_dsub>:
200085cc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

200085d0 <__adddf3>:
200085d0:	b530      	push	{r4, r5, lr}
200085d2:	ea4f 0441 	mov.w	r4, r1, lsl #1
200085d6:	ea4f 0543 	mov.w	r5, r3, lsl #1
200085da:	ea94 0f05 	teq	r4, r5
200085de:	bf08      	it	eq
200085e0:	ea90 0f02 	teqeq	r0, r2
200085e4:	bf1f      	itttt	ne
200085e6:	ea54 0c00 	orrsne.w	ip, r4, r0
200085ea:	ea55 0c02 	orrsne.w	ip, r5, r2
200085ee:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
200085f2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
200085f6:	f000 80e2 	beq.w	200087be <__adddf3+0x1ee>
200085fa:	ea4f 5454 	mov.w	r4, r4, lsr #21
200085fe:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
20008602:	bfb8      	it	lt
20008604:	426d      	neglt	r5, r5
20008606:	dd0c      	ble.n	20008622 <__adddf3+0x52>
20008608:	442c      	add	r4, r5
2000860a:	ea80 0202 	eor.w	r2, r0, r2
2000860e:	ea81 0303 	eor.w	r3, r1, r3
20008612:	ea82 0000 	eor.w	r0, r2, r0
20008616:	ea83 0101 	eor.w	r1, r3, r1
2000861a:	ea80 0202 	eor.w	r2, r0, r2
2000861e:	ea81 0303 	eor.w	r3, r1, r3
20008622:	2d36      	cmp	r5, #54	; 0x36
20008624:	bf88      	it	hi
20008626:	bd30      	pophi	{r4, r5, pc}
20008628:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
2000862c:	ea4f 3101 	mov.w	r1, r1, lsl #12
20008630:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
20008634:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
20008638:	d002      	beq.n	20008640 <__adddf3+0x70>
2000863a:	4240      	negs	r0, r0
2000863c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20008640:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
20008644:	ea4f 3303 	mov.w	r3, r3, lsl #12
20008648:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
2000864c:	d002      	beq.n	20008654 <__adddf3+0x84>
2000864e:	4252      	negs	r2, r2
20008650:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
20008654:	ea94 0f05 	teq	r4, r5
20008658:	f000 80a7 	beq.w	200087aa <__adddf3+0x1da>
2000865c:	f1a4 0401 	sub.w	r4, r4, #1
20008660:	f1d5 0e20 	rsbs	lr, r5, #32
20008664:	db0d      	blt.n	20008682 <__adddf3+0xb2>
20008666:	fa02 fc0e 	lsl.w	ip, r2, lr
2000866a:	fa22 f205 	lsr.w	r2, r2, r5
2000866e:	1880      	adds	r0, r0, r2
20008670:	f141 0100 	adc.w	r1, r1, #0
20008674:	fa03 f20e 	lsl.w	r2, r3, lr
20008678:	1880      	adds	r0, r0, r2
2000867a:	fa43 f305 	asr.w	r3, r3, r5
2000867e:	4159      	adcs	r1, r3
20008680:	e00e      	b.n	200086a0 <__adddf3+0xd0>
20008682:	f1a5 0520 	sub.w	r5, r5, #32
20008686:	f10e 0e20 	add.w	lr, lr, #32
2000868a:	2a01      	cmp	r2, #1
2000868c:	fa03 fc0e 	lsl.w	ip, r3, lr
20008690:	bf28      	it	cs
20008692:	f04c 0c02 	orrcs.w	ip, ip, #2
20008696:	fa43 f305 	asr.w	r3, r3, r5
2000869a:	18c0      	adds	r0, r0, r3
2000869c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
200086a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
200086a4:	d507      	bpl.n	200086b6 <__adddf3+0xe6>
200086a6:	f04f 0e00 	mov.w	lr, #0
200086aa:	f1dc 0c00 	rsbs	ip, ip, #0
200086ae:	eb7e 0000 	sbcs.w	r0, lr, r0
200086b2:	eb6e 0101 	sbc.w	r1, lr, r1
200086b6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
200086ba:	d31b      	bcc.n	200086f4 <__adddf3+0x124>
200086bc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
200086c0:	d30c      	bcc.n	200086dc <__adddf3+0x10c>
200086c2:	0849      	lsrs	r1, r1, #1
200086c4:	ea5f 0030 	movs.w	r0, r0, rrx
200086c8:	ea4f 0c3c 	mov.w	ip, ip, rrx
200086cc:	f104 0401 	add.w	r4, r4, #1
200086d0:	ea4f 5244 	mov.w	r2, r4, lsl #21
200086d4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
200086d8:	f080 809a 	bcs.w	20008810 <__adddf3+0x240>
200086dc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
200086e0:	bf08      	it	eq
200086e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
200086e6:	f150 0000 	adcs.w	r0, r0, #0
200086ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
200086ee:	ea41 0105 	orr.w	r1, r1, r5
200086f2:	bd30      	pop	{r4, r5, pc}
200086f4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
200086f8:	4140      	adcs	r0, r0
200086fa:	eb41 0101 	adc.w	r1, r1, r1
200086fe:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20008702:	f1a4 0401 	sub.w	r4, r4, #1
20008706:	d1e9      	bne.n	200086dc <__adddf3+0x10c>
20008708:	f091 0f00 	teq	r1, #0
2000870c:	bf04      	itt	eq
2000870e:	4601      	moveq	r1, r0
20008710:	2000      	moveq	r0, #0
20008712:	fab1 f381 	clz	r3, r1
20008716:	bf08      	it	eq
20008718:	3320      	addeq	r3, #32
2000871a:	f1a3 030b 	sub.w	r3, r3, #11
2000871e:	f1b3 0220 	subs.w	r2, r3, #32
20008722:	da0c      	bge.n	2000873e <__adddf3+0x16e>
20008724:	320c      	adds	r2, #12
20008726:	dd08      	ble.n	2000873a <__adddf3+0x16a>
20008728:	f102 0c14 	add.w	ip, r2, #20
2000872c:	f1c2 020c 	rsb	r2, r2, #12
20008730:	fa01 f00c 	lsl.w	r0, r1, ip
20008734:	fa21 f102 	lsr.w	r1, r1, r2
20008738:	e00c      	b.n	20008754 <__adddf3+0x184>
2000873a:	f102 0214 	add.w	r2, r2, #20
2000873e:	bfd8      	it	le
20008740:	f1c2 0c20 	rsble	ip, r2, #32
20008744:	fa01 f102 	lsl.w	r1, r1, r2
20008748:	fa20 fc0c 	lsr.w	ip, r0, ip
2000874c:	bfdc      	itt	le
2000874e:	ea41 010c 	orrle.w	r1, r1, ip
20008752:	4090      	lslle	r0, r2
20008754:	1ae4      	subs	r4, r4, r3
20008756:	bfa2      	ittt	ge
20008758:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
2000875c:	4329      	orrge	r1, r5
2000875e:	bd30      	popge	{r4, r5, pc}
20008760:	ea6f 0404 	mvn.w	r4, r4
20008764:	3c1f      	subs	r4, #31
20008766:	da1c      	bge.n	200087a2 <__adddf3+0x1d2>
20008768:	340c      	adds	r4, #12
2000876a:	dc0e      	bgt.n	2000878a <__adddf3+0x1ba>
2000876c:	f104 0414 	add.w	r4, r4, #20
20008770:	f1c4 0220 	rsb	r2, r4, #32
20008774:	fa20 f004 	lsr.w	r0, r0, r4
20008778:	fa01 f302 	lsl.w	r3, r1, r2
2000877c:	ea40 0003 	orr.w	r0, r0, r3
20008780:	fa21 f304 	lsr.w	r3, r1, r4
20008784:	ea45 0103 	orr.w	r1, r5, r3
20008788:	bd30      	pop	{r4, r5, pc}
2000878a:	f1c4 040c 	rsb	r4, r4, #12
2000878e:	f1c4 0220 	rsb	r2, r4, #32
20008792:	fa20 f002 	lsr.w	r0, r0, r2
20008796:	fa01 f304 	lsl.w	r3, r1, r4
2000879a:	ea40 0003 	orr.w	r0, r0, r3
2000879e:	4629      	mov	r1, r5
200087a0:	bd30      	pop	{r4, r5, pc}
200087a2:	fa21 f004 	lsr.w	r0, r1, r4
200087a6:	4629      	mov	r1, r5
200087a8:	bd30      	pop	{r4, r5, pc}
200087aa:	f094 0f00 	teq	r4, #0
200087ae:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
200087b2:	bf06      	itte	eq
200087b4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
200087b8:	3401      	addeq	r4, #1
200087ba:	3d01      	subne	r5, #1
200087bc:	e74e      	b.n	2000865c <__adddf3+0x8c>
200087be:	ea7f 5c64 	mvns.w	ip, r4, asr #21
200087c2:	bf18      	it	ne
200087c4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
200087c8:	d029      	beq.n	2000881e <__adddf3+0x24e>
200087ca:	ea94 0f05 	teq	r4, r5
200087ce:	bf08      	it	eq
200087d0:	ea90 0f02 	teqeq	r0, r2
200087d4:	d005      	beq.n	200087e2 <__adddf3+0x212>
200087d6:	ea54 0c00 	orrs.w	ip, r4, r0
200087da:	bf04      	itt	eq
200087dc:	4619      	moveq	r1, r3
200087de:	4610      	moveq	r0, r2
200087e0:	bd30      	pop	{r4, r5, pc}
200087e2:	ea91 0f03 	teq	r1, r3
200087e6:	bf1e      	ittt	ne
200087e8:	2100      	movne	r1, #0
200087ea:	2000      	movne	r0, #0
200087ec:	bd30      	popne	{r4, r5, pc}
200087ee:	ea5f 5c54 	movs.w	ip, r4, lsr #21
200087f2:	d105      	bne.n	20008800 <__adddf3+0x230>
200087f4:	0040      	lsls	r0, r0, #1
200087f6:	4149      	adcs	r1, r1
200087f8:	bf28      	it	cs
200087fa:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
200087fe:	bd30      	pop	{r4, r5, pc}
20008800:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
20008804:	bf3c      	itt	cc
20008806:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
2000880a:	bd30      	popcc	{r4, r5, pc}
2000880c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20008810:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
20008814:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
20008818:	f04f 0000 	mov.w	r0, #0
2000881c:	bd30      	pop	{r4, r5, pc}
2000881e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
20008822:	bf1a      	itte	ne
20008824:	4619      	movne	r1, r3
20008826:	4610      	movne	r0, r2
20008828:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
2000882c:	bf1c      	itt	ne
2000882e:	460b      	movne	r3, r1
20008830:	4602      	movne	r2, r0
20008832:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
20008836:	bf06      	itte	eq
20008838:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
2000883c:	ea91 0f03 	teqeq	r1, r3
20008840:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
20008844:	bd30      	pop	{r4, r5, pc}
20008846:	bf00      	nop

20008848 <__aeabi_ui2d>:
20008848:	f090 0f00 	teq	r0, #0
2000884c:	bf04      	itt	eq
2000884e:	2100      	moveq	r1, #0
20008850:	4770      	bxeq	lr
20008852:	b530      	push	{r4, r5, lr}
20008854:	f44f 6480 	mov.w	r4, #1024	; 0x400
20008858:	f104 0432 	add.w	r4, r4, #50	; 0x32
2000885c:	f04f 0500 	mov.w	r5, #0
20008860:	f04f 0100 	mov.w	r1, #0
20008864:	e750      	b.n	20008708 <__adddf3+0x138>
20008866:	bf00      	nop

20008868 <__aeabi_i2d>:
20008868:	f090 0f00 	teq	r0, #0
2000886c:	bf04      	itt	eq
2000886e:	2100      	moveq	r1, #0
20008870:	4770      	bxeq	lr
20008872:	b530      	push	{r4, r5, lr}
20008874:	f44f 6480 	mov.w	r4, #1024	; 0x400
20008878:	f104 0432 	add.w	r4, r4, #50	; 0x32
2000887c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
20008880:	bf48      	it	mi
20008882:	4240      	negmi	r0, r0
20008884:	f04f 0100 	mov.w	r1, #0
20008888:	e73e      	b.n	20008708 <__adddf3+0x138>
2000888a:	bf00      	nop

2000888c <__aeabi_f2d>:
2000888c:	0042      	lsls	r2, r0, #1
2000888e:	ea4f 01e2 	mov.w	r1, r2, asr #3
20008892:	ea4f 0131 	mov.w	r1, r1, rrx
20008896:	ea4f 7002 	mov.w	r0, r2, lsl #28
2000889a:	bf1f      	itttt	ne
2000889c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
200088a0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
200088a4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
200088a8:	4770      	bxne	lr
200088aa:	f092 0f00 	teq	r2, #0
200088ae:	bf14      	ite	ne
200088b0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
200088b4:	4770      	bxeq	lr
200088b6:	b530      	push	{r4, r5, lr}
200088b8:	f44f 7460 	mov.w	r4, #896	; 0x380
200088bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
200088c0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
200088c4:	e720      	b.n	20008708 <__adddf3+0x138>
200088c6:	bf00      	nop

200088c8 <__aeabi_ul2d>:
200088c8:	ea50 0201 	orrs.w	r2, r0, r1
200088cc:	bf08      	it	eq
200088ce:	4770      	bxeq	lr
200088d0:	b530      	push	{r4, r5, lr}
200088d2:	f04f 0500 	mov.w	r5, #0
200088d6:	e00a      	b.n	200088ee <__aeabi_l2d+0x16>

200088d8 <__aeabi_l2d>:
200088d8:	ea50 0201 	orrs.w	r2, r0, r1
200088dc:	bf08      	it	eq
200088de:	4770      	bxeq	lr
200088e0:	b530      	push	{r4, r5, lr}
200088e2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
200088e6:	d502      	bpl.n	200088ee <__aeabi_l2d+0x16>
200088e8:	4240      	negs	r0, r0
200088ea:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
200088ee:	f44f 6480 	mov.w	r4, #1024	; 0x400
200088f2:	f104 0432 	add.w	r4, r4, #50	; 0x32
200088f6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
200088fa:	f43f aedc 	beq.w	200086b6 <__adddf3+0xe6>
200088fe:	f04f 0203 	mov.w	r2, #3
20008902:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
20008906:	bf18      	it	ne
20008908:	3203      	addne	r2, #3
2000890a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
2000890e:	bf18      	it	ne
20008910:	3203      	addne	r2, #3
20008912:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
20008916:	f1c2 0320 	rsb	r3, r2, #32
2000891a:	fa00 fc03 	lsl.w	ip, r0, r3
2000891e:	fa20 f002 	lsr.w	r0, r0, r2
20008922:	fa01 fe03 	lsl.w	lr, r1, r3
20008926:	ea40 000e 	orr.w	r0, r0, lr
2000892a:	fa21 f102 	lsr.w	r1, r1, r2
2000892e:	4414      	add	r4, r2
20008930:	e6c1      	b.n	200086b6 <__adddf3+0xe6>
20008932:	bf00      	nop

20008934 <__aeabi_dmul>:
20008934:	b570      	push	{r4, r5, r6, lr}
20008936:	f04f 0cff 	mov.w	ip, #255	; 0xff
2000893a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
2000893e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
20008942:	bf1d      	ittte	ne
20008944:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
20008948:	ea94 0f0c 	teqne	r4, ip
2000894c:	ea95 0f0c 	teqne	r5, ip
20008950:	f000 f8de 	bleq	20008b10 <__aeabi_dmul+0x1dc>
20008954:	442c      	add	r4, r5
20008956:	ea81 0603 	eor.w	r6, r1, r3
2000895a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
2000895e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
20008962:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
20008966:	bf18      	it	ne
20008968:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
2000896c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20008970:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
20008974:	d038      	beq.n	200089e8 <__aeabi_dmul+0xb4>
20008976:	fba0 ce02 	umull	ip, lr, r0, r2
2000897a:	f04f 0500 	mov.w	r5, #0
2000897e:	fbe1 e502 	umlal	lr, r5, r1, r2
20008982:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
20008986:	fbe0 e503 	umlal	lr, r5, r0, r3
2000898a:	f04f 0600 	mov.w	r6, #0
2000898e:	fbe1 5603 	umlal	r5, r6, r1, r3
20008992:	f09c 0f00 	teq	ip, #0
20008996:	bf18      	it	ne
20008998:	f04e 0e01 	orrne.w	lr, lr, #1
2000899c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
200089a0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
200089a4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
200089a8:	d204      	bcs.n	200089b4 <__aeabi_dmul+0x80>
200089aa:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
200089ae:	416d      	adcs	r5, r5
200089b0:	eb46 0606 	adc.w	r6, r6, r6
200089b4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
200089b8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
200089bc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
200089c0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
200089c4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
200089c8:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
200089cc:	bf88      	it	hi
200089ce:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
200089d2:	d81e      	bhi.n	20008a12 <__aeabi_dmul+0xde>
200089d4:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
200089d8:	bf08      	it	eq
200089da:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
200089de:	f150 0000 	adcs.w	r0, r0, #0
200089e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
200089e6:	bd70      	pop	{r4, r5, r6, pc}
200089e8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
200089ec:	ea46 0101 	orr.w	r1, r6, r1
200089f0:	ea40 0002 	orr.w	r0, r0, r2
200089f4:	ea81 0103 	eor.w	r1, r1, r3
200089f8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
200089fc:	bfc2      	ittt	gt
200089fe:	ebd4 050c 	rsbsgt	r5, r4, ip
20008a02:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
20008a06:	bd70      	popgt	{r4, r5, r6, pc}
20008a08:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20008a0c:	f04f 0e00 	mov.w	lr, #0
20008a10:	3c01      	subs	r4, #1
20008a12:	f300 80ab 	bgt.w	20008b6c <__aeabi_dmul+0x238>
20008a16:	f114 0f36 	cmn.w	r4, #54	; 0x36
20008a1a:	bfde      	ittt	le
20008a1c:	2000      	movle	r0, #0
20008a1e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
20008a22:	bd70      	pople	{r4, r5, r6, pc}
20008a24:	f1c4 0400 	rsb	r4, r4, #0
20008a28:	3c20      	subs	r4, #32
20008a2a:	da35      	bge.n	20008a98 <__aeabi_dmul+0x164>
20008a2c:	340c      	adds	r4, #12
20008a2e:	dc1b      	bgt.n	20008a68 <__aeabi_dmul+0x134>
20008a30:	f104 0414 	add.w	r4, r4, #20
20008a34:	f1c4 0520 	rsb	r5, r4, #32
20008a38:	fa00 f305 	lsl.w	r3, r0, r5
20008a3c:	fa20 f004 	lsr.w	r0, r0, r4
20008a40:	fa01 f205 	lsl.w	r2, r1, r5
20008a44:	ea40 0002 	orr.w	r0, r0, r2
20008a48:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
20008a4c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20008a50:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
20008a54:	fa21 f604 	lsr.w	r6, r1, r4
20008a58:	eb42 0106 	adc.w	r1, r2, r6
20008a5c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20008a60:	bf08      	it	eq
20008a62:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
20008a66:	bd70      	pop	{r4, r5, r6, pc}
20008a68:	f1c4 040c 	rsb	r4, r4, #12
20008a6c:	f1c4 0520 	rsb	r5, r4, #32
20008a70:	fa00 f304 	lsl.w	r3, r0, r4
20008a74:	fa20 f005 	lsr.w	r0, r0, r5
20008a78:	fa01 f204 	lsl.w	r2, r1, r4
20008a7c:	ea40 0002 	orr.w	r0, r0, r2
20008a80:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20008a84:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
20008a88:	f141 0100 	adc.w	r1, r1, #0
20008a8c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20008a90:	bf08      	it	eq
20008a92:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
20008a96:	bd70      	pop	{r4, r5, r6, pc}
20008a98:	f1c4 0520 	rsb	r5, r4, #32
20008a9c:	fa00 f205 	lsl.w	r2, r0, r5
20008aa0:	ea4e 0e02 	orr.w	lr, lr, r2
20008aa4:	fa20 f304 	lsr.w	r3, r0, r4
20008aa8:	fa01 f205 	lsl.w	r2, r1, r5
20008aac:	ea43 0302 	orr.w	r3, r3, r2
20008ab0:	fa21 f004 	lsr.w	r0, r1, r4
20008ab4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20008ab8:	fa21 f204 	lsr.w	r2, r1, r4
20008abc:	ea20 0002 	bic.w	r0, r0, r2
20008ac0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
20008ac4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20008ac8:	bf08      	it	eq
20008aca:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
20008ace:	bd70      	pop	{r4, r5, r6, pc}
20008ad0:	f094 0f00 	teq	r4, #0
20008ad4:	d10f      	bne.n	20008af6 <__aeabi_dmul+0x1c2>
20008ad6:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
20008ada:	0040      	lsls	r0, r0, #1
20008adc:	eb41 0101 	adc.w	r1, r1, r1
20008ae0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20008ae4:	bf08      	it	eq
20008ae6:	3c01      	subeq	r4, #1
20008ae8:	d0f7      	beq.n	20008ada <__aeabi_dmul+0x1a6>
20008aea:	ea41 0106 	orr.w	r1, r1, r6
20008aee:	f095 0f00 	teq	r5, #0
20008af2:	bf18      	it	ne
20008af4:	4770      	bxne	lr
20008af6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
20008afa:	0052      	lsls	r2, r2, #1
20008afc:	eb43 0303 	adc.w	r3, r3, r3
20008b00:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
20008b04:	bf08      	it	eq
20008b06:	3d01      	subeq	r5, #1
20008b08:	d0f7      	beq.n	20008afa <__aeabi_dmul+0x1c6>
20008b0a:	ea43 0306 	orr.w	r3, r3, r6
20008b0e:	4770      	bx	lr
20008b10:	ea94 0f0c 	teq	r4, ip
20008b14:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
20008b18:	bf18      	it	ne
20008b1a:	ea95 0f0c 	teqne	r5, ip
20008b1e:	d00c      	beq.n	20008b3a <__aeabi_dmul+0x206>
20008b20:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
20008b24:	bf18      	it	ne
20008b26:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
20008b2a:	d1d1      	bne.n	20008ad0 <__aeabi_dmul+0x19c>
20008b2c:	ea81 0103 	eor.w	r1, r1, r3
20008b30:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20008b34:	f04f 0000 	mov.w	r0, #0
20008b38:	bd70      	pop	{r4, r5, r6, pc}
20008b3a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
20008b3e:	bf06      	itte	eq
20008b40:	4610      	moveq	r0, r2
20008b42:	4619      	moveq	r1, r3
20008b44:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
20008b48:	d019      	beq.n	20008b7e <__aeabi_dmul+0x24a>
20008b4a:	ea94 0f0c 	teq	r4, ip
20008b4e:	d102      	bne.n	20008b56 <__aeabi_dmul+0x222>
20008b50:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
20008b54:	d113      	bne.n	20008b7e <__aeabi_dmul+0x24a>
20008b56:	ea95 0f0c 	teq	r5, ip
20008b5a:	d105      	bne.n	20008b68 <__aeabi_dmul+0x234>
20008b5c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
20008b60:	bf1c      	itt	ne
20008b62:	4610      	movne	r0, r2
20008b64:	4619      	movne	r1, r3
20008b66:	d10a      	bne.n	20008b7e <__aeabi_dmul+0x24a>
20008b68:	ea81 0103 	eor.w	r1, r1, r3
20008b6c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20008b70:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
20008b74:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
20008b78:	f04f 0000 	mov.w	r0, #0
20008b7c:	bd70      	pop	{r4, r5, r6, pc}
20008b7e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
20008b82:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
20008b86:	bd70      	pop	{r4, r5, r6, pc}

20008b88 <__aeabi_ddiv>:
20008b88:	b570      	push	{r4, r5, r6, lr}
20008b8a:	f04f 0cff 	mov.w	ip, #255	; 0xff
20008b8e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
20008b92:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
20008b96:	bf1d      	ittte	ne
20008b98:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
20008b9c:	ea94 0f0c 	teqne	r4, ip
20008ba0:	ea95 0f0c 	teqne	r5, ip
20008ba4:	f000 f8a7 	bleq	20008cf6 <__aeabi_ddiv+0x16e>
20008ba8:	eba4 0405 	sub.w	r4, r4, r5
20008bac:	ea81 0e03 	eor.w	lr, r1, r3
20008bb0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
20008bb4:	ea4f 3101 	mov.w	r1, r1, lsl #12
20008bb8:	f000 8088 	beq.w	20008ccc <__aeabi_ddiv+0x144>
20008bbc:	ea4f 3303 	mov.w	r3, r3, lsl #12
20008bc0:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
20008bc4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
20008bc8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
20008bcc:	ea4f 2202 	mov.w	r2, r2, lsl #8
20008bd0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
20008bd4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
20008bd8:	ea4f 2600 	mov.w	r6, r0, lsl #8
20008bdc:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
20008be0:	429d      	cmp	r5, r3
20008be2:	bf08      	it	eq
20008be4:	4296      	cmpeq	r6, r2
20008be6:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
20008bea:	f504 7440 	add.w	r4, r4, #768	; 0x300
20008bee:	d202      	bcs.n	20008bf6 <__aeabi_ddiv+0x6e>
20008bf0:	085b      	lsrs	r3, r3, #1
20008bf2:	ea4f 0232 	mov.w	r2, r2, rrx
20008bf6:	1ab6      	subs	r6, r6, r2
20008bf8:	eb65 0503 	sbc.w	r5, r5, r3
20008bfc:	085b      	lsrs	r3, r3, #1
20008bfe:	ea4f 0232 	mov.w	r2, r2, rrx
20008c02:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
20008c06:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
20008c0a:	ebb6 0e02 	subs.w	lr, r6, r2
20008c0e:	eb75 0e03 	sbcs.w	lr, r5, r3
20008c12:	bf22      	ittt	cs
20008c14:	1ab6      	subcs	r6, r6, r2
20008c16:	4675      	movcs	r5, lr
20008c18:	ea40 000c 	orrcs.w	r0, r0, ip
20008c1c:	085b      	lsrs	r3, r3, #1
20008c1e:	ea4f 0232 	mov.w	r2, r2, rrx
20008c22:	ebb6 0e02 	subs.w	lr, r6, r2
20008c26:	eb75 0e03 	sbcs.w	lr, r5, r3
20008c2a:	bf22      	ittt	cs
20008c2c:	1ab6      	subcs	r6, r6, r2
20008c2e:	4675      	movcs	r5, lr
20008c30:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
20008c34:	085b      	lsrs	r3, r3, #1
20008c36:	ea4f 0232 	mov.w	r2, r2, rrx
20008c3a:	ebb6 0e02 	subs.w	lr, r6, r2
20008c3e:	eb75 0e03 	sbcs.w	lr, r5, r3
20008c42:	bf22      	ittt	cs
20008c44:	1ab6      	subcs	r6, r6, r2
20008c46:	4675      	movcs	r5, lr
20008c48:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
20008c4c:	085b      	lsrs	r3, r3, #1
20008c4e:	ea4f 0232 	mov.w	r2, r2, rrx
20008c52:	ebb6 0e02 	subs.w	lr, r6, r2
20008c56:	eb75 0e03 	sbcs.w	lr, r5, r3
20008c5a:	bf22      	ittt	cs
20008c5c:	1ab6      	subcs	r6, r6, r2
20008c5e:	4675      	movcs	r5, lr
20008c60:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
20008c64:	ea55 0e06 	orrs.w	lr, r5, r6
20008c68:	d018      	beq.n	20008c9c <__aeabi_ddiv+0x114>
20008c6a:	ea4f 1505 	mov.w	r5, r5, lsl #4
20008c6e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
20008c72:	ea4f 1606 	mov.w	r6, r6, lsl #4
20008c76:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20008c7a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
20008c7e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20008c82:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
20008c86:	d1c0      	bne.n	20008c0a <__aeabi_ddiv+0x82>
20008c88:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20008c8c:	d10b      	bne.n	20008ca6 <__aeabi_ddiv+0x11e>
20008c8e:	ea41 0100 	orr.w	r1, r1, r0
20008c92:	f04f 0000 	mov.w	r0, #0
20008c96:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
20008c9a:	e7b6      	b.n	20008c0a <__aeabi_ddiv+0x82>
20008c9c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20008ca0:	bf04      	itt	eq
20008ca2:	4301      	orreq	r1, r0
20008ca4:	2000      	moveq	r0, #0
20008ca6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
20008caa:	bf88      	it	hi
20008cac:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
20008cb0:	f63f aeaf 	bhi.w	20008a12 <__aeabi_dmul+0xde>
20008cb4:	ebb5 0c03 	subs.w	ip, r5, r3
20008cb8:	bf04      	itt	eq
20008cba:	ebb6 0c02 	subseq.w	ip, r6, r2
20008cbe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
20008cc2:	f150 0000 	adcs.w	r0, r0, #0
20008cc6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20008cca:	bd70      	pop	{r4, r5, r6, pc}
20008ccc:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
20008cd0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
20008cd4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
20008cd8:	bfc2      	ittt	gt
20008cda:	ebd4 050c 	rsbsgt	r5, r4, ip
20008cde:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
20008ce2:	bd70      	popgt	{r4, r5, r6, pc}
20008ce4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20008ce8:	f04f 0e00 	mov.w	lr, #0
20008cec:	3c01      	subs	r4, #1
20008cee:	e690      	b.n	20008a12 <__aeabi_dmul+0xde>
20008cf0:	ea45 0e06 	orr.w	lr, r5, r6
20008cf4:	e68d      	b.n	20008a12 <__aeabi_dmul+0xde>
20008cf6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
20008cfa:	ea94 0f0c 	teq	r4, ip
20008cfe:	bf08      	it	eq
20008d00:	ea95 0f0c 	teqeq	r5, ip
20008d04:	f43f af3b 	beq.w	20008b7e <__aeabi_dmul+0x24a>
20008d08:	ea94 0f0c 	teq	r4, ip
20008d0c:	d10a      	bne.n	20008d24 <__aeabi_ddiv+0x19c>
20008d0e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
20008d12:	f47f af34 	bne.w	20008b7e <__aeabi_dmul+0x24a>
20008d16:	ea95 0f0c 	teq	r5, ip
20008d1a:	f47f af25 	bne.w	20008b68 <__aeabi_dmul+0x234>
20008d1e:	4610      	mov	r0, r2
20008d20:	4619      	mov	r1, r3
20008d22:	e72c      	b.n	20008b7e <__aeabi_dmul+0x24a>
20008d24:	ea95 0f0c 	teq	r5, ip
20008d28:	d106      	bne.n	20008d38 <__aeabi_ddiv+0x1b0>
20008d2a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
20008d2e:	f43f aefd 	beq.w	20008b2c <__aeabi_dmul+0x1f8>
20008d32:	4610      	mov	r0, r2
20008d34:	4619      	mov	r1, r3
20008d36:	e722      	b.n	20008b7e <__aeabi_dmul+0x24a>
20008d38:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
20008d3c:	bf18      	it	ne
20008d3e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
20008d42:	f47f aec5 	bne.w	20008ad0 <__aeabi_dmul+0x19c>
20008d46:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
20008d4a:	f47f af0d 	bne.w	20008b68 <__aeabi_dmul+0x234>
20008d4e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
20008d52:	f47f aeeb 	bne.w	20008b2c <__aeabi_dmul+0x1f8>
20008d56:	e712      	b.n	20008b7e <__aeabi_dmul+0x24a>

20008d58 <__gedf2>:
20008d58:	f04f 3cff 	mov.w	ip, #4294967295
20008d5c:	e006      	b.n	20008d6c <__cmpdf2+0x4>
20008d5e:	bf00      	nop

20008d60 <__ledf2>:
20008d60:	f04f 0c01 	mov.w	ip, #1
20008d64:	e002      	b.n	20008d6c <__cmpdf2+0x4>
20008d66:	bf00      	nop

20008d68 <__cmpdf2>:
20008d68:	f04f 0c01 	mov.w	ip, #1
20008d6c:	f84d cd04 	str.w	ip, [sp, #-4]!
20008d70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
20008d74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20008d78:	ea4f 0c43 	mov.w	ip, r3, lsl #1
20008d7c:	bf18      	it	ne
20008d7e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
20008d82:	d01b      	beq.n	20008dbc <__cmpdf2+0x54>
20008d84:	b001      	add	sp, #4
20008d86:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
20008d8a:	bf0c      	ite	eq
20008d8c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
20008d90:	ea91 0f03 	teqne	r1, r3
20008d94:	bf02      	ittt	eq
20008d96:	ea90 0f02 	teqeq	r0, r2
20008d9a:	2000      	moveq	r0, #0
20008d9c:	4770      	bxeq	lr
20008d9e:	f110 0f00 	cmn.w	r0, #0
20008da2:	ea91 0f03 	teq	r1, r3
20008da6:	bf58      	it	pl
20008da8:	4299      	cmppl	r1, r3
20008daa:	bf08      	it	eq
20008dac:	4290      	cmpeq	r0, r2
20008dae:	bf2c      	ite	cs
20008db0:	17d8      	asrcs	r0, r3, #31
20008db2:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
20008db6:	f040 0001 	orr.w	r0, r0, #1
20008dba:	4770      	bx	lr
20008dbc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
20008dc0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20008dc4:	d102      	bne.n	20008dcc <__cmpdf2+0x64>
20008dc6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
20008dca:	d107      	bne.n	20008ddc <__cmpdf2+0x74>
20008dcc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
20008dd0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20008dd4:	d1d6      	bne.n	20008d84 <__cmpdf2+0x1c>
20008dd6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
20008dda:	d0d3      	beq.n	20008d84 <__cmpdf2+0x1c>
20008ddc:	f85d 0b04 	ldr.w	r0, [sp], #4
20008de0:	4770      	bx	lr
20008de2:	bf00      	nop

20008de4 <__aeabi_cdrcmple>:
20008de4:	4684      	mov	ip, r0
20008de6:	4610      	mov	r0, r2
20008de8:	4662      	mov	r2, ip
20008dea:	468c      	mov	ip, r1
20008dec:	4619      	mov	r1, r3
20008dee:	4663      	mov	r3, ip
20008df0:	e000      	b.n	20008df4 <__aeabi_cdcmpeq>
20008df2:	bf00      	nop

20008df4 <__aeabi_cdcmpeq>:
20008df4:	b501      	push	{r0, lr}
20008df6:	f7ff ffb7 	bl	20008d68 <__cmpdf2>
20008dfa:	2800      	cmp	r0, #0
20008dfc:	bf48      	it	mi
20008dfe:	f110 0f00 	cmnmi.w	r0, #0
20008e02:	bd01      	pop	{r0, pc}

20008e04 <__aeabi_dcmpeq>:
20008e04:	f84d ed08 	str.w	lr, [sp, #-8]!
20008e08:	f7ff fff4 	bl	20008df4 <__aeabi_cdcmpeq>
20008e0c:	bf0c      	ite	eq
20008e0e:	2001      	moveq	r0, #1
20008e10:	2000      	movne	r0, #0
20008e12:	f85d fb08 	ldr.w	pc, [sp], #8
20008e16:	bf00      	nop

20008e18 <__aeabi_dcmplt>:
20008e18:	f84d ed08 	str.w	lr, [sp, #-8]!
20008e1c:	f7ff ffea 	bl	20008df4 <__aeabi_cdcmpeq>
20008e20:	bf34      	ite	cc
20008e22:	2001      	movcc	r0, #1
20008e24:	2000      	movcs	r0, #0
20008e26:	f85d fb08 	ldr.w	pc, [sp], #8
20008e2a:	bf00      	nop

20008e2c <__aeabi_dcmple>:
20008e2c:	f84d ed08 	str.w	lr, [sp, #-8]!
20008e30:	f7ff ffe0 	bl	20008df4 <__aeabi_cdcmpeq>
20008e34:	bf94      	ite	ls
20008e36:	2001      	movls	r0, #1
20008e38:	2000      	movhi	r0, #0
20008e3a:	f85d fb08 	ldr.w	pc, [sp], #8
20008e3e:	bf00      	nop

20008e40 <__aeabi_dcmpge>:
20008e40:	f84d ed08 	str.w	lr, [sp, #-8]!
20008e44:	f7ff ffce 	bl	20008de4 <__aeabi_cdrcmple>
20008e48:	bf94      	ite	ls
20008e4a:	2001      	movls	r0, #1
20008e4c:	2000      	movhi	r0, #0
20008e4e:	f85d fb08 	ldr.w	pc, [sp], #8
20008e52:	bf00      	nop

20008e54 <__aeabi_dcmpgt>:
20008e54:	f84d ed08 	str.w	lr, [sp, #-8]!
20008e58:	f7ff ffc4 	bl	20008de4 <__aeabi_cdrcmple>
20008e5c:	bf34      	ite	cc
20008e5e:	2001      	movcc	r0, #1
20008e60:	2000      	movcs	r0, #0
20008e62:	f85d fb08 	ldr.w	pc, [sp], #8
20008e66:	bf00      	nop

20008e68 <__aeabi_d2iz>:
20008e68:	ea4f 0241 	mov.w	r2, r1, lsl #1
20008e6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
20008e70:	d215      	bcs.n	20008e9e <__aeabi_d2iz+0x36>
20008e72:	d511      	bpl.n	20008e98 <__aeabi_d2iz+0x30>
20008e74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
20008e78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
20008e7c:	d912      	bls.n	20008ea4 <__aeabi_d2iz+0x3c>
20008e7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
20008e82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
20008e86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
20008e8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
20008e8e:	fa23 f002 	lsr.w	r0, r3, r2
20008e92:	bf18      	it	ne
20008e94:	4240      	negne	r0, r0
20008e96:	4770      	bx	lr
20008e98:	f04f 0000 	mov.w	r0, #0
20008e9c:	4770      	bx	lr
20008e9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
20008ea2:	d105      	bne.n	20008eb0 <__aeabi_d2iz+0x48>
20008ea4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
20008ea8:	bf08      	it	eq
20008eaa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
20008eae:	4770      	bx	lr
20008eb0:	f04f 0000 	mov.w	r0, #0
20008eb4:	4770      	bx	lr
20008eb6:	bf00      	nop

20008eb8 <__aeabi_uldivmod>:
20008eb8:	b94b      	cbnz	r3, 20008ece <__aeabi_uldivmod+0x16>
20008eba:	b942      	cbnz	r2, 20008ece <__aeabi_uldivmod+0x16>
20008ebc:	2900      	cmp	r1, #0
20008ebe:	bf08      	it	eq
20008ec0:	2800      	cmpeq	r0, #0
20008ec2:	d002      	beq.n	20008eca <__aeabi_uldivmod+0x12>
20008ec4:	f04f 31ff 	mov.w	r1, #4294967295
20008ec8:	4608      	mov	r0, r1
20008eca:	f7ff bb79 	b.w	200085c0 <__aeabi_idiv0>
20008ece:	b082      	sub	sp, #8
20008ed0:	46ec      	mov	ip, sp
20008ed2:	e92d 5000 	stmdb	sp!, {ip, lr}
20008ed6:	f000 f805 	bl	20008ee4 <__gnu_uldivmod_helper>
20008eda:	f8dd e004 	ldr.w	lr, [sp, #4]
20008ede:	b002      	add	sp, #8
20008ee0:	bc0c      	pop	{r2, r3}
20008ee2:	4770      	bx	lr

20008ee4 <__gnu_uldivmod_helper>:
20008ee4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20008ee6:	4614      	mov	r4, r2
20008ee8:	461d      	mov	r5, r3
20008eea:	4606      	mov	r6, r0
20008eec:	460f      	mov	r7, r1
20008eee:	f000 f9d7 	bl	200092a0 <__udivdi3>
20008ef2:	fb00 f505 	mul.w	r5, r0, r5
20008ef6:	fba0 2304 	umull	r2, r3, r0, r4
20008efa:	fb04 5401 	mla	r4, r4, r1, r5
20008efe:	18e3      	adds	r3, r4, r3
20008f00:	1ab6      	subs	r6, r6, r2
20008f02:	eb67 0703 	sbc.w	r7, r7, r3
20008f06:	9b06      	ldr	r3, [sp, #24]
20008f08:	e9c3 6700 	strd	r6, r7, [r3]
20008f0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20008f0e:	bf00      	nop

20008f10 <__gnu_ldivmod_helper>:
20008f10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20008f12:	4614      	mov	r4, r2
20008f14:	461d      	mov	r5, r3
20008f16:	4606      	mov	r6, r0
20008f18:	460f      	mov	r7, r1
20008f1a:	f000 f80f 	bl	20008f3c <__divdi3>
20008f1e:	fb00 f505 	mul.w	r5, r0, r5
20008f22:	fba0 2304 	umull	r2, r3, r0, r4
20008f26:	fb04 5401 	mla	r4, r4, r1, r5
20008f2a:	18e3      	adds	r3, r4, r3
20008f2c:	1ab6      	subs	r6, r6, r2
20008f2e:	eb67 0703 	sbc.w	r7, r7, r3
20008f32:	9b06      	ldr	r3, [sp, #24]
20008f34:	e9c3 6700 	strd	r6, r7, [r3]
20008f38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20008f3a:	bf00      	nop

20008f3c <__divdi3>:
20008f3c:	2900      	cmp	r1, #0
20008f3e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20008f42:	b085      	sub	sp, #20
20008f44:	f2c0 80c8 	blt.w	200090d8 <__divdi3+0x19c>
20008f48:	2600      	movs	r6, #0
20008f4a:	2b00      	cmp	r3, #0
20008f4c:	f2c0 80bf 	blt.w	200090ce <__divdi3+0x192>
20008f50:	4689      	mov	r9, r1
20008f52:	4614      	mov	r4, r2
20008f54:	4605      	mov	r5, r0
20008f56:	469b      	mov	fp, r3
20008f58:	2b00      	cmp	r3, #0
20008f5a:	d14a      	bne.n	20008ff2 <__divdi3+0xb6>
20008f5c:	428a      	cmp	r2, r1
20008f5e:	d957      	bls.n	20009010 <__divdi3+0xd4>
20008f60:	fab2 f382 	clz	r3, r2
20008f64:	b153      	cbz	r3, 20008f7c <__divdi3+0x40>
20008f66:	f1c3 0020 	rsb	r0, r3, #32
20008f6a:	fa01 f903 	lsl.w	r9, r1, r3
20008f6e:	fa25 f800 	lsr.w	r8, r5, r0
20008f72:	fa12 f403 	lsls.w	r4, r2, r3
20008f76:	409d      	lsls	r5, r3
20008f78:	ea48 0909 	orr.w	r9, r8, r9
20008f7c:	0c27      	lsrs	r7, r4, #16
20008f7e:	4648      	mov	r0, r9
20008f80:	4639      	mov	r1, r7
20008f82:	fa1f fb84 	uxth.w	fp, r4
20008f86:	f7ff f9df 	bl	20008348 <__aeabi_uidiv>
20008f8a:	4639      	mov	r1, r7
20008f8c:	4682      	mov	sl, r0
20008f8e:	4648      	mov	r0, r9
20008f90:	f7ff fb08 	bl	200085a4 <__aeabi_uidivmod>
20008f94:	0c2a      	lsrs	r2, r5, #16
20008f96:	fb0b f30a 	mul.w	r3, fp, sl
20008f9a:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
20008f9e:	454b      	cmp	r3, r9
20008fa0:	d909      	bls.n	20008fb6 <__divdi3+0x7a>
20008fa2:	eb19 0904 	adds.w	r9, r9, r4
20008fa6:	f10a 3aff 	add.w	sl, sl, #4294967295
20008faa:	d204      	bcs.n	20008fb6 <__divdi3+0x7a>
20008fac:	454b      	cmp	r3, r9
20008fae:	bf84      	itt	hi
20008fb0:	f10a 3aff 	addhi.w	sl, sl, #4294967295
20008fb4:	44a1      	addhi	r9, r4
20008fb6:	ebc3 0909 	rsb	r9, r3, r9
20008fba:	4639      	mov	r1, r7
20008fbc:	4648      	mov	r0, r9
20008fbe:	b2ad      	uxth	r5, r5
20008fc0:	f7ff f9c2 	bl	20008348 <__aeabi_uidiv>
20008fc4:	4639      	mov	r1, r7
20008fc6:	4680      	mov	r8, r0
20008fc8:	4648      	mov	r0, r9
20008fca:	f7ff faeb 	bl	200085a4 <__aeabi_uidivmod>
20008fce:	fb0b fb08 	mul.w	fp, fp, r8
20008fd2:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
20008fd6:	45ab      	cmp	fp, r5
20008fd8:	d907      	bls.n	20008fea <__divdi3+0xae>
20008fda:	192d      	adds	r5, r5, r4
20008fdc:	f108 38ff 	add.w	r8, r8, #4294967295
20008fe0:	d203      	bcs.n	20008fea <__divdi3+0xae>
20008fe2:	45ab      	cmp	fp, r5
20008fe4:	bf88      	it	hi
20008fe6:	f108 38ff 	addhi.w	r8, r8, #4294967295
20008fea:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
20008fee:	2700      	movs	r7, #0
20008ff0:	e003      	b.n	20008ffa <__divdi3+0xbe>
20008ff2:	428b      	cmp	r3, r1
20008ff4:	d957      	bls.n	200090a6 <__divdi3+0x16a>
20008ff6:	2700      	movs	r7, #0
20008ff8:	46b8      	mov	r8, r7
20008ffa:	4642      	mov	r2, r8
20008ffc:	463b      	mov	r3, r7
20008ffe:	b116      	cbz	r6, 20009006 <__divdi3+0xca>
20009000:	4252      	negs	r2, r2
20009002:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
20009006:	4619      	mov	r1, r3
20009008:	4610      	mov	r0, r2
2000900a:	b005      	add	sp, #20
2000900c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20009010:	b922      	cbnz	r2, 2000901c <__divdi3+0xe0>
20009012:	4611      	mov	r1, r2
20009014:	2001      	movs	r0, #1
20009016:	f7ff f997 	bl	20008348 <__aeabi_uidiv>
2000901a:	4604      	mov	r4, r0
2000901c:	fab4 f884 	clz	r8, r4
20009020:	f1b8 0f00 	cmp.w	r8, #0
20009024:	d15e      	bne.n	200090e4 <__divdi3+0x1a8>
20009026:	ebc4 0809 	rsb	r8, r4, r9
2000902a:	0c27      	lsrs	r7, r4, #16
2000902c:	fa1f f984 	uxth.w	r9, r4
20009030:	2101      	movs	r1, #1
20009032:	9102      	str	r1, [sp, #8]
20009034:	4639      	mov	r1, r7
20009036:	4640      	mov	r0, r8
20009038:	f7ff f986 	bl	20008348 <__aeabi_uidiv>
2000903c:	4639      	mov	r1, r7
2000903e:	4682      	mov	sl, r0
20009040:	4640      	mov	r0, r8
20009042:	f7ff faaf 	bl	200085a4 <__aeabi_uidivmod>
20009046:	ea4f 4815 	mov.w	r8, r5, lsr #16
2000904a:	fb09 f30a 	mul.w	r3, r9, sl
2000904e:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
20009052:	455b      	cmp	r3, fp
20009054:	d909      	bls.n	2000906a <__divdi3+0x12e>
20009056:	eb1b 0b04 	adds.w	fp, fp, r4
2000905a:	f10a 3aff 	add.w	sl, sl, #4294967295
2000905e:	d204      	bcs.n	2000906a <__divdi3+0x12e>
20009060:	455b      	cmp	r3, fp
20009062:	bf84      	itt	hi
20009064:	f10a 3aff 	addhi.w	sl, sl, #4294967295
20009068:	44a3      	addhi	fp, r4
2000906a:	ebc3 0b0b 	rsb	fp, r3, fp
2000906e:	4639      	mov	r1, r7
20009070:	4658      	mov	r0, fp
20009072:	b2ad      	uxth	r5, r5
20009074:	f7ff f968 	bl	20008348 <__aeabi_uidiv>
20009078:	4639      	mov	r1, r7
2000907a:	4680      	mov	r8, r0
2000907c:	4658      	mov	r0, fp
2000907e:	f7ff fa91 	bl	200085a4 <__aeabi_uidivmod>
20009082:	fb09 f908 	mul.w	r9, r9, r8
20009086:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
2000908a:	45a9      	cmp	r9, r5
2000908c:	d907      	bls.n	2000909e <__divdi3+0x162>
2000908e:	192d      	adds	r5, r5, r4
20009090:	f108 38ff 	add.w	r8, r8, #4294967295
20009094:	d203      	bcs.n	2000909e <__divdi3+0x162>
20009096:	45a9      	cmp	r9, r5
20009098:	bf88      	it	hi
2000909a:	f108 38ff 	addhi.w	r8, r8, #4294967295
2000909e:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
200090a2:	9f02      	ldr	r7, [sp, #8]
200090a4:	e7a9      	b.n	20008ffa <__divdi3+0xbe>
200090a6:	fab3 f783 	clz	r7, r3
200090aa:	2f00      	cmp	r7, #0
200090ac:	d168      	bne.n	20009180 <__divdi3+0x244>
200090ae:	428b      	cmp	r3, r1
200090b0:	bf2c      	ite	cs
200090b2:	f04f 0900 	movcs.w	r9, #0
200090b6:	f04f 0901 	movcc.w	r9, #1
200090ba:	4282      	cmp	r2, r0
200090bc:	bf8c      	ite	hi
200090be:	464c      	movhi	r4, r9
200090c0:	f049 0401 	orrls.w	r4, r9, #1
200090c4:	2c00      	cmp	r4, #0
200090c6:	d096      	beq.n	20008ff6 <__divdi3+0xba>
200090c8:	f04f 0801 	mov.w	r8, #1
200090cc:	e795      	b.n	20008ffa <__divdi3+0xbe>
200090ce:	4252      	negs	r2, r2
200090d0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
200090d4:	43f6      	mvns	r6, r6
200090d6:	e73b      	b.n	20008f50 <__divdi3+0x14>
200090d8:	4240      	negs	r0, r0
200090da:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
200090de:	f04f 36ff 	mov.w	r6, #4294967295
200090e2:	e732      	b.n	20008f4a <__divdi3+0xe>
200090e4:	fa04 f408 	lsl.w	r4, r4, r8
200090e8:	f1c8 0720 	rsb	r7, r8, #32
200090ec:	fa35 f307 	lsrs.w	r3, r5, r7
200090f0:	fa29 fa07 	lsr.w	sl, r9, r7
200090f4:	0c27      	lsrs	r7, r4, #16
200090f6:	fa09 fb08 	lsl.w	fp, r9, r8
200090fa:	4639      	mov	r1, r7
200090fc:	4650      	mov	r0, sl
200090fe:	ea43 020b 	orr.w	r2, r3, fp
20009102:	9202      	str	r2, [sp, #8]
20009104:	f7ff f920 	bl	20008348 <__aeabi_uidiv>
20009108:	4639      	mov	r1, r7
2000910a:	fa1f f984 	uxth.w	r9, r4
2000910e:	4683      	mov	fp, r0
20009110:	4650      	mov	r0, sl
20009112:	f7ff fa47 	bl	200085a4 <__aeabi_uidivmod>
20009116:	9802      	ldr	r0, [sp, #8]
20009118:	fb09 f20b 	mul.w	r2, r9, fp
2000911c:	0c03      	lsrs	r3, r0, #16
2000911e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
20009122:	429a      	cmp	r2, r3
20009124:	d904      	bls.n	20009130 <__divdi3+0x1f4>
20009126:	191b      	adds	r3, r3, r4
20009128:	f10b 3bff 	add.w	fp, fp, #4294967295
2000912c:	f0c0 80b1 	bcc.w	20009292 <__divdi3+0x356>
20009130:	1a9b      	subs	r3, r3, r2
20009132:	4639      	mov	r1, r7
20009134:	4618      	mov	r0, r3
20009136:	9301      	str	r3, [sp, #4]
20009138:	f7ff f906 	bl	20008348 <__aeabi_uidiv>
2000913c:	9901      	ldr	r1, [sp, #4]
2000913e:	4682      	mov	sl, r0
20009140:	4608      	mov	r0, r1
20009142:	4639      	mov	r1, r7
20009144:	f7ff fa2e 	bl	200085a4 <__aeabi_uidivmod>
20009148:	f8dd c008 	ldr.w	ip, [sp, #8]
2000914c:	fb09 f30a 	mul.w	r3, r9, sl
20009150:	fa1f f08c 	uxth.w	r0, ip
20009154:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
20009158:	4293      	cmp	r3, r2
2000915a:	d908      	bls.n	2000916e <__divdi3+0x232>
2000915c:	1912      	adds	r2, r2, r4
2000915e:	f10a 3aff 	add.w	sl, sl, #4294967295
20009162:	d204      	bcs.n	2000916e <__divdi3+0x232>
20009164:	4293      	cmp	r3, r2
20009166:	bf84      	itt	hi
20009168:	f10a 3aff 	addhi.w	sl, sl, #4294967295
2000916c:	1912      	addhi	r2, r2, r4
2000916e:	fa05 f508 	lsl.w	r5, r5, r8
20009172:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
20009176:	ebc3 0802 	rsb	r8, r3, r2
2000917a:	f8cd e008 	str.w	lr, [sp, #8]
2000917e:	e759      	b.n	20009034 <__divdi3+0xf8>
20009180:	f1c7 0020 	rsb	r0, r7, #32
20009184:	fa03 fa07 	lsl.w	sl, r3, r7
20009188:	40c2      	lsrs	r2, r0
2000918a:	fa35 f300 	lsrs.w	r3, r5, r0
2000918e:	ea42 0b0a 	orr.w	fp, r2, sl
20009192:	fa21 f800 	lsr.w	r8, r1, r0
20009196:	fa01 f907 	lsl.w	r9, r1, r7
2000919a:	4640      	mov	r0, r8
2000919c:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
200091a0:	ea43 0109 	orr.w	r1, r3, r9
200091a4:	9102      	str	r1, [sp, #8]
200091a6:	4651      	mov	r1, sl
200091a8:	fa1f f28b 	uxth.w	r2, fp
200091ac:	9203      	str	r2, [sp, #12]
200091ae:	f7ff f8cb 	bl	20008348 <__aeabi_uidiv>
200091b2:	4651      	mov	r1, sl
200091b4:	4681      	mov	r9, r0
200091b6:	4640      	mov	r0, r8
200091b8:	f7ff f9f4 	bl	200085a4 <__aeabi_uidivmod>
200091bc:	9b03      	ldr	r3, [sp, #12]
200091be:	f8dd c008 	ldr.w	ip, [sp, #8]
200091c2:	fb03 f209 	mul.w	r2, r3, r9
200091c6:	ea4f 401c 	mov.w	r0, ip, lsr #16
200091ca:	fa14 f307 	lsls.w	r3, r4, r7
200091ce:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
200091d2:	42a2      	cmp	r2, r4
200091d4:	d904      	bls.n	200091e0 <__divdi3+0x2a4>
200091d6:	eb14 040b 	adds.w	r4, r4, fp
200091da:	f109 39ff 	add.w	r9, r9, #4294967295
200091de:	d352      	bcc.n	20009286 <__divdi3+0x34a>
200091e0:	1aa4      	subs	r4, r4, r2
200091e2:	4651      	mov	r1, sl
200091e4:	4620      	mov	r0, r4
200091e6:	9301      	str	r3, [sp, #4]
200091e8:	f7ff f8ae 	bl	20008348 <__aeabi_uidiv>
200091ec:	4651      	mov	r1, sl
200091ee:	4680      	mov	r8, r0
200091f0:	4620      	mov	r0, r4
200091f2:	f7ff f9d7 	bl	200085a4 <__aeabi_uidivmod>
200091f6:	9803      	ldr	r0, [sp, #12]
200091f8:	f8dd c008 	ldr.w	ip, [sp, #8]
200091fc:	fb00 f208 	mul.w	r2, r0, r8
20009200:	fa1f f38c 	uxth.w	r3, ip
20009204:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
20009208:	9b01      	ldr	r3, [sp, #4]
2000920a:	4282      	cmp	r2, r0
2000920c:	d904      	bls.n	20009218 <__divdi3+0x2dc>
2000920e:	eb10 000b 	adds.w	r0, r0, fp
20009212:	f108 38ff 	add.w	r8, r8, #4294967295
20009216:	d330      	bcc.n	2000927a <__divdi3+0x33e>
20009218:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
2000921c:	fa1f fc83 	uxth.w	ip, r3
20009220:	0c1b      	lsrs	r3, r3, #16
20009222:	1a80      	subs	r0, r0, r2
20009224:	fa1f fe88 	uxth.w	lr, r8
20009228:	ea4f 4a18 	mov.w	sl, r8, lsr #16
2000922c:	fb0c f90e 	mul.w	r9, ip, lr
20009230:	fb0c fc0a 	mul.w	ip, ip, sl
20009234:	fb03 c10e 	mla	r1, r3, lr, ip
20009238:	fb03 f20a 	mul.w	r2, r3, sl
2000923c:	eb01 4119 	add.w	r1, r1, r9, lsr #16
20009240:	458c      	cmp	ip, r1
20009242:	bf88      	it	hi
20009244:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
20009248:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
2000924c:	4570      	cmp	r0, lr
2000924e:	d310      	bcc.n	20009272 <__divdi3+0x336>
20009250:	fa1f f989 	uxth.w	r9, r9
20009254:	fa05 f707 	lsl.w	r7, r5, r7
20009258:	eb09 4001 	add.w	r0, r9, r1, lsl #16
2000925c:	bf14      	ite	ne
2000925e:	2200      	movne	r2, #0
20009260:	2201      	moveq	r2, #1
20009262:	4287      	cmp	r7, r0
20009264:	bf2c      	ite	cs
20009266:	2700      	movcs	r7, #0
20009268:	f002 0701 	andcc.w	r7, r2, #1
2000926c:	2f00      	cmp	r7, #0
2000926e:	f43f aec4 	beq.w	20008ffa <__divdi3+0xbe>
20009272:	f108 38ff 	add.w	r8, r8, #4294967295
20009276:	2700      	movs	r7, #0
20009278:	e6bf      	b.n	20008ffa <__divdi3+0xbe>
2000927a:	4282      	cmp	r2, r0
2000927c:	bf84      	itt	hi
2000927e:	4458      	addhi	r0, fp
20009280:	f108 38ff 	addhi.w	r8, r8, #4294967295
20009284:	e7c8      	b.n	20009218 <__divdi3+0x2dc>
20009286:	42a2      	cmp	r2, r4
20009288:	bf84      	itt	hi
2000928a:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000928e:	445c      	addhi	r4, fp
20009290:	e7a6      	b.n	200091e0 <__divdi3+0x2a4>
20009292:	429a      	cmp	r2, r3
20009294:	bf84      	itt	hi
20009296:	f10b 3bff 	addhi.w	fp, fp, #4294967295
2000929a:	191b      	addhi	r3, r3, r4
2000929c:	e748      	b.n	20009130 <__divdi3+0x1f4>
2000929e:	bf00      	nop

200092a0 <__udivdi3>:
200092a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200092a4:	460c      	mov	r4, r1
200092a6:	b083      	sub	sp, #12
200092a8:	4680      	mov	r8, r0
200092aa:	4616      	mov	r6, r2
200092ac:	4689      	mov	r9, r1
200092ae:	461f      	mov	r7, r3
200092b0:	4615      	mov	r5, r2
200092b2:	468a      	mov	sl, r1
200092b4:	2b00      	cmp	r3, #0
200092b6:	d14b      	bne.n	20009350 <__udivdi3+0xb0>
200092b8:	428a      	cmp	r2, r1
200092ba:	d95c      	bls.n	20009376 <__udivdi3+0xd6>
200092bc:	fab2 f382 	clz	r3, r2
200092c0:	b15b      	cbz	r3, 200092da <__udivdi3+0x3a>
200092c2:	f1c3 0020 	rsb	r0, r3, #32
200092c6:	fa01 fa03 	lsl.w	sl, r1, r3
200092ca:	fa28 f200 	lsr.w	r2, r8, r0
200092ce:	fa16 f503 	lsls.w	r5, r6, r3
200092d2:	fa08 f803 	lsl.w	r8, r8, r3
200092d6:	ea42 0a0a 	orr.w	sl, r2, sl
200092da:	0c2e      	lsrs	r6, r5, #16
200092dc:	4650      	mov	r0, sl
200092de:	4631      	mov	r1, r6
200092e0:	b2af      	uxth	r7, r5
200092e2:	f7ff f831 	bl	20008348 <__aeabi_uidiv>
200092e6:	4631      	mov	r1, r6
200092e8:	ea4f 4418 	mov.w	r4, r8, lsr #16
200092ec:	4681      	mov	r9, r0
200092ee:	4650      	mov	r0, sl
200092f0:	f7ff f958 	bl	200085a4 <__aeabi_uidivmod>
200092f4:	fb07 f309 	mul.w	r3, r7, r9
200092f8:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
200092fc:	4553      	cmp	r3, sl
200092fe:	d909      	bls.n	20009314 <__udivdi3+0x74>
20009300:	eb1a 0a05 	adds.w	sl, sl, r5
20009304:	f109 39ff 	add.w	r9, r9, #4294967295
20009308:	d204      	bcs.n	20009314 <__udivdi3+0x74>
2000930a:	4553      	cmp	r3, sl
2000930c:	bf84      	itt	hi
2000930e:	f109 39ff 	addhi.w	r9, r9, #4294967295
20009312:	44aa      	addhi	sl, r5
20009314:	ebc3 0a0a 	rsb	sl, r3, sl
20009318:	4631      	mov	r1, r6
2000931a:	4650      	mov	r0, sl
2000931c:	fa1f f888 	uxth.w	r8, r8
20009320:	f7ff f812 	bl	20008348 <__aeabi_uidiv>
20009324:	4631      	mov	r1, r6
20009326:	4604      	mov	r4, r0
20009328:	4650      	mov	r0, sl
2000932a:	f7ff f93b 	bl	200085a4 <__aeabi_uidivmod>
2000932e:	fb07 f704 	mul.w	r7, r7, r4
20009332:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
20009336:	4547      	cmp	r7, r8
20009338:	d906      	bls.n	20009348 <__udivdi3+0xa8>
2000933a:	3c01      	subs	r4, #1
2000933c:	eb18 0805 	adds.w	r8, r8, r5
20009340:	d202      	bcs.n	20009348 <__udivdi3+0xa8>
20009342:	4547      	cmp	r7, r8
20009344:	bf88      	it	hi
20009346:	3c01      	subhi	r4, #1
20009348:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
2000934c:	2600      	movs	r6, #0
2000934e:	e05c      	b.n	2000940a <__udivdi3+0x16a>
20009350:	428b      	cmp	r3, r1
20009352:	d858      	bhi.n	20009406 <__udivdi3+0x166>
20009354:	fab3 f683 	clz	r6, r3
20009358:	2e00      	cmp	r6, #0
2000935a:	d15b      	bne.n	20009414 <__udivdi3+0x174>
2000935c:	428b      	cmp	r3, r1
2000935e:	bf2c      	ite	cs
20009360:	2200      	movcs	r2, #0
20009362:	2201      	movcc	r2, #1
20009364:	4285      	cmp	r5, r0
20009366:	bf8c      	ite	hi
20009368:	4615      	movhi	r5, r2
2000936a:	f042 0501 	orrls.w	r5, r2, #1
2000936e:	2d00      	cmp	r5, #0
20009370:	d049      	beq.n	20009406 <__udivdi3+0x166>
20009372:	2401      	movs	r4, #1
20009374:	e049      	b.n	2000940a <__udivdi3+0x16a>
20009376:	b922      	cbnz	r2, 20009382 <__udivdi3+0xe2>
20009378:	4611      	mov	r1, r2
2000937a:	2001      	movs	r0, #1
2000937c:	f7fe ffe4 	bl	20008348 <__aeabi_uidiv>
20009380:	4605      	mov	r5, r0
20009382:	fab5 f685 	clz	r6, r5
20009386:	2e00      	cmp	r6, #0
20009388:	f040 80ba 	bne.w	20009500 <__udivdi3+0x260>
2000938c:	1b64      	subs	r4, r4, r5
2000938e:	0c2f      	lsrs	r7, r5, #16
20009390:	fa1f fa85 	uxth.w	sl, r5
20009394:	2601      	movs	r6, #1
20009396:	4639      	mov	r1, r7
20009398:	4620      	mov	r0, r4
2000939a:	f7fe ffd5 	bl	20008348 <__aeabi_uidiv>
2000939e:	4639      	mov	r1, r7
200093a0:	ea4f 4b18 	mov.w	fp, r8, lsr #16
200093a4:	4681      	mov	r9, r0
200093a6:	4620      	mov	r0, r4
200093a8:	f7ff f8fc 	bl	200085a4 <__aeabi_uidivmod>
200093ac:	fb0a f309 	mul.w	r3, sl, r9
200093b0:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
200093b4:	455b      	cmp	r3, fp
200093b6:	d909      	bls.n	200093cc <__udivdi3+0x12c>
200093b8:	eb1b 0b05 	adds.w	fp, fp, r5
200093bc:	f109 39ff 	add.w	r9, r9, #4294967295
200093c0:	d204      	bcs.n	200093cc <__udivdi3+0x12c>
200093c2:	455b      	cmp	r3, fp
200093c4:	bf84      	itt	hi
200093c6:	f109 39ff 	addhi.w	r9, r9, #4294967295
200093ca:	44ab      	addhi	fp, r5
200093cc:	ebc3 0b0b 	rsb	fp, r3, fp
200093d0:	4639      	mov	r1, r7
200093d2:	4658      	mov	r0, fp
200093d4:	fa1f f888 	uxth.w	r8, r8
200093d8:	f7fe ffb6 	bl	20008348 <__aeabi_uidiv>
200093dc:	4639      	mov	r1, r7
200093de:	4604      	mov	r4, r0
200093e0:	4658      	mov	r0, fp
200093e2:	f7ff f8df 	bl	200085a4 <__aeabi_uidivmod>
200093e6:	fb0a fa04 	mul.w	sl, sl, r4
200093ea:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
200093ee:	45c2      	cmp	sl, r8
200093f0:	d906      	bls.n	20009400 <__udivdi3+0x160>
200093f2:	3c01      	subs	r4, #1
200093f4:	eb18 0805 	adds.w	r8, r8, r5
200093f8:	d202      	bcs.n	20009400 <__udivdi3+0x160>
200093fa:	45c2      	cmp	sl, r8
200093fc:	bf88      	it	hi
200093fe:	3c01      	subhi	r4, #1
20009400:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
20009404:	e001      	b.n	2000940a <__udivdi3+0x16a>
20009406:	2600      	movs	r6, #0
20009408:	4634      	mov	r4, r6
2000940a:	4631      	mov	r1, r6
2000940c:	4620      	mov	r0, r4
2000940e:	b003      	add	sp, #12
20009410:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20009414:	f1c6 0020 	rsb	r0, r6, #32
20009418:	40b3      	lsls	r3, r6
2000941a:	fa32 f700 	lsrs.w	r7, r2, r0
2000941e:	fa21 fb00 	lsr.w	fp, r1, r0
20009422:	431f      	orrs	r7, r3
20009424:	fa14 f206 	lsls.w	r2, r4, r6
20009428:	fa28 f100 	lsr.w	r1, r8, r0
2000942c:	4658      	mov	r0, fp
2000942e:	ea4f 4a17 	mov.w	sl, r7, lsr #16
20009432:	4311      	orrs	r1, r2
20009434:	9100      	str	r1, [sp, #0]
20009436:	4651      	mov	r1, sl
20009438:	b2bb      	uxth	r3, r7
2000943a:	9301      	str	r3, [sp, #4]
2000943c:	f7fe ff84 	bl	20008348 <__aeabi_uidiv>
20009440:	4651      	mov	r1, sl
20009442:	40b5      	lsls	r5, r6
20009444:	4681      	mov	r9, r0
20009446:	4658      	mov	r0, fp
20009448:	f7ff f8ac 	bl	200085a4 <__aeabi_uidivmod>
2000944c:	9c01      	ldr	r4, [sp, #4]
2000944e:	9800      	ldr	r0, [sp, #0]
20009450:	fb04 f309 	mul.w	r3, r4, r9
20009454:	ea4f 4c10 	mov.w	ip, r0, lsr #16
20009458:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
2000945c:	455b      	cmp	r3, fp
2000945e:	d905      	bls.n	2000946c <__udivdi3+0x1cc>
20009460:	eb1b 0b07 	adds.w	fp, fp, r7
20009464:	f109 39ff 	add.w	r9, r9, #4294967295
20009468:	f0c0 808e 	bcc.w	20009588 <__udivdi3+0x2e8>
2000946c:	ebc3 0b0b 	rsb	fp, r3, fp
20009470:	4651      	mov	r1, sl
20009472:	4658      	mov	r0, fp
20009474:	f7fe ff68 	bl	20008348 <__aeabi_uidiv>
20009478:	4651      	mov	r1, sl
2000947a:	4604      	mov	r4, r0
2000947c:	4658      	mov	r0, fp
2000947e:	f7ff f891 	bl	200085a4 <__aeabi_uidivmod>
20009482:	9801      	ldr	r0, [sp, #4]
20009484:	9a00      	ldr	r2, [sp, #0]
20009486:	fb00 f304 	mul.w	r3, r0, r4
2000948a:	fa1f fc82 	uxth.w	ip, r2
2000948e:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
20009492:	4293      	cmp	r3, r2
20009494:	d906      	bls.n	200094a4 <__udivdi3+0x204>
20009496:	3c01      	subs	r4, #1
20009498:	19d2      	adds	r2, r2, r7
2000949a:	d203      	bcs.n	200094a4 <__udivdi3+0x204>
2000949c:	4293      	cmp	r3, r2
2000949e:	d901      	bls.n	200094a4 <__udivdi3+0x204>
200094a0:	19d2      	adds	r2, r2, r7
200094a2:	3c01      	subs	r4, #1
200094a4:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
200094a8:	b2a8      	uxth	r0, r5
200094aa:	1ad2      	subs	r2, r2, r3
200094ac:	0c2d      	lsrs	r5, r5, #16
200094ae:	fa1f fc84 	uxth.w	ip, r4
200094b2:	0c23      	lsrs	r3, r4, #16
200094b4:	fb00 f70c 	mul.w	r7, r0, ip
200094b8:	fb00 fe03 	mul.w	lr, r0, r3
200094bc:	fb05 e10c 	mla	r1, r5, ip, lr
200094c0:	fb05 f503 	mul.w	r5, r5, r3
200094c4:	eb01 4117 	add.w	r1, r1, r7, lsr #16
200094c8:	458e      	cmp	lr, r1
200094ca:	bf88      	it	hi
200094cc:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
200094d0:	eb05 4511 	add.w	r5, r5, r1, lsr #16
200094d4:	42aa      	cmp	r2, r5
200094d6:	d310      	bcc.n	200094fa <__udivdi3+0x25a>
200094d8:	b2bf      	uxth	r7, r7
200094da:	fa08 f606 	lsl.w	r6, r8, r6
200094de:	eb07 4201 	add.w	r2, r7, r1, lsl #16
200094e2:	bf14      	ite	ne
200094e4:	f04f 0e00 	movne.w	lr, #0
200094e8:	f04f 0e01 	moveq.w	lr, #1
200094ec:	4296      	cmp	r6, r2
200094ee:	bf2c      	ite	cs
200094f0:	2600      	movcs	r6, #0
200094f2:	f00e 0601 	andcc.w	r6, lr, #1
200094f6:	2e00      	cmp	r6, #0
200094f8:	d087      	beq.n	2000940a <__udivdi3+0x16a>
200094fa:	3c01      	subs	r4, #1
200094fc:	2600      	movs	r6, #0
200094fe:	e784      	b.n	2000940a <__udivdi3+0x16a>
20009500:	40b5      	lsls	r5, r6
20009502:	f1c6 0120 	rsb	r1, r6, #32
20009506:	fa24 f901 	lsr.w	r9, r4, r1
2000950a:	fa28 f201 	lsr.w	r2, r8, r1
2000950e:	0c2f      	lsrs	r7, r5, #16
20009510:	40b4      	lsls	r4, r6
20009512:	4639      	mov	r1, r7
20009514:	4648      	mov	r0, r9
20009516:	4322      	orrs	r2, r4
20009518:	9200      	str	r2, [sp, #0]
2000951a:	f7fe ff15 	bl	20008348 <__aeabi_uidiv>
2000951e:	4639      	mov	r1, r7
20009520:	fa1f fa85 	uxth.w	sl, r5
20009524:	4683      	mov	fp, r0
20009526:	4648      	mov	r0, r9
20009528:	f7ff f83c 	bl	200085a4 <__aeabi_uidivmod>
2000952c:	9b00      	ldr	r3, [sp, #0]
2000952e:	0c1a      	lsrs	r2, r3, #16
20009530:	fb0a f30b 	mul.w	r3, sl, fp
20009534:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
20009538:	42a3      	cmp	r3, r4
2000953a:	d903      	bls.n	20009544 <__udivdi3+0x2a4>
2000953c:	1964      	adds	r4, r4, r5
2000953e:	f10b 3bff 	add.w	fp, fp, #4294967295
20009542:	d327      	bcc.n	20009594 <__udivdi3+0x2f4>
20009544:	1ae4      	subs	r4, r4, r3
20009546:	4639      	mov	r1, r7
20009548:	4620      	mov	r0, r4
2000954a:	f7fe fefd 	bl	20008348 <__aeabi_uidiv>
2000954e:	4639      	mov	r1, r7
20009550:	4681      	mov	r9, r0
20009552:	4620      	mov	r0, r4
20009554:	f7ff f826 	bl	200085a4 <__aeabi_uidivmod>
20009558:	9800      	ldr	r0, [sp, #0]
2000955a:	fb0a f309 	mul.w	r3, sl, r9
2000955e:	fa1f fc80 	uxth.w	ip, r0
20009562:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
20009566:	42a3      	cmp	r3, r4
20009568:	d908      	bls.n	2000957c <__udivdi3+0x2dc>
2000956a:	1964      	adds	r4, r4, r5
2000956c:	f109 39ff 	add.w	r9, r9, #4294967295
20009570:	d204      	bcs.n	2000957c <__udivdi3+0x2dc>
20009572:	42a3      	cmp	r3, r4
20009574:	bf84      	itt	hi
20009576:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000957a:	1964      	addhi	r4, r4, r5
2000957c:	fa08 f806 	lsl.w	r8, r8, r6
20009580:	1ae4      	subs	r4, r4, r3
20009582:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
20009586:	e706      	b.n	20009396 <__udivdi3+0xf6>
20009588:	455b      	cmp	r3, fp
2000958a:	bf84      	itt	hi
2000958c:	f109 39ff 	addhi.w	r9, r9, #4294967295
20009590:	44bb      	addhi	fp, r7
20009592:	e76b      	b.n	2000946c <__udivdi3+0x1cc>
20009594:	42a3      	cmp	r3, r4
20009596:	bf84      	itt	hi
20009598:	f10b 3bff 	addhi.w	fp, fp, #4294967295
2000959c:	1964      	addhi	r4, r4, r5
2000959e:	e7d1      	b.n	20009544 <__udivdi3+0x2a4>
200095a0:	6f727265 	.word	0x6f727265
200095a4:	69772072 	.word	0x69772072
200095a8:	62206874 	.word	0x62206874
200095ac:	6b636f6c 	.word	0x6b636f6c
200095b0:	6e797320 	.word	0x6e797320
200095b4:	79622063 	.word	0x79622063
200095b8:	0a736574 	.word	0x0a736574
200095bc:	0000000d 	.word	0x0000000d
200095c0:	0d0a0d0a 	.word	0x0d0a0d0a
200095c4:	00000000 	.word	0x00000000
200095c8:	203a6469 	.word	0x203a6469
200095cc:	0d0a7525 	.word	0x0d0a7525
200095d0:	00000000 	.word	0x00000000
200095d4:	25203a78 	.word	0x25203a78
200095d8:	000d0a75 	.word	0x000d0a75
200095dc:	25203a79 	.word	0x25203a79
200095e0:	000d0a75 	.word	0x000d0a75
200095e4:	74646977 	.word	0x74646977
200095e8:	25203a68 	.word	0x25203a68
200095ec:	000d0a75 	.word	0x000d0a75
200095f0:	67696568 	.word	0x67696568
200095f4:	203a7468 	.word	0x203a7468
200095f8:	0d0a7525 	.word	0x0d0a7525
200095fc:	00000000 	.word	0x00000000
20009600:	78257825 	.word	0x78257825
20009604:	00000000 	.word	0x00000000
20009608:	20633269 	.word	0x20633269
2000960c:	6e617274 	.word	0x6e617274
20009610:	73696d73 	.word	0x73696d73
20009614:	6e6f6973 	.word	0x6e6f6973
20009618:	73736920 	.word	0x73736920
2000961c:	20736575 	.word	0x20736575
20009620:	0d0a7825 	.word	0x0d0a7825
20009624:	00000000 	.word	0x00000000
20009628:	70616548 	.word	0x70616548
2000962c:	646e6120 	.word	0x646e6120
20009630:	61747320 	.word	0x61747320
20009634:	63206b63 	.word	0x63206b63
20009638:	696c6c6f 	.word	0x696c6c6f
2000963c:	6e6f6973 	.word	0x6e6f6973
20009640:	0000000a 	.word	0x0000000a

20009644 <C.18.2576>:
20009644:	00000001 00000002 00000004 00000001     ................

20009654 <_global_impure_ptr>:
20009654:	200098e8 00000043                       ... C...

2000965c <blanks.3577>:
2000965c:	20202020 20202020 20202020 20202020                     

2000966c <zeroes.3578>:
2000966c:	30303030 30303030 30303030 30303030     0000000000000000
2000967c:	33323130 37363534 42413938 46454443     0123456789ABCDEF
2000968c:	00000000 00464e49 00666e69 004e414e     ....INF.inf.NAN.
2000969c:	006e616e 33323130 37363534 62613938     nan.0123456789ab
200096ac:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
200096bc:	00000030 69666e49 7974696e 00000000     0...Infinity....
200096cc:	004e614e                                NaN.

200096d0 <__sf_fake_stdin>:
	...

200096f0 <__sf_fake_stdout>:
	...

20009710 <__sf_fake_stderr>:
	...

20009730 <charset>:
20009730:	20009768                                h.. 

20009734 <lconv>:
20009734:	20009764 2000968c 2000968c 2000968c     d.. ... ... ... 
20009744:	2000968c 2000968c 2000968c 2000968c     ... ... ... ... 
20009754:	2000968c 2000968c ffffffff ffffffff     ... ... ........
20009764:	0000002e 2d4f5349 39353838 0000312d     ....ISO-8859-1..
20009774:	00000000                                ....

20009778 <__mprec_tens>:
20009778:	00000000 3ff00000 00000000 40240000     .......?......$@
20009788:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
20009798:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
200097a8:	00000000 412e8480 00000000 416312d0     .......A......cA
200097b8:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
200097c8:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
200097d8:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
200097e8:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
200097f8:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
20009808:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
20009818:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
20009828:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
20009838:	79d99db4 44ea7843                       ...yCx.D

20009840 <p05.2463>:
20009840:	00000005 00000019 0000007d 00000000     ........}.......

20009850 <__mprec_bigtens>:
20009850:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
20009860:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
20009870:	7f73bf3c 75154fdd                       <.s..O.u

20009878 <__mprec_tinytens>:
20009878:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
20009888:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
20009898:	64ac6f43 0ac80628                       Co.d(...

200098a0 <_init>:
200098a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
200098a2:	bf00      	nop
200098a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
200098a6:	bc08      	pop	{r3}
200098a8:	469e      	mov	lr, r3
200098aa:	4770      	bx	lr

200098ac <_fini>:
200098ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
200098ae:	bf00      	nop
200098b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
200098b2:	bc08      	pop	{r3}
200098b4:	469e      	mov	lr, r3
200098b6:	4770      	bx	lr

200098b8 <__frame_dummy_init_array_entry>:
200098b8:	0485 2000                                   ... 

200098bc <__do_global_dtors_aux_fini_array_entry>:
200098bc:	0471 2000                                   q.. 
