NDFramePage.OnPageTitleLoaded("File18:uvm_mem_access_seq.svh","uvm_mem_access_seq.svh");NDSummary.OnSummaryLoaded("File18:uvm_mem_access_seq.svh",[["SystemVerilog","SystemVerilog"]],[["Classes","Class"],["Groups","Group"],["Sections","Section"],["Variables","Variable"]],[[552,0,2,"Memory Access Test Sequence","Memory_Access_Test_Sequence"],[553,0,0,"uvm_mem_single_access_seq","uvm_mem_single_access_seq"],[554,0,1,"Variables","uvm_mem_single_access_seq.Variables"],[555,0,3,"mem","uvm_mem_single_access_seq.mem"],[556,0,0,"uvm_mem_access_seq","uvm_mem_access_seq"],[557,0,1,"Variables","uvm_mem_access_seq.Variables"],[558,0,3,"model","uvm_mem_access_seq.model"],[559,0,3,"mem_seq","uvm_mem_access_seq.mem_seq"]]);