/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [17:0] _00_;
  wire celloutsig_0_11z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [7:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [5:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [11:0] celloutsig_0_9z;
  wire [9:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [19:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [7:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [10:0] celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_13z = ~(celloutsig_1_2z | celloutsig_1_3z);
  assign celloutsig_1_11z = ~(celloutsig_1_10z | celloutsig_1_0z[7]);
  assign celloutsig_0_2z = ~celloutsig_0_1z;
  assign celloutsig_1_10z = ~celloutsig_1_2z;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _00_ <= 18'h00000;
    else _00_ <= in_data[69:52];
  reg [8:0] _06_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _06_ <= 9'h000;
    else _06_ <= _00_[13:5];
  assign out_data[40:32] = _06_;
  assign celloutsig_0_6z = in_data[14:9] / { 1'h1, in_data[63:60], celloutsig_0_3z };
  assign celloutsig_0_9z = in_data[15:4] / { 1'h1, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_1_19z = { celloutsig_1_0z[2:1], celloutsig_1_15z, celloutsig_1_1z } === celloutsig_1_5z[3:0];
  assign celloutsig_0_7z = { _00_[8:5], celloutsig_0_5z } === _00_[5:1];
  assign celloutsig_1_2z = in_data[180:178] === in_data[133:131];
  assign celloutsig_1_15z = { celloutsig_1_14z[0], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_6z } > { celloutsig_1_14z[16:1], celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_12z };
  assign celloutsig_0_5z = { _00_[16:4], celloutsig_0_2z } > in_data[91:78];
  assign celloutsig_0_17z = { out_data[40:36], celloutsig_0_11z, celloutsig_0_2z } > { celloutsig_0_4z[4], celloutsig_0_6z };
  assign celloutsig_1_1z = in_data[107:105] && in_data[110:108];
  assign celloutsig_1_12z = celloutsig_1_4z[7:5] && celloutsig_1_4z[3:1];
  assign celloutsig_0_3z = in_data[52] & ~(_00_[9]);
  assign celloutsig_1_14z = { in_data[153:144], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_5z } % { 1'h1, celloutsig_1_5z[3:2], celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_12z };
  assign celloutsig_1_18z = { celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_3z } % { 1'h1, celloutsig_1_4z[7], celloutsig_1_15z, celloutsig_1_13z, celloutsig_1_15z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_15z };
  assign celloutsig_1_8z = in_data[147:145] % { 1'h1, in_data[187:186] };
  assign celloutsig_1_3z = { in_data[174:165], celloutsig_1_1z } !== in_data[139:129];
  assign celloutsig_1_6z = { celloutsig_1_4z[9:5], celloutsig_1_2z, celloutsig_1_2z } !== celloutsig_1_0z[9:3];
  assign celloutsig_1_7z = { celloutsig_1_4z[8:5], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z } !== celloutsig_1_4z[6:0];
  assign celloutsig_0_4z = _00_[9:2] << in_data[12:5];
  assign celloutsig_1_4z = in_data[147:137] << in_data[119:109];
  assign celloutsig_1_0z = in_data[150:141] ^ in_data[110:101];
  assign celloutsig_1_5z = { in_data[146:143], celloutsig_1_1z } ^ celloutsig_1_0z[5:1];
  assign celloutsig_0_11z = ~((in_data[57] & celloutsig_0_5z) | (celloutsig_0_5z & celloutsig_0_9z[4]));
  assign celloutsig_0_1z = ~((in_data[49] & _00_[7]) | (in_data[19] & _00_[5]));
  assign celloutsig_1_9z = ~((celloutsig_1_5z[1] & celloutsig_1_6z) | (celloutsig_1_5z[3] & celloutsig_1_2z));
  assign { out_data[135:128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_17z };
endmodule
