add_input_file {"C:/d_drive/Work/HDS_work/Projects/GIT/GIT_workspaces/github_project/hds_github_project/repo1/examples/uart/hdl/control_operation_fsm.vhd"} -format {VHDL} -work uart
add_input_file {"C:/d_drive/Work/HDS_work/Projects/GIT/GIT_workspaces/github_project/hds_github_project/repo1/examples/uart/hdl/cpu_interface_intconx.vhd"} -format {VHDL} -work uart
add_input_file {"C:/d_drive/Work/HDS_work/Projects/GIT/GIT_workspaces/github_project/hds_github_project/repo1/examples/uart/hdl/clock_divider_flow.vhd"} -format {VHDL} -work uart
add_input_file {"C:/d_drive/Work/HDS_work/Projects/GIT/GIT_workspaces/github_project/hds_github_project/repo1/examples/uart/hdl/address_decode_tbl.vhd"} -format {VHDL} -work uart
add_input_file {"C:/d_drive/Work/HDS_work/Projects/GIT/GIT_workspaces/github_project/hds_github_project/repo1/examples/uart/hdl/xmit_rcv_control_fsm.vhd"} -format {VHDL} -work uart
add_input_file {"C:/d_drive/Work/HDS_work/Projects/GIT/GIT_workspaces/github_project/hds_github_project/repo1/examples/uart/hdl/status_registers_spec.vhd"} -format {VHDL} -work uart
add_input_file {"C:/d_drive/Work/HDS_work/Projects/GIT/GIT_workspaces/github_project/hds_github_project/repo1/examples/uart/hdl/serial_interface_struct.vhd"} -format {VHDL} -work uart
add_input_file {"C:/d_drive/Work/HDS_work/Projects/GIT/GIT_workspaces/github_project/hds_github_project/repo1/git_UART_GUI/hdl/uart_top_struct.vhd"} -format {VHDL} -work git_UART_GUI
add_input_file {"C:/d_drive/Work/HDS_work/Projects/GIT/GIT_workspaces/github_project/hds_github_project/repo1/git_UART_GUI/hds/uart_top/struct.bd.info/Synthesis/Constraints/uart_top.sdc"}
setup_design -design uart_top
setup_design -architecture struct
