[["Large pages and lightweight memory management in virtualized environments: can you have it both ways?", ["Binh Pham", "Jan Vesely", "Gabriel H. Loh", "Abhishek Bhattacharjee"], "https://doi.org/10.1145/2830772.2830773", 12], ["Exploiting commutativity to reduce the cost of updates to shared data in cache-coherent systems.", ["Guowei Zhang", "Webb Horn", "Daniel Sanchez"], "https://doi.org/10.1145/2830772.2830774", 13], ["CCICheck: using \u00b5hb graphs to verify the coherence-consistency interface.", ["Yatin A. Manerkar", "Daniel Lustig", "Michael Pellauer", "Margaret Martonosi"], "https://doi.org/10.1145/2830772.2830782", 12], ["HyComp: a hybrid cache compression method for selection of data-type-specific compression methods.", ["Angelos Arelakis", "Fredrik Dahlgren", "Per Stenstrom"], "https://doi.org/10.1145/2830772.2830823", 12], ["Doppelg\u00e4nger: a cache for approximate computing.", ["Joshua San Miguel", "Jorge Albericio", "Andreas Moshovos", "Natalie D. Enright Jerger"], "https://doi.org/10.1145/2830772.2830790", 12], ["The application slowdown model: quantifying and controlling the impact of inter-application interference at shared caches and main memory.", ["Lavanya Subramanian", "Vivek Seshadri", "Arnab Ghosh", "Samira Manabi Khan", "Onur Mutlu"], "https://doi.org/10.1145/2830772.2830803", 14], ["MORC: a manycore-oriented compressed cache.", ["Tri M. Nguyen", "David Wentzlaff"], "https://doi.org/10.1145/2830772.2830828", 13], ["Avoiding information leakage in the memory controller with fixed service policies.", ["Ali Shafiee", "Akhila Gundu", "Manjunath Shevgoor", "Rajeev Balasubramonian", "Mohit Tiwari"], "https://doi.org/10.1145/2830772.2830795", 13], ["Fork path: improving efficiency of ORAM by removing redundant memory accesses.", ["Xian Zhang", "Guangyu Sun", "Chao Zhang", "Weiqi Zhang", "Yun Liang", "Tao Wang", "Yiran Chen", "Jia Di"], "https://doi.org/10.1145/2830772.2830787", 13], ["Locking down insecure indirection with hardware-based control-data isolation.", ["William Arthur", "Sahil Madeka", "Reetuparna Das", "Todd M. Austin"], "https://doi.org/10.1145/2830772.2830801", 13], ["Authenticache: harnessing cache ECC for system authentication.", ["Anys Bacha", "Radu Teodorescu"], "https://doi.org/10.1145/2830772.2830814", 13], ["Efficiently prefetching complex address patterns.", ["Manjunath Shevgoor", "Sahil Koladiya", "Rajeev Balasubramonian", "Chris Wilkerson", "Seth H. Pugsley", "Zeshan Chishti"], "https://doi.org/10.1145/2830772.2830793", 12], ["Self-contained, accurate precomputation prefetching.", ["Islam Atta", "Xin Tong", "Vijayalakshmi Srinivasan", "Ioana Baldini", "Andreas Moshovos"], "https://doi.org/10.1145/2830772.2830816", 13], ["Confluence: unified instruction supply for scale-out servers.", ["Cansu Kaynak", "Boris Grot", "Babak Falsafi"], "https://doi.org/10.1145/2830772.2830785", 12], ["IMP: indirect memory prefetcher.", ["Xiangyao Yu", "Christopher J. Hughes", "Nadathur Satish", "Srinivas Devadas"], "https://doi.org/10.1145/2830772.2830807", 13], ["DeSC: decoupled supply-compute communication management for heterogeneous architectures.", ["Tae Jun Ham", "Juan L. Aragon", "Margaret Martonosi"], "https://doi.org/10.1145/2830772.2830800", 13], ["Efficient warp execution in presence of divergence with collaborative context collection.", ["Farzad Khorasani", "Rajiv Gupta", "Laxmi N. Bhuyan"], "https://doi.org/10.1145/2830772.2830796", 12], ["Control flow coalescing on a hybrid dataflow/von Neumann GPGPU.", ["Dani Voitsechov", "Yoav Etsion"], "https://doi.org/10.1145/2830772.2830817", 12], ["A scalable architecture for ordered parallelism.", ["Mark C. Jeffrey", "Suvinay Subramanian", "Cong Yan", "Joel S. Emer", "Daniel Sanchez"], "https://doi.org/10.1145/2830772.2830777", 14], ["More is less: improving the energy efficiency of data movement via opportunistic use of sparse codes.", ["Yanwei Song", "Engin Ipek"], "https://doi.org/10.1145/2830772.2830806", 13], ["Improving DRAM latency with dynamic asymmetric subarray.", ["Shih-Lien Lu", "Ying-Chen Lin", "Chia-Lin Yang"], "https://doi.org/10.1145/2830772.2830827", 12], ["Gather-scatter DRAM: in-DRAM address translation to improve the spatial locality of non-unit strided accesses.", ["Vivek Seshadri", "Thomas Mullins", "Amirali Boroumand", "Onur Mutlu", "Phillip B. Gibbons", "Michael A. Kozuch", "Todd C. Mowry"], "https://doi.org/10.1145/2830772.2830820", 14], ["The CRISP performance model for dynamic voltage and frequency scaling in a GPGPU.", ["Rajib Nath", "Dean M. Tullsen"], "https://doi.org/10.1145/2830772.2830826", 13], ["Safe limits on voltage reduction efficiency in GPUs: a direct measurement approach.", ["Jingwen Leng", "Alper Buyuktosunoglu", "Ramon Bertran", "Pradip Bose", "Vijay Janapa Reddi"], "https://doi.org/10.1145/2830772.2830811", 14], ["Adaptive guardband scheduling to improve system-level efficiency of the POWER7+.", ["Yazhou Zu", "Charles R. Lefurgy", "Jingwen Leng", "Matthew Halpern", "Michael S. Floyd", "Vijay Janapa Reddi"], "https://doi.org/10.1145/2830772.2830824", 14], ["DynaMOS: dynamic schedule migration for heterogeneous cores.", ["Shruti Padmanabha", "Andrew Lukefahr", "Reetuparna Das", "Scott A. Mahlke"], "https://doi.org/10.1145/2830772.2830791", 12], ["Long term parking (LTP): criticality-aware resource allocation in OOO processors.", ["Andreas Sembrant", "Trevor E. Carlson", "Erik Hagersten", "David Black-Schaffer", "Arthur Perais", "Andre Seznec", "Pierre Michaud"], "https://doi.org/10.1145/2830772.2830815", 13], ["The inner most loop iteration counter: a new dimension in branch history.", ["Andre Seznec", "Joshua San Miguel", "Jorge Albericio"], "https://doi.org/10.1145/2830772.2830831", 11], ["Filtered runahead execution with a runahead buffer.", ["Milad Hashemi", "Yale N. Patt"], "https://doi.org/10.1145/2830772.2830812", 12], ["Bungee jumps: accelerating indirect branches through HW/SW co-design.", ["Daniel S. McFarlin", "Craig B. Zilles"], "https://doi.org/10.1145/2830772.2830781", 13], ["SAWS: synchronization aware GPGPU warp scheduling for multiple independent warp schedulers.", ["Jiwei Liu", "Jun Yang", "Rami G. Melhem"], "https://doi.org/10.1145/2830772.2830822", 12], ["Enabling coordinated register allocation and thread-level parallelism optimization for GPUs.", ["Xiaolong Xie", "Yun Liang", "Xiuhong Li", "Yudong Wu", "Guangyu Sun", "Tao Wang", "Dongrui Fan"], "https://doi.org/10.1145/2830772.2830813", 12], ["Free launch: optimizing GPU dynamic kernel launches through thread reuse.", ["Guoyang Chen", "Xipeng Shen"], "https://doi.org/10.1145/2830772.2830818", 13], ["GPU register file virtualization.", ["Hyeran Jeon", "Gokul Subramanian Ravi", "Nam Sung Kim", "Murali Annavaram"], "https://doi.org/10.1145/2830772.2830784", 13], ["WarpPool: sharing requests with inter-warp coalescing for throughput processors.", ["John Kloosterman", "Jonathan Beaumont", "Mick Wollman", "Ankit Sethia", "Ronald G. Dreslinski", "Trevor N. Mudge", "Scott A. Mahlke"], "https://doi.org/10.1145/2830772.2830830", 12], ["Ultra-low power render-based collision detection for CPU/GPU systems.", ["Enrique de Lucas", "Pedro Marcuello", "Joan-Manuel Parcerisa", "Antonio Gonzalez"], "https://doi.org/10.1145/2830772.2830783", 12], ["Execution time prediction for energy-efficient hardware accelerators.", ["Tao Chen", "Alexander Rucker", "G. Edward Suh"], "https://doi.org/10.1145/2830772.2830798", 13], ["Border control: sandboxing accelerators.", ["Lena E. Olson", "Jason Power", "Mark D. Hill", "David A. Wood"], "https://doi.org/10.1145/2830772.2830819", 12], ["Neural acceleration for GPU throughput processors.", ["Amir Yazdanbakhsh", "Jongse Park", "Hardik Sharma", "Pejman Lotfi-Kamran", "Hadi Esmaeilzadeh"], "https://doi.org/10.1145/2830772.2830810", 12], ["Neuromorphic accelerators: a comparison between neuroscience and machine-learning approaches.", ["Zidong Du", "Daniel D. Ben-Dayan Rubin", "Yunji Chen", "Liqiang He", "Tianshi Chen", "Lei Zhang", "Chengyong Wu", "Olivier Temam"], "https://doi.org/10.1145/2830772.2830789", 14], ["Prediction-guided performance-energy trade-off for interactive applications.", ["Daniel Lo", "Taejoon Song", "G. Edward Suh"], "https://doi.org/10.1145/2830772.2830776", 13], ["Architecture-aware automatic computation offload for native applications.", ["Gwangmu Lee", "Hyunjoon Park", "Seonyeong Heo", "Kyung-Ah Chang", "Hyogun Lee", "Hanjun Kim"], "https://doi.org/10.1145/2830772.2830833", 12], ["Fast support for unstructured data processing: the unified automata processor.", ["Yuanwei Fang", "Tung Thanh Hoang", "Michela Becchi", "Andrew A. Chien"], "https://doi.org/10.1145/2830772.2830809", 13], ["Enabling interposer-based disintegration of multi-core processors.", ["Ajaykumar Kannan", "Natalie D. Enright Jerger", "Gabriel H. Loh"], "https://doi.org/10.1145/2830772.2830808", 13], ["DCS: a fast and scalable device-centric server architecture.", ["Jaehyung Ahn", "Dongup Kwon", "Youngsok Kim", "Mohammadamin Ajdari", "Jaewon Lee", "Jangwoo Kim"], "https://doi.org/10.1145/2830772.2830794", 13], ["Modeling the implications of DRAM failures and protection techniques on datacenter TCO.", ["Panagiota Nikolaou", "Yiannakis Sazeides", "Lorena Ndreu", "Marios Kleanthous"], "https://doi.org/10.1145/2830772.2830804", 13], ["TimeTrader: exploiting latency tail to save datacenter energy for online search.", ["Balajee Vamanan", "Hamza Bin Sohail", "Jahangir Hasan", "T. N. Vijaykumar"], "https://doi.org/10.1145/2830772.2830779", 13], ["Rubik: fast analytical power management for latency-critical systems.", ["Harshad Kasture", "Davide B. Bartolini", "Nathan Beckmann", "Daniel Sanchez"], "https://doi.org/10.1145/2830772.2830797", 13], ["CLEAN-ECC: high reliability ECC for adaptive granularity memory system.", ["Seong-Lyong Gong", "Minsoo Rhu", "Jungrae Kim", "Jinsuk Chung", "Mattan Erez"], "https://doi.org/10.1145/2830772.2830799", 12], ["vCache: architectural support for transparent and isolated virtual LLCs in virtualized environments.", ["Daehoon Kim", "Hwanju Kim", "Nam Sung Kim", "Jaehyuk Huh"], "https://doi.org/10.1145/2830772.2830825", 12], ["An integrated concurrency and core-ISA architectural envelope definition, and test oracle, for IBM POWER multiprocessors.", ["Kathryn E. Gray", "Gabriel Kerneis", "Dominic P. Mulligan", "Christopher Pulte", "Susmit Sarkar", "Peter Sewell"], "https://doi.org/10.1145/2830772.2830775", 12], ["Efficient GPU synchronization without scopes: saying no to complex consistency models.", ["Matthew D. Sinclair", "Johnathan Alsop", "Sarita V. Adve"], "https://doi.org/10.1145/2830772.2830821", 13], ["Efficient persist barriers for multicores.", ["Arpit Joshi", "Vijay Nagarajan", "Marcelo Cintra", "Stratis Viglas"], "https://doi.org/10.1145/2830772.2830805", 12], ["ThyNVM: enabling software-transparent crash consistency in persistent memory systems.", ["Jinglei Ren", "Jishen Zhao", "Samira Manabi Khan", "Jongmoo Choi", "Yongwei Wu", "Onur Mutlu"], "https://doi.org/10.1145/2830772.2830802", 14], ["Coherence domain restriction on large scale systems.", ["Yaosheng Fu", "Tri M. Nguyen", "David Wentzlaff"], "https://doi.org/10.1145/2830772.2830832", 13], ["Efficiently enforcing strong memory ordering in GPUs.", ["Abhayendra Singh", "Shaizeen Aga", "Satish Narayanasamy"], "https://doi.org/10.1145/2830772.2830778", 14], ["Characterizing, modeling, and improving the QoE of mobile devices with low battery level.", ["Kaige Yan", "Xingyao Zhang", "Xin Fu"], "https://doi.org/10.1145/2830772.2830786", 12], ["Cross-architecture performance prediction (XAPP) using CPU code to predict GPU performance.", ["Newsha Ardalani", "Clint Lestourgeon", "Karthikeyan Sankaralingam", "Xiaojin Zhu"], "https://doi.org/10.1145/2830772.2830780", 13], ["A fast and accurate analytical technique to compute the AVF of sequential bits in a processor.", ["Steven Raasch", "Arijit Biswas", "Jon Stephan", "Paul Racunas", "Joel S. Emer"], "https://doi.org/10.1145/2830772.2830829", 12], ["Enabling portable energy efficiency with memory accelerated library.", ["Qi Guo", "Tze Meng Low", "Nikolaos Alachiotis", "Berkin Akin", "Larry T. Pileggi", "James C. Hoe", "Franz Franchetti"], "https://doi.org/10.1145/2830772.2830788", 12], ["Microarchitectural implications of event-driven server-side web applications.", ["Yuhao Zhu", "Daniel Richins", "Matthew Halpern", "Vijay Janapa Reddi"], "https://doi.org/10.1145/2830772.2830792", 13]]