Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date             : Sat May  6 14:25:59 2023
| Host             : boyer-Inspiron-16-Plus running 64-bit Ubuntu 20.04.5 LTS
| Command          : report_power -file cva6_zybo_z7_20_power_routed.rpt -pb cva6_zybo_z7_20_power_summary_routed.pb -rpx cva6_zybo_z7_20_power_routed.rpx
| Design           : cva6_zybo_z7_20
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.268        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.156        |
| Device Static (W)        | 0.112        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 81.9         |
| Junction Temperature (C) | 28.1         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.015 |        6 |       --- |             --- |
| Slice Logic              |     0.009 |    58540 |       --- |             --- |
|   LUT as Logic           |     0.009 |    26622 |     53200 |           50.04 |
|   CARRY4                 |    <0.001 |     1307 |     13300 |            9.83 |
|   Register               |    <0.001 |    22463 |    106400 |           21.11 |
|   F7/F8 Muxes            |    <0.001 |     1410 |     53200 |            2.65 |
|   LUT as Distributed RAM |    <0.001 |       52 |     17400 |            0.30 |
|   LUT as Shift Register  |    <0.001 |       26 |     17400 |            0.15 |
|   Others                 |     0.000 |      578 |       --- |             --- |
| Signals                  |     0.011 |    46197 |       --- |             --- |
| Block RAM                |     0.014 |       71 |       140 |           50.71 |
| MMCM                     |     0.106 |        1 |         4 |           25.00 |
| DSPs                     |    <0.001 |        4 |       220 |            1.82 |
| I/O                      |    <0.001 |       13 |       125 |           10.40 |
| Static Power             |     0.112 |          |           |                 |
| Total                    |     0.268 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.059 |       0.049 |      0.009 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.069 |       0.059 |      0.011 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.004 |       0.001 |      0.003 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.017 |       0.000 |      0.017 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-----------------------+-------------------------------------------+-----------------+
| Clock                 | Domain                                    | Constraint (ns) |
+-----------------------+-------------------------------------------+-----------------+
| clk_out1_xlnx_clk_gen | i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen |            40.0 |
| clk_sys               | clk_sys                                   |             8.0 |
| clkfbout_xlnx_clk_gen | i_xlnx_clk_gen/inst/clkfbout_xlnx_clk_gen |             8.0 |
| tck                   | tck                                       |           100.0 |
+-----------------------+-------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------+-----------+
| Name                                               | Power (W) |
+----------------------------------------------------+-----------+
| cva6_zybo_z7_20                                    |     0.156 |
|   i_ariane                                         |     0.031 |
|     ex_stage_i                                     |     0.001 |
|     i_cache_subsystem                              |     0.018 |
|       i_adapter                                    |     0.002 |
|       i_wt_dcache                                  |     0.013 |
|       i_wt_icache                                  |     0.003 |
|     i_frontend                                     |     0.003 |
|       i_instr_queue                                |     0.001 |
|     issue_stage_i                                  |     0.007 |
|       i_issue_read_operands                        |     0.004 |
|       i_scoreboard                                 |     0.003 |
|   i_ariane_peripherals                             |     0.005 |
|     gen_timer.i_axi2apb_64_32_timer                |     0.001 |
|     gen_uart.i_apb_uart                            |     0.001 |
|     i_axi2apb_64_32_plic                           |     0.002 |
|   i_axi_xbar                                       |     0.006 |
|     axi_slice_slave_port[0].i_axi_slice_wrap_slave |     0.001 |
|     i_axi_node_intf_wrap                           |     0.001 |
|       axi_node_i                                   |     0.001 |
|   i_xlnx_blk_mem_gen                               |     0.002 |
|     U0                                             |     0.002 |
|       inst_blk_mem_gen                             |     0.002 |
|   i_xlnx_clk_gen                                   |     0.107 |
|     inst                                           |     0.107 |
+----------------------------------------------------+-----------+


