Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Sat Oct 18 12:29:21 2025
| Host         : Zero running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xc7a100tcsg324-2
| Speed File   : -2
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 33
+-----------+----------+--------------------------------+--------+
| Rule      | Severity | Description                    | Checks |
+-----------+----------+--------------------------------+--------+
| LUTAR-1   | Warning  | LUT drives async reset alert   | 16     |
| TIMING-20 | Warning  | Non-clocked latch              | 16     |
| LATCH-1   | Advisory | Existing latches in the design | 1      |
+-----------+----------+--------------------------------+--------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell genblk1[0].DUT_2/out_reg_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[0].DUT_2/out_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell genblk1[10].DUT_2/out_reg_i_2__9, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[10].DUT_2/out_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell genblk1[11].DUT_2/out_reg_i_2__10, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[11].DUT_2/out_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell genblk1[12].DUT_2/out_reg_i_2__11, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[12].DUT_2/out_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell genblk1[13].DUT_2/out_reg_i_2__12, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[13].DUT_2/out_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell genblk1[14].DUT_2/out_reg_i_2__13, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[14].DUT_2/out_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell genblk1[15].DUT_2/out_reg_i_2__14, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[15].DUT_2/out_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell genblk1[1].DUT_2/out_reg_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[1].DUT_2/out_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell genblk1[2].DUT_2/out_reg_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[2].DUT_2/out_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell genblk1[3].DUT_2/out_reg_i_2__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[3].DUT_2/out_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell genblk1[4].DUT_2/out_reg_i_2__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[4].DUT_2/out_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell genblk1[5].DUT_2/out_reg_i_2__4, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[5].DUT_2/out_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell genblk1[6].DUT_2/out_reg_i_2__5, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[6].DUT_2/out_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell genblk1[7].DUT_2/out_reg_i_2__6, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[7].DUT_2/out_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell genblk1[8].DUT_2/out_reg_i_2__7, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[8].DUT_2/out_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell genblk1[9].DUT_2/out_reg_i_2__8, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[9].DUT_2/out_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch genblk1[0].DUT_2/out_reg cannot be properly analyzed as its control pin genblk1[0].DUT_2/out_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch genblk1[10].DUT_2/out_reg cannot be properly analyzed as its control pin genblk1[10].DUT_2/out_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch genblk1[11].DUT_2/out_reg cannot be properly analyzed as its control pin genblk1[11].DUT_2/out_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch genblk1[12].DUT_2/out_reg cannot be properly analyzed as its control pin genblk1[12].DUT_2/out_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch genblk1[13].DUT_2/out_reg cannot be properly analyzed as its control pin genblk1[13].DUT_2/out_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch genblk1[14].DUT_2/out_reg cannot be properly analyzed as its control pin genblk1[14].DUT_2/out_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch genblk1[15].DUT_2/out_reg cannot be properly analyzed as its control pin genblk1[15].DUT_2/out_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch genblk1[1].DUT_2/out_reg cannot be properly analyzed as its control pin genblk1[1].DUT_2/out_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch genblk1[2].DUT_2/out_reg cannot be properly analyzed as its control pin genblk1[2].DUT_2/out_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch genblk1[3].DUT_2/out_reg cannot be properly analyzed as its control pin genblk1[3].DUT_2/out_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch genblk1[4].DUT_2/out_reg cannot be properly analyzed as its control pin genblk1[4].DUT_2/out_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch genblk1[5].DUT_2/out_reg cannot be properly analyzed as its control pin genblk1[5].DUT_2/out_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch genblk1[6].DUT_2/out_reg cannot be properly analyzed as its control pin genblk1[6].DUT_2/out_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch genblk1[7].DUT_2/out_reg cannot be properly analyzed as its control pin genblk1[7].DUT_2/out_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch genblk1[8].DUT_2/out_reg cannot be properly analyzed as its control pin genblk1[8].DUT_2/out_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch genblk1[9].DUT_2/out_reg cannot be properly analyzed as its control pin genblk1[9].DUT_2/out_reg/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 16 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


