IM_SIMPLE: mem[0]=0000028f mem[1]=01410005 mem[2]=00c20005 mem[3]=00030424 mem[4]=00000000
========== ID STAGE TESTBENCH ==========

EX_STAGE @0 PC=xxxxxxxx MEM_WRITE=z
tb_id_stage.UUT.ID_REG_FILE: regfile reset at 0
tb_id_stage.UUT.ID_REG_FILE: regfile reset at 5000
ID_STAGE @15000 PC=xxxxxxxx INSTR=xxxxxxxx OPC=xxxx RS=x RT=x RD=x IMM=x (xxxxxxxx) MEM_WRITE=x
tb_id_stage.UUT.ID_REG_FILE: write reg 1 <= 00000064 at 15000 (we=1 read1=x read2=x)
ID_STAGE @25000 PC=xxxxxxxx INSTR=xxxxxxxx OPC=xxxx RS=x RT=x RD=x IMM=x (xxxxxxxx) MEM_WRITE=x
tb_id_stage.UUT.ID_REG_FILE: write reg 2 <= 000000c8 at 25000 (we=1 read1=x read2=x)
ID_STAGE @35000 PC=xxxxxxxx INSTR=xxxxxxxx OPC=xxxx RS=x RT=x RD=x IMM=x (xxxxxxxx) MEM_WRITE=x
tb_id_stage.UUT.ID_REG_FILE: write reg 5 <= 000001f4 at 35000 (we=1 read1=x read2=x)
ID_STAGE @45000 PC=xxxxxxxx INSTR=xxxxxxxx OPC=xxxx RS=x RT=x RD=x IMM=x (xxxxxxxx) MEM_WRITE=x
Test 1 - NOP: opcode decoded, reg_write=0 (Expected 0) PASS
Test 2 - ADD x5, x1, x2:
  rd= 5, rs= 1, rt= 2 (Expected 5, 1, 2) PASS
  data1=       100 (Expected 100), data2=       200 (Expected 200) PASS
  reg_write=1 (Expected 1), alu_op=000 (Expected 000) PASS
ID_STAGE @55000 PC=00000000 INSTR=00031427 OPC=0100 RS=1 RT=2 RD=5 IMM=0 (00000000) MEM_WRITE=0
Test 3 - SUB x3, x5, x2:
  rd= 3, rs= 5, rt= 2 (Expected 3, 5, 2) PASS
  alu_op=101 (Expected 101) PASS
ID: INC instr=feca0405, rd=10, imm=-5 (3fb)
Test 4 - INC x10, x1, -5:
  rd=10, rs= 1 (Expected 10, 1) PASS
  imm=         -5 (Expected -5), alu_src=1 (Expected 1) PASS
ID_STAGE @65000 PC=00000000 INSTR=0004040e OPC=0101 RS=1 RT=0 RD=10 IMM=-5 (fffffffb) MEM_WRITE=0
ID: INC instr=0004040e, rd=10, imm=0 (000)
Test 5 - LD x4, x1, 0:
  rd= 4, rs= 1 (Expected 4, 1) PASS
  reg_write=1 (Expected 1), mem_to_reg=1 (Expected 1) PASS
Test 6 - ST x3, x1, 10:
  rs= 1, rt= 3 (Expected 1, 3) PASS
  mem_write=1 (Expected 1), reg_write=0 (Expected 0) PASS
ID_STAGE @75000 PC=00000000 INSTR=00061406 OPC=0011 RS=1 RT=3 RD=0 IMM=10 (0000000a) MEM_WRITE=1
Test 7 - NEG x6, x5:
  rd= 6, rs= 5 (Expected 6, 5) PASS
  alu_op=110 (Expected 110) PASS
Test 8 - J x7:
  jump=1 (Expected 1), reg_write=0 (Expected 0) PASS
ID_STAGE @85000 PC=00000000 INSTR=00000009 OPC=1000 RS=0 RT=0 RD=7 IMM=0 (00000000) MEM_WRITE=0
Test 9 - BRZ:
  branch=1 (Expected 1), reg_write=0 (Expected 0) PASS
Test 10 - PC passthrough: id_pc=     12345 (Expected 12345) PASS

========== TEST COMPLETE ==========

groupproject/groupproject.srcs/sim_1/new/tb_id_stage.v:169: $finish called at 95000 (1ps)
ID_STAGE @95000 PC=00003039 INSTR=00000000 OPC=0000 RS=0 RT=0 RD=0 IMM=0 (00000000) MEM_WRITE=0
