WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 3333091 heartbeat IPC: 3 cumulative IPC: 3 (Simulation time: 00 hr 00 min 26 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 6666424 heartbeat IPC: 3 cumulative IPC: 3 (Simulation time: 00 hr 00 min 53 sec)
Warmup finished CPU 0 instructions: 25000003 cycles: 8333092 cumulative IPC: 3 (Simulation time: 00 hr 01 min 07 sec)
Warmup complete CPU 0 instructions: 25000003 cycles: 8333092 cumulative IPC: 3 (Simulation time: 00 hr 01 min 07 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 43424869 heartbeat IPC: 0.272 cumulative IPC: 0.1425 (Simulation time: 00 hr 03 min 41 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_45.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000002 cycles: 114262836 heartbeat IPC: 0.1412 cumulative IPC: 0.1416 (Simulation time: 00 hr 08 min 53 sec)
Heartbeat CPU 0 instructions: 50000003 cycles: 185648984 heartbeat IPC: 0.1401 cumulative IPC: 0.141 (Simulation time: 00 hr 14 min 07 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 257108341 heartbeat IPC: 0.1399 cumulative IPC: 0.1407 (Simulation time: 00 hr 19 min 22 sec)
Heartbeat CPU 0 instructions: 70000002 cycles: 328566148 heartbeat IPC: 0.1399 cumulative IPC: 0.1405 (Simulation time: 00 hr 24 min 36 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_45.champsimtrace.xz")
Heartbeat CPU 0 instructions: 80000002 cycles: 400145657 heartbeat IPC: 0.1397 cumulative IPC: 0.1404 (Simulation time: 00 hr 29 min 51 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 471583171 heartbeat IPC: 0.14 cumulative IPC: 0.1403 (Simulation time: 00 hr 35 min 05 sec)
Heartbeat CPU 0 instructions: 100000001 cycles: 542988633 heartbeat IPC: 0.14 cumulative IPC: 0.1403 (Simulation time: 00 hr 40 min 19 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_45.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000002 cycles: 614566013 heartbeat IPC: 0.1397 cumulative IPC: 0.1402 (Simulation time: 00 hr 45 min 34 sec)
Heartbeat CPU 0 instructions: 120000003 cycles: 686124158 heartbeat IPC: 0.1397 cumulative IPC: 0.1402 (Simulation time: 00 hr 50 min 49 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 713531772 cumulative IPC: 0.1401 (Simulation time: 00 hr 53 min 27 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 713531772 cumulative IPC: 0.1401 (Simulation time: 00 hr 53 min 27 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/compute_int/compute_int_45.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.1401 instructions: 100000000 cycles: 713531772
CPU 0 Branch Prediction Accuracy: 100% MPKI: 0.00264 Average ROB Occupancy at Mispredict: 83.14
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.0012
BRANCH_CONDITIONAL: 0.00138
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 6e-05
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:   24996153 HIT:    8331577 MISS:   16664576
LLC LOAD         ACCESS:    8331846 HIT:          0 MISS:    8331846
LLC RFO          ACCESS:    8331245 HIT:          0 MISS:    8331245
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:    8331574 HIT:    8331574 MISS:          0
LLC TRANSLATION  ACCESS:       1488 HIT:          3 MISS:       1485
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 647.1 cycles
cpu0_DTLB TOTAL        ACCESS:   27263746 HIT:   25366243 MISS:    1897503
cpu0_DTLB LOAD         ACCESS:   27263746 HIT:   25366243 MISS:    1897503
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 12.51 cycles
cpu0_ITLB TOTAL        ACCESS:       3420 HIT:       3080 MISS:        340
cpu0_ITLB LOAD         ACCESS:       3420 HIT:       3080 MISS:        340
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 116.4 cycles
cpu0_L1D TOTAL        ACCESS:   43810751 HIT:     742107 MISS:   43068644
cpu0_L1D LOAD         ACCESS:   10221667 HIT:     105586 MISS:   10116081
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:   33327744 HIT:     376675 MISS:   32951069
cpu0_L1D TRANSLATION  ACCESS:     261340 HIT:     259846 MISS:       1494
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 252.6 cycles
cpu0_L1I TOTAL        ACCESS:       3917 HIT:       3917 MISS:          0
cpu0_L1I LOAD         ACCESS:       3917 HIT:       3917 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:   24996141 HIT:    8331561 MISS:   16664580
cpu0_L2C LOAD         ACCESS:    8331846 HIT:          0 MISS:    8331846
cpu0_L2C RFO          ACCESS:    8331246 HIT:          0 MISS:    8331246
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:    8331558 HIT:    8331558 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:       1491 HIT:          3 MISS:       1488
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 668.1 cycles
cpu0_STLB TOTAL        ACCESS:     260757 HIT:         12 MISS:     260745
cpu0_STLB LOAD         ACCESS:     260757 HIT:         12 MISS:     260745
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 141.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:    9550101
  ROW_BUFFER_MISS:    7114462
 AVG DBUS CONGESTED CYCLE: 3.979
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:    2755667
  FULL:    5575758
