
*** Running vivado
    with args -log design_1_jesd204_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_jesd204_0_1.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_jesd204_0_1.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1392.910 ; gain = 121.527
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.srcs/sources_1/ip_rtl/RTL8211_Config_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_jesd204_0_1
Command: synth_design -top design_1_jesd204_0_1 -part xc7k325tffg900-2 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 166432
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [F:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'dpto_cntr_ld_en', assumed default net type 'wire' [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_0_1/synth/axi_ipif/design_1_jesd204_0_1_slave_attachment.v:501]
INFO: [Synth 8-11241] undeclared symbol 'dpto_cnt_en', assumed default net type 'wire' [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_0_1/synth/axi_ipif/design_1_jesd204_0_1_slave_attachment.v:502]
INFO: [Synth 8-11241] undeclared symbol 'timeout_i', assumed default net type 'wire' [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_0_1/synth/axi_ipif/design_1_jesd204_0_1_slave_attachment.v:518]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2282.539 ; gain = 407.965
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_jesd204_0_1' [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_0_1/synth/design_1_jesd204_0_1.v:51]
INFO: [Synth 8-6157] synthesizing module 'design_1_jesd204_0_1_block' [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_0_1/synth/design_1_jesd204_0_1_block.v:51]
INFO: [Synth 8-6157] synthesizing module 'design_1_jesd204_0_1_axi_lite_ipif' [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_0_1/synth/axi_ipif/design_1_jesd204_0_1_axi_lite_ipif.v:87]
INFO: [Synth 8-6157] synthesizing module 'design_1_jesd204_0_1_slave_attachment' [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_0_1/synth/axi_ipif/design_1_jesd204_0_1_slave_attachment.v:83]
INFO: [Synth 8-6157] synthesizing module 'design_1_jesd204_0_1_counter_f' [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_0_1/synth/axi_ipif/design_1_jesd204_0_1_counter_f.v:53]
INFO: [Synth 8-6155] done synthesizing module 'design_1_jesd204_0_1_counter_f' (0#1) [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_0_1/synth/axi_ipif/design_1_jesd204_0_1_counter_f.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_1_jesd204_0_1_address_decoder' [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_0_1/synth/axi_ipif/design_1_jesd204_0_1_address_decoder.v:65]
INFO: [Synth 8-6155] done synthesizing module 'design_1_jesd204_0_1_address_decoder' (0#1) [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_0_1/synth/axi_ipif/design_1_jesd204_0_1_address_decoder.v:65]
INFO: [Synth 8-6155] done synthesizing module 'design_1_jesd204_0_1_slave_attachment' (0#1) [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_0_1/synth/axi_ipif/design_1_jesd204_0_1_slave_attachment.v:83]
INFO: [Synth 8-6155] done synthesizing module 'design_1_jesd204_0_1_axi_lite_ipif' (0#1) [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_0_1/synth/axi_ipif/design_1_jesd204_0_1_axi_lite_ipif.v:87]
INFO: [Synth 8-6157] synthesizing module 'design_1_jesd204_0_1_register_decode' [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_0_1/synth/design_1_jesd204_0_1_register_decode.v:51]
INFO: [Synth 8-155] case statement is not full and has no default [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_0_1/synth/design_1_jesd204_0_1_register_decode.v:86]
INFO: [Synth 8-6155] done synthesizing module 'design_1_jesd204_0_1_register_decode' (0#1) [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_0_1/synth/design_1_jesd204_0_1_register_decode.v:51]
INFO: [Synth 8-6157] synthesizing module 'design_1_jesd204_0_1_count_err' [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_0_1/synth/design_1_jesd204_0_1_count_err.v:50]
INFO: [Synth 8-6155] done synthesizing module 'design_1_jesd204_0_1_count_err' (0#1) [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_0_1/synth/design_1_jesd204_0_1_count_err.v:50]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [F:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (0#1) [F:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6157] synthesizing module 'design_1_jesd204_0_1_reset_block' [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_0_1/synth/design_1_jesd204_0_1_reset_block.v:46]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [F:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1174]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [F:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1174]
INFO: [Synth 8-226] default block is never used [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_0_1/synth/design_1_jesd204_0_1_reset_block.v:111]
INFO: [Synth 8-6155] done synthesizing module 'design_1_jesd204_0_1_reset_block' (0#1) [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_0_1/synth/design_1_jesd204_0_1_reset_block.v:46]
INFO: [Synth 8-6155] done synthesizing module 'design_1_jesd204_0_1_block' (0#1) [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_0_1/synth/design_1_jesd204_0_1_block.v:51]
INFO: [Synth 8-6155] done synthesizing module 'design_1_jesd204_0_1' (0#1) [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_0_1/synth/design_1_jesd204_0_1.v:51]
INFO: [Synth 8-3936] Found unconnected internal register 'rx_stat_init_r1_reg' and it is trimmed from '256' to '255' bits. [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_0_1/synth/design_1_jesd204_0_1_block.v:534]
INFO: [Synth 8-3936] Found unconnected internal register 'rx_stat_init_r2_reg' and it is trimmed from '256' to '253' bits. [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_0_1/synth/design_1_jesd204_0_1_block.v:535]
INFO: [Synth 8-3936] Found unconnected internal register 'rx_stat_init_r3_reg' and it is trimmed from '256' to '236' bits. [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_0_1/synth/design_1_jesd204_0_1_block.v:536]
WARNING: [Synth 8-7129] Port src_clk in module xpm_cdc_single is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus2ip_addr[1] in module design_1_jesd204_0_1_register_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus2ip_addr[0] in module design_1_jesd204_0_1_register_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[0] in module design_1_jesd204_0_1_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[1] in module design_1_jesd204_0_1_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[2] in module design_1_jesd204_0_1_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[3] in module design_1_jesd204_0_1_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[4] in module design_1_jesd204_0_1_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[5] in module design_1_jesd204_0_1_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[6] in module design_1_jesd204_0_1_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[7] in module design_1_jesd204_0_1_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[8] in module design_1_jesd204_0_1_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[9] in module design_1_jesd204_0_1_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[10] in module design_1_jesd204_0_1_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[11] in module design_1_jesd204_0_1_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_RNW in module design_1_jesd204_0_1_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module jesd204_v7_2_16_rx_align_out_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_r_us[7] in module jesd204_v7_2_16_rx_ila_align_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_r_us[6] in module jesd204_v7_2_16_rx_ila_align_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_r_us[5] in module jesd204_v7_2_16_rx_ila_align_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_r_us[4] in module jesd204_v7_2_16_rx_ila_align_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_r_us[3] in module jesd204_v7_2_16_rx_ila_align_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_r_us[2] in module jesd204_v7_2_16_rx_ila_align_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_r_us[1] in module jesd204_v7_2_16_rx_ila_align_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_r_us[0] in module jesd204_v7_2_16_rx_ila_align_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_a_us[7] in module jesd204_v7_2_16_rx_ila_align_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_a_us[6] in module jesd204_v7_2_16_rx_ila_align_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_a_us[5] in module jesd204_v7_2_16_rx_ila_align_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_a_us[4] in module jesd204_v7_2_16_rx_ila_align_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_a_us[3] in module jesd204_v7_2_16_rx_ila_align_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_a_us[2] in module jesd204_v7_2_16_rx_ila_align_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_a_us[1] in module jesd204_v7_2_16_rx_ila_align_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_a_us[0] in module jesd204_v7_2_16_rx_ila_align_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_q_us[7] in module jesd204_v7_2_16_rx_ila_align_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_q_us[6] in module jesd204_v7_2_16_rx_ila_align_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_q_us[5] in module jesd204_v7_2_16_rx_ila_align_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_q_us[4] in module jesd204_v7_2_16_rx_ila_align_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module jesd204_v7_2_16_rx_mem_dist_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module jesd204_v7_2_16_descram_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module jesd204_v7_2_16_rx_data_swap_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_us[7] in module jesd204_v7_2_16_rx_align_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_us[6] in module jesd204_v7_2_16_rx_align_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_us[5] in module jesd204_v7_2_16_rx_align_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_us[4] in module jesd204_v7_2_16_rx_align_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_us[3] in module jesd204_v7_2_16_rx_align_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_us[2] in module jesd204_v7_2_16_rx_align_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_us[1] in module jesd204_v7_2_16_rx_align_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_us[0] in module jesd204_v7_2_16_rx_align_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_r_us[0] in module jesd204_v7_2_16_rx_align_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_a_us[0] in module jesd204_v7_2_16_rx_align_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_q_us[0] in module jesd204_v7_2_16_rx_align_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_f_us[0] in module jesd204_v7_2_16_rx_align_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_e_us[0] in module jesd204_v7_2_16_rx_align_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port meta_eof[3] in module jesd204_v7_2_16_rx_lane_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port meta_eof[2] in module jesd204_v7_2_16_rx_lane_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port meta_eof[1] in module jesd204_v7_2_16_rx_lane_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port meta_eof[0] in module jesd204_v7_2_16_rx_lane_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port multi_frames[7] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port multi_frames[6] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port multi_frames[5] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port multi_frames[4] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port multi_frames[3] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port multi_frames[2] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port multi_frames[1] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port multi_frames[0] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_cfg_f[7] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_cfg_f[6] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_cfg_f[5] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_cfg_f[4] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_cfg_f[3] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_cfg_f[2] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_cfg_f[1] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_cfg_f[0] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_cfg_k[4] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_cfg_k[3] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_cfg_k[2] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_cfg_k[1] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_cfg_k[0] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_cfg_scr in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_cfg_did[7] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_cfg_did[6] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_cfg_did[5] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_cfg_did[4] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_cfg_did[3] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_cfg_did[2] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_cfg_did[1] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_cfg_did[0] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_cfg_bid[3] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_cfg_bid[2] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_cfg_bid[1] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_cfg_bid[0] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_cfg_m[7] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_cfg_m[6] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_cfg_m[5] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_cfg_m[4] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_cfg_m[3] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_cfg_m[2] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_cfg_m[1] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_cfg_m[0] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_cfg_cs[1] in module jesd204_v7_2_16_top is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2418.641 ; gain = 544.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2436.559 ; gain = 561.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2436.559 ; gain = 561.984
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.119 . Memory (MB): peak = 2436.559 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_0_1/synth/design_1_jesd204_0_1_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_0_1/synth/design_1_jesd204_0_1_ooc.xdc] for cell 'inst'
Parsing XDC File [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_0_1/synth/design_1_jesd204_0_1.xdc] for cell 'inst'
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_0_1/synth/design_1_jesd204_0_1.xdc:78]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_0_1/synth/design_1_jesd204_0_1.xdc:80]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_0_1/synth/design_1_jesd204_0_1.xdc:82]
Finished Parsing XDC File [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_0_1/synth/design_1_jesd204_0_1.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_0_1/synth/design_1_jesd204_0_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_jesd204_0_1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_jesd204_0_1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.runs/design_1_jesd204_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.runs/design_1_jesd204_0_1_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_jesd204_0_1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_jesd204_0_1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 8 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2553.316 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 2553.316 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [F:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2553.316 ; gain = 678.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2553.316 ; gain = 678.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  D:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.runs/design_1_jesd204_0_1_synth_1/dont_touch.xdc, line 9).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_jesd204_0_1_reset_block/sync_core_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_jesd204_0_1_reset_block/sync_gt_resetdone. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/sync_rx_sync. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/sync_rx_sysref_captured. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/sync_rxstatus2_ack. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/sync_rxstatus2_read. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/sync_rxstatus_ack. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/sync_rxstatus_read. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2553.316 ; gain = 678.742
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'jesd204_v7_2_16_cgs_state_32'
INFO: [Synth 8-802] inferred FSM for state register 'access_cs_reg' in module 'design_1_jesd204_0_1_slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     sxx |                             0000 |                             0000
                     s30 |                             0001 |                             0001
                     s31 |                             0010 |                             0010
                     s02 |                             0011 |                             1011
                     s13 |                             0100 |                             1001
                     s01 |                             0101 |                             1010
                     s12 |                             0110 |                             1000
                     s23 |                             0111 |                             0110
                     s11 |                             1000 |                             0111
                     s22 |                             1001 |                             0101
                     s33 |                             1010 |                             1101
                     s21 |                             1011 |                             0100
                     s32 |                             1100 |                             0011
                     s03 |                             1101 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'jesd204_v7_2_16_cgs_state_32'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                 READING |                              001 |                              001
               READ_WAIT |                              010 |                              010
              WRITE_WAIT |                              011 |                              011
                 WRITING |                              100 |                              100
                 B_VALID |                              101 |                              101
              BRESP_WAIT |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'access_cs_reg' using encoding 'sequential' in module 'design_1_jesd204_0_1_slave_attachment'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2553.316 ; gain = 678.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2553.316 ; gain = 678.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 2553.316 ; gain = 678.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 2553.316 ; gain = 678.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 2602.152 ; gain = 727.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 2614.250 ; gain = 739.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 2614.250 ; gain = 739.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 2614.250 ; gain = 739.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 2614.250 ; gain = 739.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 2614.250 ; gain = 739.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 2614.250 ; gain = 739.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   324|
|2     |LUT1   |    88|
|3     |LUT2   |   668|
|4     |LUT3   |   421|
|5     |LUT4   |   887|
|6     |LUT5   |   995|
|7     |LUT6   |  3882|
|8     |MUXF7  |   161|
|9     |MUXF8  |    24|
|10    |RAM64M |   384|
|11    |FDPE   |    18|
|12    |FDRE   |  6313|
|13    |FDSE   |   192|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 2614.250 ; gain = 739.676
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 2614.250 ; gain = 622.918
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 2614.250 ; gain = 739.676
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.141 . Memory (MB): peak = 2626.312 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 893 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2634.996 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 384 instances were transformed.
  RAM64M => RAM64M (RAMD64E(x4)): 384 instances

Synth Design complete, checksum: f5362212
INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:01:12 . Memory (MB): peak = 2634.996 ; gain = 1203.395
INFO: [Common 17-1381] The checkpoint 'D:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.runs/design_1_jesd204_0_1_synth_1/design_1_jesd204_0_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_jesd204_0_1, cache-ID = 00748555bb09c08a
INFO: [Coretcl 2-1174] Renamed 118 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.runs/design_1_jesd204_0_1_synth_1/design_1_jesd204_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_jesd204_0_1_utilization_synth.rpt -pb design_1_jesd204_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Sep  6 14:22:15 2025...
