<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<tables>
    <table id="compile_source_files" title="Design Files Read" column_number="2">
        <column_headers>
            <data>File Name</data>
            <data>File Type</data>
        </column_headers>
        <row>
            <data>C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/fft_ctrl.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/fft_test.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/86151/Desktop/auido_fft_fir/fft_top/FPGA_Asynchronous_FIFO-main/src/asyn_fifo.v</data>
            <data>Verilog</data>
        </row>
    </table>
    <table id="compile_runtime" title="Compile Runtime &amp; Memory" column_number="7">
        <column_headers>
            <data>Cpu Time</data>
            <data>Process Cpu Time</data>
            <data>Real Time</data>
            <data>Peak Memory (MB)</data>
            <data>Operation System</data>
            <data>CPU</data>
            <data>RAM(GB)</data>
        </column_headers>
        <row>
            <data>0h:0m:1s</data>
            <data>0h:0m:1s</data>
            <data>0h:0m:4s</data>
            <data>138</data>
            <data>WINDOWS 10 x86_64</data>
            <data>AMD Ryzen 5 5600H with Radeon Graphics</data>
            <data>16</data>
        </row>
    </table>
    <table id="compile_messages" title="Compile Messages" column_number="1">
        <column_headers/>
        <row>
            <data message="4">Enable Verilog2k features and keywords</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/fft_ctrl.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/fft_ctrl.v(line number: 3)] Analyzing module fft_ctrl (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/fft_test.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/fft_test.v(line number: 3)] Analyzing module fft_test (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/fft_top/FPGA_Asynchronous_FIFO-main/src/asyn_fifo.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/FPGA_Asynchronous_FIFO-main/src/asyn_fifo.v(line number: 3)] Analyzing module asyn_fifo (library work)</data>
        </row>
        <row>
            <data message="5">Verilog-2010: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/FPGA_Asynchronous_FIFO-main/src/asyn_fifo.v(line number: 39)] Ignore initial statements except memory $readmemh/$readmemb initialization statements</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/FPGA_Asynchronous_FIFO-main/src/asyn_fifo.v(line number: 143)] Analyzing module dual_port_sync (library work)</data>
        </row>
        <row>
            <data message="4">Module &quot;fft_test&quot; is set as top module.</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/fft_test.v(line number: 3)] Elaborating module fft_test</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/fft_test.v(line number: 34)] Elaborating instance asyn_fifo_inst</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/FPGA_Asynchronous_FIFO-main/src/asyn_fifo.v(line number: 3)] Elaborating module asyn_fifo</data>
        </row>
        <row>
            <data message="4">Module instance {fft_test.asyn_fifo_inst} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000011000
    FIFO_DEPTH_WIDTH = 32'b00000000000000000000000000001010</data>
        </row>
        <row>
            <data message="5">[C:/Users/86151/Desktop/auido_fft_fir/fft_top/FPGA_Asynchronous_FIFO-main/src/asyn_fifo.v(line number: 40)] Lvalue in procedural assign is not memory, ignore it.</data>
        </row>
        <row>
            <data message="5">[C:/Users/86151/Desktop/auido_fft_fir/fft_top/FPGA_Asynchronous_FIFO-main/src/asyn_fifo.v(line number: 41)] Lvalue in procedural assign is not memory, ignore it.</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/FPGA_Asynchronous_FIFO-main/src/asyn_fifo.v(line number: 127)] Elaborating instance m0</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/FPGA_Asynchronous_FIFO-main/src/asyn_fifo.v(line number: 143)] Elaborating module dual_port_sync</data>
        </row>
        <row>
            <data message="4">Module instance {fft_test.asyn_fifo_inst.m0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000001010
    DATA_WIDTH = 32'b00000000000000000000000000011000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/fft_test.v(line number: 67)] Elaborating instance u_fft_ctrl</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/fft_ctrl.v(line number: 3)] Elaborating module fft_ctrl</data>
        </row>
        <row>
            <data message="4">Module instance {fft_test.u_fft_ctrl} parameter value:
    FFT_point = 10'b0100000000</data>
        </row>
        <row>
            <data message="5">Verilog-2036: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/fft_test.v(line number: 67)] Net fft_ready connected to input port of module instance fft_test.u_fft_ctrl has no driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Sdm-2014: Feedback mux created for signal 'r_ptr_sync[0]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. </data>
        </row>
        <row>
            <data message="5">Sdm-2014: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/FPGA_Asynchronous_FIFO-main/src/asyn_fifo.v(line number: 15)] Feedback mux created for signal 'data_count_w'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. </data>
        </row>
        <row>
            <data message="5">Sdm-2014: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/FPGA_Asynchronous_FIFO-main/src/asyn_fifo.v(line number: 15)] Feedback mux created for signal 'data_count_r'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. </data>
        </row>
        <row>
            <data message="5">Sdm-2014: Feedback mux created for signal 'r_ptr_sync[10]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. </data>
        </row>
        <row>
            <data message="5">Sdm-2014: Feedback mux created for signal 'r_ptr_sync[9]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. </data>
        </row>
        <row>
            <data message="5">Sdm-2014: Feedback mux created for signal 'r_ptr_sync[8]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. </data>
        </row>
        <row>
            <data message="5">Sdm-2014: Feedback mux created for signal 'r_ptr_sync[7]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. </data>
        </row>
        <row>
            <data message="5">Sdm-2014: Feedback mux created for signal 'r_ptr_sync[6]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. </data>
        </row>
        <row>
            <data message="5">Sdm-2014: Feedback mux created for signal 'r_ptr_sync[5]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. </data>
        </row>
        <row>
            <data message="5">Sdm-2014: Feedback mux created for signal 'r_ptr_sync[4]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. </data>
        </row>
        <row>
            <data message="5">Sdm-2014: Feedback mux created for signal 'r_ptr_sync[3]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. </data>
        </row>
        <row>
            <data message="5">Sdm-2014: Feedback mux created for signal 'r_ptr_sync[2]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. </data>
        </row>
        <row>
            <data message="5">Sdm-2014: Feedback mux created for signal 'r_ptr_sync[1]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. </data>
        </row>
        <row>
            <data message="4">Sdm-0001: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/FPGA_Asynchronous_FIFO-main/src/asyn_fifo.v(line number: 160)] Found Ram ram, depth=1024, width=24.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N136_10 (bmsREDXOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N11_10 (bmsREDXOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N3_10 (bmsREDXOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N128_10 (bmsREDXOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N36 (bmsREDXOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N43 (bmsREDXOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N50 (bmsREDXOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N57 (bmsREDXOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N64 (bmsREDXOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N71 (bmsREDXOR).</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
    </table>
    <general_container id="compile_settings">
        <table_container>
            <table id="compile_settings" title="Compile Settings" column_number="2">
                <column_headers>
                    <data>Name</data>
                    <data>Value</data>
                </column_headers>
                <row>
                    <data>Part</data>
                    <data>PGL12G-5FBG256</data>
                </row>
                <row>
                    <data>Top Module</data>
                    <data>fft_test</data>
                </row>
            </table>
        </table_container>
        <general_container align="3">
            <table_container>
                <data>Verilog</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>SystemVerilog</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Allow Duplicate Modules</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Include Path Order: 
 (Relative to Verilog File)</data>
                        <data>C:/Users/86151/Desktop/auido_fft_fir/fft_top/fft_pango	</data>
                    </row>
                    <row>
                        <data>Parameters/Generics</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Compiler Directives</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Loop Limit</data>
                        <data>2000</data>
                    </row>
                </table>
            </table_container>
            <table_container>
                <data>Options</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>FSM Compiler</data>
                        <data>auto</data>
                    </row>
                </table>
            </table_container>
        </general_container>
    </general_container>
</tables>