

================================================================
== Vitis HLS Report for 'event_queue_kernel_Pipeline_VITIS_LOOP_305_23'
================================================================
* Date:           Wed Aug  7 18:38:59 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        pdes_fpga_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.249 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_305_2  |        ?|        ?|         3|          2|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     116|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      95|    -|
|Register         |        -|     -|     135|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     135|     211|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln887_fu_142_p2     |         +|   0|  0|  23|          16|           2|
    |addr_cmp_fu_114_p2      |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln1065_fu_166_p2   |      icmp|   0|  0|  13|          16|           2|
    |icmp_ln1069_fu_92_p2    |      icmp|   0|  0|  13|          16|           2|
    |icmp_ln1085_fu_103_p2   |      icmp|   0|  0|  20|          32|          32|
    |reuse_select_fu_154_p3  |    select|   0|  0|  16|           1|          16|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 116|         146|         120|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  14|          3|    1|          3|
    |ap_done_int                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_sig_allocacmp_commit_entry_V  |   9|          2|   16|         32|
    |g_event_queue_free_head_V_o      |   9|          2|   16|         32|
    |g_event_queue_lp_heads_V_3_o     |   9|          2|   16|         32|
    |g_event_queue_size_V_o           |   9|          2|   16|         32|
    |reuse_addr_reg_fu_38             |   9|          2|   64|        128|
    |reuse_reg_fu_42                  |   9|          2|   16|         32|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  95|         21|  148|        297|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |addr_cmp_reg_231             |   1|   0|    1|          0|
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |commit_entry_V_reg_197       |  16|   0|   16|          0|
    |icmp_ln1069_reg_202          |   1|   0|    1|          0|
    |reuse_addr_reg_fu_38         |  64|   0|   64|          0|
    |reuse_reg_fu_42              |  16|   0|   16|          0|
    |reuse_reg_load_reg_226       |  16|   0|   16|          0|
    |zext_ln587_reg_206           |  16|   0|   64|         48|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 135|   0|  183|         48|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|                    RTL Ports                    | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+-------------------------------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                                           |   in|    1|  ap_ctrl_hs|  event_queue_kernel_Pipeline_VITIS_LOOP_305_23|  return value|
|ap_rst                                           |   in|    1|  ap_ctrl_hs|  event_queue_kernel_Pipeline_VITIS_LOOP_305_23|  return value|
|ap_start                                         |   in|    1|  ap_ctrl_hs|  event_queue_kernel_Pipeline_VITIS_LOOP_305_23|  return value|
|ap_done                                          |  out|    1|  ap_ctrl_hs|  event_queue_kernel_Pipeline_VITIS_LOOP_305_23|  return value|
|ap_idle                                          |  out|    1|  ap_ctrl_hs|  event_queue_kernel_Pipeline_VITIS_LOOP_305_23|  return value|
|ap_ready                                         |  out|    1|  ap_ctrl_hs|  event_queue_kernel_Pipeline_VITIS_LOOP_305_23|  return value|
|time_r                                           |   in|   32|     ap_none|                                         time_r|        scalar|
|g_event_queue_lp_heads_V_3_i                     |   in|   16|     ap_ovld|                     g_event_queue_lp_heads_V_3|       pointer|
|g_event_queue_lp_heads_V_3_o                     |  out|   16|     ap_ovld|                     g_event_queue_lp_heads_V_3|       pointer|
|g_event_queue_lp_heads_V_3_o_ap_vld              |  out|    1|     ap_ovld|                     g_event_queue_lp_heads_V_3|       pointer|
|g_event_queue_buffer_next_V_address0             |  out|    7|   ap_memory|                    g_event_queue_buffer_next_V|         array|
|g_event_queue_buffer_next_V_ce0                  |  out|    1|   ap_memory|                    g_event_queue_buffer_next_V|         array|
|g_event_queue_buffer_next_V_we0                  |  out|    1|   ap_memory|                    g_event_queue_buffer_next_V|         array|
|g_event_queue_buffer_next_V_d0                   |  out|   16|   ap_memory|                    g_event_queue_buffer_next_V|         array|
|g_event_queue_buffer_next_V_q0                   |   in|   16|   ap_memory|                    g_event_queue_buffer_next_V|         array|
|g_event_queue_free_head_V_i                      |   in|   16|     ap_ovld|                      g_event_queue_free_head_V|       pointer|
|g_event_queue_free_head_V_o                      |  out|   16|     ap_ovld|                      g_event_queue_free_head_V|       pointer|
|g_event_queue_free_head_V_o_ap_vld               |  out|    1|     ap_ovld|                      g_event_queue_free_head_V|       pointer|
|g_event_queue_size_V_i                           |   in|   16|     ap_ovld|                           g_event_queue_size_V|       pointer|
|g_event_queue_size_V_o                           |  out|   16|     ap_ovld|                           g_event_queue_size_V|       pointer|
|g_event_queue_size_V_o_ap_vld                    |  out|    1|     ap_ovld|                           g_event_queue_size_V|       pointer|
|g_event_queue_buffer_event_recv_time_V_address0  |  out|    7|   ap_memory|         g_event_queue_buffer_event_recv_time_V|         array|
|g_event_queue_buffer_event_recv_time_V_ce0       |  out|    1|   ap_memory|         g_event_queue_buffer_event_recv_time_V|         array|
|g_event_queue_buffer_event_recv_time_V_q0        |   in|   32|   ap_memory|         g_event_queue_buffer_event_recv_time_V|         array|
|g_event_queue_lp_tails_V_3                       |  out|   16|      ap_vld|                     g_event_queue_lp_tails_V_3|       pointer|
|g_event_queue_lp_tails_V_3_ap_vld                |  out|    1|      ap_vld|                     g_event_queue_lp_tails_V_3|       pointer|
+-------------------------------------------------+-----+-----+------------+-----------------------------------------------+--------------+

