strict digraph "" {
	node [label="\N"];
	"644:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fbd1c2e60d0>",
		clk_sens=False,
		fillcolor=gold,
		label="644:AL",
		sens="['Clk_SYS', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'Add_wr_jump']"];
	"645:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbd1c2e6250>",
		fillcolor=springgreen,
		label="645:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"644:AL" -> "645:IF"	 [cond="[]",
		lineno=None];
	"648:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbd1c2e6290>",
		fillcolor=firebrick,
		label="648:NS
Add_wr_jump_rd_pl1 <= Add_wr_jump;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbd1c2e6290>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_644:AL"	 [def_var="['Add_wr_jump_rd_pl1']",
		label="Leaf_644:AL"];
	"648:NS" -> "Leaf_644:AL"	 [cond="[]",
		lineno=None];
	"645:IF" -> "648:NS"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=645];
	"646:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbd1c2e6410>",
		fillcolor=firebrick,
		label="646:NS
Add_wr_jump_rd_pl1 <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbd1c2e6410>]",
		style=filled,
		typ=NonblockingSubstitution];
	"645:IF" -> "646:NS"	 [cond="['Reset']",
		label=Reset,
		lineno=645];
	"646:NS" -> "Leaf_644:AL"	 [cond="[]",
		lineno=None];
}
