Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 1.00 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 1.00 secs
 
--> Reading design: eppctrl.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "eppctrl.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "eppctrl"
Output Format                      : NGC
Target Device                      : xc3s400-5-ft256

---- Source Options
Top Module Name                    : eppctrl
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "//mac/home/Desktop/Study/COMP3601/comp3601/VHDL/epp/eppctrl.vhd" in Library work.
Entity <eppctrl> compiled.
Entity <eppctrl> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <eppctrl> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <eppctrl> in library <work> (Architecture <Behavioral>).
INFO:Xst:1739 - HDL ADVISOR - "//mac/home/Desktop/Study/COMP3601/comp3601/VHDL/epp/eppctrl.vhd" line 41: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:2679 - Register <nothing> in unit <eppctrl> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <eppctrl> analyzed. Unit <eppctrl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <eppctrl>.
    Related source file is "//mac/home/Desktop/Study/COMP3601/comp3601/VHDL/epp/eppctrl.vhd".
WARNING:Xst:646 - Signal <nothing> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <y>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 21                                             |
    | Inputs             | 3                                              |
    | Outputs            | 1                                              |
    | Clock              | sw                        (rising_edge)        |
    | Power Up State     | initial                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit tristate buffer for signal <data>.
    Found 8-bit 4-to-1 multiplexer for signal <busEppData>.
    Found 8-bit tristate buffer for signal <busEppIn>.
    Found 8-bit register for signal <reg_bram_addr>.
    Found 8-bit register for signal <reg_data_bottom8>.
    Found 8-bit register for signal <reg_data_top4>.
    Found 2-bit register for signal <regEppAdr>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  26 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <eppctrl> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 4
 2-bit register                                        : 1
 8-bit register                                        : 3
# Multiplexers                                         : 1
 8-bit 4-to-1 multiplexer                              : 1
# Tristates                                            : 2
 8-bit tristate buffer                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <y/FSM> on signal <y[1:4]> with user encoding.
-------------------------
 State       | Encoding
-------------------------
 initial     | 0000
 read_addr   | 0001
 wait_r_addr | 0010
 read_data   | 0011
 wait_r_data | 0100
 write_addr  | 0101
 wait_w_addr | 0110
 write_data  | 0111
 wait_w_data | 1000
-------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Registers                                            : 26
 Flip-Flops                                            : 26
# Multiplexers                                         : 1
 8-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2042 - Unit eppctrl: 8 internal tristates are replaced by logic (pull-up yes): busEppIn<0>, busEppIn<1>, busEppIn<2>, busEppIn<3>, busEppIn<4>, busEppIn<5>, busEppIn<6>, busEppIn<7>.

Optimizing unit <eppctrl> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block eppctrl, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 30
 Flip-Flops                                            : 30

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : eppctrl.ngr
Top Level Output File Name         : eppctrl
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 17

Cell Usage :
# BELS                             : 49
#      LUT2                        : 3
#      LUT2_L                      : 1
#      LUT3                        : 19
#      LUT4                        : 15
#      LUT4_D                      : 1
#      LUT4_L                      : 1
#      MUXF5                       : 9
# FlipFlops/Latches                : 30
#      FD                          : 2
#      FDE                         : 26
#      FDS                         : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 16
#      IBUF                        : 3
#      IOBUF                       : 8
#      OBUF                        : 5
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400ft256-5 

 Number of Slices:                       28  out of   3584     0%  
 Number of Slice Flip Flops:             30  out of   7168     0%  
 Number of 4 input LUTs:                 40  out of   7168     0%  
 Number of IOs:                          17
 Number of bonded IOBs:                  17  out of    173     9%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
sw                                 | BUFGP                  | 30    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 4.935ns (Maximum Frequency: 202.628MHz)
   Minimum input arrival time before clock: 4.353ns
   Maximum output required time after clock: 8.508ns
   Maximum combinational path delay: 8.920ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sw'
  Clock period: 4.935ns (frequency: 202.628MHz)
  Total number of paths / destination ports: 98 / 56
-------------------------------------------------------------------------
Delay:               4.935ns (Levels of Logic = 2)
  Source:            y_FSM_FFd4 (FF)
  Destination:       y_FSM_FFd2 (FF)
  Source Clock:      sw rising
  Destination Clock: sw rising

  Data Path: y_FSM_FFd4 to y_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             16   0.626   1.074  y_FSM_FFd4 (y_FSM_FFd4)
     LUT4_D:I3->O          1   0.479   0.704  y_FSM_FFd2-In21 (N11)
     LUT4:I3->O            1   0.479   0.681  y_FSM_FFd2-In55 (y_FSM_FFd2-In55)
     FDS:S                     0.892          y_FSM_FFd2
    ----------------------------------------
    Total                      4.935ns (2.476ns logic, 2.459ns route)
                                       (50.2% logic, 49.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sw'
  Total number of paths / destination ports: 95 / 58
-------------------------------------------------------------------------
Offset:              4.353ns (Levels of Logic = 2)
  Source:            ctlEppAstb (PAD)
  Destination:       y_FSM_FFd2 (FF)
  Destination Clock: sw rising

  Data Path: ctlEppAstb to y_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            24   0.715   1.586  ctlEppAstb_IBUF (led_2_OBUF)
     LUT4:I2->O            1   0.479   0.681  y_FSM_FFd2-In55 (y_FSM_FFd2-In55)
     FDS:S                     0.892          y_FSM_FFd2
    ----------------------------------------
    Total                      4.353ns (2.086ns logic, 2.267ns route)
                                       (47.9% logic, 52.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sw'
  Total number of paths / destination ports: 58 / 10
-------------------------------------------------------------------------
Offset:              8.508ns (Levels of Logic = 3)
  Source:            regEppAdr_1 (FF)
  Destination:       data<7> (PAD)
  Source Clock:      sw rising

  Data Path: regEppAdr_1 to data<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             18   0.626   1.499  regEppAdr_1 (regEppAdr_1)
     LUT3:I0->O            1   0.479   0.000  busEppOut<7>_G (N60)
     MUXF5:I1->O           1   0.314   0.681  busEppOut<7> (busEppOut<7>)
     IOBUF:I->IO               4.909          data_7_IOBUF (data<7>)
    ----------------------------------------
    Total                      8.508ns (6.328ns logic, 2.180ns route)
                                       (74.4% logic, 25.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 27 / 11
-------------------------------------------------------------------------
Delay:               8.920ns (Levels of Logic = 4)
  Source:            ctlEppAstb (PAD)
  Destination:       data<7> (PAD)

  Data Path: ctlEppAstb to data<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            24   0.715   1.822  ctlEppAstb_IBUF (led_2_OBUF)
     LUT4:I0->O            1   0.479   0.000  busEppOut<7>_F (N59)
     MUXF5:I0->O           1   0.314   0.681  busEppOut<7> (busEppOut<7>)
     IOBUF:I->IO               4.909          data_7_IOBUF (data<7>)
    ----------------------------------------
    Total                      8.920ns (6.417ns logic, 2.503ns route)
                                       (71.9% logic, 28.1% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.97 secs
 
--> 

Total memory usage is 251456 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    2 (   0 filtered)

