// Seed: 3788258175
module module_0 (
    input  wand  id_0,
    input  tri0  id_1,
    input  tri0  id_2,
    output logic id_3
);
  wire id_5;
  wire id_6;
  wire id_7;
  ;
  integer id_8[integer];
  always id_3 = #1 -1;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    output uwire id_2,
    output logic id_3,
    input uwire id_4,
    input uwire id_5,
    input supply0 id_6,
    input uwire id_7,
    input uwire id_8,
    output tri id_9
);
  assign id_3 = -1;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_5,
      id_3
  );
  always @(posedge id_5 + id_1 - 1) begin : LABEL_0
    id_3 = 1'b0;
  end
endmodule
