/*
 * (C) Copyright 2003
 * David Müller ELSOFT AG Switzerland. d.mueller@elsoft.ch
 *
 * See file CREDITS for list of people who contributed to this
 * project.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation; either version 2 of
 * the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
 * MA 02111-1307 USA
 */

/************************************************
 * NAME	    : S5PC11X.h
 * Version  : 31.3.2003
 *
 * common stuff for SAMSUNG S5PC11X SoC
 ************************************************/

#ifndef __S5PC11X_H__
#define __S5PC11X_H__

#include <common.h>
typedef vu_char		S5PC11X_REG8;
typedef vu_short	S5PC11X_REG16;
typedef vu_long		S5PC11X_REG32;

/* Memory controller (see manual chapter 5) */
typedef struct {
	S5PC11X_REG32	BWSCON;
	S5PC11X_REG32	BANKCON[8];
	S5PC11X_REG32	REFRESH;
	S5PC11X_REG32	BANKSIZE;
	S5PC11X_REG32	MRSRB6;
	S5PC11X_REG32	MRSRB7;
} /*__attribute__((__packed__))*/ S5PC11X_MEMCTL;


/* USB HOST (see manual chapter 12) */
typedef struct {
	S5PC11X_REG32	HcRevision;
	S5PC11X_REG32	HcControl;
	S5PC11X_REG32	HcCommonStatus;
	S5PC11X_REG32	HcInterruptStatus;
	S5PC11X_REG32	HcInterruptEnable;
	S5PC11X_REG32	HcInterruptDisable;
	S5PC11X_REG32	HcHCCA;
	S5PC11X_REG32	HcPeriodCuttendED;
	S5PC11X_REG32	HcControlHeadED;
	S5PC11X_REG32	HcControlCurrentED;
	S5PC11X_REG32	HcBulkHeadED;
	S5PC11X_REG32	HcBuldCurrentED;
	S5PC11X_REG32	HcDoneHead;
	S5PC11X_REG32	HcRmInterval;
	S5PC11X_REG32	HcFmRemaining;
	S5PC11X_REG32	HcFmNumber;
	S5PC11X_REG32	HcPeriodicStart;
	S5PC11X_REG32	HcLSThreshold;
	S5PC11X_REG32	HcRhDescriptorA;
	S5PC11X_REG32	HcRhDescriptorB;
	S5PC11X_REG32	HcRhStatus;
	S5PC11X_REG32	HcRhPortStatus1;
	S5PC11X_REG32	HcRhPortStatus2;
} /*__attribute__((__packed__))*/ S5PC11X_USB_HOST;


/* INTERRUPT (see manual chapter 14) */
typedef struct {
	S5PC11X_REG32	SRCPND;
	S5PC11X_REG32	INTMOD;
	S5PC11X_REG32	INTMSK;
	S5PC11X_REG32	PRIORITY;
	S5PC11X_REG32	INTPND;
	S5PC11X_REG32	INTOFFSET;
} /*__attribute__((__packed__))*/ S5PC11X_INTERRUPT;


/* DMAS (see manual chapter 8) */
typedef struct {
	S5PC11X_REG32	DISRC;
	S5PC11X_REG32	DIDST;
	S5PC11X_REG32	DCON;
	S5PC11X_REG32	DSTAT;
	S5PC11X_REG32	DCSRC;
	S5PC11X_REG32	DCDST;
	S5PC11X_REG32	DMASKTRIG;
} /*__attribute__((__packed__))*/ S5PC11X_DMA;

typedef struct {
	S5PC11X_DMA	dma[4];
} /*__attribute__((__packed__))*/ S5PC11X_DMAS;


/* CLOCK & POWER MANAGEMENT (see S3C2400 manual chapter 6) */
/*                          (see S3C2410 manual chapter 7) */
typedef struct {
	S5PC11X_REG32	LOCKTIME;
	S5PC11X_REG32	MPLLCON;
	S5PC11X_REG32	UPLLCON;
	S5PC11X_REG32	CLKCON;
	S5PC11X_REG32	CLKSLOW;
	S5PC11X_REG32	CLKDIVN;
} /*__attribute__((__packed__))*/ S5PC11X_CLOCK_POWER;


/* LCD CONTROLLER (see manual chapter 15) */
typedef struct {
	S5PC11X_REG32	LCDCON1;
	S5PC11X_REG32	LCDCON2;
	S5PC11X_REG32	LCDCON3;
	S5PC11X_REG32	LCDCON4;
	S5PC11X_REG32	LCDCON5;
	S5PC11X_REG32	LCDSADDR1;
	S5PC11X_REG32	LCDSADDR2;
	S5PC11X_REG32	LCDSADDR3;
	S5PC11X_REG32	REDLUT;
	S5PC11X_REG32	GREENLUT;
	S5PC11X_REG32	BLUELUT;
	S5PC11X_REG32	res[8];
	S5PC11X_REG32	DITHMODE;
	S5PC11X_REG32	TPAL;
} /*__attribute__((__packed__))*/ S5PC11X_LCD;


/* NAND FLASH (see S3C2410 manual chapter 6) */
typedef struct {
	S5PC11X_REG32	NFCONF;
	S5PC11X_REG32	NFCMD;
	S5PC11X_REG32	NFADDR;
	S5PC11X_REG32	NFDATA;
	S5PC11X_REG32	NFSTAT;
	S5PC11X_REG32	NFECC;
} /*__attribute__((__packed__))*/ S3C2410_NAND;


/* UART (see manual chapter 11) */
typedef struct {
	S5PC11X_REG32	ULCON;
	S5PC11X_REG32	UCON;
	S5PC11X_REG32	UFCON;
	S5PC11X_REG32	UMCON;
	S5PC11X_REG32	UTRSTAT;
	S5PC11X_REG32	UERSTAT;
	S5PC11X_REG32	UFSTAT;
	S5PC11X_REG32	UMSTAT;
#ifdef __BIG_ENDIAN
	S5PC11X_REG8	res1[3];
	S5PC11X_REG8	UTXH;
	S5PC11X_REG8	res2[3];
	S5PC11X_REG8	URXH;
#else /* Little Endian */
	S5PC11X_REG8	UTXH;
	S5PC11X_REG8	res1[3];
	S5PC11X_REG8	URXH;
	S5PC11X_REG8	res2[3];
#endif
	S5PC11X_REG32	UBRDIV;
} /*__attribute__((__packed__))*/ S5PC11X_UART;


/* PWM TIMER (see manual chapter 10) */
typedef struct {
	S5PC11X_REG32	TCNTB;
	S5PC11X_REG32	TCMPB;
	S5PC11X_REG32	TCNTO;
} /*__attribute__((__packed__))*/ S5PC11X_TIMER;

typedef struct {
	S5PC11X_REG32	TCFG0;
	S5PC11X_REG32	TCFG1;
	S5PC11X_REG32	TCON;
	S5PC11X_TIMER	ch[4];
	S5PC11X_REG32	TCNTB4;
	S5PC11X_REG32	TCNTO4;
} /*__attribute__((__packed__))*/ S5PC11X_TIMERS;


/* USB DEVICE (see manual chapter 13) */
typedef struct {
#ifdef __BIG_ENDIAN
	S5PC11X_REG8	res[3];
	S5PC11X_REG8	EP_FIFO_REG;
#else /*  little endian */
	S5PC11X_REG8	EP_FIFO_REG;
	S5PC11X_REG8	res[3];
#endif
} /*__attribute__((__packed__))*/ S5PC11X_USB_DEV_FIFOS;

typedef struct {
#ifdef __BIG_ENDIAN
	S5PC11X_REG8	res1[3];
	S5PC11X_REG8	EP_DMA_CON;
	S5PC11X_REG8	res2[3];
	S5PC11X_REG8	EP_DMA_UNIT;
	S5PC11X_REG8	res3[3];
	S5PC11X_REG8	EP_DMA_FIFO;
	S5PC11X_REG8	res4[3];
	S5PC11X_REG8	EP_DMA_TTC_L;
	S5PC11X_REG8	res5[3];
	S5PC11X_REG8	EP_DMA_TTC_M;
	S5PC11X_REG8	res6[3];
	S5PC11X_REG8	EP_DMA_TTC_H;
#else /*  little endian */
	S5PC11X_REG8	EP_DMA_CON;
	S5PC11X_REG8	res1[3];
	S5PC11X_REG8	EP_DMA_UNIT;
	S5PC11X_REG8	res2[3];
	S5PC11X_REG8	EP_DMA_FIFO;
	S5PC11X_REG8	res3[3];
	S5PC11X_REG8	EP_DMA_TTC_L;
	S5PC11X_REG8	res4[3];
	S5PC11X_REG8	EP_DMA_TTC_M;
	S5PC11X_REG8	res5[3];
	S5PC11X_REG8	EP_DMA_TTC_H;
	S5PC11X_REG8	res6[3];
#endif
} /*__attribute__((__packed__))*/ S5PC11X_USB_DEV_DMAS;

typedef struct {
#ifdef __BIG_ENDIAN
	S5PC11X_REG8	res1[3];
	S5PC11X_REG8	FUNC_ADDR_REG;
	S5PC11X_REG8	res2[3];
	S5PC11X_REG8	PWR_REG;
	S5PC11X_REG8	res3[3];
	S5PC11X_REG8	EP_INT_REG;
	S5PC11X_REG8	res4[15];
	S5PC11X_REG8	USB_INT_REG;
	S5PC11X_REG8	res5[3];
	S5PC11X_REG8	EP_INT_EN_REG;
	S5PC11X_REG8	res6[15];
	S5PC11X_REG8	USB_INT_EN_REG;
	S5PC11X_REG8	res7[3];
	S5PC11X_REG8	FRAME_NUM1_REG;
	S5PC11X_REG8	res8[3];
	S5PC11X_REG8	FRAME_NUM2_REG;
	S5PC11X_REG8	res9[3];
	S5PC11X_REG8	INDEX_REG;
	S5PC11X_REG8	res10[7];
	S5PC11X_REG8	MAXP_REG;
	S5PC11X_REG8	res11[3];
	S5PC11X_REG8	EP0_CSR_IN_CSR1_REG;
	S5PC11X_REG8	res12[3];
	S5PC11X_REG8	IN_CSR2_REG;
	S5PC11X_REG8	res13[7];
	S5PC11X_REG8	OUT_CSR1_REG;
	S5PC11X_REG8	res14[3];
	S5PC11X_REG8	OUT_CSR2_REG;
	S5PC11X_REG8	res15[3];
	S5PC11X_REG8	OUT_FIFO_CNT1_REG;
	S5PC11X_REG8	res16[3];
	S5PC11X_REG8	OUT_FIFO_CNT2_REG;
#else /*  little endian */
	S5PC11X_REG8	FUNC_ADDR_REG;
	S5PC11X_REG8	res1[3];
	S5PC11X_REG8	PWR_REG;
	S5PC11X_REG8	res2[3];
	S5PC11X_REG8	EP_INT_REG;
	S5PC11X_REG8	res3[15];
	S5PC11X_REG8	USB_INT_REG;
	S5PC11X_REG8	res4[3];
	S5PC11X_REG8	EP_INT_EN_REG;
	S5PC11X_REG8	res5[15];
	S5PC11X_REG8	USB_INT_EN_REG;
	S5PC11X_REG8	res6[3];
	S5PC11X_REG8	FRAME_NUM1_REG;
	S5PC11X_REG8	res7[3];
	S5PC11X_REG8	FRAME_NUM2_REG;
	S5PC11X_REG8	res8[3];
	S5PC11X_REG8	INDEX_REG;
	S5PC11X_REG8	res9[7];
	S5PC11X_REG8	MAXP_REG;
	S5PC11X_REG8	res10[7];
	S5PC11X_REG8	EP0_CSR_IN_CSR1_REG;
	S5PC11X_REG8	res11[3];
	S5PC11X_REG8	IN_CSR2_REG;
	S5PC11X_REG8	res12[3];
	S5PC11X_REG8	OUT_CSR1_REG;
	S5PC11X_REG8	res13[7];
	S5PC11X_REG8	OUT_CSR2_REG;
	S5PC11X_REG8	res14[3];
	S5PC11X_REG8	OUT_FIFO_CNT1_REG;
	S5PC11X_REG8	res15[3];
	S5PC11X_REG8	OUT_FIFO_CNT2_REG;
	S5PC11X_REG8	res16[3];
#endif /*  __BIG_ENDIAN */
	S5PC11X_USB_DEV_FIFOS	fifo[5];
	S5PC11X_USB_DEV_DMAS	dma[5];
} /*__attribute__((__packed__))*/ S5PC11X_USB_DEVICE;


/* WATCH DOG TIMER (see manual chapter 18) */
typedef struct {
	S5PC11X_REG32	WTCON;
	S5PC11X_REG32	WTDAT;
	S5PC11X_REG32	WTCNT;
} /*__attribute__((__packed__))*/ S5PC11X_WATCHDOG;


/* IIC (see manual chapter 20) */
typedef struct {
	S5PC11X_REG32	IICCON;
	S5PC11X_REG32	IICSTAT;
	S5PC11X_REG32	IICADD;
	S5PC11X_REG32	IICDS;
} /*__attribute__((__packed__))*/ S5PC11X_I2C;


/* IIS (see manual chapter 21) */
typedef struct {
#ifdef __BIG_ENDIAN
	S5PC11X_REG16	res1;
	S5PC11X_REG16	IISCON;
	S5PC11X_REG16	res2;
	S5PC11X_REG16	IISMOD;
	S5PC11X_REG16	res3;
	S5PC11X_REG16	IISPSR;
	S5PC11X_REG16	res4;
	S5PC11X_REG16	IISFCON;
	S5PC11X_REG16	res5;
	S5PC11X_REG16	IISFIFO;
#else /*  little endian */
	S5PC11X_REG16	IISCON;
	S5PC11X_REG16	res1;
	S5PC11X_REG16	IISMOD;
	S5PC11X_REG16	res2;
	S5PC11X_REG16	IISPSR;
	S5PC11X_REG16	res3;
	S5PC11X_REG16	IISFCON;
	S5PC11X_REG16	res4;
	S5PC11X_REG16	IISFIFO;
	S5PC11X_REG16	res5;
#endif
} /*__attribute__((__packed__))*/ S5PC11X_I2S;


typedef struct {
S5PC11X_REG32  VIDCON0;
S5PC11X_REG32  VIDCON1;
S5PC11X_REG32  VIDCON2;
S5PC11X_REG8  res1[4];
S5PC11X_REG32  VIDTCON0;
S5PC11X_REG32  VIDTCON1;
S5PC11X_REG32  VIDTCON2;
S5PC11X_REG8  res2[4];
S5PC11X_REG32  WINCON0;
S5PC11X_REG32  WINCON1;
S5PC11X_REG32  WINCON2;
S5PC11X_REG32  WINCON3;
S5PC11X_REG32  WINCON4;
S5PC11X_REG32  SHADOWCON;
S5PC11X_REG8  res3[8];
S5PC11X_REG32  VIDOSD0A;
S5PC11X_REG32  VIDOSD0B;
S5PC11X_REG32  VIDOSD0C;
S5PC11X_REG8  res4[4];
S5PC11X_REG32  VIDOSD1A;
S5PC11X_REG32  VIDOSD1B;
S5PC11X_REG32  VIDOSD1C;
S5PC11X_REG32  VIDOSD1D;
S5PC11X_REG32  VIDOSD2A;
S5PC11X_REG32  VIDOSD2B;
S5PC11X_REG32  VIDOSD2C;
S5PC11X_REG32  VIDOSD2D;
S5PC11X_REG32  VIDOSD3A;
S5PC11X_REG32  VIDOSD3B;
S5PC11X_REG32  VIDOSD3C;
S5PC11X_REG8  res5[4];
S5PC11X_REG32  VIDOSD4A;
S5PC11X_REG32  VIDOSD4B;
S5PC11X_REG32  VIDOSD4C;
S5PC11X_REG8  res6[20];
S5PC11X_REG32  VIDW00ADD0B0; 
S5PC11X_REG32  VIDW00ADD0B1;
S5PC11X_REG32  VIDW01ADD0B0;
S5PC11X_REG32  VIDW01ADD0B1;
S5PC11X_REG32  VIDW02ADD0B0;
S5PC11X_REG32  VIDW02ADD0B1;
S5PC11X_REG32  VIDW03ADD0B0;
S5PC11X_REG32  VIDW03ADD0B1;
S5PC11X_REG32  VIDW04ADD0B0;
S5PC11X_REG32  VIDW04ADD0B1;
S5PC11X_REG8  res7[8];
S5PC11X_REG32  VIDW00ADD1B0;
S5PC11X_REG32  VIDW00ADD1B1;
S5PC11X_REG32  VIDW01ADD1B0;
S5PC11X_REG32  VIDW01ADD1B1;
S5PC11X_REG32  VIDW02ADD1B0;
S5PC11X_REG32  VIDW02ADD1B1;
S5PC11X_REG32  VIDW03ADD1B0;
S5PC11X_REG32  VIDW03ADD1B1;
S5PC11X_REG32  VIDW04ADD1B0;
S5PC11X_REG32  VIDW04ADD1B1;
S5PC11X_REG8  res8[8];
S5PC11X_REG32  VIDW00ADD2;
S5PC11X_REG32  VIDW01ADD2;
S5PC11X_REG32  VIDW02ADD2;
S5PC11X_REG32  VIDW03ADD2;
S5PC11X_REG32  VIDW04ADD2;
S5PC11X_REG8  res9[28];
S5PC11X_REG32  VIDINTCON0;
S5PC11X_REG32  VIDINTCON1;
S5PC11X_REG8  res10[8];
S5PC11X_REG32  W1KEYCON0;
S5PC11X_REG32  W1KEYCON1;
S5PC11X_REG32  W2KEYCON0;
S5PC11X_REG32  W2KEYCON1;
S5PC11X_REG32  W3KEYCON0;
S5PC11X_REG32  W3KEYCON1;
S5PC11X_REG32  W4KEYCON0;
S5PC11X_REG32  W4KEYCON1;
S5PC11X_REG32  W1KEYALPHA;
S5PC11X_REG32  W2KEYALPHA;
S5PC11X_REG32  W3KEYALPHA;
S5PC11X_REG32  W4KEYALPHA;
S5PC11X_REG32  DITHMODE;
S5PC11X_REG8  res11[12];
S5PC11X_REG32  WIN0MAP;
S5PC11X_REG32  WIN1MAP;
S5PC11X_REG32  WIN2MAP;
S5PC11X_REG32  WIN3MAP;
S5PC11X_REG32  WIN4MAP;
S5PC11X_REG8  res12[8];
S5PC11X_REG32  WPALCON_H;
S5PC11X_REG32  WPALCON_L;
S5PC11X_REG32  TRIGCON;
S5PC11X_REG8  res13[8];
S5PC11X_REG32  I80IFCONA0;
S5PC11X_REG32  I80IFCONA1;
S5PC11X_REG32  I80IFCONB0;
S5PC11X_REG32  I80IFCONB1;
S5PC11X_REG32  COLORGAINCON;
S5PC11X_REG8  res14[12];
S5PC11X_REG32  LDI_CMDCON0;
S5PC11X_REG32  LDI_CMDCON1;
S5PC11X_REG8  res15[8];
S5PC11X_REG32  SIFCCON0;
S5PC11X_REG32  SIFCCON1; 
S5PC11X_REG32  SIFCCON2;
S5PC11X_REG32  HUECOEF00;
S5PC11X_REG32  HUECOEF01;
S5PC11X_REG32  HUECOEF10;
S5PC11X_REG32  HUECOEF11;
S5PC11X_REG32  HUEOFFSET;
S5PC11X_REG32  VIDW0ALPHA0;
S5PC11X_REG32  VIDW0ALPHA1;
S5PC11X_REG32  VIDW1ALPHA0;
S5PC11X_REG32  VIDW1ALPHA1;
S5PC11X_REG32  VIDW2ALPHA0;
S5PC11X_REG32  VIDW2ALPHA1;
S5PC11X_REG32  VIDW3ALPHA0;
S5PC11X_REG32  VIDW3ALPHA1;
S5PC11X_REG32  VIDW4ALPHA0;
S5PC11X_REG32  VIDW4ALPHA1;
S5PC11X_REG8  res16[28];
S5PC11X_REG32  BLENDEQ1;
S5PC11X_REG32  BLENDEQ2;
S5PC11X_REG32  BLENDEQ3;
S5PC11X_REG32  BLENDEQ4;
S5PC11X_REG8  res17[12];
S5PC11X_REG32  BLENDCON;
S5PC11X_REG32  W0RTQOSCON;
S5PC11X_REG32  W1RTQOSCON;
S5PC11X_REG32  W2RTQOSCON;
S5PC11X_REG32  W3RTQOSCON;
S5PC11X_REG32  W4RTQOSCON;
S5PC11X_REG8  res18[8];
S5PC11X_REG32  LDI_CMD0;
S5PC11X_REG32  LDI_CMD1;
S5PC11X_REG32  LDI_CMD2;
S5PC11X_REG32  LDI_CMD3;
S5PC11X_REG32  LDI_CMD4;
S5PC11X_REG32  LDI_CMD5;
S5PC11X_REG32  LDI_CMD6;
S5PC11X_REG32  LDI_CMD7;
S5PC11X_REG32  LDI_CMD8;
S5PC11X_REG32  LDI_CMD9;
S5PC11X_REG32  LDI_CMD10;
S5PC11X_REG32  LDI_CMD11;
S5PC11X_REG8  res19[204];
S5PC11X_REG32  GAMMALUT_01_00;
S5PC11X_REG32  GAMMALUT_03_02;
S5PC11X_REG32  GAMMALUT_05_04;
S5PC11X_REG32  GAMMALUT_07_06;
S5PC11X_REG32  GAMMALUT_09_08;
S5PC11X_REG32  GAMMALUT_11_10;
S5PC11X_REG32  GAMMALUT_13_12;
S5PC11X_REG32  GAMMALUT_15_14;
S5PC11X_REG32  GAMMALUT_17_16;
S5PC11X_REG32  GAMMALUT_19_18;
S5PC11X_REG32  GAMMALUT_21_20;
S5PC11X_REG32  GAMMALUT_23_22;
S5PC11X_REG32  GAMMALUT_25_24;
S5PC11X_REG32  GAMMALUT_27_26;
S5PC11X_REG32  GAMMALUT_29_28;
S5PC11X_REG32  GAMMALUT_31_30;
S5PC11X_REG32  GAMMALUT_33_32;
S5PC11X_REG32  GAMMALUT_35_34;
S5PC11X_REG32  GAMMALUT_37_36;
S5PC11X_REG32  GAMMALUT_39_38;
S5PC11X_REG32  GAMMALUT_41_40;
S5PC11X_REG32  GAMMALUT_43_42;
S5PC11X_REG32  GAMMALUT_45_44;
S5PC11X_REG32  GAMMALUT_47_46;
S5PC11X_REG32  GAMMALUT_49_48;
S5PC11X_REG32  GAMMALUT_51_50;
S5PC11X_REG32  GAMMALUT_53_52;
S5PC11X_REG32  GAMMALUT_55_54;
S5PC11X_REG32  GAMMALUT_57_56;
S5PC11X_REG32  GAMMALUT_59_58;
S5PC11X_REG32  GAMMALUT_61_60;
S5PC11X_REG32  GAMMALUT_63_62;
S5PC11X_REG32  GAMMALUT_xx_64;
} /*__attribute__((__packed__))*/ S5PC11X_FB;
typedef struct {
S5PC11X_REG32  GPACON;
S5PC11X_REG32  GPADAT;
S5PC11X_REG32  GPAPUD;
S5PC11X_REG32  GPACONSLP;
S5PC11X_REG32  GPAPUDSLP;
S5PC11X_REG8   res1[12];
S5PC11X_REG32  GPBCON;
S5PC11X_REG32  GPBDAT;
S5PC11X_REG32  GPBPUD;
S5PC11X_REG32  GPBCONSLP;
S5PC11X_REG32  GPBPUDSLP;
S5PC11X_REG8   res2[12];
S5PC11X_REG32  GPCCON;
S5PC11X_REG32  GPCDAT;
S5PC11X_REG32  GPCPUD;
S5PC11X_REG32  GPCCONSLP;
S5PC11X_REG32  GPCPUDSLP;
S5PC11X_REG8   res3[12];
S5PC11X_REG32  GPDCON;
S5PC11X_REG32  GPDDAT;
S5PC11X_REG32  GPDPUD;
S5PC11X_REG32  GPDCONSLP;
S5PC11X_REG32  GPDPUDSLP;
S5PC11X_REG8   res4[12];
S5PC11X_REG32  GPECON;
S5PC11X_REG32  GPEDAT;
S5PC11X_REG32  GPEPUD;
S5PC11X_REG32  GPECONSLP;
S5PC11X_REG32  GPEPUDSLP;
S5PC11X_REG8   res5[12];
S5PC11X_REG32  GPFCON;
S5PC11X_REG32  GPFDAT;
S5PC11X_REG32  GPFPUD;
S5PC11X_REG32  GPFCONSLP;
S5PC11X_REG32  GPFPUDSLP;
S5PC11X_REG8   res6[12];
S5PC11X_REG32  GPGCON;
S5PC11X_REG32  GPGDAT;
S5PC11X_REG32  GPGPUD;
S5PC11X_REG32  GPGCONSLP;
S5PC11X_REG32  GPGPUDSLP;
S5PC11X_REG8   res7[12];
S5PC11X_REG32  GPHCON0;
S5PC11X_REG32  GPHCON1;
S5PC11X_REG32  GPHDAT;
S5PC11X_REG32  GPHPUD;
S5PC11X_REG32  GPHCONSLP;
S5PC11X_REG32  GPHPUDSLP;
S5PC11X_REG8   res8[8];
S5PC11X_REG32  GPICON;
S5PC11X_REG32  GPIDAT;
S5PC11X_REG32  GPIPUD;
S5PC11X_REG32  GPICONSLP;
S5PC11X_REG32  GPIPUDSLP;
S5PC11X_REG8   res9[12];
S5PC11X_REG32  GPJCON;
S5PC11X_REG32  GPJDAT;
S5PC11X_REG32  GPJPUD;
S5PC11X_REG32  GPJCONSLP;
S5PC11X_REG32  GPJPUDSLP;
S5PC11X_REG8   res10[12];
S5PC11X_REG32  GPOCON;
S5PC11X_REG32  GPODAT;
S5PC11X_REG32  GPOPUD;
S5PC11X_REG32  GPOCONSLP;
S5PC11X_REG32  GPOPUDSLP;
S5PC11X_REG8   res11[12];
S5PC11X_REG32  GPPCON;
S5PC11X_REG32  GPPDAT;
S5PC11X_REG32  GPPPUD;
S5PC11X_REG32  GPPCONSLP;
S5PC11X_REG32  GPPPUDSLP;
S5PC11X_REG8   res12[12];
S5PC11X_REG32  GPQCON;
S5PC11X_REG32  GPQDAT;
S5PC11X_REG32  GPQPUD;
S5PC11X_REG32  GPQCONSLP;
S5PC11X_REG32  GPQPUDSLP;
S5PC11X_REG8   res13[12];
S5PC11X_REG32  SPCON;
S5PC11X_REG8   res14[28];
S5PC11X_REG32  MEM0CONSLP0;
S5PC11X_REG32  MEM0CONSLP1;
S5PC11X_REG32  MEM1CONSLP;
S5PC11X_REG8   res15[4];
S5PC11X_REG32  MEM0DRVCON;
S5PC11X_REG32  MEM1DRVCON;
S5PC11X_REG8   res16[40];
S5PC11X_REG32  EINT12CON;
S5PC11X_REG32  EINT34CON;
S5PC11X_REG32  EINT56CON;
S5PC11X_REG32  EINT78CON;
S5PC11X_REG32  EINT9CON;
S5PC11X_REG8   res17[12];
S5PC11X_REG32  EINT12FLTCON;
S5PC11X_REG32  EINT34FLTCON;
S5PC11X_REG32  EINT56FLTCON;
S5PC11X_REG32  EINT78FLTCON;
S5PC11X_REG32  EINT9FLTCON;
S5PC11X_REG8   res18[12];
S5PC11X_REG32  EINT12MASK;
S5PC11X_REG32  EINT34MASK;
S5PC11X_REG32  EINT56MASK;
S5PC11X_REG32  EINT78MASK;
S5PC11X_REG32  EINT9MASK; 
S5PC11X_REG8   res19[12];
S5PC11X_REG32  EINT12PEND;
S5PC11X_REG32  EINT34PEND;
S5PC11X_REG32  EINT56PEND;
S5PC11X_REG32  EINT78PEND;
S5PC11X_REG32  EINT9PEND;
S5PC11X_REG8   res20[12];
S5PC11X_REG32  PRIORITY;
S5PC11X_REG32  SERVICE;
S5PC11X_REG32  SERVICEPEND;
S5PC11X_REG8   res21[1396];
S5PC11X_REG32  GPKCON0;
S5PC11X_REG32  GPKCON1;
S5PC11X_REG32  GPKDAT;
S5PC11X_REG32  GPKPUD;
S5PC11X_REG32  GPLCON0;
S5PC11X_REG32  GPLCON1;
S5PC11X_REG32  GPLDAT;
S5PC11X_REG32  GPLPUD;
S5PC11X_REG32  GPMCON;
S5PC11X_REG32  GPMDAT;
S5PC11X_REG32  GPMPUD;
S5PC11X_REG8   res22[4];
S5PC11X_REG32  GPNCON;
S5PC11X_REG32  GPNDAT;
S5PC11X_REG32  GPNPUD;
S5PC11X_REG8   res23[68];
S5PC11X_REG32  SPCONSLP;
S5PC11X_REG8   res24[124];
S5PC11X_REG32  EINT0CON0;
S5PC11X_REG32  EINT0CON1;
S5PC11X_REG8   res25[8];
S5PC11X_REG32  EINT0FLTCON0;
S5PC11X_REG32  EINT0FLTCON1;
S5PC11X_REG32  EINT0FLTCON2;
S5PC11X_REG32  EINT0FLTCON3;
S5PC11X_REG32  EINT0MASK;
S5PC11X_REG32  EINT0PEND;
S5PC11X_REG8   res26[8];
S5PC11X_REG32  SLPEN;
} /*__attribute__((__packed__))*/ S5PC11X_GPIO;
typedef struct {
	S5PC11X_REG32  INT2AP;
	S5PC11X_REG32  INT2MODEM;
	S5PC11X_REG32  MIFCON;
	S5PC11X_REG32  MIFPCON;
	S5PC11X_REG32  MODEMINTCLR;
} /*__attribute__((__packed__))*/ S5PC11X_MODEM;



/* RTC (see manual chapter 17) */
typedef struct {
#ifdef __BIG_ENDIAN
	S5PC11X_REG8	res1[67];
	S5PC11X_REG8	RTCCON;
	S5PC11X_REG8	res2[3];
	S5PC11X_REG8	TICNT;
	S5PC11X_REG8	res3[11];
	S5PC11X_REG8	RTCALM;
	S5PC11X_REG8	res4[3];
	S5PC11X_REG8	ALMSEC;
	S5PC11X_REG8	res5[3];
	S5PC11X_REG8	ALMMIN;
	S5PC11X_REG8	res6[3];
	S5PC11X_REG8	ALMHOUR;
	S5PC11X_REG8	res7[3];
	S5PC11X_REG8	ALMDATE;
	S5PC11X_REG8	res8[3];
	S5PC11X_REG8	ALMMON;
	S5PC11X_REG8	res9[3];
	S5PC11X_REG8	ALMYEAR;
	S5PC11X_REG8	res10[3];
	S5PC11X_REG8	RTCRST;
	S5PC11X_REG8	res11[3];
	S5PC11X_REG8	BCDSEC;
	S5PC11X_REG8	res12[3];
	S5PC11X_REG8	BCDMIN;
	S5PC11X_REG8	res13[3];
	S5PC11X_REG8	BCDHOUR;
	S5PC11X_REG8	res14[3];
	S5PC11X_REG8	BCDDATE;
	S5PC11X_REG8	res15[3];
	S5PC11X_REG8	BCDDAY;
	S5PC11X_REG8	res16[3];
	S5PC11X_REG8	BCDMON;
	S5PC11X_REG8	res17[3];
	S5PC11X_REG8	BCDYEAR;
#else /*  little endian */
	S5PC11X_REG8	res0[64];
	S5PC11X_REG8	RTCCON;
	S5PC11X_REG8	res1[3];
	S5PC11X_REG8	TICNT;
	S5PC11X_REG8	res2[11];
	S5PC11X_REG8	RTCALM;
	S5PC11X_REG8	res3[3];
	S5PC11X_REG8	ALMSEC;
	S5PC11X_REG8	res4[3];
	S5PC11X_REG8	ALMMIN;
	S5PC11X_REG8	res5[3];
	S5PC11X_REG8	ALMHOUR;
	S5PC11X_REG8	res6[3];
	S5PC11X_REG8	ALMDATE;
	S5PC11X_REG8	res7[3];
	S5PC11X_REG8	ALMMON;
	S5PC11X_REG8	res8[3];
	S5PC11X_REG8	ALMYEAR;
	S5PC11X_REG8	res9[3];
	S5PC11X_REG8	RTCRST;
	S5PC11X_REG8	res10[3];
	S5PC11X_REG8	BCDSEC;
	S5PC11X_REG8	res11[3];
	S5PC11X_REG8	BCDMIN;
	S5PC11X_REG8	res12[3];
	S5PC11X_REG8	BCDHOUR;
	S5PC11X_REG8	res13[3];
	S5PC11X_REG8	BCDDATE;
	S5PC11X_REG8	res14[3];
	S5PC11X_REG8	BCDDAY;
	S5PC11X_REG8	res15[3];
	S5PC11X_REG8	BCDMON;
	S5PC11X_REG8	res16[3];
	S5PC11X_REG8	BCDYEAR;
	S5PC11X_REG8	res17[3];
#endif
} /*__attribute__((__packed__))*/ S5PC11X_RTC;


/* ADC (see manual chapter 16) */
typedef struct {
	S5PC11X_REG32	ADCCON;
	S5PC11X_REG32	ADCDAT;
} /*__attribute__((__packed__))*/ S3C2400_ADC;


/* ADC (see manual chapter 16) */
typedef struct {
	S5PC11X_REG32	ADCCON;
	S5PC11X_REG32	ADCTSC;
	S5PC11X_REG32	ADCDLY;
	S5PC11X_REG32	ADCDAT0;
	S5PC11X_REG32	ADCDAT1;
} /*__attribute__((__packed__))*/ S3C2410_ADC;


/* SPI (see manual chapter 22) */
typedef struct {
	S5PC11X_REG32	SPCON;
	S5PC11X_REG32	SPSTA;
	S5PC11X_REG32	SPPIN;
	S5PC11X_REG32	SPPRE;
	S5PC11X_REG32	SPTDAT;
	S5PC11X_REG32	SPRDAT;
	S5PC11X_REG32	res[2];
} __attribute__((__packed__)) S5PC11X_SPI_CHANNEL;

typedef struct {
	S5PC11X_SPI_CHANNEL	ch[S5PC11X_SPI_CHANNELS];
} /*__attribute__((__packed__))*/ S5PC11X_SPI;


/* MMC INTERFACE (see S3C2400 manual chapter 19) */
typedef struct {
#ifdef __BIG_ENDIAN
	S5PC11X_REG8	res1[3];
	S5PC11X_REG8	MMCON;
	S5PC11X_REG8	res2[3];
	S5PC11X_REG8	MMCRR;
	S5PC11X_REG8	res3[3];
	S5PC11X_REG8	MMFCON;
	S5PC11X_REG8	res4[3];
	S5PC11X_REG8	MMSTA;
	S5PC11X_REG16	res5;
	S5PC11X_REG16	MMFSTA;
	S5PC11X_REG8	res6[3];
	S5PC11X_REG8	MMPRE;
	S5PC11X_REG16	res7;
	S5PC11X_REG16	MMLEN;
	S5PC11X_REG8	res8[3];
	S5PC11X_REG8	MMCR7;
	S5PC11X_REG32	MMRSP[4];
	S5PC11X_REG8	res9[3];
	S5PC11X_REG8	MMCMD0;
	S5PC11X_REG32	MMCMD1;
	S5PC11X_REG16	res10;
	S5PC11X_REG16	MMCR16;
	S5PC11X_REG8	res11[3];
	S5PC11X_REG8	MMDAT;
#else
	S5PC11X_REG8	MMCON;
	S5PC11X_REG8	res1[3];
	S5PC11X_REG8	MMCRR;
	S5PC11X_REG8	res2[3];
	S5PC11X_REG8	MMFCON;
	S5PC11X_REG8	res3[3];
	S5PC11X_REG8	MMSTA;
	S5PC11X_REG8	res4[3];
	S5PC11X_REG16	MMFSTA;
	S5PC11X_REG16	res5;
	S5PC11X_REG8	MMPRE;
	S5PC11X_REG8	res6[3];
	S5PC11X_REG16	MMLEN;
	S5PC11X_REG16	res7;
	S5PC11X_REG8	MMCR7;
	S5PC11X_REG8	res8[3];
	S5PC11X_REG32	MMRSP[4];
	S5PC11X_REG8	MMCMD0;
	S5PC11X_REG8	res9[3];
	S5PC11X_REG32	MMCMD1;
	S5PC11X_REG16	MMCR16;
	S5PC11X_REG16	res10;
	S5PC11X_REG8	MMDAT;
	S5PC11X_REG8	res11[3];
#endif
} /*__attribute__((__packed__))*/ S3C2400_MMC;


/* SD INTERFACE (see S3C2410 manual chapter 19) */
typedef struct {
	S5PC11X_REG32	SDICON;
	S5PC11X_REG32	SDIPRE;
	S5PC11X_REG32	SDICARG;
	S5PC11X_REG32	SDICCON;
	S5PC11X_REG32	SDICSTA;
	S5PC11X_REG32	SDIRSP0;
	S5PC11X_REG32	SDIRSP1;
	S5PC11X_REG32	SDIRSP2;
	S5PC11X_REG32	SDIRSP3;
	S5PC11X_REG32	SDIDTIMER;
	S5PC11X_REG32	SDIBSIZE;
	S5PC11X_REG32	SDIDCON;
	S5PC11X_REG32	SDIDCNT;
	S5PC11X_REG32	SDIDSTA;
	S5PC11X_REG32	SDIFSTA;
#ifdef __BIG_ENDIAN
	S5PC11X_REG8	res[3];
	S5PC11X_REG8	SDIDAT;
#else
	S5PC11X_REG8	SDIDAT;
	S5PC11X_REG8	res[3];
#endif
	S5PC11X_REG32	SDIIMSK;
} /*__attribute__((__packed__))*/ S3C2410_SDI;

#endif /*__S5PC11X_H__*/
