Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2.1 (lin64) Build 3414424 Sun Dec 19 10:57:14 MST 2021
| Date         : Sun May  1 18:01:20 2022
| Host         : h running 64-bit Ubuntu 21.10
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xczu3eg-sbva484-1-i
| Speed File   : -1
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   | 44519 |     0 |          0 |     70560 | 63.09 |
|   LUT as Logic             | 41335 |     0 |          0 |     70560 | 58.58 |
|   LUT as Memory            |  3184 |     0 |          0 |     28800 | 11.06 |
|     LUT as Distributed RAM |  1586 |     0 |            |           |       |
|     LUT as Shift Register  |  1598 |     0 |            |           |       |
| CLB Registers              | 76573 |     0 |          0 |    141120 | 54.26 |
|   Register as Flip Flop    | 76573 |     0 |          0 |    141120 | 54.26 |
|   Register as Latch        |     0 |     0 |          0 |    141120 |  0.00 |
| CARRY8                     |  1593 |     0 |          0 |      8820 | 18.06 |
| F7 Muxes                   |  2027 |     0 |          0 |     35280 |  5.75 |
| F8 Muxes                   |     2 |     0 |          0 |     17640 |  0.01 |
| F9 Muxes                   |     0 |     0 |          0 |      8820 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 653   |          Yes |         Set |            - |
| 75920 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  8654 |     0 |          0 |      8820 | 98.12 |
|   CLBL                                     |  5106 |     0 |            |           |       |
|   CLBM                                     |  3548 |     0 |            |           |       |
| LUT as Logic                               | 41335 |     0 |          0 |     70560 | 58.58 |
|   using O5 output only                     |   295 |       |            |           |       |
|   using O6 output only                     | 29258 |       |            |           |       |
|   using O5 and O6                          | 11782 |       |            |           |       |
| LUT as Memory                              |  3184 |     0 |          0 |     28800 | 11.06 |
|   LUT as Distributed RAM                   |  1586 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   702 |       |            |           |       |
|     using O5 and O6                        |   884 |       |            |           |       |
|   LUT as Shift Register                    |  1598 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   160 |       |            |           |       |
|     using O5 and O6                        |  1438 |       |            |           |       |
| CLB Registers                              | 76573 |     0 |          0 |    141120 | 54.26 |
|   Register driven from within the CLB      | 38681 |       |            |           |       |
|   Register driven from outside the CLB     | 37892 |       |            |           |       |
|     LUT in front of the register is unused | 27680 |       |            |           |       |
|     LUT in front of the register is used   | 10212 |       |            |           |       |
| Unique Control Sets                        |  1797 |       |          0 |     17640 | 10.19 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |  211 |     0 |          0 |       216 | 97.69 |
|   RAMB36/FIFO*    |  192 |     0 |          0 |       216 | 88.89 |
|     RAMB36E2 only |  192 |       |            |           |       |
|   RAMB18          |   38 |     0 |          0 |       432 |  8.80 |
|     RAMB18E2 only |   38 |       |            |           |       |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |  326 |     0 |          0 |       360 | 90.56 |
|   DSP48E2 only |  326 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    0 |     0 |          0 |        82 |  0.00 |
| HPIOB_M          |    0 |     0 |          0 |        26 |  0.00 |
| HPIOB_S          |    0 |     0 |          0 |        26 |  0.00 |
| HDIOB_M          |    0 |     0 |          0 |        12 |  0.00 |
| HDIOB_S          |    0 |     0 |          0 |        12 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |          0 |         6 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |        72 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        24 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |       936 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        12 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    5 |     0 |          0 |       196 |  2.55 |
|   BUFGCE             |    2 |     0 |          0 |        88 |  2.27 |
|   BUFGCE_DIV         |    2 |     0 |          0 |        12 | 16.67 |
|   BUFG_PS            |    1 |     0 |          0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |          0 |        24 |  0.00 |
| PLL                  |    0 |     0 |          0 |         6 |  0.00 |
| MMCM                 |    1 |     0 |          0 |         3 | 33.33 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+------------+-----------+--------+
| Site Type | Used | Fixed | Prohibited | Available |  Util% |
+-----------+------+-------+------------+-----------+--------+
| PS8       |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4  |    0 |     0 |          0 |         1 |   0.00 |
+-----------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+------------+-------+---------------------+
|  Ref Name  |  Used | Functional Category |
+------------+-------+---------------------+
| FDRE       | 75920 |            Register |
| LUT6       | 17788 |                 CLB |
| LUT3       | 12868 |                 CLB |
| LUT4       |  8649 |                 CLB |
| LUT5       |  7845 |                 CLB |
| LUT2       |  5375 |                 CLB |
| SRL16E     |  3036 |                 CLB |
| MUXF7      |  2027 |                 CLB |
| CARRY8     |  1593 |                 CLB |
| RAMD32     |  1538 |                 CLB |
| RAMD64E    |   700 |                 CLB |
| FDSE       |   653 |            Register |
| LUT1       |   592 |                 CLB |
| DSP48E2    |   326 |          Arithmetic |
| RAMS32     |   232 |                 CLB |
| RAMB36E2   |   192 |            BLOCKRAM |
| RAMB18E2   |    38 |            BLOCKRAM |
| MUXF8      |     2 |                 CLB |
| BUFGCE_DIV |     2 |               Clock |
| BUFGCE     |     2 |               Clock |
| PS8        |     1 |            Advanced |
| MMCME4_ADV |     1 |               Clock |
| BUFG_PS    |     1 |               Clock |
+------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------------------+------+
|           Ref Name           | Used |
+------------------------------+------+
| design_1_zynq_ultra_ps_e_0_0 |    1 |
| design_1_proc_sys_reset_2_0  |    1 |
| design_1_dpuczdx8g_0_0       |    1 |
| design_1_clk_wiz_0_0         |    1 |
+------------------------------+------+


