

================================================================
== Vivado HLS Report for 'convert'
================================================================
* Date:           Sun Jul 15 14:57:55 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        svr-vivado-hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |   82|  5654990|   82|  5654990|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+---------+------------+-----------+-----------+---------+----------+
        |             |    Latency    |  Iteration |  Initiation Interval  |   Trip  |          |
        |  Loop Name  | min |   max   |   Latency  |  achieved |   target  |  Count  | Pipelined|
        +-------------+-----+---------+------------+-----------+-----------+---------+----------+
        |- Loop 1     |    0|  5654900| 49 ~ 56549 |          -|          -| 0 ~ 100 |    no    |
        | + Loop 1.1  |    0|    56500|  249 ~ 565 |          -|          -| 0 ~ 100 |    no    |
        +-------------+-----+---------+------------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 412
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / (tmp_34)
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / (tmp_39)
	409  / (!tmp_39)
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	109  / true
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	118  / true
118 --> 
	119  / true
119 --> 
	120  / true
120 --> 
	121  / true
121 --> 
	122  / true
122 --> 
	123  / true
123 --> 
	124  / true
124 --> 
	125  / true
125 --> 
	126  / true
126 --> 
	127  / true
127 --> 
	128  / true
128 --> 
	129  / true
129 --> 
	130  / true
130 --> 
	131  / true
131 --> 
	132  / true
132 --> 
	133  / true
133 --> 
	134  / true
134 --> 
	135  / true
135 --> 
	136  / true
136 --> 
	137  / true
137 --> 
	138  / true
138 --> 
	139  / true
139 --> 
	140  / true
140 --> 
	141  / true
141 --> 
	142  / true
142 --> 
	143  / true
143 --> 
	144  / true
144 --> 
	145  / true
145 --> 
	146  / true
146 --> 
	147  / true
147 --> 
	148  / true
148 --> 
	149  / true
149 --> 
	150  / true
150 --> 
	151  / true
151 --> 
	152  / true
152 --> 
	153  / true
153 --> 
	154  / true
154 --> 
	155  / true
155 --> 
	156  / true
156 --> 
	157  / true
157 --> 
	158  / true
158 --> 
	159  / true
159 --> 
	160  / true
160 --> 
	161  / true
161 --> 
	162  / true
162 --> 
	163  / true
163 --> 
	164  / true
164 --> 
	165  / true
165 --> 
	166  / true
166 --> 
	167  / true
167 --> 
	168  / true
168 --> 
	169  / (!tmp_26)
	242  / (tmp_26)
169 --> 
	170  / true
170 --> 
	171  / true
171 --> 
	172  / true
172 --> 
	173  / true
173 --> 
	174  / true
174 --> 
	175  / true
175 --> 
	176  / true
176 --> 
	177  / true
177 --> 
	178  / true
178 --> 
	179  / true
179 --> 
	180  / true
180 --> 
	181  / true
181 --> 
	182  / true
182 --> 
	183  / true
183 --> 
	184  / true
184 --> 
	185  / true
185 --> 
	186  / true
186 --> 
	187  / true
187 --> 
	188  / true
188 --> 
	189  / true
189 --> 
	190  / true
190 --> 
	191  / true
191 --> 
	192  / true
192 --> 
	193  / true
193 --> 
	194  / true
194 --> 
	195  / true
195 --> 
	196  / true
196 --> 
	197  / true
197 --> 
	198  / true
198 --> 
	199  / true
199 --> 
	200  / true
200 --> 
	201  / true
201 --> 
	202  / true
202 --> 
	203  / true
203 --> 
	204  / true
204 --> 
	205  / true
205 --> 
	206  / true
206 --> 
	207  / true
207 --> 
	208  / true
208 --> 
	209  / true
209 --> 
	210  / true
210 --> 
	211  / true
211 --> 
	212  / true
212 --> 
	213  / true
213 --> 
	214  / true
214 --> 
	215  / true
215 --> 
	216  / true
216 --> 
	217  / true
217 --> 
	218  / true
218 --> 
	219  / true
219 --> 
	220  / true
220 --> 
	221  / true
221 --> 
	222  / true
222 --> 
	223  / true
223 --> 
	224  / true
224 --> 
	225  / true
225 --> 
	226  / true
226 --> 
	227  / true
227 --> 
	228  / true
228 --> 
	229  / true
229 --> 
	230  / true
230 --> 
	231  / true
231 --> 
	232  / true
232 --> 
	233  / true
233 --> 
	234  / true
234 --> 
	235  / true
235 --> 
	236  / true
236 --> 
	237  / true
237 --> 
	238  / true
238 --> 
	239  / true
239 --> 
	240  / true
240 --> 
	241  / true
241 --> 
	404  / true
242 --> 
	243  / (!tmp_31)
	245  / (tmp_31)
243 --> 
	244  / true
244 --> 
	245  / true
245 --> 
	246  / (!tmp_74)
	320  / (tmp_74)
246 --> 
	247  / true
247 --> 
	248  / true
248 --> 
	249  / true
249 --> 
	250  / true
250 --> 
	251  / true
251 --> 
	252  / true
252 --> 
	253  / true
253 --> 
	254  / true
254 --> 
	255  / true
255 --> 
	256  / true
256 --> 
	257  / true
257 --> 
	258  / true
258 --> 
	259  / true
259 --> 
	260  / true
260 --> 
	261  / true
261 --> 
	262  / true
262 --> 
	263  / true
263 --> 
	264  / true
264 --> 
	265  / true
265 --> 
	266  / true
266 --> 
	267  / true
267 --> 
	268  / true
268 --> 
	269  / true
269 --> 
	270  / true
270 --> 
	271  / true
271 --> 
	272  / true
272 --> 
	273  / true
273 --> 
	274  / true
274 --> 
	275  / true
275 --> 
	276  / true
276 --> 
	277  / true
277 --> 
	278  / true
278 --> 
	279  / true
279 --> 
	280  / true
280 --> 
	281  / true
281 --> 
	282  / true
282 --> 
	283  / true
283 --> 
	284  / true
284 --> 
	285  / true
285 --> 
	286  / true
286 --> 
	287  / true
287 --> 
	288  / true
288 --> 
	289  / true
289 --> 
	290  / true
290 --> 
	291  / true
291 --> 
	292  / true
292 --> 
	293  / true
293 --> 
	294  / true
294 --> 
	295  / true
295 --> 
	296  / true
296 --> 
	297  / true
297 --> 
	298  / true
298 --> 
	299  / true
299 --> 
	300  / true
300 --> 
	301  / true
301 --> 
	302  / true
302 --> 
	303  / true
303 --> 
	304  / true
304 --> 
	305  / true
305 --> 
	306  / true
306 --> 
	307  / true
307 --> 
	308  / true
308 --> 
	309  / true
309 --> 
	310  / true
310 --> 
	311  / true
311 --> 
	312  / true
312 --> 
	313  / true
313 --> 
	314  / true
314 --> 
	315  / true
315 --> 
	316  / true
316 --> 
	317  / true
317 --> 
	318  / true
318 --> 
	319  / true
319 --> 
	393  / true
320 --> 
	321  / true
321 --> 
	322  / true
322 --> 
	323  / true
323 --> 
	324  / true
324 --> 
	325  / true
325 --> 
	326  / true
326 --> 
	327  / true
327 --> 
	328  / true
328 --> 
	329  / true
329 --> 
	330  / true
330 --> 
	331  / true
331 --> 
	332  / true
332 --> 
	333  / true
333 --> 
	334  / true
334 --> 
	335  / true
335 --> 
	336  / true
336 --> 
	337  / true
337 --> 
	338  / true
338 --> 
	339  / true
339 --> 
	340  / true
340 --> 
	341  / true
341 --> 
	342  / true
342 --> 
	343  / true
343 --> 
	344  / true
344 --> 
	345  / true
345 --> 
	346  / true
346 --> 
	347  / true
347 --> 
	348  / true
348 --> 
	349  / true
349 --> 
	350  / true
350 --> 
	351  / true
351 --> 
	352  / true
352 --> 
	353  / true
353 --> 
	354  / true
354 --> 
	355  / true
355 --> 
	356  / true
356 --> 
	357  / true
357 --> 
	358  / true
358 --> 
	359  / true
359 --> 
	360  / true
360 --> 
	361  / true
361 --> 
	362  / true
362 --> 
	363  / true
363 --> 
	364  / true
364 --> 
	365  / true
365 --> 
	366  / true
366 --> 
	367  / true
367 --> 
	368  / true
368 --> 
	369  / true
369 --> 
	370  / true
370 --> 
	371  / true
371 --> 
	372  / true
372 --> 
	373  / true
373 --> 
	374  / true
374 --> 
	375  / true
375 --> 
	376  / true
376 --> 
	377  / true
377 --> 
	378  / true
378 --> 
	379  / true
379 --> 
	380  / true
380 --> 
	381  / true
381 --> 
	382  / true
382 --> 
	383  / true
383 --> 
	384  / true
384 --> 
	385  / true
385 --> 
	386  / true
386 --> 
	387  / true
387 --> 
	388  / true
388 --> 
	389  / true
389 --> 
	390  / true
390 --> 
	391  / true
391 --> 
	392  / true
392 --> 
	319  / true
393 --> 
	394  / true
394 --> 
	395  / true
395 --> 
	396  / true
396 --> 
	397  / true
397 --> 
	398  / true
398 --> 
	399  / true
399 --> 
	400  / true
400 --> 
	401  / true
401 --> 
	402  / true
402 --> 
	403  / true
403 --> 
	404  / true
404 --> 
	405  / true
405 --> 
	406  / true
406 --> 
	407  / true
407 --> 
	408  / true
408 --> 
	84  / true
409 --> 
	410  / true
410 --> 
	411  / true
411 --> 
	412  / true
412 --> 
	40  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.62>
ST_1 : Operation 413 [1/1] (0.00ns)   --->   "%ht_read = call double @_ssdm_op_Read.ap_auto.double(double %ht) nounwind"   --->   Operation 413 'read' 'ht_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 414 [1/1] (0.00ns)   --->   "%hp_read = call double @_ssdm_op_Read.ap_auto.double(double %hp) nounwind"   --->   Operation 414 'read' 'hp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 415 [31/31] (8.62ns)   --->   "%tmp_i = fdiv double %ht_read, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:172]   --->   Operation 415 'ddiv' 'tmp_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 416 [31/31] (8.62ns)   --->   "%tmp_i4 = fdiv double %hp_read, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:173]   --->   Operation 416 'ddiv' 'tmp_i4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 8.62>
ST_2 : Operation 417 [1/1] (0.00ns)   --->   "%fovY_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %fovY) nounwind"   --->   Operation 417 'read' 'fovY_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 418 [1/1] (0.00ns)   --->   "%fovX_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %fovX) nounwind"   --->   Operation 418 'read' 'fovX_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 419 [1/1] (0.00ns)   --->   "%fh_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %fh) nounwind"   --->   Operation 419 'read' 'fh_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 420 [1/1] (0.00ns)   --->   "%fw_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %fw) nounwind"   --->   Operation 420 'read' 'fw_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 421 [1/1] (0.00ns)   --->   "%width_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %width) nounwind"   --->   Operation 421 'read' 'width_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 422 [1/1] (0.00ns)   --->   "store i32 %width_read, i32* @w, align 4" [samplefunction.cpp:167]   --->   Operation 422 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 423 [30/31] (8.62ns)   --->   "%tmp_i = fdiv double %ht_read, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:172]   --->   Operation 423 'ddiv' 'tmp_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 424 [30/31] (8.62ns)   --->   "%tmp_i4 = fdiv double %hp_read, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:173]   --->   Operation 424 'ddiv' 'tmp_i4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 425 [6/6] (6.28ns)   --->   "%tmp_s = sitofp i32 %width_read to double" [samplefunction.cpp:174]   --->   Operation 425 'sitodp' 'tmp_s' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 426 [6/6] (6.28ns)   --->   "%tmp_13 = sitofp i32 %fovY_read to double" [samplefunction.cpp:191]   --->   Operation 426 'sitodp' 'tmp_13' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 427 [6/6] (6.28ns)   --->   "%tmp_23 = sitofp i32 %fovX_read to double" [samplefunction.cpp:193]   --->   Operation 427 'sitodp' 'tmp_23' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 428 [6/6] (6.28ns)   --->   "%tmp_27 = sitofp i32 %fw_read to double" [samplefunction.cpp:193]   --->   Operation 428 'sitodp' 'tmp_27' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 429 [6/6] (6.28ns)   --->   "%tmp_30 = sitofp i32 %fh_read to double" [samplefunction.cpp:191]   --->   Operation 429 'sitodp' 'tmp_30' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.62>
ST_3 : Operation 430 [29/31] (8.62ns)   --->   "%tmp_i = fdiv double %ht_read, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:172]   --->   Operation 430 'ddiv' 'tmp_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 431 [29/31] (8.62ns)   --->   "%tmp_i4 = fdiv double %hp_read, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:173]   --->   Operation 431 'ddiv' 'tmp_i4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 432 [5/6] (6.28ns)   --->   "%tmp_s = sitofp i32 %width_read to double" [samplefunction.cpp:174]   --->   Operation 432 'sitodp' 'tmp_s' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 433 [5/6] (6.28ns)   --->   "%tmp_13 = sitofp i32 %fovY_read to double" [samplefunction.cpp:191]   --->   Operation 433 'sitodp' 'tmp_13' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 434 [5/6] (6.28ns)   --->   "%tmp_23 = sitofp i32 %fovX_read to double" [samplefunction.cpp:193]   --->   Operation 434 'sitodp' 'tmp_23' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 435 [5/6] (6.28ns)   --->   "%tmp_27 = sitofp i32 %fw_read to double" [samplefunction.cpp:193]   --->   Operation 435 'sitodp' 'tmp_27' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 436 [5/6] (6.28ns)   --->   "%tmp_30 = sitofp i32 %fh_read to double" [samplefunction.cpp:191]   --->   Operation 436 'sitodp' 'tmp_30' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.62>
ST_4 : Operation 437 [28/31] (8.62ns)   --->   "%tmp_i = fdiv double %ht_read, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:172]   --->   Operation 437 'ddiv' 'tmp_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 438 [28/31] (8.62ns)   --->   "%tmp_i4 = fdiv double %hp_read, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:173]   --->   Operation 438 'ddiv' 'tmp_i4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 439 [4/6] (6.28ns)   --->   "%tmp_s = sitofp i32 %width_read to double" [samplefunction.cpp:174]   --->   Operation 439 'sitodp' 'tmp_s' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 440 [4/6] (6.28ns)   --->   "%tmp_13 = sitofp i32 %fovY_read to double" [samplefunction.cpp:191]   --->   Operation 440 'sitodp' 'tmp_13' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 441 [4/6] (6.28ns)   --->   "%tmp_23 = sitofp i32 %fovX_read to double" [samplefunction.cpp:193]   --->   Operation 441 'sitodp' 'tmp_23' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 442 [4/6] (6.28ns)   --->   "%tmp_27 = sitofp i32 %fw_read to double" [samplefunction.cpp:193]   --->   Operation 442 'sitodp' 'tmp_27' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 443 [4/6] (6.28ns)   --->   "%tmp_30 = sitofp i32 %fh_read to double" [samplefunction.cpp:191]   --->   Operation 443 'sitodp' 'tmp_30' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.62>
ST_5 : Operation 444 [27/31] (8.62ns)   --->   "%tmp_i = fdiv double %ht_read, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:172]   --->   Operation 444 'ddiv' 'tmp_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 445 [27/31] (8.62ns)   --->   "%tmp_i4 = fdiv double %hp_read, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:173]   --->   Operation 445 'ddiv' 'tmp_i4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 446 [3/6] (6.28ns)   --->   "%tmp_s = sitofp i32 %width_read to double" [samplefunction.cpp:174]   --->   Operation 446 'sitodp' 'tmp_s' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 447 [3/6] (6.28ns)   --->   "%tmp_13 = sitofp i32 %fovY_read to double" [samplefunction.cpp:191]   --->   Operation 447 'sitodp' 'tmp_13' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 448 [3/6] (6.28ns)   --->   "%tmp_23 = sitofp i32 %fovX_read to double" [samplefunction.cpp:193]   --->   Operation 448 'sitodp' 'tmp_23' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 449 [3/6] (6.28ns)   --->   "%tmp_27 = sitofp i32 %fw_read to double" [samplefunction.cpp:193]   --->   Operation 449 'sitodp' 'tmp_27' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 450 [3/6] (6.28ns)   --->   "%tmp_30 = sitofp i32 %fh_read to double" [samplefunction.cpp:191]   --->   Operation 450 'sitodp' 'tmp_30' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.62>
ST_6 : Operation 451 [26/31] (8.62ns)   --->   "%tmp_i = fdiv double %ht_read, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:172]   --->   Operation 451 'ddiv' 'tmp_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 452 [26/31] (8.62ns)   --->   "%tmp_i4 = fdiv double %hp_read, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:173]   --->   Operation 452 'ddiv' 'tmp_i4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 453 [2/6] (6.28ns)   --->   "%tmp_s = sitofp i32 %width_read to double" [samplefunction.cpp:174]   --->   Operation 453 'sitodp' 'tmp_s' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 454 [2/6] (6.28ns)   --->   "%tmp_13 = sitofp i32 %fovY_read to double" [samplefunction.cpp:191]   --->   Operation 454 'sitodp' 'tmp_13' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 455 [2/6] (6.28ns)   --->   "%tmp_23 = sitofp i32 %fovX_read to double" [samplefunction.cpp:193]   --->   Operation 455 'sitodp' 'tmp_23' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 456 [2/6] (6.28ns)   --->   "%tmp_27 = sitofp i32 %fw_read to double" [samplefunction.cpp:193]   --->   Operation 456 'sitodp' 'tmp_27' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 457 [2/6] (6.28ns)   --->   "%tmp_30 = sitofp i32 %fh_read to double" [samplefunction.cpp:191]   --->   Operation 457 'sitodp' 'tmp_30' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.62>
ST_7 : Operation 458 [25/31] (8.62ns)   --->   "%tmp_i = fdiv double %ht_read, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:172]   --->   Operation 458 'ddiv' 'tmp_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 459 [25/31] (8.62ns)   --->   "%tmp_i4 = fdiv double %hp_read, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:173]   --->   Operation 459 'ddiv' 'tmp_i4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 460 [1/6] (6.28ns)   --->   "%tmp_s = sitofp i32 %width_read to double" [samplefunction.cpp:174]   --->   Operation 460 'sitodp' 'tmp_s' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 461 [1/6] (6.28ns)   --->   "%tmp_13 = sitofp i32 %fovY_read to double" [samplefunction.cpp:191]   --->   Operation 461 'sitodp' 'tmp_13' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 462 [1/6] (6.28ns)   --->   "%tmp_23 = sitofp i32 %fovX_read to double" [samplefunction.cpp:193]   --->   Operation 462 'sitodp' 'tmp_23' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 463 [1/6] (6.28ns)   --->   "%tmp_27 = sitofp i32 %fw_read to double" [samplefunction.cpp:193]   --->   Operation 463 'sitodp' 'tmp_27' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 464 [1/6] (6.28ns)   --->   "%tmp_30 = sitofp i32 %fh_read to double" [samplefunction.cpp:191]   --->   Operation 464 'sitodp' 'tmp_30' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.62>
ST_8 : Operation 465 [24/31] (8.62ns)   --->   "%tmp_i = fdiv double %ht_read, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:172]   --->   Operation 465 'ddiv' 'tmp_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 466 [24/31] (8.62ns)   --->   "%tmp_i4 = fdiv double %hp_read, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:173]   --->   Operation 466 'ddiv' 'tmp_i4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 467 [31/31] (8.62ns)   --->   "%tmp_11 = fdiv double %tmp_s, 3.000000e+00" [samplefunction.cpp:174]   --->   Operation 467 'ddiv' 'tmp_11' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 468 [31/31] (8.62ns)   --->   "%tmp_28 = fdiv double %tmp_23, %tmp_27" [samplefunction.cpp:193]   --->   Operation 468 'ddiv' 'tmp_28' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 469 [31/31] (8.62ns)   --->   "%tmp_32 = fdiv double %tmp_13, %tmp_30" [samplefunction.cpp:191]   --->   Operation 469 'ddiv' 'tmp_32' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.62>
ST_9 : Operation 470 [23/31] (8.62ns)   --->   "%tmp_i = fdiv double %ht_read, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:172]   --->   Operation 470 'ddiv' 'tmp_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 471 [23/31] (8.62ns)   --->   "%tmp_i4 = fdiv double %hp_read, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:173]   --->   Operation 471 'ddiv' 'tmp_i4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 472 [30/31] (8.62ns)   --->   "%tmp_11 = fdiv double %tmp_s, 3.000000e+00" [samplefunction.cpp:174]   --->   Operation 472 'ddiv' 'tmp_11' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 473 [30/31] (8.62ns)   --->   "%tmp_28 = fdiv double %tmp_23, %tmp_27" [samplefunction.cpp:193]   --->   Operation 473 'ddiv' 'tmp_28' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 474 [30/31] (8.62ns)   --->   "%tmp_32 = fdiv double %tmp_13, %tmp_30" [samplefunction.cpp:191]   --->   Operation 474 'ddiv' 'tmp_32' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.62>
ST_10 : Operation 475 [22/31] (8.62ns)   --->   "%tmp_i = fdiv double %ht_read, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:172]   --->   Operation 475 'ddiv' 'tmp_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 476 [22/31] (8.62ns)   --->   "%tmp_i4 = fdiv double %hp_read, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:173]   --->   Operation 476 'ddiv' 'tmp_i4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 477 [29/31] (8.62ns)   --->   "%tmp_11 = fdiv double %tmp_s, 3.000000e+00" [samplefunction.cpp:174]   --->   Operation 477 'ddiv' 'tmp_11' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 478 [29/31] (8.62ns)   --->   "%tmp_28 = fdiv double %tmp_23, %tmp_27" [samplefunction.cpp:193]   --->   Operation 478 'ddiv' 'tmp_28' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 479 [29/31] (8.62ns)   --->   "%tmp_32 = fdiv double %tmp_13, %tmp_30" [samplefunction.cpp:191]   --->   Operation 479 'ddiv' 'tmp_32' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.62>
ST_11 : Operation 480 [21/31] (8.62ns)   --->   "%tmp_i = fdiv double %ht_read, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:172]   --->   Operation 480 'ddiv' 'tmp_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 481 [21/31] (8.62ns)   --->   "%tmp_i4 = fdiv double %hp_read, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:173]   --->   Operation 481 'ddiv' 'tmp_i4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 482 [28/31] (8.62ns)   --->   "%tmp_11 = fdiv double %tmp_s, 3.000000e+00" [samplefunction.cpp:174]   --->   Operation 482 'ddiv' 'tmp_11' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 483 [28/31] (8.62ns)   --->   "%tmp_28 = fdiv double %tmp_23, %tmp_27" [samplefunction.cpp:193]   --->   Operation 483 'ddiv' 'tmp_28' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 484 [28/31] (8.62ns)   --->   "%tmp_32 = fdiv double %tmp_13, %tmp_30" [samplefunction.cpp:191]   --->   Operation 484 'ddiv' 'tmp_32' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.62>
ST_12 : Operation 485 [20/31] (8.62ns)   --->   "%tmp_i = fdiv double %ht_read, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:172]   --->   Operation 485 'ddiv' 'tmp_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 486 [20/31] (8.62ns)   --->   "%tmp_i4 = fdiv double %hp_read, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:173]   --->   Operation 486 'ddiv' 'tmp_i4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 487 [27/31] (8.62ns)   --->   "%tmp_11 = fdiv double %tmp_s, 3.000000e+00" [samplefunction.cpp:174]   --->   Operation 487 'ddiv' 'tmp_11' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 488 [27/31] (8.62ns)   --->   "%tmp_28 = fdiv double %tmp_23, %tmp_27" [samplefunction.cpp:193]   --->   Operation 488 'ddiv' 'tmp_28' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 489 [27/31] (8.62ns)   --->   "%tmp_32 = fdiv double %tmp_13, %tmp_30" [samplefunction.cpp:191]   --->   Operation 489 'ddiv' 'tmp_32' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.62>
ST_13 : Operation 490 [19/31] (8.62ns)   --->   "%tmp_i = fdiv double %ht_read, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:172]   --->   Operation 490 'ddiv' 'tmp_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 491 [19/31] (8.62ns)   --->   "%tmp_i4 = fdiv double %hp_read, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:173]   --->   Operation 491 'ddiv' 'tmp_i4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 492 [26/31] (8.62ns)   --->   "%tmp_11 = fdiv double %tmp_s, 3.000000e+00" [samplefunction.cpp:174]   --->   Operation 492 'ddiv' 'tmp_11' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 493 [26/31] (8.62ns)   --->   "%tmp_28 = fdiv double %tmp_23, %tmp_27" [samplefunction.cpp:193]   --->   Operation 493 'ddiv' 'tmp_28' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 494 [26/31] (8.62ns)   --->   "%tmp_32 = fdiv double %tmp_13, %tmp_30" [samplefunction.cpp:191]   --->   Operation 494 'ddiv' 'tmp_32' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 8.62>
ST_14 : Operation 495 [18/31] (8.62ns)   --->   "%tmp_i = fdiv double %ht_read, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:172]   --->   Operation 495 'ddiv' 'tmp_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 496 [18/31] (8.62ns)   --->   "%tmp_i4 = fdiv double %hp_read, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:173]   --->   Operation 496 'ddiv' 'tmp_i4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 497 [25/31] (8.62ns)   --->   "%tmp_11 = fdiv double %tmp_s, 3.000000e+00" [samplefunction.cpp:174]   --->   Operation 497 'ddiv' 'tmp_11' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 498 [25/31] (8.62ns)   --->   "%tmp_28 = fdiv double %tmp_23, %tmp_27" [samplefunction.cpp:193]   --->   Operation 498 'ddiv' 'tmp_28' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 499 [25/31] (8.62ns)   --->   "%tmp_32 = fdiv double %tmp_13, %tmp_30" [samplefunction.cpp:191]   --->   Operation 499 'ddiv' 'tmp_32' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 8.62>
ST_15 : Operation 500 [17/31] (8.62ns)   --->   "%tmp_i = fdiv double %ht_read, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:172]   --->   Operation 500 'ddiv' 'tmp_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 501 [17/31] (8.62ns)   --->   "%tmp_i4 = fdiv double %hp_read, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:173]   --->   Operation 501 'ddiv' 'tmp_i4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 502 [24/31] (8.62ns)   --->   "%tmp_11 = fdiv double %tmp_s, 3.000000e+00" [samplefunction.cpp:174]   --->   Operation 502 'ddiv' 'tmp_11' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 503 [24/31] (8.62ns)   --->   "%tmp_28 = fdiv double %tmp_23, %tmp_27" [samplefunction.cpp:193]   --->   Operation 503 'ddiv' 'tmp_28' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 504 [24/31] (8.62ns)   --->   "%tmp_32 = fdiv double %tmp_13, %tmp_30" [samplefunction.cpp:191]   --->   Operation 504 'ddiv' 'tmp_32' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 8.62>
ST_16 : Operation 505 [16/31] (8.62ns)   --->   "%tmp_i = fdiv double %ht_read, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:172]   --->   Operation 505 'ddiv' 'tmp_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 506 [16/31] (8.62ns)   --->   "%tmp_i4 = fdiv double %hp_read, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:173]   --->   Operation 506 'ddiv' 'tmp_i4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 507 [23/31] (8.62ns)   --->   "%tmp_11 = fdiv double %tmp_s, 3.000000e+00" [samplefunction.cpp:174]   --->   Operation 507 'ddiv' 'tmp_11' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 508 [23/31] (8.62ns)   --->   "%tmp_28 = fdiv double %tmp_23, %tmp_27" [samplefunction.cpp:193]   --->   Operation 508 'ddiv' 'tmp_28' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 509 [23/31] (8.62ns)   --->   "%tmp_32 = fdiv double %tmp_13, %tmp_30" [samplefunction.cpp:191]   --->   Operation 509 'ddiv' 'tmp_32' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 8.62>
ST_17 : Operation 510 [15/31] (8.62ns)   --->   "%tmp_i = fdiv double %ht_read, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:172]   --->   Operation 510 'ddiv' 'tmp_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 511 [15/31] (8.62ns)   --->   "%tmp_i4 = fdiv double %hp_read, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:173]   --->   Operation 511 'ddiv' 'tmp_i4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 512 [22/31] (8.62ns)   --->   "%tmp_11 = fdiv double %tmp_s, 3.000000e+00" [samplefunction.cpp:174]   --->   Operation 512 'ddiv' 'tmp_11' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 513 [22/31] (8.62ns)   --->   "%tmp_28 = fdiv double %tmp_23, %tmp_27" [samplefunction.cpp:193]   --->   Operation 513 'ddiv' 'tmp_28' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 514 [22/31] (8.62ns)   --->   "%tmp_32 = fdiv double %tmp_13, %tmp_30" [samplefunction.cpp:191]   --->   Operation 514 'ddiv' 'tmp_32' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 8.62>
ST_18 : Operation 515 [14/31] (8.62ns)   --->   "%tmp_i = fdiv double %ht_read, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:172]   --->   Operation 515 'ddiv' 'tmp_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 516 [14/31] (8.62ns)   --->   "%tmp_i4 = fdiv double %hp_read, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:173]   --->   Operation 516 'ddiv' 'tmp_i4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 517 [21/31] (8.62ns)   --->   "%tmp_11 = fdiv double %tmp_s, 3.000000e+00" [samplefunction.cpp:174]   --->   Operation 517 'ddiv' 'tmp_11' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 518 [21/31] (8.62ns)   --->   "%tmp_28 = fdiv double %tmp_23, %tmp_27" [samplefunction.cpp:193]   --->   Operation 518 'ddiv' 'tmp_28' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 519 [21/31] (8.62ns)   --->   "%tmp_32 = fdiv double %tmp_13, %tmp_30" [samplefunction.cpp:191]   --->   Operation 519 'ddiv' 'tmp_32' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 8.62>
ST_19 : Operation 520 [13/31] (8.62ns)   --->   "%tmp_i = fdiv double %ht_read, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:172]   --->   Operation 520 'ddiv' 'tmp_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 521 [13/31] (8.62ns)   --->   "%tmp_i4 = fdiv double %hp_read, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:173]   --->   Operation 521 'ddiv' 'tmp_i4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 522 [20/31] (8.62ns)   --->   "%tmp_11 = fdiv double %tmp_s, 3.000000e+00" [samplefunction.cpp:174]   --->   Operation 522 'ddiv' 'tmp_11' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 523 [20/31] (8.62ns)   --->   "%tmp_28 = fdiv double %tmp_23, %tmp_27" [samplefunction.cpp:193]   --->   Operation 523 'ddiv' 'tmp_28' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 524 [20/31] (8.62ns)   --->   "%tmp_32 = fdiv double %tmp_13, %tmp_30" [samplefunction.cpp:191]   --->   Operation 524 'ddiv' 'tmp_32' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 8.62>
ST_20 : Operation 525 [12/31] (8.62ns)   --->   "%tmp_i = fdiv double %ht_read, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:172]   --->   Operation 525 'ddiv' 'tmp_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 526 [12/31] (8.62ns)   --->   "%tmp_i4 = fdiv double %hp_read, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:173]   --->   Operation 526 'ddiv' 'tmp_i4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 527 [19/31] (8.62ns)   --->   "%tmp_11 = fdiv double %tmp_s, 3.000000e+00" [samplefunction.cpp:174]   --->   Operation 527 'ddiv' 'tmp_11' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 528 [19/31] (8.62ns)   --->   "%tmp_28 = fdiv double %tmp_23, %tmp_27" [samplefunction.cpp:193]   --->   Operation 528 'ddiv' 'tmp_28' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 529 [19/31] (8.62ns)   --->   "%tmp_32 = fdiv double %tmp_13, %tmp_30" [samplefunction.cpp:191]   --->   Operation 529 'ddiv' 'tmp_32' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 8.62>
ST_21 : Operation 530 [11/31] (8.62ns)   --->   "%tmp_i = fdiv double %ht_read, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:172]   --->   Operation 530 'ddiv' 'tmp_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 531 [11/31] (8.62ns)   --->   "%tmp_i4 = fdiv double %hp_read, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:173]   --->   Operation 531 'ddiv' 'tmp_i4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 532 [18/31] (8.62ns)   --->   "%tmp_11 = fdiv double %tmp_s, 3.000000e+00" [samplefunction.cpp:174]   --->   Operation 532 'ddiv' 'tmp_11' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 533 [18/31] (8.62ns)   --->   "%tmp_28 = fdiv double %tmp_23, %tmp_27" [samplefunction.cpp:193]   --->   Operation 533 'ddiv' 'tmp_28' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 534 [18/31] (8.62ns)   --->   "%tmp_32 = fdiv double %tmp_13, %tmp_30" [samplefunction.cpp:191]   --->   Operation 534 'ddiv' 'tmp_32' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 8.62>
ST_22 : Operation 535 [10/31] (8.62ns)   --->   "%tmp_i = fdiv double %ht_read, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:172]   --->   Operation 535 'ddiv' 'tmp_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 536 [10/31] (8.62ns)   --->   "%tmp_i4 = fdiv double %hp_read, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:173]   --->   Operation 536 'ddiv' 'tmp_i4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 537 [17/31] (8.62ns)   --->   "%tmp_11 = fdiv double %tmp_s, 3.000000e+00" [samplefunction.cpp:174]   --->   Operation 537 'ddiv' 'tmp_11' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 538 [17/31] (8.62ns)   --->   "%tmp_28 = fdiv double %tmp_23, %tmp_27" [samplefunction.cpp:193]   --->   Operation 538 'ddiv' 'tmp_28' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 539 [17/31] (8.62ns)   --->   "%tmp_32 = fdiv double %tmp_13, %tmp_30" [samplefunction.cpp:191]   --->   Operation 539 'ddiv' 'tmp_32' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 8.62>
ST_23 : Operation 540 [9/31] (8.62ns)   --->   "%tmp_i = fdiv double %ht_read, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:172]   --->   Operation 540 'ddiv' 'tmp_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 541 [9/31] (8.62ns)   --->   "%tmp_i4 = fdiv double %hp_read, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:173]   --->   Operation 541 'ddiv' 'tmp_i4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 542 [16/31] (8.62ns)   --->   "%tmp_11 = fdiv double %tmp_s, 3.000000e+00" [samplefunction.cpp:174]   --->   Operation 542 'ddiv' 'tmp_11' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 543 [16/31] (8.62ns)   --->   "%tmp_28 = fdiv double %tmp_23, %tmp_27" [samplefunction.cpp:193]   --->   Operation 543 'ddiv' 'tmp_28' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 544 [16/31] (8.62ns)   --->   "%tmp_32 = fdiv double %tmp_13, %tmp_30" [samplefunction.cpp:191]   --->   Operation 544 'ddiv' 'tmp_32' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 8.62>
ST_24 : Operation 545 [8/31] (8.62ns)   --->   "%tmp_i = fdiv double %ht_read, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:172]   --->   Operation 545 'ddiv' 'tmp_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 546 [8/31] (8.62ns)   --->   "%tmp_i4 = fdiv double %hp_read, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:173]   --->   Operation 546 'ddiv' 'tmp_i4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 547 [15/31] (8.62ns)   --->   "%tmp_11 = fdiv double %tmp_s, 3.000000e+00" [samplefunction.cpp:174]   --->   Operation 547 'ddiv' 'tmp_11' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 548 [15/31] (8.62ns)   --->   "%tmp_28 = fdiv double %tmp_23, %tmp_27" [samplefunction.cpp:193]   --->   Operation 548 'ddiv' 'tmp_28' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 549 [15/31] (8.62ns)   --->   "%tmp_32 = fdiv double %tmp_13, %tmp_30" [samplefunction.cpp:191]   --->   Operation 549 'ddiv' 'tmp_32' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 8.62>
ST_25 : Operation 550 [7/31] (8.62ns)   --->   "%tmp_i = fdiv double %ht_read, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:172]   --->   Operation 550 'ddiv' 'tmp_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 551 [7/31] (8.62ns)   --->   "%tmp_i4 = fdiv double %hp_read, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:173]   --->   Operation 551 'ddiv' 'tmp_i4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 552 [14/31] (8.62ns)   --->   "%tmp_11 = fdiv double %tmp_s, 3.000000e+00" [samplefunction.cpp:174]   --->   Operation 552 'ddiv' 'tmp_11' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 553 [14/31] (8.62ns)   --->   "%tmp_28 = fdiv double %tmp_23, %tmp_27" [samplefunction.cpp:193]   --->   Operation 553 'ddiv' 'tmp_28' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 554 [14/31] (8.62ns)   --->   "%tmp_32 = fdiv double %tmp_13, %tmp_30" [samplefunction.cpp:191]   --->   Operation 554 'ddiv' 'tmp_32' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 8.62>
ST_26 : Operation 555 [6/31] (8.62ns)   --->   "%tmp_i = fdiv double %ht_read, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:172]   --->   Operation 555 'ddiv' 'tmp_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 556 [6/31] (8.62ns)   --->   "%tmp_i4 = fdiv double %hp_read, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:173]   --->   Operation 556 'ddiv' 'tmp_i4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 557 [13/31] (8.62ns)   --->   "%tmp_11 = fdiv double %tmp_s, 3.000000e+00" [samplefunction.cpp:174]   --->   Operation 557 'ddiv' 'tmp_11' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 558 [1/1] (2.55ns)   --->   "%tmp_20 = sub nsw i32 0, %fovX_read" [samplefunction.cpp:193]   --->   Operation 558 'sub' 'tmp_20' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 559 [13/31] (8.62ns)   --->   "%tmp_28 = fdiv double %tmp_23, %tmp_27" [samplefunction.cpp:193]   --->   Operation 559 'ddiv' 'tmp_28' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 560 [13/31] (8.62ns)   --->   "%tmp_32 = fdiv double %tmp_13, %tmp_30" [samplefunction.cpp:191]   --->   Operation 560 'ddiv' 'tmp_32' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 8.62>
ST_27 : Operation 561 [5/31] (8.62ns)   --->   "%tmp_i = fdiv double %ht_read, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:172]   --->   Operation 561 'ddiv' 'tmp_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 562 [5/31] (8.62ns)   --->   "%tmp_i4 = fdiv double %hp_read, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:173]   --->   Operation 562 'ddiv' 'tmp_i4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 563 [12/31] (8.62ns)   --->   "%tmp_11 = fdiv double %tmp_s, 3.000000e+00" [samplefunction.cpp:174]   --->   Operation 563 'ddiv' 'tmp_11' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 564 [6/6] (6.28ns)   --->   "%tmp_21 = sitofp i32 %tmp_20 to double" [samplefunction.cpp:193]   --->   Operation 564 'sitodp' 'tmp_21' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 565 [12/31] (8.62ns)   --->   "%tmp_28 = fdiv double %tmp_23, %tmp_27" [samplefunction.cpp:193]   --->   Operation 565 'ddiv' 'tmp_28' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 566 [12/31] (8.62ns)   --->   "%tmp_32 = fdiv double %tmp_13, %tmp_30" [samplefunction.cpp:191]   --->   Operation 566 'ddiv' 'tmp_32' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 8.62>
ST_28 : Operation 567 [4/31] (8.62ns)   --->   "%tmp_i = fdiv double %ht_read, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:172]   --->   Operation 567 'ddiv' 'tmp_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 568 [4/31] (8.62ns)   --->   "%tmp_i4 = fdiv double %hp_read, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:173]   --->   Operation 568 'ddiv' 'tmp_i4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 569 [11/31] (8.62ns)   --->   "%tmp_11 = fdiv double %tmp_s, 3.000000e+00" [samplefunction.cpp:174]   --->   Operation 569 'ddiv' 'tmp_11' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 570 [6/6] (7.78ns)   --->   "%tmp_14 = fmul double %tmp_13, 5.000000e-01" [samplefunction.cpp:191]   --->   Operation 570 'dmul' 'tmp_14' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 571 [5/6] (6.28ns)   --->   "%tmp_21 = sitofp i32 %tmp_20 to double" [samplefunction.cpp:193]   --->   Operation 571 'sitodp' 'tmp_21' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 572 [11/31] (8.62ns)   --->   "%tmp_28 = fdiv double %tmp_23, %tmp_27" [samplefunction.cpp:193]   --->   Operation 572 'ddiv' 'tmp_28' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 573 [11/31] (8.62ns)   --->   "%tmp_32 = fdiv double %tmp_13, %tmp_30" [samplefunction.cpp:191]   --->   Operation 573 'ddiv' 'tmp_32' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 8.62>
ST_29 : Operation 574 [3/31] (8.62ns)   --->   "%tmp_i = fdiv double %ht_read, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:172]   --->   Operation 574 'ddiv' 'tmp_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 575 [3/31] (8.62ns)   --->   "%tmp_i4 = fdiv double %hp_read, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:173]   --->   Operation 575 'ddiv' 'tmp_i4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 576 [10/31] (8.62ns)   --->   "%tmp_11 = fdiv double %tmp_s, 3.000000e+00" [samplefunction.cpp:174]   --->   Operation 576 'ddiv' 'tmp_11' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 577 [5/6] (7.78ns)   --->   "%tmp_14 = fmul double %tmp_13, 5.000000e-01" [samplefunction.cpp:191]   --->   Operation 577 'dmul' 'tmp_14' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 578 [4/6] (6.28ns)   --->   "%tmp_21 = sitofp i32 %tmp_20 to double" [samplefunction.cpp:193]   --->   Operation 578 'sitodp' 'tmp_21' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 579 [10/31] (8.62ns)   --->   "%tmp_28 = fdiv double %tmp_23, %tmp_27" [samplefunction.cpp:193]   --->   Operation 579 'ddiv' 'tmp_28' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 580 [10/31] (8.62ns)   --->   "%tmp_32 = fdiv double %tmp_13, %tmp_30" [samplefunction.cpp:191]   --->   Operation 580 'ddiv' 'tmp_32' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 8.62>
ST_30 : Operation 581 [2/31] (8.62ns)   --->   "%tmp_i = fdiv double %ht_read, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:172]   --->   Operation 581 'ddiv' 'tmp_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 582 [2/31] (8.62ns)   --->   "%tmp_i4 = fdiv double %hp_read, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:173]   --->   Operation 582 'ddiv' 'tmp_i4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 583 [9/31] (8.62ns)   --->   "%tmp_11 = fdiv double %tmp_s, 3.000000e+00" [samplefunction.cpp:174]   --->   Operation 583 'ddiv' 'tmp_11' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 584 [4/6] (7.78ns)   --->   "%tmp_14 = fmul double %tmp_13, 5.000000e-01" [samplefunction.cpp:191]   --->   Operation 584 'dmul' 'tmp_14' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 585 [3/6] (6.28ns)   --->   "%tmp_21 = sitofp i32 %tmp_20 to double" [samplefunction.cpp:193]   --->   Operation 585 'sitodp' 'tmp_21' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 586 [9/31] (8.62ns)   --->   "%tmp_28 = fdiv double %tmp_23, %tmp_27" [samplefunction.cpp:193]   --->   Operation 586 'ddiv' 'tmp_28' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 587 [9/31] (8.62ns)   --->   "%tmp_32 = fdiv double %tmp_13, %tmp_30" [samplefunction.cpp:191]   --->   Operation 587 'ddiv' 'tmp_32' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 8.62>
ST_31 : Operation 588 [1/31] (8.62ns)   --->   "%tmp_i = fdiv double %ht_read, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:172]   --->   Operation 588 'ddiv' 'tmp_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 589 [1/31] (8.62ns)   --->   "%tmp_i4 = fdiv double %hp_read, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:173]   --->   Operation 589 'ddiv' 'tmp_i4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 590 [8/31] (8.62ns)   --->   "%tmp_11 = fdiv double %tmp_s, 3.000000e+00" [samplefunction.cpp:174]   --->   Operation 590 'ddiv' 'tmp_11' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 591 [3/6] (7.78ns)   --->   "%tmp_14 = fmul double %tmp_13, 5.000000e-01" [samplefunction.cpp:191]   --->   Operation 591 'dmul' 'tmp_14' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 592 [2/6] (6.28ns)   --->   "%tmp_21 = sitofp i32 %tmp_20 to double" [samplefunction.cpp:193]   --->   Operation 592 'sitodp' 'tmp_21' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 593 [8/31] (8.62ns)   --->   "%tmp_28 = fdiv double %tmp_23, %tmp_27" [samplefunction.cpp:193]   --->   Operation 593 'ddiv' 'tmp_28' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 594 [8/31] (8.62ns)   --->   "%tmp_32 = fdiv double %tmp_13, %tmp_30" [samplefunction.cpp:191]   --->   Operation 594 'ddiv' 'tmp_32' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 8.62>
ST_32 : Operation 595 [6/6] (7.78ns)   --->   "%x_assign_1 = fmul double %tmp_i, 0x400921FB54442D18" [samplefunction.cpp:11->samplefunction.cpp:172]   --->   Operation 595 'dmul' 'x_assign_1' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 596 [6/6] (7.78ns)   --->   "%x_assign = fmul double %tmp_i4, 0x400921FB54442D18" [samplefunction.cpp:11->samplefunction.cpp:173]   --->   Operation 596 'dmul' 'x_assign' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 597 [7/31] (8.62ns)   --->   "%tmp_11 = fdiv double %tmp_s, 3.000000e+00" [samplefunction.cpp:174]   --->   Operation 597 'ddiv' 'tmp_11' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 598 [2/6] (7.78ns)   --->   "%tmp_14 = fmul double %tmp_13, 5.000000e-01" [samplefunction.cpp:191]   --->   Operation 598 'dmul' 'tmp_14' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 599 [1/6] (6.28ns)   --->   "%tmp_21 = sitofp i32 %tmp_20 to double" [samplefunction.cpp:193]   --->   Operation 599 'sitodp' 'tmp_21' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 600 [7/31] (8.62ns)   --->   "%tmp_28 = fdiv double %tmp_23, %tmp_27" [samplefunction.cpp:193]   --->   Operation 600 'ddiv' 'tmp_28' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 601 [7/31] (8.62ns)   --->   "%tmp_32 = fdiv double %tmp_13, %tmp_30" [samplefunction.cpp:191]   --->   Operation 601 'ddiv' 'tmp_32' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 8.62>
ST_33 : Operation 602 [5/6] (7.78ns)   --->   "%x_assign_1 = fmul double %tmp_i, 0x400921FB54442D18" [samplefunction.cpp:11->samplefunction.cpp:172]   --->   Operation 602 'dmul' 'x_assign_1' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 603 [5/6] (7.78ns)   --->   "%x_assign = fmul double %tmp_i4, 0x400921FB54442D18" [samplefunction.cpp:11->samplefunction.cpp:173]   --->   Operation 603 'dmul' 'x_assign' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 604 [6/31] (8.62ns)   --->   "%tmp_11 = fdiv double %tmp_s, 3.000000e+00" [samplefunction.cpp:174]   --->   Operation 604 'ddiv' 'tmp_11' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 605 [1/6] (7.78ns)   --->   "%tmp_14 = fmul double %tmp_13, 5.000000e-01" [samplefunction.cpp:191]   --->   Operation 605 'dmul' 'tmp_14' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 606 [6/6] (7.78ns)   --->   "%tmp_22 = fmul double %tmp_21, 5.000000e-01" [samplefunction.cpp:193]   --->   Operation 606 'dmul' 'tmp_22' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 607 [6/6] (7.78ns)   --->   "%tmp_24 = fmul double %tmp_23, 5.000000e-01" [samplefunction.cpp:193]   --->   Operation 607 'dmul' 'tmp_24' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 608 [6/31] (8.62ns)   --->   "%tmp_28 = fdiv double %tmp_23, %tmp_27" [samplefunction.cpp:193]   --->   Operation 608 'ddiv' 'tmp_28' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 609 [6/31] (8.62ns)   --->   "%tmp_32 = fdiv double %tmp_13, %tmp_30" [samplefunction.cpp:191]   --->   Operation 609 'ddiv' 'tmp_32' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 8.62>
ST_34 : Operation 610 [4/6] (7.78ns)   --->   "%x_assign_1 = fmul double %tmp_i, 0x400921FB54442D18" [samplefunction.cpp:11->samplefunction.cpp:172]   --->   Operation 610 'dmul' 'x_assign_1' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 611 [4/6] (7.78ns)   --->   "%x_assign = fmul double %tmp_i4, 0x400921FB54442D18" [samplefunction.cpp:11->samplefunction.cpp:173]   --->   Operation 611 'dmul' 'x_assign' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 612 [5/31] (8.62ns)   --->   "%tmp_11 = fdiv double %tmp_s, 3.000000e+00" [samplefunction.cpp:174]   --->   Operation 612 'ddiv' 'tmp_11' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 613 [5/5] (8.23ns)   --->   "%tmp_15 = fsub double 9.000000e+01, %tmp_14" [samplefunction.cpp:191]   --->   Operation 613 'dsub' 'tmp_15' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 614 [5/5] (8.23ns)   --->   "%tmp_16 = fadd double %tmp_14, 9.000000e+01" [samplefunction.cpp:191]   --->   Operation 614 'dadd' 'tmp_16' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 615 [5/6] (7.78ns)   --->   "%tmp_22 = fmul double %tmp_21, 5.000000e-01" [samplefunction.cpp:193]   --->   Operation 615 'dmul' 'tmp_22' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 616 [5/6] (7.78ns)   --->   "%tmp_24 = fmul double %tmp_23, 5.000000e-01" [samplefunction.cpp:193]   --->   Operation 616 'dmul' 'tmp_24' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 617 [5/31] (8.62ns)   --->   "%tmp_28 = fdiv double %tmp_23, %tmp_27" [samplefunction.cpp:193]   --->   Operation 617 'ddiv' 'tmp_28' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 618 [5/31] (8.62ns)   --->   "%tmp_32 = fdiv double %tmp_13, %tmp_30" [samplefunction.cpp:191]   --->   Operation 618 'ddiv' 'tmp_32' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 8.62>
ST_35 : Operation 619 [3/6] (7.78ns)   --->   "%x_assign_1 = fmul double %tmp_i, 0x400921FB54442D18" [samplefunction.cpp:11->samplefunction.cpp:172]   --->   Operation 619 'dmul' 'x_assign_1' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 620 [3/6] (7.78ns)   --->   "%x_assign = fmul double %tmp_i4, 0x400921FB54442D18" [samplefunction.cpp:11->samplefunction.cpp:173]   --->   Operation 620 'dmul' 'x_assign' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 621 [4/31] (8.62ns)   --->   "%tmp_11 = fdiv double %tmp_s, 3.000000e+00" [samplefunction.cpp:174]   --->   Operation 621 'ddiv' 'tmp_11' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 622 [4/5] (8.23ns)   --->   "%tmp_15 = fsub double 9.000000e+01, %tmp_14" [samplefunction.cpp:191]   --->   Operation 622 'dsub' 'tmp_15' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 623 [4/5] (8.23ns)   --->   "%tmp_16 = fadd double %tmp_14, 9.000000e+01" [samplefunction.cpp:191]   --->   Operation 623 'dadd' 'tmp_16' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 624 [4/6] (7.78ns)   --->   "%tmp_22 = fmul double %tmp_21, 5.000000e-01" [samplefunction.cpp:193]   --->   Operation 624 'dmul' 'tmp_22' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 625 [4/6] (7.78ns)   --->   "%tmp_24 = fmul double %tmp_23, 5.000000e-01" [samplefunction.cpp:193]   --->   Operation 625 'dmul' 'tmp_24' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 626 [4/31] (8.62ns)   --->   "%tmp_28 = fdiv double %tmp_23, %tmp_27" [samplefunction.cpp:193]   --->   Operation 626 'ddiv' 'tmp_28' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 627 [4/31] (8.62ns)   --->   "%tmp_32 = fdiv double %tmp_13, %tmp_30" [samplefunction.cpp:191]   --->   Operation 627 'ddiv' 'tmp_32' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 8.62>
ST_36 : Operation 628 [2/6] (7.78ns)   --->   "%x_assign_1 = fmul double %tmp_i, 0x400921FB54442D18" [samplefunction.cpp:11->samplefunction.cpp:172]   --->   Operation 628 'dmul' 'x_assign_1' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 629 [2/6] (7.78ns)   --->   "%x_assign = fmul double %tmp_i4, 0x400921FB54442D18" [samplefunction.cpp:11->samplefunction.cpp:173]   --->   Operation 629 'dmul' 'x_assign' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 630 [3/31] (8.62ns)   --->   "%tmp_11 = fdiv double %tmp_s, 3.000000e+00" [samplefunction.cpp:174]   --->   Operation 630 'ddiv' 'tmp_11' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 631 [3/5] (8.23ns)   --->   "%tmp_15 = fsub double 9.000000e+01, %tmp_14" [samplefunction.cpp:191]   --->   Operation 631 'dsub' 'tmp_15' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 632 [3/5] (8.23ns)   --->   "%tmp_16 = fadd double %tmp_14, 9.000000e+01" [samplefunction.cpp:191]   --->   Operation 632 'dadd' 'tmp_16' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 633 [3/6] (7.78ns)   --->   "%tmp_22 = fmul double %tmp_21, 5.000000e-01" [samplefunction.cpp:193]   --->   Operation 633 'dmul' 'tmp_22' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 634 [3/6] (7.78ns)   --->   "%tmp_24 = fmul double %tmp_23, 5.000000e-01" [samplefunction.cpp:193]   --->   Operation 634 'dmul' 'tmp_24' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 635 [3/31] (8.62ns)   --->   "%tmp_28 = fdiv double %tmp_23, %tmp_27" [samplefunction.cpp:193]   --->   Operation 635 'ddiv' 'tmp_28' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 636 [3/31] (8.62ns)   --->   "%tmp_32 = fdiv double %tmp_13, %tmp_30" [samplefunction.cpp:191]   --->   Operation 636 'ddiv' 'tmp_32' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 8.62>
ST_37 : Operation 637 [1/6] (7.78ns)   --->   "%x_assign_1 = fmul double %tmp_i, 0x400921FB54442D18" [samplefunction.cpp:11->samplefunction.cpp:172]   --->   Operation 637 'dmul' 'x_assign_1' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 638 [1/6] (7.78ns)   --->   "%x_assign = fmul double %tmp_i4, 0x400921FB54442D18" [samplefunction.cpp:11->samplefunction.cpp:173]   --->   Operation 638 'dmul' 'x_assign' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 639 [2/31] (8.62ns)   --->   "%tmp_11 = fdiv double %tmp_s, 3.000000e+00" [samplefunction.cpp:174]   --->   Operation 639 'ddiv' 'tmp_11' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 640 [2/5] (8.23ns)   --->   "%tmp_15 = fsub double 9.000000e+01, %tmp_14" [samplefunction.cpp:191]   --->   Operation 640 'dsub' 'tmp_15' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 641 [2/5] (8.23ns)   --->   "%tmp_16 = fadd double %tmp_14, 9.000000e+01" [samplefunction.cpp:191]   --->   Operation 641 'dadd' 'tmp_16' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 642 [2/6] (7.78ns)   --->   "%tmp_22 = fmul double %tmp_21, 5.000000e-01" [samplefunction.cpp:193]   --->   Operation 642 'dmul' 'tmp_22' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 643 [2/6] (7.78ns)   --->   "%tmp_24 = fmul double %tmp_23, 5.000000e-01" [samplefunction.cpp:193]   --->   Operation 643 'dmul' 'tmp_24' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 644 [2/31] (8.62ns)   --->   "%tmp_28 = fdiv double %tmp_23, %tmp_27" [samplefunction.cpp:193]   --->   Operation 644 'ddiv' 'tmp_28' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 645 [2/31] (8.62ns)   --->   "%tmp_32 = fdiv double %tmp_13, %tmp_30" [samplefunction.cpp:191]   --->   Operation 645 'ddiv' 'tmp_32' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 8.62>
ST_38 : Operation 646 [1/31] (8.62ns)   --->   "%tmp_11 = fdiv double %tmp_s, 3.000000e+00" [samplefunction.cpp:174]   --->   Operation 646 'ddiv' 'tmp_11' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 647 [2/2] (4.57ns)   --->   "%tmp_i_i = call fastcc double @"sin_or_cos<double>"(double %x_assign, i1 zeroext true) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:12->samplefunction.cpp:178]   --->   Operation 647 'call' 'tmp_i_i' <Predicate = true> <Delay = 4.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 648 [2/2] (4.57ns)   --->   "%tmp_i_i1 = call fastcc double @"sin_or_cos<double>"(double %x_assign, i1 zeroext false) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:139->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:7->samplefunction.cpp:178]   --->   Operation 648 'call' 'tmp_i_i1' <Predicate = true> <Delay = 4.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 649 [2/2] (4.57ns)   --->   "%tmp_i_i2 = call fastcc double @"sin_or_cos<double>"(double %x_assign_1, i1 zeroext true) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:12->samplefunction.cpp:184]   --->   Operation 649 'call' 'tmp_i_i2' <Predicate = true> <Delay = 4.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 650 [2/2] (4.57ns)   --->   "%tmp_i_i3 = call fastcc double @"sin_or_cos<double>"(double %x_assign_1, i1 zeroext false) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:139->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:7->samplefunction.cpp:184]   --->   Operation 650 'call' 'tmp_i_i3' <Predicate = true> <Delay = 4.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 651 [1/5] (8.23ns)   --->   "%tmp_15 = fsub double 9.000000e+01, %tmp_14" [samplefunction.cpp:191]   --->   Operation 651 'dsub' 'tmp_15' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 652 [1/5] (8.23ns)   --->   "%tmp_16 = fadd double %tmp_14, 9.000000e+01" [samplefunction.cpp:191]   --->   Operation 652 'dadd' 'tmp_16' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 653 [1/6] (7.78ns)   --->   "%tmp_22 = fmul double %tmp_21, 5.000000e-01" [samplefunction.cpp:193]   --->   Operation 653 'dmul' 'tmp_22' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 654 [1/6] (7.78ns)   --->   "%tmp_24 = fmul double %tmp_23, 5.000000e-01" [samplefunction.cpp:193]   --->   Operation 654 'dmul' 'tmp_24' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 655 [1/31] (8.62ns)   --->   "%tmp_28 = fdiv double %tmp_23, %tmp_27" [samplefunction.cpp:193]   --->   Operation 655 'ddiv' 'tmp_28' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 656 [1/31] (8.62ns)   --->   "%tmp_32 = fdiv double %tmp_13, %tmp_30" [samplefunction.cpp:191]   --->   Operation 656 'ddiv' 'tmp_32' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.52>
ST_39 : Operation 657 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %width) nounwind, !map !61"   --->   Operation 657 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 658 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %height) nounwind, !map !67"   --->   Operation 658 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 659 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(double %hp) nounwind, !map !71"   --->   Operation 659 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 660 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(double %ht) nounwind, !map !75"   --->   Operation 660 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 661 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %fw) nounwind, !map !79"   --->   Operation 661 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 662 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %fh) nounwind, !map !83"   --->   Operation 662 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 663 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %fovX) nounwind, !map !87"   --->   Operation 663 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 664 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %fovY) nounwind, !map !91"   --->   Operation 664 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 665 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %option) nounwind, !map !95"   --->   Operation 665 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 666 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8000000 x x86_fp80]* %fov) nounwind, !map !99"   --->   Operation 666 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 667 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @convert_str) nounwind"   --->   Operation 667 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 668 [1/1] (0.00ns)   --->   "%option_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %option) nounwind"   --->   Operation 668 'read' 'option_read' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 669 [1/1] (0.00ns)   --->   "%height_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %height) nounwind"   --->   Operation 669 'read' 'height_read' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 670 [1/1] (0.00ns)   --->   "store i32 %height_read, i32* @h, align 4" [samplefunction.cpp:168]   --->   Operation 670 'store' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 671 [1/2] (0.99ns)   --->   "%tmp_i_i = call fastcc double @"sin_or_cos<double>"(double %x_assign, i1 zeroext true) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:12->samplefunction.cpp:178]   --->   Operation 671 'call' 'tmp_i_i' <Predicate = true> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 672 [1/1] (5.54ns)   --->   "%rot_y_0_0 = fpext double %tmp_i_i to x86_fp80" [samplefunction.cpp:178]   --->   Operation 672 'fpext' 'rot_y_0_0' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 673 [1/2] (0.99ns)   --->   "%tmp_i_i1 = call fastcc double @"sin_or_cos<double>"(double %x_assign, i1 zeroext false) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:139->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:7->samplefunction.cpp:178]   --->   Operation 673 'call' 'tmp_i_i1' <Predicate = true> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 674 [1/1] (5.54ns)   --->   "%rot_y_2_0 = fpext double %tmp_i_i1 to x86_fp80" [samplefunction.cpp:180]   --->   Operation 674 'fpext' 'rot_y_2_0' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 675 [1/2] (0.99ns)   --->   "%tmp_i_i2 = call fastcc double @"sin_or_cos<double>"(double %x_assign_1, i1 zeroext true) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:12->samplefunction.cpp:184]   --->   Operation 675 'call' 'tmp_i_i2' <Predicate = true> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 676 [1/1] (5.54ns)   --->   "%rot_z_0_0 = fpext double %tmp_i_i2 to x86_fp80" [samplefunction.cpp:184]   --->   Operation 676 'fpext' 'rot_z_0_0' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 677 [1/2] (0.99ns)   --->   "%tmp_i_i3 = call fastcc double @"sin_or_cos<double>"(double %x_assign_1, i1 zeroext false) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:139->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:7->samplefunction.cpp:184]   --->   Operation 677 'call' 'tmp_i_i3' <Predicate = true> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 678 [1/1] (0.00ns)   --->   "%tmp_311_to_int = bitcast double %tmp_i_i3 to i64" [samplefunction.cpp:185]   --->   Operation 678 'bitcast' 'tmp_311_to_int' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 679 [1/1] (0.99ns)   --->   "%tmp_311_neg = xor i64 %tmp_311_to_int, -9223372036854775808" [samplefunction.cpp:185]   --->   Operation 679 'xor' 'tmp_311_neg' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 680 [1/1] (0.00ns)   --->   "%tmp_12 = bitcast i64 %tmp_311_neg to double" [samplefunction.cpp:185]   --->   Operation 680 'bitcast' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 681 [1/1] (5.54ns)   --->   "%rot_z_1_0 = fpext double %tmp_12 to x86_fp80" [samplefunction.cpp:185]   --->   Operation 681 'fpext' 'rot_z_1_0' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 682 [1/1] (5.54ns)   --->   "%i = fpext double %tmp_15 to x86_fp80" [samplefunction.cpp:191]   --->   Operation 682 'fpext' 'i' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 683 [1/1] (5.54ns)   --->   "%tmp_17 = fpext double %tmp_16 to x86_fp80" [samplefunction.cpp:191]   --->   Operation 683 'fpext' 'tmp_17' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 684 [1/1] (5.54ns)   --->   "%j = fpext double %tmp_22 to x86_fp80" [samplefunction.cpp:193]   --->   Operation 684 'fpext' 'j' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 685 [1/1] (5.54ns)   --->   "%tmp_25 = fpext double %tmp_24 to x86_fp80" [samplefunction.cpp:193]   --->   Operation 685 'fpext' 'tmp_25' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 686 [1/1] (2.47ns)   --->   "%tmp_26 = icmp eq i32 %option_read, 0" [samplefunction.cpp:208]   --->   Operation 686 'icmp' 'tmp_26' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 687 [1/1] (5.54ns)   --->   "%tmp_29 = fpext double %tmp_28 to x86_fp80" [samplefunction.cpp:193]   --->   Operation 687 'fpext' 'tmp_29' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 688 [1/1] (5.54ns)   --->   "%tmp_33 = fpext double %tmp_32 to x86_fp80" [samplefunction.cpp:191]   --->   Operation 688 'fpext' 'tmp_33' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 689 [1/1] (5.54ns)   --->   "%tmp_63_i_i = fpext double %tmp_11 to x86_fp80" [samplefunction.cpp:77->samplefunction.cpp:162->samplefunction.cpp:215]   --->   Operation 689 'fpext' 'tmp_63_i_i' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 690 [1/1] (1.76ns)   --->   "br label %1" [samplefunction.cpp:191]   --->   Operation 690 'br' <Predicate = true> <Delay = 1.76>

State 40 <SV = 39> <Delay = 6.82>
ST_40 : Operation 691 [1/1] (0.00ns)   --->   "%b = phi i32 [ 0, %0 ], [ %b_1, %11 ]"   --->   Operation 691 'phi' 'b' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 692 [1/1] (0.00ns)   --->   "%i6 = phi x86_fp80 [ %i, %0 ], [ %i_4, %11 ]"   --->   Operation 692 'phi' 'i6' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 693 [1/1] (6.82ns)   --->   "%tmp_34 = fcmp olt x86_fp80 %i6, %tmp_17" [samplefunction.cpp:191]   --->   Operation 693 'dcmp' 'tmp_34' <Predicate = true> <Delay = 6.82> <Core = "DCmp">   --->   Core 114 'DCmp' <Latency = 0> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 694 [1/1] (2.55ns)   --->   "%b_1 = add nsw i32 %b, 1" [samplefunction.cpp:191]   --->   Operation 694 'add' 'b_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 695 [1/1] (0.00ns)   --->   "br i1 %tmp_34, label %2, label %12" [samplefunction.cpp:191]   --->   Operation 695 'br' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 696 [1/1] (6.82ns)   --->   "%tmp_35 = fcmp olt x86_fp80 %i6, 0xK00000000000000000000" [samplefunction.cpp:199]   --->   Operation 696 'dcmp' 'tmp_35' <Predicate = (tmp_34)> <Delay = 6.82> <Core = "DCmp">   --->   Core 114 'DCmp' <Latency = 0> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 697 [1/1] (0.00ns)   --->   "ret void" [samplefunction.cpp:224]   --->   Operation 697 'ret' <Predicate = (!tmp_34)> <Delay = 0.00>

State 41 <SV = 40> <Delay = 8.23>
ST_41 : Operation 698 [5/5] (8.23ns)   --->   "%tmp_36 = fadd x86_fp80 %i6, 0xK4006B400000000000000" [samplefunction.cpp:199]   --->   Operation 698 'dadd' 'tmp_36' <Predicate = (tmp_35)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 8.23>
ST_42 : Operation 699 [4/5] (8.23ns)   --->   "%tmp_36 = fadd x86_fp80 %i6, 0xK4006B400000000000000" [samplefunction.cpp:199]   --->   Operation 699 'dadd' 'tmp_36' <Predicate = (tmp_35)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 8.23>
ST_43 : Operation 700 [3/5] (8.23ns)   --->   "%tmp_36 = fadd x86_fp80 %i6, 0xK4006B400000000000000" [samplefunction.cpp:199]   --->   Operation 700 'dadd' 'tmp_36' <Predicate = (tmp_35)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 8.23>
ST_44 : Operation 701 [2/5] (8.23ns)   --->   "%tmp_36 = fadd x86_fp80 %i6, 0xK4006B400000000000000" [samplefunction.cpp:199]   --->   Operation 701 'dadd' 'tmp_36' <Predicate = (tmp_35)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 8.23>
ST_45 : Operation 702 [1/5] (8.23ns)   --->   "%tmp_36 = fadd x86_fp80 %i6, 0xK4006B400000000000000" [samplefunction.cpp:199]   --->   Operation 702 'dadd' 'tmp_36' <Predicate = (tmp_35)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 7.54>
ST_46 : Operation 703 [1/1] (1.04ns)   --->   "%tmp_38 = select i1 %tmp_35, x86_fp80 %tmp_36, x86_fp80 %i6" [samplefunction.cpp:199]   --->   Operation 703 'select' 'tmp_38' <Predicate = true> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 704 [1/1] (6.50ns)   --->   "%a_assign_1 = fptrunc x86_fp80 %tmp_38 to double" [samplefunction.cpp:199]   --->   Operation 704 'fptrunc' 'a_assign_1' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 47 <SV = 46> <Delay = 8.62>
ST_47 : Operation 705 [31/31] (8.62ns)   --->   "%tmp_i5 = fdiv double %a_assign_1, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:199]   --->   Operation 705 'ddiv' 'tmp_i5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 8.62>
ST_48 : Operation 706 [30/31] (8.62ns)   --->   "%tmp_i5 = fdiv double %a_assign_1, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:199]   --->   Operation 706 'ddiv' 'tmp_i5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 8.62>
ST_49 : Operation 707 [29/31] (8.62ns)   --->   "%tmp_i5 = fdiv double %a_assign_1, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:199]   --->   Operation 707 'ddiv' 'tmp_i5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 8.62>
ST_50 : Operation 708 [28/31] (8.62ns)   --->   "%tmp_i5 = fdiv double %a_assign_1, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:199]   --->   Operation 708 'ddiv' 'tmp_i5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 8.62>
ST_51 : Operation 709 [27/31] (8.62ns)   --->   "%tmp_i5 = fdiv double %a_assign_1, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:199]   --->   Operation 709 'ddiv' 'tmp_i5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 8.62>
ST_52 : Operation 710 [26/31] (8.62ns)   --->   "%tmp_i5 = fdiv double %a_assign_1, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:199]   --->   Operation 710 'ddiv' 'tmp_i5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 8.62>
ST_53 : Operation 711 [25/31] (8.62ns)   --->   "%tmp_i5 = fdiv double %a_assign_1, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:199]   --->   Operation 711 'ddiv' 'tmp_i5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 8.62>
ST_54 : Operation 712 [24/31] (8.62ns)   --->   "%tmp_i5 = fdiv double %a_assign_1, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:199]   --->   Operation 712 'ddiv' 'tmp_i5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 8.62>
ST_55 : Operation 713 [23/31] (8.62ns)   --->   "%tmp_i5 = fdiv double %a_assign_1, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:199]   --->   Operation 713 'ddiv' 'tmp_i5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 8.62>
ST_56 : Operation 714 [22/31] (8.62ns)   --->   "%tmp_i5 = fdiv double %a_assign_1, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:199]   --->   Operation 714 'ddiv' 'tmp_i5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 8.62>
ST_57 : Operation 715 [21/31] (8.62ns)   --->   "%tmp_i5 = fdiv double %a_assign_1, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:199]   --->   Operation 715 'ddiv' 'tmp_i5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 8.62>
ST_58 : Operation 716 [20/31] (8.62ns)   --->   "%tmp_i5 = fdiv double %a_assign_1, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:199]   --->   Operation 716 'ddiv' 'tmp_i5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 8.62>
ST_59 : Operation 717 [19/31] (8.62ns)   --->   "%tmp_i5 = fdiv double %a_assign_1, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:199]   --->   Operation 717 'ddiv' 'tmp_i5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 8.62>
ST_60 : Operation 718 [18/31] (8.62ns)   --->   "%tmp_i5 = fdiv double %a_assign_1, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:199]   --->   Operation 718 'ddiv' 'tmp_i5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 8.62>
ST_61 : Operation 719 [17/31] (8.62ns)   --->   "%tmp_i5 = fdiv double %a_assign_1, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:199]   --->   Operation 719 'ddiv' 'tmp_i5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 8.62>
ST_62 : Operation 720 [16/31] (8.62ns)   --->   "%tmp_i5 = fdiv double %a_assign_1, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:199]   --->   Operation 720 'ddiv' 'tmp_i5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 8.62>
ST_63 : Operation 721 [15/31] (8.62ns)   --->   "%tmp_i5 = fdiv double %a_assign_1, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:199]   --->   Operation 721 'ddiv' 'tmp_i5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 8.62>
ST_64 : Operation 722 [14/31] (8.62ns)   --->   "%tmp_i5 = fdiv double %a_assign_1, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:199]   --->   Operation 722 'ddiv' 'tmp_i5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 8.62>
ST_65 : Operation 723 [13/31] (8.62ns)   --->   "%tmp_i5 = fdiv double %a_assign_1, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:199]   --->   Operation 723 'ddiv' 'tmp_i5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 8.62>
ST_66 : Operation 724 [12/31] (8.62ns)   --->   "%tmp_i5 = fdiv double %a_assign_1, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:199]   --->   Operation 724 'ddiv' 'tmp_i5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 8.62>
ST_67 : Operation 725 [11/31] (8.62ns)   --->   "%tmp_i5 = fdiv double %a_assign_1, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:199]   --->   Operation 725 'ddiv' 'tmp_i5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 8.62>
ST_68 : Operation 726 [10/31] (8.62ns)   --->   "%tmp_i5 = fdiv double %a_assign_1, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:199]   --->   Operation 726 'ddiv' 'tmp_i5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 8.62>
ST_69 : Operation 727 [9/31] (8.62ns)   --->   "%tmp_i5 = fdiv double %a_assign_1, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:199]   --->   Operation 727 'ddiv' 'tmp_i5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 8.62>
ST_70 : Operation 728 [8/31] (8.62ns)   --->   "%tmp_i5 = fdiv double %a_assign_1, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:199]   --->   Operation 728 'ddiv' 'tmp_i5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 8.62>
ST_71 : Operation 729 [7/31] (8.62ns)   --->   "%tmp_i5 = fdiv double %a_assign_1, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:199]   --->   Operation 729 'ddiv' 'tmp_i5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 8.62>
ST_72 : Operation 730 [6/31] (8.62ns)   --->   "%tmp_i5 = fdiv double %a_assign_1, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:199]   --->   Operation 730 'ddiv' 'tmp_i5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 8.62>
ST_73 : Operation 731 [5/31] (8.62ns)   --->   "%tmp_i5 = fdiv double %a_assign_1, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:199]   --->   Operation 731 'ddiv' 'tmp_i5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 8.62>
ST_74 : Operation 732 [4/31] (8.62ns)   --->   "%tmp_i5 = fdiv double %a_assign_1, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:199]   --->   Operation 732 'ddiv' 'tmp_i5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 8.62>
ST_75 : Operation 733 [3/31] (8.62ns)   --->   "%tmp_i5 = fdiv double %a_assign_1, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:199]   --->   Operation 733 'ddiv' 'tmp_i5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 8.62>
ST_76 : Operation 734 [2/31] (8.62ns)   --->   "%tmp_i5 = fdiv double %a_assign_1, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:199]   --->   Operation 734 'ddiv' 'tmp_i5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 8.62>
ST_77 : Operation 735 [1/31] (8.62ns)   --->   "%tmp_i5 = fdiv double %a_assign_1, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:199]   --->   Operation 735 'ddiv' 'tmp_i5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 7.78>
ST_78 : Operation 736 [6/6] (7.78ns)   --->   "%x_assign_2 = fmul double %tmp_i5, 0x400921FB54442D18" [samplefunction.cpp:11->samplefunction.cpp:199]   --->   Operation 736 'dmul' 'x_assign_2' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 7.78>
ST_79 : Operation 737 [5/6] (7.78ns)   --->   "%x_assign_2 = fmul double %tmp_i5, 0x400921FB54442D18" [samplefunction.cpp:11->samplefunction.cpp:199]   --->   Operation 737 'dmul' 'x_assign_2' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 7.78>
ST_80 : Operation 738 [4/6] (7.78ns)   --->   "%x_assign_2 = fmul double %tmp_i5, 0x400921FB54442D18" [samplefunction.cpp:11->samplefunction.cpp:199]   --->   Operation 738 'dmul' 'x_assign_2' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 7.78>
ST_81 : Operation 739 [3/6] (7.78ns)   --->   "%x_assign_2 = fmul double %tmp_i5, 0x400921FB54442D18" [samplefunction.cpp:11->samplefunction.cpp:199]   --->   Operation 739 'dmul' 'x_assign_2' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 7.78>
ST_82 : Operation 740 [2/6] (7.78ns)   --->   "%x_assign_2 = fmul double %tmp_i5, 0x400921FB54442D18" [samplefunction.cpp:11->samplefunction.cpp:199]   --->   Operation 740 'dmul' 'x_assign_2' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 7.78>
ST_83 : Operation 741 [1/1] (0.00ns)   --->   "%tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [samplefunction.cpp:191]   --->   Operation 741 'specregionbegin' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 742 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 100, i32 50, [1 x i8]* @p_str1) nounwind" [samplefunction.cpp:192]   --->   Operation 742 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 743 [1/1] (0.00ns)   --->   "%tmp_37 = sext i32 %b to i64" [samplefunction.cpp:218]   --->   Operation 743 'sext' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 744 [1/6] (7.78ns)   --->   "%x_assign_2 = fmul double %tmp_i5, 0x400921FB54442D18" [samplefunction.cpp:11->samplefunction.cpp:199]   --->   Operation 744 'dmul' 'x_assign_2' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 745 [1/1] (1.76ns)   --->   "br label %3" [samplefunction.cpp:193]   --->   Operation 745 'br' <Predicate = true> <Delay = 1.76>

State 84 <SV = 83> <Delay = 8.23>
ST_84 : Operation 746 [1/1] (0.00ns)   --->   "%j1 = phi x86_fp80 [ %j, %2 ], [ %j_1, %10 ]"   --->   Operation 746 'phi' 'j1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 747 [1/1] (0.00ns)   --->   "%phi_mul = phi i64 [ 0, %2 ], [ %next_mul, %10 ]"   --->   Operation 747 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 748 [1/1] (6.82ns)   --->   "%tmp_39 = fcmp olt x86_fp80 %j1, %tmp_25" [samplefunction.cpp:193]   --->   Operation 748 'dcmp' 'tmp_39' <Predicate = true> <Delay = 6.82> <Core = "DCmp">   --->   Core 114 'DCmp' <Latency = 0> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 749 [1/1] (0.00ns)   --->   "br i1 %tmp_39, label %meminst1.preheader_ifconv, label %11" [samplefunction.cpp:193]   --->   Operation 749 'br' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 750 [1/1] (6.82ns)   --->   "%tmp_40 = fcmp olt x86_fp80 %j1, 0xK00000000000000000000" [samplefunction.cpp:199]   --->   Operation 750 'dcmp' 'tmp_40' <Predicate = (tmp_39)> <Delay = 6.82> <Core = "DCmp">   --->   Core 114 'DCmp' <Latency = 0> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 751 [5/5] (8.23ns)   --->   "%i_4 = fadd x86_fp80 %i6, %tmp_33" [samplefunction.cpp:191]   --->   Operation 751 'dadd' 'i_4' <Predicate = (!tmp_39)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 8.23>
ST_85 : Operation 752 [5/5] (8.23ns)   --->   "%tmp_41 = fadd x86_fp80 %j1, 0xK4007B400000000000000" [samplefunction.cpp:199]   --->   Operation 752 'dadd' 'tmp_41' <Predicate = (tmp_40)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 8.23>
ST_86 : Operation 753 [4/5] (8.23ns)   --->   "%tmp_41 = fadd x86_fp80 %j1, 0xK4007B400000000000000" [samplefunction.cpp:199]   --->   Operation 753 'dadd' 'tmp_41' <Predicate = (tmp_40)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 8.23>
ST_87 : Operation 754 [3/5] (8.23ns)   --->   "%tmp_41 = fadd x86_fp80 %j1, 0xK4007B400000000000000" [samplefunction.cpp:199]   --->   Operation 754 'dadd' 'tmp_41' <Predicate = (tmp_40)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 8.23>
ST_88 : Operation 755 [2/5] (8.23ns)   --->   "%tmp_41 = fadd x86_fp80 %j1, 0xK4007B400000000000000" [samplefunction.cpp:199]   --->   Operation 755 'dadd' 'tmp_41' <Predicate = (tmp_40)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 8.23>
ST_89 : Operation 756 [1/5] (8.23ns)   --->   "%tmp_41 = fadd x86_fp80 %j1, 0xK4007B400000000000000" [samplefunction.cpp:199]   --->   Operation 756 'dadd' 'tmp_41' <Predicate = (tmp_40)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 7.54>
ST_90 : Operation 757 [1/1] (1.04ns)   --->   "%tmp_49 = select i1 %tmp_40, x86_fp80 %tmp_41, x86_fp80 %j1" [samplefunction.cpp:199]   --->   Operation 757 'select' 'tmp_49' <Predicate = true> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_90 : Operation 758 [1/1] (6.50ns)   --->   "%a_assign = fptrunc x86_fp80 %tmp_49 to double" [samplefunction.cpp:199]   --->   Operation 758 'fptrunc' 'a_assign' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 91 <SV = 90> <Delay = 8.62>
ST_91 : Operation 759 [31/31] (8.62ns)   --->   "%tmp_i6 = fdiv double %a_assign, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:199]   --->   Operation 759 'ddiv' 'tmp_i6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 8.62>
ST_92 : Operation 760 [30/31] (8.62ns)   --->   "%tmp_i6 = fdiv double %a_assign, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:199]   --->   Operation 760 'ddiv' 'tmp_i6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 8.62>
ST_93 : Operation 761 [29/31] (8.62ns)   --->   "%tmp_i6 = fdiv double %a_assign, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:199]   --->   Operation 761 'ddiv' 'tmp_i6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 8.62>
ST_94 : Operation 762 [28/31] (8.62ns)   --->   "%tmp_i6 = fdiv double %a_assign, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:199]   --->   Operation 762 'ddiv' 'tmp_i6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 8.62>
ST_95 : Operation 763 [27/31] (8.62ns)   --->   "%tmp_i6 = fdiv double %a_assign, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:199]   --->   Operation 763 'ddiv' 'tmp_i6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 8.62>
ST_96 : Operation 764 [26/31] (8.62ns)   --->   "%tmp_i6 = fdiv double %a_assign, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:199]   --->   Operation 764 'ddiv' 'tmp_i6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 8.62>
ST_97 : Operation 765 [25/31] (8.62ns)   --->   "%tmp_i6 = fdiv double %a_assign, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:199]   --->   Operation 765 'ddiv' 'tmp_i6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 8.62>
ST_98 : Operation 766 [24/31] (8.62ns)   --->   "%tmp_i6 = fdiv double %a_assign, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:199]   --->   Operation 766 'ddiv' 'tmp_i6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 8.62>
ST_99 : Operation 767 [23/31] (8.62ns)   --->   "%tmp_i6 = fdiv double %a_assign, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:199]   --->   Operation 767 'ddiv' 'tmp_i6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 8.62>
ST_100 : Operation 768 [22/31] (8.62ns)   --->   "%tmp_i6 = fdiv double %a_assign, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:199]   --->   Operation 768 'ddiv' 'tmp_i6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 8.62>
ST_101 : Operation 769 [21/31] (8.62ns)   --->   "%tmp_i6 = fdiv double %a_assign, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:199]   --->   Operation 769 'ddiv' 'tmp_i6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 8.62>
ST_102 : Operation 770 [20/31] (8.62ns)   --->   "%tmp_i6 = fdiv double %a_assign, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:199]   --->   Operation 770 'ddiv' 'tmp_i6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 8.62>
ST_103 : Operation 771 [19/31] (8.62ns)   --->   "%tmp_i6 = fdiv double %a_assign, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:199]   --->   Operation 771 'ddiv' 'tmp_i6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 8.62>
ST_104 : Operation 772 [18/31] (8.62ns)   --->   "%tmp_i6 = fdiv double %a_assign, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:199]   --->   Operation 772 'ddiv' 'tmp_i6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 8.62>
ST_105 : Operation 773 [17/31] (8.62ns)   --->   "%tmp_i6 = fdiv double %a_assign, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:199]   --->   Operation 773 'ddiv' 'tmp_i6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 8.62>
ST_106 : Operation 774 [16/31] (8.62ns)   --->   "%tmp_i6 = fdiv double %a_assign, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:199]   --->   Operation 774 'ddiv' 'tmp_i6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 8.62>
ST_107 : Operation 775 [15/31] (8.62ns)   --->   "%tmp_i6 = fdiv double %a_assign, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:199]   --->   Operation 775 'ddiv' 'tmp_i6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 8.62>
ST_108 : Operation 776 [14/31] (8.62ns)   --->   "%tmp_i6 = fdiv double %a_assign, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:199]   --->   Operation 776 'ddiv' 'tmp_i6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 8.62>
ST_109 : Operation 777 [13/31] (8.62ns)   --->   "%tmp_i6 = fdiv double %a_assign, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:199]   --->   Operation 777 'ddiv' 'tmp_i6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 8.62>
ST_110 : Operation 778 [12/31] (8.62ns)   --->   "%tmp_i6 = fdiv double %a_assign, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:199]   --->   Operation 778 'ddiv' 'tmp_i6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 8.62>
ST_111 : Operation 779 [11/31] (8.62ns)   --->   "%tmp_i6 = fdiv double %a_assign, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:199]   --->   Operation 779 'ddiv' 'tmp_i6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 8.62>
ST_112 : Operation 780 [10/31] (8.62ns)   --->   "%tmp_i6 = fdiv double %a_assign, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:199]   --->   Operation 780 'ddiv' 'tmp_i6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 8.62>
ST_113 : Operation 781 [9/31] (8.62ns)   --->   "%tmp_i6 = fdiv double %a_assign, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:199]   --->   Operation 781 'ddiv' 'tmp_i6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 8.62>
ST_114 : Operation 782 [8/31] (8.62ns)   --->   "%tmp_i6 = fdiv double %a_assign, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:199]   --->   Operation 782 'ddiv' 'tmp_i6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 8.62>
ST_115 : Operation 783 [7/31] (8.62ns)   --->   "%tmp_i6 = fdiv double %a_assign, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:199]   --->   Operation 783 'ddiv' 'tmp_i6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 8.62>
ST_116 : Operation 784 [6/31] (8.62ns)   --->   "%tmp_i6 = fdiv double %a_assign, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:199]   --->   Operation 784 'ddiv' 'tmp_i6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 8.62>
ST_117 : Operation 785 [5/31] (8.62ns)   --->   "%tmp_i6 = fdiv double %a_assign, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:199]   --->   Operation 785 'ddiv' 'tmp_i6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 8.62>
ST_118 : Operation 786 [4/31] (8.62ns)   --->   "%tmp_i6 = fdiv double %a_assign, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:199]   --->   Operation 786 'ddiv' 'tmp_i6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 8.62>
ST_119 : Operation 787 [3/31] (8.62ns)   --->   "%tmp_i6 = fdiv double %a_assign, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:199]   --->   Operation 787 'ddiv' 'tmp_i6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 8.62>
ST_120 : Operation 788 [2/31] (8.62ns)   --->   "%tmp_i6 = fdiv double %a_assign, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:199]   --->   Operation 788 'ddiv' 'tmp_i6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 8.62>
ST_121 : Operation 789 [1/31] (8.62ns)   --->   "%tmp_i6 = fdiv double %a_assign, 1.800000e+02" [samplefunction.cpp:11->samplefunction.cpp:199]   --->   Operation 789 'ddiv' 'tmp_i6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 7.78>
ST_122 : Operation 790 [6/6] (7.78ns)   --->   "%x_assign_3 = fmul double %tmp_i6, 0x400921FB54442D18" [samplefunction.cpp:11->samplefunction.cpp:199]   --->   Operation 790 'dmul' 'x_assign_3' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 7.78>
ST_123 : Operation 791 [5/6] (7.78ns)   --->   "%x_assign_3 = fmul double %tmp_i6, 0x400921FB54442D18" [samplefunction.cpp:11->samplefunction.cpp:199]   --->   Operation 791 'dmul' 'x_assign_3' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 7.78>
ST_124 : Operation 792 [4/6] (7.78ns)   --->   "%x_assign_3 = fmul double %tmp_i6, 0x400921FB54442D18" [samplefunction.cpp:11->samplefunction.cpp:199]   --->   Operation 792 'dmul' 'x_assign_3' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 7.78>
ST_125 : Operation 793 [3/6] (7.78ns)   --->   "%x_assign_3 = fmul double %tmp_i6, 0x400921FB54442D18" [samplefunction.cpp:11->samplefunction.cpp:199]   --->   Operation 793 'dmul' 'x_assign_3' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 7.78>
ST_126 : Operation 794 [2/6] (7.78ns)   --->   "%x_assign_3 = fmul double %tmp_i6, 0x400921FB54442D18" [samplefunction.cpp:11->samplefunction.cpp:199]   --->   Operation 794 'dmul' 'x_assign_3' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 7.78>
ST_127 : Operation 795 [1/6] (7.78ns)   --->   "%x_assign_3 = fmul double %tmp_i6, 0x400921FB54442D18" [samplefunction.cpp:11->samplefunction.cpp:199]   --->   Operation 795 'dmul' 'x_assign_3' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 4.57>
ST_128 : Operation 796 [2/2] (4.57ns)   --->   "%tmp_i_i_i = call fastcc double @"sin_or_cos<double>"(double %x_assign_2, i1 zeroext false) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:139->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:7->samplefunction.cpp:16->samplefunction.cpp:199]   --->   Operation 796 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 4.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_128 : Operation 797 [2/2] (4.57ns)   --->   "%tmp_i_i1_i = call fastcc double @"sin_or_cos<double>"(double %x_assign_3, i1 zeroext true) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:12->samplefunction.cpp:16->samplefunction.cpp:199]   --->   Operation 797 'call' 'tmp_i_i1_i' <Predicate = true> <Delay = 4.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_128 : Operation 798 [2/2] (4.57ns)   --->   "%tmp_i_i2_i = call fastcc double @"sin_or_cos<double>"(double %x_assign_3, i1 zeroext false) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:139->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:7->samplefunction.cpp:17->samplefunction.cpp:199]   --->   Operation 798 'call' 'tmp_i_i2_i' <Predicate = true> <Delay = 4.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 129 <SV = 128> <Delay = 0.99>
ST_129 : Operation 799 [1/2] (0.99ns)   --->   "%tmp_i_i_i = call fastcc double @"sin_or_cos<double>"(double %x_assign_2, i1 zeroext false) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:139->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:7->samplefunction.cpp:16->samplefunction.cpp:199]   --->   Operation 799 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_129 : Operation 800 [1/2] (0.99ns)   --->   "%tmp_i_i1_i = call fastcc double @"sin_or_cos<double>"(double %x_assign_3, i1 zeroext true) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:12->samplefunction.cpp:16->samplefunction.cpp:199]   --->   Operation 800 'call' 'tmp_i_i1_i' <Predicate = true> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_129 : Operation 801 [1/2] (0.99ns)   --->   "%tmp_i_i2_i = call fastcc double @"sin_or_cos<double>"(double %x_assign_3, i1 zeroext false) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:139->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:7->samplefunction.cpp:17->samplefunction.cpp:199]   --->   Operation 801 'call' 'tmp_i_i2_i' <Predicate = true> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 130 <SV = 129> <Delay = 7.78>
ST_130 : Operation 802 [6/6] (7.78ns)   --->   "%tmp_3_i = fmul double %tmp_i_i_i, %tmp_i_i1_i" [samplefunction.cpp:16->samplefunction.cpp:199]   --->   Operation 802 'dmul' 'tmp_3_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 803 [6/6] (7.78ns)   --->   "%tmp_5_i = fmul double %tmp_i_i_i, %tmp_i_i2_i" [samplefunction.cpp:17->samplefunction.cpp:199]   --->   Operation 803 'dmul' 'tmp_5_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 7.78>
ST_131 : Operation 804 [5/6] (7.78ns)   --->   "%tmp_3_i = fmul double %tmp_i_i_i, %tmp_i_i1_i" [samplefunction.cpp:16->samplefunction.cpp:199]   --->   Operation 804 'dmul' 'tmp_3_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 805 [5/6] (7.78ns)   --->   "%tmp_5_i = fmul double %tmp_i_i_i, %tmp_i_i2_i" [samplefunction.cpp:17->samplefunction.cpp:199]   --->   Operation 805 'dmul' 'tmp_5_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 7.78>
ST_132 : Operation 806 [4/6] (7.78ns)   --->   "%tmp_3_i = fmul double %tmp_i_i_i, %tmp_i_i1_i" [samplefunction.cpp:16->samplefunction.cpp:199]   --->   Operation 806 'dmul' 'tmp_3_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 807 [4/6] (7.78ns)   --->   "%tmp_5_i = fmul double %tmp_i_i_i, %tmp_i_i2_i" [samplefunction.cpp:17->samplefunction.cpp:199]   --->   Operation 807 'dmul' 'tmp_5_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 7.78>
ST_133 : Operation 808 [3/6] (7.78ns)   --->   "%tmp_3_i = fmul double %tmp_i_i_i, %tmp_i_i1_i" [samplefunction.cpp:16->samplefunction.cpp:199]   --->   Operation 808 'dmul' 'tmp_3_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 809 [3/6] (7.78ns)   --->   "%tmp_5_i = fmul double %tmp_i_i_i, %tmp_i_i2_i" [samplefunction.cpp:17->samplefunction.cpp:199]   --->   Operation 809 'dmul' 'tmp_5_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 7.78>
ST_134 : Operation 810 [2/6] (7.78ns)   --->   "%tmp_3_i = fmul double %tmp_i_i_i, %tmp_i_i1_i" [samplefunction.cpp:16->samplefunction.cpp:199]   --->   Operation 810 'dmul' 'tmp_3_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 811 [2/6] (7.78ns)   --->   "%tmp_5_i = fmul double %tmp_i_i_i, %tmp_i_i2_i" [samplefunction.cpp:17->samplefunction.cpp:199]   --->   Operation 811 'dmul' 'tmp_5_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 7.78>
ST_135 : Operation 812 [1/6] (7.78ns)   --->   "%tmp_3_i = fmul double %tmp_i_i_i, %tmp_i_i1_i" [samplefunction.cpp:16->samplefunction.cpp:199]   --->   Operation 812 'dmul' 'tmp_3_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 813 [1/6] (7.78ns)   --->   "%tmp_5_i = fmul double %tmp_i_i_i, %tmp_i_i2_i" [samplefunction.cpp:17->samplefunction.cpp:199]   --->   Operation 813 'dmul' 'tmp_5_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 5.54>
ST_136 : Operation 814 [1/1] (5.54ns)   --->   "%x = fpext double %tmp_3_i to x86_fp80" [samplefunction.cpp:16->samplefunction.cpp:199]   --->   Operation 814 'fpext' 'x' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_136 : Operation 815 [1/1] (5.54ns)   --->   "%y = fpext double %tmp_5_i to x86_fp80" [samplefunction.cpp:17->samplefunction.cpp:199]   --->   Operation 815 'fpext' 'y' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 137 <SV = 136> <Delay = 7.78>
ST_137 : Operation 816 [6/6] (7.78ns)   --->   "%tmp_i_50 = fmul x86_fp80 %x, 0xK00000000000000000000" [samplefunction.cpp:63->samplefunction.cpp:200]   --->   Operation 816 'dmul' 'tmp_i_50' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 817 [6/6] (7.78ns)   --->   "%tmp_31_i = fmul x86_fp80 %x, %rot_y_2_0" [samplefunction.cpp:64->samplefunction.cpp:200]   --->   Operation 817 'dmul' 'tmp_31_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 818 [6/6] (7.78ns)   --->   "%tmp_32_i = fmul x86_fp80 %y, 0xK00000000000000000000" [samplefunction.cpp:64->samplefunction.cpp:200]   --->   Operation 818 'dmul' 'tmp_32_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 137> <Delay = 7.78>
ST_138 : Operation 819 [5/6] (7.78ns)   --->   "%tmp_i_50 = fmul x86_fp80 %x, 0xK00000000000000000000" [samplefunction.cpp:63->samplefunction.cpp:200]   --->   Operation 819 'dmul' 'tmp_i_50' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 820 [5/6] (7.78ns)   --->   "%tmp_31_i = fmul x86_fp80 %x, %rot_y_2_0" [samplefunction.cpp:64->samplefunction.cpp:200]   --->   Operation 820 'dmul' 'tmp_31_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 821 [5/6] (7.78ns)   --->   "%tmp_32_i = fmul x86_fp80 %y, 0xK00000000000000000000" [samplefunction.cpp:64->samplefunction.cpp:200]   --->   Operation 821 'dmul' 'tmp_32_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 138> <Delay = 7.78>
ST_139 : Operation 822 [4/6] (7.78ns)   --->   "%tmp_i_50 = fmul x86_fp80 %x, 0xK00000000000000000000" [samplefunction.cpp:63->samplefunction.cpp:200]   --->   Operation 822 'dmul' 'tmp_i_50' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 823 [4/6] (7.78ns)   --->   "%tmp_31_i = fmul x86_fp80 %x, %rot_y_2_0" [samplefunction.cpp:64->samplefunction.cpp:200]   --->   Operation 823 'dmul' 'tmp_31_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 824 [4/6] (7.78ns)   --->   "%tmp_32_i = fmul x86_fp80 %y, 0xK00000000000000000000" [samplefunction.cpp:64->samplefunction.cpp:200]   --->   Operation 824 'dmul' 'tmp_32_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 7.78>
ST_140 : Operation 825 [2/2] (4.57ns)   --->   "%tmp_i_i3_i = call fastcc double @"sin_or_cos<double>"(double %x_assign_2, i1 zeroext true) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:12->samplefunction.cpp:18->samplefunction.cpp:199]   --->   Operation 825 'call' 'tmp_i_i3_i' <Predicate = true> <Delay = 4.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_140 : Operation 826 [3/6] (7.78ns)   --->   "%tmp_i_50 = fmul x86_fp80 %x, 0xK00000000000000000000" [samplefunction.cpp:63->samplefunction.cpp:200]   --->   Operation 826 'dmul' 'tmp_i_50' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 827 [3/6] (7.78ns)   --->   "%tmp_31_i = fmul x86_fp80 %x, %rot_y_2_0" [samplefunction.cpp:64->samplefunction.cpp:200]   --->   Operation 827 'dmul' 'tmp_31_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 828 [3/6] (7.78ns)   --->   "%tmp_32_i = fmul x86_fp80 %y, 0xK00000000000000000000" [samplefunction.cpp:64->samplefunction.cpp:200]   --->   Operation 828 'dmul' 'tmp_32_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 7.78>
ST_141 : Operation 829 [1/2] (0.99ns)   --->   "%tmp_i_i3_i = call fastcc double @"sin_or_cos<double>"(double %x_assign_2, i1 zeroext true) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:12->samplefunction.cpp:18->samplefunction.cpp:199]   --->   Operation 829 'call' 'tmp_i_i3_i' <Predicate = true> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_141 : Operation 830 [1/1] (5.54ns)   --->   "%z = fpext double %tmp_i_i3_i to x86_fp80" [samplefunction.cpp:18->samplefunction.cpp:199]   --->   Operation 830 'fpext' 'z' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_141 : Operation 831 [2/6] (7.78ns)   --->   "%tmp_i_50 = fmul x86_fp80 %x, 0xK00000000000000000000" [samplefunction.cpp:63->samplefunction.cpp:200]   --->   Operation 831 'dmul' 'tmp_i_50' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 832 [2/6] (7.78ns)   --->   "%tmp_31_i = fmul x86_fp80 %x, %rot_y_2_0" [samplefunction.cpp:64->samplefunction.cpp:200]   --->   Operation 832 'dmul' 'tmp_31_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 833 [2/6] (7.78ns)   --->   "%tmp_32_i = fmul x86_fp80 %y, 0xK00000000000000000000" [samplefunction.cpp:64->samplefunction.cpp:200]   --->   Operation 833 'dmul' 'tmp_32_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 141> <Delay = 7.78>
ST_142 : Operation 834 [1/6] (7.78ns)   --->   "%tmp_i_50 = fmul x86_fp80 %x, 0xK00000000000000000000" [samplefunction.cpp:63->samplefunction.cpp:200]   --->   Operation 834 'dmul' 'tmp_i_50' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 835 [6/6] (7.78ns)   --->   "%tmp_30_i = fmul x86_fp80 %z, 0xK00000000000000000000" [samplefunction.cpp:63->samplefunction.cpp:200]   --->   Operation 835 'dmul' 'tmp_30_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 836 [1/6] (7.78ns)   --->   "%tmp_31_i = fmul x86_fp80 %x, %rot_y_2_0" [samplefunction.cpp:64->samplefunction.cpp:200]   --->   Operation 836 'dmul' 'tmp_31_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 837 [1/6] (7.78ns)   --->   "%tmp_32_i = fmul x86_fp80 %y, 0xK00000000000000000000" [samplefunction.cpp:64->samplefunction.cpp:200]   --->   Operation 837 'dmul' 'tmp_32_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 838 [6/6] (7.78ns)   --->   "%tmp_34_i = fmul x86_fp80 %z, %rot_y_0_0" [samplefunction.cpp:64->samplefunction.cpp:200]   --->   Operation 838 'dmul' 'tmp_34_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 142> <Delay = 8.23>
ST_143 : Operation 839 [5/5] (8.23ns)   --->   "%tmp_29_i = fadd x86_fp80 %tmp_i_50, %y" [samplefunction.cpp:63->samplefunction.cpp:200]   --->   Operation 839 'dadd' 'tmp_29_i' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 840 [5/6] (7.78ns)   --->   "%tmp_30_i = fmul x86_fp80 %z, 0xK00000000000000000000" [samplefunction.cpp:63->samplefunction.cpp:200]   --->   Operation 840 'dmul' 'tmp_30_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 841 [5/5] (8.23ns)   --->   "%tmp_33_i = fadd x86_fp80 %tmp_31_i, %tmp_32_i" [samplefunction.cpp:64->samplefunction.cpp:200]   --->   Operation 841 'dadd' 'tmp_33_i' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 842 [5/6] (7.78ns)   --->   "%tmp_34_i = fmul x86_fp80 %z, %rot_y_0_0" [samplefunction.cpp:64->samplefunction.cpp:200]   --->   Operation 842 'dmul' 'tmp_34_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 143> <Delay = 8.23>
ST_144 : Operation 843 [4/5] (8.23ns)   --->   "%tmp_29_i = fadd x86_fp80 %tmp_i_50, %y" [samplefunction.cpp:63->samplefunction.cpp:200]   --->   Operation 843 'dadd' 'tmp_29_i' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 844 [4/6] (7.78ns)   --->   "%tmp_30_i = fmul x86_fp80 %z, 0xK00000000000000000000" [samplefunction.cpp:63->samplefunction.cpp:200]   --->   Operation 844 'dmul' 'tmp_30_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 845 [4/5] (8.23ns)   --->   "%tmp_33_i = fadd x86_fp80 %tmp_31_i, %tmp_32_i" [samplefunction.cpp:64->samplefunction.cpp:200]   --->   Operation 845 'dadd' 'tmp_33_i' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 846 [4/6] (7.78ns)   --->   "%tmp_34_i = fmul x86_fp80 %z, %rot_y_0_0" [samplefunction.cpp:64->samplefunction.cpp:200]   --->   Operation 846 'dmul' 'tmp_34_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 8.23>
ST_145 : Operation 847 [3/5] (8.23ns)   --->   "%tmp_29_i = fadd x86_fp80 %tmp_i_50, %y" [samplefunction.cpp:63->samplefunction.cpp:200]   --->   Operation 847 'dadd' 'tmp_29_i' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 848 [3/6] (7.78ns)   --->   "%tmp_30_i = fmul x86_fp80 %z, 0xK00000000000000000000" [samplefunction.cpp:63->samplefunction.cpp:200]   --->   Operation 848 'dmul' 'tmp_30_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 849 [3/5] (8.23ns)   --->   "%tmp_33_i = fadd x86_fp80 %tmp_31_i, %tmp_32_i" [samplefunction.cpp:64->samplefunction.cpp:200]   --->   Operation 849 'dadd' 'tmp_33_i' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 850 [3/6] (7.78ns)   --->   "%tmp_34_i = fmul x86_fp80 %z, %rot_y_0_0" [samplefunction.cpp:64->samplefunction.cpp:200]   --->   Operation 850 'dmul' 'tmp_34_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 145> <Delay = 8.23>
ST_146 : Operation 851 [2/5] (8.23ns)   --->   "%tmp_29_i = fadd x86_fp80 %tmp_i_50, %y" [samplefunction.cpp:63->samplefunction.cpp:200]   --->   Operation 851 'dadd' 'tmp_29_i' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 852 [2/6] (7.78ns)   --->   "%tmp_30_i = fmul x86_fp80 %z, 0xK00000000000000000000" [samplefunction.cpp:63->samplefunction.cpp:200]   --->   Operation 852 'dmul' 'tmp_30_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 853 [2/5] (8.23ns)   --->   "%tmp_33_i = fadd x86_fp80 %tmp_31_i, %tmp_32_i" [samplefunction.cpp:64->samplefunction.cpp:200]   --->   Operation 853 'dadd' 'tmp_33_i' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 854 [2/6] (7.78ns)   --->   "%tmp_34_i = fmul x86_fp80 %z, %rot_y_0_0" [samplefunction.cpp:64->samplefunction.cpp:200]   --->   Operation 854 'dmul' 'tmp_34_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 146> <Delay = 8.23>
ST_147 : Operation 855 [1/5] (8.23ns)   --->   "%tmp_29_i = fadd x86_fp80 %tmp_i_50, %y" [samplefunction.cpp:63->samplefunction.cpp:200]   --->   Operation 855 'dadd' 'tmp_29_i' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 856 [1/6] (7.78ns)   --->   "%tmp_30_i = fmul x86_fp80 %z, 0xK00000000000000000000" [samplefunction.cpp:63->samplefunction.cpp:200]   --->   Operation 856 'dmul' 'tmp_30_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 857 [1/5] (8.23ns)   --->   "%tmp_33_i = fadd x86_fp80 %tmp_31_i, %tmp_32_i" [samplefunction.cpp:64->samplefunction.cpp:200]   --->   Operation 857 'dadd' 'tmp_33_i' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 858 [1/6] (7.78ns)   --->   "%tmp_34_i = fmul x86_fp80 %z, %rot_y_0_0" [samplefunction.cpp:64->samplefunction.cpp:200]   --->   Operation 858 'dmul' 'tmp_34_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 147> <Delay = 8.23>
ST_148 : Operation 859 [5/5] (8.23ns)   --->   "%p2_1 = fadd x86_fp80 %tmp_29_i, %tmp_30_i" [samplefunction.cpp:63->samplefunction.cpp:200]   --->   Operation 859 'dadd' 'p2_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 860 [5/5] (8.23ns)   --->   "%p2_0 = fadd x86_fp80 %tmp_33_i, %tmp_34_i" [samplefunction.cpp:64->samplefunction.cpp:200]   --->   Operation 860 'dadd' 'p2_0' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 148> <Delay = 8.23>
ST_149 : Operation 861 [4/5] (8.23ns)   --->   "%p2_1 = fadd x86_fp80 %tmp_29_i, %tmp_30_i" [samplefunction.cpp:63->samplefunction.cpp:200]   --->   Operation 861 'dadd' 'p2_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 862 [4/5] (8.23ns)   --->   "%p2_0 = fadd x86_fp80 %tmp_33_i, %tmp_34_i" [samplefunction.cpp:64->samplefunction.cpp:200]   --->   Operation 862 'dadd' 'p2_0' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 149> <Delay = 8.23>
ST_150 : Operation 863 [3/5] (8.23ns)   --->   "%p2_1 = fadd x86_fp80 %tmp_29_i, %tmp_30_i" [samplefunction.cpp:63->samplefunction.cpp:200]   --->   Operation 863 'dadd' 'p2_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 864 [3/5] (8.23ns)   --->   "%p2_0 = fadd x86_fp80 %tmp_33_i, %tmp_34_i" [samplefunction.cpp:64->samplefunction.cpp:200]   --->   Operation 864 'dadd' 'p2_0' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 150> <Delay = 8.23>
ST_151 : Operation 865 [2/5] (8.23ns)   --->   "%p2_1 = fadd x86_fp80 %tmp_29_i, %tmp_30_i" [samplefunction.cpp:63->samplefunction.cpp:200]   --->   Operation 865 'dadd' 'p2_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 866 [2/5] (8.23ns)   --->   "%p2_0 = fadd x86_fp80 %tmp_33_i, %tmp_34_i" [samplefunction.cpp:64->samplefunction.cpp:200]   --->   Operation 866 'dadd' 'p2_0' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 151> <Delay = 8.23>
ST_152 : Operation 867 [1/5] (8.23ns)   --->   "%p2_1 = fadd x86_fp80 %tmp_29_i, %tmp_30_i" [samplefunction.cpp:63->samplefunction.cpp:200]   --->   Operation 867 'dadd' 'p2_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 868 [1/5] (8.23ns)   --->   "%p2_0 = fadd x86_fp80 %tmp_33_i, %tmp_34_i" [samplefunction.cpp:64->samplefunction.cpp:200]   --->   Operation 868 'dadd' 'p2_0' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 152> <Delay = 7.78>
ST_153 : Operation 869 [6/6] (7.78ns)   --->   "%tmp_i3 = fmul x86_fp80 %p2_0, %rot_z_1_0" [samplefunction.cpp:63->samplefunction.cpp:205]   --->   Operation 869 'dmul' 'tmp_i3' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 870 [6/6] (7.78ns)   --->   "%tmp_28_i = fmul x86_fp80 %p2_1, %rot_z_0_0" [samplefunction.cpp:63->samplefunction.cpp:205]   --->   Operation 870 'dmul' 'tmp_28_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 871 [6/6] (7.78ns)   --->   "%tmp_31_i1 = fmul x86_fp80 %p2_0, 0xK00000000000000000000" [samplefunction.cpp:64->samplefunction.cpp:205]   --->   Operation 871 'dmul' 'tmp_31_i1' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 872 [6/6] (7.78ns)   --->   "%tmp_32_i1 = fmul x86_fp80 %p2_1, 0xK00000000000000000000" [samplefunction.cpp:64->samplefunction.cpp:205]   --->   Operation 872 'dmul' 'tmp_32_i1' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 153> <Delay = 7.78>
ST_154 : Operation 873 [5/6] (7.78ns)   --->   "%tmp_i3 = fmul x86_fp80 %p2_0, %rot_z_1_0" [samplefunction.cpp:63->samplefunction.cpp:205]   --->   Operation 873 'dmul' 'tmp_i3' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 874 [5/6] (7.78ns)   --->   "%tmp_28_i = fmul x86_fp80 %p2_1, %rot_z_0_0" [samplefunction.cpp:63->samplefunction.cpp:205]   --->   Operation 874 'dmul' 'tmp_28_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 875 [5/6] (7.78ns)   --->   "%tmp_31_i1 = fmul x86_fp80 %p2_0, 0xK00000000000000000000" [samplefunction.cpp:64->samplefunction.cpp:205]   --->   Operation 875 'dmul' 'tmp_31_i1' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 876 [5/6] (7.78ns)   --->   "%tmp_32_i1 = fmul x86_fp80 %p2_1, 0xK00000000000000000000" [samplefunction.cpp:64->samplefunction.cpp:205]   --->   Operation 876 'dmul' 'tmp_32_i1' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 154> <Delay = 7.78>
ST_155 : Operation 877 [4/6] (7.78ns)   --->   "%tmp_i3 = fmul x86_fp80 %p2_0, %rot_z_1_0" [samplefunction.cpp:63->samplefunction.cpp:205]   --->   Operation 877 'dmul' 'tmp_i3' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 878 [4/6] (7.78ns)   --->   "%tmp_28_i = fmul x86_fp80 %p2_1, %rot_z_0_0" [samplefunction.cpp:63->samplefunction.cpp:205]   --->   Operation 878 'dmul' 'tmp_28_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 879 [4/6] (7.78ns)   --->   "%tmp_31_i1 = fmul x86_fp80 %p2_0, 0xK00000000000000000000" [samplefunction.cpp:64->samplefunction.cpp:205]   --->   Operation 879 'dmul' 'tmp_31_i1' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 880 [4/6] (7.78ns)   --->   "%tmp_32_i1 = fmul x86_fp80 %p2_1, 0xK00000000000000000000" [samplefunction.cpp:64->samplefunction.cpp:205]   --->   Operation 880 'dmul' 'tmp_32_i1' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 155> <Delay = 7.78>
ST_156 : Operation 881 [3/6] (7.78ns)   --->   "%tmp_i3 = fmul x86_fp80 %p2_0, %rot_z_1_0" [samplefunction.cpp:63->samplefunction.cpp:205]   --->   Operation 881 'dmul' 'tmp_i3' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 882 [3/6] (7.78ns)   --->   "%tmp_28_i = fmul x86_fp80 %p2_1, %rot_z_0_0" [samplefunction.cpp:63->samplefunction.cpp:205]   --->   Operation 882 'dmul' 'tmp_28_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 883 [3/6] (7.78ns)   --->   "%tmp_31_i1 = fmul x86_fp80 %p2_0, 0xK00000000000000000000" [samplefunction.cpp:64->samplefunction.cpp:205]   --->   Operation 883 'dmul' 'tmp_31_i1' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 884 [3/6] (7.78ns)   --->   "%tmp_32_i1 = fmul x86_fp80 %p2_1, 0xK00000000000000000000" [samplefunction.cpp:64->samplefunction.cpp:205]   --->   Operation 884 'dmul' 'tmp_32_i1' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 156> <Delay = 7.78>
ST_157 : Operation 885 [2/6] (7.78ns)   --->   "%tmp_i3 = fmul x86_fp80 %p2_0, %rot_z_1_0" [samplefunction.cpp:63->samplefunction.cpp:205]   --->   Operation 885 'dmul' 'tmp_i3' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 886 [2/6] (7.78ns)   --->   "%tmp_28_i = fmul x86_fp80 %p2_1, %rot_z_0_0" [samplefunction.cpp:63->samplefunction.cpp:205]   --->   Operation 886 'dmul' 'tmp_28_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 887 [2/6] (7.78ns)   --->   "%tmp_31_i1 = fmul x86_fp80 %p2_0, 0xK00000000000000000000" [samplefunction.cpp:64->samplefunction.cpp:205]   --->   Operation 887 'dmul' 'tmp_31_i1' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 888 [2/6] (7.78ns)   --->   "%tmp_32_i1 = fmul x86_fp80 %p2_1, 0xK00000000000000000000" [samplefunction.cpp:64->samplefunction.cpp:205]   --->   Operation 888 'dmul' 'tmp_32_i1' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 157> <Delay = 7.78>
ST_158 : Operation 889 [1/6] (7.78ns)   --->   "%tmp_i3 = fmul x86_fp80 %p2_0, %rot_z_1_0" [samplefunction.cpp:63->samplefunction.cpp:205]   --->   Operation 889 'dmul' 'tmp_i3' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 890 [1/6] (7.78ns)   --->   "%tmp_28_i = fmul x86_fp80 %p2_1, %rot_z_0_0" [samplefunction.cpp:63->samplefunction.cpp:205]   --->   Operation 890 'dmul' 'tmp_28_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 891 [1/6] (7.78ns)   --->   "%tmp_31_i1 = fmul x86_fp80 %p2_0, 0xK00000000000000000000" [samplefunction.cpp:64->samplefunction.cpp:205]   --->   Operation 891 'dmul' 'tmp_31_i1' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 892 [1/6] (7.78ns)   --->   "%tmp_32_i1 = fmul x86_fp80 %p2_1, 0xK00000000000000000000" [samplefunction.cpp:64->samplefunction.cpp:205]   --->   Operation 892 'dmul' 'tmp_32_i1' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 158> <Delay = 8.23>
ST_159 : Operation 893 [5/5] (8.23ns)   --->   "%tmp_29_i1 = fadd x86_fp80 %tmp_i3, %tmp_28_i" [samplefunction.cpp:63->samplefunction.cpp:205]   --->   Operation 893 'dadd' 'tmp_29_i1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 894 [5/5] (8.23ns)   --->   "%tmp_33_i1 = fadd x86_fp80 %tmp_31_i1, %tmp_32_i1" [samplefunction.cpp:64->samplefunction.cpp:205]   --->   Operation 894 'dadd' 'tmp_33_i1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 159> <Delay = 8.23>
ST_160 : Operation 895 [4/5] (8.23ns)   --->   "%tmp_29_i1 = fadd x86_fp80 %tmp_i3, %tmp_28_i" [samplefunction.cpp:63->samplefunction.cpp:205]   --->   Operation 895 'dadd' 'tmp_29_i1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 896 [4/5] (8.23ns)   --->   "%tmp_33_i1 = fadd x86_fp80 %tmp_31_i1, %tmp_32_i1" [samplefunction.cpp:64->samplefunction.cpp:205]   --->   Operation 896 'dadd' 'tmp_33_i1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 160> <Delay = 8.23>
ST_161 : Operation 897 [3/5] (8.23ns)   --->   "%tmp_29_i1 = fadd x86_fp80 %tmp_i3, %tmp_28_i" [samplefunction.cpp:63->samplefunction.cpp:205]   --->   Operation 897 'dadd' 'tmp_29_i1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 898 [3/5] (8.23ns)   --->   "%tmp_33_i1 = fadd x86_fp80 %tmp_31_i1, %tmp_32_i1" [samplefunction.cpp:64->samplefunction.cpp:205]   --->   Operation 898 'dadd' 'tmp_33_i1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 161> <Delay = 8.23>
ST_162 : Operation 899 [2/5] (8.23ns)   --->   "%tmp_29_i1 = fadd x86_fp80 %tmp_i3, %tmp_28_i" [samplefunction.cpp:63->samplefunction.cpp:205]   --->   Operation 899 'dadd' 'tmp_29_i1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 900 [2/5] (8.23ns)   --->   "%tmp_33_i1 = fadd x86_fp80 %tmp_31_i1, %tmp_32_i1" [samplefunction.cpp:64->samplefunction.cpp:205]   --->   Operation 900 'dadd' 'tmp_33_i1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 162> <Delay = 8.23>
ST_163 : Operation 901 [1/5] (8.23ns)   --->   "%tmp_29_i1 = fadd x86_fp80 %tmp_i3, %tmp_28_i" [samplefunction.cpp:63->samplefunction.cpp:205]   --->   Operation 901 'dadd' 'tmp_29_i1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 902 [1/5] (8.23ns)   --->   "%tmp_33_i1 = fadd x86_fp80 %tmp_31_i1, %tmp_32_i1" [samplefunction.cpp:64->samplefunction.cpp:205]   --->   Operation 902 'dadd' 'tmp_33_i1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 163> <Delay = 8.23>
ST_164 : Operation 903 [5/5] (8.23ns)   --->   "%vc_2 = fadd x86_fp80 %tmp_29_i1, 0xK00000000000000000000" [samplefunction.cpp:63->samplefunction.cpp:205]   --->   Operation 903 'dadd' 'vc_2' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 904 [5/5] (8.23ns)   --->   "%p3_0 = fadd x86_fp80 %tmp_33_i1, 0xK00000000000000000000" [samplefunction.cpp:64->samplefunction.cpp:205]   --->   Operation 904 'dadd' 'p3_0' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 164> <Delay = 8.23>
ST_165 : Operation 905 [4/5] (8.23ns)   --->   "%vc_2 = fadd x86_fp80 %tmp_29_i1, 0xK00000000000000000000" [samplefunction.cpp:63->samplefunction.cpp:205]   --->   Operation 905 'dadd' 'vc_2' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 906 [4/5] (8.23ns)   --->   "%p3_0 = fadd x86_fp80 %tmp_33_i1, 0xK00000000000000000000" [samplefunction.cpp:64->samplefunction.cpp:205]   --->   Operation 906 'dadd' 'p3_0' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 165> <Delay = 8.23>
ST_166 : Operation 907 [3/5] (8.23ns)   --->   "%vc_2 = fadd x86_fp80 %tmp_29_i1, 0xK00000000000000000000" [samplefunction.cpp:63->samplefunction.cpp:205]   --->   Operation 907 'dadd' 'vc_2' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 908 [3/5] (8.23ns)   --->   "%p3_0 = fadd x86_fp80 %tmp_33_i1, 0xK00000000000000000000" [samplefunction.cpp:64->samplefunction.cpp:205]   --->   Operation 908 'dadd' 'p3_0' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 166> <Delay = 8.23>
ST_167 : Operation 909 [2/5] (8.23ns)   --->   "%vc_2 = fadd x86_fp80 %tmp_29_i1, 0xK00000000000000000000" [samplefunction.cpp:63->samplefunction.cpp:205]   --->   Operation 909 'dadd' 'vc_2' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 910 [2/5] (8.23ns)   --->   "%p3_0 = fadd x86_fp80 %tmp_33_i1, 0xK00000000000000000000" [samplefunction.cpp:64->samplefunction.cpp:205]   --->   Operation 910 'dadd' 'p3_0' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 167> <Delay = 8.23>
ST_168 : Operation 911 [1/1] (0.00ns)   --->   "%tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind" [samplefunction.cpp:193]   --->   Operation 911 'specregionbegin' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 912 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 100, i32 50, [1 x i8]* @p_str1) nounwind" [samplefunction.cpp:194]   --->   Operation 912 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 913 [1/5] (8.23ns)   --->   "%vc_2 = fadd x86_fp80 %tmp_29_i1, 0xK00000000000000000000" [samplefunction.cpp:63->samplefunction.cpp:205]   --->   Operation 913 'dadd' 'vc_2' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 914 [1/5] (8.23ns)   --->   "%p3_0 = fadd x86_fp80 %tmp_33_i1, 0xK00000000000000000000" [samplefunction.cpp:64->samplefunction.cpp:205]   --->   Operation 914 'dadd' 'p3_0' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 915 [1/1] (0.00ns)   --->   "br i1 %tmp_26, label %4, label %9" [samplefunction.cpp:208]   --->   Operation 915 'br' <Predicate = true> <Delay = 0.00>

State 169 <SV = 168> <Delay = 6.50>
ST_169 : Operation 916 [1/1] (6.50ns)   --->   "%x_assign_9 = fptrunc x86_fp80 %p3_0 to double" [samplefunction.cpp:88->samplefunction.cpp:215]   --->   Operation 916 'fptrunc' 'x_assign_9' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_169 : Operation 917 [1/1] (6.50ns)   --->   "%x_assign_s = fptrunc x86_fp80 %vc_2 to double" [samplefunction.cpp:89->samplefunction.cpp:215]   --->   Operation 917 'fptrunc' 'x_assign_s' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 170 <SV = 169> <Delay = 6.82>
ST_170 : Operation 918 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast double %x_assign_9 to i64" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:438->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:11->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/fabsdouble.cpp:7->samplefunction.cpp:88->samplefunction.cpp:215]   --->   Operation 918 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 919 [1/1] (0.00ns)   --->   "%tmp_50 = trunc i64 %p_Val2_s to i63" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:458->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/fabsdouble.cpp:7->samplefunction.cpp:88->samplefunction.cpp:215]   --->   Operation 919 'trunc' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 920 [1/1] (0.00ns)   --->   "%tmp_51 = trunc i64 %p_Val2_s to i52" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:438->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:11->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/fabsdouble.cpp:7->samplefunction.cpp:88->samplefunction.cpp:215]   --->   Operation 920 'trunc' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 921 [1/1] (0.00ns)   --->   "%p_Result_s = call i64 @_ssdm_op_BitConcatenate.i64.i1.i63(i1 false, i63 %tmp_50) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:458->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/fabsdouble.cpp:7->samplefunction.cpp:88->samplefunction.cpp:215]   --->   Operation 921 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 922 [1/1] (0.00ns)   --->   "%ret_i_i_i_i_i_i = bitcast i64 %p_Result_s to double" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/fabsdouble.cpp:7->samplefunction.cpp:88->samplefunction.cpp:215]   --->   Operation 922 'bitcast' 'ret_i_i_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 923 [1/1] (0.00ns)   --->   "%p_Val2_32 = bitcast double %x_assign_s to i64" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:438->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:11->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/fabsdouble.cpp:7->samplefunction.cpp:89->samplefunction.cpp:215]   --->   Operation 923 'bitcast' 'p_Val2_32' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 924 [1/1] (0.00ns)   --->   "%tmp_52 = trunc i64 %p_Val2_32 to i63" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:458->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/fabsdouble.cpp:7->samplefunction.cpp:89->samplefunction.cpp:215]   --->   Operation 924 'trunc' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 925 [1/1] (0.00ns)   --->   "%tmp_53 = trunc i64 %p_Val2_32 to i52" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:438->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:11->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/fabsdouble.cpp:7->samplefunction.cpp:89->samplefunction.cpp:215]   --->   Operation 925 'trunc' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 926 [1/1] (0.00ns)   --->   "%p_Result_31 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i63(i1 false, i63 %tmp_52) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:458->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/fabsdouble.cpp:7->samplefunction.cpp:89->samplefunction.cpp:215]   --->   Operation 926 'bitconcatenate' 'p_Result_31' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 927 [1/1] (0.00ns)   --->   "%ret_i_i_i_i_i6_i = bitcast i64 %p_Result_31 to double" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/fabsdouble.cpp:7->samplefunction.cpp:89->samplefunction.cpp:215]   --->   Operation 927 'bitcast' 'ret_i_i_i_i_i6_i' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 928 [1/1] (6.82ns)   --->   "%tmp_i1 = fcmp ogt x86_fp80 %p3_0, 0xK00000000000000000000" [samplefunction.cpp:100->samplefunction.cpp:215]   --->   Operation 928 'dcmp' 'tmp_i1' <Predicate = true> <Delay = 6.82> <Core = "DCmp">   --->   Core 114 'DCmp' <Latency = 0> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 929 [1/1] (6.82ns)   --->   "%tmp_58_i = fcmp ogt x86_fp80 %vc_2, 0xK00000000000000000000" [samplefunction.cpp:119->samplefunction.cpp:215]   --->   Operation 929 'dcmp' 'tmp_58_i' <Predicate = true> <Delay = 6.82> <Core = "DCmp">   --->   Core 114 'DCmp' <Latency = 0> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 930 [1/1] (0.00ns)   --->   "%tmp_42 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:438->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:11->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/fabsdouble.cpp:7->samplefunction.cpp:88->samplefunction.cpp:215]   --->   Operation 930 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 931 [1/1] (0.00ns)   --->   "%tmp_43 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_32, i32 52, i32 62)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:438->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:11->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/fabsdouble.cpp:7->samplefunction.cpp:89->samplefunction.cpp:215]   --->   Operation 931 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 932 [1/1] (1.88ns)   --->   "%notlhs = icmp ne i11 %tmp_42, -1" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:438->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:11->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/fabsdouble.cpp:7->samplefunction.cpp:88->samplefunction.cpp:215]   --->   Operation 932 'icmp' 'notlhs' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 933 [1/1] (2.89ns)   --->   "%notrhs = icmp eq i52 %tmp_51, 0" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:438->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:11->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/fabsdouble.cpp:7->samplefunction.cpp:88->samplefunction.cpp:215]   --->   Operation 933 'icmp' 'notrhs' <Predicate = true> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 934 [1/1] (0.97ns)   --->   "%tmp_44 = or i1 %notrhs, %notlhs" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:438->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:11->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/fabsdouble.cpp:7->samplefunction.cpp:88->samplefunction.cpp:215]   --->   Operation 934 'or' 'tmp_44' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 935 [1/1] (1.88ns)   --->   "%notlhs1 = icmp ne i11 %tmp_43, -1" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:438->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:11->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/fabsdouble.cpp:7->samplefunction.cpp:89->samplefunction.cpp:215]   --->   Operation 935 'icmp' 'notlhs1' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 936 [1/1] (2.89ns)   --->   "%notrhs1 = icmp eq i52 %tmp_53, 0" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:438->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:11->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/fabsdouble.cpp:7->samplefunction.cpp:89->samplefunction.cpp:215]   --->   Operation 936 'icmp' 'notrhs1' <Predicate = true> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 937 [1/1] (0.97ns)   --->   "%tmp_45 = or i1 %notrhs1, %notlhs1" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:438->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:11->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/fabsdouble.cpp:7->samplefunction.cpp:89->samplefunction.cpp:215]   --->   Operation 937 'or' 'tmp_45' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 938 [1/1] (6.82ns)   --->   "%tmp_47 = fcmp oge double %ret_i_i_i_i_i_i, %ret_i_i_i_i_i6_i" [samplefunction.cpp:100->samplefunction.cpp:215]   --->   Operation 938 'dcmp' 'tmp_47' <Predicate = true> <Delay = 6.82> <Core = "DCmp">   --->   Core 114 'DCmp' <Latency = 0> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 939 [1/1] (6.82ns)   --->   "%tmp_55 = fcmp oge double %ret_i_i_i_i_i_i, 0.000000e+00" [samplefunction.cpp:100->samplefunction.cpp:215]   --->   Operation 939 'dcmp' 'tmp_55' <Predicate = true> <Delay = 6.82> <Core = "DCmp">   --->   Core 114 'DCmp' <Latency = 0> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 940 [1/1] (6.82ns)   --->   "%tmp_58 = fcmp oge double %ret_i_i_i_i_i6_i, %ret_i_i_i_i_i_i" [samplefunction.cpp:119->samplefunction.cpp:215]   --->   Operation 940 'dcmp' 'tmp_58' <Predicate = true> <Delay = 6.82> <Core = "DCmp">   --->   Core 114 'DCmp' <Latency = 0> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 941 [1/1] (6.82ns)   --->   "%tmp_61 = fcmp oge double %ret_i_i_i_i_i6_i, 0.000000e+00" [samplefunction.cpp:119->samplefunction.cpp:215]   --->   Operation 941 'dcmp' 'tmp_61' <Predicate = true> <Delay = 6.82> <Core = "DCmp">   --->   Core 114 'DCmp' <Latency = 0> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 170> <Delay = 7.80>
ST_171 : Operation 942 [1/1] (0.00ns) (grouped into LUT with out node or_cond1_i)   --->   "%p_not_i = xor i1 %tmp_i1, true" [samplefunction.cpp:100->samplefunction.cpp:215]   --->   Operation 942 'xor' 'p_not_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 943 [1/1] (0.97ns)   --->   "%tmp_46 = and i1 %tmp_44, %tmp_45" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:438->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:11->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/fabsdouble.cpp:7->samplefunction.cpp:88->samplefunction.cpp:215]   --->   Operation 943 'and' 'tmp_46' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 944 [1/1] (0.00ns) (grouped into LUT with out node tmp_54)   --->   "%tmp_48 = and i1 %tmp_46, %tmp_47" [samplefunction.cpp:100->samplefunction.cpp:215]   --->   Operation 944 'and' 'tmp_48' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 945 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_54 = xor i1 %tmp_48, true" [samplefunction.cpp:100->samplefunction.cpp:215]   --->   Operation 945 'xor' 'tmp_54' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 946 [1/1] (0.00ns) (grouped into LUT with out node tmp_57)   --->   "%tmp_56 = and i1 %tmp_44, %tmp_55" [samplefunction.cpp:100->samplefunction.cpp:215]   --->   Operation 946 'and' 'tmp_56' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 947 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_57 = xor i1 %tmp_56, true" [samplefunction.cpp:100->samplefunction.cpp:215]   --->   Operation 947 'xor' 'tmp_57' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 948 [1/1] (0.00ns) (grouped into LUT with out node or_cond1_i)   --->   "%tmp = or i1 %tmp_57, %p_not_i" [samplefunction.cpp:100->samplefunction.cpp:215]   --->   Operation 948 'or' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 949 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond1_i = or i1 %tmp, %tmp_54" [samplefunction.cpp:100->samplefunction.cpp:215]   --->   Operation 949 'or' 'or_cond1_i' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 950 [1/1] (0.97ns)   --->   "%tmp7 = or i1 %tmp_54, %tmp_57" [samplefunction.cpp:109->samplefunction.cpp:215]   --->   Operation 950 'or' 'tmp7' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 951 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp1_i)   --->   "%or_cond3_i = or i1 %tmp7, %tmp_i1" [samplefunction.cpp:109->samplefunction.cpp:215]   --->   Operation 951 'or' 'or_cond3_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 952 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8_i)   --->   "%p_not4_i = xor i1 %tmp_58_i, true" [samplefunction.cpp:119->samplefunction.cpp:215]   --->   Operation 952 'xor' 'p_not4_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 953 [1/1] (0.97ns)   --->   "%tmp_59 = and i1 %tmp_46, %tmp_58" [samplefunction.cpp:119->samplefunction.cpp:215]   --->   Operation 953 'and' 'tmp_59' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 954 [1/1] (0.97ns)   --->   "%tmp_60 = xor i1 %tmp_59, true" [samplefunction.cpp:119->samplefunction.cpp:215]   --->   Operation 954 'xor' 'tmp_60' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 955 [1/1] (0.97ns)   --->   "%tmp_62 = and i1 %tmp_45, %tmp_61" [samplefunction.cpp:119->samplefunction.cpp:215]   --->   Operation 955 'and' 'tmp_62' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 956 [1/1] (0.97ns)   --->   "%tmp_63 = xor i1 %tmp_62, true" [samplefunction.cpp:119->samplefunction.cpp:215]   --->   Operation 956 'xor' 'tmp_63' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 957 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8_i)   --->   "%tmp8 = or i1 %p_not4_i, %tmp_63" [samplefunction.cpp:119->samplefunction.cpp:215]   --->   Operation 957 'or' 'tmp8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 958 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8_i)   --->   "%or_cond6_i = or i1 %tmp8, %tmp_60" [samplefunction.cpp:119->samplefunction.cpp:215]   --->   Operation 958 'or' 'or_cond6_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 959 [1/1] (0.00ns) (grouped into LUT with out node or_cond8_i)   --->   "%tmp9 = or i1 %tmp_60, %tmp_63" [samplefunction.cpp:129->samplefunction.cpp:215]   --->   Operation 959 'or' 'tmp9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 960 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond8_i = or i1 %tmp9, %tmp_58_i" [samplefunction.cpp:129->samplefunction.cpp:215]   --->   Operation 960 'or' 'or_cond8_i' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 961 [1/1] (6.82ns)   --->   "%tmp_64 = fcmp ole double %ret_i_i_i_i_i_i, 0.000000e+00" [samplefunction.cpp:139->samplefunction.cpp:215]   --->   Operation 961 'dcmp' 'tmp_64' <Predicate = true> <Delay = 6.82> <Core = "DCmp">   --->   Core 114 'DCmp' <Latency = 0> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 962 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp10_i)   --->   "%tmp_65 = and i1 %tmp_44, %tmp_64" [samplefunction.cpp:139->samplefunction.cpp:215]   --->   Operation 962 'and' 'tmp_65' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 963 [1/1] (6.82ns)   --->   "%tmp_66 = fcmp ole double %ret_i_i_i_i_i6_i, 0.000000e+00" [samplefunction.cpp:139->samplefunction.cpp:215]   --->   Operation 963 'dcmp' 'tmp_66' <Predicate = true> <Delay = 6.82> <Core = "DCmp">   --->   Core 114 'DCmp' <Latency = 0> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 964 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp10_i)   --->   "%tmp_67 = and i1 %tmp_45, %tmp_66" [samplefunction.cpp:139->samplefunction.cpp:215]   --->   Operation 964 'and' 'tmp_67' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 965 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp10_i)   --->   "%or_cond4_i_demorgan = and i1 %tmp_65, %tmp_67" [samplefunction.cpp:148->samplefunction.cpp:215]   --->   Operation 965 'and' 'or_cond4_i_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 966 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp10_i)   --->   "%or_cond4_i = xor i1 %or_cond4_i_demorgan, true" [samplefunction.cpp:148->samplefunction.cpp:215]   --->   Operation 966 'xor' 'or_cond4_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 967 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp1_i)   --->   "%sel_tmp_i = xor i1 %or_cond3_i, true" [samplefunction.cpp:109->samplefunction.cpp:215]   --->   Operation 967 'xor' 'sel_tmp_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 968 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp1_i = and i1 %or_cond1_i, %sel_tmp_i" [samplefunction.cpp:100->samplefunction.cpp:215]   --->   Operation 968 'and' 'sel_tmp1_i' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 969 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5_i)   --->   "%tmp8_not = and i1 %tmp_58_i, %tmp_62" [samplefunction.cpp:119->samplefunction.cpp:215]   --->   Operation 969 'and' 'tmp8_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 970 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5_i)   --->   "%sel_tmp4_i = and i1 %tmp_59, %tmp8_not" [samplefunction.cpp:119->samplefunction.cpp:215]   --->   Operation 970 'and' 'sel_tmp4_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 971 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp5_i = and i1 %tmp7, %sel_tmp4_i" [samplefunction.cpp:109->samplefunction.cpp:215]   --->   Operation 971 'and' 'sel_tmp5_i' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 972 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp8_i = and i1 %tmp7, %or_cond6_i" [samplefunction.cpp:109->samplefunction.cpp:215]   --->   Operation 972 'and' 'sel_tmp8_i' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 973 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp10_i)   --->   "%tmp3 = and i1 %or_cond8_i, %or_cond4_i" [samplefunction.cpp:129->samplefunction.cpp:215]   --->   Operation 973 'and' 'tmp3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 974 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp10_i = and i1 %tmp3, %sel_tmp8_i" [samplefunction.cpp:129->samplefunction.cpp:215]   --->   Operation 974 'and' 'sel_tmp10_i' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 975 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp17_i)   --->   "%sel_tmp16_i = xor i1 %or_cond8_i, true" [samplefunction.cpp:129->samplefunction.cpp:215]   --->   Operation 975 'xor' 'sel_tmp16_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 976 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp17_i = and i1 %sel_tmp8_i, %sel_tmp16_i" [samplefunction.cpp:109->samplefunction.cpp:215]   --->   Operation 976 'and' 'sel_tmp17_i' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 171> <Delay = 8.23>
ST_172 : Operation 977 [1/1] (5.54ns)   --->   "%maxAxis_7 = fpext double %ret_i_i_i_i_i_i to x86_fp80" [samplefunction.cpp:88->samplefunction.cpp:215]   --->   Operation 977 'fpext' 'maxAxis_7' <Predicate = (!sel_tmp17_i)> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_172 : Operation 978 [1/1] (5.54ns)   --->   "%maxAxis_8 = fpext double %ret_i_i_i_i_i6_i to x86_fp80" [samplefunction.cpp:89->samplefunction.cpp:215]   --->   Operation 978 'fpext' 'maxAxis_8' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_172 : Operation 979 [5/5] (8.23ns)   --->   "%vc = fsub x86_fp80 0xK80000000000000000000, %vc_2" [samplefunction.cpp:114->samplefunction.cpp:215]   --->   Operation 979 'dsub' 'vc' <Predicate = (!sel_tmp5_i & !sel_tmp10_i & or_cond1_i & !sel_tmp17_i & sel_tmp1_i)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 980 [5/5] (8.23ns)   --->   "%vc_8 = fsub x86_fp80 0xK80000000000000000000, %p3_0" [samplefunction.cpp:124->samplefunction.cpp:215]   --->   Operation 980 'dsub' 'vc_8' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 981 [1/1] (0.00ns) (grouped into LUT with out node maxAxis_2)   --->   "%maxAxis = select i1 %sel_tmp1_i, x86_fp80 %maxAxis_7, x86_fp80 0xK00000000000000000000" [samplefunction.cpp:100->samplefunction.cpp:215]   --->   Operation 981 'select' 'maxAxis' <Predicate = (!sel_tmp5_i & !sel_tmp10_i & or_cond1_i & !sel_tmp17_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_172 : Operation 982 [1/1] (0.00ns) (grouped into LUT with out node maxAxis_2)   --->   "%maxAxis_1 = select i1 %sel_tmp5_i, x86_fp80 %maxAxis_8, x86_fp80 %maxAxis" [samplefunction.cpp:109->samplefunction.cpp:215]   --->   Operation 982 'select' 'maxAxis_1' <Predicate = (!sel_tmp10_i & or_cond1_i & !sel_tmp17_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_172 : Operation 983 [1/1] (1.04ns) (out node of the LUT)   --->   "%maxAxis_2 = select i1 %sel_tmp10_i, x86_fp80 0xK00000000000000000000, x86_fp80 %maxAxis_1" [samplefunction.cpp:129->samplefunction.cpp:215]   --->   Operation 983 'select' 'maxAxis_2' <Predicate = (or_cond1_i & !sel_tmp17_i)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_172 : Operation 984 [1/1] (0.00ns) (grouped into LUT with out node maxAxis_4)   --->   "%maxAxis_3 = select i1 %or_cond1_i, x86_fp80 %maxAxis_2, x86_fp80 %maxAxis_7" [samplefunction.cpp:100->samplefunction.cpp:215]   --->   Operation 984 'select' 'maxAxis_3' <Predicate = (!sel_tmp17_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_172 : Operation 985 [1/1] (1.04ns) (out node of the LUT)   --->   "%maxAxis_4 = select i1 %sel_tmp17_i, x86_fp80 %maxAxis_8, x86_fp80 %maxAxis_3" [samplefunction.cpp:109->samplefunction.cpp:215]   --->   Operation 985 'select' 'maxAxis_4' <Predicate = true> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 173 <SV = 172> <Delay = 8.23>
ST_173 : Operation 986 [4/5] (8.23ns)   --->   "%vc = fsub x86_fp80 0xK80000000000000000000, %vc_2" [samplefunction.cpp:114->samplefunction.cpp:215]   --->   Operation 986 'dsub' 'vc' <Predicate = (!sel_tmp5_i & !sel_tmp10_i & or_cond1_i & !sel_tmp17_i & sel_tmp1_i)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 987 [4/5] (8.23ns)   --->   "%vc_8 = fsub x86_fp80 0xK80000000000000000000, %p3_0" [samplefunction.cpp:124->samplefunction.cpp:215]   --->   Operation 987 'dsub' 'vc_8' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 173> <Delay = 8.23>
ST_174 : Operation 988 [3/5] (8.23ns)   --->   "%vc = fsub x86_fp80 0xK80000000000000000000, %vc_2" [samplefunction.cpp:114->samplefunction.cpp:215]   --->   Operation 988 'dsub' 'vc' <Predicate = (!sel_tmp5_i & !sel_tmp10_i & or_cond1_i & !sel_tmp17_i & sel_tmp1_i)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 989 [3/5] (8.23ns)   --->   "%vc_8 = fsub x86_fp80 0xK80000000000000000000, %p3_0" [samplefunction.cpp:124->samplefunction.cpp:215]   --->   Operation 989 'dsub' 'vc_8' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 174> <Delay = 8.23>
ST_175 : Operation 990 [2/5] (8.23ns)   --->   "%vc = fsub x86_fp80 0xK80000000000000000000, %vc_2" [samplefunction.cpp:114->samplefunction.cpp:215]   --->   Operation 990 'dsub' 'vc' <Predicate = (!sel_tmp5_i & !sel_tmp10_i & or_cond1_i & !sel_tmp17_i & sel_tmp1_i)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 991 [2/5] (8.23ns)   --->   "%vc_8 = fsub x86_fp80 0xK80000000000000000000, %p3_0" [samplefunction.cpp:124->samplefunction.cpp:215]   --->   Operation 991 'dsub' 'vc_8' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 175> <Delay = 8.23>
ST_176 : Operation 992 [1/5] (8.23ns)   --->   "%vc = fsub x86_fp80 0xK80000000000000000000, %vc_2" [samplefunction.cpp:114->samplefunction.cpp:215]   --->   Operation 992 'dsub' 'vc' <Predicate = (!sel_tmp5_i & !sel_tmp10_i & or_cond1_i & !sel_tmp17_i & sel_tmp1_i)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 993 [1/5] (8.23ns)   --->   "%vc_8 = fsub x86_fp80 0xK80000000000000000000, %p3_0" [samplefunction.cpp:124->samplefunction.cpp:215]   --->   Operation 993 'dsub' 'vc_8' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 176> <Delay = 3.13>
ST_177 : Operation 994 [1/1] (0.00ns) (grouped into LUT with out node uc_5_i)   --->   "%tmp_68 = or i1 %sel_tmp5_i, %sel_tmp1_i" [samplefunction.cpp:109->samplefunction.cpp:215]   --->   Operation 994 'or' 'tmp_68' <Predicate = (or_cond1_i & !sel_tmp17_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 995 [1/1] (0.00ns) (grouped into LUT with out node uc_5_i)   --->   "%sel_tmp25_i = select i1 %tmp_68, x86_fp80 0xK80000000000000000000, x86_fp80 %vc_8" [samplefunction.cpp:109->samplefunction.cpp:215]   --->   Operation 995 'select' 'sel_tmp25_i' <Predicate = (or_cond1_i & !sel_tmp17_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_177 : Operation 996 [1/1] (0.00ns) (grouped into LUT with out node uc_5_i)   --->   "%sel_tmp32_i = select i1 %or_cond1_i, x86_fp80 %sel_tmp25_i, x86_fp80 0xK80000000000000000000" [samplefunction.cpp:100->samplefunction.cpp:215]   --->   Operation 996 'select' 'sel_tmp32_i' <Predicate = (!sel_tmp17_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_177 : Operation 997 [1/1] (1.04ns) (out node of the LUT)   --->   "%uc_5_i = select i1 %sel_tmp17_i, x86_fp80 0xK80000000000000000000, x86_fp80 %sel_tmp32_i" [samplefunction.cpp:109->samplefunction.cpp:215]   --->   Operation 997 'select' 'uc_5_i' <Predicate = true> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_177 : Operation 998 [1/1] (0.00ns) (grouped into LUT with out node vc_4)   --->   "%vc_3 = select i1 %sel_tmp1_i, x86_fp80 %vc, x86_fp80 %vc_2" [samplefunction.cpp:100->samplefunction.cpp:215]   --->   Operation 998 'select' 'vc_3' <Predicate = (!sel_tmp5_i & !sel_tmp10_i & or_cond1_i & !sel_tmp17_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_177 : Operation 999 [1/1] (1.04ns) (out node of the LUT)   --->   "%vc_4 = select i1 %sel_tmp5_i, x86_fp80 %vc_8, x86_fp80 %vc_3" [samplefunction.cpp:109->samplefunction.cpp:215]   --->   Operation 999 'select' 'vc_4' <Predicate = (!sel_tmp10_i & or_cond1_i & !sel_tmp17_i)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_177 : Operation 1000 [1/1] (0.00ns) (grouped into LUT with out node vc_6)   --->   "%vc_5 = select i1 %sel_tmp10_i, x86_fp80 %vc_2, x86_fp80 %vc_4" [samplefunction.cpp:129->samplefunction.cpp:215]   --->   Operation 1000 'select' 'vc_5' <Predicate = (or_cond1_i & !sel_tmp17_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_177 : Operation 1001 [1/1] (1.04ns) (out node of the LUT)   --->   "%vc_6 = select i1 %or_cond1_i, x86_fp80 %vc_5, x86_fp80 %vc_2" [samplefunction.cpp:100->samplefunction.cpp:215]   --->   Operation 1001 'select' 'vc_6' <Predicate = (!sel_tmp17_i)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_177 : Operation 1002 [1/1] (1.04ns) (out node of the LUT)   --->   "%vc_7 = select i1 %sel_tmp17_i, x86_fp80 %p3_0, x86_fp80 %vc_6" [samplefunction.cpp:109->samplefunction.cpp:215]   --->   Operation 1002 'select' 'vc_7' <Predicate = true> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 178 <SV = 177> <Delay = 8.62>
ST_178 : Operation 1003 [31/31] (8.62ns)   --->   "%tmp_65_i = fdiv x86_fp80 %uc_5_i, %maxAxis_4" [samplefunction.cpp:159->samplefunction.cpp:215]   --->   Operation 1003 'ddiv' 'tmp_65_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1004 [31/31] (8.62ns)   --->   "%tmp_67_i = fdiv x86_fp80 %vc_7, %maxAxis_4" [samplefunction.cpp:160->samplefunction.cpp:215]   --->   Operation 1004 'ddiv' 'tmp_67_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 178> <Delay = 8.62>
ST_179 : Operation 1005 [30/31] (8.62ns)   --->   "%tmp_65_i = fdiv x86_fp80 %uc_5_i, %maxAxis_4" [samplefunction.cpp:159->samplefunction.cpp:215]   --->   Operation 1005 'ddiv' 'tmp_65_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 1006 [30/31] (8.62ns)   --->   "%tmp_67_i = fdiv x86_fp80 %vc_7, %maxAxis_4" [samplefunction.cpp:160->samplefunction.cpp:215]   --->   Operation 1006 'ddiv' 'tmp_67_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 179> <Delay = 8.62>
ST_180 : Operation 1007 [29/31] (8.62ns)   --->   "%tmp_65_i = fdiv x86_fp80 %uc_5_i, %maxAxis_4" [samplefunction.cpp:159->samplefunction.cpp:215]   --->   Operation 1007 'ddiv' 'tmp_65_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 1008 [29/31] (8.62ns)   --->   "%tmp_67_i = fdiv x86_fp80 %vc_7, %maxAxis_4" [samplefunction.cpp:160->samplefunction.cpp:215]   --->   Operation 1008 'ddiv' 'tmp_67_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 180> <Delay = 8.62>
ST_181 : Operation 1009 [28/31] (8.62ns)   --->   "%tmp_65_i = fdiv x86_fp80 %uc_5_i, %maxAxis_4" [samplefunction.cpp:159->samplefunction.cpp:215]   --->   Operation 1009 'ddiv' 'tmp_65_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 1010 [28/31] (8.62ns)   --->   "%tmp_67_i = fdiv x86_fp80 %vc_7, %maxAxis_4" [samplefunction.cpp:160->samplefunction.cpp:215]   --->   Operation 1010 'ddiv' 'tmp_67_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 181> <Delay = 8.62>
ST_182 : Operation 1011 [27/31] (8.62ns)   --->   "%tmp_65_i = fdiv x86_fp80 %uc_5_i, %maxAxis_4" [samplefunction.cpp:159->samplefunction.cpp:215]   --->   Operation 1011 'ddiv' 'tmp_65_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 1012 [27/31] (8.62ns)   --->   "%tmp_67_i = fdiv x86_fp80 %vc_7, %maxAxis_4" [samplefunction.cpp:160->samplefunction.cpp:215]   --->   Operation 1012 'ddiv' 'tmp_67_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 182> <Delay = 8.62>
ST_183 : Operation 1013 [26/31] (8.62ns)   --->   "%tmp_65_i = fdiv x86_fp80 %uc_5_i, %maxAxis_4" [samplefunction.cpp:159->samplefunction.cpp:215]   --->   Operation 1013 'ddiv' 'tmp_65_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 1014 [26/31] (8.62ns)   --->   "%tmp_67_i = fdiv x86_fp80 %vc_7, %maxAxis_4" [samplefunction.cpp:160->samplefunction.cpp:215]   --->   Operation 1014 'ddiv' 'tmp_67_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 183> <Delay = 8.62>
ST_184 : Operation 1015 [25/31] (8.62ns)   --->   "%tmp_65_i = fdiv x86_fp80 %uc_5_i, %maxAxis_4" [samplefunction.cpp:159->samplefunction.cpp:215]   --->   Operation 1015 'ddiv' 'tmp_65_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 1016 [25/31] (8.62ns)   --->   "%tmp_67_i = fdiv x86_fp80 %vc_7, %maxAxis_4" [samplefunction.cpp:160->samplefunction.cpp:215]   --->   Operation 1016 'ddiv' 'tmp_67_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 184> <Delay = 8.62>
ST_185 : Operation 1017 [24/31] (8.62ns)   --->   "%tmp_65_i = fdiv x86_fp80 %uc_5_i, %maxAxis_4" [samplefunction.cpp:159->samplefunction.cpp:215]   --->   Operation 1017 'ddiv' 'tmp_65_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1018 [24/31] (8.62ns)   --->   "%tmp_67_i = fdiv x86_fp80 %vc_7, %maxAxis_4" [samplefunction.cpp:160->samplefunction.cpp:215]   --->   Operation 1018 'ddiv' 'tmp_67_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 185> <Delay = 8.62>
ST_186 : Operation 1019 [23/31] (8.62ns)   --->   "%tmp_65_i = fdiv x86_fp80 %uc_5_i, %maxAxis_4" [samplefunction.cpp:159->samplefunction.cpp:215]   --->   Operation 1019 'ddiv' 'tmp_65_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1020 [23/31] (8.62ns)   --->   "%tmp_67_i = fdiv x86_fp80 %vc_7, %maxAxis_4" [samplefunction.cpp:160->samplefunction.cpp:215]   --->   Operation 1020 'ddiv' 'tmp_67_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 186> <Delay = 8.62>
ST_187 : Operation 1021 [22/31] (8.62ns)   --->   "%tmp_65_i = fdiv x86_fp80 %uc_5_i, %maxAxis_4" [samplefunction.cpp:159->samplefunction.cpp:215]   --->   Operation 1021 'ddiv' 'tmp_65_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 1022 [22/31] (8.62ns)   --->   "%tmp_67_i = fdiv x86_fp80 %vc_7, %maxAxis_4" [samplefunction.cpp:160->samplefunction.cpp:215]   --->   Operation 1022 'ddiv' 'tmp_67_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 187> <Delay = 8.62>
ST_188 : Operation 1023 [21/31] (8.62ns)   --->   "%tmp_65_i = fdiv x86_fp80 %uc_5_i, %maxAxis_4" [samplefunction.cpp:159->samplefunction.cpp:215]   --->   Operation 1023 'ddiv' 'tmp_65_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1024 [21/31] (8.62ns)   --->   "%tmp_67_i = fdiv x86_fp80 %vc_7, %maxAxis_4" [samplefunction.cpp:160->samplefunction.cpp:215]   --->   Operation 1024 'ddiv' 'tmp_67_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 188> <Delay = 8.62>
ST_189 : Operation 1025 [20/31] (8.62ns)   --->   "%tmp_65_i = fdiv x86_fp80 %uc_5_i, %maxAxis_4" [samplefunction.cpp:159->samplefunction.cpp:215]   --->   Operation 1025 'ddiv' 'tmp_65_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1026 [20/31] (8.62ns)   --->   "%tmp_67_i = fdiv x86_fp80 %vc_7, %maxAxis_4" [samplefunction.cpp:160->samplefunction.cpp:215]   --->   Operation 1026 'ddiv' 'tmp_67_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 189> <Delay = 8.62>
ST_190 : Operation 1027 [19/31] (8.62ns)   --->   "%tmp_65_i = fdiv x86_fp80 %uc_5_i, %maxAxis_4" [samplefunction.cpp:159->samplefunction.cpp:215]   --->   Operation 1027 'ddiv' 'tmp_65_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 1028 [19/31] (8.62ns)   --->   "%tmp_67_i = fdiv x86_fp80 %vc_7, %maxAxis_4" [samplefunction.cpp:160->samplefunction.cpp:215]   --->   Operation 1028 'ddiv' 'tmp_67_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 190> <Delay = 8.62>
ST_191 : Operation 1029 [18/31] (8.62ns)   --->   "%tmp_65_i = fdiv x86_fp80 %uc_5_i, %maxAxis_4" [samplefunction.cpp:159->samplefunction.cpp:215]   --->   Operation 1029 'ddiv' 'tmp_65_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 1030 [18/31] (8.62ns)   --->   "%tmp_67_i = fdiv x86_fp80 %vc_7, %maxAxis_4" [samplefunction.cpp:160->samplefunction.cpp:215]   --->   Operation 1030 'ddiv' 'tmp_67_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 191> <Delay = 8.62>
ST_192 : Operation 1031 [17/31] (8.62ns)   --->   "%tmp_65_i = fdiv x86_fp80 %uc_5_i, %maxAxis_4" [samplefunction.cpp:159->samplefunction.cpp:215]   --->   Operation 1031 'ddiv' 'tmp_65_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 1032 [17/31] (8.62ns)   --->   "%tmp_67_i = fdiv x86_fp80 %vc_7, %maxAxis_4" [samplefunction.cpp:160->samplefunction.cpp:215]   --->   Operation 1032 'ddiv' 'tmp_67_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 192> <Delay = 8.62>
ST_193 : Operation 1033 [16/31] (8.62ns)   --->   "%tmp_65_i = fdiv x86_fp80 %uc_5_i, %maxAxis_4" [samplefunction.cpp:159->samplefunction.cpp:215]   --->   Operation 1033 'ddiv' 'tmp_65_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 1034 [16/31] (8.62ns)   --->   "%tmp_67_i = fdiv x86_fp80 %vc_7, %maxAxis_4" [samplefunction.cpp:160->samplefunction.cpp:215]   --->   Operation 1034 'ddiv' 'tmp_67_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 193> <Delay = 8.62>
ST_194 : Operation 1035 [15/31] (8.62ns)   --->   "%tmp_65_i = fdiv x86_fp80 %uc_5_i, %maxAxis_4" [samplefunction.cpp:159->samplefunction.cpp:215]   --->   Operation 1035 'ddiv' 'tmp_65_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 1036 [15/31] (8.62ns)   --->   "%tmp_67_i = fdiv x86_fp80 %vc_7, %maxAxis_4" [samplefunction.cpp:160->samplefunction.cpp:215]   --->   Operation 1036 'ddiv' 'tmp_67_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 194> <Delay = 8.62>
ST_195 : Operation 1037 [14/31] (8.62ns)   --->   "%tmp_65_i = fdiv x86_fp80 %uc_5_i, %maxAxis_4" [samplefunction.cpp:159->samplefunction.cpp:215]   --->   Operation 1037 'ddiv' 'tmp_65_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 1038 [14/31] (8.62ns)   --->   "%tmp_67_i = fdiv x86_fp80 %vc_7, %maxAxis_4" [samplefunction.cpp:160->samplefunction.cpp:215]   --->   Operation 1038 'ddiv' 'tmp_67_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 195> <Delay = 8.62>
ST_196 : Operation 1039 [13/31] (8.62ns)   --->   "%tmp_65_i = fdiv x86_fp80 %uc_5_i, %maxAxis_4" [samplefunction.cpp:159->samplefunction.cpp:215]   --->   Operation 1039 'ddiv' 'tmp_65_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 1040 [13/31] (8.62ns)   --->   "%tmp_67_i = fdiv x86_fp80 %vc_7, %maxAxis_4" [samplefunction.cpp:160->samplefunction.cpp:215]   --->   Operation 1040 'ddiv' 'tmp_67_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 196> <Delay = 8.62>
ST_197 : Operation 1041 [12/31] (8.62ns)   --->   "%tmp_65_i = fdiv x86_fp80 %uc_5_i, %maxAxis_4" [samplefunction.cpp:159->samplefunction.cpp:215]   --->   Operation 1041 'ddiv' 'tmp_65_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1042 [12/31] (8.62ns)   --->   "%tmp_67_i = fdiv x86_fp80 %vc_7, %maxAxis_4" [samplefunction.cpp:160->samplefunction.cpp:215]   --->   Operation 1042 'ddiv' 'tmp_67_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 197> <Delay = 8.62>
ST_198 : Operation 1043 [11/31] (8.62ns)   --->   "%tmp_65_i = fdiv x86_fp80 %uc_5_i, %maxAxis_4" [samplefunction.cpp:159->samplefunction.cpp:215]   --->   Operation 1043 'ddiv' 'tmp_65_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1044 [11/31] (8.62ns)   --->   "%tmp_67_i = fdiv x86_fp80 %vc_7, %maxAxis_4" [samplefunction.cpp:160->samplefunction.cpp:215]   --->   Operation 1044 'ddiv' 'tmp_67_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 199 <SV = 198> <Delay = 8.62>
ST_199 : Operation 1045 [10/31] (8.62ns)   --->   "%tmp_65_i = fdiv x86_fp80 %uc_5_i, %maxAxis_4" [samplefunction.cpp:159->samplefunction.cpp:215]   --->   Operation 1045 'ddiv' 'tmp_65_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1046 [10/31] (8.62ns)   --->   "%tmp_67_i = fdiv x86_fp80 %vc_7, %maxAxis_4" [samplefunction.cpp:160->samplefunction.cpp:215]   --->   Operation 1046 'ddiv' 'tmp_67_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 199> <Delay = 8.62>
ST_200 : Operation 1047 [9/31] (8.62ns)   --->   "%tmp_65_i = fdiv x86_fp80 %uc_5_i, %maxAxis_4" [samplefunction.cpp:159->samplefunction.cpp:215]   --->   Operation 1047 'ddiv' 'tmp_65_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1048 [9/31] (8.62ns)   --->   "%tmp_67_i = fdiv x86_fp80 %vc_7, %maxAxis_4" [samplefunction.cpp:160->samplefunction.cpp:215]   --->   Operation 1048 'ddiv' 'tmp_67_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 200> <Delay = 8.62>
ST_201 : Operation 1049 [8/31] (8.62ns)   --->   "%tmp_65_i = fdiv x86_fp80 %uc_5_i, %maxAxis_4" [samplefunction.cpp:159->samplefunction.cpp:215]   --->   Operation 1049 'ddiv' 'tmp_65_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1050 [8/31] (8.62ns)   --->   "%tmp_67_i = fdiv x86_fp80 %vc_7, %maxAxis_4" [samplefunction.cpp:160->samplefunction.cpp:215]   --->   Operation 1050 'ddiv' 'tmp_67_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 201> <Delay = 8.62>
ST_202 : Operation 1051 [7/31] (8.62ns)   --->   "%tmp_65_i = fdiv x86_fp80 %uc_5_i, %maxAxis_4" [samplefunction.cpp:159->samplefunction.cpp:215]   --->   Operation 1051 'ddiv' 'tmp_65_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 1052 [7/31] (8.62ns)   --->   "%tmp_67_i = fdiv x86_fp80 %vc_7, %maxAxis_4" [samplefunction.cpp:160->samplefunction.cpp:215]   --->   Operation 1052 'ddiv' 'tmp_67_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 203 <SV = 202> <Delay = 8.62>
ST_203 : Operation 1053 [6/31] (8.62ns)   --->   "%tmp_65_i = fdiv x86_fp80 %uc_5_i, %maxAxis_4" [samplefunction.cpp:159->samplefunction.cpp:215]   --->   Operation 1053 'ddiv' 'tmp_65_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 1054 [6/31] (8.62ns)   --->   "%tmp_67_i = fdiv x86_fp80 %vc_7, %maxAxis_4" [samplefunction.cpp:160->samplefunction.cpp:215]   --->   Operation 1054 'ddiv' 'tmp_67_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 203> <Delay = 8.62>
ST_204 : Operation 1055 [5/31] (8.62ns)   --->   "%tmp_65_i = fdiv x86_fp80 %uc_5_i, %maxAxis_4" [samplefunction.cpp:159->samplefunction.cpp:215]   --->   Operation 1055 'ddiv' 'tmp_65_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 1056 [5/31] (8.62ns)   --->   "%tmp_67_i = fdiv x86_fp80 %vc_7, %maxAxis_4" [samplefunction.cpp:160->samplefunction.cpp:215]   --->   Operation 1056 'ddiv' 'tmp_67_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 204> <Delay = 8.62>
ST_205 : Operation 1057 [4/31] (8.62ns)   --->   "%tmp_65_i = fdiv x86_fp80 %uc_5_i, %maxAxis_4" [samplefunction.cpp:159->samplefunction.cpp:215]   --->   Operation 1057 'ddiv' 'tmp_65_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 1058 [4/31] (8.62ns)   --->   "%tmp_67_i = fdiv x86_fp80 %vc_7, %maxAxis_4" [samplefunction.cpp:160->samplefunction.cpp:215]   --->   Operation 1058 'ddiv' 'tmp_67_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 205> <Delay = 8.62>
ST_206 : Operation 1059 [3/31] (8.62ns)   --->   "%tmp_65_i = fdiv x86_fp80 %uc_5_i, %maxAxis_4" [samplefunction.cpp:159->samplefunction.cpp:215]   --->   Operation 1059 'ddiv' 'tmp_65_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 1060 [3/31] (8.62ns)   --->   "%tmp_67_i = fdiv x86_fp80 %vc_7, %maxAxis_4" [samplefunction.cpp:160->samplefunction.cpp:215]   --->   Operation 1060 'ddiv' 'tmp_67_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 206> <Delay = 8.62>
ST_207 : Operation 1061 [2/31] (8.62ns)   --->   "%tmp_65_i = fdiv x86_fp80 %uc_5_i, %maxAxis_4" [samplefunction.cpp:159->samplefunction.cpp:215]   --->   Operation 1061 'ddiv' 'tmp_65_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 1062 [2/31] (8.62ns)   --->   "%tmp_67_i = fdiv x86_fp80 %vc_7, %maxAxis_4" [samplefunction.cpp:160->samplefunction.cpp:215]   --->   Operation 1062 'ddiv' 'tmp_67_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 207> <Delay = 8.62>
ST_208 : Operation 1063 [1/31] (8.62ns)   --->   "%tmp_65_i = fdiv x86_fp80 %uc_5_i, %maxAxis_4" [samplefunction.cpp:159->samplefunction.cpp:215]   --->   Operation 1063 'ddiv' 'tmp_65_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 1064 [1/31] (8.62ns)   --->   "%tmp_67_i = fdiv x86_fp80 %vc_7, %maxAxis_4" [samplefunction.cpp:160->samplefunction.cpp:215]   --->   Operation 1064 'ddiv' 'tmp_67_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 209 <SV = 208> <Delay = 8.23>
ST_209 : Operation 1065 [5/5] (8.23ns)   --->   "%tmp_68_i = fadd x86_fp80 %tmp_67_i, 0xK3FFF8000000000000000" [samplefunction.cpp:160->samplefunction.cpp:215]   --->   Operation 1065 'dadd' 'tmp_68_i' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 210 <SV = 209> <Delay = 8.23>
ST_210 : Operation 1066 [4/5] (8.23ns)   --->   "%tmp_68_i = fadd x86_fp80 %tmp_67_i, 0xK3FFF8000000000000000" [samplefunction.cpp:160->samplefunction.cpp:215]   --->   Operation 1066 'dadd' 'tmp_68_i' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 210> <Delay = 8.23>
ST_211 : Operation 1067 [3/5] (8.23ns)   --->   "%tmp_68_i = fadd x86_fp80 %tmp_67_i, 0xK3FFF8000000000000000" [samplefunction.cpp:160->samplefunction.cpp:215]   --->   Operation 1067 'dadd' 'tmp_68_i' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 211> <Delay = 8.23>
ST_212 : Operation 1068 [2/5] (8.23ns)   --->   "%tmp_68_i = fadd x86_fp80 %tmp_67_i, 0xK3FFF8000000000000000" [samplefunction.cpp:160->samplefunction.cpp:215]   --->   Operation 1068 'dadd' 'tmp_68_i' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 213 <SV = 212> <Delay = 8.23>
ST_213 : Operation 1069 [1/5] (8.23ns)   --->   "%tmp_68_i = fadd x86_fp80 %tmp_67_i, 0xK3FFF8000000000000000" [samplefunction.cpp:160->samplefunction.cpp:215]   --->   Operation 1069 'dadd' 'tmp_68_i' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 214 <SV = 213> <Delay = 8.23>
ST_214 : Operation 1070 [5/5] (8.23ns)   --->   "%tmp_66_i = fadd x86_fp80 %tmp_65_i, 0xK3FFF8000000000000000" [samplefunction.cpp:159->samplefunction.cpp:215]   --->   Operation 1070 'dadd' 'tmp_66_i' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 1071 [6/6] (7.78ns)   --->   "%v = fmul x86_fp80 %tmp_68_i, 0xK3FFE8000000000000000" [samplefunction.cpp:160->samplefunction.cpp:215]   --->   Operation 1071 'dmul' 'v' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 215 <SV = 214> <Delay = 8.23>
ST_215 : Operation 1072 [4/5] (8.23ns)   --->   "%tmp_66_i = fadd x86_fp80 %tmp_65_i, 0xK3FFF8000000000000000" [samplefunction.cpp:159->samplefunction.cpp:215]   --->   Operation 1072 'dadd' 'tmp_66_i' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 1073 [5/6] (7.78ns)   --->   "%v = fmul x86_fp80 %tmp_68_i, 0xK3FFE8000000000000000" [samplefunction.cpp:160->samplefunction.cpp:215]   --->   Operation 1073 'dmul' 'v' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 216 <SV = 215> <Delay = 8.23>
ST_216 : Operation 1074 [3/5] (8.23ns)   --->   "%tmp_66_i = fadd x86_fp80 %tmp_65_i, 0xK3FFF8000000000000000" [samplefunction.cpp:159->samplefunction.cpp:215]   --->   Operation 1074 'dadd' 'tmp_66_i' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 1075 [4/6] (7.78ns)   --->   "%v = fmul x86_fp80 %tmp_68_i, 0xK3FFE8000000000000000" [samplefunction.cpp:160->samplefunction.cpp:215]   --->   Operation 1075 'dmul' 'v' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 216> <Delay = 8.23>
ST_217 : Operation 1076 [1/1] (0.00ns) (grouped into LUT with out node index_assign)   --->   "%sel_tmp59_i = select i1 %sel_tmp1_i, i3 -3, i3 3" [samplefunction.cpp:68->samplefunction.cpp:162->samplefunction.cpp:215]   --->   Operation 1076 'select' 'sel_tmp59_i' <Predicate = (or_cond1_i & !sel_tmp17_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_217 : Operation 1077 [1/1] (0.00ns) (grouped into LUT with out node index_assign)   --->   "%sel_tmp63_i_cast = select i1 %sel_tmp10_i, i3 3, i3 1" [samplefunction.cpp:68->samplefunction.cpp:162->samplefunction.cpp:215]   --->   Operation 1077 'select' 'sel_tmp63_i_cast' <Predicate = (or_cond1_i & !sel_tmp17_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_217 : Operation 1078 [1/1] (0.00ns) (grouped into LUT with out node index_assign)   --->   "%tmp_69 = or i1 %sel_tmp10_i, %sel_tmp5_i" [samplefunction.cpp:68->samplefunction.cpp:162->samplefunction.cpp:215]   --->   Operation 1078 'or' 'tmp_69' <Predicate = (or_cond1_i & !sel_tmp17_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 1079 [1/1] (0.00ns) (grouped into LUT with out node index_assign)   --->   "%sel_tmp68_i = select i1 %tmp_69, i3 %sel_tmp63_i_cast, i3 %sel_tmp59_i" [samplefunction.cpp:68->samplefunction.cpp:162->samplefunction.cpp:215]   --->   Operation 1079 'select' 'sel_tmp68_i' <Predicate = (or_cond1_i & !sel_tmp17_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_217 : Operation 1080 [1/1] (0.00ns) (grouped into LUT with out node index_assign)   --->   "%sel_tmp70_i = select i1 %or_cond1_i, i3 %sel_tmp68_i, i3 -4" [samplefunction.cpp:68->samplefunction.cpp:162->samplefunction.cpp:215]   --->   Operation 1080 'select' 'sel_tmp70_i' <Predicate = (!sel_tmp17_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_217 : Operation 1081 [1/1] (0.98ns) (out node of the LUT)   --->   "%index_assign = select i1 %sel_tmp17_i, i3 0, i3 %sel_tmp70_i" [samplefunction.cpp:68->samplefunction.cpp:162->samplefunction.cpp:215]   --->   Operation 1081 'select' 'index_assign' <Predicate = true> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_217 : Operation 1082 [2/5] (8.23ns)   --->   "%tmp_66_i = fadd x86_fp80 %tmp_65_i, 0xK3FFF8000000000000000" [samplefunction.cpp:159->samplefunction.cpp:215]   --->   Operation 1082 'dadd' 'tmp_66_i' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 1083 [3/6] (7.78ns)   --->   "%v = fmul x86_fp80 %tmp_68_i, 0xK3FFE8000000000000000" [samplefunction.cpp:160->samplefunction.cpp:215]   --->   Operation 1083 'dmul' 'v' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 1084 [1/1] (1.13ns)   --->   "%tmp_i_i5 = icmp ugt i3 %index_assign, 2" [samplefunction.cpp:71->samplefunction.cpp:162->samplefunction.cpp:215]   --->   Operation 1084 'icmp' 'tmp_i_i5' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 1085 [1/1] (1.13ns)   --->   "%tmp_4 = icmp ult i3 %index_assign, 3" [samplefunction.cpp:77->samplefunction.cpp:162->samplefunction.cpp:215]   --->   Operation 1085 'icmp' 'tmp_4' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 1086 [1/1] (1.65ns)   --->   "%tmp_5 = add i3 -3, %index_assign" [samplefunction.cpp:77->samplefunction.cpp:162->samplefunction.cpp:215]   --->   Operation 1086 'add' 'tmp_5' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 1087 [1/1] (0.98ns)   --->   "%tmp_i_i6 = select i1 %tmp_4, i3 %index_assign, i3 %tmp_5" [samplefunction.cpp:77->samplefunction.cpp:162->samplefunction.cpp:215]   --->   Operation 1087 'select' 'tmp_i_i6' <Predicate = true> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 218 <SV = 217> <Delay = 8.23>
ST_218 : Operation 1088 [1/5] (8.23ns)   --->   "%tmp_66_i = fadd x86_fp80 %tmp_65_i, 0xK3FFF8000000000000000" [samplefunction.cpp:159->samplefunction.cpp:215]   --->   Operation 1088 'dadd' 'tmp_66_i' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 1089 [2/6] (7.78ns)   --->   "%v = fmul x86_fp80 %tmp_68_i, 0xK3FFE8000000000000000" [samplefunction.cpp:160->samplefunction.cpp:215]   --->   Operation 1089 'dmul' 'v' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 1090 [1/1] (0.00ns)   --->   "%vertical_i_i = zext i1 %tmp_i_i5 to i32" [samplefunction.cpp:71->samplefunction.cpp:162->samplefunction.cpp:215]   --->   Operation 1090 'zext' 'vertical_i_i' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 1091 [1/1] (0.00ns)   --->   "%tmp_i_i6_cast = zext i3 %tmp_i_i6 to i32" [samplefunction.cpp:77->samplefunction.cpp:162->samplefunction.cpp:215]   --->   Operation 1091 'zext' 'tmp_i_i6_cast' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 1092 [6/6] (6.28ns)   --->   "%tmp_60_i_i = sitofp i32 %tmp_i_i6_cast to double" [samplefunction.cpp:77->samplefunction.cpp:162->samplefunction.cpp:215]   --->   Operation 1092 'sitodp' 'tmp_60_i_i' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_218 : Operation 1093 [6/6] (6.28ns)   --->   "%tmp_66_i_i = sitofp i32 %vertical_i_i to double" [samplefunction.cpp:78->samplefunction.cpp:162->samplefunction.cpp:215]   --->   Operation 1093 'sitodp' 'tmp_66_i_i' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 219 <SV = 218> <Delay = 7.78>
ST_219 : Operation 1094 [6/6] (7.78ns)   --->   "%u = fmul x86_fp80 %tmp_66_i, 0xK3FFE8000000000000000" [samplefunction.cpp:159->samplefunction.cpp:215]   --->   Operation 1094 'dmul' 'u' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 1095 [1/6] (7.78ns)   --->   "%v = fmul x86_fp80 %tmp_68_i, 0xK3FFE8000000000000000" [samplefunction.cpp:160->samplefunction.cpp:215]   --->   Operation 1095 'dmul' 'v' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 1096 [5/6] (6.28ns)   --->   "%tmp_60_i_i = sitofp i32 %tmp_i_i6_cast to double" [samplefunction.cpp:77->samplefunction.cpp:162->samplefunction.cpp:215]   --->   Operation 1096 'sitodp' 'tmp_60_i_i' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_219 : Operation 1097 [5/6] (6.28ns)   --->   "%tmp_66_i_i = sitofp i32 %vertical_i_i to double" [samplefunction.cpp:78->samplefunction.cpp:162->samplefunction.cpp:215]   --->   Operation 1097 'sitodp' 'tmp_66_i_i' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 220 <SV = 219> <Delay = 8.23>
ST_220 : Operation 1098 [5/6] (7.78ns)   --->   "%u = fmul x86_fp80 %tmp_66_i, 0xK3FFE8000000000000000" [samplefunction.cpp:159->samplefunction.cpp:215]   --->   Operation 1098 'dmul' 'u' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 1099 [5/5] (8.23ns)   --->   "%y_assign = fsub x86_fp80 0xK3FFF8000000000000000, %v" [samplefunction.cpp:162->samplefunction.cpp:215]   --->   Operation 1099 'dsub' 'y_assign' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 1100 [4/6] (6.28ns)   --->   "%tmp_60_i_i = sitofp i32 %tmp_i_i6_cast to double" [samplefunction.cpp:77->samplefunction.cpp:162->samplefunction.cpp:215]   --->   Operation 1100 'sitodp' 'tmp_60_i_i' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_220 : Operation 1101 [4/6] (6.28ns)   --->   "%tmp_66_i_i = sitofp i32 %vertical_i_i to double" [samplefunction.cpp:78->samplefunction.cpp:162->samplefunction.cpp:215]   --->   Operation 1101 'sitodp' 'tmp_66_i_i' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 221 <SV = 220> <Delay = 8.23>
ST_221 : Operation 1102 [4/6] (7.78ns)   --->   "%u = fmul x86_fp80 %tmp_66_i, 0xK3FFE8000000000000000" [samplefunction.cpp:159->samplefunction.cpp:215]   --->   Operation 1102 'dmul' 'u' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 1103 [4/5] (8.23ns)   --->   "%y_assign = fsub x86_fp80 0xK3FFF8000000000000000, %v" [samplefunction.cpp:162->samplefunction.cpp:215]   --->   Operation 1103 'dsub' 'y_assign' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 1104 [3/6] (6.28ns)   --->   "%tmp_60_i_i = sitofp i32 %tmp_i_i6_cast to double" [samplefunction.cpp:77->samplefunction.cpp:162->samplefunction.cpp:215]   --->   Operation 1104 'sitodp' 'tmp_60_i_i' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_221 : Operation 1105 [3/6] (6.28ns)   --->   "%tmp_66_i_i = sitofp i32 %vertical_i_i to double" [samplefunction.cpp:78->samplefunction.cpp:162->samplefunction.cpp:215]   --->   Operation 1105 'sitodp' 'tmp_66_i_i' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 222 <SV = 221> <Delay = 8.23>
ST_222 : Operation 1106 [3/6] (7.78ns)   --->   "%u = fmul x86_fp80 %tmp_66_i, 0xK3FFE8000000000000000" [samplefunction.cpp:159->samplefunction.cpp:215]   --->   Operation 1106 'dmul' 'u' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 1107 [3/5] (8.23ns)   --->   "%y_assign = fsub x86_fp80 0xK3FFF8000000000000000, %v" [samplefunction.cpp:162->samplefunction.cpp:215]   --->   Operation 1107 'dsub' 'y_assign' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 1108 [2/6] (6.28ns)   --->   "%tmp_60_i_i = sitofp i32 %tmp_i_i6_cast to double" [samplefunction.cpp:77->samplefunction.cpp:162->samplefunction.cpp:215]   --->   Operation 1108 'sitodp' 'tmp_60_i_i' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_222 : Operation 1109 [2/6] (6.28ns)   --->   "%tmp_66_i_i = sitofp i32 %vertical_i_i to double" [samplefunction.cpp:78->samplefunction.cpp:162->samplefunction.cpp:215]   --->   Operation 1109 'sitodp' 'tmp_66_i_i' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 223 <SV = 222> <Delay = 8.23>
ST_223 : Operation 1110 [2/6] (7.78ns)   --->   "%u = fmul x86_fp80 %tmp_66_i, 0xK3FFE8000000000000000" [samplefunction.cpp:159->samplefunction.cpp:215]   --->   Operation 1110 'dmul' 'u' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 1111 [2/5] (8.23ns)   --->   "%y_assign = fsub x86_fp80 0xK3FFF8000000000000000, %v" [samplefunction.cpp:162->samplefunction.cpp:215]   --->   Operation 1111 'dsub' 'y_assign' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 1112 [1/6] (6.28ns)   --->   "%tmp_60_i_i = sitofp i32 %tmp_i_i6_cast to double" [samplefunction.cpp:77->samplefunction.cpp:162->samplefunction.cpp:215]   --->   Operation 1112 'sitodp' 'tmp_60_i_i' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_223 : Operation 1113 [1/6] (6.28ns)   --->   "%tmp_66_i_i = sitofp i32 %vertical_i_i to double" [samplefunction.cpp:78->samplefunction.cpp:162->samplefunction.cpp:215]   --->   Operation 1113 'sitodp' 'tmp_66_i_i' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 224 <SV = 223> <Delay = 8.23>
ST_224 : Operation 1114 [1/6] (7.78ns)   --->   "%u = fmul x86_fp80 %tmp_66_i, 0xK3FFE8000000000000000" [samplefunction.cpp:159->samplefunction.cpp:215]   --->   Operation 1114 'dmul' 'u' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 1115 [1/5] (8.23ns)   --->   "%y_assign = fsub x86_fp80 0xK3FFF8000000000000000, %v" [samplefunction.cpp:162->samplefunction.cpp:215]   --->   Operation 1115 'dsub' 'y_assign' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 1116 [6/6] (7.78ns)   --->   "%tmp_61_i_i = fmul double %tmp_11, %tmp_60_i_i" [samplefunction.cpp:77->samplefunction.cpp:162->samplefunction.cpp:215]   --->   Operation 1116 'dmul' 'tmp_61_i_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 1117 [6/6] (7.78ns)   --->   "%tmp_67_i_i = fmul double %tmp_11, %tmp_66_i_i" [samplefunction.cpp:78->samplefunction.cpp:162->samplefunction.cpp:215]   --->   Operation 1117 'dmul' 'tmp_67_i_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 225 <SV = 224> <Delay = 7.78>
ST_225 : Operation 1118 [5/6] (7.78ns)   --->   "%tmp_61_i_i = fmul double %tmp_11, %tmp_60_i_i" [samplefunction.cpp:77->samplefunction.cpp:162->samplefunction.cpp:215]   --->   Operation 1118 'dmul' 'tmp_61_i_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 1119 [6/6] (7.78ns)   --->   "%tmp_64_i_i = fmul x86_fp80 %tmp_63_i_i, %y_assign" [samplefunction.cpp:77->samplefunction.cpp:162->samplefunction.cpp:215]   --->   Operation 1119 'dmul' 'tmp_64_i_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 1120 [5/6] (7.78ns)   --->   "%tmp_67_i_i = fmul double %tmp_11, %tmp_66_i_i" [samplefunction.cpp:78->samplefunction.cpp:162->samplefunction.cpp:215]   --->   Operation 1120 'dmul' 'tmp_67_i_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 1121 [6/6] (7.78ns)   --->   "%tmp_69_i_i = fmul x86_fp80 %tmp_63_i_i, %u" [samplefunction.cpp:78->samplefunction.cpp:162->samplefunction.cpp:215]   --->   Operation 1121 'dmul' 'tmp_69_i_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 226 <SV = 225> <Delay = 7.78>
ST_226 : Operation 1122 [4/6] (7.78ns)   --->   "%tmp_61_i_i = fmul double %tmp_11, %tmp_60_i_i" [samplefunction.cpp:77->samplefunction.cpp:162->samplefunction.cpp:215]   --->   Operation 1122 'dmul' 'tmp_61_i_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 1123 [5/6] (7.78ns)   --->   "%tmp_64_i_i = fmul x86_fp80 %tmp_63_i_i, %y_assign" [samplefunction.cpp:77->samplefunction.cpp:162->samplefunction.cpp:215]   --->   Operation 1123 'dmul' 'tmp_64_i_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 1124 [4/6] (7.78ns)   --->   "%tmp_67_i_i = fmul double %tmp_11, %tmp_66_i_i" [samplefunction.cpp:78->samplefunction.cpp:162->samplefunction.cpp:215]   --->   Operation 1124 'dmul' 'tmp_67_i_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 1125 [5/6] (7.78ns)   --->   "%tmp_69_i_i = fmul x86_fp80 %tmp_63_i_i, %u" [samplefunction.cpp:78->samplefunction.cpp:162->samplefunction.cpp:215]   --->   Operation 1125 'dmul' 'tmp_69_i_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 227 <SV = 226> <Delay = 7.78>
ST_227 : Operation 1126 [3/6] (7.78ns)   --->   "%tmp_61_i_i = fmul double %tmp_11, %tmp_60_i_i" [samplefunction.cpp:77->samplefunction.cpp:162->samplefunction.cpp:215]   --->   Operation 1126 'dmul' 'tmp_61_i_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 1127 [4/6] (7.78ns)   --->   "%tmp_64_i_i = fmul x86_fp80 %tmp_63_i_i, %y_assign" [samplefunction.cpp:77->samplefunction.cpp:162->samplefunction.cpp:215]   --->   Operation 1127 'dmul' 'tmp_64_i_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 1128 [3/6] (7.78ns)   --->   "%tmp_67_i_i = fmul double %tmp_11, %tmp_66_i_i" [samplefunction.cpp:78->samplefunction.cpp:162->samplefunction.cpp:215]   --->   Operation 1128 'dmul' 'tmp_67_i_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 1129 [4/6] (7.78ns)   --->   "%tmp_69_i_i = fmul x86_fp80 %tmp_63_i_i, %u" [samplefunction.cpp:78->samplefunction.cpp:162->samplefunction.cpp:215]   --->   Operation 1129 'dmul' 'tmp_69_i_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 228 <SV = 227> <Delay = 7.78>
ST_228 : Operation 1130 [2/6] (7.78ns)   --->   "%tmp_61_i_i = fmul double %tmp_11, %tmp_60_i_i" [samplefunction.cpp:77->samplefunction.cpp:162->samplefunction.cpp:215]   --->   Operation 1130 'dmul' 'tmp_61_i_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 1131 [3/6] (7.78ns)   --->   "%tmp_64_i_i = fmul x86_fp80 %tmp_63_i_i, %y_assign" [samplefunction.cpp:77->samplefunction.cpp:162->samplefunction.cpp:215]   --->   Operation 1131 'dmul' 'tmp_64_i_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 1132 [2/6] (7.78ns)   --->   "%tmp_67_i_i = fmul double %tmp_11, %tmp_66_i_i" [samplefunction.cpp:78->samplefunction.cpp:162->samplefunction.cpp:215]   --->   Operation 1132 'dmul' 'tmp_67_i_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 1133 [3/6] (7.78ns)   --->   "%tmp_69_i_i = fmul x86_fp80 %tmp_63_i_i, %u" [samplefunction.cpp:78->samplefunction.cpp:162->samplefunction.cpp:215]   --->   Operation 1133 'dmul' 'tmp_69_i_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 229 <SV = 228> <Delay = 7.78>
ST_229 : Operation 1134 [1/6] (7.78ns)   --->   "%tmp_61_i_i = fmul double %tmp_11, %tmp_60_i_i" [samplefunction.cpp:77->samplefunction.cpp:162->samplefunction.cpp:215]   --->   Operation 1134 'dmul' 'tmp_61_i_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 1135 [2/6] (7.78ns)   --->   "%tmp_64_i_i = fmul x86_fp80 %tmp_63_i_i, %y_assign" [samplefunction.cpp:77->samplefunction.cpp:162->samplefunction.cpp:215]   --->   Operation 1135 'dmul' 'tmp_64_i_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 1136 [1/6] (7.78ns)   --->   "%tmp_67_i_i = fmul double %tmp_11, %tmp_66_i_i" [samplefunction.cpp:78->samplefunction.cpp:162->samplefunction.cpp:215]   --->   Operation 1136 'dmul' 'tmp_67_i_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 1137 [2/6] (7.78ns)   --->   "%tmp_69_i_i = fmul x86_fp80 %tmp_63_i_i, %u" [samplefunction.cpp:78->samplefunction.cpp:162->samplefunction.cpp:215]   --->   Operation 1137 'dmul' 'tmp_69_i_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 230 <SV = 229> <Delay = 7.78>
ST_230 : Operation 1138 [1/1] (5.54ns)   --->   "%tmp_62_i_i = fpext double %tmp_61_i_i to x86_fp80" [samplefunction.cpp:77->samplefunction.cpp:162->samplefunction.cpp:215]   --->   Operation 1138 'fpext' 'tmp_62_i_i' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_230 : Operation 1139 [1/6] (7.78ns)   --->   "%tmp_64_i_i = fmul x86_fp80 %tmp_63_i_i, %y_assign" [samplefunction.cpp:77->samplefunction.cpp:162->samplefunction.cpp:215]   --->   Operation 1139 'dmul' 'tmp_64_i_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 1140 [1/1] (5.54ns)   --->   "%tmp_68_i_i = fpext double %tmp_67_i_i to x86_fp80" [samplefunction.cpp:78->samplefunction.cpp:162->samplefunction.cpp:215]   --->   Operation 1140 'fpext' 'tmp_68_i_i' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_230 : Operation 1141 [1/6] (7.78ns)   --->   "%tmp_69_i_i = fmul x86_fp80 %tmp_63_i_i, %u" [samplefunction.cpp:78->samplefunction.cpp:162->samplefunction.cpp:215]   --->   Operation 1141 'dmul' 'tmp_69_i_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 231 <SV = 230> <Delay = 8.23>
ST_231 : Operation 1142 [5/5] (8.23ns)   --->   "%tmp_65_i_i = fadd x86_fp80 %tmp_62_i_i, %tmp_64_i_i" [samplefunction.cpp:77->samplefunction.cpp:162->samplefunction.cpp:215]   --->   Operation 1142 'dadd' 'tmp_65_i_i' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 1143 [5/5] (8.23ns)   --->   "%tmp_70_i_i = fadd x86_fp80 %tmp_68_i_i, %tmp_69_i_i" [samplefunction.cpp:78->samplefunction.cpp:162->samplefunction.cpp:215]   --->   Operation 1143 'dadd' 'tmp_70_i_i' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 232 <SV = 231> <Delay = 8.23>
ST_232 : Operation 1144 [4/5] (8.23ns)   --->   "%tmp_65_i_i = fadd x86_fp80 %tmp_62_i_i, %tmp_64_i_i" [samplefunction.cpp:77->samplefunction.cpp:162->samplefunction.cpp:215]   --->   Operation 1144 'dadd' 'tmp_65_i_i' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 1145 [4/5] (8.23ns)   --->   "%tmp_70_i_i = fadd x86_fp80 %tmp_68_i_i, %tmp_69_i_i" [samplefunction.cpp:78->samplefunction.cpp:162->samplefunction.cpp:215]   --->   Operation 1145 'dadd' 'tmp_70_i_i' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 233 <SV = 232> <Delay = 8.23>
ST_233 : Operation 1146 [3/5] (8.23ns)   --->   "%tmp_65_i_i = fadd x86_fp80 %tmp_62_i_i, %tmp_64_i_i" [samplefunction.cpp:77->samplefunction.cpp:162->samplefunction.cpp:215]   --->   Operation 1146 'dadd' 'tmp_65_i_i' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 1147 [3/5] (8.23ns)   --->   "%tmp_70_i_i = fadd x86_fp80 %tmp_68_i_i, %tmp_69_i_i" [samplefunction.cpp:78->samplefunction.cpp:162->samplefunction.cpp:215]   --->   Operation 1147 'dadd' 'tmp_70_i_i' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 234 <SV = 233> <Delay = 8.23>
ST_234 : Operation 1148 [2/5] (8.23ns)   --->   "%tmp_65_i_i = fadd x86_fp80 %tmp_62_i_i, %tmp_64_i_i" [samplefunction.cpp:77->samplefunction.cpp:162->samplefunction.cpp:215]   --->   Operation 1148 'dadd' 'tmp_65_i_i' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 1149 [2/5] (8.23ns)   --->   "%tmp_70_i_i = fadd x86_fp80 %tmp_68_i_i, %tmp_69_i_i" [samplefunction.cpp:78->samplefunction.cpp:162->samplefunction.cpp:215]   --->   Operation 1149 'dadd' 'tmp_70_i_i' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 235 <SV = 234> <Delay = 8.23>
ST_235 : Operation 1150 [1/5] (8.23ns)   --->   "%tmp_65_i_i = fadd x86_fp80 %tmp_62_i_i, %tmp_64_i_i" [samplefunction.cpp:77->samplefunction.cpp:162->samplefunction.cpp:215]   --->   Operation 1150 'dadd' 'tmp_65_i_i' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 1151 [1/5] (8.23ns)   --->   "%tmp_70_i_i = fadd x86_fp80 %tmp_68_i_i, %tmp_69_i_i" [samplefunction.cpp:78->samplefunction.cpp:162->samplefunction.cpp:215]   --->   Operation 1151 'dadd' 'tmp_70_i_i' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 236 <SV = 235> <Delay = 8.23>
ST_236 : Operation 1152 [5/5] (8.23ns)   --->   "%n = fadd x86_fp80 %tmp_65_i_i, 0xKBFFF8000000000000000" [samplefunction.cpp:77->samplefunction.cpp:162->samplefunction.cpp:215]   --->   Operation 1152 'dadd' 'n' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 1153 [5/5] (8.23ns)   --->   "%m = fadd x86_fp80 %tmp_70_i_i, 0xKBFFF8000000000000000" [samplefunction.cpp:78->samplefunction.cpp:162->samplefunction.cpp:215]   --->   Operation 1153 'dadd' 'm' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 237 <SV = 236> <Delay = 8.23>
ST_237 : Operation 1154 [4/5] (8.23ns)   --->   "%n = fadd x86_fp80 %tmp_65_i_i, 0xKBFFF8000000000000000" [samplefunction.cpp:77->samplefunction.cpp:162->samplefunction.cpp:215]   --->   Operation 1154 'dadd' 'n' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 1155 [4/5] (8.23ns)   --->   "%m = fadd x86_fp80 %tmp_70_i_i, 0xKBFFF8000000000000000" [samplefunction.cpp:78->samplefunction.cpp:162->samplefunction.cpp:215]   --->   Operation 1155 'dadd' 'm' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 238 <SV = 237> <Delay = 8.23>
ST_238 : Operation 1156 [3/5] (8.23ns)   --->   "%n = fadd x86_fp80 %tmp_65_i_i, 0xKBFFF8000000000000000" [samplefunction.cpp:77->samplefunction.cpp:162->samplefunction.cpp:215]   --->   Operation 1156 'dadd' 'n' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 1157 [3/5] (8.23ns)   --->   "%m = fadd x86_fp80 %tmp_70_i_i, 0xKBFFF8000000000000000" [samplefunction.cpp:78->samplefunction.cpp:162->samplefunction.cpp:215]   --->   Operation 1157 'dadd' 'm' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 239 <SV = 238> <Delay = 8.23>
ST_239 : Operation 1158 [2/5] (8.23ns)   --->   "%n = fadd x86_fp80 %tmp_65_i_i, 0xKBFFF8000000000000000" [samplefunction.cpp:77->samplefunction.cpp:162->samplefunction.cpp:215]   --->   Operation 1158 'dadd' 'n' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 1159 [2/5] (8.23ns)   --->   "%m = fadd x86_fp80 %tmp_70_i_i, 0xKBFFF8000000000000000" [samplefunction.cpp:78->samplefunction.cpp:162->samplefunction.cpp:215]   --->   Operation 1159 'dadd' 'm' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 240 <SV = 239> <Delay = 8.23>
ST_240 : Operation 1160 [1/5] (8.23ns)   --->   "%n = fadd x86_fp80 %tmp_65_i_i, 0xKBFFF8000000000000000" [samplefunction.cpp:77->samplefunction.cpp:162->samplefunction.cpp:215]   --->   Operation 1160 'dadd' 'n' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_240 : Operation 1161 [1/5] (8.23ns)   --->   "%m = fadd x86_fp80 %tmp_70_i_i, 0xKBFFF8000000000000000" [samplefunction.cpp:78->samplefunction.cpp:162->samplefunction.cpp:215]   --->   Operation 1161 'dadd' 'm' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 241 <SV = 240> <Delay = 1.76>
ST_241 : Operation 1162 [1/1] (1.76ns)   --->   "br label %10"   --->   Operation 1162 'br' <Predicate = true> <Delay = 1.76>

State 242 <SV = 168> <Delay = 8.59>
ST_242 : Operation 1163 [1/1] (6.82ns)   --->   "%tmp_31 = fcmp oeq x86_fp80 %p3_0, 0xK00000000000000000000" [samplefunction.cpp:48->samplefunction.cpp:211]   --->   Operation 1163 'dcmp' 'tmp_31' <Predicate = true> <Delay = 6.82> <Core = "DCmp">   --->   Core 114 'DCmp' <Latency = 0> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 1164 [1/1] (1.76ns)   --->   "br i1 %tmp_31, label %6, label %5" [samplefunction.cpp:48->samplefunction.cpp:211]   --->   Operation 1164 'br' <Predicate = true> <Delay = 1.76>
ST_242 : Operation 1165 [1/1] (6.50ns)   --->   "%y_assign_1 = fptrunc x86_fp80 %vc_2 to double" [samplefunction.cpp:49->samplefunction.cpp:211]   --->   Operation 1165 'fptrunc' 'y_assign_1' <Predicate = (!tmp_31)> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_242 : Operation 1166 [1/1] (6.50ns)   --->   "%x_assign_7 = fptrunc x86_fp80 %p3_0 to double" [samplefunction.cpp:49->samplefunction.cpp:211]   --->   Operation 1166 'fptrunc' 'x_assign_7' <Predicate = (!tmp_31)> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 243 <SV = 169> <Delay = 7.80>
ST_243 : Operation 1167 [2/2] (7.80ns)   --->   "%tmp_i_i4 = call fastcc double @"atan2_cordic<double>"(double %y_assign_1, double %x_assign_7) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/atan2double.cpp:6->samplefunction.cpp:49->samplefunction.cpp:211]   --->   Operation 1167 'call' 'tmp_i_i4' <Predicate = true> <Delay = 7.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 244 <SV = 170> <Delay = 5.05>
ST_244 : Operation 1168 [1/2] (5.05ns)   --->   "%tmp_i_i4 = call fastcc double @"atan2_cordic<double>"(double %y_assign_1, double %x_assign_7) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/atan2double.cpp:6->samplefunction.cpp:49->samplefunction.cpp:211]   --->   Operation 1168 'call' 'tmp_i_i4' <Predicate = true> <Delay = 5.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_244 : Operation 1169 [1/1] (1.76ns)   --->   "br label %6" [samplefunction.cpp:51->samplefunction.cpp:211]   --->   Operation 1169 'br' <Predicate = true> <Delay = 1.76>

State 245 <SV = 171> <Delay = 7.80>
ST_245 : Operation 1170 [1/1] (0.00ns)   --->   "%the_0_in_i = phi double [ %tmp_i_i4, %5 ], [ 0x3FF921FB54442D18, %4 ]" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/atan2double.cpp:6->samplefunction.cpp:49->samplefunction.cpp:211]   --->   Operation 1170 'phi' 'the_0_in_i' <Predicate = true> <Delay = 0.00>
ST_245 : Operation 1171 [1/1] (5.54ns)   --->   "%the = fpext double %the_0_in_i to x86_fp80" [samplefunction.cpp:49->samplefunction.cpp:211]   --->   Operation 1171 'fpext' 'the' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_245 : Operation 1172 [1/1] (0.00ns)   --->   "%the_0_in_i_to_int = bitcast double %the_0_in_i to i64" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/atan2double.cpp:6->samplefunction.cpp:49->samplefunction.cpp:211]   --->   Operation 1172 'bitcast' 'the_0_in_i_to_int' <Predicate = true> <Delay = 0.00>
ST_245 : Operation 1173 [1/1] (0.00ns)   --->   "%tmp_70 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %the_0_in_i_to_int, i32 52, i32 62)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/atan2double.cpp:6->samplefunction.cpp:49->samplefunction.cpp:211]   --->   Operation 1173 'partselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_245 : Operation 1174 [1/1] (0.00ns)   --->   "%tmp_71 = trunc i64 %the_0_in_i_to_int to i52" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/atan2double.cpp:6->samplefunction.cpp:49->samplefunction.cpp:211]   --->   Operation 1174 'trunc' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_245 : Operation 1175 [1/1] (1.88ns)   --->   "%notlhs8 = icmp ne i11 %tmp_70, -1" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/atan2double.cpp:6->samplefunction.cpp:49->samplefunction.cpp:211]   --->   Operation 1175 'icmp' 'notlhs8' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 1176 [1/1] (2.89ns)   --->   "%notrhs8 = icmp eq i52 %tmp_71, 0" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/atan2double.cpp:6->samplefunction.cpp:49->samplefunction.cpp:211]   --->   Operation 1176 'icmp' 'notrhs8' <Predicate = true> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 1177 [1/1] (0.00ns) (grouped into LUT with out node tmp_74)   --->   "%tmp_72 = or i1 %notrhs8, %notlhs8" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/atan2double.cpp:6->samplefunction.cpp:49->samplefunction.cpp:211]   --->   Operation 1177 'or' 'tmp_72' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 1178 [1/1] (6.82ns)   --->   "%tmp_73 = fcmp ogt double %the_0_in_i, 0x400921FB54442D18" [samplefunction.cpp:30->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1178 'dcmp' 'tmp_73' <Predicate = true> <Delay = 6.82> <Core = "DCmp">   --->   Core 114 'DCmp' <Latency = 0> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 1179 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_74 = and i1 %tmp_72, %tmp_73" [samplefunction.cpp:30->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1179 'and' 'tmp_74' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 1180 [1/1] (0.00ns)   --->   "%w_load = load i32* @w, align 4" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1180 'load' 'w_load' <Predicate = true> <Delay = 0.00>
ST_245 : Operation 1181 [1/1] (0.00ns)   --->   "br i1 %tmp_74, label %7, label %8" [samplefunction.cpp:30->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1181 'br' <Predicate = true> <Delay = 0.00>

State 246 <SV = 172> <Delay = 8.23>
ST_246 : Operation 1182 [5/5] (8.23ns)   --->   "%tmp_4_i_i = fadd x86_fp80 %the, 0xK4000C90FDAA22168C000" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1182 'dadd' 'tmp_4_i_i' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 247 <SV = 173> <Delay = 8.23>
ST_247 : Operation 1183 [4/5] (8.23ns)   --->   "%tmp_4_i_i = fadd x86_fp80 %the, 0xK4000C90FDAA22168C000" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1183 'dadd' 'tmp_4_i_i' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 248 <SV = 174> <Delay = 8.23>
ST_248 : Operation 1184 [3/5] (8.23ns)   --->   "%tmp_4_i_i = fadd x86_fp80 %the, 0xK4000C90FDAA22168C000" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1184 'dadd' 'tmp_4_i_i' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 249 <SV = 175> <Delay = 8.23>
ST_249 : Operation 1185 [2/5] (8.23ns)   --->   "%tmp_4_i_i = fadd x86_fp80 %the, 0xK4000C90FDAA22168C000" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1185 'dadd' 'tmp_4_i_i' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 250 <SV = 176> <Delay = 8.23>
ST_250 : Operation 1186 [1/5] (8.23ns)   --->   "%tmp_4_i_i = fadd x86_fp80 %the, 0xK4000C90FDAA22168C000" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1186 'dadd' 'tmp_4_i_i' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 251 <SV = 177> <Delay = 8.62>
ST_251 : Operation 1187 [31/31] (8.62ns)   --->   "%tmp_5_i_i = fdiv x86_fp80 %tmp_4_i_i, 0xK40008000000000000000" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1187 'ddiv' 'tmp_5_i_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 252 <SV = 178> <Delay = 8.62>
ST_252 : Operation 1188 [30/31] (8.62ns)   --->   "%tmp_5_i_i = fdiv x86_fp80 %tmp_4_i_i, 0xK40008000000000000000" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1188 'ddiv' 'tmp_5_i_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 253 <SV = 179> <Delay = 8.62>
ST_253 : Operation 1189 [29/31] (8.62ns)   --->   "%tmp_5_i_i = fdiv x86_fp80 %tmp_4_i_i, 0xK40008000000000000000" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1189 'ddiv' 'tmp_5_i_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 254 <SV = 180> <Delay = 8.62>
ST_254 : Operation 1190 [28/31] (8.62ns)   --->   "%tmp_5_i_i = fdiv x86_fp80 %tmp_4_i_i, 0xK40008000000000000000" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1190 'ddiv' 'tmp_5_i_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 255 <SV = 181> <Delay = 8.62>
ST_255 : Operation 1191 [27/31] (8.62ns)   --->   "%tmp_5_i_i = fdiv x86_fp80 %tmp_4_i_i, 0xK40008000000000000000" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1191 'ddiv' 'tmp_5_i_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 256 <SV = 182> <Delay = 8.62>
ST_256 : Operation 1192 [26/31] (8.62ns)   --->   "%tmp_5_i_i = fdiv x86_fp80 %tmp_4_i_i, 0xK40008000000000000000" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1192 'ddiv' 'tmp_5_i_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 257 <SV = 183> <Delay = 8.62>
ST_257 : Operation 1193 [25/31] (8.62ns)   --->   "%tmp_5_i_i = fdiv x86_fp80 %tmp_4_i_i, 0xK40008000000000000000" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1193 'ddiv' 'tmp_5_i_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 258 <SV = 184> <Delay = 8.62>
ST_258 : Operation 1194 [24/31] (8.62ns)   --->   "%tmp_5_i_i = fdiv x86_fp80 %tmp_4_i_i, 0xK40008000000000000000" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1194 'ddiv' 'tmp_5_i_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 259 <SV = 185> <Delay = 8.62>
ST_259 : Operation 1195 [23/31] (8.62ns)   --->   "%tmp_5_i_i = fdiv x86_fp80 %tmp_4_i_i, 0xK40008000000000000000" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1195 'ddiv' 'tmp_5_i_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 260 <SV = 186> <Delay = 8.62>
ST_260 : Operation 1196 [22/31] (8.62ns)   --->   "%tmp_5_i_i = fdiv x86_fp80 %tmp_4_i_i, 0xK40008000000000000000" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1196 'ddiv' 'tmp_5_i_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 261 <SV = 187> <Delay = 8.62>
ST_261 : Operation 1197 [21/31] (8.62ns)   --->   "%tmp_5_i_i = fdiv x86_fp80 %tmp_4_i_i, 0xK40008000000000000000" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1197 'ddiv' 'tmp_5_i_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 262 <SV = 188> <Delay = 8.62>
ST_262 : Operation 1198 [20/31] (8.62ns)   --->   "%tmp_5_i_i = fdiv x86_fp80 %tmp_4_i_i, 0xK40008000000000000000" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1198 'ddiv' 'tmp_5_i_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 263 <SV = 189> <Delay = 8.62>
ST_263 : Operation 1199 [19/31] (8.62ns)   --->   "%tmp_5_i_i = fdiv x86_fp80 %tmp_4_i_i, 0xK40008000000000000000" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1199 'ddiv' 'tmp_5_i_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 264 <SV = 190> <Delay = 8.62>
ST_264 : Operation 1200 [18/31] (8.62ns)   --->   "%tmp_5_i_i = fdiv x86_fp80 %tmp_4_i_i, 0xK40008000000000000000" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1200 'ddiv' 'tmp_5_i_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 265 <SV = 191> <Delay = 8.62>
ST_265 : Operation 1201 [17/31] (8.62ns)   --->   "%tmp_5_i_i = fdiv x86_fp80 %tmp_4_i_i, 0xK40008000000000000000" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1201 'ddiv' 'tmp_5_i_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 266 <SV = 192> <Delay = 8.62>
ST_266 : Operation 1202 [16/31] (8.62ns)   --->   "%tmp_5_i_i = fdiv x86_fp80 %tmp_4_i_i, 0xK40008000000000000000" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1202 'ddiv' 'tmp_5_i_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 267 <SV = 193> <Delay = 8.62>
ST_267 : Operation 1203 [15/31] (8.62ns)   --->   "%tmp_5_i_i = fdiv x86_fp80 %tmp_4_i_i, 0xK40008000000000000000" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1203 'ddiv' 'tmp_5_i_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 268 <SV = 194> <Delay = 8.62>
ST_268 : Operation 1204 [14/31] (8.62ns)   --->   "%tmp_5_i_i = fdiv x86_fp80 %tmp_4_i_i, 0xK40008000000000000000" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1204 'ddiv' 'tmp_5_i_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 269 <SV = 195> <Delay = 8.62>
ST_269 : Operation 1205 [13/31] (8.62ns)   --->   "%tmp_5_i_i = fdiv x86_fp80 %tmp_4_i_i, 0xK40008000000000000000" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1205 'ddiv' 'tmp_5_i_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 270 <SV = 196> <Delay = 8.62>
ST_270 : Operation 1206 [12/31] (8.62ns)   --->   "%tmp_5_i_i = fdiv x86_fp80 %tmp_4_i_i, 0xK40008000000000000000" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1206 'ddiv' 'tmp_5_i_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 271 <SV = 197> <Delay = 8.62>
ST_271 : Operation 1207 [11/31] (8.62ns)   --->   "%tmp_5_i_i = fdiv x86_fp80 %tmp_4_i_i, 0xK40008000000000000000" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1207 'ddiv' 'tmp_5_i_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 272 <SV = 198> <Delay = 8.62>
ST_272 : Operation 1208 [10/31] (8.62ns)   --->   "%tmp_5_i_i = fdiv x86_fp80 %tmp_4_i_i, 0xK40008000000000000000" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1208 'ddiv' 'tmp_5_i_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 273 <SV = 199> <Delay = 8.62>
ST_273 : Operation 1209 [9/31] (8.62ns)   --->   "%tmp_5_i_i = fdiv x86_fp80 %tmp_4_i_i, 0xK40008000000000000000" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1209 'ddiv' 'tmp_5_i_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 274 <SV = 200> <Delay = 8.62>
ST_274 : Operation 1210 [8/31] (8.62ns)   --->   "%tmp_5_i_i = fdiv x86_fp80 %tmp_4_i_i, 0xK40008000000000000000" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1210 'ddiv' 'tmp_5_i_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 275 <SV = 201> <Delay = 8.62>
ST_275 : Operation 1211 [7/31] (8.62ns)   --->   "%tmp_5_i_i = fdiv x86_fp80 %tmp_4_i_i, 0xK40008000000000000000" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1211 'ddiv' 'tmp_5_i_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 276 <SV = 202> <Delay = 8.62>
ST_276 : Operation 1212 [6/31] (8.62ns)   --->   "%tmp_5_i_i = fdiv x86_fp80 %tmp_4_i_i, 0xK40008000000000000000" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1212 'ddiv' 'tmp_5_i_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 277 <SV = 203> <Delay = 8.62>
ST_277 : Operation 1213 [5/31] (8.62ns)   --->   "%tmp_5_i_i = fdiv x86_fp80 %tmp_4_i_i, 0xK40008000000000000000" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1213 'ddiv' 'tmp_5_i_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 278 <SV = 204> <Delay = 8.62>
ST_278 : Operation 1214 [4/31] (8.62ns)   --->   "%tmp_5_i_i = fdiv x86_fp80 %tmp_4_i_i, 0xK40008000000000000000" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1214 'ddiv' 'tmp_5_i_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 279 <SV = 205> <Delay = 8.62>
ST_279 : Operation 1215 [3/31] (8.62ns)   --->   "%tmp_5_i_i = fdiv x86_fp80 %tmp_4_i_i, 0xK40008000000000000000" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1215 'ddiv' 'tmp_5_i_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 280 <SV = 206> <Delay = 8.62>
ST_280 : Operation 1216 [2/31] (8.62ns)   --->   "%tmp_5_i_i = fdiv x86_fp80 %tmp_4_i_i, 0xK40008000000000000000" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1216 'ddiv' 'tmp_5_i_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 281 <SV = 207> <Delay = 8.62>
ST_281 : Operation 1217 [1/31] (8.62ns)   --->   "%tmp_5_i_i = fdiv x86_fp80 %tmp_4_i_i, 0xK40008000000000000000" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1217 'ddiv' 'tmp_5_i_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 282 <SV = 208> <Delay = 8.62>
ST_282 : Operation 1218 [31/31] (8.62ns)   --->   "%tmp_6_i_i = fdiv x86_fp80 %tmp_5_i_i, 0xK4000C90FDAA22168C000" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1218 'ddiv' 'tmp_6_i_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 283 <SV = 209> <Delay = 8.62>
ST_283 : Operation 1219 [30/31] (8.62ns)   --->   "%tmp_6_i_i = fdiv x86_fp80 %tmp_5_i_i, 0xK4000C90FDAA22168C000" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1219 'ddiv' 'tmp_6_i_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 284 <SV = 210> <Delay = 8.62>
ST_284 : Operation 1220 [29/31] (8.62ns)   --->   "%tmp_6_i_i = fdiv x86_fp80 %tmp_5_i_i, 0xK4000C90FDAA22168C000" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1220 'ddiv' 'tmp_6_i_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 285 <SV = 211> <Delay = 8.62>
ST_285 : Operation 1221 [28/31] (8.62ns)   --->   "%tmp_6_i_i = fdiv x86_fp80 %tmp_5_i_i, 0xK4000C90FDAA22168C000" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1221 'ddiv' 'tmp_6_i_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 286 <SV = 212> <Delay = 8.62>
ST_286 : Operation 1222 [27/31] (8.62ns)   --->   "%tmp_6_i_i = fdiv x86_fp80 %tmp_5_i_i, 0xK4000C90FDAA22168C000" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1222 'ddiv' 'tmp_6_i_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 287 <SV = 213> <Delay = 8.62>
ST_287 : Operation 1223 [26/31] (8.62ns)   --->   "%tmp_6_i_i = fdiv x86_fp80 %tmp_5_i_i, 0xK4000C90FDAA22168C000" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1223 'ddiv' 'tmp_6_i_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 288 <SV = 214> <Delay = 8.62>
ST_288 : Operation 1224 [25/31] (8.62ns)   --->   "%tmp_6_i_i = fdiv x86_fp80 %tmp_5_i_i, 0xK4000C90FDAA22168C000" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1224 'ddiv' 'tmp_6_i_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 289 <SV = 215> <Delay = 8.62>
ST_289 : Operation 1225 [24/31] (8.62ns)   --->   "%tmp_6_i_i = fdiv x86_fp80 %tmp_5_i_i, 0xK4000C90FDAA22168C000" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1225 'ddiv' 'tmp_6_i_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 290 <SV = 216> <Delay = 8.62>
ST_290 : Operation 1226 [23/31] (8.62ns)   --->   "%tmp_6_i_i = fdiv x86_fp80 %tmp_5_i_i, 0xK4000C90FDAA22168C000" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1226 'ddiv' 'tmp_6_i_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 291 <SV = 217> <Delay = 8.62>
ST_291 : Operation 1227 [22/31] (8.62ns)   --->   "%tmp_6_i_i = fdiv x86_fp80 %tmp_5_i_i, 0xK4000C90FDAA22168C000" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1227 'ddiv' 'tmp_6_i_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 292 <SV = 218> <Delay = 8.62>
ST_292 : Operation 1228 [21/31] (8.62ns)   --->   "%tmp_6_i_i = fdiv x86_fp80 %tmp_5_i_i, 0xK4000C90FDAA22168C000" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1228 'ddiv' 'tmp_6_i_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 293 <SV = 219> <Delay = 8.62>
ST_293 : Operation 1229 [20/31] (8.62ns)   --->   "%tmp_6_i_i = fdiv x86_fp80 %tmp_5_i_i, 0xK4000C90FDAA22168C000" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1229 'ddiv' 'tmp_6_i_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 294 <SV = 220> <Delay = 8.62>
ST_294 : Operation 1230 [19/31] (8.62ns)   --->   "%tmp_6_i_i = fdiv x86_fp80 %tmp_5_i_i, 0xK4000C90FDAA22168C000" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1230 'ddiv' 'tmp_6_i_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 295 <SV = 221> <Delay = 8.62>
ST_295 : Operation 1231 [18/31] (8.62ns)   --->   "%tmp_6_i_i = fdiv x86_fp80 %tmp_5_i_i, 0xK4000C90FDAA22168C000" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1231 'ddiv' 'tmp_6_i_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 296 <SV = 222> <Delay = 8.62>
ST_296 : Operation 1232 [17/31] (8.62ns)   --->   "%tmp_6_i_i = fdiv x86_fp80 %tmp_5_i_i, 0xK4000C90FDAA22168C000" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1232 'ddiv' 'tmp_6_i_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 297 <SV = 223> <Delay = 8.62>
ST_297 : Operation 1233 [16/31] (8.62ns)   --->   "%tmp_6_i_i = fdiv x86_fp80 %tmp_5_i_i, 0xK4000C90FDAA22168C000" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1233 'ddiv' 'tmp_6_i_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 298 <SV = 224> <Delay = 8.62>
ST_298 : Operation 1234 [15/31] (8.62ns)   --->   "%tmp_6_i_i = fdiv x86_fp80 %tmp_5_i_i, 0xK4000C90FDAA22168C000" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1234 'ddiv' 'tmp_6_i_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 299 <SV = 225> <Delay = 8.62>
ST_299 : Operation 1235 [14/31] (8.62ns)   --->   "%tmp_6_i_i = fdiv x86_fp80 %tmp_5_i_i, 0xK4000C90FDAA22168C000" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1235 'ddiv' 'tmp_6_i_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 300 <SV = 226> <Delay = 8.62>
ST_300 : Operation 1236 [13/31] (8.62ns)   --->   "%tmp_6_i_i = fdiv x86_fp80 %tmp_5_i_i, 0xK4000C90FDAA22168C000" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1236 'ddiv' 'tmp_6_i_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 301 <SV = 227> <Delay = 8.62>
ST_301 : Operation 1237 [12/31] (8.62ns)   --->   "%tmp_6_i_i = fdiv x86_fp80 %tmp_5_i_i, 0xK4000C90FDAA22168C000" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1237 'ddiv' 'tmp_6_i_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 302 <SV = 228> <Delay = 8.62>
ST_302 : Operation 1238 [11/31] (8.62ns)   --->   "%tmp_6_i_i = fdiv x86_fp80 %tmp_5_i_i, 0xK4000C90FDAA22168C000" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1238 'ddiv' 'tmp_6_i_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 303 <SV = 229> <Delay = 8.62>
ST_303 : Operation 1239 [10/31] (8.62ns)   --->   "%tmp_6_i_i = fdiv x86_fp80 %tmp_5_i_i, 0xK4000C90FDAA22168C000" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1239 'ddiv' 'tmp_6_i_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 304 <SV = 230> <Delay = 8.62>
ST_304 : Operation 1240 [9/31] (8.62ns)   --->   "%tmp_6_i_i = fdiv x86_fp80 %tmp_5_i_i, 0xK4000C90FDAA22168C000" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1240 'ddiv' 'tmp_6_i_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 305 <SV = 231> <Delay = 8.62>
ST_305 : Operation 1241 [8/31] (8.62ns)   --->   "%tmp_6_i_i = fdiv x86_fp80 %tmp_5_i_i, 0xK4000C90FDAA22168C000" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1241 'ddiv' 'tmp_6_i_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 306 <SV = 232> <Delay = 8.62>
ST_306 : Operation 1242 [7/31] (8.62ns)   --->   "%tmp_6_i_i = fdiv x86_fp80 %tmp_5_i_i, 0xK4000C90FDAA22168C000" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1242 'ddiv' 'tmp_6_i_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 307 <SV = 233> <Delay = 8.62>
ST_307 : Operation 1243 [6/31] (8.62ns)   --->   "%tmp_6_i_i = fdiv x86_fp80 %tmp_5_i_i, 0xK4000C90FDAA22168C000" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1243 'ddiv' 'tmp_6_i_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_307 : Operation 1244 [6/6] (6.28ns)   --->   "%tmp_7_i_i = sitofp i32 %w_load to x86_fp80" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1244 'sitodp' 'tmp_7_i_i' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 308 <SV = 234> <Delay = 8.62>
ST_308 : Operation 1245 [5/31] (8.62ns)   --->   "%tmp_6_i_i = fdiv x86_fp80 %tmp_5_i_i, 0xK4000C90FDAA22168C000" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1245 'ddiv' 'tmp_6_i_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_308 : Operation 1246 [5/6] (6.28ns)   --->   "%tmp_7_i_i = sitofp i32 %w_load to x86_fp80" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1246 'sitodp' 'tmp_7_i_i' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 309 <SV = 235> <Delay = 8.62>
ST_309 : Operation 1247 [4/31] (8.62ns)   --->   "%tmp_6_i_i = fdiv x86_fp80 %tmp_5_i_i, 0xK4000C90FDAA22168C000" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1247 'ddiv' 'tmp_6_i_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_309 : Operation 1248 [4/6] (6.28ns)   --->   "%tmp_7_i_i = sitofp i32 %w_load to x86_fp80" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1248 'sitodp' 'tmp_7_i_i' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 310 <SV = 236> <Delay = 8.62>
ST_310 : Operation 1249 [3/31] (8.62ns)   --->   "%tmp_6_i_i = fdiv x86_fp80 %tmp_5_i_i, 0xK4000C90FDAA22168C000" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1249 'ddiv' 'tmp_6_i_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_310 : Operation 1250 [3/6] (6.28ns)   --->   "%tmp_7_i_i = sitofp i32 %w_load to x86_fp80" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1250 'sitodp' 'tmp_7_i_i' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 311 <SV = 237> <Delay = 8.62>
ST_311 : Operation 1251 [2/31] (8.62ns)   --->   "%tmp_6_i_i = fdiv x86_fp80 %tmp_5_i_i, 0xK4000C90FDAA22168C000" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1251 'ddiv' 'tmp_6_i_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_311 : Operation 1252 [2/6] (6.28ns)   --->   "%tmp_7_i_i = sitofp i32 %w_load to x86_fp80" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1252 'sitodp' 'tmp_7_i_i' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 312 <SV = 238> <Delay = 8.62>
ST_312 : Operation 1253 [1/31] (8.62ns)   --->   "%tmp_6_i_i = fdiv x86_fp80 %tmp_5_i_i, 0xK4000C90FDAA22168C000" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1253 'ddiv' 'tmp_6_i_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_312 : Operation 1254 [1/6] (6.28ns)   --->   "%tmp_7_i_i = sitofp i32 %w_load to x86_fp80" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1254 'sitodp' 'tmp_7_i_i' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 313 <SV = 239> <Delay = 7.78>
ST_313 : Operation 1255 [6/6] (7.78ns)   --->   "%i_6 = fmul x86_fp80 %tmp_6_i_i, %tmp_7_i_i" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1255 'dmul' 'i_6' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 314 <SV = 240> <Delay = 7.78>
ST_314 : Operation 1256 [5/6] (7.78ns)   --->   "%i_6 = fmul x86_fp80 %tmp_6_i_i, %tmp_7_i_i" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1256 'dmul' 'i_6' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 315 <SV = 241> <Delay = 7.78>
ST_315 : Operation 1257 [4/6] (7.78ns)   --->   "%i_6 = fmul x86_fp80 %tmp_6_i_i, %tmp_7_i_i" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1257 'dmul' 'i_6' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 316 <SV = 242> <Delay = 7.78>
ST_316 : Operation 1258 [3/6] (7.78ns)   --->   "%i_6 = fmul x86_fp80 %tmp_6_i_i, %tmp_7_i_i" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1258 'dmul' 'i_6' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 317 <SV = 243> <Delay = 7.78>
ST_317 : Operation 1259 [2/6] (7.78ns)   --->   "%i_6 = fmul x86_fp80 %tmp_6_i_i, %tmp_7_i_i" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1259 'dmul' 'i_6' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 318 <SV = 244> <Delay = 7.78>
ST_318 : Operation 1260 [1/6] (7.78ns)   --->   "%i_6 = fmul x86_fp80 %tmp_6_i_i, %tmp_7_i_i" [samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1260 'dmul' 'i_6' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 319 <SV = 245> <Delay = 6.28>
ST_319 : Operation 1261 [1/1] (1.76ns)   --->   "br label %cartesian2coordinates.exit"   --->   Operation 1261 'br' <Predicate = (!tmp_74)> <Delay = 1.76>
ST_319 : Operation 1262 [1/1] (1.76ns)   --->   "br label %cartesian2coordinates.exit" [samplefunction.cpp:32->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1262 'br' <Predicate = (tmp_74)> <Delay = 1.76>
ST_319 : Operation 1263 [1/1] (0.00ns)   --->   "%h_load = load i32* @h, align 4" [samplefunction.cpp:37->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1263 'load' 'h_load' <Predicate = true> <Delay = 0.00>
ST_319 : Operation 1264 [6/6] (6.28ns)   --->   "%tmp_9_i_i = sitofp i32 %h_load to x86_fp80" [samplefunction.cpp:37->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1264 'sitodp' 'tmp_9_i_i' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 320 <SV = 172> <Delay = 8.23>
ST_320 : Operation 1265 [5/5] (8.23ns)   --->   "%tmp_i_i_51 = fadd x86_fp80 %the, 0xKC000C90FDAA22168C000" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1265 'dadd' 'tmp_i_i_51' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 321 <SV = 173> <Delay = 8.23>
ST_321 : Operation 1266 [4/5] (8.23ns)   --->   "%tmp_i_i_51 = fadd x86_fp80 %the, 0xKC000C90FDAA22168C000" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1266 'dadd' 'tmp_i_i_51' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 322 <SV = 174> <Delay = 8.23>
ST_322 : Operation 1267 [3/5] (8.23ns)   --->   "%tmp_i_i_51 = fadd x86_fp80 %the, 0xKC000C90FDAA22168C000" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1267 'dadd' 'tmp_i_i_51' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 323 <SV = 175> <Delay = 8.23>
ST_323 : Operation 1268 [2/5] (8.23ns)   --->   "%tmp_i_i_51 = fadd x86_fp80 %the, 0xKC000C90FDAA22168C000" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1268 'dadd' 'tmp_i_i_51' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 324 <SV = 176> <Delay = 8.23>
ST_324 : Operation 1269 [1/5] (8.23ns)   --->   "%tmp_i_i_51 = fadd x86_fp80 %the, 0xKC000C90FDAA22168C000" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1269 'dadd' 'tmp_i_i_51' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 325 <SV = 177> <Delay = 8.62>
ST_325 : Operation 1270 [31/31] (8.62ns)   --->   "%tmp_1_i3_i = fdiv x86_fp80 %tmp_i_i_51, 0xK40008000000000000000" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1270 'ddiv' 'tmp_1_i3_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 326 <SV = 178> <Delay = 8.62>
ST_326 : Operation 1271 [30/31] (8.62ns)   --->   "%tmp_1_i3_i = fdiv x86_fp80 %tmp_i_i_51, 0xK40008000000000000000" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1271 'ddiv' 'tmp_1_i3_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 327 <SV = 179> <Delay = 8.62>
ST_327 : Operation 1272 [29/31] (8.62ns)   --->   "%tmp_1_i3_i = fdiv x86_fp80 %tmp_i_i_51, 0xK40008000000000000000" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1272 'ddiv' 'tmp_1_i3_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 328 <SV = 180> <Delay = 8.62>
ST_328 : Operation 1273 [28/31] (8.62ns)   --->   "%tmp_1_i3_i = fdiv x86_fp80 %tmp_i_i_51, 0xK40008000000000000000" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1273 'ddiv' 'tmp_1_i3_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 329 <SV = 181> <Delay = 8.62>
ST_329 : Operation 1274 [27/31] (8.62ns)   --->   "%tmp_1_i3_i = fdiv x86_fp80 %tmp_i_i_51, 0xK40008000000000000000" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1274 'ddiv' 'tmp_1_i3_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 330 <SV = 182> <Delay = 8.62>
ST_330 : Operation 1275 [26/31] (8.62ns)   --->   "%tmp_1_i3_i = fdiv x86_fp80 %tmp_i_i_51, 0xK40008000000000000000" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1275 'ddiv' 'tmp_1_i3_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 331 <SV = 183> <Delay = 8.62>
ST_331 : Operation 1276 [25/31] (8.62ns)   --->   "%tmp_1_i3_i = fdiv x86_fp80 %tmp_i_i_51, 0xK40008000000000000000" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1276 'ddiv' 'tmp_1_i3_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 332 <SV = 184> <Delay = 8.62>
ST_332 : Operation 1277 [24/31] (8.62ns)   --->   "%tmp_1_i3_i = fdiv x86_fp80 %tmp_i_i_51, 0xK40008000000000000000" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1277 'ddiv' 'tmp_1_i3_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 333 <SV = 185> <Delay = 8.62>
ST_333 : Operation 1278 [23/31] (8.62ns)   --->   "%tmp_1_i3_i = fdiv x86_fp80 %tmp_i_i_51, 0xK40008000000000000000" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1278 'ddiv' 'tmp_1_i3_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 334 <SV = 186> <Delay = 8.62>
ST_334 : Operation 1279 [22/31] (8.62ns)   --->   "%tmp_1_i3_i = fdiv x86_fp80 %tmp_i_i_51, 0xK40008000000000000000" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1279 'ddiv' 'tmp_1_i3_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 335 <SV = 187> <Delay = 8.62>
ST_335 : Operation 1280 [21/31] (8.62ns)   --->   "%tmp_1_i3_i = fdiv x86_fp80 %tmp_i_i_51, 0xK40008000000000000000" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1280 'ddiv' 'tmp_1_i3_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 336 <SV = 188> <Delay = 8.62>
ST_336 : Operation 1281 [20/31] (8.62ns)   --->   "%tmp_1_i3_i = fdiv x86_fp80 %tmp_i_i_51, 0xK40008000000000000000" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1281 'ddiv' 'tmp_1_i3_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 337 <SV = 189> <Delay = 8.62>
ST_337 : Operation 1282 [19/31] (8.62ns)   --->   "%tmp_1_i3_i = fdiv x86_fp80 %tmp_i_i_51, 0xK40008000000000000000" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1282 'ddiv' 'tmp_1_i3_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 338 <SV = 190> <Delay = 8.62>
ST_338 : Operation 1283 [18/31] (8.62ns)   --->   "%tmp_1_i3_i = fdiv x86_fp80 %tmp_i_i_51, 0xK40008000000000000000" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1283 'ddiv' 'tmp_1_i3_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 339 <SV = 191> <Delay = 8.62>
ST_339 : Operation 1284 [17/31] (8.62ns)   --->   "%tmp_1_i3_i = fdiv x86_fp80 %tmp_i_i_51, 0xK40008000000000000000" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1284 'ddiv' 'tmp_1_i3_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 340 <SV = 192> <Delay = 8.62>
ST_340 : Operation 1285 [16/31] (8.62ns)   --->   "%tmp_1_i3_i = fdiv x86_fp80 %tmp_i_i_51, 0xK40008000000000000000" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1285 'ddiv' 'tmp_1_i3_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 341 <SV = 193> <Delay = 8.62>
ST_341 : Operation 1286 [15/31] (8.62ns)   --->   "%tmp_1_i3_i = fdiv x86_fp80 %tmp_i_i_51, 0xK40008000000000000000" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1286 'ddiv' 'tmp_1_i3_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 342 <SV = 194> <Delay = 8.62>
ST_342 : Operation 1287 [14/31] (8.62ns)   --->   "%tmp_1_i3_i = fdiv x86_fp80 %tmp_i_i_51, 0xK40008000000000000000" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1287 'ddiv' 'tmp_1_i3_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 343 <SV = 195> <Delay = 8.62>
ST_343 : Operation 1288 [13/31] (8.62ns)   --->   "%tmp_1_i3_i = fdiv x86_fp80 %tmp_i_i_51, 0xK40008000000000000000" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1288 'ddiv' 'tmp_1_i3_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 344 <SV = 196> <Delay = 8.62>
ST_344 : Operation 1289 [12/31] (8.62ns)   --->   "%tmp_1_i3_i = fdiv x86_fp80 %tmp_i_i_51, 0xK40008000000000000000" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1289 'ddiv' 'tmp_1_i3_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 345 <SV = 197> <Delay = 8.62>
ST_345 : Operation 1290 [11/31] (8.62ns)   --->   "%tmp_1_i3_i = fdiv x86_fp80 %tmp_i_i_51, 0xK40008000000000000000" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1290 'ddiv' 'tmp_1_i3_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 346 <SV = 198> <Delay = 8.62>
ST_346 : Operation 1291 [10/31] (8.62ns)   --->   "%tmp_1_i3_i = fdiv x86_fp80 %tmp_i_i_51, 0xK40008000000000000000" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1291 'ddiv' 'tmp_1_i3_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 347 <SV = 199> <Delay = 8.62>
ST_347 : Operation 1292 [9/31] (8.62ns)   --->   "%tmp_1_i3_i = fdiv x86_fp80 %tmp_i_i_51, 0xK40008000000000000000" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1292 'ddiv' 'tmp_1_i3_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 348 <SV = 200> <Delay = 8.62>
ST_348 : Operation 1293 [8/31] (8.62ns)   --->   "%tmp_1_i3_i = fdiv x86_fp80 %tmp_i_i_51, 0xK40008000000000000000" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1293 'ddiv' 'tmp_1_i3_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 349 <SV = 201> <Delay = 8.62>
ST_349 : Operation 1294 [7/31] (8.62ns)   --->   "%tmp_1_i3_i = fdiv x86_fp80 %tmp_i_i_51, 0xK40008000000000000000" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1294 'ddiv' 'tmp_1_i3_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 350 <SV = 202> <Delay = 8.62>
ST_350 : Operation 1295 [6/31] (8.62ns)   --->   "%tmp_1_i3_i = fdiv x86_fp80 %tmp_i_i_51, 0xK40008000000000000000" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1295 'ddiv' 'tmp_1_i3_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 351 <SV = 203> <Delay = 8.62>
ST_351 : Operation 1296 [5/31] (8.62ns)   --->   "%tmp_1_i3_i = fdiv x86_fp80 %tmp_i_i_51, 0xK40008000000000000000" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1296 'ddiv' 'tmp_1_i3_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 352 <SV = 204> <Delay = 8.62>
ST_352 : Operation 1297 [4/31] (8.62ns)   --->   "%tmp_1_i3_i = fdiv x86_fp80 %tmp_i_i_51, 0xK40008000000000000000" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1297 'ddiv' 'tmp_1_i3_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 353 <SV = 205> <Delay = 8.62>
ST_353 : Operation 1298 [3/31] (8.62ns)   --->   "%tmp_1_i3_i = fdiv x86_fp80 %tmp_i_i_51, 0xK40008000000000000000" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1298 'ddiv' 'tmp_1_i3_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 354 <SV = 206> <Delay = 8.62>
ST_354 : Operation 1299 [2/31] (8.62ns)   --->   "%tmp_1_i3_i = fdiv x86_fp80 %tmp_i_i_51, 0xK40008000000000000000" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1299 'ddiv' 'tmp_1_i3_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 355 <SV = 207> <Delay = 8.62>
ST_355 : Operation 1300 [1/31] (8.62ns)   --->   "%tmp_1_i3_i = fdiv x86_fp80 %tmp_i_i_51, 0xK40008000000000000000" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1300 'ddiv' 'tmp_1_i3_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 356 <SV = 208> <Delay = 8.62>
ST_356 : Operation 1301 [31/31] (8.62ns)   --->   "%tmp_2_i4_i = fdiv x86_fp80 %tmp_1_i3_i, 0xK4000C90FDAA22168C000" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1301 'ddiv' 'tmp_2_i4_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 357 <SV = 209> <Delay = 8.62>
ST_357 : Operation 1302 [30/31] (8.62ns)   --->   "%tmp_2_i4_i = fdiv x86_fp80 %tmp_1_i3_i, 0xK4000C90FDAA22168C000" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1302 'ddiv' 'tmp_2_i4_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 358 <SV = 210> <Delay = 8.62>
ST_358 : Operation 1303 [29/31] (8.62ns)   --->   "%tmp_2_i4_i = fdiv x86_fp80 %tmp_1_i3_i, 0xK4000C90FDAA22168C000" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1303 'ddiv' 'tmp_2_i4_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 359 <SV = 211> <Delay = 8.62>
ST_359 : Operation 1304 [28/31] (8.62ns)   --->   "%tmp_2_i4_i = fdiv x86_fp80 %tmp_1_i3_i, 0xK4000C90FDAA22168C000" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1304 'ddiv' 'tmp_2_i4_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 360 <SV = 212> <Delay = 8.62>
ST_360 : Operation 1305 [27/31] (8.62ns)   --->   "%tmp_2_i4_i = fdiv x86_fp80 %tmp_1_i3_i, 0xK4000C90FDAA22168C000" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1305 'ddiv' 'tmp_2_i4_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 361 <SV = 213> <Delay = 8.62>
ST_361 : Operation 1306 [26/31] (8.62ns)   --->   "%tmp_2_i4_i = fdiv x86_fp80 %tmp_1_i3_i, 0xK4000C90FDAA22168C000" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1306 'ddiv' 'tmp_2_i4_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 362 <SV = 214> <Delay = 8.62>
ST_362 : Operation 1307 [25/31] (8.62ns)   --->   "%tmp_2_i4_i = fdiv x86_fp80 %tmp_1_i3_i, 0xK4000C90FDAA22168C000" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1307 'ddiv' 'tmp_2_i4_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 363 <SV = 215> <Delay = 8.62>
ST_363 : Operation 1308 [24/31] (8.62ns)   --->   "%tmp_2_i4_i = fdiv x86_fp80 %tmp_1_i3_i, 0xK4000C90FDAA22168C000" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1308 'ddiv' 'tmp_2_i4_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 364 <SV = 216> <Delay = 8.62>
ST_364 : Operation 1309 [23/31] (8.62ns)   --->   "%tmp_2_i4_i = fdiv x86_fp80 %tmp_1_i3_i, 0xK4000C90FDAA22168C000" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1309 'ddiv' 'tmp_2_i4_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 365 <SV = 217> <Delay = 8.62>
ST_365 : Operation 1310 [22/31] (8.62ns)   --->   "%tmp_2_i4_i = fdiv x86_fp80 %tmp_1_i3_i, 0xK4000C90FDAA22168C000" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1310 'ddiv' 'tmp_2_i4_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 366 <SV = 218> <Delay = 8.62>
ST_366 : Operation 1311 [21/31] (8.62ns)   --->   "%tmp_2_i4_i = fdiv x86_fp80 %tmp_1_i3_i, 0xK4000C90FDAA22168C000" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1311 'ddiv' 'tmp_2_i4_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 367 <SV = 219> <Delay = 8.62>
ST_367 : Operation 1312 [20/31] (8.62ns)   --->   "%tmp_2_i4_i = fdiv x86_fp80 %tmp_1_i3_i, 0xK4000C90FDAA22168C000" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1312 'ddiv' 'tmp_2_i4_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 368 <SV = 220> <Delay = 8.62>
ST_368 : Operation 1313 [19/31] (8.62ns)   --->   "%tmp_2_i4_i = fdiv x86_fp80 %tmp_1_i3_i, 0xK4000C90FDAA22168C000" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1313 'ddiv' 'tmp_2_i4_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 369 <SV = 221> <Delay = 8.62>
ST_369 : Operation 1314 [18/31] (8.62ns)   --->   "%tmp_2_i4_i = fdiv x86_fp80 %tmp_1_i3_i, 0xK4000C90FDAA22168C000" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1314 'ddiv' 'tmp_2_i4_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 370 <SV = 222> <Delay = 8.62>
ST_370 : Operation 1315 [17/31] (8.62ns)   --->   "%tmp_2_i4_i = fdiv x86_fp80 %tmp_1_i3_i, 0xK4000C90FDAA22168C000" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1315 'ddiv' 'tmp_2_i4_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 371 <SV = 223> <Delay = 8.62>
ST_371 : Operation 1316 [16/31] (8.62ns)   --->   "%tmp_2_i4_i = fdiv x86_fp80 %tmp_1_i3_i, 0xK4000C90FDAA22168C000" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1316 'ddiv' 'tmp_2_i4_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 372 <SV = 224> <Delay = 8.62>
ST_372 : Operation 1317 [15/31] (8.62ns)   --->   "%tmp_2_i4_i = fdiv x86_fp80 %tmp_1_i3_i, 0xK4000C90FDAA22168C000" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1317 'ddiv' 'tmp_2_i4_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 373 <SV = 225> <Delay = 8.62>
ST_373 : Operation 1318 [14/31] (8.62ns)   --->   "%tmp_2_i4_i = fdiv x86_fp80 %tmp_1_i3_i, 0xK4000C90FDAA22168C000" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1318 'ddiv' 'tmp_2_i4_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 374 <SV = 226> <Delay = 8.62>
ST_374 : Operation 1319 [13/31] (8.62ns)   --->   "%tmp_2_i4_i = fdiv x86_fp80 %tmp_1_i3_i, 0xK4000C90FDAA22168C000" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1319 'ddiv' 'tmp_2_i4_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 375 <SV = 227> <Delay = 8.62>
ST_375 : Operation 1320 [12/31] (8.62ns)   --->   "%tmp_2_i4_i = fdiv x86_fp80 %tmp_1_i3_i, 0xK4000C90FDAA22168C000" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1320 'ddiv' 'tmp_2_i4_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 376 <SV = 228> <Delay = 8.62>
ST_376 : Operation 1321 [11/31] (8.62ns)   --->   "%tmp_2_i4_i = fdiv x86_fp80 %tmp_1_i3_i, 0xK4000C90FDAA22168C000" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1321 'ddiv' 'tmp_2_i4_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 377 <SV = 229> <Delay = 8.62>
ST_377 : Operation 1322 [10/31] (8.62ns)   --->   "%tmp_2_i4_i = fdiv x86_fp80 %tmp_1_i3_i, 0xK4000C90FDAA22168C000" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1322 'ddiv' 'tmp_2_i4_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 378 <SV = 230> <Delay = 8.62>
ST_378 : Operation 1323 [9/31] (8.62ns)   --->   "%tmp_2_i4_i = fdiv x86_fp80 %tmp_1_i3_i, 0xK4000C90FDAA22168C000" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1323 'ddiv' 'tmp_2_i4_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 379 <SV = 231> <Delay = 8.62>
ST_379 : Operation 1324 [8/31] (8.62ns)   --->   "%tmp_2_i4_i = fdiv x86_fp80 %tmp_1_i3_i, 0xK4000C90FDAA22168C000" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1324 'ddiv' 'tmp_2_i4_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 380 <SV = 232> <Delay = 8.62>
ST_380 : Operation 1325 [7/31] (8.62ns)   --->   "%tmp_2_i4_i = fdiv x86_fp80 %tmp_1_i3_i, 0xK4000C90FDAA22168C000" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1325 'ddiv' 'tmp_2_i4_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 381 <SV = 233> <Delay = 8.62>
ST_381 : Operation 1326 [6/31] (8.62ns)   --->   "%tmp_2_i4_i = fdiv x86_fp80 %tmp_1_i3_i, 0xK4000C90FDAA22168C000" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1326 'ddiv' 'tmp_2_i4_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_381 : Operation 1327 [6/6] (6.28ns)   --->   "%tmp_3_i5_i = sitofp i32 %w_load to x86_fp80" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1327 'sitodp' 'tmp_3_i5_i' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 382 <SV = 234> <Delay = 8.62>
ST_382 : Operation 1328 [5/31] (8.62ns)   --->   "%tmp_2_i4_i = fdiv x86_fp80 %tmp_1_i3_i, 0xK4000C90FDAA22168C000" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1328 'ddiv' 'tmp_2_i4_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_382 : Operation 1329 [5/6] (6.28ns)   --->   "%tmp_3_i5_i = sitofp i32 %w_load to x86_fp80" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1329 'sitodp' 'tmp_3_i5_i' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 383 <SV = 235> <Delay = 8.62>
ST_383 : Operation 1330 [4/31] (8.62ns)   --->   "%tmp_2_i4_i = fdiv x86_fp80 %tmp_1_i3_i, 0xK4000C90FDAA22168C000" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1330 'ddiv' 'tmp_2_i4_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_383 : Operation 1331 [4/6] (6.28ns)   --->   "%tmp_3_i5_i = sitofp i32 %w_load to x86_fp80" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1331 'sitodp' 'tmp_3_i5_i' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 384 <SV = 236> <Delay = 8.62>
ST_384 : Operation 1332 [3/31] (8.62ns)   --->   "%tmp_2_i4_i = fdiv x86_fp80 %tmp_1_i3_i, 0xK4000C90FDAA22168C000" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1332 'ddiv' 'tmp_2_i4_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_384 : Operation 1333 [3/6] (6.28ns)   --->   "%tmp_3_i5_i = sitofp i32 %w_load to x86_fp80" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1333 'sitodp' 'tmp_3_i5_i' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 385 <SV = 237> <Delay = 8.62>
ST_385 : Operation 1334 [2/31] (8.62ns)   --->   "%tmp_2_i4_i = fdiv x86_fp80 %tmp_1_i3_i, 0xK4000C90FDAA22168C000" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1334 'ddiv' 'tmp_2_i4_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_385 : Operation 1335 [2/6] (6.28ns)   --->   "%tmp_3_i5_i = sitofp i32 %w_load to x86_fp80" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1335 'sitodp' 'tmp_3_i5_i' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 386 <SV = 238> <Delay = 8.62>
ST_386 : Operation 1336 [1/31] (8.62ns)   --->   "%tmp_2_i4_i = fdiv x86_fp80 %tmp_1_i3_i, 0xK4000C90FDAA22168C000" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1336 'ddiv' 'tmp_2_i4_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_386 : Operation 1337 [1/6] (6.28ns)   --->   "%tmp_3_i5_i = sitofp i32 %w_load to x86_fp80" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1337 'sitodp' 'tmp_3_i5_i' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 387 <SV = 239> <Delay = 7.78>
ST_387 : Operation 1338 [6/6] (7.78ns)   --->   "%i_5 = fmul x86_fp80 %tmp_2_i4_i, %tmp_3_i5_i" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1338 'dmul' 'i_5' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 388 <SV = 240> <Delay = 7.78>
ST_388 : Operation 1339 [5/6] (7.78ns)   --->   "%i_5 = fmul x86_fp80 %tmp_2_i4_i, %tmp_3_i5_i" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1339 'dmul' 'i_5' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 389 <SV = 241> <Delay = 7.78>
ST_389 : Operation 1340 [4/6] (7.78ns)   --->   "%i_5 = fmul x86_fp80 %tmp_2_i4_i, %tmp_3_i5_i" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1340 'dmul' 'i_5' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 390 <SV = 242> <Delay = 7.78>
ST_390 : Operation 1341 [3/6] (7.78ns)   --->   "%i_5 = fmul x86_fp80 %tmp_2_i4_i, %tmp_3_i5_i" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1341 'dmul' 'i_5' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 391 <SV = 243> <Delay = 7.78>
ST_391 : Operation 1342 [2/6] (7.78ns)   --->   "%i_5 = fmul x86_fp80 %tmp_2_i4_i, %tmp_3_i5_i" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1342 'dmul' 'i_5' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 392 <SV = 244> <Delay = 7.78>
ST_392 : Operation 1343 [1/6] (7.78ns)   --->   "%i_5 = fmul x86_fp80 %tmp_2_i4_i, %tmp_3_i5_i" [samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1343 'dmul' 'i_5' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 393 <SV = 246> <Delay = 6.28>
ST_393 : Operation 1344 [1/1] (0.00ns)   --->   "%res_0_1 = phi x86_fp80 [ %i_5, %7 ], [ %i_6, %8 ]"   --->   Operation 1344 'phi' 'res_0_1' <Predicate = true> <Delay = 0.00>
ST_393 : Operation 1345 [5/6] (6.28ns)   --->   "%tmp_9_i_i = sitofp i32 %h_load to x86_fp80" [samplefunction.cpp:37->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1345 'sitodp' 'tmp_9_i_i' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 394 <SV = 247> <Delay = 6.28>
ST_394 : Operation 1346 [4/6] (6.28ns)   --->   "%tmp_9_i_i = sitofp i32 %h_load to x86_fp80" [samplefunction.cpp:37->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1346 'sitodp' 'tmp_9_i_i' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 395 <SV = 248> <Delay = 6.28>
ST_395 : Operation 1347 [3/6] (6.28ns)   --->   "%tmp_9_i_i = sitofp i32 %h_load to x86_fp80" [samplefunction.cpp:37->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1347 'sitodp' 'tmp_9_i_i' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 396 <SV = 249> <Delay = 6.28>
ST_396 : Operation 1348 [2/6] (6.28ns)   --->   "%tmp_9_i_i = sitofp i32 %h_load to x86_fp80" [samplefunction.cpp:37->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1348 'sitodp' 'tmp_9_i_i' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 397 <SV = 250> <Delay = 6.28>
ST_397 : Operation 1349 [1/6] (6.28ns)   --->   "%tmp_9_i_i = sitofp i32 %h_load to x86_fp80" [samplefunction.cpp:37->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1349 'sitodp' 'tmp_9_i_i' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 398 <SV = 251> <Delay = 7.78>
ST_398 : Operation 1350 [6/6] (7.78ns)   --->   "%j_3 = fmul x86_fp80 %tmp_9_i_i, 0xK3FFE8000000000000000" [samplefunction.cpp:37->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1350 'dmul' 'j_3' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 399 <SV = 252> <Delay = 7.78>
ST_399 : Operation 1351 [5/6] (7.78ns)   --->   "%j_3 = fmul x86_fp80 %tmp_9_i_i, 0xK3FFE8000000000000000" [samplefunction.cpp:37->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1351 'dmul' 'j_3' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 400 <SV = 253> <Delay = 7.78>
ST_400 : Operation 1352 [4/6] (7.78ns)   --->   "%j_3 = fmul x86_fp80 %tmp_9_i_i, 0xK3FFE8000000000000000" [samplefunction.cpp:37->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1352 'dmul' 'j_3' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 401 <SV = 254> <Delay = 7.78>
ST_401 : Operation 1353 [3/6] (7.78ns)   --->   "%j_3 = fmul x86_fp80 %tmp_9_i_i, 0xK3FFE8000000000000000" [samplefunction.cpp:37->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1353 'dmul' 'j_3' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 402 <SV = 255> <Delay = 7.78>
ST_402 : Operation 1354 [2/6] (7.78ns)   --->   "%j_3 = fmul x86_fp80 %tmp_9_i_i, 0xK3FFE8000000000000000" [samplefunction.cpp:37->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1354 'dmul' 'j_3' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 403 <SV = 256> <Delay = 7.78>
ST_403 : Operation 1355 [1/6] (7.78ns)   --->   "%j_3 = fmul x86_fp80 %tmp_9_i_i, 0xK3FFE8000000000000000" [samplefunction.cpp:37->samplefunction.cpp:56->samplefunction.cpp:211]   --->   Operation 1355 'dmul' 'j_3' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 404 <SV = 257> <Delay = 8.23>
ST_404 : Operation 1356 [1/1] (1.76ns)   --->   "br label %10" [samplefunction.cpp:212]   --->   Operation 1356 'br' <Predicate = (tmp_26)> <Delay = 1.76>
ST_404 : Operation 1357 [1/1] (3.52ns)   --->   "%next_mul = add i64 2000, %phi_mul"   --->   Operation 1357 'add' 'next_mul' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_404 : Operation 1358 [1/1] (3.52ns)   --->   "%tmp_7 = add i64 %tmp_37, %phi_mul" [samplefunction.cpp:218]   --->   Operation 1358 'add' 'tmp_7' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_404 : Operation 1359 [1/1] (0.00ns)   --->   "%tmp_75 = trunc i64 %tmp_7 to i23" [samplefunction.cpp:218]   --->   Operation 1359 'trunc' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_404 : Operation 1360 [5/5] (8.23ns)   --->   "%j_1 = fadd x86_fp80 %j1, %tmp_29" [samplefunction.cpp:193]   --->   Operation 1360 'dadd' 'j_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 405 <SV = 258> <Delay = 8.23>
ST_405 : Operation 1361 [1/1] (0.00ns)   --->   "%res_0_4 = phi x86_fp80 [ %res_0_1, %cartesian2coordinates.exit ], [ %n, %9 ]"   --->   Operation 1361 'phi' 'res_0_4' <Predicate = true> <Delay = 0.00>
ST_405 : Operation 1362 [1/1] (0.00ns)   --->   "%res_1_4 = phi x86_fp80 [ %j_3, %cartesian2coordinates.exit ], [ %m, %9 ]"   --->   Operation 1362 'phi' 'res_1_4' <Predicate = true> <Delay = 0.00>
ST_405 : Operation 1363 [1/1] (0.00ns)   --->   "%tmp_76 = shl i64 %tmp_7, 1" [samplefunction.cpp:218]   --->   Operation 1363 'shl' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_405 : Operation 1364 [1/1] (0.00ns)   --->   "%tmp_9_cast = call i24 @_ssdm_op_BitConcatenate.i24.i23.i1(i23 %tmp_75, i1 false)" [samplefunction.cpp:218]   --->   Operation 1364 'bitconcatenate' 'tmp_9_cast' <Predicate = true> <Delay = 0.00>
ST_405 : Operation 1365 [1/1] (0.00ns)   --->   "%fov_addr = getelementptr [8000000 x x86_fp80]* %fov, i64 0, i64 %tmp_76" [samplefunction.cpp:218]   --->   Operation 1365 'getelementptr' 'fov_addr' <Predicate = true> <Delay = 0.00>
ST_405 : Operation 1366 [1/1] (0.00ns)   --->   "%tmp_10 = or i24 %tmp_9_cast, 1" [samplefunction.cpp:219]   --->   Operation 1366 'or' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_405 : Operation 1367 [1/1] (0.00ns)   --->   "%tmp_10_cast = zext i24 %tmp_10 to i64" [samplefunction.cpp:219]   --->   Operation 1367 'zext' 'tmp_10_cast' <Predicate = true> <Delay = 0.00>
ST_405 : Operation 1368 [1/1] (0.00ns)   --->   "%fov_addr_1 = getelementptr [8000000 x x86_fp80]* %fov, i64 0, i64 %tmp_10_cast" [samplefunction.cpp:219]   --->   Operation 1368 'getelementptr' 'fov_addr_1' <Predicate = true> <Delay = 0.00>
ST_405 : Operation 1369 [2/2] (3.25ns)   --->   "store x86_fp80 %res_0_4, x86_fp80* %fov_addr, align 16" [samplefunction.cpp:218]   --->   Operation 1369 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 8000000> <RAM>
ST_405 : Operation 1370 [2/2] (3.25ns)   --->   "store x86_fp80 %res_1_4, x86_fp80* %fov_addr_1, align 16" [samplefunction.cpp:219]   --->   Operation 1370 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 8000000> <RAM>
ST_405 : Operation 1371 [4/5] (8.23ns)   --->   "%j_1 = fadd x86_fp80 %j1, %tmp_29" [samplefunction.cpp:193]   --->   Operation 1371 'dadd' 'j_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 406 <SV = 259> <Delay = 8.23>
ST_406 : Operation 1372 [1/2] (3.25ns)   --->   "store x86_fp80 %res_0_4, x86_fp80* %fov_addr, align 16" [samplefunction.cpp:218]   --->   Operation 1372 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 8000000> <RAM>
ST_406 : Operation 1373 [1/2] (3.25ns)   --->   "store x86_fp80 %res_1_4, x86_fp80* %fov_addr_1, align 16" [samplefunction.cpp:219]   --->   Operation 1373 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 8000000> <RAM>
ST_406 : Operation 1374 [3/5] (8.23ns)   --->   "%j_1 = fadd x86_fp80 %j1, %tmp_29" [samplefunction.cpp:193]   --->   Operation 1374 'dadd' 'j_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 407 <SV = 260> <Delay = 8.23>
ST_407 : Operation 1375 [2/5] (8.23ns)   --->   "%j_1 = fadd x86_fp80 %j1, %tmp_29" [samplefunction.cpp:193]   --->   Operation 1375 'dadd' 'j_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 408 <SV = 261> <Delay = 8.23>
ST_408 : Operation 1376 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_19) nounwind" [samplefunction.cpp:220]   --->   Operation 1376 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_408 : Operation 1377 [1/5] (8.23ns)   --->   "%j_1 = fadd x86_fp80 %j1, %tmp_29" [samplefunction.cpp:193]   --->   Operation 1377 'dadd' 'j_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_408 : Operation 1378 [1/1] (0.00ns)   --->   "br label %3" [samplefunction.cpp:193]   --->   Operation 1378 'br' <Predicate = true> <Delay = 0.00>

State 409 <SV = 84> <Delay = 8.23>
ST_409 : Operation 1379 [4/5] (8.23ns)   --->   "%i_4 = fadd x86_fp80 %i6, %tmp_33" [samplefunction.cpp:191]   --->   Operation 1379 'dadd' 'i_4' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 410 <SV = 85> <Delay = 8.23>
ST_410 : Operation 1380 [3/5] (8.23ns)   --->   "%i_4 = fadd x86_fp80 %i6, %tmp_33" [samplefunction.cpp:191]   --->   Operation 1380 'dadd' 'i_4' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 411 <SV = 86> <Delay = 8.23>
ST_411 : Operation 1381 [2/5] (8.23ns)   --->   "%i_4 = fadd x86_fp80 %i6, %tmp_33" [samplefunction.cpp:191]   --->   Operation 1381 'dadd' 'i_4' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 412 <SV = 87> <Delay = 8.23>
ST_412 : Operation 1382 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_18) nounwind" [samplefunction.cpp:223]   --->   Operation 1382 'specregionend' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_412 : Operation 1383 [1/5] (8.23ns)   --->   "%i_4 = fadd x86_fp80 %i6, %tmp_33" [samplefunction.cpp:191]   --->   Operation 1383 'dadd' 'i_4' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_412 : Operation 1384 [1/1] (0.00ns)   --->   "br label %1" [samplefunction.cpp:191]   --->   Operation 1384 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 8.62ns
The critical path consists of the following:
	wire read on port 'ht' [36]  (0 ns)
	'ddiv' operation ('tmp_i', samplefunction.cpp:11->samplefunction.cpp:172) [42]  (8.62 ns)

 <State 2>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i', samplefunction.cpp:11->samplefunction.cpp:172) [42]  (8.62 ns)

 <State 3>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i', samplefunction.cpp:11->samplefunction.cpp:172) [42]  (8.62 ns)

 <State 4>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i', samplefunction.cpp:11->samplefunction.cpp:172) [42]  (8.62 ns)

 <State 5>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i', samplefunction.cpp:11->samplefunction.cpp:172) [42]  (8.62 ns)

 <State 6>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i', samplefunction.cpp:11->samplefunction.cpp:172) [42]  (8.62 ns)

 <State 7>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i', samplefunction.cpp:11->samplefunction.cpp:172) [42]  (8.62 ns)

 <State 8>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i', samplefunction.cpp:11->samplefunction.cpp:172) [42]  (8.62 ns)

 <State 9>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i', samplefunction.cpp:11->samplefunction.cpp:172) [42]  (8.62 ns)

 <State 10>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i', samplefunction.cpp:11->samplefunction.cpp:172) [42]  (8.62 ns)

 <State 11>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i', samplefunction.cpp:11->samplefunction.cpp:172) [42]  (8.62 ns)

 <State 12>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i', samplefunction.cpp:11->samplefunction.cpp:172) [42]  (8.62 ns)

 <State 13>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i', samplefunction.cpp:11->samplefunction.cpp:172) [42]  (8.62 ns)

 <State 14>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i', samplefunction.cpp:11->samplefunction.cpp:172) [42]  (8.62 ns)

 <State 15>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i', samplefunction.cpp:11->samplefunction.cpp:172) [42]  (8.62 ns)

 <State 16>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i', samplefunction.cpp:11->samplefunction.cpp:172) [42]  (8.62 ns)

 <State 17>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i', samplefunction.cpp:11->samplefunction.cpp:172) [42]  (8.62 ns)

 <State 18>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i', samplefunction.cpp:11->samplefunction.cpp:172) [42]  (8.62 ns)

 <State 19>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i', samplefunction.cpp:11->samplefunction.cpp:172) [42]  (8.62 ns)

 <State 20>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i', samplefunction.cpp:11->samplefunction.cpp:172) [42]  (8.62 ns)

 <State 21>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i', samplefunction.cpp:11->samplefunction.cpp:172) [42]  (8.62 ns)

 <State 22>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i', samplefunction.cpp:11->samplefunction.cpp:172) [42]  (8.62 ns)

 <State 23>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i', samplefunction.cpp:11->samplefunction.cpp:172) [42]  (8.62 ns)

 <State 24>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i', samplefunction.cpp:11->samplefunction.cpp:172) [42]  (8.62 ns)

 <State 25>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i', samplefunction.cpp:11->samplefunction.cpp:172) [42]  (8.62 ns)

 <State 26>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i', samplefunction.cpp:11->samplefunction.cpp:172) [42]  (8.62 ns)

 <State 27>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i', samplefunction.cpp:11->samplefunction.cpp:172) [42]  (8.62 ns)

 <State 28>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i', samplefunction.cpp:11->samplefunction.cpp:172) [42]  (8.62 ns)

 <State 29>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i', samplefunction.cpp:11->samplefunction.cpp:172) [42]  (8.62 ns)

 <State 30>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i', samplefunction.cpp:11->samplefunction.cpp:172) [42]  (8.62 ns)

 <State 31>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i', samplefunction.cpp:11->samplefunction.cpp:172) [42]  (8.62 ns)

 <State 32>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_11', samplefunction.cpp:174) [47]  (8.62 ns)

 <State 33>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_11', samplefunction.cpp:174) [47]  (8.62 ns)

 <State 34>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_11', samplefunction.cpp:174) [47]  (8.62 ns)

 <State 35>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_11', samplefunction.cpp:174) [47]  (8.62 ns)

 <State 36>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_11', samplefunction.cpp:174) [47]  (8.62 ns)

 <State 37>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_11', samplefunction.cpp:174) [47]  (8.62 ns)

 <State 38>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_11', samplefunction.cpp:174) [47]  (8.62 ns)

 <State 39>: 7.53ns
The critical path consists of the following:
	'call' operation ('tmp_i_i3', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:139->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:7->samplefunction.cpp:184) to 'sin_or_cos<double>' [54]  (0.993 ns)
	'xor' operation ('tmp_311_neg', samplefunction.cpp:185) [56]  (0.99 ns)
	'fpext' operation ('rot_z[1][0]', samplefunction.cpp:185) [58]  (5.55 ns)

 <State 40>: 6.82ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', samplefunction.cpp:191) [83]  (0 ns)
	'dcmp' operation ('tmp_34', samplefunction.cpp:191) [84]  (6.82 ns)

 <State 41>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_36', samplefunction.cpp:199) [91]  (8.23 ns)

 <State 42>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_36', samplefunction.cpp:199) [91]  (8.23 ns)

 <State 43>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_36', samplefunction.cpp:199) [91]  (8.23 ns)

 <State 44>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_36', samplefunction.cpp:199) [91]  (8.23 ns)

 <State 45>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_36', samplefunction.cpp:199) [91]  (8.23 ns)

 <State 46>: 7.55ns
The critical path consists of the following:
	'select' operation ('tmp_38', samplefunction.cpp:199) [93]  (1.04 ns)
	'fptrunc' operation ('a', samplefunction.cpp:199) [94]  (6.5 ns)

 <State 47>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i5', samplefunction.cpp:11->samplefunction.cpp:199) [95]  (8.62 ns)

 <State 48>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i5', samplefunction.cpp:11->samplefunction.cpp:199) [95]  (8.62 ns)

 <State 49>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i5', samplefunction.cpp:11->samplefunction.cpp:199) [95]  (8.62 ns)

 <State 50>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i5', samplefunction.cpp:11->samplefunction.cpp:199) [95]  (8.62 ns)

 <State 51>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i5', samplefunction.cpp:11->samplefunction.cpp:199) [95]  (8.62 ns)

 <State 52>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i5', samplefunction.cpp:11->samplefunction.cpp:199) [95]  (8.62 ns)

 <State 53>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i5', samplefunction.cpp:11->samplefunction.cpp:199) [95]  (8.62 ns)

 <State 54>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i5', samplefunction.cpp:11->samplefunction.cpp:199) [95]  (8.62 ns)

 <State 55>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i5', samplefunction.cpp:11->samplefunction.cpp:199) [95]  (8.62 ns)

 <State 56>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i5', samplefunction.cpp:11->samplefunction.cpp:199) [95]  (8.62 ns)

 <State 57>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i5', samplefunction.cpp:11->samplefunction.cpp:199) [95]  (8.62 ns)

 <State 58>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i5', samplefunction.cpp:11->samplefunction.cpp:199) [95]  (8.62 ns)

 <State 59>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i5', samplefunction.cpp:11->samplefunction.cpp:199) [95]  (8.62 ns)

 <State 60>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i5', samplefunction.cpp:11->samplefunction.cpp:199) [95]  (8.62 ns)

 <State 61>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i5', samplefunction.cpp:11->samplefunction.cpp:199) [95]  (8.62 ns)

 <State 62>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i5', samplefunction.cpp:11->samplefunction.cpp:199) [95]  (8.62 ns)

 <State 63>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i5', samplefunction.cpp:11->samplefunction.cpp:199) [95]  (8.62 ns)

 <State 64>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i5', samplefunction.cpp:11->samplefunction.cpp:199) [95]  (8.62 ns)

 <State 65>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i5', samplefunction.cpp:11->samplefunction.cpp:199) [95]  (8.62 ns)

 <State 66>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i5', samplefunction.cpp:11->samplefunction.cpp:199) [95]  (8.62 ns)

 <State 67>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i5', samplefunction.cpp:11->samplefunction.cpp:199) [95]  (8.62 ns)

 <State 68>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i5', samplefunction.cpp:11->samplefunction.cpp:199) [95]  (8.62 ns)

 <State 69>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i5', samplefunction.cpp:11->samplefunction.cpp:199) [95]  (8.62 ns)

 <State 70>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i5', samplefunction.cpp:11->samplefunction.cpp:199) [95]  (8.62 ns)

 <State 71>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i5', samplefunction.cpp:11->samplefunction.cpp:199) [95]  (8.62 ns)

 <State 72>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i5', samplefunction.cpp:11->samplefunction.cpp:199) [95]  (8.62 ns)

 <State 73>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i5', samplefunction.cpp:11->samplefunction.cpp:199) [95]  (8.62 ns)

 <State 74>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i5', samplefunction.cpp:11->samplefunction.cpp:199) [95]  (8.62 ns)

 <State 75>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i5', samplefunction.cpp:11->samplefunction.cpp:199) [95]  (8.62 ns)

 <State 76>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i5', samplefunction.cpp:11->samplefunction.cpp:199) [95]  (8.62 ns)

 <State 77>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i5', samplefunction.cpp:11->samplefunction.cpp:199) [95]  (8.62 ns)

 <State 78>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('x', samplefunction.cpp:11->samplefunction.cpp:199) [96]  (7.79 ns)

 <State 79>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('x', samplefunction.cpp:11->samplefunction.cpp:199) [96]  (7.79 ns)

 <State 80>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('x', samplefunction.cpp:11->samplefunction.cpp:199) [96]  (7.79 ns)

 <State 81>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('x', samplefunction.cpp:11->samplefunction.cpp:199) [96]  (7.79 ns)

 <State 82>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('x', samplefunction.cpp:11->samplefunction.cpp:199) [96]  (7.79 ns)

 <State 83>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('x', samplefunction.cpp:11->samplefunction.cpp:199) [96]  (7.79 ns)

 <State 84>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('i', samplefunction.cpp:191) [311]  (8.23 ns)

 <State 85>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_41', samplefunction.cpp:199) [107]  (8.23 ns)

 <State 86>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_41', samplefunction.cpp:199) [107]  (8.23 ns)

 <State 87>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_41', samplefunction.cpp:199) [107]  (8.23 ns)

 <State 88>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_41', samplefunction.cpp:199) [107]  (8.23 ns)

 <State 89>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_41', samplefunction.cpp:199) [107]  (8.23 ns)

 <State 90>: 7.55ns
The critical path consists of the following:
	'select' operation ('tmp_49', samplefunction.cpp:199) [108]  (1.04 ns)
	'fptrunc' operation ('a', samplefunction.cpp:199) [109]  (6.5 ns)

 <State 91>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i6', samplefunction.cpp:11->samplefunction.cpp:199) [110]  (8.62 ns)

 <State 92>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i6', samplefunction.cpp:11->samplefunction.cpp:199) [110]  (8.62 ns)

 <State 93>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i6', samplefunction.cpp:11->samplefunction.cpp:199) [110]  (8.62 ns)

 <State 94>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i6', samplefunction.cpp:11->samplefunction.cpp:199) [110]  (8.62 ns)

 <State 95>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i6', samplefunction.cpp:11->samplefunction.cpp:199) [110]  (8.62 ns)

 <State 96>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i6', samplefunction.cpp:11->samplefunction.cpp:199) [110]  (8.62 ns)

 <State 97>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i6', samplefunction.cpp:11->samplefunction.cpp:199) [110]  (8.62 ns)

 <State 98>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i6', samplefunction.cpp:11->samplefunction.cpp:199) [110]  (8.62 ns)

 <State 99>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i6', samplefunction.cpp:11->samplefunction.cpp:199) [110]  (8.62 ns)

 <State 100>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i6', samplefunction.cpp:11->samplefunction.cpp:199) [110]  (8.62 ns)

 <State 101>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i6', samplefunction.cpp:11->samplefunction.cpp:199) [110]  (8.62 ns)

 <State 102>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i6', samplefunction.cpp:11->samplefunction.cpp:199) [110]  (8.62 ns)

 <State 103>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i6', samplefunction.cpp:11->samplefunction.cpp:199) [110]  (8.62 ns)

 <State 104>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i6', samplefunction.cpp:11->samplefunction.cpp:199) [110]  (8.62 ns)

 <State 105>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i6', samplefunction.cpp:11->samplefunction.cpp:199) [110]  (8.62 ns)

 <State 106>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i6', samplefunction.cpp:11->samplefunction.cpp:199) [110]  (8.62 ns)

 <State 107>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i6', samplefunction.cpp:11->samplefunction.cpp:199) [110]  (8.62 ns)

 <State 108>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i6', samplefunction.cpp:11->samplefunction.cpp:199) [110]  (8.62 ns)

 <State 109>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i6', samplefunction.cpp:11->samplefunction.cpp:199) [110]  (8.62 ns)

 <State 110>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i6', samplefunction.cpp:11->samplefunction.cpp:199) [110]  (8.62 ns)

 <State 111>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i6', samplefunction.cpp:11->samplefunction.cpp:199) [110]  (8.62 ns)

 <State 112>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i6', samplefunction.cpp:11->samplefunction.cpp:199) [110]  (8.62 ns)

 <State 113>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i6', samplefunction.cpp:11->samplefunction.cpp:199) [110]  (8.62 ns)

 <State 114>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i6', samplefunction.cpp:11->samplefunction.cpp:199) [110]  (8.62 ns)

 <State 115>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i6', samplefunction.cpp:11->samplefunction.cpp:199) [110]  (8.62 ns)

 <State 116>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i6', samplefunction.cpp:11->samplefunction.cpp:199) [110]  (8.62 ns)

 <State 117>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i6', samplefunction.cpp:11->samplefunction.cpp:199) [110]  (8.62 ns)

 <State 118>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i6', samplefunction.cpp:11->samplefunction.cpp:199) [110]  (8.62 ns)

 <State 119>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i6', samplefunction.cpp:11->samplefunction.cpp:199) [110]  (8.62 ns)

 <State 120>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i6', samplefunction.cpp:11->samplefunction.cpp:199) [110]  (8.62 ns)

 <State 121>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_i6', samplefunction.cpp:11->samplefunction.cpp:199) [110]  (8.62 ns)

 <State 122>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('x', samplefunction.cpp:11->samplefunction.cpp:199) [111]  (7.79 ns)

 <State 123>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('x', samplefunction.cpp:11->samplefunction.cpp:199) [111]  (7.79 ns)

 <State 124>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('x', samplefunction.cpp:11->samplefunction.cpp:199) [111]  (7.79 ns)

 <State 125>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('x', samplefunction.cpp:11->samplefunction.cpp:199) [111]  (7.79 ns)

 <State 126>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('x', samplefunction.cpp:11->samplefunction.cpp:199) [111]  (7.79 ns)

 <State 127>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('x', samplefunction.cpp:11->samplefunction.cpp:199) [111]  (7.79 ns)

 <State 128>: 4.57ns
The critical path consists of the following:
	'call' operation ('tmp_i_i_i', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:139->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:7->samplefunction.cpp:16->samplefunction.cpp:199) to 'sin_or_cos<double>' [112]  (4.57 ns)

 <State 129>: 0.993ns
The critical path consists of the following:
	'call' operation ('tmp_i_i_i', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:139->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:7->samplefunction.cpp:16->samplefunction.cpp:199) to 'sin_or_cos<double>' [112]  (0.993 ns)

 <State 130>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_3_i', samplefunction.cpp:16->samplefunction.cpp:199) [114]  (7.79 ns)

 <State 131>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_3_i', samplefunction.cpp:16->samplefunction.cpp:199) [114]  (7.79 ns)

 <State 132>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_3_i', samplefunction.cpp:16->samplefunction.cpp:199) [114]  (7.79 ns)

 <State 133>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_3_i', samplefunction.cpp:16->samplefunction.cpp:199) [114]  (7.79 ns)

 <State 134>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_3_i', samplefunction.cpp:16->samplefunction.cpp:199) [114]  (7.79 ns)

 <State 135>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_3_i', samplefunction.cpp:16->samplefunction.cpp:199) [114]  (7.79 ns)

 <State 136>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('x', samplefunction.cpp:16->samplefunction.cpp:199) [115]  (5.55 ns)

 <State 137>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_i_50', samplefunction.cpp:63->samplefunction.cpp:200) [121]  (7.79 ns)

 <State 138>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_i_50', samplefunction.cpp:63->samplefunction.cpp:200) [121]  (7.79 ns)

 <State 139>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_i_50', samplefunction.cpp:63->samplefunction.cpp:200) [121]  (7.79 ns)

 <State 140>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_i_50', samplefunction.cpp:63->samplefunction.cpp:200) [121]  (7.79 ns)

 <State 141>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_i_50', samplefunction.cpp:63->samplefunction.cpp:200) [121]  (7.79 ns)

 <State 142>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_i_50', samplefunction.cpp:63->samplefunction.cpp:200) [121]  (7.79 ns)

 <State 143>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_29_i', samplefunction.cpp:63->samplefunction.cpp:200) [122]  (8.23 ns)

 <State 144>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_29_i', samplefunction.cpp:63->samplefunction.cpp:200) [122]  (8.23 ns)

 <State 145>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_29_i', samplefunction.cpp:63->samplefunction.cpp:200) [122]  (8.23 ns)

 <State 146>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_29_i', samplefunction.cpp:63->samplefunction.cpp:200) [122]  (8.23 ns)

 <State 147>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_29_i', samplefunction.cpp:63->samplefunction.cpp:200) [122]  (8.23 ns)

 <State 148>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('result[1]', samplefunction.cpp:63->samplefunction.cpp:200) [124]  (8.23 ns)

 <State 149>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('result[1]', samplefunction.cpp:63->samplefunction.cpp:200) [124]  (8.23 ns)

 <State 150>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('result[1]', samplefunction.cpp:63->samplefunction.cpp:200) [124]  (8.23 ns)

 <State 151>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('result[1]', samplefunction.cpp:63->samplefunction.cpp:200) [124]  (8.23 ns)

 <State 152>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('result[1]', samplefunction.cpp:63->samplefunction.cpp:200) [124]  (8.23 ns)

 <State 153>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_i3', samplefunction.cpp:63->samplefunction.cpp:205) [130]  (7.79 ns)

 <State 154>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_i3', samplefunction.cpp:63->samplefunction.cpp:205) [130]  (7.79 ns)

 <State 155>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_i3', samplefunction.cpp:63->samplefunction.cpp:205) [130]  (7.79 ns)

 <State 156>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_i3', samplefunction.cpp:63->samplefunction.cpp:205) [130]  (7.79 ns)

 <State 157>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_i3', samplefunction.cpp:63->samplefunction.cpp:205) [130]  (7.79 ns)

 <State 158>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_i3', samplefunction.cpp:63->samplefunction.cpp:205) [130]  (7.79 ns)

 <State 159>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_29_i1', samplefunction.cpp:63->samplefunction.cpp:205) [132]  (8.23 ns)

 <State 160>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_29_i1', samplefunction.cpp:63->samplefunction.cpp:205) [132]  (8.23 ns)

 <State 161>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_29_i1', samplefunction.cpp:63->samplefunction.cpp:205) [132]  (8.23 ns)

 <State 162>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_29_i1', samplefunction.cpp:63->samplefunction.cpp:205) [132]  (8.23 ns)

 <State 163>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_29_i1', samplefunction.cpp:63->samplefunction.cpp:205) [132]  (8.23 ns)

 <State 164>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('result[1]', samplefunction.cpp:63->samplefunction.cpp:205) [133]  (8.23 ns)

 <State 165>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('result[1]', samplefunction.cpp:63->samplefunction.cpp:205) [133]  (8.23 ns)

 <State 166>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('result[1]', samplefunction.cpp:63->samplefunction.cpp:205) [133]  (8.23 ns)

 <State 167>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('result[1]', samplefunction.cpp:63->samplefunction.cpp:205) [133]  (8.23 ns)

 <State 168>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('result[1]', samplefunction.cpp:63->samplefunction.cpp:205) [133]  (8.23 ns)

 <State 169>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('x', samplefunction.cpp:88->samplefunction.cpp:215) [140]  (6.5 ns)

 <State 170>: 6.82ns
The critical path consists of the following:
	'dcmp' operation ('tmp_47', samplefunction.cpp:100->samplefunction.cpp:215) [166]  (6.82 ns)

 <State 171>: 7.8ns
The critical path consists of the following:
	'dcmp' operation ('tmp_64', samplefunction.cpp:139->samplefunction.cpp:215) [189]  (6.82 ns)
	'and' operation ('tmp_65', samplefunction.cpp:139->samplefunction.cpp:215) [190]  (0 ns)
	'and' operation ('or_cond4_i_demorgan', samplefunction.cpp:148->samplefunction.cpp:215) [193]  (0 ns)
	'xor' operation ('or_cond4_i', samplefunction.cpp:148->samplefunction.cpp:215) [194]  (0 ns)
	'and' operation ('tmp3', samplefunction.cpp:129->samplefunction.cpp:215) [203]  (0 ns)
	'and' operation ('sel_tmp10_i', samplefunction.cpp:129->samplefunction.cpp:215) [204]  (0.978 ns)

 <State 172>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('vc', samplefunction.cpp:114->samplefunction.cpp:215) [185]  (8.23 ns)

 <State 173>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('vc', samplefunction.cpp:114->samplefunction.cpp:215) [185]  (8.23 ns)

 <State 174>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('vc', samplefunction.cpp:114->samplefunction.cpp:215) [185]  (8.23 ns)

 <State 175>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('vc', samplefunction.cpp:114->samplefunction.cpp:215) [185]  (8.23 ns)

 <State 176>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('vc', samplefunction.cpp:114->samplefunction.cpp:215) [185]  (8.23 ns)

 <State 177>: 3.13ns
The critical path consists of the following:
	'select' operation ('vc', samplefunction.cpp:100->samplefunction.cpp:215) [214]  (0 ns)
	'select' operation ('vc', samplefunction.cpp:109->samplefunction.cpp:215) [215]  (1.04 ns)
	'select' operation ('vc', samplefunction.cpp:129->samplefunction.cpp:215) [216]  (0 ns)
	'select' operation ('vc', samplefunction.cpp:100->samplefunction.cpp:215) [217]  (1.04 ns)
	'select' operation ('vc', samplefunction.cpp:109->samplefunction.cpp:215) [218]  (1.04 ns)

 <State 178>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_65_i', samplefunction.cpp:159->samplefunction.cpp:215) [225]  (8.62 ns)

 <State 179>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_65_i', samplefunction.cpp:159->samplefunction.cpp:215) [225]  (8.62 ns)

 <State 180>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_65_i', samplefunction.cpp:159->samplefunction.cpp:215) [225]  (8.62 ns)

 <State 181>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_65_i', samplefunction.cpp:159->samplefunction.cpp:215) [225]  (8.62 ns)

 <State 182>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_65_i', samplefunction.cpp:159->samplefunction.cpp:215) [225]  (8.62 ns)

 <State 183>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_65_i', samplefunction.cpp:159->samplefunction.cpp:215) [225]  (8.62 ns)

 <State 184>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_65_i', samplefunction.cpp:159->samplefunction.cpp:215) [225]  (8.62 ns)

 <State 185>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_65_i', samplefunction.cpp:159->samplefunction.cpp:215) [225]  (8.62 ns)

 <State 186>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_65_i', samplefunction.cpp:159->samplefunction.cpp:215) [225]  (8.62 ns)

 <State 187>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_65_i', samplefunction.cpp:159->samplefunction.cpp:215) [225]  (8.62 ns)

 <State 188>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_65_i', samplefunction.cpp:159->samplefunction.cpp:215) [225]  (8.62 ns)

 <State 189>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_65_i', samplefunction.cpp:159->samplefunction.cpp:215) [225]  (8.62 ns)

 <State 190>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_65_i', samplefunction.cpp:159->samplefunction.cpp:215) [225]  (8.62 ns)

 <State 191>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_65_i', samplefunction.cpp:159->samplefunction.cpp:215) [225]  (8.62 ns)

 <State 192>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_65_i', samplefunction.cpp:159->samplefunction.cpp:215) [225]  (8.62 ns)

 <State 193>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_65_i', samplefunction.cpp:159->samplefunction.cpp:215) [225]  (8.62 ns)

 <State 194>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_65_i', samplefunction.cpp:159->samplefunction.cpp:215) [225]  (8.62 ns)

 <State 195>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_65_i', samplefunction.cpp:159->samplefunction.cpp:215) [225]  (8.62 ns)

 <State 196>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_65_i', samplefunction.cpp:159->samplefunction.cpp:215) [225]  (8.62 ns)

 <State 197>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_65_i', samplefunction.cpp:159->samplefunction.cpp:215) [225]  (8.62 ns)

 <State 198>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_65_i', samplefunction.cpp:159->samplefunction.cpp:215) [225]  (8.62 ns)

 <State 199>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_65_i', samplefunction.cpp:159->samplefunction.cpp:215) [225]  (8.62 ns)

 <State 200>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_65_i', samplefunction.cpp:159->samplefunction.cpp:215) [225]  (8.62 ns)

 <State 201>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_65_i', samplefunction.cpp:159->samplefunction.cpp:215) [225]  (8.62 ns)

 <State 202>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_65_i', samplefunction.cpp:159->samplefunction.cpp:215) [225]  (8.62 ns)

 <State 203>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_65_i', samplefunction.cpp:159->samplefunction.cpp:215) [225]  (8.62 ns)

 <State 204>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_65_i', samplefunction.cpp:159->samplefunction.cpp:215) [225]  (8.62 ns)

 <State 205>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_65_i', samplefunction.cpp:159->samplefunction.cpp:215) [225]  (8.62 ns)

 <State 206>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_65_i', samplefunction.cpp:159->samplefunction.cpp:215) [225]  (8.62 ns)

 <State 207>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_65_i', samplefunction.cpp:159->samplefunction.cpp:215) [225]  (8.62 ns)

 <State 208>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_65_i', samplefunction.cpp:159->samplefunction.cpp:215) [225]  (8.62 ns)

 <State 209>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_68_i', samplefunction.cpp:160->samplefunction.cpp:215) [229]  (8.23 ns)

 <State 210>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_68_i', samplefunction.cpp:160->samplefunction.cpp:215) [229]  (8.23 ns)

 <State 211>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_68_i', samplefunction.cpp:160->samplefunction.cpp:215) [229]  (8.23 ns)

 <State 212>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_68_i', samplefunction.cpp:160->samplefunction.cpp:215) [229]  (8.23 ns)

 <State 213>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_68_i', samplefunction.cpp:160->samplefunction.cpp:215) [229]  (8.23 ns)

 <State 214>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_66_i', samplefunction.cpp:159->samplefunction.cpp:215) [226]  (8.23 ns)

 <State 215>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_66_i', samplefunction.cpp:159->samplefunction.cpp:215) [226]  (8.23 ns)

 <State 216>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_66_i', samplefunction.cpp:159->samplefunction.cpp:215) [226]  (8.23 ns)

 <State 217>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_66_i', samplefunction.cpp:159->samplefunction.cpp:215) [226]  (8.23 ns)

 <State 218>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_66_i', samplefunction.cpp:159->samplefunction.cpp:215) [226]  (8.23 ns)

 <State 219>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('u', samplefunction.cpp:159->samplefunction.cpp:215) [227]  (7.79 ns)

 <State 220>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('y', samplefunction.cpp:162->samplefunction.cpp:215) [231]  (8.23 ns)

 <State 221>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('y', samplefunction.cpp:162->samplefunction.cpp:215) [231]  (8.23 ns)

 <State 222>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('y', samplefunction.cpp:162->samplefunction.cpp:215) [231]  (8.23 ns)

 <State 223>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('y', samplefunction.cpp:162->samplefunction.cpp:215) [231]  (8.23 ns)

 <State 224>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('y', samplefunction.cpp:162->samplefunction.cpp:215) [231]  (8.23 ns)

 <State 225>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_61_i_i', samplefunction.cpp:77->samplefunction.cpp:162->samplefunction.cpp:215) [239]  (7.79 ns)

 <State 226>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_61_i_i', samplefunction.cpp:77->samplefunction.cpp:162->samplefunction.cpp:215) [239]  (7.79 ns)

 <State 227>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_61_i_i', samplefunction.cpp:77->samplefunction.cpp:162->samplefunction.cpp:215) [239]  (7.79 ns)

 <State 228>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_61_i_i', samplefunction.cpp:77->samplefunction.cpp:162->samplefunction.cpp:215) [239]  (7.79 ns)

 <State 229>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_61_i_i', samplefunction.cpp:77->samplefunction.cpp:162->samplefunction.cpp:215) [239]  (7.79 ns)

 <State 230>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_64_i_i', samplefunction.cpp:77->samplefunction.cpp:162->samplefunction.cpp:215) [241]  (7.79 ns)

 <State 231>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_65_i_i', samplefunction.cpp:77->samplefunction.cpp:162->samplefunction.cpp:215) [242]  (8.23 ns)

 <State 232>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_65_i_i', samplefunction.cpp:77->samplefunction.cpp:162->samplefunction.cpp:215) [242]  (8.23 ns)

 <State 233>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_65_i_i', samplefunction.cpp:77->samplefunction.cpp:162->samplefunction.cpp:215) [242]  (8.23 ns)

 <State 234>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_65_i_i', samplefunction.cpp:77->samplefunction.cpp:162->samplefunction.cpp:215) [242]  (8.23 ns)

 <State 235>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_65_i_i', samplefunction.cpp:77->samplefunction.cpp:162->samplefunction.cpp:215) [242]  (8.23 ns)

 <State 236>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('n', samplefunction.cpp:77->samplefunction.cpp:162->samplefunction.cpp:215) [243]  (8.23 ns)

 <State 237>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('n', samplefunction.cpp:77->samplefunction.cpp:162->samplefunction.cpp:215) [243]  (8.23 ns)

 <State 238>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('n', samplefunction.cpp:77->samplefunction.cpp:162->samplefunction.cpp:215) [243]  (8.23 ns)

 <State 239>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('n', samplefunction.cpp:77->samplefunction.cpp:162->samplefunction.cpp:215) [243]  (8.23 ns)

 <State 240>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('n', samplefunction.cpp:77->samplefunction.cpp:162->samplefunction.cpp:215) [243]  (8.23 ns)

 <State 241>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('n') with incoming values : ('n', samplefunction.cpp:77->samplefunction.cpp:162->samplefunction.cpp:215) ('i', samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211) ('i', samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211) [293]  (1.77 ns)

 <State 242>: 8.59ns
The critical path consists of the following:
	'dcmp' operation ('tmp_31', samplefunction.cpp:48->samplefunction.cpp:211) [252]  (6.82 ns)
	multiplexor before 'phi' operation ('the_0_in_i', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/atan2double.cpp:6->samplefunction.cpp:49->samplefunction.cpp:211) with incoming values : ('tmp_i_i4', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/atan2double.cpp:6->samplefunction.cpp:49->samplefunction.cpp:211) [260]  (1.77 ns)

 <State 243>: 7.8ns
The critical path consists of the following:
	'call' operation ('tmp_i_i4', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/atan2double.cpp:6->samplefunction.cpp:49->samplefunction.cpp:211) to 'atan2_cordic<double>' [257]  (7.8 ns)

 <State 244>: 5.06ns
The critical path consists of the following:
	'call' operation ('tmp_i_i4', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/atan2double.cpp:6->samplefunction.cpp:49->samplefunction.cpp:211) to 'atan2_cordic<double>' [257]  (5.06 ns)

 <State 245>: 7.8ns
The critical path consists of the following:
	'phi' operation ('the_0_in_i', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/atan2double.cpp:6->samplefunction.cpp:49->samplefunction.cpp:211) with incoming values : ('tmp_i_i4', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/atan2double.cpp:6->samplefunction.cpp:49->samplefunction.cpp:211) [260]  (0 ns)
	'dcmp' operation ('tmp_73', samplefunction.cpp:30->samplefunction.cpp:56->samplefunction.cpp:211) [268]  (6.82 ns)
	'and' operation ('tmp_74', samplefunction.cpp:30->samplefunction.cpp:56->samplefunction.cpp:211) [269]  (0.978 ns)

 <State 246>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_4_i_i', samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211) [273]  (8.23 ns)

 <State 247>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_4_i_i', samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211) [273]  (8.23 ns)

 <State 248>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_4_i_i', samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211) [273]  (8.23 ns)

 <State 249>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_4_i_i', samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211) [273]  (8.23 ns)

 <State 250>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_4_i_i', samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211) [273]  (8.23 ns)

 <State 251>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5_i_i', samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211) [274]  (8.62 ns)

 <State 252>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5_i_i', samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211) [274]  (8.62 ns)

 <State 253>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5_i_i', samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211) [274]  (8.62 ns)

 <State 254>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5_i_i', samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211) [274]  (8.62 ns)

 <State 255>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5_i_i', samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211) [274]  (8.62 ns)

 <State 256>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5_i_i', samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211) [274]  (8.62 ns)

 <State 257>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5_i_i', samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211) [274]  (8.62 ns)

 <State 258>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5_i_i', samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211) [274]  (8.62 ns)

 <State 259>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5_i_i', samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211) [274]  (8.62 ns)

 <State 260>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5_i_i', samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211) [274]  (8.62 ns)

 <State 261>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5_i_i', samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211) [274]  (8.62 ns)

 <State 262>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5_i_i', samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211) [274]  (8.62 ns)

 <State 263>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5_i_i', samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211) [274]  (8.62 ns)

 <State 264>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5_i_i', samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211) [274]  (8.62 ns)

 <State 265>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5_i_i', samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211) [274]  (8.62 ns)

 <State 266>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5_i_i', samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211) [274]  (8.62 ns)

 <State 267>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5_i_i', samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211) [274]  (8.62 ns)

 <State 268>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5_i_i', samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211) [274]  (8.62 ns)

 <State 269>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5_i_i', samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211) [274]  (8.62 ns)

 <State 270>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5_i_i', samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211) [274]  (8.62 ns)

 <State 271>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5_i_i', samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211) [274]  (8.62 ns)

 <State 272>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5_i_i', samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211) [274]  (8.62 ns)

 <State 273>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5_i_i', samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211) [274]  (8.62 ns)

 <State 274>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5_i_i', samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211) [274]  (8.62 ns)

 <State 275>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5_i_i', samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211) [274]  (8.62 ns)

 <State 276>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5_i_i', samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211) [274]  (8.62 ns)

 <State 277>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5_i_i', samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211) [274]  (8.62 ns)

 <State 278>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5_i_i', samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211) [274]  (8.62 ns)

 <State 279>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5_i_i', samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211) [274]  (8.62 ns)

 <State 280>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5_i_i', samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211) [274]  (8.62 ns)

 <State 281>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5_i_i', samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211) [274]  (8.62 ns)

 <State 282>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_6_i_i', samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211) [275]  (8.62 ns)

 <State 283>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_6_i_i', samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211) [275]  (8.62 ns)

 <State 284>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_6_i_i', samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211) [275]  (8.62 ns)

 <State 285>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_6_i_i', samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211) [275]  (8.62 ns)

 <State 286>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_6_i_i', samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211) [275]  (8.62 ns)

 <State 287>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_6_i_i', samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211) [275]  (8.62 ns)

 <State 288>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_6_i_i', samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211) [275]  (8.62 ns)

 <State 289>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_6_i_i', samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211) [275]  (8.62 ns)

 <State 290>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_6_i_i', samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211) [275]  (8.62 ns)

 <State 291>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_6_i_i', samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211) [275]  (8.62 ns)

 <State 292>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_6_i_i', samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211) [275]  (8.62 ns)

 <State 293>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_6_i_i', samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211) [275]  (8.62 ns)

 <State 294>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_6_i_i', samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211) [275]  (8.62 ns)

 <State 295>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_6_i_i', samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211) [275]  (8.62 ns)

 <State 296>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_6_i_i', samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211) [275]  (8.62 ns)

 <State 297>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_6_i_i', samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211) [275]  (8.62 ns)

 <State 298>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_6_i_i', samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211) [275]  (8.62 ns)

 <State 299>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_6_i_i', samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211) [275]  (8.62 ns)

 <State 300>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_6_i_i', samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211) [275]  (8.62 ns)

 <State 301>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_6_i_i', samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211) [275]  (8.62 ns)

 <State 302>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_6_i_i', samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211) [275]  (8.62 ns)

 <State 303>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_6_i_i', samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211) [275]  (8.62 ns)

 <State 304>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_6_i_i', samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211) [275]  (8.62 ns)

 <State 305>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_6_i_i', samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211) [275]  (8.62 ns)

 <State 306>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_6_i_i', samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211) [275]  (8.62 ns)

 <State 307>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_6_i_i', samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211) [275]  (8.62 ns)

 <State 308>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_6_i_i', samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211) [275]  (8.62 ns)

 <State 309>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_6_i_i', samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211) [275]  (8.62 ns)

 <State 310>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_6_i_i', samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211) [275]  (8.62 ns)

 <State 311>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_6_i_i', samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211) [275]  (8.62 ns)

 <State 312>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_6_i_i', samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211) [275]  (8.62 ns)

 <State 313>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('i', samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211) [277]  (7.79 ns)

 <State 314>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('i', samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211) [277]  (7.79 ns)

 <State 315>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('i', samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211) [277]  (7.79 ns)

 <State 316>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('i', samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211) [277]  (7.79 ns)

 <State 317>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('i', samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211) [277]  (7.79 ns)

 <State 318>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('i', samplefunction.cpp:34->samplefunction.cpp:56->samplefunction.cpp:211) [277]  (7.79 ns)

 <State 319>: 6.28ns
The critical path consists of the following:
	'load' operation ('h_load', samplefunction.cpp:37->samplefunction.cpp:56->samplefunction.cpp:211) on static variable 'h' [288]  (0 ns)
	'sitodp' operation ('tmp_9_i_i', samplefunction.cpp:37->samplefunction.cpp:56->samplefunction.cpp:211) [289]  (6.28 ns)

 <State 320>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_i_i_51', samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211) [280]  (8.23 ns)

 <State 321>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_i_i_51', samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211) [280]  (8.23 ns)

 <State 322>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_i_i_51', samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211) [280]  (8.23 ns)

 <State 323>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_i_i_51', samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211) [280]  (8.23 ns)

 <State 324>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_i_i_51', samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211) [280]  (8.23 ns)

 <State 325>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i3_i', samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211) [281]  (8.62 ns)

 <State 326>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i3_i', samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211) [281]  (8.62 ns)

 <State 327>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i3_i', samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211) [281]  (8.62 ns)

 <State 328>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i3_i', samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211) [281]  (8.62 ns)

 <State 329>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i3_i', samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211) [281]  (8.62 ns)

 <State 330>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i3_i', samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211) [281]  (8.62 ns)

 <State 331>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i3_i', samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211) [281]  (8.62 ns)

 <State 332>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i3_i', samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211) [281]  (8.62 ns)

 <State 333>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i3_i', samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211) [281]  (8.62 ns)

 <State 334>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i3_i', samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211) [281]  (8.62 ns)

 <State 335>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i3_i', samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211) [281]  (8.62 ns)

 <State 336>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i3_i', samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211) [281]  (8.62 ns)

 <State 337>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i3_i', samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211) [281]  (8.62 ns)

 <State 338>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i3_i', samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211) [281]  (8.62 ns)

 <State 339>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i3_i', samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211) [281]  (8.62 ns)

 <State 340>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i3_i', samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211) [281]  (8.62 ns)

 <State 341>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i3_i', samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211) [281]  (8.62 ns)

 <State 342>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i3_i', samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211) [281]  (8.62 ns)

 <State 343>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i3_i', samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211) [281]  (8.62 ns)

 <State 344>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i3_i', samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211) [281]  (8.62 ns)

 <State 345>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i3_i', samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211) [281]  (8.62 ns)

 <State 346>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i3_i', samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211) [281]  (8.62 ns)

 <State 347>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i3_i', samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211) [281]  (8.62 ns)

 <State 348>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i3_i', samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211) [281]  (8.62 ns)

 <State 349>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i3_i', samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211) [281]  (8.62 ns)

 <State 350>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i3_i', samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211) [281]  (8.62 ns)

 <State 351>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i3_i', samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211) [281]  (8.62 ns)

 <State 352>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i3_i', samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211) [281]  (8.62 ns)

 <State 353>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i3_i', samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211) [281]  (8.62 ns)

 <State 354>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i3_i', samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211) [281]  (8.62 ns)

 <State 355>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i3_i', samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211) [281]  (8.62 ns)

 <State 356>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_2_i4_i', samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211) [282]  (8.62 ns)

 <State 357>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_2_i4_i', samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211) [282]  (8.62 ns)

 <State 358>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_2_i4_i', samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211) [282]  (8.62 ns)

 <State 359>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_2_i4_i', samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211) [282]  (8.62 ns)

 <State 360>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_2_i4_i', samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211) [282]  (8.62 ns)

 <State 361>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_2_i4_i', samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211) [282]  (8.62 ns)

 <State 362>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_2_i4_i', samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211) [282]  (8.62 ns)

 <State 363>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_2_i4_i', samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211) [282]  (8.62 ns)

 <State 364>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_2_i4_i', samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211) [282]  (8.62 ns)

 <State 365>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_2_i4_i', samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211) [282]  (8.62 ns)

 <State 366>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_2_i4_i', samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211) [282]  (8.62 ns)

 <State 367>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_2_i4_i', samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211) [282]  (8.62 ns)

 <State 368>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_2_i4_i', samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211) [282]  (8.62 ns)

 <State 369>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_2_i4_i', samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211) [282]  (8.62 ns)

 <State 370>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_2_i4_i', samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211) [282]  (8.62 ns)

 <State 371>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_2_i4_i', samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211) [282]  (8.62 ns)

 <State 372>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_2_i4_i', samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211) [282]  (8.62 ns)

 <State 373>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_2_i4_i', samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211) [282]  (8.62 ns)

 <State 374>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_2_i4_i', samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211) [282]  (8.62 ns)

 <State 375>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_2_i4_i', samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211) [282]  (8.62 ns)

 <State 376>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_2_i4_i', samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211) [282]  (8.62 ns)

 <State 377>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_2_i4_i', samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211) [282]  (8.62 ns)

 <State 378>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_2_i4_i', samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211) [282]  (8.62 ns)

 <State 379>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_2_i4_i', samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211) [282]  (8.62 ns)

 <State 380>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_2_i4_i', samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211) [282]  (8.62 ns)

 <State 381>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_2_i4_i', samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211) [282]  (8.62 ns)

 <State 382>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_2_i4_i', samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211) [282]  (8.62 ns)

 <State 383>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_2_i4_i', samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211) [282]  (8.62 ns)

 <State 384>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_2_i4_i', samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211) [282]  (8.62 ns)

 <State 385>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_2_i4_i', samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211) [282]  (8.62 ns)

 <State 386>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_2_i4_i', samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211) [282]  (8.62 ns)

 <State 387>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('i', samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211) [284]  (7.79 ns)

 <State 388>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('i', samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211) [284]  (7.79 ns)

 <State 389>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('i', samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211) [284]  (7.79 ns)

 <State 390>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('i', samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211) [284]  (7.79 ns)

 <State 391>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('i', samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211) [284]  (7.79 ns)

 <State 392>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('i', samplefunction.cpp:31->samplefunction.cpp:56->samplefunction.cpp:211) [284]  (7.79 ns)

 <State 393>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp_9_i_i', samplefunction.cpp:37->samplefunction.cpp:56->samplefunction.cpp:211) [289]  (6.28 ns)

 <State 394>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp_9_i_i', samplefunction.cpp:37->samplefunction.cpp:56->samplefunction.cpp:211) [289]  (6.28 ns)

 <State 395>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp_9_i_i', samplefunction.cpp:37->samplefunction.cpp:56->samplefunction.cpp:211) [289]  (6.28 ns)

 <State 396>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp_9_i_i', samplefunction.cpp:37->samplefunction.cpp:56->samplefunction.cpp:211) [289]  (6.28 ns)

 <State 397>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp_9_i_i', samplefunction.cpp:37->samplefunction.cpp:56->samplefunction.cpp:211) [289]  (6.28 ns)

 <State 398>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('j', samplefunction.cpp:37->samplefunction.cpp:56->samplefunction.cpp:211) [290]  (7.79 ns)

 <State 399>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('j', samplefunction.cpp:37->samplefunction.cpp:56->samplefunction.cpp:211) [290]  (7.79 ns)

 <State 400>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('j', samplefunction.cpp:37->samplefunction.cpp:56->samplefunction.cpp:211) [290]  (7.79 ns)

 <State 401>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('j', samplefunction.cpp:37->samplefunction.cpp:56->samplefunction.cpp:211) [290]  (7.79 ns)

 <State 402>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('j', samplefunction.cpp:37->samplefunction.cpp:56->samplefunction.cpp:211) [290]  (7.79 ns)

 <State 403>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('j', samplefunction.cpp:37->samplefunction.cpp:56->samplefunction.cpp:211) [290]  (7.79 ns)

 <State 404>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('j', samplefunction.cpp:193) [307]  (8.23 ns)

 <State 405>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('j', samplefunction.cpp:193) [307]  (8.23 ns)

 <State 406>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('j', samplefunction.cpp:193) [307]  (8.23 ns)

 <State 407>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('j', samplefunction.cpp:193) [307]  (8.23 ns)

 <State 408>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('j', samplefunction.cpp:193) [307]  (8.23 ns)

 <State 409>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('i', samplefunction.cpp:191) [311]  (8.23 ns)

 <State 410>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('i', samplefunction.cpp:191) [311]  (8.23 ns)

 <State 411>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('i', samplefunction.cpp:191) [311]  (8.23 ns)

 <State 412>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('i', samplefunction.cpp:191) [311]  (8.23 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326
	State 327
	State 328
	State 329
	State 330
	State 331
	State 332
	State 333
	State 334
	State 335
	State 336
	State 337
	State 338
	State 339
	State 340
	State 341
	State 342
	State 343
	State 344
	State 345
	State 346
	State 347
	State 348
	State 349
	State 350
	State 351
	State 352
	State 353
	State 354
	State 355
	State 356
	State 357
	State 358
	State 359
	State 360
	State 361
	State 362
	State 363
	State 364
	State 365
	State 366
	State 367
	State 368
	State 369
	State 370
	State 371
	State 372
	State 373
	State 374
	State 375
	State 376
	State 377
	State 378
	State 379
	State 380
	State 381
	State 382
	State 383
	State 384
	State 385
	State 386
	State 387
	State 388
	State 389
	State 390
	State 391
	State 392
	State 393
	State 394
	State 395
	State 396
	State 397
	State 398
	State 399
	State 400
	State 401
	State 402
	State 403
	State 404
	State 405
	State 406
	State 407
	State 408
	State 409
	State 410
	State 411
	State 412


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
