-- generated by newgenasym Tue Mar 01 18:32:52 2011

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity tlk100php is
    port (    
	CLK25OUT:  INOUT  STD_LOGIC;    
	JTAG_TCK:  INOUT  STD_LOGIC;    
	JTAG_TDI:  INOUT  STD_LOGIC;    
	JTAG_TDO:  INOUT  STD_LOGIC;    
	JTAG_TMS:  INOUT  STD_LOGIC;    
	JTAG_TRSTN: INOUT  STD_LOGIC;    
	\led_act/an_en\: INOUT  STD_LOGIC;    
	\led_link/an_0\: INOUT  STD_LOGIC;    
	\led_speed/an_1\: INOUT  STD_LOGIC;    
	MDC:       INOUT  STD_LOGIC;    
	MDIO:      INOUT  STD_LOGIC;    
	\mii_col/phyad0\: INOUT  STD_LOGIC;    
	\mii_crs/led_cfg\: INOUT  STD_LOGIC;    
	MII_RX_CLK: INOUT  STD_LOGIC;    
	MII_RX_DV: INOUT  STD_LOGIC;    
	\mii_rx_err/mdix_en\: INOUT  STD_LOGIC;    
	\mii_rxd_0/phyad1\: INOUT  STD_LOGIC;    
	\mii_rxd_1/phyad2\: INOUT  STD_LOGIC;    
	\mii_rxd_2/phyad3\: INOUT  STD_LOGIC;    
	\mii_rxd_3/phyad4\: INOUT  STD_LOGIC;    
	MII_TX_CLK: INOUT  STD_LOGIC;    
	MII_TX_EN: INOUT  STD_LOGIC;    
	MII_TXD_0: INOUT  STD_LOGIC;    
	MII_TXD_1: INOUT  STD_LOGIC;    
	MII_TXD_2: INOUT  STD_LOGIC;    
	MII_TXD_3: INOUT  STD_LOGIC;    
	PAD:       INOUT  STD_LOGIC;    
	\pwrdnn/int\: INOUT  STD_LOGIC;    
	RBIAS:     INOUT  STD_LOGIC;    
	\rd+\:     INOUT  STD_LOGIC;    
	\rd-\:     INOUT  STD_LOGIC;    
	RESETN:    INOUT  STD_LOGIC;    
	\td+\:     INOUT  STD_LOGIC;    
	\td-\:     INOUT  STD_LOGIC;    
	V18_PFBIN1: INOUT  STD_LOGIC;    
	V18_PFBIN2: INOUT  STD_LOGIC;    
	V18_PFBOUT: INOUT  STD_LOGIC;    
	VA11_PFBIN1: INOUT  STD_LOGIC;    
	VA11_PFBIN2: INOUT  STD_LOGIC;    
	VA11_PFBOUT: INOUT  STD_LOGIC;    
	VDD11:     INOUT  STD_LOGIC;    
	VDD33_IO:  INOUT  STD_LOGIC_VECTOR (2 DOWNTO 1);    
	VDD33_V18: INOUT  STD_LOGIC;    
	VDD33_VA11: INOUT  STD_LOGIC;    
	VDD33_VD11: INOUT  STD_LOGIC;    
	VSS:       INOUT  STD_LOGIC;    
	XI:        INOUT  STD_LOGIC;    
	XO:        INOUT  STD_LOGIC);
end tlk100php;
