#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1704cc0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x16d1320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x16d9820 .functor NOT 1, L_0x172f350, C4<0>, C4<0>, C4<0>;
L_0x172eb80 .functor XOR 2, L_0x172f040, L_0x172f100, C4<00>, C4<00>;
L_0x172f240 .functor XOR 2, L_0x172eb80, L_0x172f1a0, C4<00>, C4<00>;
v0x172bda0_0 .net *"_ivl_10", 1 0, L_0x172f1a0;  1 drivers
v0x172bea0_0 .net *"_ivl_12", 1 0, L_0x172f240;  1 drivers
v0x172bf80_0 .net *"_ivl_2", 1 0, L_0x172ef80;  1 drivers
v0x172c040_0 .net *"_ivl_4", 1 0, L_0x172f040;  1 drivers
v0x172c120_0 .net *"_ivl_6", 1 0, L_0x172f100;  1 drivers
v0x172c250_0 .net *"_ivl_8", 1 0, L_0x172eb80;  1 drivers
v0x172c330_0 .net "a", 0 0, v0x1729f80_0;  1 drivers
v0x172c3d0_0 .net "b", 0 0, v0x172a020_0;  1 drivers
v0x172c470_0 .net "c", 0 0, v0x172a0c0_0;  1 drivers
v0x172c510_0 .var "clk", 0 0;
v0x172c5b0_0 .net "d", 0 0, v0x172a200_0;  1 drivers
v0x172c650_0 .net "out_pos_dut", 0 0, L_0x172edf0;  1 drivers
v0x172c6f0_0 .net "out_pos_ref", 0 0, L_0x172dd30;  1 drivers
v0x172c790_0 .net "out_sop_dut", 0 0, L_0x172e6f0;  1 drivers
v0x172c830_0 .net "out_sop_ref", 0 0, L_0x17061d0;  1 drivers
v0x172c8d0_0 .var/2u "stats1", 223 0;
v0x172c970_0 .var/2u "strobe", 0 0;
v0x172cb20_0 .net "tb_match", 0 0, L_0x172f350;  1 drivers
v0x172cbf0_0 .net "tb_mismatch", 0 0, L_0x16d9820;  1 drivers
v0x172cc90_0 .net "wavedrom_enable", 0 0, v0x172a4d0_0;  1 drivers
v0x172cd60_0 .net "wavedrom_title", 511 0, v0x172a570_0;  1 drivers
L_0x172ef80 .concat [ 1 1 0 0], L_0x172dd30, L_0x17061d0;
L_0x172f040 .concat [ 1 1 0 0], L_0x172dd30, L_0x17061d0;
L_0x172f100 .concat [ 1 1 0 0], L_0x172edf0, L_0x172e6f0;
L_0x172f1a0 .concat [ 1 1 0 0], L_0x172dd30, L_0x17061d0;
L_0x172f350 .cmp/eeq 2, L_0x172ef80, L_0x172f240;
S_0x16d6550 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x16d1320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x16d9c00 .functor AND 1, v0x172a0c0_0, v0x172a200_0, C4<1>, C4<1>;
L_0x16d9fe0 .functor NOT 1, v0x1729f80_0, C4<0>, C4<0>, C4<0>;
L_0x16da3c0 .functor NOT 1, v0x172a020_0, C4<0>, C4<0>, C4<0>;
L_0x16da640 .functor AND 1, L_0x16d9fe0, L_0x16da3c0, C4<1>, C4<1>;
L_0x16f2100 .functor AND 1, L_0x16da640, v0x172a0c0_0, C4<1>, C4<1>;
L_0x17061d0 .functor OR 1, L_0x16d9c00, L_0x16f2100, C4<0>, C4<0>;
L_0x172d1b0 .functor NOT 1, v0x172a020_0, C4<0>, C4<0>, C4<0>;
L_0x172d220 .functor OR 1, L_0x172d1b0, v0x172a200_0, C4<0>, C4<0>;
L_0x172d330 .functor AND 1, v0x172a0c0_0, L_0x172d220, C4<1>, C4<1>;
L_0x172d3f0 .functor NOT 1, v0x1729f80_0, C4<0>, C4<0>, C4<0>;
L_0x172d4c0 .functor OR 1, L_0x172d3f0, v0x172a020_0, C4<0>, C4<0>;
L_0x172d530 .functor AND 1, L_0x172d330, L_0x172d4c0, C4<1>, C4<1>;
L_0x172d6b0 .functor NOT 1, v0x172a020_0, C4<0>, C4<0>, C4<0>;
L_0x172d720 .functor OR 1, L_0x172d6b0, v0x172a200_0, C4<0>, C4<0>;
L_0x172d640 .functor AND 1, v0x172a0c0_0, L_0x172d720, C4<1>, C4<1>;
L_0x172d8b0 .functor NOT 1, v0x1729f80_0, C4<0>, C4<0>, C4<0>;
L_0x172d9b0 .functor OR 1, L_0x172d8b0, v0x172a200_0, C4<0>, C4<0>;
L_0x172da70 .functor AND 1, L_0x172d640, L_0x172d9b0, C4<1>, C4<1>;
L_0x172dc20 .functor XNOR 1, L_0x172d530, L_0x172da70, C4<0>, C4<0>;
v0x16d9150_0 .net *"_ivl_0", 0 0, L_0x16d9c00;  1 drivers
v0x16d9550_0 .net *"_ivl_12", 0 0, L_0x172d1b0;  1 drivers
v0x16d9930_0 .net *"_ivl_14", 0 0, L_0x172d220;  1 drivers
v0x16d9d10_0 .net *"_ivl_16", 0 0, L_0x172d330;  1 drivers
v0x16da0f0_0 .net *"_ivl_18", 0 0, L_0x172d3f0;  1 drivers
v0x16da4d0_0 .net *"_ivl_2", 0 0, L_0x16d9fe0;  1 drivers
v0x16da750_0 .net *"_ivl_20", 0 0, L_0x172d4c0;  1 drivers
v0x17284f0_0 .net *"_ivl_24", 0 0, L_0x172d6b0;  1 drivers
v0x17285d0_0 .net *"_ivl_26", 0 0, L_0x172d720;  1 drivers
v0x17286b0_0 .net *"_ivl_28", 0 0, L_0x172d640;  1 drivers
v0x1728790_0 .net *"_ivl_30", 0 0, L_0x172d8b0;  1 drivers
v0x1728870_0 .net *"_ivl_32", 0 0, L_0x172d9b0;  1 drivers
v0x1728950_0 .net *"_ivl_36", 0 0, L_0x172dc20;  1 drivers
L_0x7f6534bc0018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1728a10_0 .net *"_ivl_38", 0 0, L_0x7f6534bc0018;  1 drivers
v0x1728af0_0 .net *"_ivl_4", 0 0, L_0x16da3c0;  1 drivers
v0x1728bd0_0 .net *"_ivl_6", 0 0, L_0x16da640;  1 drivers
v0x1728cb0_0 .net *"_ivl_8", 0 0, L_0x16f2100;  1 drivers
v0x1728d90_0 .net "a", 0 0, v0x1729f80_0;  alias, 1 drivers
v0x1728e50_0 .net "b", 0 0, v0x172a020_0;  alias, 1 drivers
v0x1728f10_0 .net "c", 0 0, v0x172a0c0_0;  alias, 1 drivers
v0x1728fd0_0 .net "d", 0 0, v0x172a200_0;  alias, 1 drivers
v0x1729090_0 .net "out_pos", 0 0, L_0x172dd30;  alias, 1 drivers
v0x1729150_0 .net "out_sop", 0 0, L_0x17061d0;  alias, 1 drivers
v0x1729210_0 .net "pos0", 0 0, L_0x172d530;  1 drivers
v0x17292d0_0 .net "pos1", 0 0, L_0x172da70;  1 drivers
L_0x172dd30 .functor MUXZ 1, L_0x7f6534bc0018, L_0x172d530, L_0x172dc20, C4<>;
S_0x1729450 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x16d1320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1729f80_0 .var "a", 0 0;
v0x172a020_0 .var "b", 0 0;
v0x172a0c0_0 .var "c", 0 0;
v0x172a160_0 .net "clk", 0 0, v0x172c510_0;  1 drivers
v0x172a200_0 .var "d", 0 0;
v0x172a2f0_0 .var/2u "fail", 0 0;
v0x172a390_0 .var/2u "fail1", 0 0;
v0x172a430_0 .net "tb_match", 0 0, L_0x172f350;  alias, 1 drivers
v0x172a4d0_0 .var "wavedrom_enable", 0 0;
v0x172a570_0 .var "wavedrom_title", 511 0;
E_0x16e5aa0/0 .event negedge, v0x172a160_0;
E_0x16e5aa0/1 .event posedge, v0x172a160_0;
E_0x16e5aa0 .event/or E_0x16e5aa0/0, E_0x16e5aa0/1;
S_0x1729780 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1729450;
 .timescale -12 -12;
v0x17299c0_0 .var/2s "i", 31 0;
E_0x16e5940 .event posedge, v0x172a160_0;
S_0x1729ac0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1729450;
 .timescale -12 -12;
v0x1729cc0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1729da0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1729450;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x172a750 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x16d1320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x172dee0 .functor AND 1, v0x172a0c0_0, v0x172a200_0, C4<1>, C4<1>;
L_0x172e190 .functor NOT 1, v0x1729f80_0, C4<0>, C4<0>, C4<0>;
L_0x172e220 .functor NOT 1, v0x172a020_0, C4<0>, C4<0>, C4<0>;
L_0x172e3a0 .functor AND 1, L_0x172e190, L_0x172e220, C4<1>, C4<1>;
L_0x172e4e0 .functor AND 1, L_0x172e3a0, v0x172a0c0_0, C4<1>, C4<1>;
L_0x172e5a0 .functor OR 1, L_0x172dee0, L_0x172e4e0, C4<0>, C4<0>;
L_0x172e6f0 .functor BUFZ 1, L_0x172e5a0, C4<0>, C4<0>, C4<0>;
L_0x172e800 .functor OR 1, L_0x172e190, v0x172a020_0, C4<0>, C4<0>;
L_0x172e8c0 .functor OR 1, v0x172a0c0_0, L_0x172e800, C4<0>, C4<0>;
L_0x172e980 .functor AND 1, L_0x172e8c0, v0x172a200_0, C4<1>, C4<1>;
L_0x172eaa0 .functor AND 1, L_0x172e190, v0x172a200_0, C4<1>, C4<1>;
L_0x172eb10 .functor BUFZ 1, L_0x172e980, C4<0>, C4<0>, C4<0>;
L_0x172ebf0 .functor BUFZ 1, L_0x172eaa0, C4<0>, C4<0>, C4<0>;
L_0x172ec60 .functor XNOR 1, L_0x172eb10, L_0x172ebf0, C4<0>, C4<0>;
v0x172a910_0 .net *"_ivl_26", 0 0, L_0x172ec60;  1 drivers
L_0x7f6534bc0060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x172a9d0_0 .net *"_ivl_28", 0 0, L_0x7f6534bc0060;  1 drivers
v0x172aab0_0 .net *"_ivl_6", 0 0, L_0x172e3a0;  1 drivers
v0x172aba0_0 .net "a", 0 0, v0x1729f80_0;  alias, 1 drivers
v0x172ac90_0 .net "and1", 0 0, L_0x172dee0;  1 drivers
v0x172ada0_0 .net "and2", 0 0, L_0x172e4e0;  1 drivers
v0x172ae60_0 .net "and3", 0 0, L_0x172e980;  1 drivers
v0x172af20_0 .net "and4", 0 0, L_0x172eaa0;  1 drivers
v0x172afe0_0 .net "b", 0 0, v0x172a020_0;  alias, 1 drivers
v0x172b110_0 .net "c", 0 0, v0x172a0c0_0;  alias, 1 drivers
v0x172b200_0 .net "d", 0 0, v0x172a200_0;  alias, 1 drivers
v0x172b2f0_0 .net "not1", 0 0, L_0x172e190;  1 drivers
v0x172b3b0_0 .net "not2", 0 0, L_0x172e220;  1 drivers
v0x172b470_0 .net "or1", 0 0, L_0x172e5a0;  1 drivers
v0x172b530_0 .net "or2", 0 0, L_0x172e800;  1 drivers
v0x172b5f0_0 .net "or3", 0 0, L_0x172e8c0;  1 drivers
v0x172b6b0_0 .net "out_pos", 0 0, L_0x172edf0;  alias, 1 drivers
v0x172b880_0 .net "out_sop", 0 0, L_0x172e6f0;  alias, 1 drivers
v0x172b940_0 .net "pos0", 0 0, L_0x172eb10;  1 drivers
v0x172ba00_0 .net "pos1", 0 0, L_0x172ebf0;  1 drivers
L_0x172edf0 .functor MUXZ 1, L_0x7f6534bc0060, L_0x172eb10, L_0x172ec60, C4<>;
S_0x172bb80 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x16d1320;
 .timescale -12 -12;
E_0x16cd9f0 .event anyedge, v0x172c970_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x172c970_0;
    %nor/r;
    %assign/vec4 v0x172c970_0, 0;
    %wait E_0x16cd9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1729450;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172a2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172a390_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1729450;
T_4 ;
    %wait E_0x16e5aa0;
    %load/vec4 v0x172a430_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x172a2f0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1729450;
T_5 ;
    %wait E_0x16e5940;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x172a200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x172a0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x172a020_0, 0;
    %assign/vec4 v0x1729f80_0, 0;
    %wait E_0x16e5940;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x172a200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x172a0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x172a020_0, 0;
    %assign/vec4 v0x1729f80_0, 0;
    %wait E_0x16e5940;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x172a200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x172a0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x172a020_0, 0;
    %assign/vec4 v0x1729f80_0, 0;
    %wait E_0x16e5940;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x172a200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x172a0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x172a020_0, 0;
    %assign/vec4 v0x1729f80_0, 0;
    %wait E_0x16e5940;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x172a200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x172a0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x172a020_0, 0;
    %assign/vec4 v0x1729f80_0, 0;
    %wait E_0x16e5940;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x172a200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x172a0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x172a020_0, 0;
    %assign/vec4 v0x1729f80_0, 0;
    %wait E_0x16e5940;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x172a200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x172a0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x172a020_0, 0;
    %assign/vec4 v0x1729f80_0, 0;
    %wait E_0x16e5940;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x172a200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x172a0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x172a020_0, 0;
    %assign/vec4 v0x1729f80_0, 0;
    %wait E_0x16e5940;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x172a200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x172a0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x172a020_0, 0;
    %assign/vec4 v0x1729f80_0, 0;
    %wait E_0x16e5940;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x172a200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x172a0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x172a020_0, 0;
    %assign/vec4 v0x1729f80_0, 0;
    %wait E_0x16e5940;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x172a200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x172a0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x172a020_0, 0;
    %assign/vec4 v0x1729f80_0, 0;
    %wait E_0x16e5940;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x172a200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x172a0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x172a020_0, 0;
    %assign/vec4 v0x1729f80_0, 0;
    %wait E_0x16e5940;
    %load/vec4 v0x172a2f0_0;
    %store/vec4 v0x172a390_0, 0, 1;
    %fork t_1, S_0x1729780;
    %jmp t_0;
    .scope S_0x1729780;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x17299c0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x17299c0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x16e5940;
    %load/vec4 v0x17299c0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x172a200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x172a0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x172a020_0, 0;
    %assign/vec4 v0x1729f80_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17299c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x17299c0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1729450;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x16e5aa0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x172a200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x172a0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x172a020_0, 0;
    %assign/vec4 v0x1729f80_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x172a2f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x172a390_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x16d1320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172c510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172c970_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x16d1320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x172c510_0;
    %inv;
    %store/vec4 v0x172c510_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x16d1320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x172a160_0, v0x172cbf0_0, v0x172c330_0, v0x172c3d0_0, v0x172c470_0, v0x172c5b0_0, v0x172c830_0, v0x172c790_0, v0x172c6f0_0, v0x172c650_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x16d1320;
T_9 ;
    %load/vec4 v0x172c8d0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x172c8d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x172c8d0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x172c8d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x172c8d0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x172c8d0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x172c8d0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x172c8d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x172c8d0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x172c8d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x16d1320;
T_10 ;
    %wait E_0x16e5aa0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x172c8d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x172c8d0_0, 4, 32;
    %load/vec4 v0x172cb20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x172c8d0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x172c8d0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x172c8d0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x172c8d0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x172c830_0;
    %load/vec4 v0x172c830_0;
    %load/vec4 v0x172c790_0;
    %xor;
    %load/vec4 v0x172c830_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x172c8d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x172c8d0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x172c8d0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x172c8d0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x172c6f0_0;
    %load/vec4 v0x172c6f0_0;
    %load/vec4 v0x172c650_0;
    %xor;
    %load/vec4 v0x172c6f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x172c8d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x172c8d0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x172c8d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x172c8d0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/machine/ece241_2013_q2/iter0/response12/top_module.sv";
