
usbotg.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001034c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a58  080104dc  080104dc  000204dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010f34  08010f34  00030094  2**0
                  CONTENTS
  4 .ARM          00000008  08010f34  08010f34  00020f34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010f3c  08010f3c  00030094  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010f3c  08010f3c  00020f3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08010f40  08010f40  00020f40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000094  20000000  08010f44  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00030094  2**0
                  CONTENTS
 10 .bss          00004978  20000094  20000094  00030094  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20004a0c  20004a0c  00030094  2**0
                  ALLOC
 12 .sram         0009c400  68000000  08010fd8  00040000  2**2
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  00030094  2**0
                  CONTENTS, READONLY
 14 .debug_info   0002bb8b  00000000  00000000  000300c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000594d  00000000  00000000  0005bc4f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000014e0  00000000  00000000  000615a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 000012d8  00000000  00000000  00062a80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00027e6c  00000000  00000000  00063d58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00020307  00000000  00000000  0008bbc4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000cf7f1  00000000  00000000  000abecb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000053  00000000  00000000  0017b6bc  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00005f44  00000000  00000000  0017b710  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000094 	.word	0x20000094
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080104c4 	.word	0x080104c4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000098 	.word	0x20000098
 80001cc:	080104c4 	.word	0x080104c4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_dmul>:
 8000270:	b570      	push	{r4, r5, r6, lr}
 8000272:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000276:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800027a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800027e:	bf1d      	ittte	ne
 8000280:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000284:	ea94 0f0c 	teqne	r4, ip
 8000288:	ea95 0f0c 	teqne	r5, ip
 800028c:	f000 f8de 	bleq	800044c <__aeabi_dmul+0x1dc>
 8000290:	442c      	add	r4, r5
 8000292:	ea81 0603 	eor.w	r6, r1, r3
 8000296:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800029a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800029e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002a2:	bf18      	it	ne
 80002a4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002ac:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80002b0:	d038      	beq.n	8000324 <__aeabi_dmul+0xb4>
 80002b2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002b6:	f04f 0500 	mov.w	r5, #0
 80002ba:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002be:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80002c2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80002c6:	f04f 0600 	mov.w	r6, #0
 80002ca:	fbe1 5603 	umlal	r5, r6, r1, r3
 80002ce:	f09c 0f00 	teq	ip, #0
 80002d2:	bf18      	it	ne
 80002d4:	f04e 0e01 	orrne.w	lr, lr, #1
 80002d8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80002dc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80002e0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80002e4:	d204      	bcs.n	80002f0 <__aeabi_dmul+0x80>
 80002e6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80002ea:	416d      	adcs	r5, r5
 80002ec:	eb46 0606 	adc.w	r6, r6, r6
 80002f0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80002f4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80002f8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80002fc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000300:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000304:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000308:	bf88      	it	hi
 800030a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800030e:	d81e      	bhi.n	800034e <__aeabi_dmul+0xde>
 8000310:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000314:	bf08      	it	eq
 8000316:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800031a:	f150 0000 	adcs.w	r0, r0, #0
 800031e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000322:	bd70      	pop	{r4, r5, r6, pc}
 8000324:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000328:	ea46 0101 	orr.w	r1, r6, r1
 800032c:	ea40 0002 	orr.w	r0, r0, r2
 8000330:	ea81 0103 	eor.w	r1, r1, r3
 8000334:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000338:	bfc2      	ittt	gt
 800033a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800033e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000342:	bd70      	popgt	{r4, r5, r6, pc}
 8000344:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000348:	f04f 0e00 	mov.w	lr, #0
 800034c:	3c01      	subs	r4, #1
 800034e:	f300 80ab 	bgt.w	80004a8 <__aeabi_dmul+0x238>
 8000352:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000356:	bfde      	ittt	le
 8000358:	2000      	movle	r0, #0
 800035a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800035e:	bd70      	pople	{r4, r5, r6, pc}
 8000360:	f1c4 0400 	rsb	r4, r4, #0
 8000364:	3c20      	subs	r4, #32
 8000366:	da35      	bge.n	80003d4 <__aeabi_dmul+0x164>
 8000368:	340c      	adds	r4, #12
 800036a:	dc1b      	bgt.n	80003a4 <__aeabi_dmul+0x134>
 800036c:	f104 0414 	add.w	r4, r4, #20
 8000370:	f1c4 0520 	rsb	r5, r4, #32
 8000374:	fa00 f305 	lsl.w	r3, r0, r5
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f205 	lsl.w	r2, r1, r5
 8000380:	ea40 0002 	orr.w	r0, r0, r2
 8000384:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000388:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800038c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000390:	fa21 f604 	lsr.w	r6, r1, r4
 8000394:	eb42 0106 	adc.w	r1, r2, r6
 8000398:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800039c:	bf08      	it	eq
 800039e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003a2:	bd70      	pop	{r4, r5, r6, pc}
 80003a4:	f1c4 040c 	rsb	r4, r4, #12
 80003a8:	f1c4 0520 	rsb	r5, r4, #32
 80003ac:	fa00 f304 	lsl.w	r3, r0, r4
 80003b0:	fa20 f005 	lsr.w	r0, r0, r5
 80003b4:	fa01 f204 	lsl.w	r2, r1, r4
 80003b8:	ea40 0002 	orr.w	r0, r0, r2
 80003bc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003c0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003c4:	f141 0100 	adc.w	r1, r1, #0
 80003c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003cc:	bf08      	it	eq
 80003ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003d2:	bd70      	pop	{r4, r5, r6, pc}
 80003d4:	f1c4 0520 	rsb	r5, r4, #32
 80003d8:	fa00 f205 	lsl.w	r2, r0, r5
 80003dc:	ea4e 0e02 	orr.w	lr, lr, r2
 80003e0:	fa20 f304 	lsr.w	r3, r0, r4
 80003e4:	fa01 f205 	lsl.w	r2, r1, r5
 80003e8:	ea43 0302 	orr.w	r3, r3, r2
 80003ec:	fa21 f004 	lsr.w	r0, r1, r4
 80003f0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003f4:	fa21 f204 	lsr.w	r2, r1, r4
 80003f8:	ea20 0002 	bic.w	r0, r0, r2
 80003fc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000400:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000404:	bf08      	it	eq
 8000406:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800040a:	bd70      	pop	{r4, r5, r6, pc}
 800040c:	f094 0f00 	teq	r4, #0
 8000410:	d10f      	bne.n	8000432 <__aeabi_dmul+0x1c2>
 8000412:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000416:	0040      	lsls	r0, r0, #1
 8000418:	eb41 0101 	adc.w	r1, r1, r1
 800041c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000420:	bf08      	it	eq
 8000422:	3c01      	subeq	r4, #1
 8000424:	d0f7      	beq.n	8000416 <__aeabi_dmul+0x1a6>
 8000426:	ea41 0106 	orr.w	r1, r1, r6
 800042a:	f095 0f00 	teq	r5, #0
 800042e:	bf18      	it	ne
 8000430:	4770      	bxne	lr
 8000432:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000436:	0052      	lsls	r2, r2, #1
 8000438:	eb43 0303 	adc.w	r3, r3, r3
 800043c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000440:	bf08      	it	eq
 8000442:	3d01      	subeq	r5, #1
 8000444:	d0f7      	beq.n	8000436 <__aeabi_dmul+0x1c6>
 8000446:	ea43 0306 	orr.w	r3, r3, r6
 800044a:	4770      	bx	lr
 800044c:	ea94 0f0c 	teq	r4, ip
 8000450:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000454:	bf18      	it	ne
 8000456:	ea95 0f0c 	teqne	r5, ip
 800045a:	d00c      	beq.n	8000476 <__aeabi_dmul+0x206>
 800045c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000460:	bf18      	it	ne
 8000462:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000466:	d1d1      	bne.n	800040c <__aeabi_dmul+0x19c>
 8000468:	ea81 0103 	eor.w	r1, r1, r3
 800046c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000470:	f04f 0000 	mov.w	r0, #0
 8000474:	bd70      	pop	{r4, r5, r6, pc}
 8000476:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800047a:	bf06      	itte	eq
 800047c:	4610      	moveq	r0, r2
 800047e:	4619      	moveq	r1, r3
 8000480:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000484:	d019      	beq.n	80004ba <__aeabi_dmul+0x24a>
 8000486:	ea94 0f0c 	teq	r4, ip
 800048a:	d102      	bne.n	8000492 <__aeabi_dmul+0x222>
 800048c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000490:	d113      	bne.n	80004ba <__aeabi_dmul+0x24a>
 8000492:	ea95 0f0c 	teq	r5, ip
 8000496:	d105      	bne.n	80004a4 <__aeabi_dmul+0x234>
 8000498:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800049c:	bf1c      	itt	ne
 800049e:	4610      	movne	r0, r2
 80004a0:	4619      	movne	r1, r3
 80004a2:	d10a      	bne.n	80004ba <__aeabi_dmul+0x24a>
 80004a4:	ea81 0103 	eor.w	r1, r1, r3
 80004a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80004ac:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004b4:	f04f 0000 	mov.w	r0, #0
 80004b8:	bd70      	pop	{r4, r5, r6, pc}
 80004ba:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004be:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80004c2:	bd70      	pop	{r4, r5, r6, pc}

080004c4 <__aeabi_drsub>:
 80004c4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80004c8:	e002      	b.n	80004d0 <__adddf3>
 80004ca:	bf00      	nop

080004cc <__aeabi_dsub>:
 80004cc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080004d0 <__adddf3>:
 80004d0:	b530      	push	{r4, r5, lr}
 80004d2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80004d6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80004da:	ea94 0f05 	teq	r4, r5
 80004de:	bf08      	it	eq
 80004e0:	ea90 0f02 	teqeq	r0, r2
 80004e4:	bf1f      	itttt	ne
 80004e6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80004ea:	ea55 0c02 	orrsne.w	ip, r5, r2
 80004ee:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80004f2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f6:	f000 80e2 	beq.w	80006be <__adddf3+0x1ee>
 80004fa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80004fe:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000502:	bfb8      	it	lt
 8000504:	426d      	neglt	r5, r5
 8000506:	dd0c      	ble.n	8000522 <__adddf3+0x52>
 8000508:	442c      	add	r4, r5
 800050a:	ea80 0202 	eor.w	r2, r0, r2
 800050e:	ea81 0303 	eor.w	r3, r1, r3
 8000512:	ea82 0000 	eor.w	r0, r2, r0
 8000516:	ea83 0101 	eor.w	r1, r3, r1
 800051a:	ea80 0202 	eor.w	r2, r0, r2
 800051e:	ea81 0303 	eor.w	r3, r1, r3
 8000522:	2d36      	cmp	r5, #54	; 0x36
 8000524:	bf88      	it	hi
 8000526:	bd30      	pophi	{r4, r5, pc}
 8000528:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800052c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000530:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000534:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000538:	d002      	beq.n	8000540 <__adddf3+0x70>
 800053a:	4240      	negs	r0, r0
 800053c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000540:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000544:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000548:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800054c:	d002      	beq.n	8000554 <__adddf3+0x84>
 800054e:	4252      	negs	r2, r2
 8000550:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000554:	ea94 0f05 	teq	r4, r5
 8000558:	f000 80a7 	beq.w	80006aa <__adddf3+0x1da>
 800055c:	f1a4 0401 	sub.w	r4, r4, #1
 8000560:	f1d5 0e20 	rsbs	lr, r5, #32
 8000564:	db0d      	blt.n	8000582 <__adddf3+0xb2>
 8000566:	fa02 fc0e 	lsl.w	ip, r2, lr
 800056a:	fa22 f205 	lsr.w	r2, r2, r5
 800056e:	1880      	adds	r0, r0, r2
 8000570:	f141 0100 	adc.w	r1, r1, #0
 8000574:	fa03 f20e 	lsl.w	r2, r3, lr
 8000578:	1880      	adds	r0, r0, r2
 800057a:	fa43 f305 	asr.w	r3, r3, r5
 800057e:	4159      	adcs	r1, r3
 8000580:	e00e      	b.n	80005a0 <__adddf3+0xd0>
 8000582:	f1a5 0520 	sub.w	r5, r5, #32
 8000586:	f10e 0e20 	add.w	lr, lr, #32
 800058a:	2a01      	cmp	r2, #1
 800058c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000590:	bf28      	it	cs
 8000592:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000596:	fa43 f305 	asr.w	r3, r3, r5
 800059a:	18c0      	adds	r0, r0, r3
 800059c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	d507      	bpl.n	80005b6 <__adddf3+0xe6>
 80005a6:	f04f 0e00 	mov.w	lr, #0
 80005aa:	f1dc 0c00 	rsbs	ip, ip, #0
 80005ae:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005b2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005b6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80005ba:	d31b      	bcc.n	80005f4 <__adddf3+0x124>
 80005bc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80005c0:	d30c      	bcc.n	80005dc <__adddf3+0x10c>
 80005c2:	0849      	lsrs	r1, r1, #1
 80005c4:	ea5f 0030 	movs.w	r0, r0, rrx
 80005c8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005cc:	f104 0401 	add.w	r4, r4, #1
 80005d0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80005d4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80005d8:	f080 809a 	bcs.w	8000710 <__adddf3+0x240>
 80005dc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80005e0:	bf08      	it	eq
 80005e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80005e6:	f150 0000 	adcs.w	r0, r0, #0
 80005ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ee:	ea41 0105 	orr.w	r1, r1, r5
 80005f2:	bd30      	pop	{r4, r5, pc}
 80005f4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80005f8:	4140      	adcs	r0, r0
 80005fa:	eb41 0101 	adc.w	r1, r1, r1
 80005fe:	3c01      	subs	r4, #1
 8000600:	bf28      	it	cs
 8000602:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000606:	d2e9      	bcs.n	80005dc <__adddf3+0x10c>
 8000608:	f091 0f00 	teq	r1, #0
 800060c:	bf04      	itt	eq
 800060e:	4601      	moveq	r1, r0
 8000610:	2000      	moveq	r0, #0
 8000612:	fab1 f381 	clz	r3, r1
 8000616:	bf08      	it	eq
 8000618:	3320      	addeq	r3, #32
 800061a:	f1a3 030b 	sub.w	r3, r3, #11
 800061e:	f1b3 0220 	subs.w	r2, r3, #32
 8000622:	da0c      	bge.n	800063e <__adddf3+0x16e>
 8000624:	320c      	adds	r2, #12
 8000626:	dd08      	ble.n	800063a <__adddf3+0x16a>
 8000628:	f102 0c14 	add.w	ip, r2, #20
 800062c:	f1c2 020c 	rsb	r2, r2, #12
 8000630:	fa01 f00c 	lsl.w	r0, r1, ip
 8000634:	fa21 f102 	lsr.w	r1, r1, r2
 8000638:	e00c      	b.n	8000654 <__adddf3+0x184>
 800063a:	f102 0214 	add.w	r2, r2, #20
 800063e:	bfd8      	it	le
 8000640:	f1c2 0c20 	rsble	ip, r2, #32
 8000644:	fa01 f102 	lsl.w	r1, r1, r2
 8000648:	fa20 fc0c 	lsr.w	ip, r0, ip
 800064c:	bfdc      	itt	le
 800064e:	ea41 010c 	orrle.w	r1, r1, ip
 8000652:	4090      	lslle	r0, r2
 8000654:	1ae4      	subs	r4, r4, r3
 8000656:	bfa2      	ittt	ge
 8000658:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800065c:	4329      	orrge	r1, r5
 800065e:	bd30      	popge	{r4, r5, pc}
 8000660:	ea6f 0404 	mvn.w	r4, r4
 8000664:	3c1f      	subs	r4, #31
 8000666:	da1c      	bge.n	80006a2 <__adddf3+0x1d2>
 8000668:	340c      	adds	r4, #12
 800066a:	dc0e      	bgt.n	800068a <__adddf3+0x1ba>
 800066c:	f104 0414 	add.w	r4, r4, #20
 8000670:	f1c4 0220 	rsb	r2, r4, #32
 8000674:	fa20 f004 	lsr.w	r0, r0, r4
 8000678:	fa01 f302 	lsl.w	r3, r1, r2
 800067c:	ea40 0003 	orr.w	r0, r0, r3
 8000680:	fa21 f304 	lsr.w	r3, r1, r4
 8000684:	ea45 0103 	orr.w	r1, r5, r3
 8000688:	bd30      	pop	{r4, r5, pc}
 800068a:	f1c4 040c 	rsb	r4, r4, #12
 800068e:	f1c4 0220 	rsb	r2, r4, #32
 8000692:	fa20 f002 	lsr.w	r0, r0, r2
 8000696:	fa01 f304 	lsl.w	r3, r1, r4
 800069a:	ea40 0003 	orr.w	r0, r0, r3
 800069e:	4629      	mov	r1, r5
 80006a0:	bd30      	pop	{r4, r5, pc}
 80006a2:	fa21 f004 	lsr.w	r0, r1, r4
 80006a6:	4629      	mov	r1, r5
 80006a8:	bd30      	pop	{r4, r5, pc}
 80006aa:	f094 0f00 	teq	r4, #0
 80006ae:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80006b2:	bf06      	itte	eq
 80006b4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80006b8:	3401      	addeq	r4, #1
 80006ba:	3d01      	subne	r5, #1
 80006bc:	e74e      	b.n	800055c <__adddf3+0x8c>
 80006be:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006c2:	bf18      	it	ne
 80006c4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006c8:	d029      	beq.n	800071e <__adddf3+0x24e>
 80006ca:	ea94 0f05 	teq	r4, r5
 80006ce:	bf08      	it	eq
 80006d0:	ea90 0f02 	teqeq	r0, r2
 80006d4:	d005      	beq.n	80006e2 <__adddf3+0x212>
 80006d6:	ea54 0c00 	orrs.w	ip, r4, r0
 80006da:	bf04      	itt	eq
 80006dc:	4619      	moveq	r1, r3
 80006de:	4610      	moveq	r0, r2
 80006e0:	bd30      	pop	{r4, r5, pc}
 80006e2:	ea91 0f03 	teq	r1, r3
 80006e6:	bf1e      	ittt	ne
 80006e8:	2100      	movne	r1, #0
 80006ea:	2000      	movne	r0, #0
 80006ec:	bd30      	popne	{r4, r5, pc}
 80006ee:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80006f2:	d105      	bne.n	8000700 <__adddf3+0x230>
 80006f4:	0040      	lsls	r0, r0, #1
 80006f6:	4149      	adcs	r1, r1
 80006f8:	bf28      	it	cs
 80006fa:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80006fe:	bd30      	pop	{r4, r5, pc}
 8000700:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000704:	bf3c      	itt	cc
 8000706:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800070a:	bd30      	popcc	{r4, r5, pc}
 800070c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000710:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000714:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000718:	f04f 0000 	mov.w	r0, #0
 800071c:	bd30      	pop	{r4, r5, pc}
 800071e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000722:	bf1a      	itte	ne
 8000724:	4619      	movne	r1, r3
 8000726:	4610      	movne	r0, r2
 8000728:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800072c:	bf1c      	itt	ne
 800072e:	460b      	movne	r3, r1
 8000730:	4602      	movne	r2, r0
 8000732:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000736:	bf06      	itte	eq
 8000738:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800073c:	ea91 0f03 	teqeq	r1, r3
 8000740:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000744:	bd30      	pop	{r4, r5, pc}
 8000746:	bf00      	nop

08000748 <__aeabi_ui2d>:
 8000748:	f090 0f00 	teq	r0, #0
 800074c:	bf04      	itt	eq
 800074e:	2100      	moveq	r1, #0
 8000750:	4770      	bxeq	lr
 8000752:	b530      	push	{r4, r5, lr}
 8000754:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000758:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800075c:	f04f 0500 	mov.w	r5, #0
 8000760:	f04f 0100 	mov.w	r1, #0
 8000764:	e750      	b.n	8000608 <__adddf3+0x138>
 8000766:	bf00      	nop

08000768 <__aeabi_i2d>:
 8000768:	f090 0f00 	teq	r0, #0
 800076c:	bf04      	itt	eq
 800076e:	2100      	moveq	r1, #0
 8000770:	4770      	bxeq	lr
 8000772:	b530      	push	{r4, r5, lr}
 8000774:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000778:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800077c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000780:	bf48      	it	mi
 8000782:	4240      	negmi	r0, r0
 8000784:	f04f 0100 	mov.w	r1, #0
 8000788:	e73e      	b.n	8000608 <__adddf3+0x138>
 800078a:	bf00      	nop

0800078c <__aeabi_f2d>:
 800078c:	0042      	lsls	r2, r0, #1
 800078e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000792:	ea4f 0131 	mov.w	r1, r1, rrx
 8000796:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800079a:	bf1f      	itttt	ne
 800079c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80007a0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80007a4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80007a8:	4770      	bxne	lr
 80007aa:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80007ae:	bf08      	it	eq
 80007b0:	4770      	bxeq	lr
 80007b2:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80007b6:	bf04      	itt	eq
 80007b8:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80007bc:	4770      	bxeq	lr
 80007be:	b530      	push	{r4, r5, lr}
 80007c0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80007c4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80007c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	e71c      	b.n	8000608 <__adddf3+0x138>
 80007ce:	bf00      	nop

080007d0 <__aeabi_ul2d>:
 80007d0:	ea50 0201 	orrs.w	r2, r0, r1
 80007d4:	bf08      	it	eq
 80007d6:	4770      	bxeq	lr
 80007d8:	b530      	push	{r4, r5, lr}
 80007da:	f04f 0500 	mov.w	r5, #0
 80007de:	e00a      	b.n	80007f6 <__aeabi_l2d+0x16>

080007e0 <__aeabi_l2d>:
 80007e0:	ea50 0201 	orrs.w	r2, r0, r1
 80007e4:	bf08      	it	eq
 80007e6:	4770      	bxeq	lr
 80007e8:	b530      	push	{r4, r5, lr}
 80007ea:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80007ee:	d502      	bpl.n	80007f6 <__aeabi_l2d+0x16>
 80007f0:	4240      	negs	r0, r0
 80007f2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007f6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80007fa:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80007fe:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000802:	f43f aed8 	beq.w	80005b6 <__adddf3+0xe6>
 8000806:	f04f 0203 	mov.w	r2, #3
 800080a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800080e:	bf18      	it	ne
 8000810:	3203      	addne	r2, #3
 8000812:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000816:	bf18      	it	ne
 8000818:	3203      	addne	r2, #3
 800081a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800081e:	f1c2 0320 	rsb	r3, r2, #32
 8000822:	fa00 fc03 	lsl.w	ip, r0, r3
 8000826:	fa20 f002 	lsr.w	r0, r0, r2
 800082a:	fa01 fe03 	lsl.w	lr, r1, r3
 800082e:	ea40 000e 	orr.w	r0, r0, lr
 8000832:	fa21 f102 	lsr.w	r1, r1, r2
 8000836:	4414      	add	r4, r2
 8000838:	e6bd      	b.n	80005b6 <__adddf3+0xe6>
 800083a:	bf00      	nop

0800083c <__aeabi_d2uiz>:
 800083c:	004a      	lsls	r2, r1, #1
 800083e:	d211      	bcs.n	8000864 <__aeabi_d2uiz+0x28>
 8000840:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000844:	d211      	bcs.n	800086a <__aeabi_d2uiz+0x2e>
 8000846:	d50d      	bpl.n	8000864 <__aeabi_d2uiz+0x28>
 8000848:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800084c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000850:	d40e      	bmi.n	8000870 <__aeabi_d2uiz+0x34>
 8000852:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000856:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800085a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800085e:	fa23 f002 	lsr.w	r0, r3, r2
 8000862:	4770      	bx	lr
 8000864:	f04f 0000 	mov.w	r0, #0
 8000868:	4770      	bx	lr
 800086a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800086e:	d102      	bne.n	8000876 <__aeabi_d2uiz+0x3a>
 8000870:	f04f 30ff 	mov.w	r0, #4294967295
 8000874:	4770      	bx	lr
 8000876:	f04f 0000 	mov.w	r0, #0
 800087a:	4770      	bx	lr

0800087c <__aeabi_uldivmod>:
 800087c:	b953      	cbnz	r3, 8000894 <__aeabi_uldivmod+0x18>
 800087e:	b94a      	cbnz	r2, 8000894 <__aeabi_uldivmod+0x18>
 8000880:	2900      	cmp	r1, #0
 8000882:	bf08      	it	eq
 8000884:	2800      	cmpeq	r0, #0
 8000886:	bf1c      	itt	ne
 8000888:	f04f 31ff 	movne.w	r1, #4294967295
 800088c:	f04f 30ff 	movne.w	r0, #4294967295
 8000890:	f000 b96e 	b.w	8000b70 <__aeabi_idiv0>
 8000894:	f1ad 0c08 	sub.w	ip, sp, #8
 8000898:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800089c:	f000 f806 	bl	80008ac <__udivmoddi4>
 80008a0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80008a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80008a8:	b004      	add	sp, #16
 80008aa:	4770      	bx	lr

080008ac <__udivmoddi4>:
 80008ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80008b0:	9d08      	ldr	r5, [sp, #32]
 80008b2:	4604      	mov	r4, r0
 80008b4:	468c      	mov	ip, r1
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	f040 8083 	bne.w	80009c2 <__udivmoddi4+0x116>
 80008bc:	428a      	cmp	r2, r1
 80008be:	4617      	mov	r7, r2
 80008c0:	d947      	bls.n	8000952 <__udivmoddi4+0xa6>
 80008c2:	fab2 f282 	clz	r2, r2
 80008c6:	b142      	cbz	r2, 80008da <__udivmoddi4+0x2e>
 80008c8:	f1c2 0020 	rsb	r0, r2, #32
 80008cc:	fa24 f000 	lsr.w	r0, r4, r0
 80008d0:	4091      	lsls	r1, r2
 80008d2:	4097      	lsls	r7, r2
 80008d4:	ea40 0c01 	orr.w	ip, r0, r1
 80008d8:	4094      	lsls	r4, r2
 80008da:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80008de:	0c23      	lsrs	r3, r4, #16
 80008e0:	fbbc f6f8 	udiv	r6, ip, r8
 80008e4:	fa1f fe87 	uxth.w	lr, r7
 80008e8:	fb08 c116 	mls	r1, r8, r6, ip
 80008ec:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80008f0:	fb06 f10e 	mul.w	r1, r6, lr
 80008f4:	4299      	cmp	r1, r3
 80008f6:	d909      	bls.n	800090c <__udivmoddi4+0x60>
 80008f8:	18fb      	adds	r3, r7, r3
 80008fa:	f106 30ff 	add.w	r0, r6, #4294967295
 80008fe:	f080 8119 	bcs.w	8000b34 <__udivmoddi4+0x288>
 8000902:	4299      	cmp	r1, r3
 8000904:	f240 8116 	bls.w	8000b34 <__udivmoddi4+0x288>
 8000908:	3e02      	subs	r6, #2
 800090a:	443b      	add	r3, r7
 800090c:	1a5b      	subs	r3, r3, r1
 800090e:	b2a4      	uxth	r4, r4
 8000910:	fbb3 f0f8 	udiv	r0, r3, r8
 8000914:	fb08 3310 	mls	r3, r8, r0, r3
 8000918:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800091c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000920:	45a6      	cmp	lr, r4
 8000922:	d909      	bls.n	8000938 <__udivmoddi4+0x8c>
 8000924:	193c      	adds	r4, r7, r4
 8000926:	f100 33ff 	add.w	r3, r0, #4294967295
 800092a:	f080 8105 	bcs.w	8000b38 <__udivmoddi4+0x28c>
 800092e:	45a6      	cmp	lr, r4
 8000930:	f240 8102 	bls.w	8000b38 <__udivmoddi4+0x28c>
 8000934:	3802      	subs	r0, #2
 8000936:	443c      	add	r4, r7
 8000938:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800093c:	eba4 040e 	sub.w	r4, r4, lr
 8000940:	2600      	movs	r6, #0
 8000942:	b11d      	cbz	r5, 800094c <__udivmoddi4+0xa0>
 8000944:	40d4      	lsrs	r4, r2
 8000946:	2300      	movs	r3, #0
 8000948:	e9c5 4300 	strd	r4, r3, [r5]
 800094c:	4631      	mov	r1, r6
 800094e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000952:	b902      	cbnz	r2, 8000956 <__udivmoddi4+0xaa>
 8000954:	deff      	udf	#255	; 0xff
 8000956:	fab2 f282 	clz	r2, r2
 800095a:	2a00      	cmp	r2, #0
 800095c:	d150      	bne.n	8000a00 <__udivmoddi4+0x154>
 800095e:	1bcb      	subs	r3, r1, r7
 8000960:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000964:	fa1f f887 	uxth.w	r8, r7
 8000968:	2601      	movs	r6, #1
 800096a:	fbb3 fcfe 	udiv	ip, r3, lr
 800096e:	0c21      	lsrs	r1, r4, #16
 8000970:	fb0e 331c 	mls	r3, lr, ip, r3
 8000974:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000978:	fb08 f30c 	mul.w	r3, r8, ip
 800097c:	428b      	cmp	r3, r1
 800097e:	d907      	bls.n	8000990 <__udivmoddi4+0xe4>
 8000980:	1879      	adds	r1, r7, r1
 8000982:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000986:	d202      	bcs.n	800098e <__udivmoddi4+0xe2>
 8000988:	428b      	cmp	r3, r1
 800098a:	f200 80e9 	bhi.w	8000b60 <__udivmoddi4+0x2b4>
 800098e:	4684      	mov	ip, r0
 8000990:	1ac9      	subs	r1, r1, r3
 8000992:	b2a3      	uxth	r3, r4
 8000994:	fbb1 f0fe 	udiv	r0, r1, lr
 8000998:	fb0e 1110 	mls	r1, lr, r0, r1
 800099c:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80009a0:	fb08 f800 	mul.w	r8, r8, r0
 80009a4:	45a0      	cmp	r8, r4
 80009a6:	d907      	bls.n	80009b8 <__udivmoddi4+0x10c>
 80009a8:	193c      	adds	r4, r7, r4
 80009aa:	f100 33ff 	add.w	r3, r0, #4294967295
 80009ae:	d202      	bcs.n	80009b6 <__udivmoddi4+0x10a>
 80009b0:	45a0      	cmp	r8, r4
 80009b2:	f200 80d9 	bhi.w	8000b68 <__udivmoddi4+0x2bc>
 80009b6:	4618      	mov	r0, r3
 80009b8:	eba4 0408 	sub.w	r4, r4, r8
 80009bc:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80009c0:	e7bf      	b.n	8000942 <__udivmoddi4+0x96>
 80009c2:	428b      	cmp	r3, r1
 80009c4:	d909      	bls.n	80009da <__udivmoddi4+0x12e>
 80009c6:	2d00      	cmp	r5, #0
 80009c8:	f000 80b1 	beq.w	8000b2e <__udivmoddi4+0x282>
 80009cc:	2600      	movs	r6, #0
 80009ce:	e9c5 0100 	strd	r0, r1, [r5]
 80009d2:	4630      	mov	r0, r6
 80009d4:	4631      	mov	r1, r6
 80009d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80009da:	fab3 f683 	clz	r6, r3
 80009de:	2e00      	cmp	r6, #0
 80009e0:	d14a      	bne.n	8000a78 <__udivmoddi4+0x1cc>
 80009e2:	428b      	cmp	r3, r1
 80009e4:	d302      	bcc.n	80009ec <__udivmoddi4+0x140>
 80009e6:	4282      	cmp	r2, r0
 80009e8:	f200 80b8 	bhi.w	8000b5c <__udivmoddi4+0x2b0>
 80009ec:	1a84      	subs	r4, r0, r2
 80009ee:	eb61 0103 	sbc.w	r1, r1, r3
 80009f2:	2001      	movs	r0, #1
 80009f4:	468c      	mov	ip, r1
 80009f6:	2d00      	cmp	r5, #0
 80009f8:	d0a8      	beq.n	800094c <__udivmoddi4+0xa0>
 80009fa:	e9c5 4c00 	strd	r4, ip, [r5]
 80009fe:	e7a5      	b.n	800094c <__udivmoddi4+0xa0>
 8000a00:	f1c2 0320 	rsb	r3, r2, #32
 8000a04:	fa20 f603 	lsr.w	r6, r0, r3
 8000a08:	4097      	lsls	r7, r2
 8000a0a:	fa01 f002 	lsl.w	r0, r1, r2
 8000a0e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a12:	40d9      	lsrs	r1, r3
 8000a14:	4330      	orrs	r0, r6
 8000a16:	0c03      	lsrs	r3, r0, #16
 8000a18:	fbb1 f6fe 	udiv	r6, r1, lr
 8000a1c:	fa1f f887 	uxth.w	r8, r7
 8000a20:	fb0e 1116 	mls	r1, lr, r6, r1
 8000a24:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000a28:	fb06 f108 	mul.w	r1, r6, r8
 8000a2c:	4299      	cmp	r1, r3
 8000a2e:	fa04 f402 	lsl.w	r4, r4, r2
 8000a32:	d909      	bls.n	8000a48 <__udivmoddi4+0x19c>
 8000a34:	18fb      	adds	r3, r7, r3
 8000a36:	f106 3cff 	add.w	ip, r6, #4294967295
 8000a3a:	f080 808d 	bcs.w	8000b58 <__udivmoddi4+0x2ac>
 8000a3e:	4299      	cmp	r1, r3
 8000a40:	f240 808a 	bls.w	8000b58 <__udivmoddi4+0x2ac>
 8000a44:	3e02      	subs	r6, #2
 8000a46:	443b      	add	r3, r7
 8000a48:	1a5b      	subs	r3, r3, r1
 8000a4a:	b281      	uxth	r1, r0
 8000a4c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000a50:	fb0e 3310 	mls	r3, lr, r0, r3
 8000a54:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000a58:	fb00 f308 	mul.w	r3, r0, r8
 8000a5c:	428b      	cmp	r3, r1
 8000a5e:	d907      	bls.n	8000a70 <__udivmoddi4+0x1c4>
 8000a60:	1879      	adds	r1, r7, r1
 8000a62:	f100 3cff 	add.w	ip, r0, #4294967295
 8000a66:	d273      	bcs.n	8000b50 <__udivmoddi4+0x2a4>
 8000a68:	428b      	cmp	r3, r1
 8000a6a:	d971      	bls.n	8000b50 <__udivmoddi4+0x2a4>
 8000a6c:	3802      	subs	r0, #2
 8000a6e:	4439      	add	r1, r7
 8000a70:	1acb      	subs	r3, r1, r3
 8000a72:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000a76:	e778      	b.n	800096a <__udivmoddi4+0xbe>
 8000a78:	f1c6 0c20 	rsb	ip, r6, #32
 8000a7c:	fa03 f406 	lsl.w	r4, r3, r6
 8000a80:	fa22 f30c 	lsr.w	r3, r2, ip
 8000a84:	431c      	orrs	r4, r3
 8000a86:	fa20 f70c 	lsr.w	r7, r0, ip
 8000a8a:	fa01 f306 	lsl.w	r3, r1, r6
 8000a8e:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000a92:	fa21 f10c 	lsr.w	r1, r1, ip
 8000a96:	431f      	orrs	r7, r3
 8000a98:	0c3b      	lsrs	r3, r7, #16
 8000a9a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a9e:	fa1f f884 	uxth.w	r8, r4
 8000aa2:	fb0e 1119 	mls	r1, lr, r9, r1
 8000aa6:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000aaa:	fb09 fa08 	mul.w	sl, r9, r8
 8000aae:	458a      	cmp	sl, r1
 8000ab0:	fa02 f206 	lsl.w	r2, r2, r6
 8000ab4:	fa00 f306 	lsl.w	r3, r0, r6
 8000ab8:	d908      	bls.n	8000acc <__udivmoddi4+0x220>
 8000aba:	1861      	adds	r1, r4, r1
 8000abc:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ac0:	d248      	bcs.n	8000b54 <__udivmoddi4+0x2a8>
 8000ac2:	458a      	cmp	sl, r1
 8000ac4:	d946      	bls.n	8000b54 <__udivmoddi4+0x2a8>
 8000ac6:	f1a9 0902 	sub.w	r9, r9, #2
 8000aca:	4421      	add	r1, r4
 8000acc:	eba1 010a 	sub.w	r1, r1, sl
 8000ad0:	b2bf      	uxth	r7, r7
 8000ad2:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ad6:	fb0e 1110 	mls	r1, lr, r0, r1
 8000ada:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000ade:	fb00 f808 	mul.w	r8, r0, r8
 8000ae2:	45b8      	cmp	r8, r7
 8000ae4:	d907      	bls.n	8000af6 <__udivmoddi4+0x24a>
 8000ae6:	19e7      	adds	r7, r4, r7
 8000ae8:	f100 31ff 	add.w	r1, r0, #4294967295
 8000aec:	d22e      	bcs.n	8000b4c <__udivmoddi4+0x2a0>
 8000aee:	45b8      	cmp	r8, r7
 8000af0:	d92c      	bls.n	8000b4c <__udivmoddi4+0x2a0>
 8000af2:	3802      	subs	r0, #2
 8000af4:	4427      	add	r7, r4
 8000af6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000afa:	eba7 0708 	sub.w	r7, r7, r8
 8000afe:	fba0 8902 	umull	r8, r9, r0, r2
 8000b02:	454f      	cmp	r7, r9
 8000b04:	46c6      	mov	lr, r8
 8000b06:	4649      	mov	r1, r9
 8000b08:	d31a      	bcc.n	8000b40 <__udivmoddi4+0x294>
 8000b0a:	d017      	beq.n	8000b3c <__udivmoddi4+0x290>
 8000b0c:	b15d      	cbz	r5, 8000b26 <__udivmoddi4+0x27a>
 8000b0e:	ebb3 020e 	subs.w	r2, r3, lr
 8000b12:	eb67 0701 	sbc.w	r7, r7, r1
 8000b16:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000b1a:	40f2      	lsrs	r2, r6
 8000b1c:	ea4c 0202 	orr.w	r2, ip, r2
 8000b20:	40f7      	lsrs	r7, r6
 8000b22:	e9c5 2700 	strd	r2, r7, [r5]
 8000b26:	2600      	movs	r6, #0
 8000b28:	4631      	mov	r1, r6
 8000b2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b2e:	462e      	mov	r6, r5
 8000b30:	4628      	mov	r0, r5
 8000b32:	e70b      	b.n	800094c <__udivmoddi4+0xa0>
 8000b34:	4606      	mov	r6, r0
 8000b36:	e6e9      	b.n	800090c <__udivmoddi4+0x60>
 8000b38:	4618      	mov	r0, r3
 8000b3a:	e6fd      	b.n	8000938 <__udivmoddi4+0x8c>
 8000b3c:	4543      	cmp	r3, r8
 8000b3e:	d2e5      	bcs.n	8000b0c <__udivmoddi4+0x260>
 8000b40:	ebb8 0e02 	subs.w	lr, r8, r2
 8000b44:	eb69 0104 	sbc.w	r1, r9, r4
 8000b48:	3801      	subs	r0, #1
 8000b4a:	e7df      	b.n	8000b0c <__udivmoddi4+0x260>
 8000b4c:	4608      	mov	r0, r1
 8000b4e:	e7d2      	b.n	8000af6 <__udivmoddi4+0x24a>
 8000b50:	4660      	mov	r0, ip
 8000b52:	e78d      	b.n	8000a70 <__udivmoddi4+0x1c4>
 8000b54:	4681      	mov	r9, r0
 8000b56:	e7b9      	b.n	8000acc <__udivmoddi4+0x220>
 8000b58:	4666      	mov	r6, ip
 8000b5a:	e775      	b.n	8000a48 <__udivmoddi4+0x19c>
 8000b5c:	4630      	mov	r0, r6
 8000b5e:	e74a      	b.n	80009f6 <__udivmoddi4+0x14a>
 8000b60:	f1ac 0c02 	sub.w	ip, ip, #2
 8000b64:	4439      	add	r1, r7
 8000b66:	e713      	b.n	8000990 <__udivmoddi4+0xe4>
 8000b68:	3802      	subs	r0, #2
 8000b6a:	443c      	add	r4, r7
 8000b6c:	e724      	b.n	80009b8 <__udivmoddi4+0x10c>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_idiv0>:
 8000b70:	4770      	bx	lr
 8000b72:	bf00      	nop

08000b74 <Rgb565ConvertBmp>:
	BYTE rgbRed;//Á∫¢Ëâ≤ÁöÑ‰∫ÆÂ∫¶ÔºàÂÄºËåÉÂõ¥‰∏∫0-255)
	BYTE rgbReserved;//‰øùÁïôÔºåÂøÖÈ°ª‰∏∫0
} RgbQuad2;	//RGBQUAD;

int Rgb565ConvertBmp(uint8_t* buf,int width,int height,FIL * fp)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b098      	sub	sp, #96	; 0x60
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	60f8      	str	r0, [r7, #12]
 8000b7c:	60b9      	str	r1, [r7, #8]
 8000b7e:	607a      	str	r2, [r7, #4]
 8000b80:	603b      	str	r3, [r7, #0]

	BitMapFileHeader bmfHdr; //ÂÆö‰πâÊñá‰ª∂Ôø????????????????????
	BitMapInfoHeader bmiHdr; //ÂÆö‰πâ‰ø°ÊÅØÔø????????????????????
	RgbQuad2 bmiClr[3]; //ÂÆö‰πâË∞ÉËâ≤Ôø????????????????????

	bmiHdr.biSize = sizeof(BitMapInfoHeader);
 8000b82:	2328      	movs	r3, #40	; 0x28
 8000b84:	627b      	str	r3, [r7, #36]	; 0x24
	bmiHdr.biWidth = width;//ÊåáÂÆöÂõæÂÉèÁöÑÂÆΩÂ∫¶ÔºåÂçï‰ΩçÊòØÂÉèÔø????????????????????
 8000b86:	68bb      	ldr	r3, [r7, #8]
 8000b88:	62bb      	str	r3, [r7, #40]	; 0x28
	bmiHdr.biHeight = height;//ÊåáÂÆöÂõæÂÉèÁöÑÈ´òÂ∫¶ÔºåÂçï‰ΩçÊòØÂÉèÔø????????????????????
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	62fb      	str	r3, [r7, #44]	; 0x2c
	bmiHdr.biPlanes = 1;//ÁõÆÊ†áËÆæÂ§áÁöÑÁ∫ßÂà´ÔºåÂøÖÈ°ªÔø????????????????????1
 8000b8e:	2301      	movs	r3, #1
 8000b90:	863b      	strh	r3, [r7, #48]	; 0x30
	bmiHdr.biBitCount = 16;//Ë°®Á§∫Áî®Âà∞È¢úËâ≤Êó∂Áî®Âà∞ÁöÑ‰ΩçÊï∞ 16‰ΩçË°®Á§∫È´òÂΩ©Ëâ≤Ôø????????????????????
 8000b92:	2310      	movs	r3, #16
 8000b94:	867b      	strh	r3, [r7, #50]	; 0x32
	bmiHdr.biCompression = 3L;//BI_RGB‰ªÖÊúâRGB555Ê†ºÂºè
 8000b96:	2303      	movs	r3, #3
 8000b98:	637b      	str	r3, [r7, #52]	; 0x34
	bmiHdr.biSizeImage = (width * height * 2);//ÊåáÂÆöÂÆûÈôÖ‰ΩçÂõæÔø????????????????????Âç†Â≠óËäÇÊï∞
 8000b9a:	68bb      	ldr	r3, [r7, #8]
 8000b9c:	687a      	ldr	r2, [r7, #4]
 8000b9e:	fb02 f303 	mul.w	r3, r2, r3
 8000ba2:	005b      	lsls	r3, r3, #1
 8000ba4:	63bb      	str	r3, [r7, #56]	; 0x38
	bmiHdr.biXPelsPerMeter = 0;//Ê∞¥Âπ≥ÂàÜËæ®ÁéáÔºåÂçï‰ΩçÈïøÂ∫¶ÂÜÖÁöÑÂÉèÁ¥†Ôø????????????????????
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	63fb      	str	r3, [r7, #60]	; 0x3c
	bmiHdr.biYPelsPerMeter = 0;//ÂûÇÁõ¥ÂàÜËæ®ÁéáÔºåÂçï‰ΩçÈïøÂ∫¶ÂÜÖÁöÑÂÉèÁ¥†Ôø????????????????????
 8000baa:	2300      	movs	r3, #0
 8000bac:	643b      	str	r3, [r7, #64]	; 0x40
	bmiHdr.biClrUsed = 0;//‰ΩçÂõæÂÆûÈôÖ‰ΩøÁî®ÁöÑÂΩ©Ëâ≤Ë°®‰∏≠ÁöÑÈ¢úËâ≤Á¥¢ÂºïÊï∞ÔºàËÆæ‰∏∫0ÁöÑËØùÔºåÂàôËØ¥Êòé‰ΩøÁî®Ôø????????????????????ÊúâË∞ÉËâ≤ÊùøÈ°πÔºâ
 8000bae:	2300      	movs	r3, #0
 8000bb0:	647b      	str	r3, [r7, #68]	; 0x44
	bmiHdr.biClrImportant = 0;//ËØ¥ÊòéÂØπÂõæË±°ÊòæÁ§∫ÊúâÈáçË¶ÅÂΩ±ÂìçÁöÑÈ¢úËâ≤Á¥¢ÂºïÁöÑÊï∞ÁõÆÔø????????????????????0Ë°®Á§∫Ôø????????????????????ÊúâÈ¢úËâ≤ÈÉΩÈáçË¶Å
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	64bb      	str	r3, [r7, #72]	; 0x48

	//RGB565Ê†ºÂºèÊé©Á†Å
	bmiClr[0].rgbBlue = 0;
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	763b      	strb	r3, [r7, #24]
	bmiClr[0].rgbGreen = 0xF8;
 8000bba:	23f8      	movs	r3, #248	; 0xf8
 8000bbc:	767b      	strb	r3, [r7, #25]
	bmiClr[0].rgbRed = 0;
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	76bb      	strb	r3, [r7, #26]
	bmiClr[0].rgbReserved = 0;
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	76fb      	strb	r3, [r7, #27]

	bmiClr[1].rgbBlue = 0xE0;
 8000bc6:	23e0      	movs	r3, #224	; 0xe0
 8000bc8:	773b      	strb	r3, [r7, #28]
	bmiClr[1].rgbGreen = 0x07;
 8000bca:	2307      	movs	r3, #7
 8000bcc:	777b      	strb	r3, [r7, #29]
	bmiClr[1].rgbRed = 0;
 8000bce:	2300      	movs	r3, #0
 8000bd0:	77bb      	strb	r3, [r7, #30]
	bmiClr[1].rgbReserved = 0;
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	77fb      	strb	r3, [r7, #31]

	bmiClr[2].rgbBlue = 0x1F;
 8000bd6:	231f      	movs	r3, #31
 8000bd8:	f887 3020 	strb.w	r3, [r7, #32]
	bmiClr[2].rgbGreen = 0;
 8000bdc:	2300      	movs	r3, #0
 8000bde:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
	bmiClr[2].rgbRed = 0;
 8000be2:	2300      	movs	r3, #0
 8000be4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
	bmiClr[2].rgbReserved = 0;
 8000be8:	2300      	movs	r3, #0
 8000bea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23


	bmfHdr.bfType = (WORD)0x4D42;//Êñá‰ª∂Á±ªÂûãÔø????????????????????0x4D42‰πüÂ∞±ÊòØÂ≠óÔø????????????????????'BM'
 8000bee:	f644 5342 	movw	r3, #19778	; 0x4d42
 8000bf2:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
	bmfHdr.bfSize = (DWORD)(sizeof(BitMapFileHeader) + sizeof(BitMapInfoHeader) + sizeof(RgbQuad2) * 3 + bmiHdr.biSizeImage);//Êñá‰ª∂Â§ßÂ∞è
 8000bf6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000bf8:	3342      	adds	r3, #66	; 0x42
 8000bfa:	f8c7 304e 	str.w	r3, [r7, #78]	; 0x4e
	bmfHdr.bfReserved1 = 0;//‰øùÁïôÔºåÂøÖÈ°ª‰∏∫0
 8000bfe:	2300      	movs	r3, #0
 8000c00:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
	bmfHdr.bfReserved2 = 0;//‰øùÁïôÔºåÂøÖÈ°ª‰∏∫0
 8000c04:	2300      	movs	r3, #0
 8000c06:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
	bmfHdr.bfOffBits = (DWORD)(sizeof(BitMapFileHeader) + sizeof(BitMapInfoHeader)+ sizeof(RgbQuad2) * 3);//ÂÆûÈôÖÂõæÂÉèÊï∞ÊçÆÂÅèÁßªÔø????????????????????
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 8000c10:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 8000c14:	2300      	movs	r3, #0
 8000c16:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
	uint32_t byteswritten;



	f_write(fp,&bmfHdr,  sizeof(BitMapFileHeader),(void *)&byteswritten);
 8000c1a:	f107 0314 	add.w	r3, r7, #20
 8000c1e:	f107 014c 	add.w	r1, r7, #76	; 0x4c
 8000c22:	220e      	movs	r2, #14
 8000c24:	6838      	ldr	r0, [r7, #0]
 8000c26:	f00d f9dc 	bl	800dfe2 <f_write>
	f_write(fp,&bmiHdr, sizeof(BitMapInfoHeader),(void *)&byteswritten);
 8000c2a:	f107 0314 	add.w	r3, r7, #20
 8000c2e:	f107 0124 	add.w	r1, r7, #36	; 0x24
 8000c32:	2228      	movs	r2, #40	; 0x28
 8000c34:	6838      	ldr	r0, [r7, #0]
 8000c36:	f00d f9d4 	bl	800dfe2 <f_write>
	f_write(fp,&bmiClr, 3*sizeof(RgbQuad2),(void *)&byteswritten);
 8000c3a:	f107 0314 	add.w	r3, r7, #20
 8000c3e:	f107 0118 	add.w	r1, r7, #24
 8000c42:	220c      	movs	r2, #12
 8000c44:	6838      	ldr	r0, [r7, #0]
 8000c46:	f00d f9cc 	bl	800dfe2 <f_write>
	for(int i=0; i<height; i++){
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8000c4e:	e015      	b.n	8000c7c <Rgb565ConvertBmp+0x108>
		f_write(fp,buf+(width*(height-i-1)*2), 2*width,(void *)&byteswritten);
 8000c50:	687a      	ldr	r2, [r7, #4]
 8000c52:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000c54:	1ad3      	subs	r3, r2, r3
 8000c56:	3b01      	subs	r3, #1
 8000c58:	68ba      	ldr	r2, [r7, #8]
 8000c5a:	fb02 f303 	mul.w	r3, r2, r3
 8000c5e:	005b      	lsls	r3, r3, #1
 8000c60:	461a      	mov	r2, r3
 8000c62:	68fb      	ldr	r3, [r7, #12]
 8000c64:	1899      	adds	r1, r3, r2
 8000c66:	68bb      	ldr	r3, [r7, #8]
 8000c68:	005b      	lsls	r3, r3, #1
 8000c6a:	461a      	mov	r2, r3
 8000c6c:	f107 0314 	add.w	r3, r7, #20
 8000c70:	6838      	ldr	r0, [r7, #0]
 8000c72:	f00d f9b6 	bl	800dfe2 <f_write>
	for(int i=0; i<height; i++){
 8000c76:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000c78:	3301      	adds	r3, #1
 8000c7a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8000c7c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	429a      	cmp	r2, r3
 8000c82:	dbe5      	blt.n	8000c50 <Rgb565ConvertBmp+0xdc>
	}

    f_close( fp );
 8000c84:	6838      	ldr	r0, [r7, #0]
 8000c86:	f00d fbbe 	bl	800e406 <f_close>

	 return 0;
 8000c8a:	2300      	movs	r3, #0
}
 8000c8c:	4618      	mov	r0, r3
 8000c8e:	3760      	adds	r7, #96	; 0x60
 8000c90:	46bd      	mov	sp, r7
 8000c92:	bd80      	pop	{r7, pc}

08000c94 <ETX_MSC_ProcessUsbDevice>:

static FRESULT ETX_MSC_ProcessUsbDevice(char * filename,uint8_t * data)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	f5ad 5d02 	sub.w	sp, sp, #8320	; 0x2080
 8000c9a:	af00      	add	r7, sp, #0
 8000c9c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000ca0:	3b3c      	subs	r3, #60	; 0x3c
 8000ca2:	6018      	str	r0, [r3, #0]
 8000ca4:	463b      	mov	r3, r7
 8000ca6:	6019      	str	r1, [r3, #0]
  FATFS     UsbDiskFatFs;                                 /* File system object for USB disk logical drive */
  char      UsbDiskPath[4] = {0};                         /* USB Host logical drive path */
 8000ca8:	f507 5383 	add.w	r3, r7, #4192	; 0x1060
 8000cac:	3b1c      	subs	r3, #28
 8000cae:	2200      	movs	r2, #0
 8000cb0:	601a      	str	r2, [r3, #0]
  DWORD     fre_clust;                                    /* Freee Cluster */

  do
  {
    /* Register the file system object to the FatFs module */
    res = f_mount( &UsbDiskFatFs, (TCHAR const*)UsbDiskPath, 0 );
 8000cb2:	f507 5183 	add.w	r1, r7, #4192	; 0x1060
 8000cb6:	391c      	subs	r1, #28
 8000cb8:	f507 5383 	add.w	r3, r7, #4192	; 0x1060
 8000cbc:	3b18      	subs	r3, #24
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	4618      	mov	r0, r3
 8000cc2:	f00c fe1d 	bl	800d900 <f_mount>
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	f507 5201 	add.w	r2, r7, #8256	; 0x2040
 8000ccc:	f102 023f 	add.w	r2, r2, #63	; 0x3f
 8000cd0:	7013      	strb	r3, [r2, #0]
    if( res != FR_OK )
 8000cd2:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 8000cd6:	f103 033f 	add.w	r3, r3, #63	; 0x3f
 8000cda:	781b      	ldrb	r3, [r3, #0]
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d142      	bne.n	8000d66 <ETX_MSC_ProcessUsbDevice+0xd2>
      /* FatFs Init Error */
      break;
    }

    /* Check the Free Space */
    FATFS *fatFs = &UsbDiskFatFs;
 8000ce0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000ce4:	3b34      	subs	r3, #52	; 0x34
 8000ce6:	f507 5283 	add.w	r2, r7, #4192	; 0x1060
 8000cea:	3a18      	subs	r2, #24
 8000cec:	601a      	str	r2, [r3, #0]
    f_getfree("", &fre_clust, &fatFs);
 8000cee:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8000cf2:	3a34      	subs	r2, #52	; 0x34
 8000cf4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000cf8:	3b30      	subs	r3, #48	; 0x30
 8000cfa:	4619      	mov	r1, r3
 8000cfc:	4827      	ldr	r0, [pc, #156]	; (8000d9c <ETX_MSC_ProcessUsbDevice+0x108>)
 8000cfe:	f00d fbac 	bl	800e45a <f_getfree>


    /* Create a new text file with write access */
    res = f_open( &file, filename, ( FA_CREATE_ALWAYS | FA_WRITE ) );
 8000d02:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000d06:	3b3c      	subs	r3, #60	; 0x3c
 8000d08:	f107 0040 	add.w	r0, r7, #64	; 0x40
 8000d0c:	382c      	subs	r0, #44	; 0x2c
 8000d0e:	220a      	movs	r2, #10
 8000d10:	6819      	ldr	r1, [r3, #0]
 8000d12:	f00c fe3b 	bl	800d98c <f_open>
 8000d16:	4603      	mov	r3, r0
 8000d18:	f507 5201 	add.w	r2, r7, #8256	; 0x2040
 8000d1c:	f102 023f 	add.w	r2, r2, #63	; 0x3f
 8000d20:	7013      	strb	r3, [r2, #0]
    if( res != FR_OK )
 8000d22:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 8000d26:	f103 033f 	add.w	r3, r3, #63	; 0x3f
 8000d2a:	781b      	ldrb	r3, [r3, #0]
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d11c      	bne.n	8000d6a <ETX_MSC_ProcessUsbDevice+0xd6>
      /* File Open Error */
      break;
    }

    /* Write the data to the text file */
    Rgb565ConvertBmp(data,640,480,&file);
 8000d30:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000d34:	3b2c      	subs	r3, #44	; 0x2c
 8000d36:	4638      	mov	r0, r7
 8000d38:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8000d3c:	f44f 7120 	mov.w	r1, #640	; 0x280
 8000d40:	6800      	ldr	r0, [r0, #0]
 8000d42:	f7ff ff17 	bl	8000b74 <Rgb565ConvertBmp>



    printf("hello world");
 8000d46:	4816      	ldr	r0, [pc, #88]	; (8000da0 <ETX_MSC_ProcessUsbDevice+0x10c>)
 8000d48:	f00e fa78 	bl	800f23c <iprintf>
    /* Close the file */
    f_close(&file);
 8000d4c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000d50:	3b2c      	subs	r3, #44	; 0x2c
 8000d52:	4618      	mov	r0, r3
 8000d54:	f00d fb57 	bl	800e406 <f_close>

    if(res != FR_OK)
 8000d58:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 8000d5c:	f103 033f 	add.w	r3, r3, #63	; 0x3f
 8000d60:	781b      	ldrb	r3, [r3, #0]
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	e002      	b.n	8000d6c <ETX_MSC_ProcessUsbDevice+0xd8>
      break;
 8000d66:	bf00      	nop
 8000d68:	e000      	b.n	8000d6c <ETX_MSC_ProcessUsbDevice+0xd8>
      break;
 8000d6a:	bf00      	nop
    /* Print the data */

  } while ( 0 );

  /* Unmount the device */
  f_mount(NULL, UsbDiskPath, 0);
 8000d6c:	f507 5383 	add.w	r3, r7, #4192	; 0x1060
 8000d70:	3b1c      	subs	r3, #28
 8000d72:	2200      	movs	r2, #0
 8000d74:	4619      	mov	r1, r3
 8000d76:	2000      	movs	r0, #0
 8000d78:	f00c fdc2 	bl	800d900 <f_mount>

  /* Unlink the USB disk driver */
  FATFS_UnLinkDriver(UsbDiskPath);
 8000d7c:	f507 5383 	add.w	r3, r7, #4192	; 0x1060
 8000d80:	3b1c      	subs	r3, #28
 8000d82:	4618      	mov	r0, r3
 8000d84:	f00d fcb2 	bl	800e6ec <FATFS_UnLinkDriver>

  return res;
 8000d88:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 8000d8c:	f103 033f 	add.w	r3, r3, #63	; 0x3f
 8000d90:	781b      	ldrb	r3, [r3, #0]
}
 8000d92:	4618      	mov	r0, r3
 8000d94:	f507 5702 	add.w	r7, r7, #8320	; 0x2080
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	bd80      	pop	{r7, pc}
 8000d9c:	080104dc 	.word	0x080104dc
 8000da0:	080104e0 	.word	0x080104e0

08000da4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b084      	sub	sp, #16
 8000da8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000daa:	f001 f97d 	bl	80020a8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000dae:	f000 f8ad 	bl	8000f0c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000db2:	f000 f98d 	bl	80010d0 <MX_GPIO_Init>
  MX_FATFS_Init();
 8000db6:	f007 fc53 	bl	8008660 <MX_FATFS_Init>
  MX_USB_HOST_Init();
 8000dba:	f00d fe03 	bl	800e9c4 <MX_USB_HOST_Init>
  MX_UART4_Init();
 8000dbe:	f000 f93d 	bl	800103c <MX_UART4_Init>
  MX_DMA_Init();
 8000dc2:	f000 f965 	bl	8001090 <MX_DMA_Init>
  MX_DCMI_Init();
 8000dc6:	f000 f911 	bl	8000fec <MX_DCMI_Init>
  MX_FSMC_Init();
 8000dca:	f000 fa81 	bl	80012d0 <MX_FSMC_Init>
  /* USER CODE BEGIN 2 */
  while(APPLICATION_READY!=Appli_state)
 8000dce:	e001      	b.n	8000dd4 <main+0x30>
	  MX_USB_HOST_Process();
 8000dd0:	f00d fe1e 	bl	800ea10 <MX_USB_HOST_Process>
  while(APPLICATION_READY!=Appli_state)
 8000dd4:	4b3e      	ldr	r3, [pc, #248]	; (8000ed0 <main+0x12c>)
 8000dd6:	781b      	ldrb	r3, [r3, #0]
 8000dd8:	2b02      	cmp	r3, #2
 8000dda:	d1f9      	bne.n	8000dd0 <main+0x2c>
  printf("state %d\r\n",Appli_state);
 8000ddc:	4b3c      	ldr	r3, [pc, #240]	; (8000ed0 <main+0x12c>)
 8000dde:	781b      	ldrb	r3, [r3, #0]
 8000de0:	4619      	mov	r1, r3
 8000de2:	483c      	ldr	r0, [pc, #240]	; (8000ed4 <main+0x130>)
 8000de4:	f00e fa2a 	bl	800f23c <iprintf>
  PY_OV2640_RGB565_CONFIG();
 8000de8:	f000 fae8 	bl	80013bc <PY_OV2640_RGB565_CONFIG>
  printf("hello world %d \r\n",Appli_state);
 8000dec:	4b38      	ldr	r3, [pc, #224]	; (8000ed0 <main+0x12c>)
 8000dee:	781b      	ldrb	r3, [r3, #0]
 8000df0:	4619      	mov	r1, r3
 8000df2:	4839      	ldr	r0, [pc, #228]	; (8000ed8 <main+0x134>)
 8000df4:	f00e fa22 	bl	800f23c <iprintf>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

		HAL_Delay(1);
 8000df8:	2001      	movs	r0, #1
 8000dfa:	f001 f9c7 	bl	800218c <HAL_Delay>

					DCMI_DMA_MemInc_En();
 8000dfe:	f000 fac7 	bl	8001390 <DCMI_DMA_MemInc_En>
		    	 for (uint8_t i=0; i<5;i++)
 8000e02:	2300      	movs	r3, #0
 8000e04:	71fb      	strb	r3, [r7, #7]
 8000e06:	e059      	b.n	8000ebc <main+0x118>
		    	  {

			 		     HAL_DCMI_DisableCrop (&hdcmi);
 8000e08:	4834      	ldr	r0, [pc, #208]	; (8000edc <main+0x138>)
 8000e0a:	f001 fcca 	bl	80027a2 <HAL_DCMI_DisableCrop>
			 	    	 DCMI_RN = HEIGHT;
 8000e0e:	4b34      	ldr	r3, [pc, #208]	; (8000ee0 <main+0x13c>)
 8000e10:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8000e14:	601a      	str	r2, [r3, #0]
			 	    	 DCMI_CN = 1280;
 8000e16:	4b33      	ldr	r3, [pc, #204]	; (8000ee4 <main+0x140>)
 8000e18:	f44f 62a0 	mov.w	r2, #1280	; 0x500
 8000e1c:	601a      	str	r2, [r3, #0]
			 	    	 DCMI_RS =0;
 8000e1e:	4b32      	ldr	r3, [pc, #200]	; (8000ee8 <main+0x144>)
 8000e20:	2200      	movs	r2, #0
 8000e22:	601a      	str	r2, [r3, #0]
			 	    	 DCMI_CS = 0;
 8000e24:	4b31      	ldr	r3, [pc, #196]	; (8000eec <main+0x148>)
 8000e26:	2200      	movs	r2, #0
 8000e28:	601a      	str	r2, [r3, #0]
			 	    	 HAL_DCMI_ConfigCrop (&hdcmi, DCMI_CS, DCMI_RS, DCMI_CN, DCMI_RN);
 8000e2a:	4b30      	ldr	r3, [pc, #192]	; (8000eec <main+0x148>)
 8000e2c:	6819      	ldr	r1, [r3, #0]
 8000e2e:	4b2e      	ldr	r3, [pc, #184]	; (8000ee8 <main+0x144>)
 8000e30:	681a      	ldr	r2, [r3, #0]
 8000e32:	4b2c      	ldr	r3, [pc, #176]	; (8000ee4 <main+0x140>)
 8000e34:	6818      	ldr	r0, [r3, #0]
 8000e36:	4b2a      	ldr	r3, [pc, #168]	; (8000ee0 <main+0x13c>)
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	9300      	str	r3, [sp, #0]
 8000e3c:	4603      	mov	r3, r0
 8000e3e:	4827      	ldr	r0, [pc, #156]	; (8000edc <main+0x138>)
 8000e40:	f001 fc7c 	bl	800273c <HAL_DCMI_ConfigCrop>
			 	    	 HAL_Delay(1);
 8000e44:	2001      	movs	r0, #1
 8000e46:	f001 f9a1 	bl	800218c <HAL_Delay>
			 	    	 HAL_DCMI_EnableCrop (&hdcmi);
 8000e4a:	4824      	ldr	r0, [pc, #144]	; (8000edc <main+0x138>)
 8000e4c:	f001 fcd3 	bl	80027f6 <HAL_DCMI_EnableCrop>
			 	    	 HAL_Delay(1);
 8000e50:	2001      	movs	r0, #1
 8000e52:	f001 f99b 	bl	800218c <HAL_Delay>
			 	    	 dcmi_dma_status = HAL_DCMI_Start_DMA(&hdcmi, DCMI_MODE_SNAPSHOT, (uint32_t)testsram,DCMI_CN*DCMI_RN/4);
 8000e56:	4926      	ldr	r1, [pc, #152]	; (8000ef0 <main+0x14c>)
 8000e58:	4b22      	ldr	r3, [pc, #136]	; (8000ee4 <main+0x140>)
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	4a20      	ldr	r2, [pc, #128]	; (8000ee0 <main+0x13c>)
 8000e5e:	6812      	ldr	r2, [r2, #0]
 8000e60:	fb02 f303 	mul.w	r3, r2, r3
 8000e64:	089b      	lsrs	r3, r3, #2
 8000e66:	460a      	mov	r2, r1
 8000e68:	2102      	movs	r1, #2
 8000e6a:	481c      	ldr	r0, [pc, #112]	; (8000edc <main+0x138>)
 8000e6c:	f001 fac4 	bl	80023f8 <HAL_DCMI_Start_DMA>
 8000e70:	4603      	mov	r3, r0
 8000e72:	461a      	mov	r2, r3
 8000e74:	4b1f      	ldr	r3, [pc, #124]	; (8000ef4 <main+0x150>)
 8000e76:	701a      	strb	r2, [r3, #0]
			             printf("start dcmi dma \r\n");
 8000e78:	481f      	ldr	r0, [pc, #124]	; (8000ef8 <main+0x154>)
 8000e7a:	f00e fa7b 	bl	800f374 <puts>

			 	    	 while(HAL_DMA_GetState(&hdcmi)==HAL_DMA_STATE_BUSY){} ;
 8000e7e:	bf00      	nop
 8000e80:	4816      	ldr	r0, [pc, #88]	; (8000edc <main+0x138>)
 8000e82:	f002 f97b 	bl	800317c <HAL_DMA_GetState>
 8000e86:	4603      	mov	r3, r0
 8000e88:	2b02      	cmp	r3, #2
 8000e8a:	d0f9      	beq.n	8000e80 <main+0xdc>
		 	 	    	 HAL_DCMI_Stop(&hdcmi);
 8000e8c:	4813      	ldr	r0, [pc, #76]	; (8000edc <main+0x138>)
 8000e8e:	f001 fb53 	bl	8002538 <HAL_DCMI_Stop>
			             sprintf(filename,"%d.bmp",i);
 8000e92:	79fb      	ldrb	r3, [r7, #7]
 8000e94:	461a      	mov	r2, r3
 8000e96:	4919      	ldr	r1, [pc, #100]	; (8000efc <main+0x158>)
 8000e98:	4819      	ldr	r0, [pc, #100]	; (8000f00 <main+0x15c>)
 8000e9a:	f00e fa83 	bl	800f3a4 <siprintf>
			             printf("filename: %s\r\n",filename);
 8000e9e:	4918      	ldr	r1, [pc, #96]	; (8000f00 <main+0x15c>)
 8000ea0:	4818      	ldr	r0, [pc, #96]	; (8000f04 <main+0x160>)
 8000ea2:	f00e f9cb 	bl	800f23c <iprintf>

		    	 	 	 ETX_MSC_ProcessUsbDevice(filename,(uint8_t*)testsram);
 8000ea6:	4912      	ldr	r1, [pc, #72]	; (8000ef0 <main+0x14c>)
 8000ea8:	4815      	ldr	r0, [pc, #84]	; (8000f00 <main+0x15c>)
 8000eaa:	f7ff fef3 	bl	8000c94 <ETX_MSC_ProcessUsbDevice>
		   	    	 HAL_Delay(1000);
 8000eae:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000eb2:	f001 f96b 	bl	800218c <HAL_Delay>
		    	 for (uint8_t i=0; i<5;i++)
 8000eb6:	79fb      	ldrb	r3, [r7, #7]
 8000eb8:	3301      	adds	r3, #1
 8000eba:	71fb      	strb	r3, [r7, #7]
 8000ebc:	79fb      	ldrb	r3, [r7, #7]
 8000ebe:	2b04      	cmp	r3, #4
 8000ec0:	d9a2      	bls.n	8000e08 <main+0x64>

		    	 }
		    	 HAL_Delay(5000000);
 8000ec2:	4811      	ldr	r0, [pc, #68]	; (8000f08 <main+0x164>)
 8000ec4:	f001 f962 	bl	800218c <HAL_Delay>


    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8000ec8:	f00d fda2 	bl	800ea10 <MX_USB_HOST_Process>
		HAL_Delay(1);
 8000ecc:	e794      	b.n	8000df8 <main+0x54>
 8000ece:	bf00      	nop
 8000ed0:	20000100 	.word	0x20000100
 8000ed4:	080104ec 	.word	0x080104ec
 8000ed8:	080104f8 	.word	0x080104f8
 8000edc:	20002228 	.word	0x20002228
 8000ee0:	200000b0 	.word	0x200000b0
 8000ee4:	200000b4 	.word	0x200000b4
 8000ee8:	200000b8 	.word	0x200000b8
 8000eec:	200000bc 	.word	0x200000bc
 8000ef0:	68000000 	.word	0x68000000
 8000ef4:	200000c0 	.word	0x200000c0
 8000ef8:	0801050c 	.word	0x0801050c
 8000efc:	08010520 	.word	0x08010520
 8000f00:	20002220 	.word	0x20002220
 8000f04:	08010528 	.word	0x08010528
 8000f08:	004c4b40 	.word	0x004c4b40

08000f0c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b094      	sub	sp, #80	; 0x50
 8000f10:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f12:	f107 0320 	add.w	r3, r7, #32
 8000f16:	2230      	movs	r2, #48	; 0x30
 8000f18:	2100      	movs	r1, #0
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	f00e f8dc 	bl	800f0d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f20:	f107 030c 	add.w	r3, r7, #12
 8000f24:	2200      	movs	r2, #0
 8000f26:	601a      	str	r2, [r3, #0]
 8000f28:	605a      	str	r2, [r3, #4]
 8000f2a:	609a      	str	r2, [r3, #8]
 8000f2c:	60da      	str	r2, [r3, #12]
 8000f2e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f30:	2300      	movs	r3, #0
 8000f32:	60bb      	str	r3, [r7, #8]
 8000f34:	4b2b      	ldr	r3, [pc, #172]	; (8000fe4 <SystemClock_Config+0xd8>)
 8000f36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f38:	4a2a      	ldr	r2, [pc, #168]	; (8000fe4 <SystemClock_Config+0xd8>)
 8000f3a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f3e:	6413      	str	r3, [r2, #64]	; 0x40
 8000f40:	4b28      	ldr	r3, [pc, #160]	; (8000fe4 <SystemClock_Config+0xd8>)
 8000f42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f44:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f48:	60bb      	str	r3, [r7, #8]
 8000f4a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	607b      	str	r3, [r7, #4]
 8000f50:	4b25      	ldr	r3, [pc, #148]	; (8000fe8 <SystemClock_Config+0xdc>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	4a24      	ldr	r2, [pc, #144]	; (8000fe8 <SystemClock_Config+0xdc>)
 8000f56:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f5a:	6013      	str	r3, [r2, #0]
 8000f5c:	4b22      	ldr	r3, [pc, #136]	; (8000fe8 <SystemClock_Config+0xdc>)
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f64:	607b      	str	r3, [r7, #4]
 8000f66:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000f68:	2301      	movs	r3, #1
 8000f6a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000f6c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000f70:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f72:	2302      	movs	r3, #2
 8000f74:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000f76:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000f7a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000f7c:	2304      	movs	r3, #4
 8000f7e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 8000f80:	2360      	movs	r3, #96	; 0x60
 8000f82:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000f84:	2302      	movs	r3, #2
 8000f86:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000f88:	2304      	movs	r3, #4
 8000f8a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f8c:	f107 0320 	add.w	r3, r7, #32
 8000f90:	4618      	mov	r0, r3
 8000f92:	f005 faa7 	bl	80064e4 <HAL_RCC_OscConfig>
 8000f96:	4603      	mov	r3, r0
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d001      	beq.n	8000fa0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000f9c:	f000 fa5e 	bl	800145c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fa0:	230f      	movs	r3, #15
 8000fa2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000fa4:	2302      	movs	r3, #2
 8000fa6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000fac:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000fb0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000fb2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000fb6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000fb8:	f107 030c 	add.w	r3, r7, #12
 8000fbc:	2103      	movs	r1, #3
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	f005 fd08 	bl	80069d4 <HAL_RCC_ClockConfig>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d001      	beq.n	8000fce <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000fca:	f000 fa47 	bl	800145c <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_PLLCLK, RCC_MCODIV_4);
 8000fce:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8000fd2:	f44f 01c0 	mov.w	r1, #6291456	; 0x600000
 8000fd6:	2000      	movs	r0, #0
 8000fd8:	f005 fde2 	bl	8006ba0 <HAL_RCC_MCOConfig>
}
 8000fdc:	bf00      	nop
 8000fde:	3750      	adds	r7, #80	; 0x50
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	40023800 	.word	0x40023800
 8000fe8:	40007000 	.word	0x40007000

08000fec <MX_DCMI_Init>:
  * @brief DCMI Initialization Function
  * @param None
  * @retval None
  */
static void MX_DCMI_Init(void)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	af00      	add	r7, sp, #0
  /* USER CODE END DCMI_Init 0 */

  /* USER CODE BEGIN DCMI_Init 1 */

  /* USER CODE END DCMI_Init 1 */
  hdcmi.Instance = DCMI;
 8000ff0:	4b10      	ldr	r3, [pc, #64]	; (8001034 <MX_DCMI_Init+0x48>)
 8000ff2:	4a11      	ldr	r2, [pc, #68]	; (8001038 <MX_DCMI_Init+0x4c>)
 8000ff4:	601a      	str	r2, [r3, #0]
  hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 8000ff6:	4b0f      	ldr	r3, [pc, #60]	; (8001034 <MX_DCMI_Init+0x48>)
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	605a      	str	r2, [r3, #4]
  hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_RISING;
 8000ffc:	4b0d      	ldr	r3, [pc, #52]	; (8001034 <MX_DCMI_Init+0x48>)
 8000ffe:	2220      	movs	r2, #32
 8001000:	609a      	str	r2, [r3, #8]
  hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_LOW;
 8001002:	4b0c      	ldr	r3, [pc, #48]	; (8001034 <MX_DCMI_Init+0x48>)
 8001004:	2200      	movs	r2, #0
 8001006:	60da      	str	r2, [r3, #12]
  hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_LOW;
 8001008:	4b0a      	ldr	r3, [pc, #40]	; (8001034 <MX_DCMI_Init+0x48>)
 800100a:	2200      	movs	r2, #0
 800100c:	611a      	str	r2, [r3, #16]
  hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 800100e:	4b09      	ldr	r3, [pc, #36]	; (8001034 <MX_DCMI_Init+0x48>)
 8001010:	2200      	movs	r2, #0
 8001012:	615a      	str	r2, [r3, #20]
  hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 8001014:	4b07      	ldr	r3, [pc, #28]	; (8001034 <MX_DCMI_Init+0x48>)
 8001016:	2200      	movs	r2, #0
 8001018:	619a      	str	r2, [r3, #24]
  hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 800101a:	4b06      	ldr	r3, [pc, #24]	; (8001034 <MX_DCMI_Init+0x48>)
 800101c:	2200      	movs	r2, #0
 800101e:	621a      	str	r2, [r3, #32]
  if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 8001020:	4804      	ldr	r0, [pc, #16]	; (8001034 <MX_DCMI_Init+0x48>)
 8001022:	f001 fcbe 	bl	80029a2 <HAL_DCMI_Init>
 8001026:	4603      	mov	r3, r0
 8001028:	2b00      	cmp	r3, #0
 800102a:	d001      	beq.n	8001030 <MX_DCMI_Init+0x44>
  {
    Error_Handler();
 800102c:	f000 fa16 	bl	800145c <Error_Handler>
  }
  /* USER CODE BEGIN DCMI_Init 2 */

  /* USER CODE END DCMI_Init 2 */

}
 8001030:	bf00      	nop
 8001032:	bd80      	pop	{r7, pc}
 8001034:	20002228 	.word	0x20002228
 8001038:	50050000 	.word	0x50050000

0800103c <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8001040:	4b11      	ldr	r3, [pc, #68]	; (8001088 <MX_UART4_Init+0x4c>)
 8001042:	4a12      	ldr	r2, [pc, #72]	; (800108c <MX_UART4_Init+0x50>)
 8001044:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8001046:	4b10      	ldr	r3, [pc, #64]	; (8001088 <MX_UART4_Init+0x4c>)
 8001048:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800104c:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800104e:	4b0e      	ldr	r3, [pc, #56]	; (8001088 <MX_UART4_Init+0x4c>)
 8001050:	2200      	movs	r2, #0
 8001052:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001054:	4b0c      	ldr	r3, [pc, #48]	; (8001088 <MX_UART4_Init+0x4c>)
 8001056:	2200      	movs	r2, #0
 8001058:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800105a:	4b0b      	ldr	r3, [pc, #44]	; (8001088 <MX_UART4_Init+0x4c>)
 800105c:	2200      	movs	r2, #0
 800105e:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001060:	4b09      	ldr	r3, [pc, #36]	; (8001088 <MX_UART4_Init+0x4c>)
 8001062:	220c      	movs	r2, #12
 8001064:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001066:	4b08      	ldr	r3, [pc, #32]	; (8001088 <MX_UART4_Init+0x4c>)
 8001068:	2200      	movs	r2, #0
 800106a:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 800106c:	4b06      	ldr	r3, [pc, #24]	; (8001088 <MX_UART4_Init+0x4c>)
 800106e:	2200      	movs	r2, #0
 8001070:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8001072:	4805      	ldr	r0, [pc, #20]	; (8001088 <MX_UART4_Init+0x4c>)
 8001074:	f005 ff56 	bl	8006f24 <HAL_UART_Init>
 8001078:	4603      	mov	r3, r0
 800107a:	2b00      	cmp	r3, #0
 800107c:	d001      	beq.n	8001082 <MX_UART4_Init+0x46>
  {
    Error_Handler();
 800107e:	f000 f9ed 	bl	800145c <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8001082:	bf00      	nop
 8001084:	bd80      	pop	{r7, pc}
 8001086:	bf00      	nop
 8001088:	2000226c 	.word	0x2000226c
 800108c:	40004c00 	.word	0x40004c00

08001090 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b082      	sub	sp, #8
 8001094:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001096:	2300      	movs	r3, #0
 8001098:	607b      	str	r3, [r7, #4]
 800109a:	4b0c      	ldr	r3, [pc, #48]	; (80010cc <MX_DMA_Init+0x3c>)
 800109c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800109e:	4a0b      	ldr	r2, [pc, #44]	; (80010cc <MX_DMA_Init+0x3c>)
 80010a0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80010a4:	6313      	str	r3, [r2, #48]	; 0x30
 80010a6:	4b09      	ldr	r3, [pc, #36]	; (80010cc <MX_DMA_Init+0x3c>)
 80010a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80010ae:	607b      	str	r3, [r7, #4]
 80010b0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 1, 0);
 80010b2:	2200      	movs	r2, #0
 80010b4:	2101      	movs	r1, #1
 80010b6:	2039      	movs	r0, #57	; 0x39
 80010b8:	f001 f967 	bl	800238a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 80010bc:	2039      	movs	r0, #57	; 0x39
 80010be:	f001 f980 	bl	80023c2 <HAL_NVIC_EnableIRQ>

}
 80010c2:	bf00      	nop
 80010c4:	3708      	adds	r7, #8
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}
 80010ca:	bf00      	nop
 80010cc:	40023800 	.word	0x40023800

080010d0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b08e      	sub	sp, #56	; 0x38
 80010d4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010da:	2200      	movs	r2, #0
 80010dc:	601a      	str	r2, [r3, #0]
 80010de:	605a      	str	r2, [r3, #4]
 80010e0:	609a      	str	r2, [r3, #8]
 80010e2:	60da      	str	r2, [r3, #12]
 80010e4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80010e6:	2300      	movs	r3, #0
 80010e8:	623b      	str	r3, [r7, #32]
 80010ea:	4b74      	ldr	r3, [pc, #464]	; (80012bc <MX_GPIO_Init+0x1ec>)
 80010ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ee:	4a73      	ldr	r2, [pc, #460]	; (80012bc <MX_GPIO_Init+0x1ec>)
 80010f0:	f043 0310 	orr.w	r3, r3, #16
 80010f4:	6313      	str	r3, [r2, #48]	; 0x30
 80010f6:	4b71      	ldr	r3, [pc, #452]	; (80012bc <MX_GPIO_Init+0x1ec>)
 80010f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010fa:	f003 0310 	and.w	r3, r3, #16
 80010fe:	623b      	str	r3, [r7, #32]
 8001100:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001102:	2300      	movs	r3, #0
 8001104:	61fb      	str	r3, [r7, #28]
 8001106:	4b6d      	ldr	r3, [pc, #436]	; (80012bc <MX_GPIO_Init+0x1ec>)
 8001108:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800110a:	4a6c      	ldr	r2, [pc, #432]	; (80012bc <MX_GPIO_Init+0x1ec>)
 800110c:	f043 0320 	orr.w	r3, r3, #32
 8001110:	6313      	str	r3, [r2, #48]	; 0x30
 8001112:	4b6a      	ldr	r3, [pc, #424]	; (80012bc <MX_GPIO_Init+0x1ec>)
 8001114:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001116:	f003 0320 	and.w	r3, r3, #32
 800111a:	61fb      	str	r3, [r7, #28]
 800111c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800111e:	2300      	movs	r3, #0
 8001120:	61bb      	str	r3, [r7, #24]
 8001122:	4b66      	ldr	r3, [pc, #408]	; (80012bc <MX_GPIO_Init+0x1ec>)
 8001124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001126:	4a65      	ldr	r2, [pc, #404]	; (80012bc <MX_GPIO_Init+0x1ec>)
 8001128:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800112c:	6313      	str	r3, [r2, #48]	; 0x30
 800112e:	4b63      	ldr	r3, [pc, #396]	; (80012bc <MX_GPIO_Init+0x1ec>)
 8001130:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001132:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001136:	61bb      	str	r3, [r7, #24]
 8001138:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800113a:	2300      	movs	r3, #0
 800113c:	617b      	str	r3, [r7, #20]
 800113e:	4b5f      	ldr	r3, [pc, #380]	; (80012bc <MX_GPIO_Init+0x1ec>)
 8001140:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001142:	4a5e      	ldr	r2, [pc, #376]	; (80012bc <MX_GPIO_Init+0x1ec>)
 8001144:	f043 0301 	orr.w	r3, r3, #1
 8001148:	6313      	str	r3, [r2, #48]	; 0x30
 800114a:	4b5c      	ldr	r3, [pc, #368]	; (80012bc <MX_GPIO_Init+0x1ec>)
 800114c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800114e:	f003 0301 	and.w	r3, r3, #1
 8001152:	617b      	str	r3, [r7, #20]
 8001154:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001156:	2300      	movs	r3, #0
 8001158:	613b      	str	r3, [r7, #16]
 800115a:	4b58      	ldr	r3, [pc, #352]	; (80012bc <MX_GPIO_Init+0x1ec>)
 800115c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800115e:	4a57      	ldr	r2, [pc, #348]	; (80012bc <MX_GPIO_Init+0x1ec>)
 8001160:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001164:	6313      	str	r3, [r2, #48]	; 0x30
 8001166:	4b55      	ldr	r3, [pc, #340]	; (80012bc <MX_GPIO_Init+0x1ec>)
 8001168:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800116a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800116e:	613b      	str	r3, [r7, #16]
 8001170:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001172:	2300      	movs	r3, #0
 8001174:	60fb      	str	r3, [r7, #12]
 8001176:	4b51      	ldr	r3, [pc, #324]	; (80012bc <MX_GPIO_Init+0x1ec>)
 8001178:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800117a:	4a50      	ldr	r2, [pc, #320]	; (80012bc <MX_GPIO_Init+0x1ec>)
 800117c:	f043 0302 	orr.w	r3, r3, #2
 8001180:	6313      	str	r3, [r2, #48]	; 0x30
 8001182:	4b4e      	ldr	r3, [pc, #312]	; (80012bc <MX_GPIO_Init+0x1ec>)
 8001184:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001186:	f003 0302 	and.w	r3, r3, #2
 800118a:	60fb      	str	r3, [r7, #12]
 800118c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800118e:	2300      	movs	r3, #0
 8001190:	60bb      	str	r3, [r7, #8]
 8001192:	4b4a      	ldr	r3, [pc, #296]	; (80012bc <MX_GPIO_Init+0x1ec>)
 8001194:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001196:	4a49      	ldr	r2, [pc, #292]	; (80012bc <MX_GPIO_Init+0x1ec>)
 8001198:	f043 0308 	orr.w	r3, r3, #8
 800119c:	6313      	str	r3, [r2, #48]	; 0x30
 800119e:	4b47      	ldr	r3, [pc, #284]	; (80012bc <MX_GPIO_Init+0x1ec>)
 80011a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011a2:	f003 0308 	and.w	r3, r3, #8
 80011a6:	60bb      	str	r3, [r7, #8]
 80011a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011aa:	2300      	movs	r3, #0
 80011ac:	607b      	str	r3, [r7, #4]
 80011ae:	4b43      	ldr	r3, [pc, #268]	; (80012bc <MX_GPIO_Init+0x1ec>)
 80011b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011b2:	4a42      	ldr	r2, [pc, #264]	; (80012bc <MX_GPIO_Init+0x1ec>)
 80011b4:	f043 0304 	orr.w	r3, r3, #4
 80011b8:	6313      	str	r3, [r2, #48]	; 0x30
 80011ba:	4b40      	ldr	r3, [pc, #256]	; (80012bc <MX_GPIO_Init+0x1ec>)
 80011bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011be:	f003 0304 	and.w	r3, r3, #4
 80011c2:	607b      	str	r3, [r7, #4]
 80011c4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 80011c6:	2201      	movs	r2, #1
 80011c8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80011cc:	483c      	ldr	r0, [pc, #240]	; (80012c0 <MX_GPIO_Init+0x1f0>)
 80011ce:	f003 fbff 	bl	80049d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, GPIO_PIN_RESET);
 80011d2:	2200      	movs	r2, #0
 80011d4:	2108      	movs	r1, #8
 80011d6:	483b      	ldr	r0, [pc, #236]	; (80012c4 <MX_GPIO_Init+0x1f4>)
 80011d8:	f003 fbfa 	bl	80049d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_SET);
 80011dc:	2201      	movs	r2, #1
 80011de:	21c0      	movs	r1, #192	; 0xc0
 80011e0:	4838      	ldr	r0, [pc, #224]	; (80012c4 <MX_GPIO_Init+0x1f4>)
 80011e2:	f003 fbf5 	bl	80049d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_9, GPIO_PIN_RESET);
 80011e6:	2200      	movs	r2, #0
 80011e8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80011ec:	4836      	ldr	r0, [pc, #216]	; (80012c8 <MX_GPIO_Init+0x1f8>)
 80011ee:	f003 fbef 	bl	80049d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_15, GPIO_PIN_SET);
 80011f2:	2201      	movs	r2, #1
 80011f4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80011f8:	4833      	ldr	r0, [pc, #204]	; (80012c8 <MX_GPIO_Init+0x1f8>)
 80011fa:	f003 fbe9 	bl	80049d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80011fe:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001202:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001204:	2301      	movs	r3, #1
 8001206:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001208:	2300      	movs	r3, #0
 800120a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800120c:	2300      	movs	r3, #0
 800120e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001210:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001214:	4619      	mov	r1, r3
 8001216:	482a      	ldr	r0, [pc, #168]	; (80012c0 <MX_GPIO_Init+0x1f0>)
 8001218:	f003 fa26 	bl	8004668 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 800121c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001220:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001222:	2302      	movs	r3, #2
 8001224:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001226:	2300      	movs	r3, #0
 8001228:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800122a:	2300      	movs	r3, #0
 800122c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800122e:	2300      	movs	r3, #0
 8001230:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001232:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001236:	4619      	mov	r1, r3
 8001238:	4824      	ldr	r0, [pc, #144]	; (80012cc <MX_GPIO_Init+0x1fc>)
 800123a:	f003 fa15 	bl	8004668 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 800123e:	2308      	movs	r3, #8
 8001240:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001242:	2301      	movs	r3, #1
 8001244:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001246:	2300      	movs	r3, #0
 8001248:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800124a:	2300      	movs	r3, #0
 800124c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800124e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001252:	4619      	mov	r1, r3
 8001254:	481b      	ldr	r0, [pc, #108]	; (80012c4 <MX_GPIO_Init+0x1f4>)
 8001256:	f003 fa07 	bl	8004668 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800125a:	23c0      	movs	r3, #192	; 0xc0
 800125c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800125e:	2301      	movs	r3, #1
 8001260:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001262:	2301      	movs	r3, #1
 8001264:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001266:	2303      	movs	r3, #3
 8001268:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800126a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800126e:	4619      	mov	r1, r3
 8001270:	4814      	ldr	r0, [pc, #80]	; (80012c4 <MX_GPIO_Init+0x1f4>)
 8001272:	f003 f9f9 	bl	8004668 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001276:	f44f 7300 	mov.w	r3, #512	; 0x200
 800127a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800127c:	2301      	movs	r3, #1
 800127e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001280:	2302      	movs	r3, #2
 8001282:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001284:	2300      	movs	r3, #0
 8001286:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001288:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800128c:	4619      	mov	r1, r3
 800128e:	480e      	ldr	r0, [pc, #56]	; (80012c8 <MX_GPIO_Init+0x1f8>)
 8001290:	f003 f9ea 	bl	8004668 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001294:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001298:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800129a:	2301      	movs	r3, #1
 800129c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800129e:	2300      	movs	r3, #0
 80012a0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012a2:	2300      	movs	r3, #0
 80012a4:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80012a6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012aa:	4619      	mov	r1, r3
 80012ac:	4806      	ldr	r0, [pc, #24]	; (80012c8 <MX_GPIO_Init+0x1f8>)
 80012ae:	f003 f9db 	bl	8004668 <HAL_GPIO_Init>

}
 80012b2:	bf00      	nop
 80012b4:	3738      	adds	r7, #56	; 0x38
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	bf00      	nop
 80012bc:	40023800 	.word	0x40023800
 80012c0:	40020400 	.word	0x40020400
 80012c4:	40020c00 	.word	0x40020c00
 80012c8:	40021800 	.word	0x40021800
 80012cc:	40020000 	.word	0x40020000

080012d0 <MX_FSMC_Init>:

/* FSMC initialization function */
static void MX_FSMC_Init(void)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b088      	sub	sp, #32
 80012d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 80012d6:	1d3b      	adds	r3, r7, #4
 80012d8:	2200      	movs	r2, #0
 80012da:	601a      	str	r2, [r3, #0]
 80012dc:	605a      	str	r2, [r3, #4]
 80012de:	609a      	str	r2, [r3, #8]
 80012e0:	60da      	str	r2, [r3, #12]
 80012e2:	611a      	str	r2, [r3, #16]
 80012e4:	615a      	str	r2, [r3, #20]
 80012e6:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM3 memory initialization sequence
  */
  hsram3.Instance = FSMC_NORSRAM_DEVICE;
 80012e8:	4b27      	ldr	r3, [pc, #156]	; (8001388 <MX_FSMC_Init+0xb8>)
 80012ea:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 80012ee:	601a      	str	r2, [r3, #0]
  hsram3.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 80012f0:	4b25      	ldr	r3, [pc, #148]	; (8001388 <MX_FSMC_Init+0xb8>)
 80012f2:	4a26      	ldr	r2, [pc, #152]	; (800138c <MX_FSMC_Init+0xbc>)
 80012f4:	605a      	str	r2, [r3, #4]
  /* hsram3.Init */
  hsram3.Init.NSBank = FSMC_NORSRAM_BANK3;
 80012f6:	4b24      	ldr	r3, [pc, #144]	; (8001388 <MX_FSMC_Init+0xb8>)
 80012f8:	2204      	movs	r2, #4
 80012fa:	609a      	str	r2, [r3, #8]
  hsram3.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 80012fc:	4b22      	ldr	r3, [pc, #136]	; (8001388 <MX_FSMC_Init+0xb8>)
 80012fe:	2200      	movs	r2, #0
 8001300:	60da      	str	r2, [r3, #12]
  hsram3.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8001302:	4b21      	ldr	r3, [pc, #132]	; (8001388 <MX_FSMC_Init+0xb8>)
 8001304:	2200      	movs	r2, #0
 8001306:	611a      	str	r2, [r3, #16]
  hsram3.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8001308:	4b1f      	ldr	r3, [pc, #124]	; (8001388 <MX_FSMC_Init+0xb8>)
 800130a:	2210      	movs	r2, #16
 800130c:	615a      	str	r2, [r3, #20]
  hsram3.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 800130e:	4b1e      	ldr	r3, [pc, #120]	; (8001388 <MX_FSMC_Init+0xb8>)
 8001310:	2200      	movs	r2, #0
 8001312:	619a      	str	r2, [r3, #24]
  hsram3.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8001314:	4b1c      	ldr	r3, [pc, #112]	; (8001388 <MX_FSMC_Init+0xb8>)
 8001316:	2200      	movs	r2, #0
 8001318:	61da      	str	r2, [r3, #28]
  hsram3.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 800131a:	4b1b      	ldr	r3, [pc, #108]	; (8001388 <MX_FSMC_Init+0xb8>)
 800131c:	2200      	movs	r2, #0
 800131e:	621a      	str	r2, [r3, #32]
  hsram3.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8001320:	4b19      	ldr	r3, [pc, #100]	; (8001388 <MX_FSMC_Init+0xb8>)
 8001322:	2200      	movs	r2, #0
 8001324:	625a      	str	r2, [r3, #36]	; 0x24
  hsram3.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8001326:	4b18      	ldr	r3, [pc, #96]	; (8001388 <MX_FSMC_Init+0xb8>)
 8001328:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800132c:	629a      	str	r2, [r3, #40]	; 0x28
  hsram3.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 800132e:	4b16      	ldr	r3, [pc, #88]	; (8001388 <MX_FSMC_Init+0xb8>)
 8001330:	2200      	movs	r2, #0
 8001332:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram3.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 8001334:	4b14      	ldr	r3, [pc, #80]	; (8001388 <MX_FSMC_Init+0xb8>)
 8001336:	2200      	movs	r2, #0
 8001338:	631a      	str	r2, [r3, #48]	; 0x30
  hsram3.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 800133a:	4b13      	ldr	r3, [pc, #76]	; (8001388 <MX_FSMC_Init+0xb8>)
 800133c:	2200      	movs	r2, #0
 800133e:	635a      	str	r2, [r3, #52]	; 0x34
  hsram3.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8001340:	4b11      	ldr	r3, [pc, #68]	; (8001388 <MX_FSMC_Init+0xb8>)
 8001342:	2200      	movs	r2, #0
 8001344:	639a      	str	r2, [r3, #56]	; 0x38
  hsram3.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8001346:	4b10      	ldr	r3, [pc, #64]	; (8001388 <MX_FSMC_Init+0xb8>)
 8001348:	2200      	movs	r2, #0
 800134a:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 0;
 800134c:	2300      	movs	r3, #0
 800134e:	607b      	str	r3, [r7, #4]
  Timing.AddressHoldTime = 15;
 8001350:	230f      	movs	r3, #15
 8001352:	60bb      	str	r3, [r7, #8]
  Timing.DataSetupTime = 4;
 8001354:	2304      	movs	r3, #4
 8001356:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 0;
 8001358:	2300      	movs	r3, #0
 800135a:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 800135c:	2310      	movs	r3, #16
 800135e:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 8001360:	2311      	movs	r3, #17
 8001362:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8001364:	2300      	movs	r3, #0
 8001366:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram3, &Timing, NULL) != HAL_OK)
 8001368:	1d3b      	adds	r3, r7, #4
 800136a:	2200      	movs	r2, #0
 800136c:	4619      	mov	r1, r3
 800136e:	4806      	ldr	r0, [pc, #24]	; (8001388 <MX_FSMC_Init+0xb8>)
 8001370:	f005 fd94 	bl	8006e9c <HAL_SRAM_Init>
 8001374:	4603      	mov	r3, r0
 8001376:	2b00      	cmp	r3, #0
 8001378:	d001      	beq.n	800137e <MX_FSMC_Init+0xae>
  {
    Error_Handler( );
 800137a:	f000 f86f 	bl	800145c <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 800137e:	bf00      	nop
 8001380:	3720      	adds	r7, #32
 8001382:	46bd      	mov	sp, r7
 8001384:	bd80      	pop	{r7, pc}
 8001386:	bf00      	nop
 8001388:	2000113c 	.word	0x2000113c
 800138c:	a0000104 	.word	0xa0000104

08001390 <DCMI_DMA_MemInc_En>:

/* USER CODE BEGIN 4 */


void DCMI_DMA_MemInc_En(void) {
 8001390:	b580      	push	{r7, lr}
 8001392:	af00      	add	r7, sp, #0
	HAL_DMA_DeInit(&hdma_dcmi);
 8001394:	4808      	ldr	r0, [pc, #32]	; (80013b8 <DCMI_DMA_MemInc_En+0x28>)
 8001396:	f001 fc1f 	bl	8002bd8 <HAL_DMA_DeInit>

	hdma_dcmi.Init.MemInc = DMA_MINC_ENABLE;
 800139a:	4b07      	ldr	r3, [pc, #28]	; (80013b8 <DCMI_DMA_MemInc_En+0x28>)
 800139c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80013a0:	611a      	str	r2, [r3, #16]
	if (HAL_DMA_Init(&hdma_dcmi) != HAL_OK) {
 80013a2:	4805      	ldr	r0, [pc, #20]	; (80013b8 <DCMI_DMA_MemInc_En+0x28>)
 80013a4:	f001 fb6a 	bl	8002a7c <HAL_DMA_Init>
 80013a8:	4603      	mov	r3, r0
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d001      	beq.n	80013b2 <DCMI_DMA_MemInc_En+0x22>
		Error_Handler();
 80013ae:	f000 f855 	bl	800145c <Error_Handler>
	}
}
 80013b2:	bf00      	nop
 80013b4:	bd80      	pop	{r7, pc}
 80013b6:	bf00      	nop
 80013b8:	2000118c 	.word	0x2000118c

080013bc <PY_OV2640_RGB565_CONFIG>:
	if (HAL_DMA_Init(&hdma_dcmi) != HAL_OK) {
		Error_Handler();
	}
}

void PY_OV2640_RGB565_CONFIG(void) {
 80013bc:	b580      	push	{r7, lr}
 80013be:	af00      	add	r7, sp, #0
	/*Camera Interface*/
	SCCB_Rst();     //hard reset
 80013c0:	f000 fab4 	bl	800192c <SCCB_Rst>
	HAL_Delay(100);
 80013c4:	2064      	movs	r0, #100	; 0x64
 80013c6:	f000 fee1 	bl	800218c <HAL_Delay>

	//SCCB_WR_Reg(0xff, 0x01);   //soft reset
	//SCCB_WR_Reg(0x12, 0x80);
	//HAL_Delay(100);

	ov2640_verh = SCCB_RD_Reg(0x1c);
 80013ca:	201c      	movs	r0, #28
 80013cc:	f000 fa02 	bl	80017d4 <SCCB_RD_Reg>
 80013d0:	4603      	mov	r3, r0
 80013d2:	461a      	mov	r2, r3
 80013d4:	4b1f      	ldr	r3, [pc, #124]	; (8001454 <PY_OV2640_RGB565_CONFIG+0x98>)
 80013d6:	701a      	strb	r2, [r3, #0]
	HAL_Delay(50);
 80013d8:	2032      	movs	r0, #50	; 0x32
 80013da:	f000 fed7 	bl	800218c <HAL_Delay>
	ov2640_verl = SCCB_RD_Reg(0x1d);
 80013de:	201d      	movs	r0, #29
 80013e0:	f000 f9f8 	bl	80017d4 <SCCB_RD_Reg>
 80013e4:	4603      	mov	r3, r0
 80013e6:	461a      	mov	r2, r3
 80013e8:	4b1b      	ldr	r3, [pc, #108]	; (8001458 <PY_OV2640_RGB565_CONFIG+0x9c>)
 80013ea:	701a      	strb	r2, [r3, #0]
	HAL_Delay(50);
 80013ec:	2032      	movs	r0, #50	; 0x32
 80013ee:	f000 fecd 	bl	800218c <HAL_Delay>

	while ((ov2640_verh == 0xff) || (ov2640_verl == 0xff)) {
 80013f2:	e007      	b.n	8001404 <PY_OV2640_RGB565_CONFIG+0x48>
		//HAL_UART_Transmit(&huart1, &ov2640_verh, 1, 0xFFFFFF);
		HAL_Delay(500);
 80013f4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80013f8:	f000 fec8 	bl	800218c <HAL_Delay>
		//HAL_UART_Transmit(&huart1, &ov2640_verl, 1, 0xFFFFFF);
		HAL_Delay(500);
 80013fc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001400:	f000 fec4 	bl	800218c <HAL_Delay>
	while ((ov2640_verh == 0xff) || (ov2640_verl == 0xff)) {
 8001404:	4b13      	ldr	r3, [pc, #76]	; (8001454 <PY_OV2640_RGB565_CONFIG+0x98>)
 8001406:	781b      	ldrb	r3, [r3, #0]
 8001408:	2bff      	cmp	r3, #255	; 0xff
 800140a:	d0f3      	beq.n	80013f4 <PY_OV2640_RGB565_CONFIG+0x38>
 800140c:	4b12      	ldr	r3, [pc, #72]	; (8001458 <PY_OV2640_RGB565_CONFIG+0x9c>)
 800140e:	781b      	ldrb	r3, [r3, #0]
 8001410:	2bff      	cmp	r3, #255	; 0xff
 8001412:	d0ef      	beq.n	80013f4 <PY_OV2640_RGB565_CONFIG+0x38>
	}

	OV2640_UXGA_Init();
 8001414:	f000 faaa 	bl	800196c <OV2640_UXGA_Init>

	//pix speed adjustment
	SCCB_WR_Reg(0xff, 0x00);
 8001418:	2100      	movs	r1, #0
 800141a:	20ff      	movs	r0, #255	; 0xff
 800141c:	f000 f994 	bl	8001748 <SCCB_WR_Reg>
	SCCB_WR_Reg(0xd3, 0x00);
 8001420:	2100      	movs	r1, #0
 8001422:	20d3      	movs	r0, #211	; 0xd3
 8001424:	f000 f990 	bl	8001748 <SCCB_WR_Reg>
	SCCB_WR_Reg(0XFF, 0X01);
 8001428:	2101      	movs	r1, #1
 800142a:	20ff      	movs	r0, #255	; 0xff
 800142c:	f000 f98c 	bl	8001748 <SCCB_WR_Reg>
	SCCB_WR_Reg(0X11, 0x01);
 8001430:	2101      	movs	r1, #1
 8001432:	2011      	movs	r0, #17
 8001434:	f000 f988 	bl	8001748 <SCCB_WR_Reg>

	OV2640_RGB565_Mode();
 8001438:	f000 fabe 	bl	80019b8 <OV2640_RGB565_Mode>

	OV2640_OutSize_Set(640, 480);
 800143c:	f44f 71f0 	mov.w	r1, #480	; 0x1e0
 8001440:	f44f 7020 	mov.w	r0, #640	; 0x280
 8001444:	f000 fada 	bl	80019fc <OV2640_OutSize_Set>
	HAL_Delay(200);
 8001448:	20c8      	movs	r0, #200	; 0xc8
 800144a:	f000 fe9f 	bl	800218c <HAL_Delay>

}
 800144e:	bf00      	nop
 8001450:	bd80      	pop	{r7, pc}
 8001452:	bf00      	nop
 8001454:	20000000 	.word	0x20000000
 8001458:	20000001 	.word	0x20000001

0800145c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800145c:	b480      	push	{r7}
 800145e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001460:	b672      	cpsid	i
}
 8001462:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001464:	e7fe      	b.n	8001464 <Error_Handler+0x8>
	...

08001468 <SCCB_Start>:
#include <ov2640.h>

//for not open-drain bus

void SCCB_Start(void)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	af00      	add	r7, sp, #0
    SCCB_SDA_H;
 800146c:	2201      	movs	r2, #1
 800146e:	2180      	movs	r1, #128	; 0x80
 8001470:	4814      	ldr	r0, [pc, #80]	; (80014c4 <SCCB_Start+0x5c>)
 8001472:	f003 faad 	bl	80049d0 <HAL_GPIO_WritePin>
    SCCB_SCL_H;
 8001476:	2201      	movs	r2, #1
 8001478:	2140      	movs	r1, #64	; 0x40
 800147a:	4812      	ldr	r0, [pc, #72]	; (80014c4 <SCCB_Start+0x5c>)
 800147c:	f003 faa8 	bl	80049d0 <HAL_GPIO_WritePin>

    tickdelay = ticknumber;while(tickdelay--);
 8001480:	4b11      	ldr	r3, [pc, #68]	; (80014c8 <SCCB_Start+0x60>)
 8001482:	2278      	movs	r2, #120	; 0x78
 8001484:	601a      	str	r2, [r3, #0]
 8001486:	bf00      	nop
 8001488:	4b0f      	ldr	r3, [pc, #60]	; (80014c8 <SCCB_Start+0x60>)
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	1e5a      	subs	r2, r3, #1
 800148e:	490e      	ldr	r1, [pc, #56]	; (80014c8 <SCCB_Start+0x60>)
 8001490:	600a      	str	r2, [r1, #0]
 8001492:	2b00      	cmp	r3, #0
 8001494:	d1f8      	bne.n	8001488 <SCCB_Start+0x20>
    SCCB_SDA_L;
 8001496:	2200      	movs	r2, #0
 8001498:	2180      	movs	r1, #128	; 0x80
 800149a:	480a      	ldr	r0, [pc, #40]	; (80014c4 <SCCB_Start+0x5c>)
 800149c:	f003 fa98 	bl	80049d0 <HAL_GPIO_WritePin>

    tickdelay = ticknumber;while(tickdelay--);
 80014a0:	4b09      	ldr	r3, [pc, #36]	; (80014c8 <SCCB_Start+0x60>)
 80014a2:	2278      	movs	r2, #120	; 0x78
 80014a4:	601a      	str	r2, [r3, #0]
 80014a6:	bf00      	nop
 80014a8:	4b07      	ldr	r3, [pc, #28]	; (80014c8 <SCCB_Start+0x60>)
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	1e5a      	subs	r2, r3, #1
 80014ae:	4906      	ldr	r1, [pc, #24]	; (80014c8 <SCCB_Start+0x60>)
 80014b0:	600a      	str	r2, [r1, #0]
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d1f8      	bne.n	80014a8 <SCCB_Start+0x40>
    SCCB_SCL_L;
 80014b6:	2200      	movs	r2, #0
 80014b8:	2140      	movs	r1, #64	; 0x40
 80014ba:	4802      	ldr	r0, [pc, #8]	; (80014c4 <SCCB_Start+0x5c>)
 80014bc:	f003 fa88 	bl	80049d0 <HAL_GPIO_WritePin>
}
 80014c0:	bf00      	nop
 80014c2:	bd80      	pop	{r7, pc}
 80014c4:	40020c00 	.word	0x40020c00
 80014c8:	20002268 	.word	0x20002268

080014cc <SCCB_Stop>:


void SCCB_Stop(void)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	af00      	add	r7, sp, #0
    SCCB_SDA_L;
 80014d0:	2200      	movs	r2, #0
 80014d2:	2180      	movs	r1, #128	; 0x80
 80014d4:	4818      	ldr	r0, [pc, #96]	; (8001538 <SCCB_Stop+0x6c>)
 80014d6:	f003 fa7b 	bl	80049d0 <HAL_GPIO_WritePin>

    tickdelay = ticknumber;while(tickdelay--);
 80014da:	4b18      	ldr	r3, [pc, #96]	; (800153c <SCCB_Stop+0x70>)
 80014dc:	2278      	movs	r2, #120	; 0x78
 80014de:	601a      	str	r2, [r3, #0]
 80014e0:	bf00      	nop
 80014e2:	4b16      	ldr	r3, [pc, #88]	; (800153c <SCCB_Stop+0x70>)
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	1e5a      	subs	r2, r3, #1
 80014e8:	4914      	ldr	r1, [pc, #80]	; (800153c <SCCB_Stop+0x70>)
 80014ea:	600a      	str	r2, [r1, #0]
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d1f8      	bne.n	80014e2 <SCCB_Stop+0x16>
    SCCB_SCL_H;
 80014f0:	2201      	movs	r2, #1
 80014f2:	2140      	movs	r1, #64	; 0x40
 80014f4:	4810      	ldr	r0, [pc, #64]	; (8001538 <SCCB_Stop+0x6c>)
 80014f6:	f003 fa6b 	bl	80049d0 <HAL_GPIO_WritePin>

    tickdelay = ticknumber;while(tickdelay--);
 80014fa:	4b10      	ldr	r3, [pc, #64]	; (800153c <SCCB_Stop+0x70>)
 80014fc:	2278      	movs	r2, #120	; 0x78
 80014fe:	601a      	str	r2, [r3, #0]
 8001500:	bf00      	nop
 8001502:	4b0e      	ldr	r3, [pc, #56]	; (800153c <SCCB_Stop+0x70>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	1e5a      	subs	r2, r3, #1
 8001508:	490c      	ldr	r1, [pc, #48]	; (800153c <SCCB_Stop+0x70>)
 800150a:	600a      	str	r2, [r1, #0]
 800150c:	2b00      	cmp	r3, #0
 800150e:	d1f8      	bne.n	8001502 <SCCB_Stop+0x36>
    SCCB_SDA_H;
 8001510:	2201      	movs	r2, #1
 8001512:	2180      	movs	r1, #128	; 0x80
 8001514:	4808      	ldr	r0, [pc, #32]	; (8001538 <SCCB_Stop+0x6c>)
 8001516:	f003 fa5b 	bl	80049d0 <HAL_GPIO_WritePin>

    tickdelay = ticknumber;while(tickdelay--);
 800151a:	4b08      	ldr	r3, [pc, #32]	; (800153c <SCCB_Stop+0x70>)
 800151c:	2278      	movs	r2, #120	; 0x78
 800151e:	601a      	str	r2, [r3, #0]
 8001520:	bf00      	nop
 8001522:	4b06      	ldr	r3, [pc, #24]	; (800153c <SCCB_Stop+0x70>)
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	1e5a      	subs	r2, r3, #1
 8001528:	4904      	ldr	r1, [pc, #16]	; (800153c <SCCB_Stop+0x70>)
 800152a:	600a      	str	r2, [r1, #0]
 800152c:	2b00      	cmp	r3, #0
 800152e:	d1f8      	bne.n	8001522 <SCCB_Stop+0x56>
}
 8001530:	bf00      	nop
 8001532:	bf00      	nop
 8001534:	bd80      	pop	{r7, pc}
 8001536:	bf00      	nop
 8001538:	40020c00 	.word	0x40020c00
 800153c:	20002268 	.word	0x20002268

08001540 <SCCB_No_Ack>:

void SCCB_No_Ack(void)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	af00      	add	r7, sp, #0
	HAL_Delay(1);
 8001544:	2001      	movs	r0, #1
 8001546:	f000 fe21 	bl	800218c <HAL_Delay>
	SCCB_SDA_H;
 800154a:	2201      	movs	r2, #1
 800154c:	2180      	movs	r1, #128	; 0x80
 800154e:	481b      	ldr	r0, [pc, #108]	; (80015bc <SCCB_No_Ack+0x7c>)
 8001550:	f003 fa3e 	bl	80049d0 <HAL_GPIO_WritePin>
	SCCB_SCL_H;
 8001554:	2201      	movs	r2, #1
 8001556:	2140      	movs	r1, #64	; 0x40
 8001558:	4818      	ldr	r0, [pc, #96]	; (80015bc <SCCB_No_Ack+0x7c>)
 800155a:	f003 fa39 	bl	80049d0 <HAL_GPIO_WritePin>

	tickdelay = ticknumber;while(tickdelay--);
 800155e:	4b18      	ldr	r3, [pc, #96]	; (80015c0 <SCCB_No_Ack+0x80>)
 8001560:	2278      	movs	r2, #120	; 0x78
 8001562:	601a      	str	r2, [r3, #0]
 8001564:	bf00      	nop
 8001566:	4b16      	ldr	r3, [pc, #88]	; (80015c0 <SCCB_No_Ack+0x80>)
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	1e5a      	subs	r2, r3, #1
 800156c:	4914      	ldr	r1, [pc, #80]	; (80015c0 <SCCB_No_Ack+0x80>)
 800156e:	600a      	str	r2, [r1, #0]
 8001570:	2b00      	cmp	r3, #0
 8001572:	d1f8      	bne.n	8001566 <SCCB_No_Ack+0x26>
	SCCB_SCL_L;
 8001574:	2200      	movs	r2, #0
 8001576:	2140      	movs	r1, #64	; 0x40
 8001578:	4810      	ldr	r0, [pc, #64]	; (80015bc <SCCB_No_Ack+0x7c>)
 800157a:	f003 fa29 	bl	80049d0 <HAL_GPIO_WritePin>

	tickdelay = ticknumber;while(tickdelay--);
 800157e:	4b10      	ldr	r3, [pc, #64]	; (80015c0 <SCCB_No_Ack+0x80>)
 8001580:	2278      	movs	r2, #120	; 0x78
 8001582:	601a      	str	r2, [r3, #0]
 8001584:	bf00      	nop
 8001586:	4b0e      	ldr	r3, [pc, #56]	; (80015c0 <SCCB_No_Ack+0x80>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	1e5a      	subs	r2, r3, #1
 800158c:	490c      	ldr	r1, [pc, #48]	; (80015c0 <SCCB_No_Ack+0x80>)
 800158e:	600a      	str	r2, [r1, #0]
 8001590:	2b00      	cmp	r3, #0
 8001592:	d1f8      	bne.n	8001586 <SCCB_No_Ack+0x46>
	SCCB_SDA_L;
 8001594:	2200      	movs	r2, #0
 8001596:	2180      	movs	r1, #128	; 0x80
 8001598:	4808      	ldr	r0, [pc, #32]	; (80015bc <SCCB_No_Ack+0x7c>)
 800159a:	f003 fa19 	bl	80049d0 <HAL_GPIO_WritePin>

	tickdelay = ticknumber;while(tickdelay--);
 800159e:	4b08      	ldr	r3, [pc, #32]	; (80015c0 <SCCB_No_Ack+0x80>)
 80015a0:	2278      	movs	r2, #120	; 0x78
 80015a2:	601a      	str	r2, [r3, #0]
 80015a4:	bf00      	nop
 80015a6:	4b06      	ldr	r3, [pc, #24]	; (80015c0 <SCCB_No_Ack+0x80>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	1e5a      	subs	r2, r3, #1
 80015ac:	4904      	ldr	r1, [pc, #16]	; (80015c0 <SCCB_No_Ack+0x80>)
 80015ae:	600a      	str	r2, [r1, #0]
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d1f8      	bne.n	80015a6 <SCCB_No_Ack+0x66>
}
 80015b4:	bf00      	nop
 80015b6:	bf00      	nop
 80015b8:	bd80      	pop	{r7, pc}
 80015ba:	bf00      	nop
 80015bc:	40020c00 	.word	0x40020c00
 80015c0:	20002268 	.word	0x20002268

080015c4 <SCCB_WR_Byte>:

uint8_t SCCB_WR_Byte(uint8_t dat)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b084      	sub	sp, #16
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	4603      	mov	r3, r0
 80015cc:	71fb      	strb	r3, [r7, #7]
	uint8_t j,res;
	for(j=0;j<8;j++)
 80015ce:	2300      	movs	r3, #0
 80015d0:	73fb      	strb	r3, [r7, #15]
 80015d2:	e034      	b.n	800163e <SCCB_WR_Byte+0x7a>
	{
		if(dat&0x80)SCCB_SDA_H;
 80015d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015d8:	2b00      	cmp	r3, #0
 80015da:	da05      	bge.n	80015e8 <SCCB_WR_Byte+0x24>
 80015dc:	2201      	movs	r2, #1
 80015de:	2180      	movs	r1, #128	; 0x80
 80015e0:	4833      	ldr	r0, [pc, #204]	; (80016b0 <SCCB_WR_Byte+0xec>)
 80015e2:	f003 f9f5 	bl	80049d0 <HAL_GPIO_WritePin>
 80015e6:	e004      	b.n	80015f2 <SCCB_WR_Byte+0x2e>
		else SCCB_SDA_L;
 80015e8:	2200      	movs	r2, #0
 80015ea:	2180      	movs	r1, #128	; 0x80
 80015ec:	4830      	ldr	r0, [pc, #192]	; (80016b0 <SCCB_WR_Byte+0xec>)
 80015ee:	f003 f9ef 	bl	80049d0 <HAL_GPIO_WritePin>
		dat<<=1;
 80015f2:	79fb      	ldrb	r3, [r7, #7]
 80015f4:	005b      	lsls	r3, r3, #1
 80015f6:	71fb      	strb	r3, [r7, #7]

		tickdelay = ticknumber;while(tickdelay--);
 80015f8:	4b2e      	ldr	r3, [pc, #184]	; (80016b4 <SCCB_WR_Byte+0xf0>)
 80015fa:	2278      	movs	r2, #120	; 0x78
 80015fc:	601a      	str	r2, [r3, #0]
 80015fe:	bf00      	nop
 8001600:	4b2c      	ldr	r3, [pc, #176]	; (80016b4 <SCCB_WR_Byte+0xf0>)
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	1e5a      	subs	r2, r3, #1
 8001606:	492b      	ldr	r1, [pc, #172]	; (80016b4 <SCCB_WR_Byte+0xf0>)
 8001608:	600a      	str	r2, [r1, #0]
 800160a:	2b00      	cmp	r3, #0
 800160c:	d1f8      	bne.n	8001600 <SCCB_WR_Byte+0x3c>
		SCCB_SCL_H;
 800160e:	2201      	movs	r2, #1
 8001610:	2140      	movs	r1, #64	; 0x40
 8001612:	4827      	ldr	r0, [pc, #156]	; (80016b0 <SCCB_WR_Byte+0xec>)
 8001614:	f003 f9dc 	bl	80049d0 <HAL_GPIO_WritePin>

		tickdelay = ticknumber;while(tickdelay--);
 8001618:	4b26      	ldr	r3, [pc, #152]	; (80016b4 <SCCB_WR_Byte+0xf0>)
 800161a:	2278      	movs	r2, #120	; 0x78
 800161c:	601a      	str	r2, [r3, #0]
 800161e:	bf00      	nop
 8001620:	4b24      	ldr	r3, [pc, #144]	; (80016b4 <SCCB_WR_Byte+0xf0>)
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	1e5a      	subs	r2, r3, #1
 8001626:	4923      	ldr	r1, [pc, #140]	; (80016b4 <SCCB_WR_Byte+0xf0>)
 8001628:	600a      	str	r2, [r1, #0]
 800162a:	2b00      	cmp	r3, #0
 800162c:	d1f8      	bne.n	8001620 <SCCB_WR_Byte+0x5c>
		SCCB_SCL_L;
 800162e:	2200      	movs	r2, #0
 8001630:	2140      	movs	r1, #64	; 0x40
 8001632:	481f      	ldr	r0, [pc, #124]	; (80016b0 <SCCB_WR_Byte+0xec>)
 8001634:	f003 f9cc 	bl	80049d0 <HAL_GPIO_WritePin>
	for(j=0;j<8;j++)
 8001638:	7bfb      	ldrb	r3, [r7, #15]
 800163a:	3301      	adds	r3, #1
 800163c:	73fb      	strb	r3, [r7, #15]
 800163e:	7bfb      	ldrb	r3, [r7, #15]
 8001640:	2b07      	cmp	r3, #7
 8001642:	d9c7      	bls.n	80015d4 <SCCB_WR_Byte+0x10>
	}
	SCCB_SDA_IN();
 8001644:	f000 f918 	bl	8001878 <SCCB_SDA_IN>

	tickdelay = ticknumber;while(tickdelay--);
 8001648:	4b1a      	ldr	r3, [pc, #104]	; (80016b4 <SCCB_WR_Byte+0xf0>)
 800164a:	2278      	movs	r2, #120	; 0x78
 800164c:	601a      	str	r2, [r3, #0]
 800164e:	bf00      	nop
 8001650:	4b18      	ldr	r3, [pc, #96]	; (80016b4 <SCCB_WR_Byte+0xf0>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	1e5a      	subs	r2, r3, #1
 8001656:	4917      	ldr	r1, [pc, #92]	; (80016b4 <SCCB_WR_Byte+0xf0>)
 8001658:	600a      	str	r2, [r1, #0]
 800165a:	2b00      	cmp	r3, #0
 800165c:	d1f8      	bne.n	8001650 <SCCB_WR_Byte+0x8c>
	SCCB_SCL_H;
 800165e:	2201      	movs	r2, #1
 8001660:	2140      	movs	r1, #64	; 0x40
 8001662:	4813      	ldr	r0, [pc, #76]	; (80016b0 <SCCB_WR_Byte+0xec>)
 8001664:	f003 f9b4 	bl	80049d0 <HAL_GPIO_WritePin>

	tickdelay = ticknumber;while(tickdelay--);
 8001668:	4b12      	ldr	r3, [pc, #72]	; (80016b4 <SCCB_WR_Byte+0xf0>)
 800166a:	2278      	movs	r2, #120	; 0x78
 800166c:	601a      	str	r2, [r3, #0]
 800166e:	bf00      	nop
 8001670:	4b10      	ldr	r3, [pc, #64]	; (80016b4 <SCCB_WR_Byte+0xf0>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	1e5a      	subs	r2, r3, #1
 8001676:	490f      	ldr	r1, [pc, #60]	; (80016b4 <SCCB_WR_Byte+0xf0>)
 8001678:	600a      	str	r2, [r1, #0]
 800167a:	2b00      	cmp	r3, #0
 800167c:	d1f8      	bne.n	8001670 <SCCB_WR_Byte+0xac>
	if(SCCB_READ_SDA)res=1;
 800167e:	2180      	movs	r1, #128	; 0x80
 8001680:	480b      	ldr	r0, [pc, #44]	; (80016b0 <SCCB_WR_Byte+0xec>)
 8001682:	f003 f98d 	bl	80049a0 <HAL_GPIO_ReadPin>
 8001686:	4603      	mov	r3, r0
 8001688:	2b00      	cmp	r3, #0
 800168a:	d002      	beq.n	8001692 <SCCB_WR_Byte+0xce>
 800168c:	2301      	movs	r3, #1
 800168e:	73bb      	strb	r3, [r7, #14]
 8001690:	e001      	b.n	8001696 <SCCB_WR_Byte+0xd2>
	else res=0;
 8001692:	2300      	movs	r3, #0
 8001694:	73bb      	strb	r3, [r7, #14]
	SCCB_SCL_L;
 8001696:	2200      	movs	r2, #0
 8001698:	2140      	movs	r1, #64	; 0x40
 800169a:	4805      	ldr	r0, [pc, #20]	; (80016b0 <SCCB_WR_Byte+0xec>)
 800169c:	f003 f998 	bl	80049d0 <HAL_GPIO_WritePin>
	SCCB_SDA_OUT();
 80016a0:	f000 f918 	bl	80018d4 <SCCB_SDA_OUT>
	return res;
 80016a4:	7bbb      	ldrb	r3, [r7, #14]
}
 80016a6:	4618      	mov	r0, r3
 80016a8:	3710      	adds	r7, #16
 80016aa:	46bd      	mov	sp, r7
 80016ac:	bd80      	pop	{r7, pc}
 80016ae:	bf00      	nop
 80016b0:	40020c00 	.word	0x40020c00
 80016b4:	20002268 	.word	0x20002268

080016b8 <SCCB_RD_Byte>:

uint8_t SCCB_RD_Byte(void)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b082      	sub	sp, #8
 80016bc:	af00      	add	r7, sp, #0
	uint8_t temp=0,j;
 80016be:	2300      	movs	r3, #0
 80016c0:	71fb      	strb	r3, [r7, #7]
	SCCB_SDA_IN();
 80016c2:	f000 f8d9 	bl	8001878 <SCCB_SDA_IN>
	for(j=8;j>0;j--)
 80016c6:	2308      	movs	r3, #8
 80016c8:	71bb      	strb	r3, [r7, #6]
 80016ca:	e02f      	b.n	800172c <SCCB_RD_Byte+0x74>
	{

		tickdelay = ticknumber;while(tickdelay--);
 80016cc:	4b1c      	ldr	r3, [pc, #112]	; (8001740 <SCCB_RD_Byte+0x88>)
 80016ce:	2278      	movs	r2, #120	; 0x78
 80016d0:	601a      	str	r2, [r3, #0]
 80016d2:	bf00      	nop
 80016d4:	4b1a      	ldr	r3, [pc, #104]	; (8001740 <SCCB_RD_Byte+0x88>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	1e5a      	subs	r2, r3, #1
 80016da:	4919      	ldr	r1, [pc, #100]	; (8001740 <SCCB_RD_Byte+0x88>)
 80016dc:	600a      	str	r2, [r1, #0]
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d1f8      	bne.n	80016d4 <SCCB_RD_Byte+0x1c>
	    SCCB_SCL_H;
 80016e2:	2201      	movs	r2, #1
 80016e4:	2140      	movs	r1, #64	; 0x40
 80016e6:	4817      	ldr	r0, [pc, #92]	; (8001744 <SCCB_RD_Byte+0x8c>)
 80016e8:	f003 f972 	bl	80049d0 <HAL_GPIO_WritePin>
		temp=temp<<1;
 80016ec:	79fb      	ldrb	r3, [r7, #7]
 80016ee:	005b      	lsls	r3, r3, #1
 80016f0:	71fb      	strb	r3, [r7, #7]
		if(SCCB_READ_SDA)temp++;
 80016f2:	2180      	movs	r1, #128	; 0x80
 80016f4:	4813      	ldr	r0, [pc, #76]	; (8001744 <SCCB_RD_Byte+0x8c>)
 80016f6:	f003 f953 	bl	80049a0 <HAL_GPIO_ReadPin>
 80016fa:	4603      	mov	r3, r0
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d002      	beq.n	8001706 <SCCB_RD_Byte+0x4e>
 8001700:	79fb      	ldrb	r3, [r7, #7]
 8001702:	3301      	adds	r3, #1
 8001704:	71fb      	strb	r3, [r7, #7]

		tickdelay = ticknumber;while(tickdelay--);
 8001706:	4b0e      	ldr	r3, [pc, #56]	; (8001740 <SCCB_RD_Byte+0x88>)
 8001708:	2278      	movs	r2, #120	; 0x78
 800170a:	601a      	str	r2, [r3, #0]
 800170c:	bf00      	nop
 800170e:	4b0c      	ldr	r3, [pc, #48]	; (8001740 <SCCB_RD_Byte+0x88>)
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	1e5a      	subs	r2, r3, #1
 8001714:	490a      	ldr	r1, [pc, #40]	; (8001740 <SCCB_RD_Byte+0x88>)
 8001716:	600a      	str	r2, [r1, #0]
 8001718:	2b00      	cmp	r3, #0
 800171a:	d1f8      	bne.n	800170e <SCCB_RD_Byte+0x56>
		SCCB_SCL_L;
 800171c:	2200      	movs	r2, #0
 800171e:	2140      	movs	r1, #64	; 0x40
 8001720:	4808      	ldr	r0, [pc, #32]	; (8001744 <SCCB_RD_Byte+0x8c>)
 8001722:	f003 f955 	bl	80049d0 <HAL_GPIO_WritePin>
	for(j=8;j>0;j--)
 8001726:	79bb      	ldrb	r3, [r7, #6]
 8001728:	3b01      	subs	r3, #1
 800172a:	71bb      	strb	r3, [r7, #6]
 800172c:	79bb      	ldrb	r3, [r7, #6]
 800172e:	2b00      	cmp	r3, #0
 8001730:	d1cc      	bne.n	80016cc <SCCB_RD_Byte+0x14>
	}
	SCCB_SDA_OUT();
 8001732:	f000 f8cf 	bl	80018d4 <SCCB_SDA_OUT>
	return temp;
 8001736:	79fb      	ldrb	r3, [r7, #7]
}
 8001738:	4618      	mov	r0, r3
 800173a:	3708      	adds	r7, #8
 800173c:	46bd      	mov	sp, r7
 800173e:	bd80      	pop	{r7, pc}
 8001740:	20002268 	.word	0x20002268
 8001744:	40020c00 	.word	0x40020c00

08001748 <SCCB_WR_Reg>:

uint8_t SCCB_WR_Reg(uint8_t reg,uint8_t data)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b084      	sub	sp, #16
 800174c:	af00      	add	r7, sp, #0
 800174e:	4603      	mov	r3, r0
 8001750:	460a      	mov	r2, r1
 8001752:	71fb      	strb	r3, [r7, #7]
 8001754:	4613      	mov	r3, r2
 8001756:	71bb      	strb	r3, [r7, #6]
	uint8_t res=0;
 8001758:	2300      	movs	r3, #0
 800175a:	73fb      	strb	r3, [r7, #15]
	SCCB_Start();
 800175c:	f7ff fe84 	bl	8001468 <SCCB_Start>
	if(SCCB_WR_Byte(SCCB_ID_W))res=1;
 8001760:	2060      	movs	r0, #96	; 0x60
 8001762:	f7ff ff2f 	bl	80015c4 <SCCB_WR_Byte>
 8001766:	4603      	mov	r3, r0
 8001768:	2b00      	cmp	r3, #0
 800176a:	d001      	beq.n	8001770 <SCCB_WR_Reg+0x28>
 800176c:	2301      	movs	r3, #1
 800176e:	73fb      	strb	r3, [r7, #15]

	tickdelay = ticknumber;while(tickdelay--);
 8001770:	4b17      	ldr	r3, [pc, #92]	; (80017d0 <SCCB_WR_Reg+0x88>)
 8001772:	2278      	movs	r2, #120	; 0x78
 8001774:	601a      	str	r2, [r3, #0]
 8001776:	bf00      	nop
 8001778:	4b15      	ldr	r3, [pc, #84]	; (80017d0 <SCCB_WR_Reg+0x88>)
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	1e5a      	subs	r2, r3, #1
 800177e:	4914      	ldr	r1, [pc, #80]	; (80017d0 <SCCB_WR_Reg+0x88>)
 8001780:	600a      	str	r2, [r1, #0]
 8001782:	2b00      	cmp	r3, #0
 8001784:	d1f8      	bne.n	8001778 <SCCB_WR_Reg+0x30>
	if(SCCB_WR_Byte(reg))res=1;
 8001786:	79fb      	ldrb	r3, [r7, #7]
 8001788:	4618      	mov	r0, r3
 800178a:	f7ff ff1b 	bl	80015c4 <SCCB_WR_Byte>
 800178e:	4603      	mov	r3, r0
 8001790:	2b00      	cmp	r3, #0
 8001792:	d001      	beq.n	8001798 <SCCB_WR_Reg+0x50>
 8001794:	2301      	movs	r3, #1
 8001796:	73fb      	strb	r3, [r7, #15]

	tickdelay = ticknumber;while(tickdelay--);
 8001798:	4b0d      	ldr	r3, [pc, #52]	; (80017d0 <SCCB_WR_Reg+0x88>)
 800179a:	2278      	movs	r2, #120	; 0x78
 800179c:	601a      	str	r2, [r3, #0]
 800179e:	bf00      	nop
 80017a0:	4b0b      	ldr	r3, [pc, #44]	; (80017d0 <SCCB_WR_Reg+0x88>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	1e5a      	subs	r2, r3, #1
 80017a6:	490a      	ldr	r1, [pc, #40]	; (80017d0 <SCCB_WR_Reg+0x88>)
 80017a8:	600a      	str	r2, [r1, #0]
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d1f8      	bne.n	80017a0 <SCCB_WR_Reg+0x58>
  	if(SCCB_WR_Byte(data))res=1;
 80017ae:	79bb      	ldrb	r3, [r7, #6]
 80017b0:	4618      	mov	r0, r3
 80017b2:	f7ff ff07 	bl	80015c4 <SCCB_WR_Byte>
 80017b6:	4603      	mov	r3, r0
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d001      	beq.n	80017c0 <SCCB_WR_Reg+0x78>
 80017bc:	2301      	movs	r3, #1
 80017be:	73fb      	strb	r3, [r7, #15]
  	SCCB_Stop();
 80017c0:	f7ff fe84 	bl	80014cc <SCCB_Stop>
  	return	res;
 80017c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80017c6:	4618      	mov	r0, r3
 80017c8:	3710      	adds	r7, #16
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bd80      	pop	{r7, pc}
 80017ce:	bf00      	nop
 80017d0:	20002268 	.word	0x20002268

080017d4 <SCCB_RD_Reg>:

uint8_t SCCB_RD_Reg(uint8_t reg)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b084      	sub	sp, #16
 80017d8:	af00      	add	r7, sp, #0
 80017da:	4603      	mov	r3, r0
 80017dc:	71fb      	strb	r3, [r7, #7]
	uint8_t val=0;
 80017de:	2300      	movs	r3, #0
 80017e0:	73fb      	strb	r3, [r7, #15]
	SCCB_Start();
 80017e2:	f7ff fe41 	bl	8001468 <SCCB_Start>
	SCCB_WR_Byte(SCCB_ID_W);
 80017e6:	2060      	movs	r0, #96	; 0x60
 80017e8:	f7ff feec 	bl	80015c4 <SCCB_WR_Byte>

	tickdelay = ticknumber;while(tickdelay--);
 80017ec:	4b21      	ldr	r3, [pc, #132]	; (8001874 <SCCB_RD_Reg+0xa0>)
 80017ee:	2278      	movs	r2, #120	; 0x78
 80017f0:	601a      	str	r2, [r3, #0]
 80017f2:	bf00      	nop
 80017f4:	4b1f      	ldr	r3, [pc, #124]	; (8001874 <SCCB_RD_Reg+0xa0>)
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	1e5a      	subs	r2, r3, #1
 80017fa:	491e      	ldr	r1, [pc, #120]	; (8001874 <SCCB_RD_Reg+0xa0>)
 80017fc:	600a      	str	r2, [r1, #0]
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d1f8      	bne.n	80017f4 <SCCB_RD_Reg+0x20>
  	SCCB_WR_Byte(reg);
 8001802:	79fb      	ldrb	r3, [r7, #7]
 8001804:	4618      	mov	r0, r3
 8001806:	f7ff fedd 	bl	80015c4 <SCCB_WR_Byte>

  	tickdelay = ticknumber;while(tickdelay--);
 800180a:	4b1a      	ldr	r3, [pc, #104]	; (8001874 <SCCB_RD_Reg+0xa0>)
 800180c:	2278      	movs	r2, #120	; 0x78
 800180e:	601a      	str	r2, [r3, #0]
 8001810:	bf00      	nop
 8001812:	4b18      	ldr	r3, [pc, #96]	; (8001874 <SCCB_RD_Reg+0xa0>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	1e5a      	subs	r2, r3, #1
 8001818:	4916      	ldr	r1, [pc, #88]	; (8001874 <SCCB_RD_Reg+0xa0>)
 800181a:	600a      	str	r2, [r1, #0]
 800181c:	2b00      	cmp	r3, #0
 800181e:	d1f8      	bne.n	8001812 <SCCB_RD_Reg+0x3e>
	SCCB_Stop();
 8001820:	f7ff fe54 	bl	80014cc <SCCB_Stop>

	tickdelay = ticknumber;while(tickdelay--);
 8001824:	4b13      	ldr	r3, [pc, #76]	; (8001874 <SCCB_RD_Reg+0xa0>)
 8001826:	2278      	movs	r2, #120	; 0x78
 8001828:	601a      	str	r2, [r3, #0]
 800182a:	bf00      	nop
 800182c:	4b11      	ldr	r3, [pc, #68]	; (8001874 <SCCB_RD_Reg+0xa0>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	1e5a      	subs	r2, r3, #1
 8001832:	4910      	ldr	r1, [pc, #64]	; (8001874 <SCCB_RD_Reg+0xa0>)
 8001834:	600a      	str	r2, [r1, #0]
 8001836:	2b00      	cmp	r3, #0
 8001838:	d1f8      	bne.n	800182c <SCCB_RD_Reg+0x58>

	SCCB_Start();
 800183a:	f7ff fe15 	bl	8001468 <SCCB_Start>
	SCCB_WR_Byte(SCCB_ID_R);
 800183e:	2061      	movs	r0, #97	; 0x61
 8001840:	f7ff fec0 	bl	80015c4 <SCCB_WR_Byte>

	tickdelay = ticknumber;while(tickdelay--);
 8001844:	4b0b      	ldr	r3, [pc, #44]	; (8001874 <SCCB_RD_Reg+0xa0>)
 8001846:	2278      	movs	r2, #120	; 0x78
 8001848:	601a      	str	r2, [r3, #0]
 800184a:	bf00      	nop
 800184c:	4b09      	ldr	r3, [pc, #36]	; (8001874 <SCCB_RD_Reg+0xa0>)
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	1e5a      	subs	r2, r3, #1
 8001852:	4908      	ldr	r1, [pc, #32]	; (8001874 <SCCB_RD_Reg+0xa0>)
 8001854:	600a      	str	r2, [r1, #0]
 8001856:	2b00      	cmp	r3, #0
 8001858:	d1f8      	bne.n	800184c <SCCB_RD_Reg+0x78>
  	val=SCCB_RD_Byte();
 800185a:	f7ff ff2d 	bl	80016b8 <SCCB_RD_Byte>
 800185e:	4603      	mov	r3, r0
 8001860:	73fb      	strb	r3, [r7, #15]
  	SCCB_No_Ack();
 8001862:	f7ff fe6d 	bl	8001540 <SCCB_No_Ack>
  	SCCB_Stop();
 8001866:	f7ff fe31 	bl	80014cc <SCCB_Stop>
  	return val;
 800186a:	7bfb      	ldrb	r3, [r7, #15]
}
 800186c:	4618      	mov	r0, r3
 800186e:	3710      	adds	r7, #16
 8001870:	46bd      	mov	sp, r7
 8001872:	bd80      	pop	{r7, pc}
 8001874:	20002268 	.word	0x20002268

08001878 <SCCB_SDA_IN>:


void SCCB_SDA_IN(void)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b086      	sub	sp, #24
 800187c:	af00      	add	r7, sp, #0
	  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800187e:	1d3b      	adds	r3, r7, #4
 8001880:	2200      	movs	r2, #0
 8001882:	601a      	str	r2, [r3, #0]
 8001884:	605a      	str	r2, [r3, #4]
 8001886:	609a      	str	r2, [r3, #8]
 8001888:	60da      	str	r2, [r3, #12]
 800188a:	611a      	str	r2, [r3, #16]
	  __HAL_RCC_GPIOD_CLK_ENABLE();
 800188c:	2300      	movs	r3, #0
 800188e:	603b      	str	r3, [r7, #0]
 8001890:	4b0e      	ldr	r3, [pc, #56]	; (80018cc <SCCB_SDA_IN+0x54>)
 8001892:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001894:	4a0d      	ldr	r2, [pc, #52]	; (80018cc <SCCB_SDA_IN+0x54>)
 8001896:	f043 0308 	orr.w	r3, r3, #8
 800189a:	6313      	str	r3, [r2, #48]	; 0x30
 800189c:	4b0b      	ldr	r3, [pc, #44]	; (80018cc <SCCB_SDA_IN+0x54>)
 800189e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018a0:	f003 0308 	and.w	r3, r3, #8
 80018a4:	603b      	str	r3, [r7, #0]
 80018a6:	683b      	ldr	r3, [r7, #0]
	  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80018a8:	2380      	movs	r3, #128	; 0x80
 80018aa:	607b      	str	r3, [r7, #4]
	  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018ac:	2300      	movs	r3, #0
 80018ae:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80018b0:	2301      	movs	r3, #1
 80018b2:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80018b4:	2302      	movs	r3, #2
 80018b6:	613b      	str	r3, [r7, #16]
	  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80018b8:	1d3b      	adds	r3, r7, #4
 80018ba:	4619      	mov	r1, r3
 80018bc:	4804      	ldr	r0, [pc, #16]	; (80018d0 <SCCB_SDA_IN+0x58>)
 80018be:	f002 fed3 	bl	8004668 <HAL_GPIO_Init>
}
 80018c2:	bf00      	nop
 80018c4:	3718      	adds	r7, #24
 80018c6:	46bd      	mov	sp, r7
 80018c8:	bd80      	pop	{r7, pc}
 80018ca:	bf00      	nop
 80018cc:	40023800 	.word	0x40023800
 80018d0:	40020c00 	.word	0x40020c00

080018d4 <SCCB_SDA_OUT>:

void SCCB_SDA_OUT(void)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b086      	sub	sp, #24
 80018d8:	af00      	add	r7, sp, #0
	  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018da:	1d3b      	adds	r3, r7, #4
 80018dc:	2200      	movs	r2, #0
 80018de:	601a      	str	r2, [r3, #0]
 80018e0:	605a      	str	r2, [r3, #4]
 80018e2:	609a      	str	r2, [r3, #8]
 80018e4:	60da      	str	r2, [r3, #12]
 80018e6:	611a      	str	r2, [r3, #16]
	  __HAL_RCC_GPIOD_CLK_ENABLE();
 80018e8:	2300      	movs	r3, #0
 80018ea:	603b      	str	r3, [r7, #0]
 80018ec:	4b0d      	ldr	r3, [pc, #52]	; (8001924 <SCCB_SDA_OUT+0x50>)
 80018ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018f0:	4a0c      	ldr	r2, [pc, #48]	; (8001924 <SCCB_SDA_OUT+0x50>)
 80018f2:	f043 0308 	orr.w	r3, r3, #8
 80018f6:	6313      	str	r3, [r2, #48]	; 0x30
 80018f8:	4b0a      	ldr	r3, [pc, #40]	; (8001924 <SCCB_SDA_OUT+0x50>)
 80018fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018fc:	f003 0308 	and.w	r3, r3, #8
 8001900:	603b      	str	r3, [r7, #0]
 8001902:	683b      	ldr	r3, [r7, #0]
	  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001904:	2380      	movs	r3, #128	; 0x80
 8001906:	607b      	str	r3, [r7, #4]
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001908:	2301      	movs	r3, #1
 800190a:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800190c:	2302      	movs	r3, #2
 800190e:	613b      	str	r3, [r7, #16]
	  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001910:	1d3b      	adds	r3, r7, #4
 8001912:	4619      	mov	r1, r3
 8001914:	4804      	ldr	r0, [pc, #16]	; (8001928 <SCCB_SDA_OUT+0x54>)
 8001916:	f002 fea7 	bl	8004668 <HAL_GPIO_Init>
}
 800191a:	bf00      	nop
 800191c:	3718      	adds	r7, #24
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}
 8001922:	bf00      	nop
 8001924:	40023800 	.word	0x40023800
 8001928:	40020c00 	.word	0x40020c00

0800192c <SCCB_Rst>:

void SCCB_Rst(void)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOD,GPIO_PIN_3,GPIO_PIN_RESET)	;
 8001930:	2200      	movs	r2, #0
 8001932:	2108      	movs	r1, #8
 8001934:	480b      	ldr	r0, [pc, #44]	; (8001964 <SCCB_Rst+0x38>)
 8001936:	f003 f84b 	bl	80049d0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOG,GPIO_PIN_15,GPIO_PIN_RESET)	;
 800193a:	2200      	movs	r2, #0
 800193c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001940:	4809      	ldr	r0, [pc, #36]	; (8001968 <SCCB_Rst+0x3c>)
 8001942:	f003 f845 	bl	80049d0 <HAL_GPIO_WritePin>
	HAL_Delay(5);
 8001946:	2005      	movs	r0, #5
 8001948:	f000 fc20 	bl	800218c <HAL_Delay>
	HAL_GPIO_WritePin(GPIOG,GPIO_PIN_15,GPIO_PIN_SET)	;
 800194c:	2201      	movs	r2, #1
 800194e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001952:	4805      	ldr	r0, [pc, #20]	; (8001968 <SCCB_Rst+0x3c>)
 8001954:	f003 f83c 	bl	80049d0 <HAL_GPIO_WritePin>
	HAL_Delay(5);
 8001958:	2005      	movs	r0, #5
 800195a:	f000 fc17 	bl	800218c <HAL_Delay>
}
 800195e:	bf00      	nop
 8001960:	bd80      	pop	{r7, pc}
 8001962:	bf00      	nop
 8001964:	40020c00 	.word	0x40020c00
 8001968:	40021800 	.word	0x40021800

0800196c <OV2640_UXGA_Init>:
	0xdd, 0x7f,
	0x05, 0x00,
};

void OV2640_UXGA_Init(void)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b082      	sub	sp, #8
 8001970:	af00      	add	r7, sp, #0
	for(uint32_t i=0; i<sizeof(ov2640_uxga_init_reg_tbl)/2 ; i++)
 8001972:	2300      	movs	r3, #0
 8001974:	607b      	str	r3, [r7, #4]
 8001976:	e015      	b.n	80019a4 <OV2640_UXGA_Init+0x38>
 {
   SCCB_WR_Reg(ov2640_uxga_init_reg_tbl[i][0],ov2640_uxga_init_reg_tbl[i][1]);
 8001978:	4a0e      	ldr	r2, [pc, #56]	; (80019b4 <OV2640_UXGA_Init+0x48>)
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	f812 2013 	ldrb.w	r2, [r2, r3, lsl #1]
 8001980:	490c      	ldr	r1, [pc, #48]	; (80019b4 <OV2640_UXGA_Init+0x48>)
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	005b      	lsls	r3, r3, #1
 8001986:	440b      	add	r3, r1
 8001988:	785b      	ldrb	r3, [r3, #1]
 800198a:	4619      	mov	r1, r3
 800198c:	4610      	mov	r0, r2
 800198e:	f7ff fedb 	bl	8001748 <SCCB_WR_Reg>
   if(i<10) HAL_Delay(5);
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	2b09      	cmp	r3, #9
 8001996:	d802      	bhi.n	800199e <OV2640_UXGA_Init+0x32>
 8001998:	2005      	movs	r0, #5
 800199a:	f000 fbf7 	bl	800218c <HAL_Delay>
	for(uint32_t i=0; i<sizeof(ov2640_uxga_init_reg_tbl)/2 ; i++)
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	3301      	adds	r3, #1
 80019a2:	607b      	str	r3, [r7, #4]
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	2bb1      	cmp	r3, #177	; 0xb1
 80019a8:	d9e6      	bls.n	8001978 <OV2640_UXGA_Init+0xc>
 }

}
 80019aa:	bf00      	nop
 80019ac:	bf00      	nop
 80019ae:	3708      	adds	r7, #8
 80019b0:	46bd      	mov	sp, r7
 80019b2:	bd80      	pop	{r7, pc}
 80019b4:	08010c74 	.word	0x08010c74

080019b8 <OV2640_RGB565_Mode>:
		0xe1, 0x67
};

//OV2640 mode: RGB565
void OV2640_RGB565_Mode(void)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b082      	sub	sp, #8
 80019bc:	af00      	add	r7, sp, #0
	uint16_t i=0;
 80019be:	2300      	movs	r3, #0
 80019c0:	80fb      	strh	r3, [r7, #6]

	for(i=0;i<(sizeof(ov2640_rgb565_reg_tbl)/2);i++)
 80019c2:	2300      	movs	r3, #0
 80019c4:	80fb      	strh	r3, [r7, #6]
 80019c6:	e00f      	b.n	80019e8 <OV2640_RGB565_Mode+0x30>
	{
		SCCB_WR_Reg(ov2640_rgb565_reg_tbl[i][0],ov2640_rgb565_reg_tbl[i][1]);
 80019c8:	88fb      	ldrh	r3, [r7, #6]
 80019ca:	4a0b      	ldr	r2, [pc, #44]	; (80019f8 <OV2640_RGB565_Mode+0x40>)
 80019cc:	f812 2013 	ldrb.w	r2, [r2, r3, lsl #1]
 80019d0:	88fb      	ldrh	r3, [r7, #6]
 80019d2:	4909      	ldr	r1, [pc, #36]	; (80019f8 <OV2640_RGB565_Mode+0x40>)
 80019d4:	005b      	lsls	r3, r3, #1
 80019d6:	440b      	add	r3, r1
 80019d8:	785b      	ldrb	r3, [r3, #1]
 80019da:	4619      	mov	r1, r3
 80019dc:	4610      	mov	r0, r2
 80019de:	f7ff feb3 	bl	8001748 <SCCB_WR_Reg>
	for(i=0;i<(sizeof(ov2640_rgb565_reg_tbl)/2);i++)
 80019e2:	88fb      	ldrh	r3, [r7, #6]
 80019e4:	3301      	adds	r3, #1
 80019e6:	80fb      	strh	r3, [r7, #6]
 80019e8:	88fb      	ldrh	r3, [r7, #6]
 80019ea:	2b06      	cmp	r3, #6
 80019ec:	d9ec      	bls.n	80019c8 <OV2640_RGB565_Mode+0x10>
	}
}
 80019ee:	bf00      	nop
 80019f0:	bf00      	nop
 80019f2:	3708      	adds	r7, #8
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bd80      	pop	{r7, pc}
 80019f8:	08010dd8 	.word	0x08010dd8

080019fc <OV2640_OutSize_Set>:
    SCCB_WR_Reg(0X17,sx>>3);
    SCCB_WR_Reg(0X18,endx>>3);
}

uint8_t OV2640_OutSize_Set(uint16_t width,uint16_t height)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b084      	sub	sp, #16
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	4603      	mov	r3, r0
 8001a04:	460a      	mov	r2, r1
 8001a06:	80fb      	strh	r3, [r7, #6]
 8001a08:	4613      	mov	r3, r2
 8001a0a:	80bb      	strh	r3, [r7, #4]
    uint16_t outh;
    uint16_t outw;
    uint8_t temp;
    if(width%4)return 1;
 8001a0c:	88fb      	ldrh	r3, [r7, #6]
 8001a0e:	f003 0303 	and.w	r3, r3, #3
 8001a12:	b29b      	uxth	r3, r3
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d001      	beq.n	8001a1c <OV2640_OutSize_Set+0x20>
 8001a18:	2301      	movs	r3, #1
 8001a1a:	e03e      	b.n	8001a9a <OV2640_OutSize_Set+0x9e>
    if(height%4)return 2;
 8001a1c:	88bb      	ldrh	r3, [r7, #4]
 8001a1e:	f003 0303 	and.w	r3, r3, #3
 8001a22:	b29b      	uxth	r3, r3
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d001      	beq.n	8001a2c <OV2640_OutSize_Set+0x30>
 8001a28:	2302      	movs	r3, #2
 8001a2a:	e036      	b.n	8001a9a <OV2640_OutSize_Set+0x9e>
    outw=width/4;
 8001a2c:	88fb      	ldrh	r3, [r7, #6]
 8001a2e:	089b      	lsrs	r3, r3, #2
 8001a30:	81fb      	strh	r3, [r7, #14]
    outh=height/4;
 8001a32:	88bb      	ldrh	r3, [r7, #4]
 8001a34:	089b      	lsrs	r3, r3, #2
 8001a36:	81bb      	strh	r3, [r7, #12]
    SCCB_WR_Reg(0XFF,0X00);
 8001a38:	2100      	movs	r1, #0
 8001a3a:	20ff      	movs	r0, #255	; 0xff
 8001a3c:	f7ff fe84 	bl	8001748 <SCCB_WR_Reg>
    SCCB_WR_Reg(0XE0,0X04);
 8001a40:	2104      	movs	r1, #4
 8001a42:	20e0      	movs	r0, #224	; 0xe0
 8001a44:	f7ff fe80 	bl	8001748 <SCCB_WR_Reg>
    SCCB_WR_Reg(0X5A,outw&0XFF);
 8001a48:	89fb      	ldrh	r3, [r7, #14]
 8001a4a:	b2db      	uxtb	r3, r3
 8001a4c:	4619      	mov	r1, r3
 8001a4e:	205a      	movs	r0, #90	; 0x5a
 8001a50:	f7ff fe7a 	bl	8001748 <SCCB_WR_Reg>
    SCCB_WR_Reg(0X5B,outh&0XFF);
 8001a54:	89bb      	ldrh	r3, [r7, #12]
 8001a56:	b2db      	uxtb	r3, r3
 8001a58:	4619      	mov	r1, r3
 8001a5a:	205b      	movs	r0, #91	; 0x5b
 8001a5c:	f7ff fe74 	bl	8001748 <SCCB_WR_Reg>
    temp=(outw>>8)&0X03;
 8001a60:	89fb      	ldrh	r3, [r7, #14]
 8001a62:	0a1b      	lsrs	r3, r3, #8
 8001a64:	b29b      	uxth	r3, r3
 8001a66:	b2db      	uxtb	r3, r3
 8001a68:	f003 0303 	and.w	r3, r3, #3
 8001a6c:	72fb      	strb	r3, [r7, #11]
    temp|=(outh>>6)&0X04;
 8001a6e:	89bb      	ldrh	r3, [r7, #12]
 8001a70:	099b      	lsrs	r3, r3, #6
 8001a72:	b29b      	uxth	r3, r3
 8001a74:	b25b      	sxtb	r3, r3
 8001a76:	f003 0304 	and.w	r3, r3, #4
 8001a7a:	b25a      	sxtb	r2, r3
 8001a7c:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001a80:	4313      	orrs	r3, r2
 8001a82:	b25b      	sxtb	r3, r3
 8001a84:	72fb      	strb	r3, [r7, #11]
    SCCB_WR_Reg(0X5C,temp);
 8001a86:	7afb      	ldrb	r3, [r7, #11]
 8001a88:	4619      	mov	r1, r3
 8001a8a:	205c      	movs	r0, #92	; 0x5c
 8001a8c:	f7ff fe5c 	bl	8001748 <SCCB_WR_Reg>
    SCCB_WR_Reg(0XE0,0X00);
 8001a90:	2100      	movs	r1, #0
 8001a92:	20e0      	movs	r0, #224	; 0xe0
 8001a94:	f7ff fe58 	bl	8001748 <SCCB_WR_Reg>
    return 0;
 8001a98:	2300      	movs	r3, #0
}
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	3710      	adds	r7, #16
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bd80      	pop	{r7, pc}
	...

08001aa4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	b083      	sub	sp, #12
 8001aa8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001aaa:	2300      	movs	r3, #0
 8001aac:	607b      	str	r3, [r7, #4]
 8001aae:	4b10      	ldr	r3, [pc, #64]	; (8001af0 <HAL_MspInit+0x4c>)
 8001ab0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ab2:	4a0f      	ldr	r2, [pc, #60]	; (8001af0 <HAL_MspInit+0x4c>)
 8001ab4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ab8:	6453      	str	r3, [r2, #68]	; 0x44
 8001aba:	4b0d      	ldr	r3, [pc, #52]	; (8001af0 <HAL_MspInit+0x4c>)
 8001abc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001abe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ac2:	607b      	str	r3, [r7, #4]
 8001ac4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	603b      	str	r3, [r7, #0]
 8001aca:	4b09      	ldr	r3, [pc, #36]	; (8001af0 <HAL_MspInit+0x4c>)
 8001acc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ace:	4a08      	ldr	r2, [pc, #32]	; (8001af0 <HAL_MspInit+0x4c>)
 8001ad0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ad4:	6413      	str	r3, [r2, #64]	; 0x40
 8001ad6:	4b06      	ldr	r3, [pc, #24]	; (8001af0 <HAL_MspInit+0x4c>)
 8001ad8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ada:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ade:	603b      	str	r3, [r7, #0]
 8001ae0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ae2:	bf00      	nop
 8001ae4:	370c      	adds	r7, #12
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aec:	4770      	bx	lr
 8001aee:	bf00      	nop
 8001af0:	40023800 	.word	0x40023800

08001af4 <HAL_DCMI_MspInit>:
* This function configures the hardware resources used in this example
* @param hdcmi: DCMI handle pointer
* @retval None
*/
void HAL_DCMI_MspInit(DCMI_HandleTypeDef* hdcmi)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b08c      	sub	sp, #48	; 0x30
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001afc:	f107 031c 	add.w	r3, r7, #28
 8001b00:	2200      	movs	r2, #0
 8001b02:	601a      	str	r2, [r3, #0]
 8001b04:	605a      	str	r2, [r3, #4]
 8001b06:	609a      	str	r2, [r3, #8]
 8001b08:	60da      	str	r2, [r3, #12]
 8001b0a:	611a      	str	r2, [r3, #16]
  if(hdcmi->Instance==DCMI)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	4a68      	ldr	r2, [pc, #416]	; (8001cb4 <HAL_DCMI_MspInit+0x1c0>)
 8001b12:	4293      	cmp	r3, r2
 8001b14:	f040 80c9 	bne.w	8001caa <HAL_DCMI_MspInit+0x1b6>
  {
  /* USER CODE BEGIN DCMI_MspInit 0 */

  /* USER CODE END DCMI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DCMI_CLK_ENABLE();
 8001b18:	2300      	movs	r3, #0
 8001b1a:	61bb      	str	r3, [r7, #24]
 8001b1c:	4b66      	ldr	r3, [pc, #408]	; (8001cb8 <HAL_DCMI_MspInit+0x1c4>)
 8001b1e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b20:	4a65      	ldr	r2, [pc, #404]	; (8001cb8 <HAL_DCMI_MspInit+0x1c4>)
 8001b22:	f043 0301 	orr.w	r3, r3, #1
 8001b26:	6353      	str	r3, [r2, #52]	; 0x34
 8001b28:	4b63      	ldr	r3, [pc, #396]	; (8001cb8 <HAL_DCMI_MspInit+0x1c4>)
 8001b2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b2c:	f003 0301 	and.w	r3, r3, #1
 8001b30:	61bb      	str	r3, [r7, #24]
 8001b32:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001b34:	2300      	movs	r3, #0
 8001b36:	617b      	str	r3, [r7, #20]
 8001b38:	4b5f      	ldr	r3, [pc, #380]	; (8001cb8 <HAL_DCMI_MspInit+0x1c4>)
 8001b3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b3c:	4a5e      	ldr	r2, [pc, #376]	; (8001cb8 <HAL_DCMI_MspInit+0x1c4>)
 8001b3e:	f043 0310 	orr.w	r3, r3, #16
 8001b42:	6313      	str	r3, [r2, #48]	; 0x30
 8001b44:	4b5c      	ldr	r3, [pc, #368]	; (8001cb8 <HAL_DCMI_MspInit+0x1c4>)
 8001b46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b48:	f003 0310 	and.w	r3, r3, #16
 8001b4c:	617b      	str	r3, [r7, #20]
 8001b4e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b50:	2300      	movs	r3, #0
 8001b52:	613b      	str	r3, [r7, #16]
 8001b54:	4b58      	ldr	r3, [pc, #352]	; (8001cb8 <HAL_DCMI_MspInit+0x1c4>)
 8001b56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b58:	4a57      	ldr	r2, [pc, #348]	; (8001cb8 <HAL_DCMI_MspInit+0x1c4>)
 8001b5a:	f043 0301 	orr.w	r3, r3, #1
 8001b5e:	6313      	str	r3, [r2, #48]	; 0x30
 8001b60:	4b55      	ldr	r3, [pc, #340]	; (8001cb8 <HAL_DCMI_MspInit+0x1c4>)
 8001b62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b64:	f003 0301 	and.w	r3, r3, #1
 8001b68:	613b      	str	r3, [r7, #16]
 8001b6a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	60fb      	str	r3, [r7, #12]
 8001b70:	4b51      	ldr	r3, [pc, #324]	; (8001cb8 <HAL_DCMI_MspInit+0x1c4>)
 8001b72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b74:	4a50      	ldr	r2, [pc, #320]	; (8001cb8 <HAL_DCMI_MspInit+0x1c4>)
 8001b76:	f043 0304 	orr.w	r3, r3, #4
 8001b7a:	6313      	str	r3, [r2, #48]	; 0x30
 8001b7c:	4b4e      	ldr	r3, [pc, #312]	; (8001cb8 <HAL_DCMI_MspInit+0x1c4>)
 8001b7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b80:	f003 0304 	and.w	r3, r3, #4
 8001b84:	60fb      	str	r3, [r7, #12]
 8001b86:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b88:	2300      	movs	r3, #0
 8001b8a:	60bb      	str	r3, [r7, #8]
 8001b8c:	4b4a      	ldr	r3, [pc, #296]	; (8001cb8 <HAL_DCMI_MspInit+0x1c4>)
 8001b8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b90:	4a49      	ldr	r2, [pc, #292]	; (8001cb8 <HAL_DCMI_MspInit+0x1c4>)
 8001b92:	f043 0302 	orr.w	r3, r3, #2
 8001b96:	6313      	str	r3, [r2, #48]	; 0x30
 8001b98:	4b47      	ldr	r3, [pc, #284]	; (8001cb8 <HAL_DCMI_MspInit+0x1c4>)
 8001b9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b9c:	f003 0302 	and.w	r3, r3, #2
 8001ba0:	60bb      	str	r3, [r7, #8]
 8001ba2:	68bb      	ldr	r3, [r7, #8]
    PC8     ------> DCMI_D2
    PC9     ------> DCMI_D3
    PB6     ------> DCMI_D5
    PB7     ------> DCMI_VSYNC
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8001ba4:	2370      	movs	r3, #112	; 0x70
 8001ba6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ba8:	2302      	movs	r3, #2
 8001baa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bac:	2300      	movs	r3, #0
 8001bae:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001bb4:	230d      	movs	r3, #13
 8001bb6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001bb8:	f107 031c 	add.w	r3, r7, #28
 8001bbc:	4619      	mov	r1, r3
 8001bbe:	483f      	ldr	r0, [pc, #252]	; (8001cbc <HAL_DCMI_MspInit+0x1c8>)
 8001bc0:	f002 fd52 	bl	8004668 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 8001bc4:	2350      	movs	r3, #80	; 0x50
 8001bc6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bc8:	2302      	movs	r3, #2
 8001bca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bcc:	2300      	movs	r3, #0
 8001bce:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001bd4:	230d      	movs	r3, #13
 8001bd6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bd8:	f107 031c 	add.w	r3, r7, #28
 8001bdc:	4619      	mov	r1, r3
 8001bde:	4838      	ldr	r0, [pc, #224]	; (8001cc0 <HAL_DCMI_MspInit+0x1cc>)
 8001be0:	f002 fd42 	bl	8004668 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8001be4:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8001be8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bea:	2302      	movs	r3, #2
 8001bec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bee:	2300      	movs	r3, #0
 8001bf0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001bf6:	230d      	movs	r3, #13
 8001bf8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001bfa:	f107 031c 	add.w	r3, r7, #28
 8001bfe:	4619      	mov	r1, r3
 8001c00:	4830      	ldr	r0, [pc, #192]	; (8001cc4 <HAL_DCMI_MspInit+0x1d0>)
 8001c02:	f002 fd31 	bl	8004668 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001c06:	23c0      	movs	r3, #192	; 0xc0
 8001c08:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c0a:	2302      	movs	r3, #2
 8001c0c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c12:	2300      	movs	r3, #0
 8001c14:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001c16:	230d      	movs	r3, #13
 8001c18:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c1a:	f107 031c 	add.w	r3, r7, #28
 8001c1e:	4619      	mov	r1, r3
 8001c20:	4829      	ldr	r0, [pc, #164]	; (8001cc8 <HAL_DCMI_MspInit+0x1d4>)
 8001c22:	f002 fd21 	bl	8004668 <HAL_GPIO_Init>

    /* DCMI DMA Init */
    /* DCMI Init */
    hdma_dcmi.Instance = DMA2_Stream1;
 8001c26:	4b29      	ldr	r3, [pc, #164]	; (8001ccc <HAL_DCMI_MspInit+0x1d8>)
 8001c28:	4a29      	ldr	r2, [pc, #164]	; (8001cd0 <HAL_DCMI_MspInit+0x1dc>)
 8001c2a:	601a      	str	r2, [r3, #0]
    hdma_dcmi.Init.Channel = DMA_CHANNEL_1;
 8001c2c:	4b27      	ldr	r3, [pc, #156]	; (8001ccc <HAL_DCMI_MspInit+0x1d8>)
 8001c2e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001c32:	605a      	str	r2, [r3, #4]
    hdma_dcmi.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001c34:	4b25      	ldr	r3, [pc, #148]	; (8001ccc <HAL_DCMI_MspInit+0x1d8>)
 8001c36:	2200      	movs	r2, #0
 8001c38:	609a      	str	r2, [r3, #8]
    hdma_dcmi.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c3a:	4b24      	ldr	r3, [pc, #144]	; (8001ccc <HAL_DCMI_MspInit+0x1d8>)
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	60da      	str	r2, [r3, #12]
    hdma_dcmi.Init.MemInc = DMA_MINC_ENABLE;
 8001c40:	4b22      	ldr	r3, [pc, #136]	; (8001ccc <HAL_DCMI_MspInit+0x1d8>)
 8001c42:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001c46:	611a      	str	r2, [r3, #16]
    hdma_dcmi.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001c48:	4b20      	ldr	r3, [pc, #128]	; (8001ccc <HAL_DCMI_MspInit+0x1d8>)
 8001c4a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001c4e:	615a      	str	r2, [r3, #20]
    hdma_dcmi.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001c50:	4b1e      	ldr	r3, [pc, #120]	; (8001ccc <HAL_DCMI_MspInit+0x1d8>)
 8001c52:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001c56:	619a      	str	r2, [r3, #24]
    hdma_dcmi.Init.Mode = DMA_CIRCULAR;
 8001c58:	4b1c      	ldr	r3, [pc, #112]	; (8001ccc <HAL_DCMI_MspInit+0x1d8>)
 8001c5a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001c5e:	61da      	str	r2, [r3, #28]
    hdma_dcmi.Init.Priority = DMA_PRIORITY_LOW;
 8001c60:	4b1a      	ldr	r3, [pc, #104]	; (8001ccc <HAL_DCMI_MspInit+0x1d8>)
 8001c62:	2200      	movs	r2, #0
 8001c64:	621a      	str	r2, [r3, #32]
    hdma_dcmi.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001c66:	4b19      	ldr	r3, [pc, #100]	; (8001ccc <HAL_DCMI_MspInit+0x1d8>)
 8001c68:	2204      	movs	r2, #4
 8001c6a:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_dcmi.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001c6c:	4b17      	ldr	r3, [pc, #92]	; (8001ccc <HAL_DCMI_MspInit+0x1d8>)
 8001c6e:	2203      	movs	r2, #3
 8001c70:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_dcmi.Init.MemBurst = DMA_MBURST_SINGLE;
 8001c72:	4b16      	ldr	r3, [pc, #88]	; (8001ccc <HAL_DCMI_MspInit+0x1d8>)
 8001c74:	2200      	movs	r2, #0
 8001c76:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_dcmi.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8001c78:	4b14      	ldr	r3, [pc, #80]	; (8001ccc <HAL_DCMI_MspInit+0x1d8>)
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_dcmi) != HAL_OK)
 8001c7e:	4813      	ldr	r0, [pc, #76]	; (8001ccc <HAL_DCMI_MspInit+0x1d8>)
 8001c80:	f000 fefc 	bl	8002a7c <HAL_DMA_Init>
 8001c84:	4603      	mov	r3, r0
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d001      	beq.n	8001c8e <HAL_DCMI_MspInit+0x19a>
    {
      Error_Handler();
 8001c8a:	f7ff fbe7 	bl	800145c <Error_Handler>
    }

    __HAL_LINKDMA(hdcmi,DMA_Handle,hdma_dcmi);
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	4a0e      	ldr	r2, [pc, #56]	; (8001ccc <HAL_DCMI_MspInit+0x1d8>)
 8001c92:	639a      	str	r2, [r3, #56]	; 0x38
 8001c94:	4a0d      	ldr	r2, [pc, #52]	; (8001ccc <HAL_DCMI_MspInit+0x1d8>)
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	6393      	str	r3, [r2, #56]	; 0x38

    /* DCMI interrupt Init */
    HAL_NVIC_SetPriority(DCMI_IRQn, 0, 0);
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	2100      	movs	r1, #0
 8001c9e:	204e      	movs	r0, #78	; 0x4e
 8001ca0:	f000 fb73 	bl	800238a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DCMI_IRQn);
 8001ca4:	204e      	movs	r0, #78	; 0x4e
 8001ca6:	f000 fb8c 	bl	80023c2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DCMI_MspInit 1 */

  /* USER CODE END DCMI_MspInit 1 */
  }

}
 8001caa:	bf00      	nop
 8001cac:	3730      	adds	r7, #48	; 0x30
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bd80      	pop	{r7, pc}
 8001cb2:	bf00      	nop
 8001cb4:	50050000 	.word	0x50050000
 8001cb8:	40023800 	.word	0x40023800
 8001cbc:	40021000 	.word	0x40021000
 8001cc0:	40020000 	.word	0x40020000
 8001cc4:	40020800 	.word	0x40020800
 8001cc8:	40020400 	.word	0x40020400
 8001ccc:	2000118c 	.word	0x2000118c
 8001cd0:	40026428 	.word	0x40026428

08001cd4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b08a      	sub	sp, #40	; 0x28
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cdc:	f107 0314 	add.w	r3, r7, #20
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	601a      	str	r2, [r3, #0]
 8001ce4:	605a      	str	r2, [r3, #4]
 8001ce6:	609a      	str	r2, [r3, #8]
 8001ce8:	60da      	str	r2, [r3, #12]
 8001cea:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	4a19      	ldr	r2, [pc, #100]	; (8001d58 <HAL_UART_MspInit+0x84>)
 8001cf2:	4293      	cmp	r3, r2
 8001cf4:	d12b      	bne.n	8001d4e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	613b      	str	r3, [r7, #16]
 8001cfa:	4b18      	ldr	r3, [pc, #96]	; (8001d5c <HAL_UART_MspInit+0x88>)
 8001cfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cfe:	4a17      	ldr	r2, [pc, #92]	; (8001d5c <HAL_UART_MspInit+0x88>)
 8001d00:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001d04:	6413      	str	r3, [r2, #64]	; 0x40
 8001d06:	4b15      	ldr	r3, [pc, #84]	; (8001d5c <HAL_UART_MspInit+0x88>)
 8001d08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d0a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001d0e:	613b      	str	r3, [r7, #16]
 8001d10:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d12:	2300      	movs	r3, #0
 8001d14:	60fb      	str	r3, [r7, #12]
 8001d16:	4b11      	ldr	r3, [pc, #68]	; (8001d5c <HAL_UART_MspInit+0x88>)
 8001d18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d1a:	4a10      	ldr	r2, [pc, #64]	; (8001d5c <HAL_UART_MspInit+0x88>)
 8001d1c:	f043 0301 	orr.w	r3, r3, #1
 8001d20:	6313      	str	r3, [r2, #48]	; 0x30
 8001d22:	4b0e      	ldr	r3, [pc, #56]	; (8001d5c <HAL_UART_MspInit+0x88>)
 8001d24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d26:	f003 0301 	and.w	r3, r3, #1
 8001d2a:	60fb      	str	r3, [r7, #12]
 8001d2c:	68fb      	ldr	r3, [r7, #12]
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001d2e:	2303      	movs	r3, #3
 8001d30:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d32:	2302      	movs	r3, #2
 8001d34:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d36:	2300      	movs	r3, #0
 8001d38:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d3a:	2303      	movs	r3, #3
 8001d3c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001d3e:	2308      	movs	r3, #8
 8001d40:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d42:	f107 0314 	add.w	r3, r7, #20
 8001d46:	4619      	mov	r1, r3
 8001d48:	4805      	ldr	r0, [pc, #20]	; (8001d60 <HAL_UART_MspInit+0x8c>)
 8001d4a:	f002 fc8d 	bl	8004668 <HAL_GPIO_Init>
  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }

}
 8001d4e:	bf00      	nop
 8001d50:	3728      	adds	r7, #40	; 0x28
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bd80      	pop	{r7, pc}
 8001d56:	bf00      	nop
 8001d58:	40004c00 	.word	0x40004c00
 8001d5c:	40023800 	.word	0x40023800
 8001d60:	40020000 	.word	0x40020000

08001d64 <HAL_FSMC_MspInit>:

}

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b086      	sub	sp, #24
 8001d68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8001d6a:	1d3b      	adds	r3, r7, #4
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	601a      	str	r2, [r3, #0]
 8001d70:	605a      	str	r2, [r3, #4]
 8001d72:	609a      	str	r2, [r3, #8]
 8001d74:	60da      	str	r2, [r3, #12]
 8001d76:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 8001d78:	4b2c      	ldr	r3, [pc, #176]	; (8001e2c <HAL_FSMC_MspInit+0xc8>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d151      	bne.n	8001e24 <HAL_FSMC_MspInit+0xc0>
    return;
  }
  FSMC_Initialized = 1;
 8001d80:	4b2a      	ldr	r3, [pc, #168]	; (8001e2c <HAL_FSMC_MspInit+0xc8>)
 8001d82:	2201      	movs	r2, #1
 8001d84:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8001d86:	2300      	movs	r3, #0
 8001d88:	603b      	str	r3, [r7, #0]
 8001d8a:	4b29      	ldr	r3, [pc, #164]	; (8001e30 <HAL_FSMC_MspInit+0xcc>)
 8001d8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d8e:	4a28      	ldr	r2, [pc, #160]	; (8001e30 <HAL_FSMC_MspInit+0xcc>)
 8001d90:	f043 0301 	orr.w	r3, r3, #1
 8001d94:	6393      	str	r3, [r2, #56]	; 0x38
 8001d96:	4b26      	ldr	r3, [pc, #152]	; (8001e30 <HAL_FSMC_MspInit+0xcc>)
 8001d98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d9a:	f003 0301 	and.w	r3, r3, #1
 8001d9e:	603b      	str	r3, [r7, #0]
 8001da0:	683b      	ldr	r3, [r7, #0]
  PD5   ------> FSMC_NWE
  PG10   ------> FSMC_NE3
  PE0   ------> FSMC_NBL0
  PE1   ------> FSMC_NBL1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001da2:	f24f 033f 	movw	r3, #61503	; 0xf03f
 8001da6:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001da8:	2302      	movs	r3, #2
 8001daa:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dac:	2300      	movs	r3, #0
 8001dae:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001db0:	2303      	movs	r3, #3
 8001db2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001db4:	230c      	movs	r3, #12
 8001db6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001db8:	1d3b      	adds	r3, r7, #4
 8001dba:	4619      	mov	r1, r3
 8001dbc:	481d      	ldr	r0, [pc, #116]	; (8001e34 <HAL_FSMC_MspInit+0xd0>)
 8001dbe:	f002 fc53 	bl	8004668 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001dc2:	f240 433f 	movw	r3, #1087	; 0x43f
 8001dc6:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dc8:	2302      	movs	r3, #2
 8001dca:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dcc:	2300      	movs	r3, #0
 8001dce:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dd0:	2303      	movs	r3, #3
 8001dd2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001dd4:	230c      	movs	r3, #12
 8001dd6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001dd8:	1d3b      	adds	r3, r7, #4
 8001dda:	4619      	mov	r1, r3
 8001ddc:	4816      	ldr	r0, [pc, #88]	; (8001e38 <HAL_FSMC_MspInit+0xd4>)
 8001dde:	f002 fc43 	bl	8004668 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8001de2:	f64f 7383 	movw	r3, #65411	; 0xff83
 8001de6:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001de8:	2302      	movs	r3, #2
 8001dea:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dec:	2300      	movs	r3, #0
 8001dee:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001df0:	2303      	movs	r3, #3
 8001df2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001df4:	230c      	movs	r3, #12
 8001df6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001df8:	1d3b      	adds	r3, r7, #4
 8001dfa:	4619      	mov	r1, r3
 8001dfc:	480f      	ldr	r0, [pc, #60]	; (8001e3c <HAL_FSMC_MspInit+0xd8>)
 8001dfe:	f002 fc33 	bl	8004668 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001e02:	f64f 7333 	movw	r3, #65331	; 0xff33
 8001e06:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e08:	2302      	movs	r3, #2
 8001e0a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e10:	2303      	movs	r3, #3
 8001e12:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001e14:	230c      	movs	r3, #12
 8001e16:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e18:	1d3b      	adds	r3, r7, #4
 8001e1a:	4619      	mov	r1, r3
 8001e1c:	4808      	ldr	r0, [pc, #32]	; (8001e40 <HAL_FSMC_MspInit+0xdc>)
 8001e1e:	f002 fc23 	bl	8004668 <HAL_GPIO_Init>
 8001e22:	e000      	b.n	8001e26 <HAL_FSMC_MspInit+0xc2>
    return;
 8001e24:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8001e26:	3718      	adds	r7, #24
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	bd80      	pop	{r7, pc}
 8001e2c:	200000c4 	.word	0x200000c4
 8001e30:	40023800 	.word	0x40023800
 8001e34:	40021400 	.word	0x40021400
 8001e38:	40021800 	.word	0x40021800
 8001e3c:	40021000 	.word	0x40021000
 8001e40:	40020c00 	.word	0x40020c00

08001e44 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b082      	sub	sp, #8
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8001e4c:	f7ff ff8a 	bl	8001d64 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8001e50:	bf00      	nop
 8001e52:	3708      	adds	r7, #8
 8001e54:	46bd      	mov	sp, r7
 8001e56:	bd80      	pop	{r7, pc}

08001e58 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e58:	b480      	push	{r7}
 8001e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001e5c:	e7fe      	b.n	8001e5c <NMI_Handler+0x4>

08001e5e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e5e:	b480      	push	{r7}
 8001e60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e62:	e7fe      	b.n	8001e62 <HardFault_Handler+0x4>

08001e64 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e64:	b480      	push	{r7}
 8001e66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e68:	e7fe      	b.n	8001e68 <MemManage_Handler+0x4>

08001e6a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e6a:	b480      	push	{r7}
 8001e6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e6e:	e7fe      	b.n	8001e6e <BusFault_Handler+0x4>

08001e70 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e70:	b480      	push	{r7}
 8001e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e74:	e7fe      	b.n	8001e74 <UsageFault_Handler+0x4>

08001e76 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e76:	b480      	push	{r7}
 8001e78:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e7a:	bf00      	nop
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e82:	4770      	bx	lr

08001e84 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e84:	b480      	push	{r7}
 8001e86:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e88:	bf00      	nop
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e90:	4770      	bx	lr

08001e92 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e92:	b480      	push	{r7}
 8001e94:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e96:	bf00      	nop
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9e:	4770      	bx	lr

08001ea0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ea4:	f000 f952 	bl	800214c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ea8:	bf00      	nop
 8001eaa:	bd80      	pop	{r7, pc}

08001eac <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dcmi);
 8001eb0:	4802      	ldr	r0, [pc, #8]	; (8001ebc <DMA2_Stream1_IRQHandler+0x10>)
 8001eb2:	f000 ffd9 	bl	8002e68 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8001eb6:	bf00      	nop
 8001eb8:	bd80      	pop	{r7, pc}
 8001eba:	bf00      	nop
 8001ebc:	2000118c 	.word	0x2000118c

08001ec0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8001ec4:	4802      	ldr	r0, [pc, #8]	; (8001ed0 <OTG_FS_IRQHandler+0x10>)
 8001ec6:	f003 f807 	bl	8004ed8 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001eca:	bf00      	nop
 8001ecc:	bd80      	pop	{r7, pc}
 8001ece:	bf00      	nop
 8001ed0:	200046f8 	.word	0x200046f8

08001ed4 <DCMI_IRQHandler>:

/**
  * @brief This function handles DCMI global interrupt.
  */
void DCMI_IRQHandler(void)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DCMI_IRQn 0 */

  /* USER CODE END DCMI_IRQn 0 */
  HAL_DCMI_IRQHandler(&hdcmi);
 8001ed8:	4802      	ldr	r0, [pc, #8]	; (8001ee4 <DCMI_IRQHandler+0x10>)
 8001eda:	f000 fb89 	bl	80025f0 <HAL_DCMI_IRQHandler>
  /* USER CODE BEGIN DCMI_IRQn 1 */

  /* USER CODE END DCMI_IRQn 1 */
}
 8001ede:	bf00      	nop
 8001ee0:	bd80      	pop	{r7, pc}
 8001ee2:	bf00      	nop
 8001ee4:	20002228 	.word	0x20002228

08001ee8 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b086      	sub	sp, #24
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	60f8      	str	r0, [r7, #12]
 8001ef0:	60b9      	str	r1, [r7, #8]
 8001ef2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	617b      	str	r3, [r7, #20]
 8001ef8:	e00a      	b.n	8001f10 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001efa:	f3af 8000 	nop.w
 8001efe:	4601      	mov	r1, r0
 8001f00:	68bb      	ldr	r3, [r7, #8]
 8001f02:	1c5a      	adds	r2, r3, #1
 8001f04:	60ba      	str	r2, [r7, #8]
 8001f06:	b2ca      	uxtb	r2, r1
 8001f08:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f0a:	697b      	ldr	r3, [r7, #20]
 8001f0c:	3301      	adds	r3, #1
 8001f0e:	617b      	str	r3, [r7, #20]
 8001f10:	697a      	ldr	r2, [r7, #20]
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	429a      	cmp	r2, r3
 8001f16:	dbf0      	blt.n	8001efa <_read+0x12>
	}

return len;
 8001f18:	687b      	ldr	r3, [r7, #4]
}
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	3718      	adds	r7, #24
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	bd80      	pop	{r7, pc}

08001f22 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001f22:	b580      	push	{r7, lr}
 8001f24:	b086      	sub	sp, #24
 8001f26:	af00      	add	r7, sp, #0
 8001f28:	60f8      	str	r0, [r7, #12]
 8001f2a:	60b9      	str	r1, [r7, #8]
 8001f2c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f2e:	2300      	movs	r3, #0
 8001f30:	617b      	str	r3, [r7, #20]
 8001f32:	e009      	b.n	8001f48 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001f34:	68bb      	ldr	r3, [r7, #8]
 8001f36:	1c5a      	adds	r2, r3, #1
 8001f38:	60ba      	str	r2, [r7, #8]
 8001f3a:	781b      	ldrb	r3, [r3, #0]
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	f00c fbe3 	bl	800e708 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f42:	697b      	ldr	r3, [r7, #20]
 8001f44:	3301      	adds	r3, #1
 8001f46:	617b      	str	r3, [r7, #20]
 8001f48:	697a      	ldr	r2, [r7, #20]
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	429a      	cmp	r2, r3
 8001f4e:	dbf1      	blt.n	8001f34 <_write+0x12>
	}
	return len;
 8001f50:	687b      	ldr	r3, [r7, #4]
}
 8001f52:	4618      	mov	r0, r3
 8001f54:	3718      	adds	r7, #24
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bd80      	pop	{r7, pc}

08001f5a <_close>:

int _close(int file)
{
 8001f5a:	b480      	push	{r7}
 8001f5c:	b083      	sub	sp, #12
 8001f5e:	af00      	add	r7, sp, #0
 8001f60:	6078      	str	r0, [r7, #4]
	return -1;
 8001f62:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f66:	4618      	mov	r0, r3
 8001f68:	370c      	adds	r7, #12
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f70:	4770      	bx	lr

08001f72 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001f72:	b480      	push	{r7}
 8001f74:	b083      	sub	sp, #12
 8001f76:	af00      	add	r7, sp, #0
 8001f78:	6078      	str	r0, [r7, #4]
 8001f7a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001f82:	605a      	str	r2, [r3, #4]
	return 0;
 8001f84:	2300      	movs	r3, #0
}
 8001f86:	4618      	mov	r0, r3
 8001f88:	370c      	adds	r7, #12
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f90:	4770      	bx	lr

08001f92 <_isatty>:

int _isatty(int file)
{
 8001f92:	b480      	push	{r7}
 8001f94:	b083      	sub	sp, #12
 8001f96:	af00      	add	r7, sp, #0
 8001f98:	6078      	str	r0, [r7, #4]
	return 1;
 8001f9a:	2301      	movs	r3, #1
}
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	370c      	adds	r7, #12
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa6:	4770      	bx	lr

08001fa8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	b085      	sub	sp, #20
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	60f8      	str	r0, [r7, #12]
 8001fb0:	60b9      	str	r1, [r7, #8]
 8001fb2:	607a      	str	r2, [r7, #4]
	return 0;
 8001fb4:	2300      	movs	r3, #0
}
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	3714      	adds	r7, #20
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc0:	4770      	bx	lr
	...

08001fc4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b086      	sub	sp, #24
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001fcc:	4a14      	ldr	r2, [pc, #80]	; (8002020 <_sbrk+0x5c>)
 8001fce:	4b15      	ldr	r3, [pc, #84]	; (8002024 <_sbrk+0x60>)
 8001fd0:	1ad3      	subs	r3, r2, r3
 8001fd2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001fd4:	697b      	ldr	r3, [r7, #20]
 8001fd6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001fd8:	4b13      	ldr	r3, [pc, #76]	; (8002028 <_sbrk+0x64>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d102      	bne.n	8001fe6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001fe0:	4b11      	ldr	r3, [pc, #68]	; (8002028 <_sbrk+0x64>)
 8001fe2:	4a12      	ldr	r2, [pc, #72]	; (800202c <_sbrk+0x68>)
 8001fe4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001fe6:	4b10      	ldr	r3, [pc, #64]	; (8002028 <_sbrk+0x64>)
 8001fe8:	681a      	ldr	r2, [r3, #0]
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	4413      	add	r3, r2
 8001fee:	693a      	ldr	r2, [r7, #16]
 8001ff0:	429a      	cmp	r2, r3
 8001ff2:	d207      	bcs.n	8002004 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ff4:	f00d f828 	bl	800f048 <__errno>
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	220c      	movs	r2, #12
 8001ffc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001ffe:	f04f 33ff 	mov.w	r3, #4294967295
 8002002:	e009      	b.n	8002018 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002004:	4b08      	ldr	r3, [pc, #32]	; (8002028 <_sbrk+0x64>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800200a:	4b07      	ldr	r3, [pc, #28]	; (8002028 <_sbrk+0x64>)
 800200c:	681a      	ldr	r2, [r3, #0]
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	4413      	add	r3, r2
 8002012:	4a05      	ldr	r2, [pc, #20]	; (8002028 <_sbrk+0x64>)
 8002014:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002016:	68fb      	ldr	r3, [r7, #12]
}
 8002018:	4618      	mov	r0, r3
 800201a:	3718      	adds	r7, #24
 800201c:	46bd      	mov	sp, r7
 800201e:	bd80      	pop	{r7, pc}
 8002020:	20020000 	.word	0x20020000
 8002024:	00000400 	.word	0x00000400
 8002028:	200000c8 	.word	0x200000c8
 800202c:	20004a10 	.word	0x20004a10

08002030 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002030:	b480      	push	{r7}
 8002032:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002034:	4b06      	ldr	r3, [pc, #24]	; (8002050 <SystemInit+0x20>)
 8002036:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800203a:	4a05      	ldr	r2, [pc, #20]	; (8002050 <SystemInit+0x20>)
 800203c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002040:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002044:	bf00      	nop
 8002046:	46bd      	mov	sp, r7
 8002048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204c:	4770      	bx	lr
 800204e:	bf00      	nop
 8002050:	e000ed00 	.word	0xe000ed00

08002054 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002054:	f8df d034 	ldr.w	sp, [pc, #52]	; 800208c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002058:	480d      	ldr	r0, [pc, #52]	; (8002090 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800205a:	490e      	ldr	r1, [pc, #56]	; (8002094 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800205c:	4a0e      	ldr	r2, [pc, #56]	; (8002098 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800205e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002060:	e002      	b.n	8002068 <LoopCopyDataInit>

08002062 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002062:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002064:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002066:	3304      	adds	r3, #4

08002068 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002068:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800206a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800206c:	d3f9      	bcc.n	8002062 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800206e:	4a0b      	ldr	r2, [pc, #44]	; (800209c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002070:	4c0b      	ldr	r4, [pc, #44]	; (80020a0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002072:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002074:	e001      	b.n	800207a <LoopFillZerobss>

08002076 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002076:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002078:	3204      	adds	r2, #4

0800207a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800207a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800207c:	d3fb      	bcc.n	8002076 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800207e:	f7ff ffd7 	bl	8002030 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002082:	f00c ffe7 	bl	800f054 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002086:	f7fe fe8d 	bl	8000da4 <main>
  bx  lr    
 800208a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800208c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002090:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002094:	20000094 	.word	0x20000094
  ldr r2, =_sidata
 8002098:	08010f44 	.word	0x08010f44
  ldr r2, =_sbss
 800209c:	20000094 	.word	0x20000094
  ldr r4, =_ebss
 80020a0:	20004a0c 	.word	0x20004a0c

080020a4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80020a4:	e7fe      	b.n	80020a4 <ADC_IRQHandler>
	...

080020a8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80020ac:	4b0e      	ldr	r3, [pc, #56]	; (80020e8 <HAL_Init+0x40>)
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	4a0d      	ldr	r2, [pc, #52]	; (80020e8 <HAL_Init+0x40>)
 80020b2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80020b6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80020b8:	4b0b      	ldr	r3, [pc, #44]	; (80020e8 <HAL_Init+0x40>)
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	4a0a      	ldr	r2, [pc, #40]	; (80020e8 <HAL_Init+0x40>)
 80020be:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80020c2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80020c4:	4b08      	ldr	r3, [pc, #32]	; (80020e8 <HAL_Init+0x40>)
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	4a07      	ldr	r2, [pc, #28]	; (80020e8 <HAL_Init+0x40>)
 80020ca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020ce:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80020d0:	2003      	movs	r0, #3
 80020d2:	f000 f94f 	bl	8002374 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80020d6:	200f      	movs	r0, #15
 80020d8:	f000 f808 	bl	80020ec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80020dc:	f7ff fce2 	bl	8001aa4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80020e0:	2300      	movs	r3, #0
}
 80020e2:	4618      	mov	r0, r3
 80020e4:	bd80      	pop	{r7, pc}
 80020e6:	bf00      	nop
 80020e8:	40023c00 	.word	0x40023c00

080020ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b082      	sub	sp, #8
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80020f4:	4b12      	ldr	r3, [pc, #72]	; (8002140 <HAL_InitTick+0x54>)
 80020f6:	681a      	ldr	r2, [r3, #0]
 80020f8:	4b12      	ldr	r3, [pc, #72]	; (8002144 <HAL_InitTick+0x58>)
 80020fa:	781b      	ldrb	r3, [r3, #0]
 80020fc:	4619      	mov	r1, r3
 80020fe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002102:	fbb3 f3f1 	udiv	r3, r3, r1
 8002106:	fbb2 f3f3 	udiv	r3, r2, r3
 800210a:	4618      	mov	r0, r3
 800210c:	f000 f967 	bl	80023de <HAL_SYSTICK_Config>
 8002110:	4603      	mov	r3, r0
 8002112:	2b00      	cmp	r3, #0
 8002114:	d001      	beq.n	800211a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002116:	2301      	movs	r3, #1
 8002118:	e00e      	b.n	8002138 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	2b0f      	cmp	r3, #15
 800211e:	d80a      	bhi.n	8002136 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002120:	2200      	movs	r2, #0
 8002122:	6879      	ldr	r1, [r7, #4]
 8002124:	f04f 30ff 	mov.w	r0, #4294967295
 8002128:	f000 f92f 	bl	800238a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800212c:	4a06      	ldr	r2, [pc, #24]	; (8002148 <HAL_InitTick+0x5c>)
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002132:	2300      	movs	r3, #0
 8002134:	e000      	b.n	8002138 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002136:	2301      	movs	r3, #1
}
 8002138:	4618      	mov	r0, r3
 800213a:	3708      	adds	r7, #8
 800213c:	46bd      	mov	sp, r7
 800213e:	bd80      	pop	{r7, pc}
 8002140:	20000004 	.word	0x20000004
 8002144:	2000000c 	.word	0x2000000c
 8002148:	20000008 	.word	0x20000008

0800214c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800214c:	b480      	push	{r7}
 800214e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002150:	4b06      	ldr	r3, [pc, #24]	; (800216c <HAL_IncTick+0x20>)
 8002152:	781b      	ldrb	r3, [r3, #0]
 8002154:	461a      	mov	r2, r3
 8002156:	4b06      	ldr	r3, [pc, #24]	; (8002170 <HAL_IncTick+0x24>)
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	4413      	add	r3, r2
 800215c:	4a04      	ldr	r2, [pc, #16]	; (8002170 <HAL_IncTick+0x24>)
 800215e:	6013      	str	r3, [r2, #0]
}
 8002160:	bf00      	nop
 8002162:	46bd      	mov	sp, r7
 8002164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002168:	4770      	bx	lr
 800216a:	bf00      	nop
 800216c:	2000000c 	.word	0x2000000c
 8002170:	200022b0 	.word	0x200022b0

08002174 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002174:	b480      	push	{r7}
 8002176:	af00      	add	r7, sp, #0
  return uwTick;
 8002178:	4b03      	ldr	r3, [pc, #12]	; (8002188 <HAL_GetTick+0x14>)
 800217a:	681b      	ldr	r3, [r3, #0]
}
 800217c:	4618      	mov	r0, r3
 800217e:	46bd      	mov	sp, r7
 8002180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002184:	4770      	bx	lr
 8002186:	bf00      	nop
 8002188:	200022b0 	.word	0x200022b0

0800218c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b084      	sub	sp, #16
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002194:	f7ff ffee 	bl	8002174 <HAL_GetTick>
 8002198:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021a4:	d005      	beq.n	80021b2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80021a6:	4b0a      	ldr	r3, [pc, #40]	; (80021d0 <HAL_Delay+0x44>)
 80021a8:	781b      	ldrb	r3, [r3, #0]
 80021aa:	461a      	mov	r2, r3
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	4413      	add	r3, r2
 80021b0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80021b2:	bf00      	nop
 80021b4:	f7ff ffde 	bl	8002174 <HAL_GetTick>
 80021b8:	4602      	mov	r2, r0
 80021ba:	68bb      	ldr	r3, [r7, #8]
 80021bc:	1ad3      	subs	r3, r2, r3
 80021be:	68fa      	ldr	r2, [r7, #12]
 80021c0:	429a      	cmp	r2, r3
 80021c2:	d8f7      	bhi.n	80021b4 <HAL_Delay+0x28>
  {
  }
}
 80021c4:	bf00      	nop
 80021c6:	bf00      	nop
 80021c8:	3710      	adds	r7, #16
 80021ca:	46bd      	mov	sp, r7
 80021cc:	bd80      	pop	{r7, pc}
 80021ce:	bf00      	nop
 80021d0:	2000000c 	.word	0x2000000c

080021d4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021d4:	b480      	push	{r7}
 80021d6:	b085      	sub	sp, #20
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	f003 0307 	and.w	r3, r3, #7
 80021e2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80021e4:	4b0c      	ldr	r3, [pc, #48]	; (8002218 <__NVIC_SetPriorityGrouping+0x44>)
 80021e6:	68db      	ldr	r3, [r3, #12]
 80021e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80021ea:	68ba      	ldr	r2, [r7, #8]
 80021ec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80021f0:	4013      	ands	r3, r2
 80021f2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80021f8:	68bb      	ldr	r3, [r7, #8]
 80021fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80021fc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002200:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002204:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002206:	4a04      	ldr	r2, [pc, #16]	; (8002218 <__NVIC_SetPriorityGrouping+0x44>)
 8002208:	68bb      	ldr	r3, [r7, #8]
 800220a:	60d3      	str	r3, [r2, #12]
}
 800220c:	bf00      	nop
 800220e:	3714      	adds	r7, #20
 8002210:	46bd      	mov	sp, r7
 8002212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002216:	4770      	bx	lr
 8002218:	e000ed00 	.word	0xe000ed00

0800221c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800221c:	b480      	push	{r7}
 800221e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002220:	4b04      	ldr	r3, [pc, #16]	; (8002234 <__NVIC_GetPriorityGrouping+0x18>)
 8002222:	68db      	ldr	r3, [r3, #12]
 8002224:	0a1b      	lsrs	r3, r3, #8
 8002226:	f003 0307 	and.w	r3, r3, #7
}
 800222a:	4618      	mov	r0, r3
 800222c:	46bd      	mov	sp, r7
 800222e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002232:	4770      	bx	lr
 8002234:	e000ed00 	.word	0xe000ed00

08002238 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002238:	b480      	push	{r7}
 800223a:	b083      	sub	sp, #12
 800223c:	af00      	add	r7, sp, #0
 800223e:	4603      	mov	r3, r0
 8002240:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002242:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002246:	2b00      	cmp	r3, #0
 8002248:	db0b      	blt.n	8002262 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800224a:	79fb      	ldrb	r3, [r7, #7]
 800224c:	f003 021f 	and.w	r2, r3, #31
 8002250:	4907      	ldr	r1, [pc, #28]	; (8002270 <__NVIC_EnableIRQ+0x38>)
 8002252:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002256:	095b      	lsrs	r3, r3, #5
 8002258:	2001      	movs	r0, #1
 800225a:	fa00 f202 	lsl.w	r2, r0, r2
 800225e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002262:	bf00      	nop
 8002264:	370c      	adds	r7, #12
 8002266:	46bd      	mov	sp, r7
 8002268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226c:	4770      	bx	lr
 800226e:	bf00      	nop
 8002270:	e000e100 	.word	0xe000e100

08002274 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002274:	b480      	push	{r7}
 8002276:	b083      	sub	sp, #12
 8002278:	af00      	add	r7, sp, #0
 800227a:	4603      	mov	r3, r0
 800227c:	6039      	str	r1, [r7, #0]
 800227e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002280:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002284:	2b00      	cmp	r3, #0
 8002286:	db0a      	blt.n	800229e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	b2da      	uxtb	r2, r3
 800228c:	490c      	ldr	r1, [pc, #48]	; (80022c0 <__NVIC_SetPriority+0x4c>)
 800228e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002292:	0112      	lsls	r2, r2, #4
 8002294:	b2d2      	uxtb	r2, r2
 8002296:	440b      	add	r3, r1
 8002298:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800229c:	e00a      	b.n	80022b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800229e:	683b      	ldr	r3, [r7, #0]
 80022a0:	b2da      	uxtb	r2, r3
 80022a2:	4908      	ldr	r1, [pc, #32]	; (80022c4 <__NVIC_SetPriority+0x50>)
 80022a4:	79fb      	ldrb	r3, [r7, #7]
 80022a6:	f003 030f 	and.w	r3, r3, #15
 80022aa:	3b04      	subs	r3, #4
 80022ac:	0112      	lsls	r2, r2, #4
 80022ae:	b2d2      	uxtb	r2, r2
 80022b0:	440b      	add	r3, r1
 80022b2:	761a      	strb	r2, [r3, #24]
}
 80022b4:	bf00      	nop
 80022b6:	370c      	adds	r7, #12
 80022b8:	46bd      	mov	sp, r7
 80022ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022be:	4770      	bx	lr
 80022c0:	e000e100 	.word	0xe000e100
 80022c4:	e000ed00 	.word	0xe000ed00

080022c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80022c8:	b480      	push	{r7}
 80022ca:	b089      	sub	sp, #36	; 0x24
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	60f8      	str	r0, [r7, #12]
 80022d0:	60b9      	str	r1, [r7, #8]
 80022d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	f003 0307 	and.w	r3, r3, #7
 80022da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80022dc:	69fb      	ldr	r3, [r7, #28]
 80022de:	f1c3 0307 	rsb	r3, r3, #7
 80022e2:	2b04      	cmp	r3, #4
 80022e4:	bf28      	it	cs
 80022e6:	2304      	movcs	r3, #4
 80022e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80022ea:	69fb      	ldr	r3, [r7, #28]
 80022ec:	3304      	adds	r3, #4
 80022ee:	2b06      	cmp	r3, #6
 80022f0:	d902      	bls.n	80022f8 <NVIC_EncodePriority+0x30>
 80022f2:	69fb      	ldr	r3, [r7, #28]
 80022f4:	3b03      	subs	r3, #3
 80022f6:	e000      	b.n	80022fa <NVIC_EncodePriority+0x32>
 80022f8:	2300      	movs	r3, #0
 80022fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022fc:	f04f 32ff 	mov.w	r2, #4294967295
 8002300:	69bb      	ldr	r3, [r7, #24]
 8002302:	fa02 f303 	lsl.w	r3, r2, r3
 8002306:	43da      	mvns	r2, r3
 8002308:	68bb      	ldr	r3, [r7, #8]
 800230a:	401a      	ands	r2, r3
 800230c:	697b      	ldr	r3, [r7, #20]
 800230e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002310:	f04f 31ff 	mov.w	r1, #4294967295
 8002314:	697b      	ldr	r3, [r7, #20]
 8002316:	fa01 f303 	lsl.w	r3, r1, r3
 800231a:	43d9      	mvns	r1, r3
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002320:	4313      	orrs	r3, r2
         );
}
 8002322:	4618      	mov	r0, r3
 8002324:	3724      	adds	r7, #36	; 0x24
 8002326:	46bd      	mov	sp, r7
 8002328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232c:	4770      	bx	lr
	...

08002330 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	b082      	sub	sp, #8
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	3b01      	subs	r3, #1
 800233c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002340:	d301      	bcc.n	8002346 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002342:	2301      	movs	r3, #1
 8002344:	e00f      	b.n	8002366 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002346:	4a0a      	ldr	r2, [pc, #40]	; (8002370 <SysTick_Config+0x40>)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	3b01      	subs	r3, #1
 800234c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800234e:	210f      	movs	r1, #15
 8002350:	f04f 30ff 	mov.w	r0, #4294967295
 8002354:	f7ff ff8e 	bl	8002274 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002358:	4b05      	ldr	r3, [pc, #20]	; (8002370 <SysTick_Config+0x40>)
 800235a:	2200      	movs	r2, #0
 800235c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800235e:	4b04      	ldr	r3, [pc, #16]	; (8002370 <SysTick_Config+0x40>)
 8002360:	2207      	movs	r2, #7
 8002362:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002364:	2300      	movs	r3, #0
}
 8002366:	4618      	mov	r0, r3
 8002368:	3708      	adds	r7, #8
 800236a:	46bd      	mov	sp, r7
 800236c:	bd80      	pop	{r7, pc}
 800236e:	bf00      	nop
 8002370:	e000e010 	.word	0xe000e010

08002374 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b082      	sub	sp, #8
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800237c:	6878      	ldr	r0, [r7, #4]
 800237e:	f7ff ff29 	bl	80021d4 <__NVIC_SetPriorityGrouping>
}
 8002382:	bf00      	nop
 8002384:	3708      	adds	r7, #8
 8002386:	46bd      	mov	sp, r7
 8002388:	bd80      	pop	{r7, pc}

0800238a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800238a:	b580      	push	{r7, lr}
 800238c:	b086      	sub	sp, #24
 800238e:	af00      	add	r7, sp, #0
 8002390:	4603      	mov	r3, r0
 8002392:	60b9      	str	r1, [r7, #8]
 8002394:	607a      	str	r2, [r7, #4]
 8002396:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002398:	2300      	movs	r3, #0
 800239a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800239c:	f7ff ff3e 	bl	800221c <__NVIC_GetPriorityGrouping>
 80023a0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80023a2:	687a      	ldr	r2, [r7, #4]
 80023a4:	68b9      	ldr	r1, [r7, #8]
 80023a6:	6978      	ldr	r0, [r7, #20]
 80023a8:	f7ff ff8e 	bl	80022c8 <NVIC_EncodePriority>
 80023ac:	4602      	mov	r2, r0
 80023ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023b2:	4611      	mov	r1, r2
 80023b4:	4618      	mov	r0, r3
 80023b6:	f7ff ff5d 	bl	8002274 <__NVIC_SetPriority>
}
 80023ba:	bf00      	nop
 80023bc:	3718      	adds	r7, #24
 80023be:	46bd      	mov	sp, r7
 80023c0:	bd80      	pop	{r7, pc}

080023c2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023c2:	b580      	push	{r7, lr}
 80023c4:	b082      	sub	sp, #8
 80023c6:	af00      	add	r7, sp, #0
 80023c8:	4603      	mov	r3, r0
 80023ca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80023cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023d0:	4618      	mov	r0, r3
 80023d2:	f7ff ff31 	bl	8002238 <__NVIC_EnableIRQ>
}
 80023d6:	bf00      	nop
 80023d8:	3708      	adds	r7, #8
 80023da:	46bd      	mov	sp, r7
 80023dc:	bd80      	pop	{r7, pc}

080023de <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80023de:	b580      	push	{r7, lr}
 80023e0:	b082      	sub	sp, #8
 80023e2:	af00      	add	r7, sp, #0
 80023e4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80023e6:	6878      	ldr	r0, [r7, #4]
 80023e8:	f7ff ffa2 	bl	8002330 <SysTick_Config>
 80023ec:	4603      	mov	r3, r0
}
 80023ee:	4618      	mov	r0, r3
 80023f0:	3708      	adds	r7, #8
 80023f2:	46bd      	mov	sp, r7
 80023f4:	bd80      	pop	{r7, pc}
	...

080023f8 <HAL_DCMI_Start_DMA>:
  * @param  pData     The destination memory Buffer address (LCD Frame buffer).
  * @param  Length    The length of capture to be transferred.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Start_DMA(DCMI_HandleTypeDef* hdcmi, uint32_t DCMI_Mode, uint32_t pData, uint32_t Length)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b088      	sub	sp, #32
 80023fc:	af02      	add	r7, sp, #8
 80023fe:	60f8      	str	r0, [r7, #12]
 8002400:	60b9      	str	r1, [r7, #8]
 8002402:	607a      	str	r2, [r7, #4]
 8002404:	603b      	str	r3, [r7, #0]
  /* Initialize the second memory address */
  uint32_t SecondMemAddress = 0U;
 8002406:	2300      	movs	r3, #0
 8002408:	617b      	str	r3, [r7, #20]

  /* Check function parameters */
  assert_param(IS_DCMI_CAPTURE_MODE(DCMI_Mode));

  /* Process Locked */
  __HAL_LOCK(hdcmi);
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002410:	2b01      	cmp	r3, #1
 8002412:	d101      	bne.n	8002418 <HAL_DCMI_Start_DMA+0x20>
 8002414:	2302      	movs	r3, #2
 8002416:	e086      	b.n	8002526 <HAL_DCMI_Start_DMA+0x12e>
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	2201      	movs	r2, #1
 800241c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  /* Lock the DCMI peripheral state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	2202      	movs	r2, #2
 8002424:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
  
  /* Enable DCMI by setting DCMIEN bit */
  __HAL_DCMI_ENABLE(hdcmi);
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	681a      	ldr	r2, [r3, #0]
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002436:	601a      	str	r2, [r3, #0]

  /* Configure the DCMI Mode */
  hdcmi->Instance->CR &= ~(DCMI_CR_CM);
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	681a      	ldr	r2, [r3, #0]
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f022 0202 	bic.w	r2, r2, #2
 8002446:	601a      	str	r2, [r3, #0]
  hdcmi->Instance->CR |=  (uint32_t)(DCMI_Mode);
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	6819      	ldr	r1, [r3, #0]
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	68ba      	ldr	r2, [r7, #8]
 8002454:	430a      	orrs	r2, r1
 8002456:	601a      	str	r2, [r3, #0]

  /* Set the DMA memory0 conversion complete callback */
  hdcmi->DMA_Handle->XferCpltCallback = DCMI_DMAXferCplt;
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800245c:	4a34      	ldr	r2, [pc, #208]	; (8002530 <HAL_DCMI_Start_DMA+0x138>)
 800245e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hdcmi->DMA_Handle->XferErrorCallback = DCMI_DMAError;
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002464:	4a33      	ldr	r2, [pc, #204]	; (8002534 <HAL_DCMI_Start_DMA+0x13c>)
 8002466:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the dma abort callback */
  hdcmi->DMA_Handle->XferAbortCallback = NULL;
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800246c:	2200      	movs	r2, #0
 800246e:	651a      	str	r2, [r3, #80]	; 0x50
  
  /* Reset transfer counters value */ 
  hdcmi->XferCount = 0U;
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	2200      	movs	r2, #0
 8002474:	629a      	str	r2, [r3, #40]	; 0x28
  hdcmi->XferTransferNumber = 0U;
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	2200      	movs	r2, #0
 800247a:	631a      	str	r2, [r3, #48]	; 0x30

  if(Length <= 0xFFFFU)
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002482:	d20a      	bcs.n	800249a <HAL_DCMI_Start_DMA+0xa2>
  {
    /* Enable the DMA Stream */
    HAL_DMA_Start_IT(hdcmi->DMA_Handle, (uint32_t)&hdcmi->Instance->DR, (uint32_t)pData, Length);
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	3328      	adds	r3, #40	; 0x28
 800248e:	4619      	mov	r1, r3
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	687a      	ldr	r2, [r7, #4]
 8002494:	f000 fbfe 	bl	8002c94 <HAL_DMA_Start_IT>
 8002498:	e038      	b.n	800250c <HAL_DCMI_Start_DMA+0x114>
  }
  else /* DCMI_DOUBLE_BUFFER Mode */
  {
    /* Set the DMA memory1 conversion complete callback */
    hdcmi->DMA_Handle->XferM1CpltCallback = DCMI_DMAXferCplt;
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800249e:	4a24      	ldr	r2, [pc, #144]	; (8002530 <HAL_DCMI_Start_DMA+0x138>)
 80024a0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Initialize transfer parameters */
    hdcmi->XferCount = 1U;
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	2201      	movs	r2, #1
 80024a6:	629a      	str	r2, [r3, #40]	; 0x28
    hdcmi->XferSize = Length;
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	683a      	ldr	r2, [r7, #0]
 80024ac:	62da      	str	r2, [r3, #44]	; 0x2c
    hdcmi->pBuffPtr = pData;
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	687a      	ldr	r2, [r7, #4]
 80024b2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Get the number of buffer */
    while(hdcmi->XferSize > 0xFFFFU)
 80024b4:	e009      	b.n	80024ca <HAL_DCMI_Start_DMA+0xd2>
    {
      hdcmi->XferSize = (hdcmi->XferSize/2U);
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024ba:	085a      	lsrs	r2, r3, #1
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	62da      	str	r2, [r3, #44]	; 0x2c
      hdcmi->XferCount = hdcmi->XferCount*2U;
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024c4:	005a      	lsls	r2, r3, #1
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	629a      	str	r2, [r3, #40]	; 0x28
    while(hdcmi->XferSize > 0xFFFFU)
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024ce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80024d2:	d2f0      	bcs.n	80024b6 <HAL_DCMI_Start_DMA+0xbe>
    }

    /* Update DCMI counter  and transfer number*/
    hdcmi->XferCount = (hdcmi->XferCount - 2U);
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024d8:	1e9a      	subs	r2, r3, #2
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	629a      	str	r2, [r3, #40]	; 0x28
    hdcmi->XferTransferNumber = hdcmi->XferCount;
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	631a      	str	r2, [r3, #48]	; 0x30

    /* Update second memory address */
    SecondMemAddress = (uint32_t)(pData + (4U*hdcmi->XferSize));
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024ea:	009b      	lsls	r3, r3, #2
 80024ec:	687a      	ldr	r2, [r7, #4]
 80024ee:	4413      	add	r3, r2
 80024f0:	617b      	str	r3, [r7, #20]

    /* Start DMA multi buffer transfer */
    HAL_DMAEx_MultiBufferStart_IT(hdcmi->DMA_Handle, (uint32_t)&hdcmi->Instance->DR, (uint32_t)pData, SecondMemAddress, hdcmi->XferSize);
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	3328      	adds	r3, #40	; 0x28
 80024fc:	4619      	mov	r1, r3
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002502:	9300      	str	r3, [sp, #0]
 8002504:	697b      	ldr	r3, [r7, #20]
 8002506:	687a      	ldr	r2, [r7, #4]
 8002508:	f000 ff26 	bl	8003358 <HAL_DMAEx_MultiBufferStart_IT>
  }

  /* Enable Capture */
  hdcmi->Instance->CR |= DCMI_CR_CAPTURE;
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	681a      	ldr	r2, [r3, #0]
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f042 0201 	orr.w	r2, r2, #1
 800251a:	601a      	str	r2, [r3, #0]

  /* Release Lock */
  __HAL_UNLOCK(hdcmi);
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	2200      	movs	r2, #0
 8002520:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  /* Return function status */
  return HAL_OK;
 8002524:	2300      	movs	r3, #0
}
 8002526:	4618      	mov	r0, r3
 8002528:	3718      	adds	r7, #24
 800252a:	46bd      	mov	sp, r7
 800252c:	bd80      	pop	{r7, pc}
 800252e:	bf00      	nop
 8002530:	0800284b 	.word	0x0800284b
 8002534:	08002975 	.word	0x08002975

08002538 <HAL_DCMI_Stop>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Stop(DCMI_HandleTypeDef* hdcmi)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	b084      	sub	sp, #16
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = SystemCoreClock / HAL_TIMEOUT_DCMI_STOP;
 8002540:	4b29      	ldr	r3, [pc, #164]	; (80025e8 <HAL_DCMI_Stop+0xb0>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	085b      	lsrs	r3, r3, #1
 8002546:	4a29      	ldr	r2, [pc, #164]	; (80025ec <HAL_DCMI_Stop+0xb4>)
 8002548:	fba2 2303 	umull	r2, r3, r2, r3
 800254c:	089b      	lsrs	r3, r3, #2
 800254e:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8002550:	2300      	movs	r3, #0
 8002552:	73fb      	strb	r3, [r7, #15]

  /* Process locked */
  __HAL_LOCK(hdcmi);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800255a:	2b01      	cmp	r3, #1
 800255c:	d101      	bne.n	8002562 <HAL_DCMI_Stop+0x2a>
 800255e:	2302      	movs	r3, #2
 8002560:	e03e      	b.n	80025e0 <HAL_DCMI_Stop+0xa8>
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	2201      	movs	r2, #1
 8002566:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Lock the DCMI peripheral state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	2202      	movs	r2, #2
 800256e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Disable Capture */
  hdcmi->Instance->CR &= ~(DCMI_CR_CAPTURE);
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	681a      	ldr	r2, [r3, #0]
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f022 0201 	bic.w	r2, r2, #1
 8002580:	601a      	str	r2, [r3, #0]

  /* Check if the DCMI capture effectively disabled */
  do
  {
    if (count-- == 0U)
 8002582:	68bb      	ldr	r3, [r7, #8]
 8002584:	1e5a      	subs	r2, r3, #1
 8002586:	60ba      	str	r2, [r7, #8]
 8002588:	2b00      	cmp	r3, #0
 800258a:	d108      	bne.n	800259e <HAL_DCMI_Stop+0x66>
    {
      /* Update error code */
      hdcmi->ErrorCode |= HAL_DCMI_ERROR_TIMEOUT;
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002590:	f043 0220 	orr.w	r2, r3, #32
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	63da      	str	r2, [r3, #60]	; 0x3c

      status = HAL_TIMEOUT;
 8002598:	2303      	movs	r3, #3
 800259a:	73fb      	strb	r3, [r7, #15]
      break;
 800259c:	e006      	b.n	80025ac <HAL_DCMI_Stop+0x74>
    }
  }
  while((hdcmi->Instance->CR & DCMI_CR_CAPTURE) != 0U);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f003 0301 	and.w	r3, r3, #1
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d1ea      	bne.n	8002582 <HAL_DCMI_Stop+0x4a>

  /* Disable the DCMI */
  __HAL_DCMI_DISABLE(hdcmi);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	681a      	ldr	r2, [r3, #0]
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80025ba:	601a      	str	r2, [r3, #0]

  /* Disable the DMA */
  HAL_DMA_Abort(hdcmi->DMA_Handle);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025c0:	4618      	mov	r0, r3
 80025c2:	f000 fbbf 	bl	8002d44 <HAL_DMA_Abort>

  /* Update error code */
  hdcmi->ErrorCode |= HAL_DCMI_ERROR_NONE;
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Change DCMI state */
  hdcmi->State = HAL_DCMI_STATE_READY;
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	2201      	movs	r2, #1
 80025d2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdcmi);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	2200      	movs	r2, #0
 80025da:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  /* Return function status */
  return status;
 80025de:	7bfb      	ldrb	r3, [r7, #15]
}
 80025e0:	4618      	mov	r0, r3
 80025e2:	3710      	adds	r7, #16
 80025e4:	46bd      	mov	sp, r7
 80025e6:	bd80      	pop	{r7, pc}
 80025e8:	20000004 	.word	0x20000004
 80025ec:	92492493 	.word	0x92492493

080025f0 <HAL_DCMI_IRQHandler>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for the DCMI.
  * @retval None
  */
void HAL_DCMI_IRQHandler(DCMI_HandleTypeDef *hdcmi)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b084      	sub	sp, #16
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
  uint32_t isr_value = READ_REG(hdcmi->Instance->MISR);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	691b      	ldr	r3, [r3, #16]
 80025fe:	60fb      	str	r3, [r7, #12]

  /* Synchronization error interrupt management *******************************/
  if((isr_value & DCMI_FLAG_ERRRI) == DCMI_FLAG_ERRRI)
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	f003 0304 	and.w	r3, r3, #4
 8002606:	2b00      	cmp	r3, #0
 8002608:	d016      	beq.n	8002638 <HAL_DCMI_IRQHandler+0x48>
  {
    /* Clear the Synchronization error flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_ERRRI);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	2204      	movs	r2, #4
 8002610:	615a      	str	r2, [r3, #20]

    /* Update error code */
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_SYNC;
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002616:	f043 0202 	orr.w	r2, r3, #2
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change DCMI state */
    hdcmi->State = HAL_DCMI_STATE_ERROR;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	2204      	movs	r2, #4
 8002622:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    
    /* Set the synchronization error callback */
    hdcmi->DMA_Handle->XferAbortCallback = DCMI_DMAError;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800262a:	4a2f      	ldr	r2, [pc, #188]	; (80026e8 <HAL_DCMI_IRQHandler+0xf8>)
 800262c:	651a      	str	r2, [r3, #80]	; 0x50

    /* Abort the DMA Transfer */
    HAL_DMA_Abort_IT(hdcmi->DMA_Handle);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002632:	4618      	mov	r0, r3
 8002634:	f000 fbf6 	bl	8002e24 <HAL_DMA_Abort_IT>
  }
  /* Overflow interrupt management ********************************************/
  if((isr_value & DCMI_FLAG_OVRRI) == DCMI_FLAG_OVRRI)
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	f003 0302 	and.w	r3, r3, #2
 800263e:	2b00      	cmp	r3, #0
 8002640:	d016      	beq.n	8002670 <HAL_DCMI_IRQHandler+0x80>
  {
    /* Clear the Overflow flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_OVRRI);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	2202      	movs	r2, #2
 8002648:	615a      	str	r2, [r3, #20]

    /* Update error code */
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_OVR;
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800264e:	f043 0201 	orr.w	r2, r3, #1
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change DCMI state */
    hdcmi->State = HAL_DCMI_STATE_ERROR;
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	2204      	movs	r2, #4
 800265a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    
    /* Set the overflow callback */
    hdcmi->DMA_Handle->XferAbortCallback = DCMI_DMAError;
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002662:	4a21      	ldr	r2, [pc, #132]	; (80026e8 <HAL_DCMI_IRQHandler+0xf8>)
 8002664:	651a      	str	r2, [r3, #80]	; 0x50

    /* Abort the DMA Transfer */
    HAL_DMA_Abort_IT(hdcmi->DMA_Handle);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800266a:	4618      	mov	r0, r3
 800266c:	f000 fbda 	bl	8002e24 <HAL_DMA_Abort_IT>
  }
  /* Line Interrupt management ************************************************/
  if((isr_value & DCMI_FLAG_LINERI) == DCMI_FLAG_LINERI)
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	f003 0310 	and.w	r3, r3, #16
 8002676:	2b00      	cmp	r3, #0
 8002678:	d006      	beq.n	8002688 <HAL_DCMI_IRQHandler+0x98>
  {
    /* Clear the Line interrupt flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_LINERI);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	2210      	movs	r2, #16
 8002680:	615a      	str	r2, [r3, #20]
    /* Line interrupt Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI line event callback*/
    hdcmi->LineEventCallback(hdcmi);
#else  
    HAL_DCMI_LineEventCallback(hdcmi);
 8002682:	6878      	ldr	r0, [r7, #4]
 8002684:	f000 f83c 	bl	8002700 <HAL_DCMI_LineEventCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */     
  }
  /* VSYNC interrupt management ***********************************************/
  if((isr_value & DCMI_FLAG_VSYNCRI) == DCMI_FLAG_VSYNCRI)
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	f003 0308 	and.w	r3, r3, #8
 800268e:	2b00      	cmp	r3, #0
 8002690:	d006      	beq.n	80026a0 <HAL_DCMI_IRQHandler+0xb0>
  {
    /* Clear the VSYNC flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_VSYNCRI);
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	2208      	movs	r2, #8
 8002698:	615a      	str	r2, [r3, #20]
    /* VSYNC Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI vsync event callback*/
    hdcmi->VsyncEventCallback(hdcmi);
#else  
    HAL_DCMI_VsyncEventCallback(hdcmi);
 800269a:	6878      	ldr	r0, [r7, #4]
 800269c:	f000 f83a 	bl	8002714 <HAL_DCMI_VsyncEventCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */ 
  }
  /* FRAME interrupt management ***********************************************/
  if((isr_value & DCMI_FLAG_FRAMERI) == DCMI_FLAG_FRAMERI)
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	f003 0301 	and.w	r3, r3, #1
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d019      	beq.n	80026de <HAL_DCMI_IRQHandler+0xee>
  {
    /* When snapshot mode, disable Vsync, Error and Overrun interrupts */
    if((hdcmi->Instance->CR & DCMI_CR_CM) == DCMI_MODE_SNAPSHOT)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	f003 0302 	and.w	r3, r3, #2
 80026b4:	2b02      	cmp	r3, #2
 80026b6:	d107      	bne.n	80026c8 <HAL_DCMI_IRQHandler+0xd8>
    { 
      /* Disable the Line, Vsync, Error and Overrun interrupts */
      __HAL_DCMI_DISABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	68da      	ldr	r2, [r3, #12]
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f022 021e 	bic.w	r2, r2, #30
 80026c6:	60da      	str	r2, [r3, #12]
    }

    /* Disable the Frame interrupt */
    __HAL_DCMI_DISABLE_IT(hdcmi, DCMI_IT_FRAME);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	68da      	ldr	r2, [r3, #12]
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f022 0201 	bic.w	r2, r2, #1
 80026d6:	60da      	str	r2, [r3, #12]
    /* Frame Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI frame event callback*/
    hdcmi->FrameEventCallback(hdcmi);
#else  
    HAL_DCMI_FrameEventCallback(hdcmi);
 80026d8:	6878      	ldr	r0, [r7, #4]
 80026da:	f000 f825 	bl	8002728 <HAL_DCMI_FrameEventCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */      
  }
}
 80026de:	bf00      	nop
 80026e0:	3710      	adds	r7, #16
 80026e2:	46bd      	mov	sp, r7
 80026e4:	bd80      	pop	{r7, pc}
 80026e6:	bf00      	nop
 80026e8:	08002975 	.word	0x08002975

080026ec <HAL_DCMI_ErrorCallback>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_ErrorCallback(DCMI_HandleTypeDef *hdcmi)
{
 80026ec:	b480      	push	{r7}
 80026ee:	b083      	sub	sp, #12
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdcmi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_ErrorCallback could be implemented in the user file
   */
}
 80026f4:	bf00      	nop
 80026f6:	370c      	adds	r7, #12
 80026f8:	46bd      	mov	sp, r7
 80026fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fe:	4770      	bx	lr

08002700 <HAL_DCMI_LineEventCallback>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_LineEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 8002700:	b480      	push	{r7}
 8002702:	b083      	sub	sp, #12
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdcmi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_LineEventCallback could be implemented in the user file
   */
}
 8002708:	bf00      	nop
 800270a:	370c      	adds	r7, #12
 800270c:	46bd      	mov	sp, r7
 800270e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002712:	4770      	bx	lr

08002714 <HAL_DCMI_VsyncEventCallback>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_VsyncEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 8002714:	b480      	push	{r7}
 8002716:	b083      	sub	sp, #12
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdcmi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_VsyncEventCallback could be implemented in the user file
   */
}
 800271c:	bf00      	nop
 800271e:	370c      	adds	r7, #12
 8002720:	46bd      	mov	sp, r7
 8002722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002726:	4770      	bx	lr

08002728 <HAL_DCMI_FrameEventCallback>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_FrameEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 8002728:	b480      	push	{r7}
 800272a:	b083      	sub	sp, #12
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdcmi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_FrameEventCallback could be implemented in the user file
   */
}
 8002730:	bf00      	nop
 8002732:	370c      	adds	r7, #12
 8002734:	46bd      	mov	sp, r7
 8002736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273a:	4770      	bx	lr

0800273c <HAL_DCMI_ConfigCrop>:
  * @param  XSize DCMI Pixel per line
  * @param  YSize DCMI Line number
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_ConfigCrop(DCMI_HandleTypeDef *hdcmi, uint32_t X0, uint32_t Y0, uint32_t XSize, uint32_t YSize)
{
 800273c:	b480      	push	{r7}
 800273e:	b085      	sub	sp, #20
 8002740:	af00      	add	r7, sp, #0
 8002742:	60f8      	str	r0, [r7, #12]
 8002744:	60b9      	str	r1, [r7, #8]
 8002746:	607a      	str	r2, [r7, #4]
 8002748:	603b      	str	r3, [r7, #0]
  /* Process Locked */
  __HAL_LOCK(hdcmi);
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002750:	2b01      	cmp	r3, #1
 8002752:	d101      	bne.n	8002758 <HAL_DCMI_ConfigCrop+0x1c>
 8002754:	2302      	movs	r3, #2
 8002756:	e01e      	b.n	8002796 <HAL_DCMI_ConfigCrop+0x5a>
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	2201      	movs	r2, #1
 800275c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  /* Lock the DCMI peripheral state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	2202      	movs	r2, #2
 8002764:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
  assert_param(IS_DCMI_WINDOW_COORDINATE(YSize));
  assert_param(IS_DCMI_WINDOW_COORDINATE(XSize));
  assert_param(IS_DCMI_WINDOW_HEIGHT(Y0));

  /* Configure CROP */
  hdcmi->Instance->CWSIZER = (XSize | (YSize << DCMI_POSITION_CWSIZE_VLINE));
 8002768:	69bb      	ldr	r3, [r7, #24]
 800276a:	0419      	lsls	r1, r3, #16
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	683a      	ldr	r2, [r7, #0]
 8002772:	430a      	orrs	r2, r1
 8002774:	625a      	str	r2, [r3, #36]	; 0x24
  hdcmi->Instance->CWSTRTR = (X0 | (Y0 << DCMI_POSITION_CWSTRT_VST));
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	0419      	lsls	r1, r3, #16
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	68ba      	ldr	r2, [r7, #8]
 8002780:	430a      	orrs	r2, r1
 8002782:	621a      	str	r2, [r3, #32]

  /* Initialize the DCMI state*/
  hdcmi->State  = HAL_DCMI_STATE_READY;
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	2201      	movs	r2, #1
 8002788:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdcmi);
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	2200      	movs	r2, #0
 8002790:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8002794:	2300      	movs	r3, #0
}
 8002796:	4618      	mov	r0, r3
 8002798:	3714      	adds	r7, #20
 800279a:	46bd      	mov	sp, r7
 800279c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a0:	4770      	bx	lr

080027a2 <HAL_DCMI_DisableCrop>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_DisableCrop(DCMI_HandleTypeDef *hdcmi)
{
 80027a2:	b480      	push	{r7}
 80027a4:	b083      	sub	sp, #12
 80027a6:	af00      	add	r7, sp, #0
 80027a8:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hdcmi);
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80027b0:	2b01      	cmp	r3, #1
 80027b2:	d101      	bne.n	80027b8 <HAL_DCMI_DisableCrop+0x16>
 80027b4:	2302      	movs	r3, #2
 80027b6:	e018      	b.n	80027ea <HAL_DCMI_DisableCrop+0x48>
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	2201      	movs	r2, #1
 80027bc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  /* Lock the DCMI peripheral state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	2202      	movs	r2, #2
 80027c4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Disable DCMI Crop feature */
  hdcmi->Instance->CR &= ~(uint32_t)DCMI_CR_CROP;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	681a      	ldr	r2, [r3, #0]
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f022 0204 	bic.w	r2, r2, #4
 80027d6:	601a      	str	r2, [r3, #0]

  /* Change the DCMI state*/
  hdcmi->State = HAL_DCMI_STATE_READY;
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	2201      	movs	r2, #1
 80027dc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdcmi);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	2200      	movs	r2, #0
 80027e4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80027e8:	2300      	movs	r3, #0
}
 80027ea:	4618      	mov	r0, r3
 80027ec:	370c      	adds	r7, #12
 80027ee:	46bd      	mov	sp, r7
 80027f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f4:	4770      	bx	lr

080027f6 <HAL_DCMI_EnableCrop>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_EnableCrop(DCMI_HandleTypeDef *hdcmi)
{
 80027f6:	b480      	push	{r7}
 80027f8:	b083      	sub	sp, #12
 80027fa:	af00      	add	r7, sp, #0
 80027fc:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hdcmi);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002804:	2b01      	cmp	r3, #1
 8002806:	d101      	bne.n	800280c <HAL_DCMI_EnableCrop+0x16>
 8002808:	2302      	movs	r3, #2
 800280a:	e018      	b.n	800283e <HAL_DCMI_EnableCrop+0x48>
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	2201      	movs	r2, #1
 8002810:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  /* Lock the DCMI peripheral state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	2202      	movs	r2, #2
 8002818:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Enable DCMI Crop feature */
  hdcmi->Instance->CR |= (uint32_t)DCMI_CR_CROP;
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	681a      	ldr	r2, [r3, #0]
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f042 0204 	orr.w	r2, r2, #4
 800282a:	601a      	str	r2, [r3, #0]

  /* Change the DCMI state*/
  hdcmi->State = HAL_DCMI_STATE_READY;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	2201      	movs	r2, #1
 8002830:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdcmi);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	2200      	movs	r2, #0
 8002838:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800283c:	2300      	movs	r3, #0
}
 800283e:	4618      	mov	r0, r3
 8002840:	370c      	adds	r7, #12
 8002842:	46bd      	mov	sp, r7
 8002844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002848:	4770      	bx	lr

0800284a <DCMI_DMAXferCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void DCMI_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 800284a:	b580      	push	{r7, lr}
 800284c:	b084      	sub	sp, #16
 800284e:	af00      	add	r7, sp, #0
 8002850:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002852:	2300      	movs	r3, #0
 8002854:	60fb      	str	r3, [r7, #12]
 
  DCMI_HandleTypeDef* hdcmi = ( DCMI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800285a:	60bb      	str	r3, [r7, #8]
  
  if(hdcmi->XferCount != 0U)
 800285c:	68bb      	ldr	r3, [r7, #8]
 800285e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002860:	2b00      	cmp	r3, #0
 8002862:	d043      	beq.n	80028ec <DCMI_DMAXferCplt+0xa2>
  {
    /* Update memory 0 address location */
    tmp = ((hdcmi->DMA_Handle->Instance->CR) & DMA_SxCR_CT);
 8002864:	68bb      	ldr	r3, [r7, #8]
 8002866:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002870:	60fb      	str	r3, [r7, #12]
    if(((hdcmi->XferCount % 2U) == 0U) && (tmp != 0U))
 8002872:	68bb      	ldr	r3, [r7, #8]
 8002874:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002876:	f003 0301 	and.w	r3, r3, #1
 800287a:	2b00      	cmp	r3, #0
 800287c:	d118      	bne.n	80028b0 <DCMI_DMAXferCplt+0x66>
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	2b00      	cmp	r3, #0
 8002882:	d015      	beq.n	80028b0 <DCMI_DMAXferCplt+0x66>
    {
      tmp = hdcmi->DMA_Handle->Instance->M0AR;
 8002884:	68bb      	ldr	r3, [r7, #8]
 8002886:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	68db      	ldr	r3, [r3, #12]
 800288c:	60fb      	str	r3, [r7, #12]
      HAL_DMAEx_ChangeMemory(hdcmi->DMA_Handle, (tmp + (8U*hdcmi->XferSize)), MEMORY0);
 800288e:	68bb      	ldr	r3, [r7, #8]
 8002890:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002892:	68bb      	ldr	r3, [r7, #8]
 8002894:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002896:	00da      	lsls	r2, r3, #3
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	4413      	add	r3, r2
 800289c:	2200      	movs	r2, #0
 800289e:	4619      	mov	r1, r3
 80028a0:	f001 fea2 	bl	80045e8 <HAL_DMAEx_ChangeMemory>
      hdcmi->XferCount--;
 80028a4:	68bb      	ldr	r3, [r7, #8]
 80028a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028a8:	1e5a      	subs	r2, r3, #1
 80028aa:	68bb      	ldr	r3, [r7, #8]
 80028ac:	629a      	str	r2, [r3, #40]	; 0x28
 80028ae:	e044      	b.n	800293a <DCMI_DMAXferCplt+0xf0>
    }
    /* Update memory 1 address location */
    else if((hdcmi->DMA_Handle->Instance->CR & DMA_SxCR_CT) == 0U)
 80028b0:	68bb      	ldr	r3, [r7, #8]
 80028b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d13c      	bne.n	800293a <DCMI_DMAXferCplt+0xf0>
    {
      tmp = hdcmi->DMA_Handle->Instance->M1AR;
 80028c0:	68bb      	ldr	r3, [r7, #8]
 80028c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	691b      	ldr	r3, [r3, #16]
 80028c8:	60fb      	str	r3, [r7, #12]
      HAL_DMAEx_ChangeMemory(hdcmi->DMA_Handle, (tmp + (8U*hdcmi->XferSize)), MEMORY1);
 80028ca:	68bb      	ldr	r3, [r7, #8]
 80028cc:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80028ce:	68bb      	ldr	r3, [r7, #8]
 80028d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028d2:	00da      	lsls	r2, r3, #3
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	4413      	add	r3, r2
 80028d8:	2201      	movs	r2, #1
 80028da:	4619      	mov	r1, r3
 80028dc:	f001 fe84 	bl	80045e8 <HAL_DMAEx_ChangeMemory>
      hdcmi->XferCount--;
 80028e0:	68bb      	ldr	r3, [r7, #8]
 80028e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028e4:	1e5a      	subs	r2, r3, #1
 80028e6:	68bb      	ldr	r3, [r7, #8]
 80028e8:	629a      	str	r2, [r3, #40]	; 0x28
 80028ea:	e026      	b.n	800293a <DCMI_DMAXferCplt+0xf0>
    }
  }
  /* Update memory 0 address location */
  else if((hdcmi->DMA_Handle->Instance->CR & DMA_SxCR_CT) != 0U)
 80028ec:	68bb      	ldr	r3, [r7, #8]
 80028ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d006      	beq.n	800290a <DCMI_DMAXferCplt+0xc0>
  {
    hdcmi->DMA_Handle->Instance->M0AR = hdcmi->pBuffPtr;
 80028fc:	68bb      	ldr	r3, [r7, #8]
 80028fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	68ba      	ldr	r2, [r7, #8]
 8002904:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002906:	60da      	str	r2, [r3, #12]
 8002908:	e017      	b.n	800293a <DCMI_DMAXferCplt+0xf0>
  }
  /* Update memory 1 address location */
  else if((hdcmi->DMA_Handle->Instance->CR & DMA_SxCR_CT) == 0U)
 800290a:	68bb      	ldr	r3, [r7, #8]
 800290c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002916:	2b00      	cmp	r3, #0
 8002918:	d10f      	bne.n	800293a <DCMI_DMAXferCplt+0xf0>
  {
    tmp = hdcmi->pBuffPtr;
 800291a:	68bb      	ldr	r3, [r7, #8]
 800291c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800291e:	60fb      	str	r3, [r7, #12]
    hdcmi->DMA_Handle->Instance->M1AR = (tmp + (4U*hdcmi->XferSize));
 8002920:	68bb      	ldr	r3, [r7, #8]
 8002922:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002924:	0099      	lsls	r1, r3, #2
 8002926:	68bb      	ldr	r3, [r7, #8]
 8002928:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	68fa      	ldr	r2, [r7, #12]
 800292e:	440a      	add	r2, r1
 8002930:	611a      	str	r2, [r3, #16]
    hdcmi->XferCount = hdcmi->XferTransferNumber;
 8002932:	68bb      	ldr	r3, [r7, #8]
 8002934:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002936:	68bb      	ldr	r3, [r7, #8]
 8002938:	629a      	str	r2, [r3, #40]	; 0x28
  }
  
  /* Check if the frame is transferred */
  if(hdcmi->XferCount == hdcmi->XferTransferNumber)
 800293a:	68bb      	ldr	r3, [r7, #8]
 800293c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800293e:	68bb      	ldr	r3, [r7, #8]
 8002940:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002942:	429a      	cmp	r2, r3
 8002944:	d112      	bne.n	800296c <DCMI_DMAXferCplt+0x122>
  {
    /* Enable the Frame interrupt */
    __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_FRAME);
 8002946:	68bb      	ldr	r3, [r7, #8]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	68da      	ldr	r2, [r3, #12]
 800294c:	68bb      	ldr	r3, [r7, #8]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f042 0201 	orr.w	r2, r2, #1
 8002954:	60da      	str	r2, [r3, #12]
    
    /* When snapshot mode, set dcmi state to ready */
    if((hdcmi->Instance->CR & DCMI_CR_CM) == DCMI_MODE_SNAPSHOT)
 8002956:	68bb      	ldr	r3, [r7, #8]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f003 0302 	and.w	r3, r3, #2
 8002960:	2b02      	cmp	r3, #2
 8002962:	d103      	bne.n	800296c <DCMI_DMAXferCplt+0x122>
    {  
      hdcmi->State= HAL_DCMI_STATE_READY;
 8002964:	68bb      	ldr	r3, [r7, #8]
 8002966:	2201      	movs	r2, #1
 8002968:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
  }
}
 800296c:	bf00      	nop
 800296e:	3710      	adds	r7, #16
 8002970:	46bd      	mov	sp, r7
 8002972:	bd80      	pop	{r7, pc}

08002974 <DCMI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DCMI_DMAError(DMA_HandleTypeDef *hdma)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b084      	sub	sp, #16
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
  DCMI_HandleTypeDef* hdcmi = ( DCMI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002980:	60fb      	str	r3, [r7, #12]
  
  if(hdcmi->DMA_Handle->ErrorCode != HAL_DMA_ERROR_FE)
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002986:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002988:	2b02      	cmp	r3, #2
 800298a:	d003      	beq.n	8002994 <DCMI_DMAError+0x20>
  {
    /* Initialize the DCMI state*/
    hdcmi->State = HAL_DCMI_STATE_READY;
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	2201      	movs	r2, #1
 8002990:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
  /* DCMI error Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI error callback*/
    hdcmi->ErrorCallback(hdcmi);
#else  
  HAL_DCMI_ErrorCallback(hdcmi);
 8002994:	68f8      	ldr	r0, [r7, #12]
 8002996:	f7ff fea9 	bl	80026ec <HAL_DCMI_ErrorCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */   

}
 800299a:	bf00      	nop
 800299c:	3710      	adds	r7, #16
 800299e:	46bd      	mov	sp, r7
 80029a0:	bd80      	pop	{r7, pc}

080029a2 <HAL_DCMI_Init>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Init(DCMI_HandleTypeDef *hdcmi)
{
 80029a2:	b580      	push	{r7, lr}
 80029a4:	b082      	sub	sp, #8
 80029a6:	af00      	add	r7, sp, #0
 80029a8:	6078      	str	r0, [r7, #4]
  /* Check the DCMI peripheral state */
  if(hdcmi == NULL)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d101      	bne.n	80029b4 <HAL_DCMI_Init+0x12>
  {
     return HAL_ERROR;
 80029b0:	2301      	movs	r3, #1
 80029b2:	e05f      	b.n	8002a74 <HAL_DCMI_Init+0xd2>
  assert_param(IS_DCMI_BYTE_SELECT_MODE(hdcmi->Init.ByteSelectMode));
  assert_param(IS_DCMI_BYTE_SELECT_START(hdcmi->Init.ByteSelectStart));
  assert_param(IS_DCMI_LINE_SELECT_MODE(hdcmi->Init.LineSelectMode));
  assert_param(IS_DCMI_LINE_SELECT_START(hdcmi->Init.LineSelectStart));
#endif /* STM32F446xx || STM32F469xx || STM32F479xx */
  if(hdcmi->State == HAL_DCMI_STATE_RESET)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80029ba:	b2db      	uxtb	r3, r3
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d109      	bne.n	80029d4 <HAL_DCMI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hdcmi->Lock = HAL_UNLOCKED;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	2200      	movs	r2, #0
 80029c4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    }
    /* Initialize the low level hardware (MSP) */
    hdcmi->MspInitCallback(hdcmi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_DCMI_MspInit(hdcmi);
 80029c8:	6878      	ldr	r0, [r7, #4]
 80029ca:	f7ff f893 	bl	8001af4 <HAL_DCMI_MspInit>
#endif /* (USE_HAL_DCMI_REGISTER_CALLBACKS) */
    HAL_DCMI_MspInit(hdcmi);
 80029ce:	6878      	ldr	r0, [r7, #4]
 80029d0:	f7ff f890 	bl	8001af4 <HAL_DCMI_MspInit>
  }

  /* Change the DCMI state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2202      	movs	r2, #2
 80029d8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
                          /* Configures the HS, VS, DE and PC polarity */
  hdcmi->Instance->CR &= ~(DCMI_CR_PCKPOL | DCMI_CR_HSPOL  | DCMI_CR_VSPOL  | DCMI_CR_EDM_0 |\
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	687a      	ldr	r2, [r7, #4]
 80029e4:	6812      	ldr	r2, [r2, #0]
 80029e6:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80029ea:	f023 0308 	bic.w	r3, r3, #8
 80029ee:	6013      	str	r3, [r2, #0]
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
                           | DCMI_CR_BSM_0 | DCMI_CR_BSM_1 | DCMI_CR_OEBS |\
                           DCMI_CR_LSM | DCMI_CR_OELS
#endif /* STM32F446xx || STM32F469xx || STM32F479xx */
                           );
  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	6819      	ldr	r1, [r3, #0]
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	685a      	ldr	r2, [r3, #4]
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	695b      	ldr	r3, [r3, #20]
 80029fe:	431a      	orrs	r2, r3
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	68db      	ldr	r3, [r3, #12]
  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 8002a04:	431a      	orrs	r2, r3
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	691b      	ldr	r3, [r3, #16]
 8002a0a:	431a      	orrs	r2, r3
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	689b      	ldr	r3, [r3, #8]
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 8002a10:	431a      	orrs	r2, r3
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	699b      	ldr	r3, [r3, #24]
 8002a16:	431a      	orrs	r2, r3
                                     hdcmi->Init.JPEGMode
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	6a1b      	ldr	r3, [r3, #32]
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 8002a1c:	431a      	orrs	r2, r3
  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	430a      	orrs	r2, r1
 8002a24:	601a      	str	r2, [r3, #0]
                                     | hdcmi->Init.ByteSelectMode |\
                                     hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode |\
                                     hdcmi->Init.LineSelectStart
#endif /* STM32F446xx || STM32F469xx || STM32F479xx */
                                     );
  if(hdcmi->Init.SynchroMode == DCMI_SYNCHRO_EMBEDDED)
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	685b      	ldr	r3, [r3, #4]
 8002a2a:	2b10      	cmp	r3, #16
 8002a2c:	d112      	bne.n	8002a54 <HAL_DCMI_Init+0xb2>
  {
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    |
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	7f1b      	ldrb	r3, [r3, #28]
 8002a32:	461a      	mov	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_POSITION_ESCR_LSC)|
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	7f5b      	ldrb	r3, [r3, #29]
 8002a38:	021b      	lsls	r3, r3, #8
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    |
 8002a3a:	431a      	orrs	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_POSITION_ESCR_LEC) |
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	7f9b      	ldrb	r3, [r3, #30]
 8002a40:	041b      	lsls	r3, r3, #16
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_POSITION_ESCR_LSC)|
 8002a42:	ea42 0103 	orr.w	r1, r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.FrameEndCode << DCMI_POSITION_ESCR_FEC));
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	7fdb      	ldrb	r3, [r3, #31]
 8002a4a:	061a      	lsls	r2, r3, #24
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    |
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_POSITION_ESCR_LEC) |
 8002a50:	430a      	orrs	r2, r1
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    |
 8002a52:	619a      	str	r2, [r3, #24]

  }

  /* Enable the Line, Vsync, Error and Overrun interrupts */
  __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	68da      	ldr	r2, [r3, #12]
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f042 021e 	orr.w	r2, r2, #30
 8002a62:	60da      	str	r2, [r3, #12]

  /* Update error code */
  hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	2200      	movs	r2, #0
 8002a68:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DCMI state*/
  hdcmi->State  = HAL_DCMI_STATE_READY;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	2201      	movs	r2, #1
 8002a6e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  return HAL_OK;
 8002a72:	2300      	movs	r3, #0
}
 8002a74:	4618      	mov	r0, r3
 8002a76:	3708      	adds	r7, #8
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	bd80      	pop	{r7, pc}

08002a7c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b086      	sub	sp, #24
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002a84:	2300      	movs	r3, #0
 8002a86:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002a88:	f7ff fb74 	bl	8002174 <HAL_GetTick>
 8002a8c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d101      	bne.n	8002a98 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002a94:	2301      	movs	r3, #1
 8002a96:	e099      	b.n	8002bcc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2202      	movs	r2, #2
 8002a9c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	681a      	ldr	r2, [r3, #0]
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f022 0201 	bic.w	r2, r2, #1
 8002ab6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002ab8:	e00f      	b.n	8002ada <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002aba:	f7ff fb5b 	bl	8002174 <HAL_GetTick>
 8002abe:	4602      	mov	r2, r0
 8002ac0:	693b      	ldr	r3, [r7, #16]
 8002ac2:	1ad3      	subs	r3, r2, r3
 8002ac4:	2b05      	cmp	r3, #5
 8002ac6:	d908      	bls.n	8002ada <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	2220      	movs	r2, #32
 8002acc:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	2203      	movs	r2, #3
 8002ad2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002ad6:	2303      	movs	r3, #3
 8002ad8:	e078      	b.n	8002bcc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f003 0301 	and.w	r3, r3, #1
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d1e8      	bne.n	8002aba <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002af0:	697a      	ldr	r2, [r7, #20]
 8002af2:	4b38      	ldr	r3, [pc, #224]	; (8002bd4 <HAL_DMA_Init+0x158>)
 8002af4:	4013      	ands	r3, r2
 8002af6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	685a      	ldr	r2, [r3, #4]
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	689b      	ldr	r3, [r3, #8]
 8002b00:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002b06:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	691b      	ldr	r3, [r3, #16]
 8002b0c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b12:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	699b      	ldr	r3, [r3, #24]
 8002b18:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b1e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	6a1b      	ldr	r3, [r3, #32]
 8002b24:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002b26:	697a      	ldr	r2, [r7, #20]
 8002b28:	4313      	orrs	r3, r2
 8002b2a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b30:	2b04      	cmp	r3, #4
 8002b32:	d107      	bne.n	8002b44 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b3c:	4313      	orrs	r3, r2
 8002b3e:	697a      	ldr	r2, [r7, #20]
 8002b40:	4313      	orrs	r3, r2
 8002b42:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	697a      	ldr	r2, [r7, #20]
 8002b4a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	695b      	ldr	r3, [r3, #20]
 8002b52:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002b54:	697b      	ldr	r3, [r7, #20]
 8002b56:	f023 0307 	bic.w	r3, r3, #7
 8002b5a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b60:	697a      	ldr	r2, [r7, #20]
 8002b62:	4313      	orrs	r3, r2
 8002b64:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b6a:	2b04      	cmp	r3, #4
 8002b6c:	d117      	bne.n	8002b9e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b72:	697a      	ldr	r2, [r7, #20]
 8002b74:	4313      	orrs	r3, r2
 8002b76:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d00e      	beq.n	8002b9e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002b80:	6878      	ldr	r0, [r7, #4]
 8002b82:	f000 fb6d 	bl	8003260 <DMA_CheckFifoParam>
 8002b86:	4603      	mov	r3, r0
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d008      	beq.n	8002b9e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	2240      	movs	r2, #64	; 0x40
 8002b90:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	2201      	movs	r2, #1
 8002b96:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002b9a:	2301      	movs	r3, #1
 8002b9c:	e016      	b.n	8002bcc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	697a      	ldr	r2, [r7, #20]
 8002ba4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002ba6:	6878      	ldr	r0, [r7, #4]
 8002ba8:	f000 fb24 	bl	80031f4 <DMA_CalcBaseAndBitshift>
 8002bac:	4603      	mov	r3, r0
 8002bae:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bb4:	223f      	movs	r2, #63	; 0x3f
 8002bb6:	409a      	lsls	r2, r3
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	2201      	movs	r2, #1
 8002bc6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002bca:	2300      	movs	r3, #0
}
 8002bcc:	4618      	mov	r0, r3
 8002bce:	3718      	adds	r7, #24
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	bd80      	pop	{r7, pc}
 8002bd4:	f010803f 	.word	0xf010803f

08002bd8 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b084      	sub	sp, #16
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d101      	bne.n	8002bea <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8002be6:	2301      	movs	r3, #1
 8002be8:	e050      	b.n	8002c8c <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002bf0:	b2db      	uxtb	r3, r3
 8002bf2:	2b02      	cmp	r3, #2
 8002bf4:	d101      	bne.n	8002bfa <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8002bf6:	2302      	movs	r3, #2
 8002bf8:	e048      	b.n	8002c8c <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	681a      	ldr	r2, [r3, #0]
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f022 0201 	bic.w	r2, r2, #1
 8002c08:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	2200      	movs	r2, #0
 8002c10:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	2200      	movs	r2, #0
 8002c18:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	2200      	movs	r2, #0
 8002c20:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	2200      	movs	r2, #0
 8002c28:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	2200      	movs	r2, #0
 8002c30:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	2221      	movs	r2, #33	; 0x21
 8002c38:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002c3a:	6878      	ldr	r0, [r7, #4]
 8002c3c:	f000 fada 	bl	80031f4 <DMA_CalcBaseAndBitshift>
 8002c40:	4603      	mov	r3, r0
 8002c42:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	2200      	movs	r2, #0
 8002c48:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	2200      	movs	r2, #0
 8002c54:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	2200      	movs	r2, #0
 8002c5a:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	2200      	movs	r2, #0
 8002c60:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	2200      	movs	r2, #0
 8002c66:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c6c:	223f      	movs	r2, #63	; 0x3f
 8002c6e:	409a      	lsls	r2, r3
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	2200      	movs	r2, #0
 8002c78:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	2200      	movs	r2, #0
 8002c86:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8002c8a:	2300      	movs	r3, #0
}
 8002c8c:	4618      	mov	r0, r3
 8002c8e:	3710      	adds	r7, #16
 8002c90:	46bd      	mov	sp, r7
 8002c92:	bd80      	pop	{r7, pc}

08002c94 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002c94:	b580      	push	{r7, lr}
 8002c96:	b086      	sub	sp, #24
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	60f8      	str	r0, [r7, #12]
 8002c9c:	60b9      	str	r1, [r7, #8]
 8002c9e:	607a      	str	r2, [r7, #4]
 8002ca0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002caa:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002cb2:	2b01      	cmp	r3, #1
 8002cb4:	d101      	bne.n	8002cba <HAL_DMA_Start_IT+0x26>
 8002cb6:	2302      	movs	r3, #2
 8002cb8:	e040      	b.n	8002d3c <HAL_DMA_Start_IT+0xa8>
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	2201      	movs	r2, #1
 8002cbe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002cc8:	b2db      	uxtb	r3, r3
 8002cca:	2b01      	cmp	r3, #1
 8002ccc:	d12f      	bne.n	8002d2e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	2202      	movs	r2, #2
 8002cd2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	2200      	movs	r2, #0
 8002cda:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002cdc:	683b      	ldr	r3, [r7, #0]
 8002cde:	687a      	ldr	r2, [r7, #4]
 8002ce0:	68b9      	ldr	r1, [r7, #8]
 8002ce2:	68f8      	ldr	r0, [r7, #12]
 8002ce4:	f000 fa58 	bl	8003198 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cec:	223f      	movs	r2, #63	; 0x3f
 8002cee:	409a      	lsls	r2, r3
 8002cf0:	693b      	ldr	r3, [r7, #16]
 8002cf2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	681a      	ldr	r2, [r3, #0]
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f042 0216 	orr.w	r2, r2, #22
 8002d02:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d007      	beq.n	8002d1c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	681a      	ldr	r2, [r3, #0]
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f042 0208 	orr.w	r2, r2, #8
 8002d1a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	681a      	ldr	r2, [r3, #0]
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f042 0201 	orr.w	r2, r2, #1
 8002d2a:	601a      	str	r2, [r3, #0]
 8002d2c:	e005      	b.n	8002d3a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	2200      	movs	r2, #0
 8002d32:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002d36:	2302      	movs	r3, #2
 8002d38:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002d3a:	7dfb      	ldrb	r3, [r7, #23]
}
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	3718      	adds	r7, #24
 8002d40:	46bd      	mov	sp, r7
 8002d42:	bd80      	pop	{r7, pc}

08002d44 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b084      	sub	sp, #16
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d50:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002d52:	f7ff fa0f 	bl	8002174 <HAL_GetTick>
 8002d56:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002d5e:	b2db      	uxtb	r3, r3
 8002d60:	2b02      	cmp	r3, #2
 8002d62:	d008      	beq.n	8002d76 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	2280      	movs	r2, #128	; 0x80
 8002d68:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002d72:	2301      	movs	r3, #1
 8002d74:	e052      	b.n	8002e1c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	681a      	ldr	r2, [r3, #0]
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f022 0216 	bic.w	r2, r2, #22
 8002d84:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	695a      	ldr	r2, [r3, #20]
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002d94:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d103      	bne.n	8002da6 <HAL_DMA_Abort+0x62>
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d007      	beq.n	8002db6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	681a      	ldr	r2, [r3, #0]
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f022 0208 	bic.w	r2, r2, #8
 8002db4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	681a      	ldr	r2, [r3, #0]
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f022 0201 	bic.w	r2, r2, #1
 8002dc4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002dc6:	e013      	b.n	8002df0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002dc8:	f7ff f9d4 	bl	8002174 <HAL_GetTick>
 8002dcc:	4602      	mov	r2, r0
 8002dce:	68bb      	ldr	r3, [r7, #8]
 8002dd0:	1ad3      	subs	r3, r2, r3
 8002dd2:	2b05      	cmp	r3, #5
 8002dd4:	d90c      	bls.n	8002df0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	2220      	movs	r2, #32
 8002dda:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	2203      	movs	r2, #3
 8002de0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2200      	movs	r2, #0
 8002de8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002dec:	2303      	movs	r3, #3
 8002dee:	e015      	b.n	8002e1c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f003 0301 	and.w	r3, r3, #1
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d1e4      	bne.n	8002dc8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e02:	223f      	movs	r2, #63	; 0x3f
 8002e04:	409a      	lsls	r2, r3
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	2201      	movs	r2, #1
 8002e0e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	2200      	movs	r2, #0
 8002e16:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002e1a:	2300      	movs	r3, #0
}
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	3710      	adds	r7, #16
 8002e20:	46bd      	mov	sp, r7
 8002e22:	bd80      	pop	{r7, pc}

08002e24 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002e24:	b480      	push	{r7}
 8002e26:	b083      	sub	sp, #12
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002e32:	b2db      	uxtb	r3, r3
 8002e34:	2b02      	cmp	r3, #2
 8002e36:	d004      	beq.n	8002e42 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	2280      	movs	r2, #128	; 0x80
 8002e3c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002e3e:	2301      	movs	r3, #1
 8002e40:	e00c      	b.n	8002e5c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	2205      	movs	r2, #5
 8002e46:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	681a      	ldr	r2, [r3, #0]
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f022 0201 	bic.w	r2, r2, #1
 8002e58:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002e5a:	2300      	movs	r3, #0
}
 8002e5c:	4618      	mov	r0, r3
 8002e5e:	370c      	adds	r7, #12
 8002e60:	46bd      	mov	sp, r7
 8002e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e66:	4770      	bx	lr

08002e68 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	b086      	sub	sp, #24
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002e70:	2300      	movs	r3, #0
 8002e72:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002e74:	4b92      	ldr	r3, [pc, #584]	; (80030c0 <HAL_DMA_IRQHandler+0x258>)
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	4a92      	ldr	r2, [pc, #584]	; (80030c4 <HAL_DMA_IRQHandler+0x25c>)
 8002e7a:	fba2 2303 	umull	r2, r3, r2, r3
 8002e7e:	0a9b      	lsrs	r3, r3, #10
 8002e80:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e86:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002e88:	693b      	ldr	r3, [r7, #16]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e92:	2208      	movs	r2, #8
 8002e94:	409a      	lsls	r2, r3
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	4013      	ands	r3, r2
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d01a      	beq.n	8002ed4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f003 0304 	and.w	r3, r3, #4
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d013      	beq.n	8002ed4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	681a      	ldr	r2, [r3, #0]
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f022 0204 	bic.w	r2, r2, #4
 8002eba:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ec0:	2208      	movs	r2, #8
 8002ec2:	409a      	lsls	r2, r3
 8002ec4:	693b      	ldr	r3, [r7, #16]
 8002ec6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ecc:	f043 0201 	orr.w	r2, r3, #1
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ed8:	2201      	movs	r2, #1
 8002eda:	409a      	lsls	r2, r3
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	4013      	ands	r3, r2
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d012      	beq.n	8002f0a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	695b      	ldr	r3, [r3, #20]
 8002eea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d00b      	beq.n	8002f0a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ef6:	2201      	movs	r2, #1
 8002ef8:	409a      	lsls	r2, r3
 8002efa:	693b      	ldr	r3, [r7, #16]
 8002efc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f02:	f043 0202 	orr.w	r2, r3, #2
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f0e:	2204      	movs	r2, #4
 8002f10:	409a      	lsls	r2, r3
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	4013      	ands	r3, r2
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d012      	beq.n	8002f40 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f003 0302 	and.w	r3, r3, #2
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d00b      	beq.n	8002f40 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f2c:	2204      	movs	r2, #4
 8002f2e:	409a      	lsls	r2, r3
 8002f30:	693b      	ldr	r3, [r7, #16]
 8002f32:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f38:	f043 0204 	orr.w	r2, r3, #4
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f44:	2210      	movs	r2, #16
 8002f46:	409a      	lsls	r2, r3
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	4013      	ands	r3, r2
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d043      	beq.n	8002fd8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f003 0308 	and.w	r3, r3, #8
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d03c      	beq.n	8002fd8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f62:	2210      	movs	r2, #16
 8002f64:	409a      	lsls	r2, r3
 8002f66:	693b      	ldr	r3, [r7, #16]
 8002f68:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d018      	beq.n	8002faa <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d108      	bne.n	8002f98 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d024      	beq.n	8002fd8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f92:	6878      	ldr	r0, [r7, #4]
 8002f94:	4798      	blx	r3
 8002f96:	e01f      	b.n	8002fd8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d01b      	beq.n	8002fd8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002fa4:	6878      	ldr	r0, [r7, #4]
 8002fa6:	4798      	blx	r3
 8002fa8:	e016      	b.n	8002fd8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d107      	bne.n	8002fc8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	681a      	ldr	r2, [r3, #0]
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f022 0208 	bic.w	r2, r2, #8
 8002fc6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d003      	beq.n	8002fd8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fd4:	6878      	ldr	r0, [r7, #4]
 8002fd6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fdc:	2220      	movs	r2, #32
 8002fde:	409a      	lsls	r2, r3
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	4013      	ands	r3, r2
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	f000 808e 	beq.w	8003106 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f003 0310 	and.w	r3, r3, #16
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	f000 8086 	beq.w	8003106 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ffe:	2220      	movs	r2, #32
 8003000:	409a      	lsls	r2, r3
 8003002:	693b      	ldr	r3, [r7, #16]
 8003004:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800300c:	b2db      	uxtb	r3, r3
 800300e:	2b05      	cmp	r3, #5
 8003010:	d136      	bne.n	8003080 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	681a      	ldr	r2, [r3, #0]
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f022 0216 	bic.w	r2, r2, #22
 8003020:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	695a      	ldr	r2, [r3, #20]
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003030:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003036:	2b00      	cmp	r3, #0
 8003038:	d103      	bne.n	8003042 <HAL_DMA_IRQHandler+0x1da>
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800303e:	2b00      	cmp	r3, #0
 8003040:	d007      	beq.n	8003052 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	681a      	ldr	r2, [r3, #0]
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f022 0208 	bic.w	r2, r2, #8
 8003050:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003056:	223f      	movs	r2, #63	; 0x3f
 8003058:	409a      	lsls	r2, r3
 800305a:	693b      	ldr	r3, [r7, #16]
 800305c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	2201      	movs	r2, #1
 8003062:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	2200      	movs	r2, #0
 800306a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003072:	2b00      	cmp	r3, #0
 8003074:	d07d      	beq.n	8003172 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800307a:	6878      	ldr	r0, [r7, #4]
 800307c:	4798      	blx	r3
        }
        return;
 800307e:	e078      	b.n	8003172 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800308a:	2b00      	cmp	r3, #0
 800308c:	d01c      	beq.n	80030c8 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003098:	2b00      	cmp	r3, #0
 800309a:	d108      	bne.n	80030ae <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d030      	beq.n	8003106 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030a8:	6878      	ldr	r0, [r7, #4]
 80030aa:	4798      	blx	r3
 80030ac:	e02b      	b.n	8003106 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d027      	beq.n	8003106 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030ba:	6878      	ldr	r0, [r7, #4]
 80030bc:	4798      	blx	r3
 80030be:	e022      	b.n	8003106 <HAL_DMA_IRQHandler+0x29e>
 80030c0:	20000004 	.word	0x20000004
 80030c4:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d10f      	bne.n	80030f6 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	681a      	ldr	r2, [r3, #0]
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f022 0210 	bic.w	r2, r2, #16
 80030e4:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	2201      	movs	r2, #1
 80030ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	2200      	movs	r2, #0
 80030f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d003      	beq.n	8003106 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003102:	6878      	ldr	r0, [r7, #4]
 8003104:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800310a:	2b00      	cmp	r3, #0
 800310c:	d032      	beq.n	8003174 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003112:	f003 0301 	and.w	r3, r3, #1
 8003116:	2b00      	cmp	r3, #0
 8003118:	d022      	beq.n	8003160 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	2205      	movs	r2, #5
 800311e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	681a      	ldr	r2, [r3, #0]
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f022 0201 	bic.w	r2, r2, #1
 8003130:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003132:	68bb      	ldr	r3, [r7, #8]
 8003134:	3301      	adds	r3, #1
 8003136:	60bb      	str	r3, [r7, #8]
 8003138:	697a      	ldr	r2, [r7, #20]
 800313a:	429a      	cmp	r2, r3
 800313c:	d307      	bcc.n	800314e <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f003 0301 	and.w	r3, r3, #1
 8003148:	2b00      	cmp	r3, #0
 800314a:	d1f2      	bne.n	8003132 <HAL_DMA_IRQHandler+0x2ca>
 800314c:	e000      	b.n	8003150 <HAL_DMA_IRQHandler+0x2e8>
          break;
 800314e:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	2201      	movs	r2, #1
 8003154:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	2200      	movs	r2, #0
 800315c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003164:	2b00      	cmp	r3, #0
 8003166:	d005      	beq.n	8003174 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800316c:	6878      	ldr	r0, [r7, #4]
 800316e:	4798      	blx	r3
 8003170:	e000      	b.n	8003174 <HAL_DMA_IRQHandler+0x30c>
        return;
 8003172:	bf00      	nop
    }
  }
}
 8003174:	3718      	adds	r7, #24
 8003176:	46bd      	mov	sp, r7
 8003178:	bd80      	pop	{r7, pc}
 800317a:	bf00      	nop

0800317c <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800317c:	b480      	push	{r7}
 800317e:	b083      	sub	sp, #12
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800318a:	b2db      	uxtb	r3, r3
}
 800318c:	4618      	mov	r0, r3
 800318e:	370c      	adds	r7, #12
 8003190:	46bd      	mov	sp, r7
 8003192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003196:	4770      	bx	lr

08003198 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003198:	b480      	push	{r7}
 800319a:	b085      	sub	sp, #20
 800319c:	af00      	add	r7, sp, #0
 800319e:	60f8      	str	r0, [r7, #12]
 80031a0:	60b9      	str	r1, [r7, #8]
 80031a2:	607a      	str	r2, [r7, #4]
 80031a4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	681a      	ldr	r2, [r3, #0]
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80031b4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	683a      	ldr	r2, [r7, #0]
 80031bc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	689b      	ldr	r3, [r3, #8]
 80031c2:	2b40      	cmp	r3, #64	; 0x40
 80031c4:	d108      	bne.n	80031d8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	687a      	ldr	r2, [r7, #4]
 80031cc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	68ba      	ldr	r2, [r7, #8]
 80031d4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80031d6:	e007      	b.n	80031e8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	68ba      	ldr	r2, [r7, #8]
 80031de:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	687a      	ldr	r2, [r7, #4]
 80031e6:	60da      	str	r2, [r3, #12]
}
 80031e8:	bf00      	nop
 80031ea:	3714      	adds	r7, #20
 80031ec:	46bd      	mov	sp, r7
 80031ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f2:	4770      	bx	lr

080031f4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80031f4:	b480      	push	{r7}
 80031f6:	b085      	sub	sp, #20
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	b2db      	uxtb	r3, r3
 8003202:	3b10      	subs	r3, #16
 8003204:	4a14      	ldr	r2, [pc, #80]	; (8003258 <DMA_CalcBaseAndBitshift+0x64>)
 8003206:	fba2 2303 	umull	r2, r3, r2, r3
 800320a:	091b      	lsrs	r3, r3, #4
 800320c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800320e:	4a13      	ldr	r2, [pc, #76]	; (800325c <DMA_CalcBaseAndBitshift+0x68>)
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	4413      	add	r3, r2
 8003214:	781b      	ldrb	r3, [r3, #0]
 8003216:	461a      	mov	r2, r3
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	2b03      	cmp	r3, #3
 8003220:	d909      	bls.n	8003236 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800322a:	f023 0303 	bic.w	r3, r3, #3
 800322e:	1d1a      	adds	r2, r3, #4
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	659a      	str	r2, [r3, #88]	; 0x58
 8003234:	e007      	b.n	8003246 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800323e:	f023 0303 	bic.w	r3, r3, #3
 8003242:	687a      	ldr	r2, [r7, #4]
 8003244:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800324a:	4618      	mov	r0, r3
 800324c:	3714      	adds	r7, #20
 800324e:	46bd      	mov	sp, r7
 8003250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003254:	4770      	bx	lr
 8003256:	bf00      	nop
 8003258:	aaaaaaab 	.word	0xaaaaaaab
 800325c:	08010e00 	.word	0x08010e00

08003260 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003260:	b480      	push	{r7}
 8003262:	b085      	sub	sp, #20
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003268:	2300      	movs	r3, #0
 800326a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003270:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	699b      	ldr	r3, [r3, #24]
 8003276:	2b00      	cmp	r3, #0
 8003278:	d11f      	bne.n	80032ba <DMA_CheckFifoParam+0x5a>
 800327a:	68bb      	ldr	r3, [r7, #8]
 800327c:	2b03      	cmp	r3, #3
 800327e:	d856      	bhi.n	800332e <DMA_CheckFifoParam+0xce>
 8003280:	a201      	add	r2, pc, #4	; (adr r2, 8003288 <DMA_CheckFifoParam+0x28>)
 8003282:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003286:	bf00      	nop
 8003288:	08003299 	.word	0x08003299
 800328c:	080032ab 	.word	0x080032ab
 8003290:	08003299 	.word	0x08003299
 8003294:	0800332f 	.word	0x0800332f
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800329c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d046      	beq.n	8003332 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80032a4:	2301      	movs	r3, #1
 80032a6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80032a8:	e043      	b.n	8003332 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032ae:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80032b2:	d140      	bne.n	8003336 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80032b4:	2301      	movs	r3, #1
 80032b6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80032b8:	e03d      	b.n	8003336 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	699b      	ldr	r3, [r3, #24]
 80032be:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80032c2:	d121      	bne.n	8003308 <DMA_CheckFifoParam+0xa8>
 80032c4:	68bb      	ldr	r3, [r7, #8]
 80032c6:	2b03      	cmp	r3, #3
 80032c8:	d837      	bhi.n	800333a <DMA_CheckFifoParam+0xda>
 80032ca:	a201      	add	r2, pc, #4	; (adr r2, 80032d0 <DMA_CheckFifoParam+0x70>)
 80032cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032d0:	080032e1 	.word	0x080032e1
 80032d4:	080032e7 	.word	0x080032e7
 80032d8:	080032e1 	.word	0x080032e1
 80032dc:	080032f9 	.word	0x080032f9
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80032e0:	2301      	movs	r3, #1
 80032e2:	73fb      	strb	r3, [r7, #15]
      break;
 80032e4:	e030      	b.n	8003348 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032ea:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d025      	beq.n	800333e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80032f2:	2301      	movs	r3, #1
 80032f4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80032f6:	e022      	b.n	800333e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032fc:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003300:	d11f      	bne.n	8003342 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003302:	2301      	movs	r3, #1
 8003304:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003306:	e01c      	b.n	8003342 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003308:	68bb      	ldr	r3, [r7, #8]
 800330a:	2b02      	cmp	r3, #2
 800330c:	d903      	bls.n	8003316 <DMA_CheckFifoParam+0xb6>
 800330e:	68bb      	ldr	r3, [r7, #8]
 8003310:	2b03      	cmp	r3, #3
 8003312:	d003      	beq.n	800331c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003314:	e018      	b.n	8003348 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003316:	2301      	movs	r3, #1
 8003318:	73fb      	strb	r3, [r7, #15]
      break;
 800331a:	e015      	b.n	8003348 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003320:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003324:	2b00      	cmp	r3, #0
 8003326:	d00e      	beq.n	8003346 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003328:	2301      	movs	r3, #1
 800332a:	73fb      	strb	r3, [r7, #15]
      break;
 800332c:	e00b      	b.n	8003346 <DMA_CheckFifoParam+0xe6>
      break;
 800332e:	bf00      	nop
 8003330:	e00a      	b.n	8003348 <DMA_CheckFifoParam+0xe8>
      break;
 8003332:	bf00      	nop
 8003334:	e008      	b.n	8003348 <DMA_CheckFifoParam+0xe8>
      break;
 8003336:	bf00      	nop
 8003338:	e006      	b.n	8003348 <DMA_CheckFifoParam+0xe8>
      break;
 800333a:	bf00      	nop
 800333c:	e004      	b.n	8003348 <DMA_CheckFifoParam+0xe8>
      break;
 800333e:	bf00      	nop
 8003340:	e002      	b.n	8003348 <DMA_CheckFifoParam+0xe8>
      break;   
 8003342:	bf00      	nop
 8003344:	e000      	b.n	8003348 <DMA_CheckFifoParam+0xe8>
      break;
 8003346:	bf00      	nop
    }
  } 
  
  return status; 
 8003348:	7bfb      	ldrb	r3, [r7, #15]
}
 800334a:	4618      	mov	r0, r3
 800334c:	3714      	adds	r7, #20
 800334e:	46bd      	mov	sp, r7
 8003350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003354:	4770      	bx	lr
 8003356:	bf00      	nop

08003358 <HAL_DMAEx_MultiBufferStart_IT>:
  * @param  SecondMemAddress The second memory Buffer address in case of multi buffer Transfer  
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress, uint32_t DataLength)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	b086      	sub	sp, #24
 800335c:	af00      	add	r7, sp, #0
 800335e:	60f8      	str	r0, [r7, #12]
 8003360:	60b9      	str	r1, [r7, #8]
 8003362:	607a      	str	r2, [r7, #4]
 8003364:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003366:	2300      	movs	r3, #0
 8003368:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Memory-to-memory transfer not supported in double buffering mode */
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	689b      	ldr	r3, [r3, #8]
 800336e:	2b80      	cmp	r3, #128	; 0x80
 8003370:	d106      	bne.n	8003380 <HAL_DMAEx_MultiBufferStart_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003378:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800337a:	2301      	movs	r3, #1
 800337c:	f001 b913 	b.w	80045a6 <HAL_DMAEx_MultiBufferStart_IT+0x124e>
  }
  
  /* Check callback functions */
  if ((NULL == hdma->XferCpltCallback) || (NULL == hdma->XferM1CpltCallback) || (NULL == hdma->XferErrorCallback))
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003384:	2b00      	cmp	r3, #0
 8003386:	d007      	beq.n	8003398 <HAL_DMAEx_MultiBufferStart_IT+0x40>
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800338c:	2b00      	cmp	r3, #0
 800338e:	d003      	beq.n	8003398 <HAL_DMAEx_MultiBufferStart_IT+0x40>
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003394:	2b00      	cmp	r3, #0
 8003396:	d105      	bne.n	80033a4 <HAL_DMAEx_MultiBufferStart_IT+0x4c>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	2240      	movs	r2, #64	; 0x40
 800339c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800339e:	2301      	movs	r3, #1
 80033a0:	f001 b901 	b.w	80045a6 <HAL_DMAEx_MultiBufferStart_IT+0x124e>
  }
  
  /* Process locked */
  __HAL_LOCK(hdma);
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80033aa:	2b01      	cmp	r3, #1
 80033ac:	d102      	bne.n	80033b4 <HAL_DMAEx_MultiBufferStart_IT+0x5c>
 80033ae:	2302      	movs	r3, #2
 80033b0:	f001 b8f9 	b.w	80045a6 <HAL_DMAEx_MultiBufferStart_IT+0x124e>
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	2201      	movs	r2, #1
 80033b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80033c2:	b2db      	uxtb	r3, r3
 80033c4:	2b01      	cmp	r3, #1
 80033c6:	f041 80e7 	bne.w	8004598 <HAL_DMAEx_MultiBufferStart_IT+0x1240>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	2202      	movs	r2, #2
 80033ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	2200      	movs	r2, #0
 80033d6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Enable the Double buffer mode */
    hdma->Instance->CR |= (uint32_t)DMA_SxCR_DBM;
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	681a      	ldr	r2, [r3, #0]
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80033e6:	601a      	str	r2, [r3, #0]
    
    /* Configure DMA Stream destination address */
    hdma->Instance->M1AR = SecondMemAddress;
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	683a      	ldr	r2, [r7, #0]
 80033ee:	611a      	str	r2, [r3, #16]
    
    /* Configure the source, destination address and the data length */
    DMA_MultiBufferSetConfig(hdma, SrcAddress, DstAddress, DataLength); 
 80033f0:	6a3b      	ldr	r3, [r7, #32]
 80033f2:	687a      	ldr	r2, [r7, #4]
 80033f4:	68b9      	ldr	r1, [r7, #8]
 80033f6:	68f8      	ldr	r0, [r7, #12]
 80033f8:	f001 f910 	bl	800461c <DMA_MultiBufferSetConfig>
    
    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	461a      	mov	r2, r3
 8003402:	4b99      	ldr	r3, [pc, #612]	; (8003668 <HAL_DMAEx_MultiBufferStart_IT+0x310>)
 8003404:	429a      	cmp	r2, r3
 8003406:	d960      	bls.n	80034ca <HAL_DMAEx_MultiBufferStart_IT+0x172>
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	4a97      	ldr	r2, [pc, #604]	; (800366c <HAL_DMAEx_MultiBufferStart_IT+0x314>)
 800340e:	4293      	cmp	r3, r2
 8003410:	d057      	beq.n	80034c2 <HAL_DMAEx_MultiBufferStart_IT+0x16a>
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	4a96      	ldr	r2, [pc, #600]	; (8003670 <HAL_DMAEx_MultiBufferStart_IT+0x318>)
 8003418:	4293      	cmp	r3, r2
 800341a:	d050      	beq.n	80034be <HAL_DMAEx_MultiBufferStart_IT+0x166>
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	4a94      	ldr	r2, [pc, #592]	; (8003674 <HAL_DMAEx_MultiBufferStart_IT+0x31c>)
 8003422:	4293      	cmp	r3, r2
 8003424:	d049      	beq.n	80034ba <HAL_DMAEx_MultiBufferStart_IT+0x162>
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	4a93      	ldr	r2, [pc, #588]	; (8003678 <HAL_DMAEx_MultiBufferStart_IT+0x320>)
 800342c:	4293      	cmp	r3, r2
 800342e:	d042      	beq.n	80034b6 <HAL_DMAEx_MultiBufferStart_IT+0x15e>
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	4a91      	ldr	r2, [pc, #580]	; (800367c <HAL_DMAEx_MultiBufferStart_IT+0x324>)
 8003436:	4293      	cmp	r3, r2
 8003438:	d03a      	beq.n	80034b0 <HAL_DMAEx_MultiBufferStart_IT+0x158>
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	4a90      	ldr	r2, [pc, #576]	; (8003680 <HAL_DMAEx_MultiBufferStart_IT+0x328>)
 8003440:	4293      	cmp	r3, r2
 8003442:	d032      	beq.n	80034aa <HAL_DMAEx_MultiBufferStart_IT+0x152>
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	4a8e      	ldr	r2, [pc, #568]	; (8003684 <HAL_DMAEx_MultiBufferStart_IT+0x32c>)
 800344a:	4293      	cmp	r3, r2
 800344c:	d02a      	beq.n	80034a4 <HAL_DMAEx_MultiBufferStart_IT+0x14c>
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	4a8d      	ldr	r2, [pc, #564]	; (8003688 <HAL_DMAEx_MultiBufferStart_IT+0x330>)
 8003454:	4293      	cmp	r3, r2
 8003456:	d022      	beq.n	800349e <HAL_DMAEx_MultiBufferStart_IT+0x146>
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	4a8b      	ldr	r2, [pc, #556]	; (800368c <HAL_DMAEx_MultiBufferStart_IT+0x334>)
 800345e:	4293      	cmp	r3, r2
 8003460:	d01a      	beq.n	8003498 <HAL_DMAEx_MultiBufferStart_IT+0x140>
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	4a8a      	ldr	r2, [pc, #552]	; (8003690 <HAL_DMAEx_MultiBufferStart_IT+0x338>)
 8003468:	4293      	cmp	r3, r2
 800346a:	d012      	beq.n	8003492 <HAL_DMAEx_MultiBufferStart_IT+0x13a>
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	4a88      	ldr	r2, [pc, #544]	; (8003694 <HAL_DMAEx_MultiBufferStart_IT+0x33c>)
 8003472:	4293      	cmp	r3, r2
 8003474:	d00a      	beq.n	800348c <HAL_DMAEx_MultiBufferStart_IT+0x134>
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	4a87      	ldr	r2, [pc, #540]	; (8003698 <HAL_DMAEx_MultiBufferStart_IT+0x340>)
 800347c:	4293      	cmp	r3, r2
 800347e:	d102      	bne.n	8003486 <HAL_DMAEx_MultiBufferStart_IT+0x12e>
 8003480:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003484:	e01e      	b.n	80034c4 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8003486:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800348a:	e01b      	b.n	80034c4 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 800348c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003490:	e018      	b.n	80034c4 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8003492:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003496:	e015      	b.n	80034c4 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8003498:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800349c:	e012      	b.n	80034c4 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 800349e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80034a2:	e00f      	b.n	80034c4 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 80034a4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80034a8:	e00c      	b.n	80034c4 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 80034aa:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80034ae:	e009      	b.n	80034c4 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 80034b0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80034b4:	e006      	b.n	80034c4 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 80034b6:	2320      	movs	r3, #32
 80034b8:	e004      	b.n	80034c4 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 80034ba:	2320      	movs	r3, #32
 80034bc:	e002      	b.n	80034c4 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 80034be:	2320      	movs	r3, #32
 80034c0:	e000      	b.n	80034c4 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 80034c2:	2320      	movs	r3, #32
 80034c4:	4a75      	ldr	r2, [pc, #468]	; (800369c <HAL_DMAEx_MultiBufferStart_IT+0x344>)
 80034c6:	60d3      	str	r3, [r2, #12]
 80034c8:	e150      	b.n	800376c <HAL_DMAEx_MultiBufferStart_IT+0x414>
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	461a      	mov	r2, r3
 80034d0:	4b73      	ldr	r3, [pc, #460]	; (80036a0 <HAL_DMAEx_MultiBufferStart_IT+0x348>)
 80034d2:	429a      	cmp	r2, r3
 80034d4:	d960      	bls.n	8003598 <HAL_DMAEx_MultiBufferStart_IT+0x240>
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	4a64      	ldr	r2, [pc, #400]	; (800366c <HAL_DMAEx_MultiBufferStart_IT+0x314>)
 80034dc:	4293      	cmp	r3, r2
 80034de:	d057      	beq.n	8003590 <HAL_DMAEx_MultiBufferStart_IT+0x238>
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	4a62      	ldr	r2, [pc, #392]	; (8003670 <HAL_DMAEx_MultiBufferStart_IT+0x318>)
 80034e6:	4293      	cmp	r3, r2
 80034e8:	d050      	beq.n	800358c <HAL_DMAEx_MultiBufferStart_IT+0x234>
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	4a61      	ldr	r2, [pc, #388]	; (8003674 <HAL_DMAEx_MultiBufferStart_IT+0x31c>)
 80034f0:	4293      	cmp	r3, r2
 80034f2:	d049      	beq.n	8003588 <HAL_DMAEx_MultiBufferStart_IT+0x230>
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	4a5f      	ldr	r2, [pc, #380]	; (8003678 <HAL_DMAEx_MultiBufferStart_IT+0x320>)
 80034fa:	4293      	cmp	r3, r2
 80034fc:	d042      	beq.n	8003584 <HAL_DMAEx_MultiBufferStart_IT+0x22c>
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	4a5e      	ldr	r2, [pc, #376]	; (800367c <HAL_DMAEx_MultiBufferStart_IT+0x324>)
 8003504:	4293      	cmp	r3, r2
 8003506:	d03a      	beq.n	800357e <HAL_DMAEx_MultiBufferStart_IT+0x226>
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	4a5c      	ldr	r2, [pc, #368]	; (8003680 <HAL_DMAEx_MultiBufferStart_IT+0x328>)
 800350e:	4293      	cmp	r3, r2
 8003510:	d032      	beq.n	8003578 <HAL_DMAEx_MultiBufferStart_IT+0x220>
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	4a5b      	ldr	r2, [pc, #364]	; (8003684 <HAL_DMAEx_MultiBufferStart_IT+0x32c>)
 8003518:	4293      	cmp	r3, r2
 800351a:	d02a      	beq.n	8003572 <HAL_DMAEx_MultiBufferStart_IT+0x21a>
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	4a59      	ldr	r2, [pc, #356]	; (8003688 <HAL_DMAEx_MultiBufferStart_IT+0x330>)
 8003522:	4293      	cmp	r3, r2
 8003524:	d022      	beq.n	800356c <HAL_DMAEx_MultiBufferStart_IT+0x214>
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	4a58      	ldr	r2, [pc, #352]	; (800368c <HAL_DMAEx_MultiBufferStart_IT+0x334>)
 800352c:	4293      	cmp	r3, r2
 800352e:	d01a      	beq.n	8003566 <HAL_DMAEx_MultiBufferStart_IT+0x20e>
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	4a56      	ldr	r2, [pc, #344]	; (8003690 <HAL_DMAEx_MultiBufferStart_IT+0x338>)
 8003536:	4293      	cmp	r3, r2
 8003538:	d012      	beq.n	8003560 <HAL_DMAEx_MultiBufferStart_IT+0x208>
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	4a55      	ldr	r2, [pc, #340]	; (8003694 <HAL_DMAEx_MultiBufferStart_IT+0x33c>)
 8003540:	4293      	cmp	r3, r2
 8003542:	d00a      	beq.n	800355a <HAL_DMAEx_MultiBufferStart_IT+0x202>
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	4a53      	ldr	r2, [pc, #332]	; (8003698 <HAL_DMAEx_MultiBufferStart_IT+0x340>)
 800354a:	4293      	cmp	r3, r2
 800354c:	d102      	bne.n	8003554 <HAL_DMAEx_MultiBufferStart_IT+0x1fc>
 800354e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003552:	e01e      	b.n	8003592 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003554:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003558:	e01b      	b.n	8003592 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 800355a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800355e:	e018      	b.n	8003592 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003560:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003564:	e015      	b.n	8003592 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003566:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800356a:	e012      	b.n	8003592 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 800356c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003570:	e00f      	b.n	8003592 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003572:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003576:	e00c      	b.n	8003592 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003578:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800357c:	e009      	b.n	8003592 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 800357e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003582:	e006      	b.n	8003592 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003584:	2320      	movs	r3, #32
 8003586:	e004      	b.n	8003592 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003588:	2320      	movs	r3, #32
 800358a:	e002      	b.n	8003592 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 800358c:	2320      	movs	r3, #32
 800358e:	e000      	b.n	8003592 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003590:	2320      	movs	r3, #32
 8003592:	4a42      	ldr	r2, [pc, #264]	; (800369c <HAL_DMAEx_MultiBufferStart_IT+0x344>)
 8003594:	6093      	str	r3, [r2, #8]
 8003596:	e0e9      	b.n	800376c <HAL_DMAEx_MultiBufferStart_IT+0x414>
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	461a      	mov	r2, r3
 800359e:	4b41      	ldr	r3, [pc, #260]	; (80036a4 <HAL_DMAEx_MultiBufferStart_IT+0x34c>)
 80035a0:	429a      	cmp	r2, r3
 80035a2:	f240 8083 	bls.w	80036ac <HAL_DMAEx_MultiBufferStart_IT+0x354>
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	4a30      	ldr	r2, [pc, #192]	; (800366c <HAL_DMAEx_MultiBufferStart_IT+0x314>)
 80035ac:	4293      	cmp	r3, r2
 80035ae:	d057      	beq.n	8003660 <HAL_DMAEx_MultiBufferStart_IT+0x308>
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	4a2e      	ldr	r2, [pc, #184]	; (8003670 <HAL_DMAEx_MultiBufferStart_IT+0x318>)
 80035b6:	4293      	cmp	r3, r2
 80035b8:	d050      	beq.n	800365c <HAL_DMAEx_MultiBufferStart_IT+0x304>
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	4a2d      	ldr	r2, [pc, #180]	; (8003674 <HAL_DMAEx_MultiBufferStart_IT+0x31c>)
 80035c0:	4293      	cmp	r3, r2
 80035c2:	d049      	beq.n	8003658 <HAL_DMAEx_MultiBufferStart_IT+0x300>
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	4a2b      	ldr	r2, [pc, #172]	; (8003678 <HAL_DMAEx_MultiBufferStart_IT+0x320>)
 80035ca:	4293      	cmp	r3, r2
 80035cc:	d042      	beq.n	8003654 <HAL_DMAEx_MultiBufferStart_IT+0x2fc>
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	4a2a      	ldr	r2, [pc, #168]	; (800367c <HAL_DMAEx_MultiBufferStart_IT+0x324>)
 80035d4:	4293      	cmp	r3, r2
 80035d6:	d03a      	beq.n	800364e <HAL_DMAEx_MultiBufferStart_IT+0x2f6>
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	4a28      	ldr	r2, [pc, #160]	; (8003680 <HAL_DMAEx_MultiBufferStart_IT+0x328>)
 80035de:	4293      	cmp	r3, r2
 80035e0:	d032      	beq.n	8003648 <HAL_DMAEx_MultiBufferStart_IT+0x2f0>
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	4a27      	ldr	r2, [pc, #156]	; (8003684 <HAL_DMAEx_MultiBufferStart_IT+0x32c>)
 80035e8:	4293      	cmp	r3, r2
 80035ea:	d02a      	beq.n	8003642 <HAL_DMAEx_MultiBufferStart_IT+0x2ea>
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	4a25      	ldr	r2, [pc, #148]	; (8003688 <HAL_DMAEx_MultiBufferStart_IT+0x330>)
 80035f2:	4293      	cmp	r3, r2
 80035f4:	d022      	beq.n	800363c <HAL_DMAEx_MultiBufferStart_IT+0x2e4>
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	4a24      	ldr	r2, [pc, #144]	; (800368c <HAL_DMAEx_MultiBufferStart_IT+0x334>)
 80035fc:	4293      	cmp	r3, r2
 80035fe:	d01a      	beq.n	8003636 <HAL_DMAEx_MultiBufferStart_IT+0x2de>
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	4a22      	ldr	r2, [pc, #136]	; (8003690 <HAL_DMAEx_MultiBufferStart_IT+0x338>)
 8003606:	4293      	cmp	r3, r2
 8003608:	d012      	beq.n	8003630 <HAL_DMAEx_MultiBufferStart_IT+0x2d8>
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	4a21      	ldr	r2, [pc, #132]	; (8003694 <HAL_DMAEx_MultiBufferStart_IT+0x33c>)
 8003610:	4293      	cmp	r3, r2
 8003612:	d00a      	beq.n	800362a <HAL_DMAEx_MultiBufferStart_IT+0x2d2>
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	4a1f      	ldr	r2, [pc, #124]	; (8003698 <HAL_DMAEx_MultiBufferStart_IT+0x340>)
 800361a:	4293      	cmp	r3, r2
 800361c:	d102      	bne.n	8003624 <HAL_DMAEx_MultiBufferStart_IT+0x2cc>
 800361e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003622:	e01e      	b.n	8003662 <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 8003624:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003628:	e01b      	b.n	8003662 <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 800362a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800362e:	e018      	b.n	8003662 <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 8003630:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003634:	e015      	b.n	8003662 <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 8003636:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800363a:	e012      	b.n	8003662 <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 800363c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003640:	e00f      	b.n	8003662 <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 8003642:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003646:	e00c      	b.n	8003662 <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 8003648:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800364c:	e009      	b.n	8003662 <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 800364e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003652:	e006      	b.n	8003662 <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 8003654:	2320      	movs	r3, #32
 8003656:	e004      	b.n	8003662 <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 8003658:	2320      	movs	r3, #32
 800365a:	e002      	b.n	8003662 <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 800365c:	2320      	movs	r3, #32
 800365e:	e000      	b.n	8003662 <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 8003660:	2320      	movs	r3, #32
 8003662:	4a11      	ldr	r2, [pc, #68]	; (80036a8 <HAL_DMAEx_MultiBufferStart_IT+0x350>)
 8003664:	60d3      	str	r3, [r2, #12]
 8003666:	e081      	b.n	800376c <HAL_DMAEx_MultiBufferStart_IT+0x414>
 8003668:	40026458 	.word	0x40026458
 800366c:	40026010 	.word	0x40026010
 8003670:	40026410 	.word	0x40026410
 8003674:	40026070 	.word	0x40026070
 8003678:	40026470 	.word	0x40026470
 800367c:	40026028 	.word	0x40026028
 8003680:	40026428 	.word	0x40026428
 8003684:	40026088 	.word	0x40026088
 8003688:	40026488 	.word	0x40026488
 800368c:	40026040 	.word	0x40026040
 8003690:	40026440 	.word	0x40026440
 8003694:	400260a0 	.word	0x400260a0
 8003698:	400264a0 	.word	0x400264a0
 800369c:	40026400 	.word	0x40026400
 80036a0:	400260b8 	.word	0x400260b8
 80036a4:	40026058 	.word	0x40026058
 80036a8:	40026000 	.word	0x40026000
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	4a96      	ldr	r2, [pc, #600]	; (800390c <HAL_DMAEx_MultiBufferStart_IT+0x5b4>)
 80036b2:	4293      	cmp	r3, r2
 80036b4:	d057      	beq.n	8003766 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	4a95      	ldr	r2, [pc, #596]	; (8003910 <HAL_DMAEx_MultiBufferStart_IT+0x5b8>)
 80036bc:	4293      	cmp	r3, r2
 80036be:	d050      	beq.n	8003762 <HAL_DMAEx_MultiBufferStart_IT+0x40a>
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	4a93      	ldr	r2, [pc, #588]	; (8003914 <HAL_DMAEx_MultiBufferStart_IT+0x5bc>)
 80036c6:	4293      	cmp	r3, r2
 80036c8:	d049      	beq.n	800375e <HAL_DMAEx_MultiBufferStart_IT+0x406>
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	4a92      	ldr	r2, [pc, #584]	; (8003918 <HAL_DMAEx_MultiBufferStart_IT+0x5c0>)
 80036d0:	4293      	cmp	r3, r2
 80036d2:	d042      	beq.n	800375a <HAL_DMAEx_MultiBufferStart_IT+0x402>
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	4a90      	ldr	r2, [pc, #576]	; (800391c <HAL_DMAEx_MultiBufferStart_IT+0x5c4>)
 80036da:	4293      	cmp	r3, r2
 80036dc:	d03a      	beq.n	8003754 <HAL_DMAEx_MultiBufferStart_IT+0x3fc>
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	4a8f      	ldr	r2, [pc, #572]	; (8003920 <HAL_DMAEx_MultiBufferStart_IT+0x5c8>)
 80036e4:	4293      	cmp	r3, r2
 80036e6:	d032      	beq.n	800374e <HAL_DMAEx_MultiBufferStart_IT+0x3f6>
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	4a8d      	ldr	r2, [pc, #564]	; (8003924 <HAL_DMAEx_MultiBufferStart_IT+0x5cc>)
 80036ee:	4293      	cmp	r3, r2
 80036f0:	d02a      	beq.n	8003748 <HAL_DMAEx_MultiBufferStart_IT+0x3f0>
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	4a8c      	ldr	r2, [pc, #560]	; (8003928 <HAL_DMAEx_MultiBufferStart_IT+0x5d0>)
 80036f8:	4293      	cmp	r3, r2
 80036fa:	d022      	beq.n	8003742 <HAL_DMAEx_MultiBufferStart_IT+0x3ea>
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	4a8a      	ldr	r2, [pc, #552]	; (800392c <HAL_DMAEx_MultiBufferStart_IT+0x5d4>)
 8003702:	4293      	cmp	r3, r2
 8003704:	d01a      	beq.n	800373c <HAL_DMAEx_MultiBufferStart_IT+0x3e4>
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	4a89      	ldr	r2, [pc, #548]	; (8003930 <HAL_DMAEx_MultiBufferStart_IT+0x5d8>)
 800370c:	4293      	cmp	r3, r2
 800370e:	d012      	beq.n	8003736 <HAL_DMAEx_MultiBufferStart_IT+0x3de>
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	4a87      	ldr	r2, [pc, #540]	; (8003934 <HAL_DMAEx_MultiBufferStart_IT+0x5dc>)
 8003716:	4293      	cmp	r3, r2
 8003718:	d00a      	beq.n	8003730 <HAL_DMAEx_MultiBufferStart_IT+0x3d8>
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	4a86      	ldr	r2, [pc, #536]	; (8003938 <HAL_DMAEx_MultiBufferStart_IT+0x5e0>)
 8003720:	4293      	cmp	r3, r2
 8003722:	d102      	bne.n	800372a <HAL_DMAEx_MultiBufferStart_IT+0x3d2>
 8003724:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003728:	e01e      	b.n	8003768 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 800372a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800372e:	e01b      	b.n	8003768 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 8003730:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003734:	e018      	b.n	8003768 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 8003736:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800373a:	e015      	b.n	8003768 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 800373c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003740:	e012      	b.n	8003768 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 8003742:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003746:	e00f      	b.n	8003768 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 8003748:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800374c:	e00c      	b.n	8003768 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 800374e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003752:	e009      	b.n	8003768 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 8003754:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003758:	e006      	b.n	8003768 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 800375a:	2320      	movs	r3, #32
 800375c:	e004      	b.n	8003768 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 800375e:	2320      	movs	r3, #32
 8003760:	e002      	b.n	8003768 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 8003762:	2320      	movs	r3, #32
 8003764:	e000      	b.n	8003768 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 8003766:	2320      	movs	r3, #32
 8003768:	4a74      	ldr	r2, [pc, #464]	; (800393c <HAL_DMAEx_MultiBufferStart_IT+0x5e4>)
 800376a:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	461a      	mov	r2, r3
 8003772:	4b73      	ldr	r3, [pc, #460]	; (8003940 <HAL_DMAEx_MultiBufferStart_IT+0x5e8>)
 8003774:	429a      	cmp	r2, r3
 8003776:	d960      	bls.n	800383a <HAL_DMAEx_MultiBufferStart_IT+0x4e2>
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	4a63      	ldr	r2, [pc, #396]	; (800390c <HAL_DMAEx_MultiBufferStart_IT+0x5b4>)
 800377e:	4293      	cmp	r3, r2
 8003780:	d057      	beq.n	8003832 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	4a62      	ldr	r2, [pc, #392]	; (8003910 <HAL_DMAEx_MultiBufferStart_IT+0x5b8>)
 8003788:	4293      	cmp	r3, r2
 800378a:	d050      	beq.n	800382e <HAL_DMAEx_MultiBufferStart_IT+0x4d6>
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	4a60      	ldr	r2, [pc, #384]	; (8003914 <HAL_DMAEx_MultiBufferStart_IT+0x5bc>)
 8003792:	4293      	cmp	r3, r2
 8003794:	d049      	beq.n	800382a <HAL_DMAEx_MultiBufferStart_IT+0x4d2>
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	4a5f      	ldr	r2, [pc, #380]	; (8003918 <HAL_DMAEx_MultiBufferStart_IT+0x5c0>)
 800379c:	4293      	cmp	r3, r2
 800379e:	d042      	beq.n	8003826 <HAL_DMAEx_MultiBufferStart_IT+0x4ce>
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	4a5d      	ldr	r2, [pc, #372]	; (800391c <HAL_DMAEx_MultiBufferStart_IT+0x5c4>)
 80037a6:	4293      	cmp	r3, r2
 80037a8:	d03a      	beq.n	8003820 <HAL_DMAEx_MultiBufferStart_IT+0x4c8>
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	4a5c      	ldr	r2, [pc, #368]	; (8003920 <HAL_DMAEx_MultiBufferStart_IT+0x5c8>)
 80037b0:	4293      	cmp	r3, r2
 80037b2:	d032      	beq.n	800381a <HAL_DMAEx_MultiBufferStart_IT+0x4c2>
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	4a5a      	ldr	r2, [pc, #360]	; (8003924 <HAL_DMAEx_MultiBufferStart_IT+0x5cc>)
 80037ba:	4293      	cmp	r3, r2
 80037bc:	d02a      	beq.n	8003814 <HAL_DMAEx_MultiBufferStart_IT+0x4bc>
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	4a59      	ldr	r2, [pc, #356]	; (8003928 <HAL_DMAEx_MultiBufferStart_IT+0x5d0>)
 80037c4:	4293      	cmp	r3, r2
 80037c6:	d022      	beq.n	800380e <HAL_DMAEx_MultiBufferStart_IT+0x4b6>
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	4a57      	ldr	r2, [pc, #348]	; (800392c <HAL_DMAEx_MultiBufferStart_IT+0x5d4>)
 80037ce:	4293      	cmp	r3, r2
 80037d0:	d01a      	beq.n	8003808 <HAL_DMAEx_MultiBufferStart_IT+0x4b0>
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	4a56      	ldr	r2, [pc, #344]	; (8003930 <HAL_DMAEx_MultiBufferStart_IT+0x5d8>)
 80037d8:	4293      	cmp	r3, r2
 80037da:	d012      	beq.n	8003802 <HAL_DMAEx_MultiBufferStart_IT+0x4aa>
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	4a54      	ldr	r2, [pc, #336]	; (8003934 <HAL_DMAEx_MultiBufferStart_IT+0x5dc>)
 80037e2:	4293      	cmp	r3, r2
 80037e4:	d00a      	beq.n	80037fc <HAL_DMAEx_MultiBufferStart_IT+0x4a4>
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	4a53      	ldr	r2, [pc, #332]	; (8003938 <HAL_DMAEx_MultiBufferStart_IT+0x5e0>)
 80037ec:	4293      	cmp	r3, r2
 80037ee:	d102      	bne.n	80037f6 <HAL_DMAEx_MultiBufferStart_IT+0x49e>
 80037f0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80037f4:	e01e      	b.n	8003834 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 80037f6:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80037fa:	e01b      	b.n	8003834 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 80037fc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003800:	e018      	b.n	8003834 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 8003802:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003806:	e015      	b.n	8003834 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 8003808:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800380c:	e012      	b.n	8003834 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 800380e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003812:	e00f      	b.n	8003834 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 8003814:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003818:	e00c      	b.n	8003834 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 800381a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800381e:	e009      	b.n	8003834 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 8003820:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003824:	e006      	b.n	8003834 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 8003826:	2310      	movs	r3, #16
 8003828:	e004      	b.n	8003834 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 800382a:	2310      	movs	r3, #16
 800382c:	e002      	b.n	8003834 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 800382e:	2310      	movs	r3, #16
 8003830:	e000      	b.n	8003834 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 8003832:	2310      	movs	r3, #16
 8003834:	4a43      	ldr	r2, [pc, #268]	; (8003944 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>)
 8003836:	60d3      	str	r3, [r2, #12]
 8003838:	e14f      	b.n	8003ada <HAL_DMAEx_MultiBufferStart_IT+0x782>
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	461a      	mov	r2, r3
 8003840:	4b41      	ldr	r3, [pc, #260]	; (8003948 <HAL_DMAEx_MultiBufferStart_IT+0x5f0>)
 8003842:	429a      	cmp	r2, r3
 8003844:	f240 8082 	bls.w	800394c <HAL_DMAEx_MultiBufferStart_IT+0x5f4>
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	4a2f      	ldr	r2, [pc, #188]	; (800390c <HAL_DMAEx_MultiBufferStart_IT+0x5b4>)
 800384e:	4293      	cmp	r3, r2
 8003850:	d057      	beq.n	8003902 <HAL_DMAEx_MultiBufferStart_IT+0x5aa>
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	4a2e      	ldr	r2, [pc, #184]	; (8003910 <HAL_DMAEx_MultiBufferStart_IT+0x5b8>)
 8003858:	4293      	cmp	r3, r2
 800385a:	d050      	beq.n	80038fe <HAL_DMAEx_MultiBufferStart_IT+0x5a6>
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	4a2c      	ldr	r2, [pc, #176]	; (8003914 <HAL_DMAEx_MultiBufferStart_IT+0x5bc>)
 8003862:	4293      	cmp	r3, r2
 8003864:	d049      	beq.n	80038fa <HAL_DMAEx_MultiBufferStart_IT+0x5a2>
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	4a2b      	ldr	r2, [pc, #172]	; (8003918 <HAL_DMAEx_MultiBufferStart_IT+0x5c0>)
 800386c:	4293      	cmp	r3, r2
 800386e:	d042      	beq.n	80038f6 <HAL_DMAEx_MultiBufferStart_IT+0x59e>
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	4a29      	ldr	r2, [pc, #164]	; (800391c <HAL_DMAEx_MultiBufferStart_IT+0x5c4>)
 8003876:	4293      	cmp	r3, r2
 8003878:	d03a      	beq.n	80038f0 <HAL_DMAEx_MultiBufferStart_IT+0x598>
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	4a28      	ldr	r2, [pc, #160]	; (8003920 <HAL_DMAEx_MultiBufferStart_IT+0x5c8>)
 8003880:	4293      	cmp	r3, r2
 8003882:	d032      	beq.n	80038ea <HAL_DMAEx_MultiBufferStart_IT+0x592>
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	4a26      	ldr	r2, [pc, #152]	; (8003924 <HAL_DMAEx_MultiBufferStart_IT+0x5cc>)
 800388a:	4293      	cmp	r3, r2
 800388c:	d02a      	beq.n	80038e4 <HAL_DMAEx_MultiBufferStart_IT+0x58c>
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	4a25      	ldr	r2, [pc, #148]	; (8003928 <HAL_DMAEx_MultiBufferStart_IT+0x5d0>)
 8003894:	4293      	cmp	r3, r2
 8003896:	d022      	beq.n	80038de <HAL_DMAEx_MultiBufferStart_IT+0x586>
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	4a23      	ldr	r2, [pc, #140]	; (800392c <HAL_DMAEx_MultiBufferStart_IT+0x5d4>)
 800389e:	4293      	cmp	r3, r2
 80038a0:	d01a      	beq.n	80038d8 <HAL_DMAEx_MultiBufferStart_IT+0x580>
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	4a22      	ldr	r2, [pc, #136]	; (8003930 <HAL_DMAEx_MultiBufferStart_IT+0x5d8>)
 80038a8:	4293      	cmp	r3, r2
 80038aa:	d012      	beq.n	80038d2 <HAL_DMAEx_MultiBufferStart_IT+0x57a>
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	4a20      	ldr	r2, [pc, #128]	; (8003934 <HAL_DMAEx_MultiBufferStart_IT+0x5dc>)
 80038b2:	4293      	cmp	r3, r2
 80038b4:	d00a      	beq.n	80038cc <HAL_DMAEx_MultiBufferStart_IT+0x574>
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	4a1f      	ldr	r2, [pc, #124]	; (8003938 <HAL_DMAEx_MultiBufferStart_IT+0x5e0>)
 80038bc:	4293      	cmp	r3, r2
 80038be:	d102      	bne.n	80038c6 <HAL_DMAEx_MultiBufferStart_IT+0x56e>
 80038c0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80038c4:	e01e      	b.n	8003904 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 80038c6:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80038ca:	e01b      	b.n	8003904 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 80038cc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80038d0:	e018      	b.n	8003904 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 80038d2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80038d6:	e015      	b.n	8003904 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 80038d8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80038dc:	e012      	b.n	8003904 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 80038de:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80038e2:	e00f      	b.n	8003904 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 80038e4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80038e8:	e00c      	b.n	8003904 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 80038ea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80038ee:	e009      	b.n	8003904 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 80038f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80038f4:	e006      	b.n	8003904 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 80038f6:	2310      	movs	r3, #16
 80038f8:	e004      	b.n	8003904 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 80038fa:	2310      	movs	r3, #16
 80038fc:	e002      	b.n	8003904 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 80038fe:	2310      	movs	r3, #16
 8003900:	e000      	b.n	8003904 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 8003902:	2310      	movs	r3, #16
 8003904:	4a0f      	ldr	r2, [pc, #60]	; (8003944 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>)
 8003906:	6093      	str	r3, [r2, #8]
 8003908:	e0e7      	b.n	8003ada <HAL_DMAEx_MultiBufferStart_IT+0x782>
 800390a:	bf00      	nop
 800390c:	40026010 	.word	0x40026010
 8003910:	40026410 	.word	0x40026410
 8003914:	40026070 	.word	0x40026070
 8003918:	40026470 	.word	0x40026470
 800391c:	40026028 	.word	0x40026028
 8003920:	40026428 	.word	0x40026428
 8003924:	40026088 	.word	0x40026088
 8003928:	40026488 	.word	0x40026488
 800392c:	40026040 	.word	0x40026040
 8003930:	40026440 	.word	0x40026440
 8003934:	400260a0 	.word	0x400260a0
 8003938:	400264a0 	.word	0x400264a0
 800393c:	40026000 	.word	0x40026000
 8003940:	40026458 	.word	0x40026458
 8003944:	40026400 	.word	0x40026400
 8003948:	400260b8 	.word	0x400260b8
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	461a      	mov	r2, r3
 8003952:	4b96      	ldr	r3, [pc, #600]	; (8003bac <HAL_DMAEx_MultiBufferStart_IT+0x854>)
 8003954:	429a      	cmp	r2, r3
 8003956:	d960      	bls.n	8003a1a <HAL_DMAEx_MultiBufferStart_IT+0x6c2>
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	4a94      	ldr	r2, [pc, #592]	; (8003bb0 <HAL_DMAEx_MultiBufferStart_IT+0x858>)
 800395e:	4293      	cmp	r3, r2
 8003960:	d057      	beq.n	8003a12 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	4a93      	ldr	r2, [pc, #588]	; (8003bb4 <HAL_DMAEx_MultiBufferStart_IT+0x85c>)
 8003968:	4293      	cmp	r3, r2
 800396a:	d050      	beq.n	8003a0e <HAL_DMAEx_MultiBufferStart_IT+0x6b6>
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	4a91      	ldr	r2, [pc, #580]	; (8003bb8 <HAL_DMAEx_MultiBufferStart_IT+0x860>)
 8003972:	4293      	cmp	r3, r2
 8003974:	d049      	beq.n	8003a0a <HAL_DMAEx_MultiBufferStart_IT+0x6b2>
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	4a90      	ldr	r2, [pc, #576]	; (8003bbc <HAL_DMAEx_MultiBufferStart_IT+0x864>)
 800397c:	4293      	cmp	r3, r2
 800397e:	d042      	beq.n	8003a06 <HAL_DMAEx_MultiBufferStart_IT+0x6ae>
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	4a8e      	ldr	r2, [pc, #568]	; (8003bc0 <HAL_DMAEx_MultiBufferStart_IT+0x868>)
 8003986:	4293      	cmp	r3, r2
 8003988:	d03a      	beq.n	8003a00 <HAL_DMAEx_MultiBufferStart_IT+0x6a8>
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	4a8d      	ldr	r2, [pc, #564]	; (8003bc4 <HAL_DMAEx_MultiBufferStart_IT+0x86c>)
 8003990:	4293      	cmp	r3, r2
 8003992:	d032      	beq.n	80039fa <HAL_DMAEx_MultiBufferStart_IT+0x6a2>
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	4a8b      	ldr	r2, [pc, #556]	; (8003bc8 <HAL_DMAEx_MultiBufferStart_IT+0x870>)
 800399a:	4293      	cmp	r3, r2
 800399c:	d02a      	beq.n	80039f4 <HAL_DMAEx_MultiBufferStart_IT+0x69c>
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	4a8a      	ldr	r2, [pc, #552]	; (8003bcc <HAL_DMAEx_MultiBufferStart_IT+0x874>)
 80039a4:	4293      	cmp	r3, r2
 80039a6:	d022      	beq.n	80039ee <HAL_DMAEx_MultiBufferStart_IT+0x696>
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	4a88      	ldr	r2, [pc, #544]	; (8003bd0 <HAL_DMAEx_MultiBufferStart_IT+0x878>)
 80039ae:	4293      	cmp	r3, r2
 80039b0:	d01a      	beq.n	80039e8 <HAL_DMAEx_MultiBufferStart_IT+0x690>
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	4a87      	ldr	r2, [pc, #540]	; (8003bd4 <HAL_DMAEx_MultiBufferStart_IT+0x87c>)
 80039b8:	4293      	cmp	r3, r2
 80039ba:	d012      	beq.n	80039e2 <HAL_DMAEx_MultiBufferStart_IT+0x68a>
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	4a85      	ldr	r2, [pc, #532]	; (8003bd8 <HAL_DMAEx_MultiBufferStart_IT+0x880>)
 80039c2:	4293      	cmp	r3, r2
 80039c4:	d00a      	beq.n	80039dc <HAL_DMAEx_MultiBufferStart_IT+0x684>
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	4a84      	ldr	r2, [pc, #528]	; (8003bdc <HAL_DMAEx_MultiBufferStart_IT+0x884>)
 80039cc:	4293      	cmp	r3, r2
 80039ce:	d102      	bne.n	80039d6 <HAL_DMAEx_MultiBufferStart_IT+0x67e>
 80039d0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80039d4:	e01e      	b.n	8003a14 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 80039d6:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80039da:	e01b      	b.n	8003a14 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 80039dc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80039e0:	e018      	b.n	8003a14 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 80039e2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80039e6:	e015      	b.n	8003a14 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 80039e8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80039ec:	e012      	b.n	8003a14 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 80039ee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80039f2:	e00f      	b.n	8003a14 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 80039f4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80039f8:	e00c      	b.n	8003a14 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 80039fa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80039fe:	e009      	b.n	8003a14 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8003a00:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003a04:	e006      	b.n	8003a14 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8003a06:	2310      	movs	r3, #16
 8003a08:	e004      	b.n	8003a14 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8003a0a:	2310      	movs	r3, #16
 8003a0c:	e002      	b.n	8003a14 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8003a0e:	2310      	movs	r3, #16
 8003a10:	e000      	b.n	8003a14 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8003a12:	2310      	movs	r3, #16
 8003a14:	4a72      	ldr	r2, [pc, #456]	; (8003be0 <HAL_DMAEx_MultiBufferStart_IT+0x888>)
 8003a16:	60d3      	str	r3, [r2, #12]
 8003a18:	e05f      	b.n	8003ada <HAL_DMAEx_MultiBufferStart_IT+0x782>
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	4a64      	ldr	r2, [pc, #400]	; (8003bb0 <HAL_DMAEx_MultiBufferStart_IT+0x858>)
 8003a20:	4293      	cmp	r3, r2
 8003a22:	d057      	beq.n	8003ad4 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	4a62      	ldr	r2, [pc, #392]	; (8003bb4 <HAL_DMAEx_MultiBufferStart_IT+0x85c>)
 8003a2a:	4293      	cmp	r3, r2
 8003a2c:	d050      	beq.n	8003ad0 <HAL_DMAEx_MultiBufferStart_IT+0x778>
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	4a61      	ldr	r2, [pc, #388]	; (8003bb8 <HAL_DMAEx_MultiBufferStart_IT+0x860>)
 8003a34:	4293      	cmp	r3, r2
 8003a36:	d049      	beq.n	8003acc <HAL_DMAEx_MultiBufferStart_IT+0x774>
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	4a5f      	ldr	r2, [pc, #380]	; (8003bbc <HAL_DMAEx_MultiBufferStart_IT+0x864>)
 8003a3e:	4293      	cmp	r3, r2
 8003a40:	d042      	beq.n	8003ac8 <HAL_DMAEx_MultiBufferStart_IT+0x770>
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	4a5e      	ldr	r2, [pc, #376]	; (8003bc0 <HAL_DMAEx_MultiBufferStart_IT+0x868>)
 8003a48:	4293      	cmp	r3, r2
 8003a4a:	d03a      	beq.n	8003ac2 <HAL_DMAEx_MultiBufferStart_IT+0x76a>
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	4a5c      	ldr	r2, [pc, #368]	; (8003bc4 <HAL_DMAEx_MultiBufferStart_IT+0x86c>)
 8003a52:	4293      	cmp	r3, r2
 8003a54:	d032      	beq.n	8003abc <HAL_DMAEx_MultiBufferStart_IT+0x764>
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	4a5b      	ldr	r2, [pc, #364]	; (8003bc8 <HAL_DMAEx_MultiBufferStart_IT+0x870>)
 8003a5c:	4293      	cmp	r3, r2
 8003a5e:	d02a      	beq.n	8003ab6 <HAL_DMAEx_MultiBufferStart_IT+0x75e>
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	4a59      	ldr	r2, [pc, #356]	; (8003bcc <HAL_DMAEx_MultiBufferStart_IT+0x874>)
 8003a66:	4293      	cmp	r3, r2
 8003a68:	d022      	beq.n	8003ab0 <HAL_DMAEx_MultiBufferStart_IT+0x758>
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	4a58      	ldr	r2, [pc, #352]	; (8003bd0 <HAL_DMAEx_MultiBufferStart_IT+0x878>)
 8003a70:	4293      	cmp	r3, r2
 8003a72:	d01a      	beq.n	8003aaa <HAL_DMAEx_MultiBufferStart_IT+0x752>
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	4a56      	ldr	r2, [pc, #344]	; (8003bd4 <HAL_DMAEx_MultiBufferStart_IT+0x87c>)
 8003a7a:	4293      	cmp	r3, r2
 8003a7c:	d012      	beq.n	8003aa4 <HAL_DMAEx_MultiBufferStart_IT+0x74c>
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	4a55      	ldr	r2, [pc, #340]	; (8003bd8 <HAL_DMAEx_MultiBufferStart_IT+0x880>)
 8003a84:	4293      	cmp	r3, r2
 8003a86:	d00a      	beq.n	8003a9e <HAL_DMAEx_MultiBufferStart_IT+0x746>
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	4a53      	ldr	r2, [pc, #332]	; (8003bdc <HAL_DMAEx_MultiBufferStart_IT+0x884>)
 8003a8e:	4293      	cmp	r3, r2
 8003a90:	d102      	bne.n	8003a98 <HAL_DMAEx_MultiBufferStart_IT+0x740>
 8003a92:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003a96:	e01e      	b.n	8003ad6 <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003a98:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003a9c:	e01b      	b.n	8003ad6 <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003a9e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003aa2:	e018      	b.n	8003ad6 <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003aa4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003aa8:	e015      	b.n	8003ad6 <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003aaa:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003aae:	e012      	b.n	8003ad6 <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003ab0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003ab4:	e00f      	b.n	8003ad6 <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003ab6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003aba:	e00c      	b.n	8003ad6 <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003abc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003ac0:	e009      	b.n	8003ad6 <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003ac2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003ac6:	e006      	b.n	8003ad6 <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003ac8:	2310      	movs	r3, #16
 8003aca:	e004      	b.n	8003ad6 <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003acc:	2310      	movs	r3, #16
 8003ace:	e002      	b.n	8003ad6 <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003ad0:	2310      	movs	r3, #16
 8003ad2:	e000      	b.n	8003ad6 <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003ad4:	2310      	movs	r3, #16
 8003ad6:	4a42      	ldr	r2, [pc, #264]	; (8003be0 <HAL_DMAEx_MultiBufferStart_IT+0x888>)
 8003ad8:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	461a      	mov	r2, r3
 8003ae0:	4b40      	ldr	r3, [pc, #256]	; (8003be4 <HAL_DMAEx_MultiBufferStart_IT+0x88c>)
 8003ae2:	429a      	cmp	r2, r3
 8003ae4:	f240 8082 	bls.w	8003bec <HAL_DMAEx_MultiBufferStart_IT+0x894>
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	4a30      	ldr	r2, [pc, #192]	; (8003bb0 <HAL_DMAEx_MultiBufferStart_IT+0x858>)
 8003aee:	4293      	cmp	r3, r2
 8003af0:	d057      	beq.n	8003ba2 <HAL_DMAEx_MultiBufferStart_IT+0x84a>
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	4a2f      	ldr	r2, [pc, #188]	; (8003bb4 <HAL_DMAEx_MultiBufferStart_IT+0x85c>)
 8003af8:	4293      	cmp	r3, r2
 8003afa:	d050      	beq.n	8003b9e <HAL_DMAEx_MultiBufferStart_IT+0x846>
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	4a2d      	ldr	r2, [pc, #180]	; (8003bb8 <HAL_DMAEx_MultiBufferStart_IT+0x860>)
 8003b02:	4293      	cmp	r3, r2
 8003b04:	d049      	beq.n	8003b9a <HAL_DMAEx_MultiBufferStart_IT+0x842>
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	4a2c      	ldr	r2, [pc, #176]	; (8003bbc <HAL_DMAEx_MultiBufferStart_IT+0x864>)
 8003b0c:	4293      	cmp	r3, r2
 8003b0e:	d042      	beq.n	8003b96 <HAL_DMAEx_MultiBufferStart_IT+0x83e>
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	4a2a      	ldr	r2, [pc, #168]	; (8003bc0 <HAL_DMAEx_MultiBufferStart_IT+0x868>)
 8003b16:	4293      	cmp	r3, r2
 8003b18:	d03a      	beq.n	8003b90 <HAL_DMAEx_MultiBufferStart_IT+0x838>
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	4a29      	ldr	r2, [pc, #164]	; (8003bc4 <HAL_DMAEx_MultiBufferStart_IT+0x86c>)
 8003b20:	4293      	cmp	r3, r2
 8003b22:	d032      	beq.n	8003b8a <HAL_DMAEx_MultiBufferStart_IT+0x832>
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	4a27      	ldr	r2, [pc, #156]	; (8003bc8 <HAL_DMAEx_MultiBufferStart_IT+0x870>)
 8003b2a:	4293      	cmp	r3, r2
 8003b2c:	d02a      	beq.n	8003b84 <HAL_DMAEx_MultiBufferStart_IT+0x82c>
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	4a26      	ldr	r2, [pc, #152]	; (8003bcc <HAL_DMAEx_MultiBufferStart_IT+0x874>)
 8003b34:	4293      	cmp	r3, r2
 8003b36:	d022      	beq.n	8003b7e <HAL_DMAEx_MultiBufferStart_IT+0x826>
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	4a24      	ldr	r2, [pc, #144]	; (8003bd0 <HAL_DMAEx_MultiBufferStart_IT+0x878>)
 8003b3e:	4293      	cmp	r3, r2
 8003b40:	d01a      	beq.n	8003b78 <HAL_DMAEx_MultiBufferStart_IT+0x820>
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	4a23      	ldr	r2, [pc, #140]	; (8003bd4 <HAL_DMAEx_MultiBufferStart_IT+0x87c>)
 8003b48:	4293      	cmp	r3, r2
 8003b4a:	d012      	beq.n	8003b72 <HAL_DMAEx_MultiBufferStart_IT+0x81a>
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	4a21      	ldr	r2, [pc, #132]	; (8003bd8 <HAL_DMAEx_MultiBufferStart_IT+0x880>)
 8003b52:	4293      	cmp	r3, r2
 8003b54:	d00a      	beq.n	8003b6c <HAL_DMAEx_MultiBufferStart_IT+0x814>
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	4a20      	ldr	r2, [pc, #128]	; (8003bdc <HAL_DMAEx_MultiBufferStart_IT+0x884>)
 8003b5c:	4293      	cmp	r3, r2
 8003b5e:	d102      	bne.n	8003b66 <HAL_DMAEx_MultiBufferStart_IT+0x80e>
 8003b60:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003b64:	e01e      	b.n	8003ba4 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003b66:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003b6a:	e01b      	b.n	8003ba4 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003b6c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003b70:	e018      	b.n	8003ba4 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003b72:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003b76:	e015      	b.n	8003ba4 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003b78:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003b7c:	e012      	b.n	8003ba4 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003b7e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003b82:	e00f      	b.n	8003ba4 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003b84:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003b88:	e00c      	b.n	8003ba4 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003b8a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003b8e:	e009      	b.n	8003ba4 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003b90:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003b94:	e006      	b.n	8003ba4 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003b96:	2308      	movs	r3, #8
 8003b98:	e004      	b.n	8003ba4 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003b9a:	2308      	movs	r3, #8
 8003b9c:	e002      	b.n	8003ba4 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003b9e:	2308      	movs	r3, #8
 8003ba0:	e000      	b.n	8003ba4 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003ba2:	2308      	movs	r3, #8
 8003ba4:	4a10      	ldr	r2, [pc, #64]	; (8003be8 <HAL_DMAEx_MultiBufferStart_IT+0x890>)
 8003ba6:	60d3      	str	r3, [r2, #12]
 8003ba8:	e16f      	b.n	8003e8a <HAL_DMAEx_MultiBufferStart_IT+0xb32>
 8003baa:	bf00      	nop
 8003bac:	40026058 	.word	0x40026058
 8003bb0:	40026010 	.word	0x40026010
 8003bb4:	40026410 	.word	0x40026410
 8003bb8:	40026070 	.word	0x40026070
 8003bbc:	40026470 	.word	0x40026470
 8003bc0:	40026028 	.word	0x40026028
 8003bc4:	40026428 	.word	0x40026428
 8003bc8:	40026088 	.word	0x40026088
 8003bcc:	40026488 	.word	0x40026488
 8003bd0:	40026040 	.word	0x40026040
 8003bd4:	40026440 	.word	0x40026440
 8003bd8:	400260a0 	.word	0x400260a0
 8003bdc:	400264a0 	.word	0x400264a0
 8003be0:	40026000 	.word	0x40026000
 8003be4:	40026458 	.word	0x40026458
 8003be8:	40026400 	.word	0x40026400
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	461a      	mov	r2, r3
 8003bf2:	4b94      	ldr	r3, [pc, #592]	; (8003e44 <HAL_DMAEx_MultiBufferStart_IT+0xaec>)
 8003bf4:	429a      	cmp	r2, r3
 8003bf6:	d960      	bls.n	8003cba <HAL_DMAEx_MultiBufferStart_IT+0x962>
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	4a92      	ldr	r2, [pc, #584]	; (8003e48 <HAL_DMAEx_MultiBufferStart_IT+0xaf0>)
 8003bfe:	4293      	cmp	r3, r2
 8003c00:	d057      	beq.n	8003cb2 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	4a91      	ldr	r2, [pc, #580]	; (8003e4c <HAL_DMAEx_MultiBufferStart_IT+0xaf4>)
 8003c08:	4293      	cmp	r3, r2
 8003c0a:	d050      	beq.n	8003cae <HAL_DMAEx_MultiBufferStart_IT+0x956>
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	4a8f      	ldr	r2, [pc, #572]	; (8003e50 <HAL_DMAEx_MultiBufferStart_IT+0xaf8>)
 8003c12:	4293      	cmp	r3, r2
 8003c14:	d049      	beq.n	8003caa <HAL_DMAEx_MultiBufferStart_IT+0x952>
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	4a8e      	ldr	r2, [pc, #568]	; (8003e54 <HAL_DMAEx_MultiBufferStart_IT+0xafc>)
 8003c1c:	4293      	cmp	r3, r2
 8003c1e:	d042      	beq.n	8003ca6 <HAL_DMAEx_MultiBufferStart_IT+0x94e>
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	4a8c      	ldr	r2, [pc, #560]	; (8003e58 <HAL_DMAEx_MultiBufferStart_IT+0xb00>)
 8003c26:	4293      	cmp	r3, r2
 8003c28:	d03a      	beq.n	8003ca0 <HAL_DMAEx_MultiBufferStart_IT+0x948>
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	4a8b      	ldr	r2, [pc, #556]	; (8003e5c <HAL_DMAEx_MultiBufferStart_IT+0xb04>)
 8003c30:	4293      	cmp	r3, r2
 8003c32:	d032      	beq.n	8003c9a <HAL_DMAEx_MultiBufferStart_IT+0x942>
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	4a89      	ldr	r2, [pc, #548]	; (8003e60 <HAL_DMAEx_MultiBufferStart_IT+0xb08>)
 8003c3a:	4293      	cmp	r3, r2
 8003c3c:	d02a      	beq.n	8003c94 <HAL_DMAEx_MultiBufferStart_IT+0x93c>
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	4a88      	ldr	r2, [pc, #544]	; (8003e64 <HAL_DMAEx_MultiBufferStart_IT+0xb0c>)
 8003c44:	4293      	cmp	r3, r2
 8003c46:	d022      	beq.n	8003c8e <HAL_DMAEx_MultiBufferStart_IT+0x936>
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	4a86      	ldr	r2, [pc, #536]	; (8003e68 <HAL_DMAEx_MultiBufferStart_IT+0xb10>)
 8003c4e:	4293      	cmp	r3, r2
 8003c50:	d01a      	beq.n	8003c88 <HAL_DMAEx_MultiBufferStart_IT+0x930>
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	4a85      	ldr	r2, [pc, #532]	; (8003e6c <HAL_DMAEx_MultiBufferStart_IT+0xb14>)
 8003c58:	4293      	cmp	r3, r2
 8003c5a:	d012      	beq.n	8003c82 <HAL_DMAEx_MultiBufferStart_IT+0x92a>
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	4a83      	ldr	r2, [pc, #524]	; (8003e70 <HAL_DMAEx_MultiBufferStart_IT+0xb18>)
 8003c62:	4293      	cmp	r3, r2
 8003c64:	d00a      	beq.n	8003c7c <HAL_DMAEx_MultiBufferStart_IT+0x924>
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	4a82      	ldr	r2, [pc, #520]	; (8003e74 <HAL_DMAEx_MultiBufferStart_IT+0xb1c>)
 8003c6c:	4293      	cmp	r3, r2
 8003c6e:	d102      	bne.n	8003c76 <HAL_DMAEx_MultiBufferStart_IT+0x91e>
 8003c70:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003c74:	e01e      	b.n	8003cb4 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003c76:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003c7a:	e01b      	b.n	8003cb4 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003c7c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003c80:	e018      	b.n	8003cb4 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003c82:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003c86:	e015      	b.n	8003cb4 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003c88:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003c8c:	e012      	b.n	8003cb4 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003c8e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003c92:	e00f      	b.n	8003cb4 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003c94:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003c98:	e00c      	b.n	8003cb4 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003c9a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003c9e:	e009      	b.n	8003cb4 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003ca0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003ca4:	e006      	b.n	8003cb4 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003ca6:	2308      	movs	r3, #8
 8003ca8:	e004      	b.n	8003cb4 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003caa:	2308      	movs	r3, #8
 8003cac:	e002      	b.n	8003cb4 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003cae:	2308      	movs	r3, #8
 8003cb0:	e000      	b.n	8003cb4 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003cb2:	2308      	movs	r3, #8
 8003cb4:	4a70      	ldr	r2, [pc, #448]	; (8003e78 <HAL_DMAEx_MultiBufferStart_IT+0xb20>)
 8003cb6:	6093      	str	r3, [r2, #8]
 8003cb8:	e0e7      	b.n	8003e8a <HAL_DMAEx_MultiBufferStart_IT+0xb32>
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	461a      	mov	r2, r3
 8003cc0:	4b6e      	ldr	r3, [pc, #440]	; (8003e7c <HAL_DMAEx_MultiBufferStart_IT+0xb24>)
 8003cc2:	429a      	cmp	r2, r3
 8003cc4:	d960      	bls.n	8003d88 <HAL_DMAEx_MultiBufferStart_IT+0xa30>
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	4a5f      	ldr	r2, [pc, #380]	; (8003e48 <HAL_DMAEx_MultiBufferStart_IT+0xaf0>)
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	d057      	beq.n	8003d80 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	4a5d      	ldr	r2, [pc, #372]	; (8003e4c <HAL_DMAEx_MultiBufferStart_IT+0xaf4>)
 8003cd6:	4293      	cmp	r3, r2
 8003cd8:	d050      	beq.n	8003d7c <HAL_DMAEx_MultiBufferStart_IT+0xa24>
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	4a5c      	ldr	r2, [pc, #368]	; (8003e50 <HAL_DMAEx_MultiBufferStart_IT+0xaf8>)
 8003ce0:	4293      	cmp	r3, r2
 8003ce2:	d049      	beq.n	8003d78 <HAL_DMAEx_MultiBufferStart_IT+0xa20>
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	4a5a      	ldr	r2, [pc, #360]	; (8003e54 <HAL_DMAEx_MultiBufferStart_IT+0xafc>)
 8003cea:	4293      	cmp	r3, r2
 8003cec:	d042      	beq.n	8003d74 <HAL_DMAEx_MultiBufferStart_IT+0xa1c>
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	4a59      	ldr	r2, [pc, #356]	; (8003e58 <HAL_DMAEx_MultiBufferStart_IT+0xb00>)
 8003cf4:	4293      	cmp	r3, r2
 8003cf6:	d03a      	beq.n	8003d6e <HAL_DMAEx_MultiBufferStart_IT+0xa16>
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	4a57      	ldr	r2, [pc, #348]	; (8003e5c <HAL_DMAEx_MultiBufferStart_IT+0xb04>)
 8003cfe:	4293      	cmp	r3, r2
 8003d00:	d032      	beq.n	8003d68 <HAL_DMAEx_MultiBufferStart_IT+0xa10>
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	4a56      	ldr	r2, [pc, #344]	; (8003e60 <HAL_DMAEx_MultiBufferStart_IT+0xb08>)
 8003d08:	4293      	cmp	r3, r2
 8003d0a:	d02a      	beq.n	8003d62 <HAL_DMAEx_MultiBufferStart_IT+0xa0a>
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	4a54      	ldr	r2, [pc, #336]	; (8003e64 <HAL_DMAEx_MultiBufferStart_IT+0xb0c>)
 8003d12:	4293      	cmp	r3, r2
 8003d14:	d022      	beq.n	8003d5c <HAL_DMAEx_MultiBufferStart_IT+0xa04>
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	4a53      	ldr	r2, [pc, #332]	; (8003e68 <HAL_DMAEx_MultiBufferStart_IT+0xb10>)
 8003d1c:	4293      	cmp	r3, r2
 8003d1e:	d01a      	beq.n	8003d56 <HAL_DMAEx_MultiBufferStart_IT+0x9fe>
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	4a51      	ldr	r2, [pc, #324]	; (8003e6c <HAL_DMAEx_MultiBufferStart_IT+0xb14>)
 8003d26:	4293      	cmp	r3, r2
 8003d28:	d012      	beq.n	8003d50 <HAL_DMAEx_MultiBufferStart_IT+0x9f8>
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	4a50      	ldr	r2, [pc, #320]	; (8003e70 <HAL_DMAEx_MultiBufferStart_IT+0xb18>)
 8003d30:	4293      	cmp	r3, r2
 8003d32:	d00a      	beq.n	8003d4a <HAL_DMAEx_MultiBufferStart_IT+0x9f2>
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	4a4e      	ldr	r2, [pc, #312]	; (8003e74 <HAL_DMAEx_MultiBufferStart_IT+0xb1c>)
 8003d3a:	4293      	cmp	r3, r2
 8003d3c:	d102      	bne.n	8003d44 <HAL_DMAEx_MultiBufferStart_IT+0x9ec>
 8003d3e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003d42:	e01e      	b.n	8003d82 <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003d44:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003d48:	e01b      	b.n	8003d82 <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003d4a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003d4e:	e018      	b.n	8003d82 <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003d50:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003d54:	e015      	b.n	8003d82 <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003d56:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003d5a:	e012      	b.n	8003d82 <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003d5c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003d60:	e00f      	b.n	8003d82 <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003d62:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003d66:	e00c      	b.n	8003d82 <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003d68:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003d6c:	e009      	b.n	8003d82 <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003d6e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003d72:	e006      	b.n	8003d82 <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003d74:	2308      	movs	r3, #8
 8003d76:	e004      	b.n	8003d82 <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003d78:	2308      	movs	r3, #8
 8003d7a:	e002      	b.n	8003d82 <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003d7c:	2308      	movs	r3, #8
 8003d7e:	e000      	b.n	8003d82 <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003d80:	2308      	movs	r3, #8
 8003d82:	4a3f      	ldr	r2, [pc, #252]	; (8003e80 <HAL_DMAEx_MultiBufferStart_IT+0xb28>)
 8003d84:	60d3      	str	r3, [r2, #12]
 8003d86:	e080      	b.n	8003e8a <HAL_DMAEx_MultiBufferStart_IT+0xb32>
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	4a2e      	ldr	r2, [pc, #184]	; (8003e48 <HAL_DMAEx_MultiBufferStart_IT+0xaf0>)
 8003d8e:	4293      	cmp	r3, r2
 8003d90:	d078      	beq.n	8003e84 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	4a2d      	ldr	r2, [pc, #180]	; (8003e4c <HAL_DMAEx_MultiBufferStart_IT+0xaf4>)
 8003d98:	4293      	cmp	r3, r2
 8003d9a:	d050      	beq.n	8003e3e <HAL_DMAEx_MultiBufferStart_IT+0xae6>
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	4a2b      	ldr	r2, [pc, #172]	; (8003e50 <HAL_DMAEx_MultiBufferStart_IT+0xaf8>)
 8003da2:	4293      	cmp	r3, r2
 8003da4:	d049      	beq.n	8003e3a <HAL_DMAEx_MultiBufferStart_IT+0xae2>
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	4a2a      	ldr	r2, [pc, #168]	; (8003e54 <HAL_DMAEx_MultiBufferStart_IT+0xafc>)
 8003dac:	4293      	cmp	r3, r2
 8003dae:	d042      	beq.n	8003e36 <HAL_DMAEx_MultiBufferStart_IT+0xade>
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	4a28      	ldr	r2, [pc, #160]	; (8003e58 <HAL_DMAEx_MultiBufferStart_IT+0xb00>)
 8003db6:	4293      	cmp	r3, r2
 8003db8:	d03a      	beq.n	8003e30 <HAL_DMAEx_MultiBufferStart_IT+0xad8>
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	4a27      	ldr	r2, [pc, #156]	; (8003e5c <HAL_DMAEx_MultiBufferStart_IT+0xb04>)
 8003dc0:	4293      	cmp	r3, r2
 8003dc2:	d032      	beq.n	8003e2a <HAL_DMAEx_MultiBufferStart_IT+0xad2>
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	4a25      	ldr	r2, [pc, #148]	; (8003e60 <HAL_DMAEx_MultiBufferStart_IT+0xb08>)
 8003dca:	4293      	cmp	r3, r2
 8003dcc:	d02a      	beq.n	8003e24 <HAL_DMAEx_MultiBufferStart_IT+0xacc>
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	4a24      	ldr	r2, [pc, #144]	; (8003e64 <HAL_DMAEx_MultiBufferStart_IT+0xb0c>)
 8003dd4:	4293      	cmp	r3, r2
 8003dd6:	d022      	beq.n	8003e1e <HAL_DMAEx_MultiBufferStart_IT+0xac6>
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	4a22      	ldr	r2, [pc, #136]	; (8003e68 <HAL_DMAEx_MultiBufferStart_IT+0xb10>)
 8003dde:	4293      	cmp	r3, r2
 8003de0:	d01a      	beq.n	8003e18 <HAL_DMAEx_MultiBufferStart_IT+0xac0>
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	4a21      	ldr	r2, [pc, #132]	; (8003e6c <HAL_DMAEx_MultiBufferStart_IT+0xb14>)
 8003de8:	4293      	cmp	r3, r2
 8003dea:	d012      	beq.n	8003e12 <HAL_DMAEx_MultiBufferStart_IT+0xaba>
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	4a1f      	ldr	r2, [pc, #124]	; (8003e70 <HAL_DMAEx_MultiBufferStart_IT+0xb18>)
 8003df2:	4293      	cmp	r3, r2
 8003df4:	d00a      	beq.n	8003e0c <HAL_DMAEx_MultiBufferStart_IT+0xab4>
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	4a1e      	ldr	r2, [pc, #120]	; (8003e74 <HAL_DMAEx_MultiBufferStart_IT+0xb1c>)
 8003dfc:	4293      	cmp	r3, r2
 8003dfe:	d102      	bne.n	8003e06 <HAL_DMAEx_MultiBufferStart_IT+0xaae>
 8003e00:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003e04:	e03f      	b.n	8003e86 <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003e06:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003e0a:	e03c      	b.n	8003e86 <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003e0c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003e10:	e039      	b.n	8003e86 <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003e12:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003e16:	e036      	b.n	8003e86 <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003e18:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003e1c:	e033      	b.n	8003e86 <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003e1e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003e22:	e030      	b.n	8003e86 <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003e24:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003e28:	e02d      	b.n	8003e86 <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003e2a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003e2e:	e02a      	b.n	8003e86 <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003e30:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003e34:	e027      	b.n	8003e86 <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003e36:	2308      	movs	r3, #8
 8003e38:	e025      	b.n	8003e86 <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003e3a:	2308      	movs	r3, #8
 8003e3c:	e023      	b.n	8003e86 <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003e3e:	2308      	movs	r3, #8
 8003e40:	e021      	b.n	8003e86 <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003e42:	bf00      	nop
 8003e44:	400260b8 	.word	0x400260b8
 8003e48:	40026010 	.word	0x40026010
 8003e4c:	40026410 	.word	0x40026410
 8003e50:	40026070 	.word	0x40026070
 8003e54:	40026470 	.word	0x40026470
 8003e58:	40026028 	.word	0x40026028
 8003e5c:	40026428 	.word	0x40026428
 8003e60:	40026088 	.word	0x40026088
 8003e64:	40026488 	.word	0x40026488
 8003e68:	40026040 	.word	0x40026040
 8003e6c:	40026440 	.word	0x40026440
 8003e70:	400260a0 	.word	0x400260a0
 8003e74:	400264a0 	.word	0x400264a0
 8003e78:	40026400 	.word	0x40026400
 8003e7c:	40026058 	.word	0x40026058
 8003e80:	40026000 	.word	0x40026000
 8003e84:	2308      	movs	r3, #8
 8003e86:	4a9a      	ldr	r2, [pc, #616]	; (80040f0 <HAL_DMAEx_MultiBufferStart_IT+0xd98>)
 8003e88:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	461a      	mov	r2, r3
 8003e90:	4b98      	ldr	r3, [pc, #608]	; (80040f4 <HAL_DMAEx_MultiBufferStart_IT+0xd9c>)
 8003e92:	429a      	cmp	r2, r3
 8003e94:	d960      	bls.n	8003f58 <HAL_DMAEx_MultiBufferStart_IT+0xc00>
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	4a97      	ldr	r2, [pc, #604]	; (80040f8 <HAL_DMAEx_MultiBufferStart_IT+0xda0>)
 8003e9c:	4293      	cmp	r3, r2
 8003e9e:	d057      	beq.n	8003f50 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	4a95      	ldr	r2, [pc, #596]	; (80040fc <HAL_DMAEx_MultiBufferStart_IT+0xda4>)
 8003ea6:	4293      	cmp	r3, r2
 8003ea8:	d050      	beq.n	8003f4c <HAL_DMAEx_MultiBufferStart_IT+0xbf4>
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	4a94      	ldr	r2, [pc, #592]	; (8004100 <HAL_DMAEx_MultiBufferStart_IT+0xda8>)
 8003eb0:	4293      	cmp	r3, r2
 8003eb2:	d049      	beq.n	8003f48 <HAL_DMAEx_MultiBufferStart_IT+0xbf0>
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	4a92      	ldr	r2, [pc, #584]	; (8004104 <HAL_DMAEx_MultiBufferStart_IT+0xdac>)
 8003eba:	4293      	cmp	r3, r2
 8003ebc:	d042      	beq.n	8003f44 <HAL_DMAEx_MultiBufferStart_IT+0xbec>
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	4a91      	ldr	r2, [pc, #580]	; (8004108 <HAL_DMAEx_MultiBufferStart_IT+0xdb0>)
 8003ec4:	4293      	cmp	r3, r2
 8003ec6:	d03a      	beq.n	8003f3e <HAL_DMAEx_MultiBufferStart_IT+0xbe6>
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	4a8f      	ldr	r2, [pc, #572]	; (800410c <HAL_DMAEx_MultiBufferStart_IT+0xdb4>)
 8003ece:	4293      	cmp	r3, r2
 8003ed0:	d032      	beq.n	8003f38 <HAL_DMAEx_MultiBufferStart_IT+0xbe0>
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	4a8e      	ldr	r2, [pc, #568]	; (8004110 <HAL_DMAEx_MultiBufferStart_IT+0xdb8>)
 8003ed8:	4293      	cmp	r3, r2
 8003eda:	d02a      	beq.n	8003f32 <HAL_DMAEx_MultiBufferStart_IT+0xbda>
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	4a8c      	ldr	r2, [pc, #560]	; (8004114 <HAL_DMAEx_MultiBufferStart_IT+0xdbc>)
 8003ee2:	4293      	cmp	r3, r2
 8003ee4:	d022      	beq.n	8003f2c <HAL_DMAEx_MultiBufferStart_IT+0xbd4>
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	4a8b      	ldr	r2, [pc, #556]	; (8004118 <HAL_DMAEx_MultiBufferStart_IT+0xdc0>)
 8003eec:	4293      	cmp	r3, r2
 8003eee:	d01a      	beq.n	8003f26 <HAL_DMAEx_MultiBufferStart_IT+0xbce>
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	4a89      	ldr	r2, [pc, #548]	; (800411c <HAL_DMAEx_MultiBufferStart_IT+0xdc4>)
 8003ef6:	4293      	cmp	r3, r2
 8003ef8:	d012      	beq.n	8003f20 <HAL_DMAEx_MultiBufferStart_IT+0xbc8>
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	4a88      	ldr	r2, [pc, #544]	; (8004120 <HAL_DMAEx_MultiBufferStart_IT+0xdc8>)
 8003f00:	4293      	cmp	r3, r2
 8003f02:	d00a      	beq.n	8003f1a <HAL_DMAEx_MultiBufferStart_IT+0xbc2>
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	4a86      	ldr	r2, [pc, #536]	; (8004124 <HAL_DMAEx_MultiBufferStart_IT+0xdcc>)
 8003f0a:	4293      	cmp	r3, r2
 8003f0c:	d102      	bne.n	8003f14 <HAL_DMAEx_MultiBufferStart_IT+0xbbc>
 8003f0e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003f12:	e01e      	b.n	8003f52 <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003f14:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003f18:	e01b      	b.n	8003f52 <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003f1a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003f1e:	e018      	b.n	8003f52 <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003f20:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003f24:	e015      	b.n	8003f52 <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003f26:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003f2a:	e012      	b.n	8003f52 <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003f2c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003f30:	e00f      	b.n	8003f52 <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003f32:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003f36:	e00c      	b.n	8003f52 <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003f38:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003f3c:	e009      	b.n	8003f52 <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003f3e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003f42:	e006      	b.n	8003f52 <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003f44:	2304      	movs	r3, #4
 8003f46:	e004      	b.n	8003f52 <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003f48:	2304      	movs	r3, #4
 8003f4a:	e002      	b.n	8003f52 <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003f4c:	2304      	movs	r3, #4
 8003f4e:	e000      	b.n	8003f52 <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003f50:	2304      	movs	r3, #4
 8003f52:	4a75      	ldr	r2, [pc, #468]	; (8004128 <HAL_DMAEx_MultiBufferStart_IT+0xdd0>)
 8003f54:	60d3      	str	r3, [r2, #12]
 8003f56:	e151      	b.n	80041fc <HAL_DMAEx_MultiBufferStart_IT+0xea4>
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	461a      	mov	r2, r3
 8003f5e:	4b73      	ldr	r3, [pc, #460]	; (800412c <HAL_DMAEx_MultiBufferStart_IT+0xdd4>)
 8003f60:	429a      	cmp	r2, r3
 8003f62:	d960      	bls.n	8004026 <HAL_DMAEx_MultiBufferStart_IT+0xcce>
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	4a63      	ldr	r2, [pc, #396]	; (80040f8 <HAL_DMAEx_MultiBufferStart_IT+0xda0>)
 8003f6a:	4293      	cmp	r3, r2
 8003f6c:	d057      	beq.n	800401e <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	4a62      	ldr	r2, [pc, #392]	; (80040fc <HAL_DMAEx_MultiBufferStart_IT+0xda4>)
 8003f74:	4293      	cmp	r3, r2
 8003f76:	d050      	beq.n	800401a <HAL_DMAEx_MultiBufferStart_IT+0xcc2>
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	4a60      	ldr	r2, [pc, #384]	; (8004100 <HAL_DMAEx_MultiBufferStart_IT+0xda8>)
 8003f7e:	4293      	cmp	r3, r2
 8003f80:	d049      	beq.n	8004016 <HAL_DMAEx_MultiBufferStart_IT+0xcbe>
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	4a5f      	ldr	r2, [pc, #380]	; (8004104 <HAL_DMAEx_MultiBufferStart_IT+0xdac>)
 8003f88:	4293      	cmp	r3, r2
 8003f8a:	d042      	beq.n	8004012 <HAL_DMAEx_MultiBufferStart_IT+0xcba>
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	4a5d      	ldr	r2, [pc, #372]	; (8004108 <HAL_DMAEx_MultiBufferStart_IT+0xdb0>)
 8003f92:	4293      	cmp	r3, r2
 8003f94:	d03a      	beq.n	800400c <HAL_DMAEx_MultiBufferStart_IT+0xcb4>
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	4a5c      	ldr	r2, [pc, #368]	; (800410c <HAL_DMAEx_MultiBufferStart_IT+0xdb4>)
 8003f9c:	4293      	cmp	r3, r2
 8003f9e:	d032      	beq.n	8004006 <HAL_DMAEx_MultiBufferStart_IT+0xcae>
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	4a5a      	ldr	r2, [pc, #360]	; (8004110 <HAL_DMAEx_MultiBufferStart_IT+0xdb8>)
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	d02a      	beq.n	8004000 <HAL_DMAEx_MultiBufferStart_IT+0xca8>
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	4a59      	ldr	r2, [pc, #356]	; (8004114 <HAL_DMAEx_MultiBufferStart_IT+0xdbc>)
 8003fb0:	4293      	cmp	r3, r2
 8003fb2:	d022      	beq.n	8003ffa <HAL_DMAEx_MultiBufferStart_IT+0xca2>
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	4a57      	ldr	r2, [pc, #348]	; (8004118 <HAL_DMAEx_MultiBufferStart_IT+0xdc0>)
 8003fba:	4293      	cmp	r3, r2
 8003fbc:	d01a      	beq.n	8003ff4 <HAL_DMAEx_MultiBufferStart_IT+0xc9c>
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	4a56      	ldr	r2, [pc, #344]	; (800411c <HAL_DMAEx_MultiBufferStart_IT+0xdc4>)
 8003fc4:	4293      	cmp	r3, r2
 8003fc6:	d012      	beq.n	8003fee <HAL_DMAEx_MultiBufferStart_IT+0xc96>
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	4a54      	ldr	r2, [pc, #336]	; (8004120 <HAL_DMAEx_MultiBufferStart_IT+0xdc8>)
 8003fce:	4293      	cmp	r3, r2
 8003fd0:	d00a      	beq.n	8003fe8 <HAL_DMAEx_MultiBufferStart_IT+0xc90>
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	4a53      	ldr	r2, [pc, #332]	; (8004124 <HAL_DMAEx_MultiBufferStart_IT+0xdcc>)
 8003fd8:	4293      	cmp	r3, r2
 8003fda:	d102      	bne.n	8003fe2 <HAL_DMAEx_MultiBufferStart_IT+0xc8a>
 8003fdc:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003fe0:	e01e      	b.n	8004020 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003fe2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003fe6:	e01b      	b.n	8004020 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003fe8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003fec:	e018      	b.n	8004020 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003fee:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003ff2:	e015      	b.n	8004020 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003ff4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003ff8:	e012      	b.n	8004020 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003ffa:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003ffe:	e00f      	b.n	8004020 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8004000:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004004:	e00c      	b.n	8004020 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8004006:	f44f 7380 	mov.w	r3, #256	; 0x100
 800400a:	e009      	b.n	8004020 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 800400c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004010:	e006      	b.n	8004020 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8004012:	2304      	movs	r3, #4
 8004014:	e004      	b.n	8004020 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8004016:	2304      	movs	r3, #4
 8004018:	e002      	b.n	8004020 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 800401a:	2304      	movs	r3, #4
 800401c:	e000      	b.n	8004020 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 800401e:	2304      	movs	r3, #4
 8004020:	4a41      	ldr	r2, [pc, #260]	; (8004128 <HAL_DMAEx_MultiBufferStart_IT+0xdd0>)
 8004022:	6093      	str	r3, [r2, #8]
 8004024:	e0ea      	b.n	80041fc <HAL_DMAEx_MultiBufferStart_IT+0xea4>
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	461a      	mov	r2, r3
 800402c:	4b40      	ldr	r3, [pc, #256]	; (8004130 <HAL_DMAEx_MultiBufferStart_IT+0xdd8>)
 800402e:	429a      	cmp	r2, r3
 8004030:	f240 8084 	bls.w	800413c <HAL_DMAEx_MultiBufferStart_IT+0xde4>
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	4a2f      	ldr	r2, [pc, #188]	; (80040f8 <HAL_DMAEx_MultiBufferStart_IT+0xda0>)
 800403a:	4293      	cmp	r3, r2
 800403c:	d07a      	beq.n	8004134 <HAL_DMAEx_MultiBufferStart_IT+0xddc>
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	4a2e      	ldr	r2, [pc, #184]	; (80040fc <HAL_DMAEx_MultiBufferStart_IT+0xda4>)
 8004044:	4293      	cmp	r3, r2
 8004046:	d050      	beq.n	80040ea <HAL_DMAEx_MultiBufferStart_IT+0xd92>
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	4a2c      	ldr	r2, [pc, #176]	; (8004100 <HAL_DMAEx_MultiBufferStart_IT+0xda8>)
 800404e:	4293      	cmp	r3, r2
 8004050:	d049      	beq.n	80040e6 <HAL_DMAEx_MultiBufferStart_IT+0xd8e>
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	4a2b      	ldr	r2, [pc, #172]	; (8004104 <HAL_DMAEx_MultiBufferStart_IT+0xdac>)
 8004058:	4293      	cmp	r3, r2
 800405a:	d042      	beq.n	80040e2 <HAL_DMAEx_MultiBufferStart_IT+0xd8a>
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	4a29      	ldr	r2, [pc, #164]	; (8004108 <HAL_DMAEx_MultiBufferStart_IT+0xdb0>)
 8004062:	4293      	cmp	r3, r2
 8004064:	d03a      	beq.n	80040dc <HAL_DMAEx_MultiBufferStart_IT+0xd84>
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	4a28      	ldr	r2, [pc, #160]	; (800410c <HAL_DMAEx_MultiBufferStart_IT+0xdb4>)
 800406c:	4293      	cmp	r3, r2
 800406e:	d032      	beq.n	80040d6 <HAL_DMAEx_MultiBufferStart_IT+0xd7e>
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	4a26      	ldr	r2, [pc, #152]	; (8004110 <HAL_DMAEx_MultiBufferStart_IT+0xdb8>)
 8004076:	4293      	cmp	r3, r2
 8004078:	d02a      	beq.n	80040d0 <HAL_DMAEx_MultiBufferStart_IT+0xd78>
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	4a25      	ldr	r2, [pc, #148]	; (8004114 <HAL_DMAEx_MultiBufferStart_IT+0xdbc>)
 8004080:	4293      	cmp	r3, r2
 8004082:	d022      	beq.n	80040ca <HAL_DMAEx_MultiBufferStart_IT+0xd72>
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	4a23      	ldr	r2, [pc, #140]	; (8004118 <HAL_DMAEx_MultiBufferStart_IT+0xdc0>)
 800408a:	4293      	cmp	r3, r2
 800408c:	d01a      	beq.n	80040c4 <HAL_DMAEx_MultiBufferStart_IT+0xd6c>
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	4a22      	ldr	r2, [pc, #136]	; (800411c <HAL_DMAEx_MultiBufferStart_IT+0xdc4>)
 8004094:	4293      	cmp	r3, r2
 8004096:	d012      	beq.n	80040be <HAL_DMAEx_MultiBufferStart_IT+0xd66>
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	4a20      	ldr	r2, [pc, #128]	; (8004120 <HAL_DMAEx_MultiBufferStart_IT+0xdc8>)
 800409e:	4293      	cmp	r3, r2
 80040a0:	d00a      	beq.n	80040b8 <HAL_DMAEx_MultiBufferStart_IT+0xd60>
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	4a1f      	ldr	r2, [pc, #124]	; (8004124 <HAL_DMAEx_MultiBufferStart_IT+0xdcc>)
 80040a8:	4293      	cmp	r3, r2
 80040aa:	d102      	bne.n	80040b2 <HAL_DMAEx_MultiBufferStart_IT+0xd5a>
 80040ac:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80040b0:	e041      	b.n	8004136 <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 80040b2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80040b6:	e03e      	b.n	8004136 <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 80040b8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80040bc:	e03b      	b.n	8004136 <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 80040be:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80040c2:	e038      	b.n	8004136 <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 80040c4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80040c8:	e035      	b.n	8004136 <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 80040ca:	f44f 7380 	mov.w	r3, #256	; 0x100
 80040ce:	e032      	b.n	8004136 <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 80040d0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80040d4:	e02f      	b.n	8004136 <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 80040d6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80040da:	e02c      	b.n	8004136 <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 80040dc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80040e0:	e029      	b.n	8004136 <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 80040e2:	2304      	movs	r3, #4
 80040e4:	e027      	b.n	8004136 <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 80040e6:	2304      	movs	r3, #4
 80040e8:	e025      	b.n	8004136 <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 80040ea:	2304      	movs	r3, #4
 80040ec:	e023      	b.n	8004136 <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 80040ee:	bf00      	nop
 80040f0:	40026000 	.word	0x40026000
 80040f4:	40026458 	.word	0x40026458
 80040f8:	40026010 	.word	0x40026010
 80040fc:	40026410 	.word	0x40026410
 8004100:	40026070 	.word	0x40026070
 8004104:	40026470 	.word	0x40026470
 8004108:	40026028 	.word	0x40026028
 800410c:	40026428 	.word	0x40026428
 8004110:	40026088 	.word	0x40026088
 8004114:	40026488 	.word	0x40026488
 8004118:	40026040 	.word	0x40026040
 800411c:	40026440 	.word	0x40026440
 8004120:	400260a0 	.word	0x400260a0
 8004124:	400264a0 	.word	0x400264a0
 8004128:	40026400 	.word	0x40026400
 800412c:	400260b8 	.word	0x400260b8
 8004130:	40026058 	.word	0x40026058
 8004134:	2304      	movs	r3, #4
 8004136:	4a94      	ldr	r2, [pc, #592]	; (8004388 <HAL_DMAEx_MultiBufferStart_IT+0x1030>)
 8004138:	60d3      	str	r3, [r2, #12]
 800413a:	e05f      	b.n	80041fc <HAL_DMAEx_MultiBufferStart_IT+0xea4>
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	4a92      	ldr	r2, [pc, #584]	; (800438c <HAL_DMAEx_MultiBufferStart_IT+0x1034>)
 8004142:	4293      	cmp	r3, r2
 8004144:	d057      	beq.n	80041f6 <HAL_DMAEx_MultiBufferStart_IT+0xe9e>
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	4a91      	ldr	r2, [pc, #580]	; (8004390 <HAL_DMAEx_MultiBufferStart_IT+0x1038>)
 800414c:	4293      	cmp	r3, r2
 800414e:	d050      	beq.n	80041f2 <HAL_DMAEx_MultiBufferStart_IT+0xe9a>
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	4a8f      	ldr	r2, [pc, #572]	; (8004394 <HAL_DMAEx_MultiBufferStart_IT+0x103c>)
 8004156:	4293      	cmp	r3, r2
 8004158:	d049      	beq.n	80041ee <HAL_DMAEx_MultiBufferStart_IT+0xe96>
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	4a8e      	ldr	r2, [pc, #568]	; (8004398 <HAL_DMAEx_MultiBufferStart_IT+0x1040>)
 8004160:	4293      	cmp	r3, r2
 8004162:	d042      	beq.n	80041ea <HAL_DMAEx_MultiBufferStart_IT+0xe92>
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	4a8c      	ldr	r2, [pc, #560]	; (800439c <HAL_DMAEx_MultiBufferStart_IT+0x1044>)
 800416a:	4293      	cmp	r3, r2
 800416c:	d03a      	beq.n	80041e4 <HAL_DMAEx_MultiBufferStart_IT+0xe8c>
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	4a8b      	ldr	r2, [pc, #556]	; (80043a0 <HAL_DMAEx_MultiBufferStart_IT+0x1048>)
 8004174:	4293      	cmp	r3, r2
 8004176:	d032      	beq.n	80041de <HAL_DMAEx_MultiBufferStart_IT+0xe86>
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	4a89      	ldr	r2, [pc, #548]	; (80043a4 <HAL_DMAEx_MultiBufferStart_IT+0x104c>)
 800417e:	4293      	cmp	r3, r2
 8004180:	d02a      	beq.n	80041d8 <HAL_DMAEx_MultiBufferStart_IT+0xe80>
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	4a88      	ldr	r2, [pc, #544]	; (80043a8 <HAL_DMAEx_MultiBufferStart_IT+0x1050>)
 8004188:	4293      	cmp	r3, r2
 800418a:	d022      	beq.n	80041d2 <HAL_DMAEx_MultiBufferStart_IT+0xe7a>
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	4a86      	ldr	r2, [pc, #536]	; (80043ac <HAL_DMAEx_MultiBufferStart_IT+0x1054>)
 8004192:	4293      	cmp	r3, r2
 8004194:	d01a      	beq.n	80041cc <HAL_DMAEx_MultiBufferStart_IT+0xe74>
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	4a85      	ldr	r2, [pc, #532]	; (80043b0 <HAL_DMAEx_MultiBufferStart_IT+0x1058>)
 800419c:	4293      	cmp	r3, r2
 800419e:	d012      	beq.n	80041c6 <HAL_DMAEx_MultiBufferStart_IT+0xe6e>
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	4a83      	ldr	r2, [pc, #524]	; (80043b4 <HAL_DMAEx_MultiBufferStart_IT+0x105c>)
 80041a6:	4293      	cmp	r3, r2
 80041a8:	d00a      	beq.n	80041c0 <HAL_DMAEx_MultiBufferStart_IT+0xe68>
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	4a82      	ldr	r2, [pc, #520]	; (80043b8 <HAL_DMAEx_MultiBufferStart_IT+0x1060>)
 80041b0:	4293      	cmp	r3, r2
 80041b2:	d102      	bne.n	80041ba <HAL_DMAEx_MultiBufferStart_IT+0xe62>
 80041b4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80041b8:	e01e      	b.n	80041f8 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 80041ba:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80041be:	e01b      	b.n	80041f8 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 80041c0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80041c4:	e018      	b.n	80041f8 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 80041c6:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80041ca:	e015      	b.n	80041f8 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 80041cc:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80041d0:	e012      	b.n	80041f8 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 80041d2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80041d6:	e00f      	b.n	80041f8 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 80041d8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80041dc:	e00c      	b.n	80041f8 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 80041de:	f44f 7380 	mov.w	r3, #256	; 0x100
 80041e2:	e009      	b.n	80041f8 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 80041e4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80041e8:	e006      	b.n	80041f8 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 80041ea:	2304      	movs	r3, #4
 80041ec:	e004      	b.n	80041f8 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 80041ee:	2304      	movs	r3, #4
 80041f0:	e002      	b.n	80041f8 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 80041f2:	2304      	movs	r3, #4
 80041f4:	e000      	b.n	80041f8 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 80041f6:	2304      	movs	r3, #4
 80041f8:	4a63      	ldr	r2, [pc, #396]	; (8004388 <HAL_DMAEx_MultiBufferStart_IT+0x1030>)
 80041fa:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	461a      	mov	r2, r3
 8004202:	4b6e      	ldr	r3, [pc, #440]	; (80043bc <HAL_DMAEx_MultiBufferStart_IT+0x1064>)
 8004204:	429a      	cmp	r2, r3
 8004206:	d95c      	bls.n	80042c2 <HAL_DMAEx_MultiBufferStart_IT+0xf6a>
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	4a5f      	ldr	r2, [pc, #380]	; (800438c <HAL_DMAEx_MultiBufferStart_IT+0x1034>)
 800420e:	4293      	cmp	r3, r2
 8004210:	d053      	beq.n	80042ba <HAL_DMAEx_MultiBufferStart_IT+0xf62>
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	4a5e      	ldr	r2, [pc, #376]	; (8004390 <HAL_DMAEx_MultiBufferStart_IT+0x1038>)
 8004218:	4293      	cmp	r3, r2
 800421a:	d04c      	beq.n	80042b6 <HAL_DMAEx_MultiBufferStart_IT+0xf5e>
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	4a5c      	ldr	r2, [pc, #368]	; (8004394 <HAL_DMAEx_MultiBufferStart_IT+0x103c>)
 8004222:	4293      	cmp	r3, r2
 8004224:	d045      	beq.n	80042b2 <HAL_DMAEx_MultiBufferStart_IT+0xf5a>
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	4a5b      	ldr	r2, [pc, #364]	; (8004398 <HAL_DMAEx_MultiBufferStart_IT+0x1040>)
 800422c:	4293      	cmp	r3, r2
 800422e:	d03e      	beq.n	80042ae <HAL_DMAEx_MultiBufferStart_IT+0xf56>
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	4a59      	ldr	r2, [pc, #356]	; (800439c <HAL_DMAEx_MultiBufferStart_IT+0x1044>)
 8004236:	4293      	cmp	r3, r2
 8004238:	d037      	beq.n	80042aa <HAL_DMAEx_MultiBufferStart_IT+0xf52>
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	4a58      	ldr	r2, [pc, #352]	; (80043a0 <HAL_DMAEx_MultiBufferStart_IT+0x1048>)
 8004240:	4293      	cmp	r3, r2
 8004242:	d030      	beq.n	80042a6 <HAL_DMAEx_MultiBufferStart_IT+0xf4e>
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	4a56      	ldr	r2, [pc, #344]	; (80043a4 <HAL_DMAEx_MultiBufferStart_IT+0x104c>)
 800424a:	4293      	cmp	r3, r2
 800424c:	d029      	beq.n	80042a2 <HAL_DMAEx_MultiBufferStart_IT+0xf4a>
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	4a55      	ldr	r2, [pc, #340]	; (80043a8 <HAL_DMAEx_MultiBufferStart_IT+0x1050>)
 8004254:	4293      	cmp	r3, r2
 8004256:	d022      	beq.n	800429e <HAL_DMAEx_MultiBufferStart_IT+0xf46>
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	4a53      	ldr	r2, [pc, #332]	; (80043ac <HAL_DMAEx_MultiBufferStart_IT+0x1054>)
 800425e:	4293      	cmp	r3, r2
 8004260:	d01a      	beq.n	8004298 <HAL_DMAEx_MultiBufferStart_IT+0xf40>
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	4a52      	ldr	r2, [pc, #328]	; (80043b0 <HAL_DMAEx_MultiBufferStart_IT+0x1058>)
 8004268:	4293      	cmp	r3, r2
 800426a:	d012      	beq.n	8004292 <HAL_DMAEx_MultiBufferStart_IT+0xf3a>
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	4a50      	ldr	r2, [pc, #320]	; (80043b4 <HAL_DMAEx_MultiBufferStart_IT+0x105c>)
 8004272:	4293      	cmp	r3, r2
 8004274:	d00a      	beq.n	800428c <HAL_DMAEx_MultiBufferStart_IT+0xf34>
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	4a4f      	ldr	r2, [pc, #316]	; (80043b8 <HAL_DMAEx_MultiBufferStart_IT+0x1060>)
 800427c:	4293      	cmp	r3, r2
 800427e:	d102      	bne.n	8004286 <HAL_DMAEx_MultiBufferStart_IT+0xf2e>
 8004280:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004284:	e01a      	b.n	80042bc <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8004286:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800428a:	e017      	b.n	80042bc <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 800428c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004290:	e014      	b.n	80042bc <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8004292:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004296:	e011      	b.n	80042bc <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8004298:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800429c:	e00e      	b.n	80042bc <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 800429e:	2340      	movs	r3, #64	; 0x40
 80042a0:	e00c      	b.n	80042bc <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 80042a2:	2340      	movs	r3, #64	; 0x40
 80042a4:	e00a      	b.n	80042bc <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 80042a6:	2340      	movs	r3, #64	; 0x40
 80042a8:	e008      	b.n	80042bc <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 80042aa:	2340      	movs	r3, #64	; 0x40
 80042ac:	e006      	b.n	80042bc <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 80042ae:	2301      	movs	r3, #1
 80042b0:	e004      	b.n	80042bc <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 80042b2:	2301      	movs	r3, #1
 80042b4:	e002      	b.n	80042bc <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 80042b6:	2301      	movs	r3, #1
 80042b8:	e000      	b.n	80042bc <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 80042ba:	2301      	movs	r3, #1
 80042bc:	4a40      	ldr	r2, [pc, #256]	; (80043c0 <HAL_DMAEx_MultiBufferStart_IT+0x1068>)
 80042be:	60d3      	str	r3, [r2, #12]
 80042c0:	e141      	b.n	8004546 <HAL_DMAEx_MultiBufferStart_IT+0x11ee>
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	461a      	mov	r2, r3
 80042c8:	4b3e      	ldr	r3, [pc, #248]	; (80043c4 <HAL_DMAEx_MultiBufferStart_IT+0x106c>)
 80042ca:	429a      	cmp	r2, r3
 80042cc:	d97c      	bls.n	80043c8 <HAL_DMAEx_MultiBufferStart_IT+0x1070>
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	4a2e      	ldr	r2, [pc, #184]	; (800438c <HAL_DMAEx_MultiBufferStart_IT+0x1034>)
 80042d4:	4293      	cmp	r3, r2
 80042d6:	d053      	beq.n	8004380 <HAL_DMAEx_MultiBufferStart_IT+0x1028>
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	4a2c      	ldr	r2, [pc, #176]	; (8004390 <HAL_DMAEx_MultiBufferStart_IT+0x1038>)
 80042de:	4293      	cmp	r3, r2
 80042e0:	d04c      	beq.n	800437c <HAL_DMAEx_MultiBufferStart_IT+0x1024>
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	4a2b      	ldr	r2, [pc, #172]	; (8004394 <HAL_DMAEx_MultiBufferStart_IT+0x103c>)
 80042e8:	4293      	cmp	r3, r2
 80042ea:	d045      	beq.n	8004378 <HAL_DMAEx_MultiBufferStart_IT+0x1020>
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	4a29      	ldr	r2, [pc, #164]	; (8004398 <HAL_DMAEx_MultiBufferStart_IT+0x1040>)
 80042f2:	4293      	cmp	r3, r2
 80042f4:	d03e      	beq.n	8004374 <HAL_DMAEx_MultiBufferStart_IT+0x101c>
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	4a28      	ldr	r2, [pc, #160]	; (800439c <HAL_DMAEx_MultiBufferStart_IT+0x1044>)
 80042fc:	4293      	cmp	r3, r2
 80042fe:	d037      	beq.n	8004370 <HAL_DMAEx_MultiBufferStart_IT+0x1018>
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	4a26      	ldr	r2, [pc, #152]	; (80043a0 <HAL_DMAEx_MultiBufferStart_IT+0x1048>)
 8004306:	4293      	cmp	r3, r2
 8004308:	d030      	beq.n	800436c <HAL_DMAEx_MultiBufferStart_IT+0x1014>
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	4a25      	ldr	r2, [pc, #148]	; (80043a4 <HAL_DMAEx_MultiBufferStart_IT+0x104c>)
 8004310:	4293      	cmp	r3, r2
 8004312:	d029      	beq.n	8004368 <HAL_DMAEx_MultiBufferStart_IT+0x1010>
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	4a23      	ldr	r2, [pc, #140]	; (80043a8 <HAL_DMAEx_MultiBufferStart_IT+0x1050>)
 800431a:	4293      	cmp	r3, r2
 800431c:	d022      	beq.n	8004364 <HAL_DMAEx_MultiBufferStart_IT+0x100c>
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	4a22      	ldr	r2, [pc, #136]	; (80043ac <HAL_DMAEx_MultiBufferStart_IT+0x1054>)
 8004324:	4293      	cmp	r3, r2
 8004326:	d01a      	beq.n	800435e <HAL_DMAEx_MultiBufferStart_IT+0x1006>
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	4a20      	ldr	r2, [pc, #128]	; (80043b0 <HAL_DMAEx_MultiBufferStart_IT+0x1058>)
 800432e:	4293      	cmp	r3, r2
 8004330:	d012      	beq.n	8004358 <HAL_DMAEx_MultiBufferStart_IT+0x1000>
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	4a1f      	ldr	r2, [pc, #124]	; (80043b4 <HAL_DMAEx_MultiBufferStart_IT+0x105c>)
 8004338:	4293      	cmp	r3, r2
 800433a:	d00a      	beq.n	8004352 <HAL_DMAEx_MultiBufferStart_IT+0xffa>
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	4a1d      	ldr	r2, [pc, #116]	; (80043b8 <HAL_DMAEx_MultiBufferStart_IT+0x1060>)
 8004342:	4293      	cmp	r3, r2
 8004344:	d102      	bne.n	800434c <HAL_DMAEx_MultiBufferStart_IT+0xff4>
 8004346:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800434a:	e01a      	b.n	8004382 <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 800434c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004350:	e017      	b.n	8004382 <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8004352:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004356:	e014      	b.n	8004382 <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8004358:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800435c:	e011      	b.n	8004382 <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 800435e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004362:	e00e      	b.n	8004382 <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8004364:	2340      	movs	r3, #64	; 0x40
 8004366:	e00c      	b.n	8004382 <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8004368:	2340      	movs	r3, #64	; 0x40
 800436a:	e00a      	b.n	8004382 <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 800436c:	2340      	movs	r3, #64	; 0x40
 800436e:	e008      	b.n	8004382 <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8004370:	2340      	movs	r3, #64	; 0x40
 8004372:	e006      	b.n	8004382 <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8004374:	2301      	movs	r3, #1
 8004376:	e004      	b.n	8004382 <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8004378:	2301      	movs	r3, #1
 800437a:	e002      	b.n	8004382 <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 800437c:	2301      	movs	r3, #1
 800437e:	e000      	b.n	8004382 <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8004380:	2301      	movs	r3, #1
 8004382:	4a0f      	ldr	r2, [pc, #60]	; (80043c0 <HAL_DMAEx_MultiBufferStart_IT+0x1068>)
 8004384:	6093      	str	r3, [r2, #8]
 8004386:	e0de      	b.n	8004546 <HAL_DMAEx_MultiBufferStart_IT+0x11ee>
 8004388:	40026000 	.word	0x40026000
 800438c:	40026010 	.word	0x40026010
 8004390:	40026410 	.word	0x40026410
 8004394:	40026070 	.word	0x40026070
 8004398:	40026470 	.word	0x40026470
 800439c:	40026028 	.word	0x40026028
 80043a0:	40026428 	.word	0x40026428
 80043a4:	40026088 	.word	0x40026088
 80043a8:	40026488 	.word	0x40026488
 80043ac:	40026040 	.word	0x40026040
 80043b0:	40026440 	.word	0x40026440
 80043b4:	400260a0 	.word	0x400260a0
 80043b8:	400264a0 	.word	0x400264a0
 80043bc:	40026458 	.word	0x40026458
 80043c0:	40026400 	.word	0x40026400
 80043c4:	400260b8 	.word	0x400260b8
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	461a      	mov	r2, r3
 80043ce:	4b78      	ldr	r3, [pc, #480]	; (80045b0 <HAL_DMAEx_MultiBufferStart_IT+0x1258>)
 80043d0:	429a      	cmp	r2, r3
 80043d2:	d95c      	bls.n	800448e <HAL_DMAEx_MultiBufferStart_IT+0x1136>
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	4a76      	ldr	r2, [pc, #472]	; (80045b4 <HAL_DMAEx_MultiBufferStart_IT+0x125c>)
 80043da:	4293      	cmp	r3, r2
 80043dc:	d053      	beq.n	8004486 <HAL_DMAEx_MultiBufferStart_IT+0x112e>
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	4a75      	ldr	r2, [pc, #468]	; (80045b8 <HAL_DMAEx_MultiBufferStart_IT+0x1260>)
 80043e4:	4293      	cmp	r3, r2
 80043e6:	d04c      	beq.n	8004482 <HAL_DMAEx_MultiBufferStart_IT+0x112a>
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	4a73      	ldr	r2, [pc, #460]	; (80045bc <HAL_DMAEx_MultiBufferStart_IT+0x1264>)
 80043ee:	4293      	cmp	r3, r2
 80043f0:	d045      	beq.n	800447e <HAL_DMAEx_MultiBufferStart_IT+0x1126>
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	4a72      	ldr	r2, [pc, #456]	; (80045c0 <HAL_DMAEx_MultiBufferStart_IT+0x1268>)
 80043f8:	4293      	cmp	r3, r2
 80043fa:	d03e      	beq.n	800447a <HAL_DMAEx_MultiBufferStart_IT+0x1122>
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	4a70      	ldr	r2, [pc, #448]	; (80045c4 <HAL_DMAEx_MultiBufferStart_IT+0x126c>)
 8004402:	4293      	cmp	r3, r2
 8004404:	d037      	beq.n	8004476 <HAL_DMAEx_MultiBufferStart_IT+0x111e>
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	4a6f      	ldr	r2, [pc, #444]	; (80045c8 <HAL_DMAEx_MultiBufferStart_IT+0x1270>)
 800440c:	4293      	cmp	r3, r2
 800440e:	d030      	beq.n	8004472 <HAL_DMAEx_MultiBufferStart_IT+0x111a>
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	4a6d      	ldr	r2, [pc, #436]	; (80045cc <HAL_DMAEx_MultiBufferStart_IT+0x1274>)
 8004416:	4293      	cmp	r3, r2
 8004418:	d029      	beq.n	800446e <HAL_DMAEx_MultiBufferStart_IT+0x1116>
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	4a6c      	ldr	r2, [pc, #432]	; (80045d0 <HAL_DMAEx_MultiBufferStart_IT+0x1278>)
 8004420:	4293      	cmp	r3, r2
 8004422:	d022      	beq.n	800446a <HAL_DMAEx_MultiBufferStart_IT+0x1112>
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	4a6a      	ldr	r2, [pc, #424]	; (80045d4 <HAL_DMAEx_MultiBufferStart_IT+0x127c>)
 800442a:	4293      	cmp	r3, r2
 800442c:	d01a      	beq.n	8004464 <HAL_DMAEx_MultiBufferStart_IT+0x110c>
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	4a69      	ldr	r2, [pc, #420]	; (80045d8 <HAL_DMAEx_MultiBufferStart_IT+0x1280>)
 8004434:	4293      	cmp	r3, r2
 8004436:	d012      	beq.n	800445e <HAL_DMAEx_MultiBufferStart_IT+0x1106>
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	4a67      	ldr	r2, [pc, #412]	; (80045dc <HAL_DMAEx_MultiBufferStart_IT+0x1284>)
 800443e:	4293      	cmp	r3, r2
 8004440:	d00a      	beq.n	8004458 <HAL_DMAEx_MultiBufferStart_IT+0x1100>
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	4a66      	ldr	r2, [pc, #408]	; (80045e0 <HAL_DMAEx_MultiBufferStart_IT+0x1288>)
 8004448:	4293      	cmp	r3, r2
 800444a:	d102      	bne.n	8004452 <HAL_DMAEx_MultiBufferStart_IT+0x10fa>
 800444c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004450:	e01a      	b.n	8004488 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 8004452:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004456:	e017      	b.n	8004488 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 8004458:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800445c:	e014      	b.n	8004488 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 800445e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004462:	e011      	b.n	8004488 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 8004464:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004468:	e00e      	b.n	8004488 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 800446a:	2340      	movs	r3, #64	; 0x40
 800446c:	e00c      	b.n	8004488 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 800446e:	2340      	movs	r3, #64	; 0x40
 8004470:	e00a      	b.n	8004488 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 8004472:	2340      	movs	r3, #64	; 0x40
 8004474:	e008      	b.n	8004488 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 8004476:	2340      	movs	r3, #64	; 0x40
 8004478:	e006      	b.n	8004488 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 800447a:	2301      	movs	r3, #1
 800447c:	e004      	b.n	8004488 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 800447e:	2301      	movs	r3, #1
 8004480:	e002      	b.n	8004488 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 8004482:	2301      	movs	r3, #1
 8004484:	e000      	b.n	8004488 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 8004486:	2301      	movs	r3, #1
 8004488:	4a56      	ldr	r2, [pc, #344]	; (80045e4 <HAL_DMAEx_MultiBufferStart_IT+0x128c>)
 800448a:	60d3      	str	r3, [r2, #12]
 800448c:	e05b      	b.n	8004546 <HAL_DMAEx_MultiBufferStart_IT+0x11ee>
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	4a48      	ldr	r2, [pc, #288]	; (80045b4 <HAL_DMAEx_MultiBufferStart_IT+0x125c>)
 8004494:	4293      	cmp	r3, r2
 8004496:	d053      	beq.n	8004540 <HAL_DMAEx_MultiBufferStart_IT+0x11e8>
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	4a46      	ldr	r2, [pc, #280]	; (80045b8 <HAL_DMAEx_MultiBufferStart_IT+0x1260>)
 800449e:	4293      	cmp	r3, r2
 80044a0:	d04c      	beq.n	800453c <HAL_DMAEx_MultiBufferStart_IT+0x11e4>
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	4a45      	ldr	r2, [pc, #276]	; (80045bc <HAL_DMAEx_MultiBufferStart_IT+0x1264>)
 80044a8:	4293      	cmp	r3, r2
 80044aa:	d045      	beq.n	8004538 <HAL_DMAEx_MultiBufferStart_IT+0x11e0>
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	4a43      	ldr	r2, [pc, #268]	; (80045c0 <HAL_DMAEx_MultiBufferStart_IT+0x1268>)
 80044b2:	4293      	cmp	r3, r2
 80044b4:	d03e      	beq.n	8004534 <HAL_DMAEx_MultiBufferStart_IT+0x11dc>
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	4a42      	ldr	r2, [pc, #264]	; (80045c4 <HAL_DMAEx_MultiBufferStart_IT+0x126c>)
 80044bc:	4293      	cmp	r3, r2
 80044be:	d037      	beq.n	8004530 <HAL_DMAEx_MultiBufferStart_IT+0x11d8>
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	4a40      	ldr	r2, [pc, #256]	; (80045c8 <HAL_DMAEx_MultiBufferStart_IT+0x1270>)
 80044c6:	4293      	cmp	r3, r2
 80044c8:	d030      	beq.n	800452c <HAL_DMAEx_MultiBufferStart_IT+0x11d4>
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	4a3f      	ldr	r2, [pc, #252]	; (80045cc <HAL_DMAEx_MultiBufferStart_IT+0x1274>)
 80044d0:	4293      	cmp	r3, r2
 80044d2:	d029      	beq.n	8004528 <HAL_DMAEx_MultiBufferStart_IT+0x11d0>
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	4a3d      	ldr	r2, [pc, #244]	; (80045d0 <HAL_DMAEx_MultiBufferStart_IT+0x1278>)
 80044da:	4293      	cmp	r3, r2
 80044dc:	d022      	beq.n	8004524 <HAL_DMAEx_MultiBufferStart_IT+0x11cc>
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	4a3c      	ldr	r2, [pc, #240]	; (80045d4 <HAL_DMAEx_MultiBufferStart_IT+0x127c>)
 80044e4:	4293      	cmp	r3, r2
 80044e6:	d01a      	beq.n	800451e <HAL_DMAEx_MultiBufferStart_IT+0x11c6>
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	4a3a      	ldr	r2, [pc, #232]	; (80045d8 <HAL_DMAEx_MultiBufferStart_IT+0x1280>)
 80044ee:	4293      	cmp	r3, r2
 80044f0:	d012      	beq.n	8004518 <HAL_DMAEx_MultiBufferStart_IT+0x11c0>
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	4a39      	ldr	r2, [pc, #228]	; (80045dc <HAL_DMAEx_MultiBufferStart_IT+0x1284>)
 80044f8:	4293      	cmp	r3, r2
 80044fa:	d00a      	beq.n	8004512 <HAL_DMAEx_MultiBufferStart_IT+0x11ba>
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	4a37      	ldr	r2, [pc, #220]	; (80045e0 <HAL_DMAEx_MultiBufferStart_IT+0x1288>)
 8004502:	4293      	cmp	r3, r2
 8004504:	d102      	bne.n	800450c <HAL_DMAEx_MultiBufferStart_IT+0x11b4>
 8004506:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800450a:	e01a      	b.n	8004542 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 800450c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004510:	e017      	b.n	8004542 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8004512:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004516:	e014      	b.n	8004542 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8004518:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800451c:	e011      	b.n	8004542 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 800451e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004522:	e00e      	b.n	8004542 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8004524:	2340      	movs	r3, #64	; 0x40
 8004526:	e00c      	b.n	8004542 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8004528:	2340      	movs	r3, #64	; 0x40
 800452a:	e00a      	b.n	8004542 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 800452c:	2340      	movs	r3, #64	; 0x40
 800452e:	e008      	b.n	8004542 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8004530:	2340      	movs	r3, #64	; 0x40
 8004532:	e006      	b.n	8004542 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8004534:	2301      	movs	r3, #1
 8004536:	e004      	b.n	8004542 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8004538:	2301      	movs	r3, #1
 800453a:	e002      	b.n	8004542 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 800453c:	2301      	movs	r3, #1
 800453e:	e000      	b.n	8004542 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8004540:	2301      	movs	r3, #1
 8004542:	4a28      	ldr	r2, [pc, #160]	; (80045e4 <HAL_DMAEx_MultiBufferStart_IT+0x128c>)
 8004544:	6093      	str	r3, [r2, #8]

    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	681a      	ldr	r2, [r3, #0]
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f042 0216 	orr.w	r2, r2, #22
 8004554:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	695a      	ldr	r2, [r3, #20]
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004564:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800456a:	2b00      	cmp	r3, #0
 800456c:	d103      	bne.n	8004576 <HAL_DMAEx_MultiBufferStart_IT+0x121e>
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004572:	2b00      	cmp	r3, #0
 8004574:	d007      	beq.n	8004586 <HAL_DMAEx_MultiBufferStart_IT+0x122e>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	681a      	ldr	r2, [r3, #0]
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	f042 0208 	orr.w	r2, r2, #8
 8004584:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the peripheral */
    __HAL_DMA_ENABLE(hdma); 
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	681a      	ldr	r2, [r3, #0]
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f042 0201 	orr.w	r2, r2, #1
 8004594:	601a      	str	r2, [r3, #0]
 8004596:	e005      	b.n	80045a4 <HAL_DMAEx_MultiBufferStart_IT+0x124c>
  }
  else
  {     
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	2200      	movs	r2, #0
 800459c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80045a0:	2302      	movs	r3, #2
 80045a2:	75fb      	strb	r3, [r7, #23]
  }  
  return status; 
 80045a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80045a6:	4618      	mov	r0, r3
 80045a8:	3718      	adds	r7, #24
 80045aa:	46bd      	mov	sp, r7
 80045ac:	bd80      	pop	{r7, pc}
 80045ae:	bf00      	nop
 80045b0:	40026058 	.word	0x40026058
 80045b4:	40026010 	.word	0x40026010
 80045b8:	40026410 	.word	0x40026410
 80045bc:	40026070 	.word	0x40026070
 80045c0:	40026470 	.word	0x40026470
 80045c4:	40026028 	.word	0x40026028
 80045c8:	40026428 	.word	0x40026428
 80045cc:	40026088 	.word	0x40026088
 80045d0:	40026488 	.word	0x40026488
 80045d4:	40026040 	.word	0x40026040
 80045d8:	40026440 	.word	0x40026440
 80045dc:	400260a0 	.word	0x400260a0
 80045e0:	400264a0 	.word	0x400264a0
 80045e4:	40026000 	.word	0x40026000

080045e8 <HAL_DMAEx_ChangeMemory>:
  *         MEMORY1 and the MEMORY1 address can be changed only when the current 
  *         transfer use MEMORY0.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_ChangeMemory(DMA_HandleTypeDef *hdma, uint32_t Address, HAL_DMA_MemoryTypeDef memory)
{
 80045e8:	b480      	push	{r7}
 80045ea:	b085      	sub	sp, #20
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	60f8      	str	r0, [r7, #12]
 80045f0:	60b9      	str	r1, [r7, #8]
 80045f2:	4613      	mov	r3, r2
 80045f4:	71fb      	strb	r3, [r7, #7]
  if(memory == MEMORY0)
 80045f6:	79fb      	ldrb	r3, [r7, #7]
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d104      	bne.n	8004606 <HAL_DMAEx_ChangeMemory+0x1e>
  {
    /* change the memory0 address */
    hdma->Instance->M0AR = Address;
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	68ba      	ldr	r2, [r7, #8]
 8004602:	60da      	str	r2, [r3, #12]
 8004604:	e003      	b.n	800460e <HAL_DMAEx_ChangeMemory+0x26>
  }
  else
  {
    /* change the memory1 address */
    hdma->Instance->M1AR = Address;
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	68ba      	ldr	r2, [r7, #8]
 800460c:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800460e:	2300      	movs	r3, #0
}
 8004610:	4618      	mov	r0, r3
 8004612:	3714      	adds	r7, #20
 8004614:	46bd      	mov	sp, r7
 8004616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461a:	4770      	bx	lr

0800461c <DMA_MultiBufferSetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_MultiBufferSetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{  
 800461c:	b480      	push	{r7}
 800461e:	b085      	sub	sp, #20
 8004620:	af00      	add	r7, sp, #0
 8004622:	60f8      	str	r0, [r7, #12]
 8004624:	60b9      	str	r1, [r7, #8]
 8004626:	607a      	str	r2, [r7, #4]
 8004628:	603b      	str	r3, [r7, #0]
  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	683a      	ldr	r2, [r7, #0]
 8004630:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	689b      	ldr	r3, [r3, #8]
 8004636:	2b40      	cmp	r3, #64	; 0x40
 8004638:	d108      	bne.n	800464c <DMA_MultiBufferSetConfig+0x30>
  {   
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	687a      	ldr	r2, [r7, #4]
 8004640:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	68ba      	ldr	r2, [r7, #8]
 8004648:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;
    
    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800464a:	e007      	b.n	800465c <DMA_MultiBufferSetConfig+0x40>
    hdma->Instance->PAR = SrcAddress;
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	68ba      	ldr	r2, [r7, #8]
 8004652:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	687a      	ldr	r2, [r7, #4]
 800465a:	60da      	str	r2, [r3, #12]
}
 800465c:	bf00      	nop
 800465e:	3714      	adds	r7, #20
 8004660:	46bd      	mov	sp, r7
 8004662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004666:	4770      	bx	lr

08004668 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004668:	b480      	push	{r7}
 800466a:	b089      	sub	sp, #36	; 0x24
 800466c:	af00      	add	r7, sp, #0
 800466e:	6078      	str	r0, [r7, #4]
 8004670:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004672:	2300      	movs	r3, #0
 8004674:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004676:	2300      	movs	r3, #0
 8004678:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800467a:	2300      	movs	r3, #0
 800467c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800467e:	2300      	movs	r3, #0
 8004680:	61fb      	str	r3, [r7, #28]
 8004682:	e16b      	b.n	800495c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004684:	2201      	movs	r2, #1
 8004686:	69fb      	ldr	r3, [r7, #28]
 8004688:	fa02 f303 	lsl.w	r3, r2, r3
 800468c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800468e:	683b      	ldr	r3, [r7, #0]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	697a      	ldr	r2, [r7, #20]
 8004694:	4013      	ands	r3, r2
 8004696:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004698:	693a      	ldr	r2, [r7, #16]
 800469a:	697b      	ldr	r3, [r7, #20]
 800469c:	429a      	cmp	r2, r3
 800469e:	f040 815a 	bne.w	8004956 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80046a2:	683b      	ldr	r3, [r7, #0]
 80046a4:	685b      	ldr	r3, [r3, #4]
 80046a6:	f003 0303 	and.w	r3, r3, #3
 80046aa:	2b01      	cmp	r3, #1
 80046ac:	d005      	beq.n	80046ba <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80046ae:	683b      	ldr	r3, [r7, #0]
 80046b0:	685b      	ldr	r3, [r3, #4]
 80046b2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80046b6:	2b02      	cmp	r3, #2
 80046b8:	d130      	bne.n	800471c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	689b      	ldr	r3, [r3, #8]
 80046be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80046c0:	69fb      	ldr	r3, [r7, #28]
 80046c2:	005b      	lsls	r3, r3, #1
 80046c4:	2203      	movs	r2, #3
 80046c6:	fa02 f303 	lsl.w	r3, r2, r3
 80046ca:	43db      	mvns	r3, r3
 80046cc:	69ba      	ldr	r2, [r7, #24]
 80046ce:	4013      	ands	r3, r2
 80046d0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80046d2:	683b      	ldr	r3, [r7, #0]
 80046d4:	68da      	ldr	r2, [r3, #12]
 80046d6:	69fb      	ldr	r3, [r7, #28]
 80046d8:	005b      	lsls	r3, r3, #1
 80046da:	fa02 f303 	lsl.w	r3, r2, r3
 80046de:	69ba      	ldr	r2, [r7, #24]
 80046e0:	4313      	orrs	r3, r2
 80046e2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	69ba      	ldr	r2, [r7, #24]
 80046e8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	685b      	ldr	r3, [r3, #4]
 80046ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80046f0:	2201      	movs	r2, #1
 80046f2:	69fb      	ldr	r3, [r7, #28]
 80046f4:	fa02 f303 	lsl.w	r3, r2, r3
 80046f8:	43db      	mvns	r3, r3
 80046fa:	69ba      	ldr	r2, [r7, #24]
 80046fc:	4013      	ands	r3, r2
 80046fe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004700:	683b      	ldr	r3, [r7, #0]
 8004702:	685b      	ldr	r3, [r3, #4]
 8004704:	091b      	lsrs	r3, r3, #4
 8004706:	f003 0201 	and.w	r2, r3, #1
 800470a:	69fb      	ldr	r3, [r7, #28]
 800470c:	fa02 f303 	lsl.w	r3, r2, r3
 8004710:	69ba      	ldr	r2, [r7, #24]
 8004712:	4313      	orrs	r3, r2
 8004714:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	69ba      	ldr	r2, [r7, #24]
 800471a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800471c:	683b      	ldr	r3, [r7, #0]
 800471e:	685b      	ldr	r3, [r3, #4]
 8004720:	f003 0303 	and.w	r3, r3, #3
 8004724:	2b03      	cmp	r3, #3
 8004726:	d017      	beq.n	8004758 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	68db      	ldr	r3, [r3, #12]
 800472c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800472e:	69fb      	ldr	r3, [r7, #28]
 8004730:	005b      	lsls	r3, r3, #1
 8004732:	2203      	movs	r2, #3
 8004734:	fa02 f303 	lsl.w	r3, r2, r3
 8004738:	43db      	mvns	r3, r3
 800473a:	69ba      	ldr	r2, [r7, #24]
 800473c:	4013      	ands	r3, r2
 800473e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004740:	683b      	ldr	r3, [r7, #0]
 8004742:	689a      	ldr	r2, [r3, #8]
 8004744:	69fb      	ldr	r3, [r7, #28]
 8004746:	005b      	lsls	r3, r3, #1
 8004748:	fa02 f303 	lsl.w	r3, r2, r3
 800474c:	69ba      	ldr	r2, [r7, #24]
 800474e:	4313      	orrs	r3, r2
 8004750:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	69ba      	ldr	r2, [r7, #24]
 8004756:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004758:	683b      	ldr	r3, [r7, #0]
 800475a:	685b      	ldr	r3, [r3, #4]
 800475c:	f003 0303 	and.w	r3, r3, #3
 8004760:	2b02      	cmp	r3, #2
 8004762:	d123      	bne.n	80047ac <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004764:	69fb      	ldr	r3, [r7, #28]
 8004766:	08da      	lsrs	r2, r3, #3
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	3208      	adds	r2, #8
 800476c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004770:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004772:	69fb      	ldr	r3, [r7, #28]
 8004774:	f003 0307 	and.w	r3, r3, #7
 8004778:	009b      	lsls	r3, r3, #2
 800477a:	220f      	movs	r2, #15
 800477c:	fa02 f303 	lsl.w	r3, r2, r3
 8004780:	43db      	mvns	r3, r3
 8004782:	69ba      	ldr	r2, [r7, #24]
 8004784:	4013      	ands	r3, r2
 8004786:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004788:	683b      	ldr	r3, [r7, #0]
 800478a:	691a      	ldr	r2, [r3, #16]
 800478c:	69fb      	ldr	r3, [r7, #28]
 800478e:	f003 0307 	and.w	r3, r3, #7
 8004792:	009b      	lsls	r3, r3, #2
 8004794:	fa02 f303 	lsl.w	r3, r2, r3
 8004798:	69ba      	ldr	r2, [r7, #24]
 800479a:	4313      	orrs	r3, r2
 800479c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800479e:	69fb      	ldr	r3, [r7, #28]
 80047a0:	08da      	lsrs	r2, r3, #3
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	3208      	adds	r2, #8
 80047a6:	69b9      	ldr	r1, [r7, #24]
 80047a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80047b2:	69fb      	ldr	r3, [r7, #28]
 80047b4:	005b      	lsls	r3, r3, #1
 80047b6:	2203      	movs	r2, #3
 80047b8:	fa02 f303 	lsl.w	r3, r2, r3
 80047bc:	43db      	mvns	r3, r3
 80047be:	69ba      	ldr	r2, [r7, #24]
 80047c0:	4013      	ands	r3, r2
 80047c2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80047c4:	683b      	ldr	r3, [r7, #0]
 80047c6:	685b      	ldr	r3, [r3, #4]
 80047c8:	f003 0203 	and.w	r2, r3, #3
 80047cc:	69fb      	ldr	r3, [r7, #28]
 80047ce:	005b      	lsls	r3, r3, #1
 80047d0:	fa02 f303 	lsl.w	r3, r2, r3
 80047d4:	69ba      	ldr	r2, [r7, #24]
 80047d6:	4313      	orrs	r3, r2
 80047d8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	69ba      	ldr	r2, [r7, #24]
 80047de:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80047e0:	683b      	ldr	r3, [r7, #0]
 80047e2:	685b      	ldr	r3, [r3, #4]
 80047e4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	f000 80b4 	beq.w	8004956 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80047ee:	2300      	movs	r3, #0
 80047f0:	60fb      	str	r3, [r7, #12]
 80047f2:	4b60      	ldr	r3, [pc, #384]	; (8004974 <HAL_GPIO_Init+0x30c>)
 80047f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047f6:	4a5f      	ldr	r2, [pc, #380]	; (8004974 <HAL_GPIO_Init+0x30c>)
 80047f8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80047fc:	6453      	str	r3, [r2, #68]	; 0x44
 80047fe:	4b5d      	ldr	r3, [pc, #372]	; (8004974 <HAL_GPIO_Init+0x30c>)
 8004800:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004802:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004806:	60fb      	str	r3, [r7, #12]
 8004808:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800480a:	4a5b      	ldr	r2, [pc, #364]	; (8004978 <HAL_GPIO_Init+0x310>)
 800480c:	69fb      	ldr	r3, [r7, #28]
 800480e:	089b      	lsrs	r3, r3, #2
 8004810:	3302      	adds	r3, #2
 8004812:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004816:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004818:	69fb      	ldr	r3, [r7, #28]
 800481a:	f003 0303 	and.w	r3, r3, #3
 800481e:	009b      	lsls	r3, r3, #2
 8004820:	220f      	movs	r2, #15
 8004822:	fa02 f303 	lsl.w	r3, r2, r3
 8004826:	43db      	mvns	r3, r3
 8004828:	69ba      	ldr	r2, [r7, #24]
 800482a:	4013      	ands	r3, r2
 800482c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	4a52      	ldr	r2, [pc, #328]	; (800497c <HAL_GPIO_Init+0x314>)
 8004832:	4293      	cmp	r3, r2
 8004834:	d02b      	beq.n	800488e <HAL_GPIO_Init+0x226>
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	4a51      	ldr	r2, [pc, #324]	; (8004980 <HAL_GPIO_Init+0x318>)
 800483a:	4293      	cmp	r3, r2
 800483c:	d025      	beq.n	800488a <HAL_GPIO_Init+0x222>
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	4a50      	ldr	r2, [pc, #320]	; (8004984 <HAL_GPIO_Init+0x31c>)
 8004842:	4293      	cmp	r3, r2
 8004844:	d01f      	beq.n	8004886 <HAL_GPIO_Init+0x21e>
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	4a4f      	ldr	r2, [pc, #316]	; (8004988 <HAL_GPIO_Init+0x320>)
 800484a:	4293      	cmp	r3, r2
 800484c:	d019      	beq.n	8004882 <HAL_GPIO_Init+0x21a>
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	4a4e      	ldr	r2, [pc, #312]	; (800498c <HAL_GPIO_Init+0x324>)
 8004852:	4293      	cmp	r3, r2
 8004854:	d013      	beq.n	800487e <HAL_GPIO_Init+0x216>
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	4a4d      	ldr	r2, [pc, #308]	; (8004990 <HAL_GPIO_Init+0x328>)
 800485a:	4293      	cmp	r3, r2
 800485c:	d00d      	beq.n	800487a <HAL_GPIO_Init+0x212>
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	4a4c      	ldr	r2, [pc, #304]	; (8004994 <HAL_GPIO_Init+0x32c>)
 8004862:	4293      	cmp	r3, r2
 8004864:	d007      	beq.n	8004876 <HAL_GPIO_Init+0x20e>
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	4a4b      	ldr	r2, [pc, #300]	; (8004998 <HAL_GPIO_Init+0x330>)
 800486a:	4293      	cmp	r3, r2
 800486c:	d101      	bne.n	8004872 <HAL_GPIO_Init+0x20a>
 800486e:	2307      	movs	r3, #7
 8004870:	e00e      	b.n	8004890 <HAL_GPIO_Init+0x228>
 8004872:	2308      	movs	r3, #8
 8004874:	e00c      	b.n	8004890 <HAL_GPIO_Init+0x228>
 8004876:	2306      	movs	r3, #6
 8004878:	e00a      	b.n	8004890 <HAL_GPIO_Init+0x228>
 800487a:	2305      	movs	r3, #5
 800487c:	e008      	b.n	8004890 <HAL_GPIO_Init+0x228>
 800487e:	2304      	movs	r3, #4
 8004880:	e006      	b.n	8004890 <HAL_GPIO_Init+0x228>
 8004882:	2303      	movs	r3, #3
 8004884:	e004      	b.n	8004890 <HAL_GPIO_Init+0x228>
 8004886:	2302      	movs	r3, #2
 8004888:	e002      	b.n	8004890 <HAL_GPIO_Init+0x228>
 800488a:	2301      	movs	r3, #1
 800488c:	e000      	b.n	8004890 <HAL_GPIO_Init+0x228>
 800488e:	2300      	movs	r3, #0
 8004890:	69fa      	ldr	r2, [r7, #28]
 8004892:	f002 0203 	and.w	r2, r2, #3
 8004896:	0092      	lsls	r2, r2, #2
 8004898:	4093      	lsls	r3, r2
 800489a:	69ba      	ldr	r2, [r7, #24]
 800489c:	4313      	orrs	r3, r2
 800489e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80048a0:	4935      	ldr	r1, [pc, #212]	; (8004978 <HAL_GPIO_Init+0x310>)
 80048a2:	69fb      	ldr	r3, [r7, #28]
 80048a4:	089b      	lsrs	r3, r3, #2
 80048a6:	3302      	adds	r3, #2
 80048a8:	69ba      	ldr	r2, [r7, #24]
 80048aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80048ae:	4b3b      	ldr	r3, [pc, #236]	; (800499c <HAL_GPIO_Init+0x334>)
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80048b4:	693b      	ldr	r3, [r7, #16]
 80048b6:	43db      	mvns	r3, r3
 80048b8:	69ba      	ldr	r2, [r7, #24]
 80048ba:	4013      	ands	r3, r2
 80048bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80048be:	683b      	ldr	r3, [r7, #0]
 80048c0:	685b      	ldr	r3, [r3, #4]
 80048c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d003      	beq.n	80048d2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80048ca:	69ba      	ldr	r2, [r7, #24]
 80048cc:	693b      	ldr	r3, [r7, #16]
 80048ce:	4313      	orrs	r3, r2
 80048d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80048d2:	4a32      	ldr	r2, [pc, #200]	; (800499c <HAL_GPIO_Init+0x334>)
 80048d4:	69bb      	ldr	r3, [r7, #24]
 80048d6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80048d8:	4b30      	ldr	r3, [pc, #192]	; (800499c <HAL_GPIO_Init+0x334>)
 80048da:	685b      	ldr	r3, [r3, #4]
 80048dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80048de:	693b      	ldr	r3, [r7, #16]
 80048e0:	43db      	mvns	r3, r3
 80048e2:	69ba      	ldr	r2, [r7, #24]
 80048e4:	4013      	ands	r3, r2
 80048e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80048e8:	683b      	ldr	r3, [r7, #0]
 80048ea:	685b      	ldr	r3, [r3, #4]
 80048ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d003      	beq.n	80048fc <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80048f4:	69ba      	ldr	r2, [r7, #24]
 80048f6:	693b      	ldr	r3, [r7, #16]
 80048f8:	4313      	orrs	r3, r2
 80048fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80048fc:	4a27      	ldr	r2, [pc, #156]	; (800499c <HAL_GPIO_Init+0x334>)
 80048fe:	69bb      	ldr	r3, [r7, #24]
 8004900:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004902:	4b26      	ldr	r3, [pc, #152]	; (800499c <HAL_GPIO_Init+0x334>)
 8004904:	689b      	ldr	r3, [r3, #8]
 8004906:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004908:	693b      	ldr	r3, [r7, #16]
 800490a:	43db      	mvns	r3, r3
 800490c:	69ba      	ldr	r2, [r7, #24]
 800490e:	4013      	ands	r3, r2
 8004910:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004912:	683b      	ldr	r3, [r7, #0]
 8004914:	685b      	ldr	r3, [r3, #4]
 8004916:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800491a:	2b00      	cmp	r3, #0
 800491c:	d003      	beq.n	8004926 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800491e:	69ba      	ldr	r2, [r7, #24]
 8004920:	693b      	ldr	r3, [r7, #16]
 8004922:	4313      	orrs	r3, r2
 8004924:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004926:	4a1d      	ldr	r2, [pc, #116]	; (800499c <HAL_GPIO_Init+0x334>)
 8004928:	69bb      	ldr	r3, [r7, #24]
 800492a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800492c:	4b1b      	ldr	r3, [pc, #108]	; (800499c <HAL_GPIO_Init+0x334>)
 800492e:	68db      	ldr	r3, [r3, #12]
 8004930:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004932:	693b      	ldr	r3, [r7, #16]
 8004934:	43db      	mvns	r3, r3
 8004936:	69ba      	ldr	r2, [r7, #24]
 8004938:	4013      	ands	r3, r2
 800493a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800493c:	683b      	ldr	r3, [r7, #0]
 800493e:	685b      	ldr	r3, [r3, #4]
 8004940:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004944:	2b00      	cmp	r3, #0
 8004946:	d003      	beq.n	8004950 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004948:	69ba      	ldr	r2, [r7, #24]
 800494a:	693b      	ldr	r3, [r7, #16]
 800494c:	4313      	orrs	r3, r2
 800494e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004950:	4a12      	ldr	r2, [pc, #72]	; (800499c <HAL_GPIO_Init+0x334>)
 8004952:	69bb      	ldr	r3, [r7, #24]
 8004954:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004956:	69fb      	ldr	r3, [r7, #28]
 8004958:	3301      	adds	r3, #1
 800495a:	61fb      	str	r3, [r7, #28]
 800495c:	69fb      	ldr	r3, [r7, #28]
 800495e:	2b0f      	cmp	r3, #15
 8004960:	f67f ae90 	bls.w	8004684 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004964:	bf00      	nop
 8004966:	bf00      	nop
 8004968:	3724      	adds	r7, #36	; 0x24
 800496a:	46bd      	mov	sp, r7
 800496c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004970:	4770      	bx	lr
 8004972:	bf00      	nop
 8004974:	40023800 	.word	0x40023800
 8004978:	40013800 	.word	0x40013800
 800497c:	40020000 	.word	0x40020000
 8004980:	40020400 	.word	0x40020400
 8004984:	40020800 	.word	0x40020800
 8004988:	40020c00 	.word	0x40020c00
 800498c:	40021000 	.word	0x40021000
 8004990:	40021400 	.word	0x40021400
 8004994:	40021800 	.word	0x40021800
 8004998:	40021c00 	.word	0x40021c00
 800499c:	40013c00 	.word	0x40013c00

080049a0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80049a0:	b480      	push	{r7}
 80049a2:	b085      	sub	sp, #20
 80049a4:	af00      	add	r7, sp, #0
 80049a6:	6078      	str	r0, [r7, #4]
 80049a8:	460b      	mov	r3, r1
 80049aa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	691a      	ldr	r2, [r3, #16]
 80049b0:	887b      	ldrh	r3, [r7, #2]
 80049b2:	4013      	ands	r3, r2
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d002      	beq.n	80049be <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80049b8:	2301      	movs	r3, #1
 80049ba:	73fb      	strb	r3, [r7, #15]
 80049bc:	e001      	b.n	80049c2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80049be:	2300      	movs	r3, #0
 80049c0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80049c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80049c4:	4618      	mov	r0, r3
 80049c6:	3714      	adds	r7, #20
 80049c8:	46bd      	mov	sp, r7
 80049ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ce:	4770      	bx	lr

080049d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80049d0:	b480      	push	{r7}
 80049d2:	b083      	sub	sp, #12
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
 80049d8:	460b      	mov	r3, r1
 80049da:	807b      	strh	r3, [r7, #2]
 80049dc:	4613      	mov	r3, r2
 80049de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80049e0:	787b      	ldrb	r3, [r7, #1]
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d003      	beq.n	80049ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80049e6:	887a      	ldrh	r2, [r7, #2]
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80049ec:	e003      	b.n	80049f6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80049ee:	887b      	ldrh	r3, [r7, #2]
 80049f0:	041a      	lsls	r2, r3, #16
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	619a      	str	r2, [r3, #24]
}
 80049f6:	bf00      	nop
 80049f8:	370c      	adds	r7, #12
 80049fa:	46bd      	mov	sp, r7
 80049fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a00:	4770      	bx	lr

08004a02 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8004a02:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004a04:	b08f      	sub	sp, #60	; 0x3c
 8004a06:	af0a      	add	r7, sp, #40	; 0x28
 8004a08:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d101      	bne.n	8004a14 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8004a10:	2301      	movs	r3, #1
 8004a12:	e054      	b.n	8004abe <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 8004a20:	b2db      	uxtb	r3, r3
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d106      	bne.n	8004a34 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	2200      	movs	r2, #0
 8004a2a:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8004a2e:	6878      	ldr	r0, [r7, #4]
 8004a30:	f00a f830 	bl	800ea94 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	2203      	movs	r2, #3
 8004a38:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d102      	bne.n	8004a4e <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	4618      	mov	r0, r3
 8004a54:	f002 febe 	bl	80077d4 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	603b      	str	r3, [r7, #0]
 8004a5e:	687e      	ldr	r6, [r7, #4]
 8004a60:	466d      	mov	r5, sp
 8004a62:	f106 0410 	add.w	r4, r6, #16
 8004a66:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004a68:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004a6a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004a6c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004a6e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004a72:	e885 0003 	stmia.w	r5, {r0, r1}
 8004a76:	1d33      	adds	r3, r6, #4
 8004a78:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004a7a:	6838      	ldr	r0, [r7, #0]
 8004a7c:	f002 fe38 	bl	80076f0 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	2101      	movs	r1, #1
 8004a86:	4618      	mov	r0, r3
 8004a88:	f002 feb5 	bl	80077f6 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	603b      	str	r3, [r7, #0]
 8004a92:	687e      	ldr	r6, [r7, #4]
 8004a94:	466d      	mov	r5, sp
 8004a96:	f106 0410 	add.w	r4, r6, #16
 8004a9a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004a9c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004a9e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004aa0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004aa2:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004aa6:	e885 0003 	stmia.w	r5, {r0, r1}
 8004aaa:	1d33      	adds	r3, r6, #4
 8004aac:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004aae:	6838      	ldr	r0, [r7, #0]
 8004ab0:	f003 f81c 	bl	8007aec <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2201      	movs	r2, #1
 8004ab8:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 8004abc:	2300      	movs	r3, #0
}
 8004abe:	4618      	mov	r0, r3
 8004ac0:	3714      	adds	r7, #20
 8004ac2:	46bd      	mov	sp, r7
 8004ac4:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004ac6 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8004ac6:	b590      	push	{r4, r7, lr}
 8004ac8:	b089      	sub	sp, #36	; 0x24
 8004aca:	af04      	add	r7, sp, #16
 8004acc:	6078      	str	r0, [r7, #4]
 8004ace:	4608      	mov	r0, r1
 8004ad0:	4611      	mov	r1, r2
 8004ad2:	461a      	mov	r2, r3
 8004ad4:	4603      	mov	r3, r0
 8004ad6:	70fb      	strb	r3, [r7, #3]
 8004ad8:	460b      	mov	r3, r1
 8004ada:	70bb      	strb	r3, [r7, #2]
 8004adc:	4613      	mov	r3, r2
 8004ade:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8004ae6:	2b01      	cmp	r3, #1
 8004ae8:	d101      	bne.n	8004aee <HAL_HCD_HC_Init+0x28>
 8004aea:	2302      	movs	r3, #2
 8004aec:	e076      	b.n	8004bdc <HAL_HCD_HC_Init+0x116>
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	2201      	movs	r2, #1
 8004af2:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 8004af6:	78fb      	ldrb	r3, [r7, #3]
 8004af8:	687a      	ldr	r2, [r7, #4]
 8004afa:	212c      	movs	r1, #44	; 0x2c
 8004afc:	fb01 f303 	mul.w	r3, r1, r3
 8004b00:	4413      	add	r3, r2
 8004b02:	333d      	adds	r3, #61	; 0x3d
 8004b04:	2200      	movs	r2, #0
 8004b06:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8004b08:	78fb      	ldrb	r3, [r7, #3]
 8004b0a:	687a      	ldr	r2, [r7, #4]
 8004b0c:	212c      	movs	r1, #44	; 0x2c
 8004b0e:	fb01 f303 	mul.w	r3, r1, r3
 8004b12:	4413      	add	r3, r2
 8004b14:	3338      	adds	r3, #56	; 0x38
 8004b16:	787a      	ldrb	r2, [r7, #1]
 8004b18:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8004b1a:	78fb      	ldrb	r3, [r7, #3]
 8004b1c:	687a      	ldr	r2, [r7, #4]
 8004b1e:	212c      	movs	r1, #44	; 0x2c
 8004b20:	fb01 f303 	mul.w	r3, r1, r3
 8004b24:	4413      	add	r3, r2
 8004b26:	3340      	adds	r3, #64	; 0x40
 8004b28:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8004b2a:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8004b2c:	78fb      	ldrb	r3, [r7, #3]
 8004b2e:	687a      	ldr	r2, [r7, #4]
 8004b30:	212c      	movs	r1, #44	; 0x2c
 8004b32:	fb01 f303 	mul.w	r3, r1, r3
 8004b36:	4413      	add	r3, r2
 8004b38:	3339      	adds	r3, #57	; 0x39
 8004b3a:	78fa      	ldrb	r2, [r7, #3]
 8004b3c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8004b3e:	78fb      	ldrb	r3, [r7, #3]
 8004b40:	687a      	ldr	r2, [r7, #4]
 8004b42:	212c      	movs	r1, #44	; 0x2c
 8004b44:	fb01 f303 	mul.w	r3, r1, r3
 8004b48:	4413      	add	r3, r2
 8004b4a:	333f      	adds	r3, #63	; 0x3f
 8004b4c:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8004b50:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8004b52:	78fb      	ldrb	r3, [r7, #3]
 8004b54:	78ba      	ldrb	r2, [r7, #2]
 8004b56:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004b5a:	b2d0      	uxtb	r0, r2
 8004b5c:	687a      	ldr	r2, [r7, #4]
 8004b5e:	212c      	movs	r1, #44	; 0x2c
 8004b60:	fb01 f303 	mul.w	r3, r1, r3
 8004b64:	4413      	add	r3, r2
 8004b66:	333a      	adds	r3, #58	; 0x3a
 8004b68:	4602      	mov	r2, r0
 8004b6a:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8004b6c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	da09      	bge.n	8004b88 <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8004b74:	78fb      	ldrb	r3, [r7, #3]
 8004b76:	687a      	ldr	r2, [r7, #4]
 8004b78:	212c      	movs	r1, #44	; 0x2c
 8004b7a:	fb01 f303 	mul.w	r3, r1, r3
 8004b7e:	4413      	add	r3, r2
 8004b80:	333b      	adds	r3, #59	; 0x3b
 8004b82:	2201      	movs	r2, #1
 8004b84:	701a      	strb	r2, [r3, #0]
 8004b86:	e008      	b.n	8004b9a <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8004b88:	78fb      	ldrb	r3, [r7, #3]
 8004b8a:	687a      	ldr	r2, [r7, #4]
 8004b8c:	212c      	movs	r1, #44	; 0x2c
 8004b8e:	fb01 f303 	mul.w	r3, r1, r3
 8004b92:	4413      	add	r3, r2
 8004b94:	333b      	adds	r3, #59	; 0x3b
 8004b96:	2200      	movs	r2, #0
 8004b98:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8004b9a:	78fb      	ldrb	r3, [r7, #3]
 8004b9c:	687a      	ldr	r2, [r7, #4]
 8004b9e:	212c      	movs	r1, #44	; 0x2c
 8004ba0:	fb01 f303 	mul.w	r3, r1, r3
 8004ba4:	4413      	add	r3, r2
 8004ba6:	333c      	adds	r3, #60	; 0x3c
 8004ba8:	f897 2020 	ldrb.w	r2, [r7, #32]
 8004bac:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	6818      	ldr	r0, [r3, #0]
 8004bb2:	787c      	ldrb	r4, [r7, #1]
 8004bb4:	78ba      	ldrb	r2, [r7, #2]
 8004bb6:	78f9      	ldrb	r1, [r7, #3]
 8004bb8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8004bba:	9302      	str	r3, [sp, #8]
 8004bbc:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8004bc0:	9301      	str	r3, [sp, #4]
 8004bc2:	f897 3020 	ldrb.w	r3, [r7, #32]
 8004bc6:	9300      	str	r3, [sp, #0]
 8004bc8:	4623      	mov	r3, r4
 8004bca:	f003 f909 	bl	8007de0 <USB_HC_Init>
 8004bce:	4603      	mov	r3, r0
 8004bd0:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	2200      	movs	r2, #0
 8004bd6:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8004bda:	7bfb      	ldrb	r3, [r7, #15]
}
 8004bdc:	4618      	mov	r0, r3
 8004bde:	3714      	adds	r7, #20
 8004be0:	46bd      	mov	sp, r7
 8004be2:	bd90      	pop	{r4, r7, pc}

08004be4 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8004be4:	b580      	push	{r7, lr}
 8004be6:	b084      	sub	sp, #16
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	6078      	str	r0, [r7, #4]
 8004bec:	460b      	mov	r3, r1
 8004bee:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8004bf0:	2300      	movs	r3, #0
 8004bf2:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8004bfa:	2b01      	cmp	r3, #1
 8004bfc:	d101      	bne.n	8004c02 <HAL_HCD_HC_Halt+0x1e>
 8004bfe:	2302      	movs	r3, #2
 8004c00:	e00f      	b.n	8004c22 <HAL_HCD_HC_Halt+0x3e>
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	2201      	movs	r2, #1
 8004c06:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	78fa      	ldrb	r2, [r7, #3]
 8004c10:	4611      	mov	r1, r2
 8004c12:	4618      	mov	r0, r3
 8004c14:	f003 fb45 	bl	80082a2 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2200      	movs	r2, #0
 8004c1c:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8004c20:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c22:	4618      	mov	r0, r3
 8004c24:	3710      	adds	r7, #16
 8004c26:	46bd      	mov	sp, r7
 8004c28:	bd80      	pop	{r7, pc}
	...

08004c2c <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8004c2c:	b580      	push	{r7, lr}
 8004c2e:	b082      	sub	sp, #8
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	6078      	str	r0, [r7, #4]
 8004c34:	4608      	mov	r0, r1
 8004c36:	4611      	mov	r1, r2
 8004c38:	461a      	mov	r2, r3
 8004c3a:	4603      	mov	r3, r0
 8004c3c:	70fb      	strb	r3, [r7, #3]
 8004c3e:	460b      	mov	r3, r1
 8004c40:	70bb      	strb	r3, [r7, #2]
 8004c42:	4613      	mov	r3, r2
 8004c44:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8004c46:	78fb      	ldrb	r3, [r7, #3]
 8004c48:	687a      	ldr	r2, [r7, #4]
 8004c4a:	212c      	movs	r1, #44	; 0x2c
 8004c4c:	fb01 f303 	mul.w	r3, r1, r3
 8004c50:	4413      	add	r3, r2
 8004c52:	333b      	adds	r3, #59	; 0x3b
 8004c54:	78ba      	ldrb	r2, [r7, #2]
 8004c56:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8004c58:	78fb      	ldrb	r3, [r7, #3]
 8004c5a:	687a      	ldr	r2, [r7, #4]
 8004c5c:	212c      	movs	r1, #44	; 0x2c
 8004c5e:	fb01 f303 	mul.w	r3, r1, r3
 8004c62:	4413      	add	r3, r2
 8004c64:	333f      	adds	r3, #63	; 0x3f
 8004c66:	787a      	ldrb	r2, [r7, #1]
 8004c68:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8004c6a:	7c3b      	ldrb	r3, [r7, #16]
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d112      	bne.n	8004c96 <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8004c70:	78fb      	ldrb	r3, [r7, #3]
 8004c72:	687a      	ldr	r2, [r7, #4]
 8004c74:	212c      	movs	r1, #44	; 0x2c
 8004c76:	fb01 f303 	mul.w	r3, r1, r3
 8004c7a:	4413      	add	r3, r2
 8004c7c:	3342      	adds	r3, #66	; 0x42
 8004c7e:	2203      	movs	r2, #3
 8004c80:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8004c82:	78fb      	ldrb	r3, [r7, #3]
 8004c84:	687a      	ldr	r2, [r7, #4]
 8004c86:	212c      	movs	r1, #44	; 0x2c
 8004c88:	fb01 f303 	mul.w	r3, r1, r3
 8004c8c:	4413      	add	r3, r2
 8004c8e:	333d      	adds	r3, #61	; 0x3d
 8004c90:	7f3a      	ldrb	r2, [r7, #28]
 8004c92:	701a      	strb	r2, [r3, #0]
 8004c94:	e008      	b.n	8004ca8 <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004c96:	78fb      	ldrb	r3, [r7, #3]
 8004c98:	687a      	ldr	r2, [r7, #4]
 8004c9a:	212c      	movs	r1, #44	; 0x2c
 8004c9c:	fb01 f303 	mul.w	r3, r1, r3
 8004ca0:	4413      	add	r3, r2
 8004ca2:	3342      	adds	r3, #66	; 0x42
 8004ca4:	2202      	movs	r2, #2
 8004ca6:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8004ca8:	787b      	ldrb	r3, [r7, #1]
 8004caa:	2b03      	cmp	r3, #3
 8004cac:	f200 80c6 	bhi.w	8004e3c <HAL_HCD_HC_SubmitRequest+0x210>
 8004cb0:	a201      	add	r2, pc, #4	; (adr r2, 8004cb8 <HAL_HCD_HC_SubmitRequest+0x8c>)
 8004cb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cb6:	bf00      	nop
 8004cb8:	08004cc9 	.word	0x08004cc9
 8004cbc:	08004e29 	.word	0x08004e29
 8004cc0:	08004d2d 	.word	0x08004d2d
 8004cc4:	08004dab 	.word	0x08004dab
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8004cc8:	7c3b      	ldrb	r3, [r7, #16]
 8004cca:	2b01      	cmp	r3, #1
 8004ccc:	f040 80b8 	bne.w	8004e40 <HAL_HCD_HC_SubmitRequest+0x214>
 8004cd0:	78bb      	ldrb	r3, [r7, #2]
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	f040 80b4 	bne.w	8004e40 <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 8004cd8:	8b3b      	ldrh	r3, [r7, #24]
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d108      	bne.n	8004cf0 <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 8004cde:	78fb      	ldrb	r3, [r7, #3]
 8004ce0:	687a      	ldr	r2, [r7, #4]
 8004ce2:	212c      	movs	r1, #44	; 0x2c
 8004ce4:	fb01 f303 	mul.w	r3, r1, r3
 8004ce8:	4413      	add	r3, r2
 8004cea:	3355      	adds	r3, #85	; 0x55
 8004cec:	2201      	movs	r2, #1
 8004cee:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8004cf0:	78fb      	ldrb	r3, [r7, #3]
 8004cf2:	687a      	ldr	r2, [r7, #4]
 8004cf4:	212c      	movs	r1, #44	; 0x2c
 8004cf6:	fb01 f303 	mul.w	r3, r1, r3
 8004cfa:	4413      	add	r3, r2
 8004cfc:	3355      	adds	r3, #85	; 0x55
 8004cfe:	781b      	ldrb	r3, [r3, #0]
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d109      	bne.n	8004d18 <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004d04:	78fb      	ldrb	r3, [r7, #3]
 8004d06:	687a      	ldr	r2, [r7, #4]
 8004d08:	212c      	movs	r1, #44	; 0x2c
 8004d0a:	fb01 f303 	mul.w	r3, r1, r3
 8004d0e:	4413      	add	r3, r2
 8004d10:	3342      	adds	r3, #66	; 0x42
 8004d12:	2200      	movs	r2, #0
 8004d14:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8004d16:	e093      	b.n	8004e40 <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004d18:	78fb      	ldrb	r3, [r7, #3]
 8004d1a:	687a      	ldr	r2, [r7, #4]
 8004d1c:	212c      	movs	r1, #44	; 0x2c
 8004d1e:	fb01 f303 	mul.w	r3, r1, r3
 8004d22:	4413      	add	r3, r2
 8004d24:	3342      	adds	r3, #66	; 0x42
 8004d26:	2202      	movs	r2, #2
 8004d28:	701a      	strb	r2, [r3, #0]
      break;
 8004d2a:	e089      	b.n	8004e40 <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8004d2c:	78bb      	ldrb	r3, [r7, #2]
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d11d      	bne.n	8004d6e <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8004d32:	78fb      	ldrb	r3, [r7, #3]
 8004d34:	687a      	ldr	r2, [r7, #4]
 8004d36:	212c      	movs	r1, #44	; 0x2c
 8004d38:	fb01 f303 	mul.w	r3, r1, r3
 8004d3c:	4413      	add	r3, r2
 8004d3e:	3355      	adds	r3, #85	; 0x55
 8004d40:	781b      	ldrb	r3, [r3, #0]
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d109      	bne.n	8004d5a <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004d46:	78fb      	ldrb	r3, [r7, #3]
 8004d48:	687a      	ldr	r2, [r7, #4]
 8004d4a:	212c      	movs	r1, #44	; 0x2c
 8004d4c:	fb01 f303 	mul.w	r3, r1, r3
 8004d50:	4413      	add	r3, r2
 8004d52:	3342      	adds	r3, #66	; 0x42
 8004d54:	2200      	movs	r2, #0
 8004d56:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8004d58:	e073      	b.n	8004e42 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004d5a:	78fb      	ldrb	r3, [r7, #3]
 8004d5c:	687a      	ldr	r2, [r7, #4]
 8004d5e:	212c      	movs	r1, #44	; 0x2c
 8004d60:	fb01 f303 	mul.w	r3, r1, r3
 8004d64:	4413      	add	r3, r2
 8004d66:	3342      	adds	r3, #66	; 0x42
 8004d68:	2202      	movs	r2, #2
 8004d6a:	701a      	strb	r2, [r3, #0]
      break;
 8004d6c:	e069      	b.n	8004e42 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8004d6e:	78fb      	ldrb	r3, [r7, #3]
 8004d70:	687a      	ldr	r2, [r7, #4]
 8004d72:	212c      	movs	r1, #44	; 0x2c
 8004d74:	fb01 f303 	mul.w	r3, r1, r3
 8004d78:	4413      	add	r3, r2
 8004d7a:	3354      	adds	r3, #84	; 0x54
 8004d7c:	781b      	ldrb	r3, [r3, #0]
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d109      	bne.n	8004d96 <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004d82:	78fb      	ldrb	r3, [r7, #3]
 8004d84:	687a      	ldr	r2, [r7, #4]
 8004d86:	212c      	movs	r1, #44	; 0x2c
 8004d88:	fb01 f303 	mul.w	r3, r1, r3
 8004d8c:	4413      	add	r3, r2
 8004d8e:	3342      	adds	r3, #66	; 0x42
 8004d90:	2200      	movs	r2, #0
 8004d92:	701a      	strb	r2, [r3, #0]
      break;
 8004d94:	e055      	b.n	8004e42 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004d96:	78fb      	ldrb	r3, [r7, #3]
 8004d98:	687a      	ldr	r2, [r7, #4]
 8004d9a:	212c      	movs	r1, #44	; 0x2c
 8004d9c:	fb01 f303 	mul.w	r3, r1, r3
 8004da0:	4413      	add	r3, r2
 8004da2:	3342      	adds	r3, #66	; 0x42
 8004da4:	2202      	movs	r2, #2
 8004da6:	701a      	strb	r2, [r3, #0]
      break;
 8004da8:	e04b      	b.n	8004e42 <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8004daa:	78bb      	ldrb	r3, [r7, #2]
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d11d      	bne.n	8004dec <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8004db0:	78fb      	ldrb	r3, [r7, #3]
 8004db2:	687a      	ldr	r2, [r7, #4]
 8004db4:	212c      	movs	r1, #44	; 0x2c
 8004db6:	fb01 f303 	mul.w	r3, r1, r3
 8004dba:	4413      	add	r3, r2
 8004dbc:	3355      	adds	r3, #85	; 0x55
 8004dbe:	781b      	ldrb	r3, [r3, #0]
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d109      	bne.n	8004dd8 <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004dc4:	78fb      	ldrb	r3, [r7, #3]
 8004dc6:	687a      	ldr	r2, [r7, #4]
 8004dc8:	212c      	movs	r1, #44	; 0x2c
 8004dca:	fb01 f303 	mul.w	r3, r1, r3
 8004dce:	4413      	add	r3, r2
 8004dd0:	3342      	adds	r3, #66	; 0x42
 8004dd2:	2200      	movs	r2, #0
 8004dd4:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8004dd6:	e034      	b.n	8004e42 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004dd8:	78fb      	ldrb	r3, [r7, #3]
 8004dda:	687a      	ldr	r2, [r7, #4]
 8004ddc:	212c      	movs	r1, #44	; 0x2c
 8004dde:	fb01 f303 	mul.w	r3, r1, r3
 8004de2:	4413      	add	r3, r2
 8004de4:	3342      	adds	r3, #66	; 0x42
 8004de6:	2202      	movs	r2, #2
 8004de8:	701a      	strb	r2, [r3, #0]
      break;
 8004dea:	e02a      	b.n	8004e42 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8004dec:	78fb      	ldrb	r3, [r7, #3]
 8004dee:	687a      	ldr	r2, [r7, #4]
 8004df0:	212c      	movs	r1, #44	; 0x2c
 8004df2:	fb01 f303 	mul.w	r3, r1, r3
 8004df6:	4413      	add	r3, r2
 8004df8:	3354      	adds	r3, #84	; 0x54
 8004dfa:	781b      	ldrb	r3, [r3, #0]
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d109      	bne.n	8004e14 <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004e00:	78fb      	ldrb	r3, [r7, #3]
 8004e02:	687a      	ldr	r2, [r7, #4]
 8004e04:	212c      	movs	r1, #44	; 0x2c
 8004e06:	fb01 f303 	mul.w	r3, r1, r3
 8004e0a:	4413      	add	r3, r2
 8004e0c:	3342      	adds	r3, #66	; 0x42
 8004e0e:	2200      	movs	r2, #0
 8004e10:	701a      	strb	r2, [r3, #0]
      break;
 8004e12:	e016      	b.n	8004e42 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004e14:	78fb      	ldrb	r3, [r7, #3]
 8004e16:	687a      	ldr	r2, [r7, #4]
 8004e18:	212c      	movs	r1, #44	; 0x2c
 8004e1a:	fb01 f303 	mul.w	r3, r1, r3
 8004e1e:	4413      	add	r3, r2
 8004e20:	3342      	adds	r3, #66	; 0x42
 8004e22:	2202      	movs	r2, #2
 8004e24:	701a      	strb	r2, [r3, #0]
      break;
 8004e26:	e00c      	b.n	8004e42 <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004e28:	78fb      	ldrb	r3, [r7, #3]
 8004e2a:	687a      	ldr	r2, [r7, #4]
 8004e2c:	212c      	movs	r1, #44	; 0x2c
 8004e2e:	fb01 f303 	mul.w	r3, r1, r3
 8004e32:	4413      	add	r3, r2
 8004e34:	3342      	adds	r3, #66	; 0x42
 8004e36:	2200      	movs	r2, #0
 8004e38:	701a      	strb	r2, [r3, #0]
      break;
 8004e3a:	e002      	b.n	8004e42 <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 8004e3c:	bf00      	nop
 8004e3e:	e000      	b.n	8004e42 <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 8004e40:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8004e42:	78fb      	ldrb	r3, [r7, #3]
 8004e44:	687a      	ldr	r2, [r7, #4]
 8004e46:	212c      	movs	r1, #44	; 0x2c
 8004e48:	fb01 f303 	mul.w	r3, r1, r3
 8004e4c:	4413      	add	r3, r2
 8004e4e:	3344      	adds	r3, #68	; 0x44
 8004e50:	697a      	ldr	r2, [r7, #20]
 8004e52:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8004e54:	78fb      	ldrb	r3, [r7, #3]
 8004e56:	8b3a      	ldrh	r2, [r7, #24]
 8004e58:	6879      	ldr	r1, [r7, #4]
 8004e5a:	202c      	movs	r0, #44	; 0x2c
 8004e5c:	fb00 f303 	mul.w	r3, r0, r3
 8004e60:	440b      	add	r3, r1
 8004e62:	334c      	adds	r3, #76	; 0x4c
 8004e64:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8004e66:	78fb      	ldrb	r3, [r7, #3]
 8004e68:	687a      	ldr	r2, [r7, #4]
 8004e6a:	212c      	movs	r1, #44	; 0x2c
 8004e6c:	fb01 f303 	mul.w	r3, r1, r3
 8004e70:	4413      	add	r3, r2
 8004e72:	3360      	adds	r3, #96	; 0x60
 8004e74:	2200      	movs	r2, #0
 8004e76:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8004e78:	78fb      	ldrb	r3, [r7, #3]
 8004e7a:	687a      	ldr	r2, [r7, #4]
 8004e7c:	212c      	movs	r1, #44	; 0x2c
 8004e7e:	fb01 f303 	mul.w	r3, r1, r3
 8004e82:	4413      	add	r3, r2
 8004e84:	3350      	adds	r3, #80	; 0x50
 8004e86:	2200      	movs	r2, #0
 8004e88:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8004e8a:	78fb      	ldrb	r3, [r7, #3]
 8004e8c:	687a      	ldr	r2, [r7, #4]
 8004e8e:	212c      	movs	r1, #44	; 0x2c
 8004e90:	fb01 f303 	mul.w	r3, r1, r3
 8004e94:	4413      	add	r3, r2
 8004e96:	3339      	adds	r3, #57	; 0x39
 8004e98:	78fa      	ldrb	r2, [r7, #3]
 8004e9a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8004e9c:	78fb      	ldrb	r3, [r7, #3]
 8004e9e:	687a      	ldr	r2, [r7, #4]
 8004ea0:	212c      	movs	r1, #44	; 0x2c
 8004ea2:	fb01 f303 	mul.w	r3, r1, r3
 8004ea6:	4413      	add	r3, r2
 8004ea8:	3361      	adds	r3, #97	; 0x61
 8004eaa:	2200      	movs	r2, #0
 8004eac:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	6818      	ldr	r0, [r3, #0]
 8004eb2:	78fb      	ldrb	r3, [r7, #3]
 8004eb4:	222c      	movs	r2, #44	; 0x2c
 8004eb6:	fb02 f303 	mul.w	r3, r2, r3
 8004eba:	3338      	adds	r3, #56	; 0x38
 8004ebc:	687a      	ldr	r2, [r7, #4]
 8004ebe:	18d1      	adds	r1, r2, r3
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	691b      	ldr	r3, [r3, #16]
 8004ec4:	b2db      	uxtb	r3, r3
 8004ec6:	461a      	mov	r2, r3
 8004ec8:	f003 f898 	bl	8007ffc <USB_HC_StartXfer>
 8004ecc:	4603      	mov	r3, r0
}
 8004ece:	4618      	mov	r0, r3
 8004ed0:	3708      	adds	r7, #8
 8004ed2:	46bd      	mov	sp, r7
 8004ed4:	bd80      	pop	{r7, pc}
 8004ed6:	bf00      	nop

08004ed8 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004ed8:	b580      	push	{r7, lr}
 8004eda:	b086      	sub	sp, #24
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004ee6:	693b      	ldr	r3, [r7, #16]
 8004ee8:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	4618      	mov	r0, r3
 8004ef0:	f002 fdbb 	bl	8007a6a <USB_GetMode>
 8004ef4:	4603      	mov	r3, r0
 8004ef6:	2b01      	cmp	r3, #1
 8004ef8:	f040 80f6 	bne.w	80050e8 <HAL_HCD_IRQHandler+0x210>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	4618      	mov	r0, r3
 8004f02:	f002 fd9f 	bl	8007a44 <USB_ReadInterrupts>
 8004f06:	4603      	mov	r3, r0
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	f000 80ec 	beq.w	80050e6 <HAL_HCD_IRQHandler+0x20e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	4618      	mov	r0, r3
 8004f14:	f002 fd96 	bl	8007a44 <USB_ReadInterrupts>
 8004f18:	4603      	mov	r3, r0
 8004f1a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004f1e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004f22:	d104      	bne.n	8004f2e <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8004f2c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	4618      	mov	r0, r3
 8004f34:	f002 fd86 	bl	8007a44 <USB_ReadInterrupts>
 8004f38:	4603      	mov	r3, r0
 8004f3a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004f3e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004f42:	d104      	bne.n	8004f4e <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8004f4c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	4618      	mov	r0, r3
 8004f54:	f002 fd76 	bl	8007a44 <USB_ReadInterrupts>
 8004f58:	4603      	mov	r3, r0
 8004f5a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004f5e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004f62:	d104      	bne.n	8004f6e <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8004f6c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	4618      	mov	r0, r3
 8004f74:	f002 fd66 	bl	8007a44 <USB_ReadInterrupts>
 8004f78:	4603      	mov	r3, r0
 8004f7a:	f003 0302 	and.w	r3, r3, #2
 8004f7e:	2b02      	cmp	r3, #2
 8004f80:	d103      	bne.n	8004f8a <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	2202      	movs	r2, #2
 8004f88:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	4618      	mov	r0, r3
 8004f90:	f002 fd58 	bl	8007a44 <USB_ReadInterrupts>
 8004f94:	4603      	mov	r3, r0
 8004f96:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004f9a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004f9e:	d11c      	bne.n	8004fda <HAL_HCD_IRQHandler+0x102>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8004fa8:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f003 0301 	and.w	r3, r3, #1
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d10f      	bne.n	8004fda <HAL_HCD_IRQHandler+0x102>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8004fba:	2110      	movs	r1, #16
 8004fbc:	6938      	ldr	r0, [r7, #16]
 8004fbe:	f002 fc67 	bl	8007890 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8004fc2:	6938      	ldr	r0, [r7, #16]
 8004fc4:	f002 fc88 	bl	80078d8 <USB_FlushRxFifo>

        /* Restore FS Clock */
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	2101      	movs	r1, #1
 8004fce:	4618      	mov	r0, r3
 8004fd0:	f002 fe40 	bl	8007c54 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8004fd4:	6878      	ldr	r0, [r7, #4]
 8004fd6:	f009 fddb 	bl	800eb90 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	4618      	mov	r0, r3
 8004fe0:	f002 fd30 	bl	8007a44 <USB_ReadInterrupts>
 8004fe4:	4603      	mov	r3, r0
 8004fe6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004fea:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004fee:	d102      	bne.n	8004ff6 <HAL_HCD_IRQHandler+0x11e>
    {
      HCD_Port_IRQHandler(hhcd);
 8004ff0:	6878      	ldr	r0, [r7, #4]
 8004ff2:	f001 fa03 	bl	80063fc <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	4618      	mov	r0, r3
 8004ffc:	f002 fd22 	bl	8007a44 <USB_ReadInterrupts>
 8005000:	4603      	mov	r3, r0
 8005002:	f003 0308 	and.w	r3, r3, #8
 8005006:	2b08      	cmp	r3, #8
 8005008:	d106      	bne.n	8005018 <HAL_HCD_IRQHandler+0x140>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 800500a:	6878      	ldr	r0, [r7, #4]
 800500c:	f009 fda4 	bl	800eb58 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	2208      	movs	r2, #8
 8005016:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	4618      	mov	r0, r3
 800501e:	f002 fd11 	bl	8007a44 <USB_ReadInterrupts>
 8005022:	4603      	mov	r3, r0
 8005024:	f003 0310 	and.w	r3, r3, #16
 8005028:	2b10      	cmp	r3, #16
 800502a:	d101      	bne.n	8005030 <HAL_HCD_IRQHandler+0x158>
 800502c:	2301      	movs	r3, #1
 800502e:	e000      	b.n	8005032 <HAL_HCD_IRQHandler+0x15a>
 8005030:	2300      	movs	r3, #0
 8005032:	2b00      	cmp	r3, #0
 8005034:	d012      	beq.n	800505c <HAL_HCD_IRQHandler+0x184>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	699a      	ldr	r2, [r3, #24]
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f022 0210 	bic.w	r2, r2, #16
 8005044:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8005046:	6878      	ldr	r0, [r7, #4]
 8005048:	f001 f906 	bl	8006258 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	699a      	ldr	r2, [r3, #24]
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	f042 0210 	orr.w	r2, r2, #16
 800505a:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	4618      	mov	r0, r3
 8005062:	f002 fcef 	bl	8007a44 <USB_ReadInterrupts>
 8005066:	4603      	mov	r3, r0
 8005068:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800506c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005070:	d13a      	bne.n	80050e8 <HAL_HCD_IRQHandler+0x210>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	4618      	mov	r0, r3
 8005078:	f003 f902 	bl	8008280 <USB_HC_ReadInterrupt>
 800507c:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800507e:	2300      	movs	r3, #0
 8005080:	617b      	str	r3, [r7, #20]
 8005082:	e025      	b.n	80050d0 <HAL_HCD_IRQHandler+0x1f8>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8005084:	697b      	ldr	r3, [r7, #20]
 8005086:	f003 030f 	and.w	r3, r3, #15
 800508a:	68ba      	ldr	r2, [r7, #8]
 800508c:	fa22 f303 	lsr.w	r3, r2, r3
 8005090:	f003 0301 	and.w	r3, r3, #1
 8005094:	2b00      	cmp	r3, #0
 8005096:	d018      	beq.n	80050ca <HAL_HCD_IRQHandler+0x1f2>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8005098:	697b      	ldr	r3, [r7, #20]
 800509a:	015a      	lsls	r2, r3, #5
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	4413      	add	r3, r2
 80050a0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80050aa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80050ae:	d106      	bne.n	80050be <HAL_HCD_IRQHandler+0x1e6>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 80050b0:	697b      	ldr	r3, [r7, #20]
 80050b2:	b2db      	uxtb	r3, r3
 80050b4:	4619      	mov	r1, r3
 80050b6:	6878      	ldr	r0, [r7, #4]
 80050b8:	f000 f8ab 	bl	8005212 <HCD_HC_IN_IRQHandler>
 80050bc:	e005      	b.n	80050ca <HAL_HCD_IRQHandler+0x1f2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 80050be:	697b      	ldr	r3, [r7, #20]
 80050c0:	b2db      	uxtb	r3, r3
 80050c2:	4619      	mov	r1, r3
 80050c4:	6878      	ldr	r0, [r7, #4]
 80050c6:	f000 fcc6 	bl	8005a56 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80050ca:	697b      	ldr	r3, [r7, #20]
 80050cc:	3301      	adds	r3, #1
 80050ce:	617b      	str	r3, [r7, #20]
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	689b      	ldr	r3, [r3, #8]
 80050d4:	697a      	ldr	r2, [r7, #20]
 80050d6:	429a      	cmp	r2, r3
 80050d8:	d3d4      	bcc.n	8005084 <HAL_HCD_IRQHandler+0x1ac>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80050e2:	615a      	str	r2, [r3, #20]
 80050e4:	e000      	b.n	80050e8 <HAL_HCD_IRQHandler+0x210>
      return;
 80050e6:	bf00      	nop
    }
  }
}
 80050e8:	3718      	adds	r7, #24
 80050ea:	46bd      	mov	sp, r7
 80050ec:	bd80      	pop	{r7, pc}

080050ee <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 80050ee:	b580      	push	{r7, lr}
 80050f0:	b082      	sub	sp, #8
 80050f2:	af00      	add	r7, sp, #0
 80050f4:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 80050fc:	2b01      	cmp	r3, #1
 80050fe:	d101      	bne.n	8005104 <HAL_HCD_Start+0x16>
 8005100:	2302      	movs	r3, #2
 8005102:	e013      	b.n	800512c <HAL_HCD_Start+0x3e>
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2201      	movs	r2, #1
 8005108:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	2101      	movs	r1, #1
 8005112:	4618      	mov	r0, r3
 8005114:	f002 fe02 	bl	8007d1c <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	4618      	mov	r0, r3
 800511e:	f002 fb48 	bl	80077b2 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	2200      	movs	r2, #0
 8005126:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 800512a:	2300      	movs	r3, #0
}
 800512c:	4618      	mov	r0, r3
 800512e:	3708      	adds	r7, #8
 8005130:	46bd      	mov	sp, r7
 8005132:	bd80      	pop	{r7, pc}

08005134 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8005134:	b580      	push	{r7, lr}
 8005136:	b082      	sub	sp, #8
 8005138:	af00      	add	r7, sp, #0
 800513a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8005142:	2b01      	cmp	r3, #1
 8005144:	d101      	bne.n	800514a <HAL_HCD_Stop+0x16>
 8005146:	2302      	movs	r3, #2
 8005148:	e00d      	b.n	8005166 <HAL_HCD_Stop+0x32>
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	2201      	movs	r2, #1
 800514e:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	4618      	mov	r0, r3
 8005158:	f003 f9fc 	bl	8008554 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2200      	movs	r2, #0
 8005160:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8005164:	2300      	movs	r3, #0
}
 8005166:	4618      	mov	r0, r3
 8005168:	3708      	adds	r7, #8
 800516a:	46bd      	mov	sp, r7
 800516c:	bd80      	pop	{r7, pc}

0800516e <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 800516e:	b580      	push	{r7, lr}
 8005170:	b082      	sub	sp, #8
 8005172:	af00      	add	r7, sp, #0
 8005174:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	4618      	mov	r0, r3
 800517c:	f002 fda4 	bl	8007cc8 <USB_ResetPort>
 8005180:	4603      	mov	r3, r0
}
 8005182:	4618      	mov	r0, r3
 8005184:	3708      	adds	r7, #8
 8005186:	46bd      	mov	sp, r7
 8005188:	bd80      	pop	{r7, pc}

0800518a <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800518a:	b480      	push	{r7}
 800518c:	b083      	sub	sp, #12
 800518e:	af00      	add	r7, sp, #0
 8005190:	6078      	str	r0, [r7, #4]
 8005192:	460b      	mov	r3, r1
 8005194:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8005196:	78fb      	ldrb	r3, [r7, #3]
 8005198:	687a      	ldr	r2, [r7, #4]
 800519a:	212c      	movs	r1, #44	; 0x2c
 800519c:	fb01 f303 	mul.w	r3, r1, r3
 80051a0:	4413      	add	r3, r2
 80051a2:	3360      	adds	r3, #96	; 0x60
 80051a4:	781b      	ldrb	r3, [r3, #0]
}
 80051a6:	4618      	mov	r0, r3
 80051a8:	370c      	adds	r7, #12
 80051aa:	46bd      	mov	sp, r7
 80051ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b0:	4770      	bx	lr

080051b2 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80051b2:	b480      	push	{r7}
 80051b4:	b083      	sub	sp, #12
 80051b6:	af00      	add	r7, sp, #0
 80051b8:	6078      	str	r0, [r7, #4]
 80051ba:	460b      	mov	r3, r1
 80051bc:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 80051be:	78fb      	ldrb	r3, [r7, #3]
 80051c0:	687a      	ldr	r2, [r7, #4]
 80051c2:	212c      	movs	r1, #44	; 0x2c
 80051c4:	fb01 f303 	mul.w	r3, r1, r3
 80051c8:	4413      	add	r3, r2
 80051ca:	3350      	adds	r3, #80	; 0x50
 80051cc:	681b      	ldr	r3, [r3, #0]
}
 80051ce:	4618      	mov	r0, r3
 80051d0:	370c      	adds	r7, #12
 80051d2:	46bd      	mov	sp, r7
 80051d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d8:	4770      	bx	lr

080051da <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 80051da:	b580      	push	{r7, lr}
 80051dc:	b082      	sub	sp, #8
 80051de:	af00      	add	r7, sp, #0
 80051e0:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	4618      	mov	r0, r3
 80051e8:	f002 fde8 	bl	8007dbc <USB_GetCurrentFrame>
 80051ec:	4603      	mov	r3, r0
}
 80051ee:	4618      	mov	r0, r3
 80051f0:	3708      	adds	r7, #8
 80051f2:	46bd      	mov	sp, r7
 80051f4:	bd80      	pop	{r7, pc}

080051f6 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 80051f6:	b580      	push	{r7, lr}
 80051f8:	b082      	sub	sp, #8
 80051fa:	af00      	add	r7, sp, #0
 80051fc:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	4618      	mov	r0, r3
 8005204:	f002 fdc3 	bl	8007d8e <USB_GetHostSpeed>
 8005208:	4603      	mov	r3, r0
}
 800520a:	4618      	mov	r0, r3
 800520c:	3708      	adds	r7, #8
 800520e:	46bd      	mov	sp, r7
 8005210:	bd80      	pop	{r7, pc}

08005212 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8005212:	b580      	push	{r7, lr}
 8005214:	b086      	sub	sp, #24
 8005216:	af00      	add	r7, sp, #0
 8005218:	6078      	str	r0, [r7, #4]
 800521a:	460b      	mov	r3, r1
 800521c:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005224:	697b      	ldr	r3, [r7, #20]
 8005226:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8005228:	78fb      	ldrb	r3, [r7, #3]
 800522a:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	015a      	lsls	r2, r3, #5
 8005230:	693b      	ldr	r3, [r7, #16]
 8005232:	4413      	add	r3, r2
 8005234:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005238:	689b      	ldr	r3, [r3, #8]
 800523a:	f003 0304 	and.w	r3, r3, #4
 800523e:	2b04      	cmp	r3, #4
 8005240:	d119      	bne.n	8005276 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	015a      	lsls	r2, r3, #5
 8005246:	693b      	ldr	r3, [r7, #16]
 8005248:	4413      	add	r3, r2
 800524a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800524e:	461a      	mov	r2, r3
 8005250:	2304      	movs	r3, #4
 8005252:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	015a      	lsls	r2, r3, #5
 8005258:	693b      	ldr	r3, [r7, #16]
 800525a:	4413      	add	r3, r2
 800525c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005260:	68db      	ldr	r3, [r3, #12]
 8005262:	68fa      	ldr	r2, [r7, #12]
 8005264:	0151      	lsls	r1, r2, #5
 8005266:	693a      	ldr	r2, [r7, #16]
 8005268:	440a      	add	r2, r1
 800526a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800526e:	f043 0302 	orr.w	r3, r3, #2
 8005272:	60d3      	str	r3, [r2, #12]
 8005274:	e101      	b.n	800547a <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	015a      	lsls	r2, r3, #5
 800527a:	693b      	ldr	r3, [r7, #16]
 800527c:	4413      	add	r3, r2
 800527e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005282:	689b      	ldr	r3, [r3, #8]
 8005284:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005288:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800528c:	d12b      	bne.n	80052e6 <HCD_HC_IN_IRQHandler+0xd4>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	015a      	lsls	r2, r3, #5
 8005292:	693b      	ldr	r3, [r7, #16]
 8005294:	4413      	add	r3, r2
 8005296:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800529a:	461a      	mov	r2, r3
 800529c:	f44f 7380 	mov.w	r3, #256	; 0x100
 80052a0:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 80052a2:	687a      	ldr	r2, [r7, #4]
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	212c      	movs	r1, #44	; 0x2c
 80052a8:	fb01 f303 	mul.w	r3, r1, r3
 80052ac:	4413      	add	r3, r2
 80052ae:	3361      	adds	r3, #97	; 0x61
 80052b0:	2207      	movs	r2, #7
 80052b2:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	015a      	lsls	r2, r3, #5
 80052b8:	693b      	ldr	r3, [r7, #16]
 80052ba:	4413      	add	r3, r2
 80052bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80052c0:	68db      	ldr	r3, [r3, #12]
 80052c2:	68fa      	ldr	r2, [r7, #12]
 80052c4:	0151      	lsls	r1, r2, #5
 80052c6:	693a      	ldr	r2, [r7, #16]
 80052c8:	440a      	add	r2, r1
 80052ca:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80052ce:	f043 0302 	orr.w	r3, r3, #2
 80052d2:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	68fa      	ldr	r2, [r7, #12]
 80052da:	b2d2      	uxtb	r2, r2
 80052dc:	4611      	mov	r1, r2
 80052de:	4618      	mov	r0, r3
 80052e0:	f002 ffdf 	bl	80082a2 <USB_HC_Halt>
 80052e4:	e0c9      	b.n	800547a <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	015a      	lsls	r2, r3, #5
 80052ea:	693b      	ldr	r3, [r7, #16]
 80052ec:	4413      	add	r3, r2
 80052ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80052f2:	689b      	ldr	r3, [r3, #8]
 80052f4:	f003 0320 	and.w	r3, r3, #32
 80052f8:	2b20      	cmp	r3, #32
 80052fa:	d109      	bne.n	8005310 <HCD_HC_IN_IRQHandler+0xfe>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	015a      	lsls	r2, r3, #5
 8005300:	693b      	ldr	r3, [r7, #16]
 8005302:	4413      	add	r3, r2
 8005304:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005308:	461a      	mov	r2, r3
 800530a:	2320      	movs	r3, #32
 800530c:	6093      	str	r3, [r2, #8]
 800530e:	e0b4      	b.n	800547a <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	015a      	lsls	r2, r3, #5
 8005314:	693b      	ldr	r3, [r7, #16]
 8005316:	4413      	add	r3, r2
 8005318:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800531c:	689b      	ldr	r3, [r3, #8]
 800531e:	f003 0308 	and.w	r3, r3, #8
 8005322:	2b08      	cmp	r3, #8
 8005324:	d133      	bne.n	800538e <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	015a      	lsls	r2, r3, #5
 800532a:	693b      	ldr	r3, [r7, #16]
 800532c:	4413      	add	r3, r2
 800532e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005332:	68db      	ldr	r3, [r3, #12]
 8005334:	68fa      	ldr	r2, [r7, #12]
 8005336:	0151      	lsls	r1, r2, #5
 8005338:	693a      	ldr	r2, [r7, #16]
 800533a:	440a      	add	r2, r1
 800533c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005340:	f043 0302 	orr.w	r3, r3, #2
 8005344:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 8005346:	687a      	ldr	r2, [r7, #4]
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	212c      	movs	r1, #44	; 0x2c
 800534c:	fb01 f303 	mul.w	r3, r1, r3
 8005350:	4413      	add	r3, r2
 8005352:	3361      	adds	r3, #97	; 0x61
 8005354:	2205      	movs	r2, #5
 8005356:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	015a      	lsls	r2, r3, #5
 800535c:	693b      	ldr	r3, [r7, #16]
 800535e:	4413      	add	r3, r2
 8005360:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005364:	461a      	mov	r2, r3
 8005366:	2310      	movs	r3, #16
 8005368:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	015a      	lsls	r2, r3, #5
 800536e:	693b      	ldr	r3, [r7, #16]
 8005370:	4413      	add	r3, r2
 8005372:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005376:	461a      	mov	r2, r3
 8005378:	2308      	movs	r3, #8
 800537a:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	68fa      	ldr	r2, [r7, #12]
 8005382:	b2d2      	uxtb	r2, r2
 8005384:	4611      	mov	r1, r2
 8005386:	4618      	mov	r0, r3
 8005388:	f002 ff8b 	bl	80082a2 <USB_HC_Halt>
 800538c:	e075      	b.n	800547a <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	015a      	lsls	r2, r3, #5
 8005392:	693b      	ldr	r3, [r7, #16]
 8005394:	4413      	add	r3, r2
 8005396:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800539a:	689b      	ldr	r3, [r3, #8]
 800539c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80053a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80053a4:	d134      	bne.n	8005410 <HCD_HC_IN_IRQHandler+0x1fe>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	015a      	lsls	r2, r3, #5
 80053aa:	693b      	ldr	r3, [r7, #16]
 80053ac:	4413      	add	r3, r2
 80053ae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80053b2:	68db      	ldr	r3, [r3, #12]
 80053b4:	68fa      	ldr	r2, [r7, #12]
 80053b6:	0151      	lsls	r1, r2, #5
 80053b8:	693a      	ldr	r2, [r7, #16]
 80053ba:	440a      	add	r2, r1
 80053bc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80053c0:	f043 0302 	orr.w	r3, r3, #2
 80053c4:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 80053c6:	687a      	ldr	r2, [r7, #4]
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	212c      	movs	r1, #44	; 0x2c
 80053cc:	fb01 f303 	mul.w	r3, r1, r3
 80053d0:	4413      	add	r3, r2
 80053d2:	3361      	adds	r3, #97	; 0x61
 80053d4:	2208      	movs	r2, #8
 80053d6:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	015a      	lsls	r2, r3, #5
 80053dc:	693b      	ldr	r3, [r7, #16]
 80053de:	4413      	add	r3, r2
 80053e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80053e4:	461a      	mov	r2, r3
 80053e6:	2310      	movs	r3, #16
 80053e8:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	015a      	lsls	r2, r3, #5
 80053ee:	693b      	ldr	r3, [r7, #16]
 80053f0:	4413      	add	r3, r2
 80053f2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80053f6:	461a      	mov	r2, r3
 80053f8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80053fc:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	68fa      	ldr	r2, [r7, #12]
 8005404:	b2d2      	uxtb	r2, r2
 8005406:	4611      	mov	r1, r2
 8005408:	4618      	mov	r0, r3
 800540a:	f002 ff4a 	bl	80082a2 <USB_HC_Halt>
 800540e:	e034      	b.n	800547a <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	015a      	lsls	r2, r3, #5
 8005414:	693b      	ldr	r3, [r7, #16]
 8005416:	4413      	add	r3, r2
 8005418:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800541c:	689b      	ldr	r3, [r3, #8]
 800541e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005422:	2b80      	cmp	r3, #128	; 0x80
 8005424:	d129      	bne.n	800547a <HCD_HC_IN_IRQHandler+0x268>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	015a      	lsls	r2, r3, #5
 800542a:	693b      	ldr	r3, [r7, #16]
 800542c:	4413      	add	r3, r2
 800542e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005432:	68db      	ldr	r3, [r3, #12]
 8005434:	68fa      	ldr	r2, [r7, #12]
 8005436:	0151      	lsls	r1, r2, #5
 8005438:	693a      	ldr	r2, [r7, #16]
 800543a:	440a      	add	r2, r1
 800543c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005440:	f043 0302 	orr.w	r3, r3, #2
 8005444:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8005446:	687a      	ldr	r2, [r7, #4]
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	212c      	movs	r1, #44	; 0x2c
 800544c:	fb01 f303 	mul.w	r3, r1, r3
 8005450:	4413      	add	r3, r2
 8005452:	3361      	adds	r3, #97	; 0x61
 8005454:	2206      	movs	r2, #6
 8005456:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	68fa      	ldr	r2, [r7, #12]
 800545e:	b2d2      	uxtb	r2, r2
 8005460:	4611      	mov	r1, r2
 8005462:	4618      	mov	r0, r3
 8005464:	f002 ff1d 	bl	80082a2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	015a      	lsls	r2, r3, #5
 800546c:	693b      	ldr	r3, [r7, #16]
 800546e:	4413      	add	r3, r2
 8005470:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005474:	461a      	mov	r2, r3
 8005476:	2380      	movs	r3, #128	; 0x80
 8005478:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	015a      	lsls	r2, r3, #5
 800547e:	693b      	ldr	r3, [r7, #16]
 8005480:	4413      	add	r3, r2
 8005482:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005486:	689b      	ldr	r3, [r3, #8]
 8005488:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800548c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005490:	d122      	bne.n	80054d8 <HCD_HC_IN_IRQHandler+0x2c6>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	015a      	lsls	r2, r3, #5
 8005496:	693b      	ldr	r3, [r7, #16]
 8005498:	4413      	add	r3, r2
 800549a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800549e:	68db      	ldr	r3, [r3, #12]
 80054a0:	68fa      	ldr	r2, [r7, #12]
 80054a2:	0151      	lsls	r1, r2, #5
 80054a4:	693a      	ldr	r2, [r7, #16]
 80054a6:	440a      	add	r2, r1
 80054a8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80054ac:	f043 0302 	orr.w	r3, r3, #2
 80054b0:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	68fa      	ldr	r2, [r7, #12]
 80054b8:	b2d2      	uxtb	r2, r2
 80054ba:	4611      	mov	r1, r2
 80054bc:	4618      	mov	r0, r3
 80054be:	f002 fef0 	bl	80082a2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	015a      	lsls	r2, r3, #5
 80054c6:	693b      	ldr	r3, [r7, #16]
 80054c8:	4413      	add	r3, r2
 80054ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80054ce:	461a      	mov	r2, r3
 80054d0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80054d4:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 80054d6:	e2ba      	b.n	8005a4e <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	015a      	lsls	r2, r3, #5
 80054dc:	693b      	ldr	r3, [r7, #16]
 80054de:	4413      	add	r3, r2
 80054e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80054e4:	689b      	ldr	r3, [r3, #8]
 80054e6:	f003 0301 	and.w	r3, r3, #1
 80054ea:	2b01      	cmp	r3, #1
 80054ec:	f040 811b 	bne.w	8005726 <HCD_HC_IN_IRQHandler+0x514>
    if (hhcd->Init.dma_enable != 0U)
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	691b      	ldr	r3, [r3, #16]
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d019      	beq.n	800552c <HCD_HC_IN_IRQHandler+0x31a>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 80054f8:	687a      	ldr	r2, [r7, #4]
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	212c      	movs	r1, #44	; 0x2c
 80054fe:	fb01 f303 	mul.w	r3, r1, r3
 8005502:	4413      	add	r3, r2
 8005504:	3348      	adds	r3, #72	; 0x48
 8005506:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	0159      	lsls	r1, r3, #5
 800550c:	693b      	ldr	r3, [r7, #16]
 800550e:	440b      	add	r3, r1
 8005510:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005514:	691b      	ldr	r3, [r3, #16]
 8005516:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 800551a:	1ad2      	subs	r2, r2, r3
 800551c:	6879      	ldr	r1, [r7, #4]
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	202c      	movs	r0, #44	; 0x2c
 8005522:	fb00 f303 	mul.w	r3, r0, r3
 8005526:	440b      	add	r3, r1
 8005528:	3350      	adds	r3, #80	; 0x50
 800552a:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 800552c:	687a      	ldr	r2, [r7, #4]
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	212c      	movs	r1, #44	; 0x2c
 8005532:	fb01 f303 	mul.w	r3, r1, r3
 8005536:	4413      	add	r3, r2
 8005538:	3361      	adds	r3, #97	; 0x61
 800553a:	2201      	movs	r2, #1
 800553c:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 800553e:	687a      	ldr	r2, [r7, #4]
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	212c      	movs	r1, #44	; 0x2c
 8005544:	fb01 f303 	mul.w	r3, r1, r3
 8005548:	4413      	add	r3, r2
 800554a:	335c      	adds	r3, #92	; 0x5c
 800554c:	2200      	movs	r2, #0
 800554e:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	015a      	lsls	r2, r3, #5
 8005554:	693b      	ldr	r3, [r7, #16]
 8005556:	4413      	add	r3, r2
 8005558:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800555c:	461a      	mov	r2, r3
 800555e:	2301      	movs	r3, #1
 8005560:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8005562:	687a      	ldr	r2, [r7, #4]
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	212c      	movs	r1, #44	; 0x2c
 8005568:	fb01 f303 	mul.w	r3, r1, r3
 800556c:	4413      	add	r3, r2
 800556e:	333f      	adds	r3, #63	; 0x3f
 8005570:	781b      	ldrb	r3, [r3, #0]
 8005572:	2b00      	cmp	r3, #0
 8005574:	d009      	beq.n	800558a <HCD_HC_IN_IRQHandler+0x378>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8005576:	687a      	ldr	r2, [r7, #4]
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	212c      	movs	r1, #44	; 0x2c
 800557c:	fb01 f303 	mul.w	r3, r1, r3
 8005580:	4413      	add	r3, r2
 8005582:	333f      	adds	r3, #63	; 0x3f
 8005584:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8005586:	2b02      	cmp	r3, #2
 8005588:	d121      	bne.n	80055ce <HCD_HC_IN_IRQHandler+0x3bc>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	015a      	lsls	r2, r3, #5
 800558e:	693b      	ldr	r3, [r7, #16]
 8005590:	4413      	add	r3, r2
 8005592:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005596:	68db      	ldr	r3, [r3, #12]
 8005598:	68fa      	ldr	r2, [r7, #12]
 800559a:	0151      	lsls	r1, r2, #5
 800559c:	693a      	ldr	r2, [r7, #16]
 800559e:	440a      	add	r2, r1
 80055a0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80055a4:	f043 0302 	orr.w	r3, r3, #2
 80055a8:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	68fa      	ldr	r2, [r7, #12]
 80055b0:	b2d2      	uxtb	r2, r2
 80055b2:	4611      	mov	r1, r2
 80055b4:	4618      	mov	r0, r3
 80055b6:	f002 fe74 	bl	80082a2 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	015a      	lsls	r2, r3, #5
 80055be:	693b      	ldr	r3, [r7, #16]
 80055c0:	4413      	add	r3, r2
 80055c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80055c6:	461a      	mov	r2, r3
 80055c8:	2310      	movs	r3, #16
 80055ca:	6093      	str	r3, [r2, #8]
 80055cc:	e066      	b.n	800569c <HCD_HC_IN_IRQHandler+0x48a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 80055ce:	687a      	ldr	r2, [r7, #4]
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	212c      	movs	r1, #44	; 0x2c
 80055d4:	fb01 f303 	mul.w	r3, r1, r3
 80055d8:	4413      	add	r3, r2
 80055da:	333f      	adds	r3, #63	; 0x3f
 80055dc:	781b      	ldrb	r3, [r3, #0]
 80055de:	2b03      	cmp	r3, #3
 80055e0:	d127      	bne.n	8005632 <HCD_HC_IN_IRQHandler+0x420>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	015a      	lsls	r2, r3, #5
 80055e6:	693b      	ldr	r3, [r7, #16]
 80055e8:	4413      	add	r3, r2
 80055ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	68fa      	ldr	r2, [r7, #12]
 80055f2:	0151      	lsls	r1, r2, #5
 80055f4:	693a      	ldr	r2, [r7, #16]
 80055f6:	440a      	add	r2, r1
 80055f8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80055fc:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005600:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8005602:	687a      	ldr	r2, [r7, #4]
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	212c      	movs	r1, #44	; 0x2c
 8005608:	fb01 f303 	mul.w	r3, r1, r3
 800560c:	4413      	add	r3, r2
 800560e:	3360      	adds	r3, #96	; 0x60
 8005610:	2201      	movs	r2, #1
 8005612:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	b2d9      	uxtb	r1, r3
 8005618:	687a      	ldr	r2, [r7, #4]
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	202c      	movs	r0, #44	; 0x2c
 800561e:	fb00 f303 	mul.w	r3, r0, r3
 8005622:	4413      	add	r3, r2
 8005624:	3360      	adds	r3, #96	; 0x60
 8005626:	781b      	ldrb	r3, [r3, #0]
 8005628:	461a      	mov	r2, r3
 800562a:	6878      	ldr	r0, [r7, #4]
 800562c:	f009 fabe 	bl	800ebac <HAL_HCD_HC_NotifyURBChange_Callback>
 8005630:	e034      	b.n	800569c <HCD_HC_IN_IRQHandler+0x48a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC)
 8005632:	687a      	ldr	r2, [r7, #4]
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	212c      	movs	r1, #44	; 0x2c
 8005638:	fb01 f303 	mul.w	r3, r1, r3
 800563c:	4413      	add	r3, r2
 800563e:	333f      	adds	r3, #63	; 0x3f
 8005640:	781b      	ldrb	r3, [r3, #0]
 8005642:	2b01      	cmp	r3, #1
 8005644:	d12a      	bne.n	800569c <HCD_HC_IN_IRQHandler+0x48a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8005646:	687a      	ldr	r2, [r7, #4]
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	212c      	movs	r1, #44	; 0x2c
 800564c:	fb01 f303 	mul.w	r3, r1, r3
 8005650:	4413      	add	r3, r2
 8005652:	3360      	adds	r3, #96	; 0x60
 8005654:	2201      	movs	r2, #1
 8005656:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8005658:	687a      	ldr	r2, [r7, #4]
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	212c      	movs	r1, #44	; 0x2c
 800565e:	fb01 f303 	mul.w	r3, r1, r3
 8005662:	4413      	add	r3, r2
 8005664:	3354      	adds	r3, #84	; 0x54
 8005666:	781b      	ldrb	r3, [r3, #0]
 8005668:	f083 0301 	eor.w	r3, r3, #1
 800566c:	b2d8      	uxtb	r0, r3
 800566e:	687a      	ldr	r2, [r7, #4]
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	212c      	movs	r1, #44	; 0x2c
 8005674:	fb01 f303 	mul.w	r3, r1, r3
 8005678:	4413      	add	r3, r2
 800567a:	3354      	adds	r3, #84	; 0x54
 800567c:	4602      	mov	r2, r0
 800567e:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	b2d9      	uxtb	r1, r3
 8005684:	687a      	ldr	r2, [r7, #4]
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	202c      	movs	r0, #44	; 0x2c
 800568a:	fb00 f303 	mul.w	r3, r0, r3
 800568e:	4413      	add	r3, r2
 8005690:	3360      	adds	r3, #96	; 0x60
 8005692:	781b      	ldrb	r3, [r3, #0]
 8005694:	461a      	mov	r2, r3
 8005696:	6878      	ldr	r0, [r7, #4]
 8005698:	f009 fa88 	bl	800ebac <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	691b      	ldr	r3, [r3, #16]
 80056a0:	2b01      	cmp	r3, #1
 80056a2:	d12b      	bne.n	80056fc <HCD_HC_IN_IRQHandler+0x4ea>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 80056a4:	687a      	ldr	r2, [r7, #4]
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	212c      	movs	r1, #44	; 0x2c
 80056aa:	fb01 f303 	mul.w	r3, r1, r3
 80056ae:	4413      	add	r3, r2
 80056b0:	3348      	adds	r3, #72	; 0x48
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	6879      	ldr	r1, [r7, #4]
 80056b6:	68fa      	ldr	r2, [r7, #12]
 80056b8:	202c      	movs	r0, #44	; 0x2c
 80056ba:	fb00 f202 	mul.w	r2, r0, r2
 80056be:	440a      	add	r2, r1
 80056c0:	3240      	adds	r2, #64	; 0x40
 80056c2:	8812      	ldrh	r2, [r2, #0]
 80056c4:	fbb3 f3f2 	udiv	r3, r3, r2
 80056c8:	f003 0301 	and.w	r3, r3, #1
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	f000 81be 	beq.w	8005a4e <HCD_HC_IN_IRQHandler+0x83c>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 80056d2:	687a      	ldr	r2, [r7, #4]
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	212c      	movs	r1, #44	; 0x2c
 80056d8:	fb01 f303 	mul.w	r3, r1, r3
 80056dc:	4413      	add	r3, r2
 80056de:	3354      	adds	r3, #84	; 0x54
 80056e0:	781b      	ldrb	r3, [r3, #0]
 80056e2:	f083 0301 	eor.w	r3, r3, #1
 80056e6:	b2d8      	uxtb	r0, r3
 80056e8:	687a      	ldr	r2, [r7, #4]
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	212c      	movs	r1, #44	; 0x2c
 80056ee:	fb01 f303 	mul.w	r3, r1, r3
 80056f2:	4413      	add	r3, r2
 80056f4:	3354      	adds	r3, #84	; 0x54
 80056f6:	4602      	mov	r2, r0
 80056f8:	701a      	strb	r2, [r3, #0]
}
 80056fa:	e1a8      	b.n	8005a4e <HCD_HC_IN_IRQHandler+0x83c>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 80056fc:	687a      	ldr	r2, [r7, #4]
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	212c      	movs	r1, #44	; 0x2c
 8005702:	fb01 f303 	mul.w	r3, r1, r3
 8005706:	4413      	add	r3, r2
 8005708:	3354      	adds	r3, #84	; 0x54
 800570a:	781b      	ldrb	r3, [r3, #0]
 800570c:	f083 0301 	eor.w	r3, r3, #1
 8005710:	b2d8      	uxtb	r0, r3
 8005712:	687a      	ldr	r2, [r7, #4]
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	212c      	movs	r1, #44	; 0x2c
 8005718:	fb01 f303 	mul.w	r3, r1, r3
 800571c:	4413      	add	r3, r2
 800571e:	3354      	adds	r3, #84	; 0x54
 8005720:	4602      	mov	r2, r0
 8005722:	701a      	strb	r2, [r3, #0]
}
 8005724:	e193      	b.n	8005a4e <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	015a      	lsls	r2, r3, #5
 800572a:	693b      	ldr	r3, [r7, #16]
 800572c:	4413      	add	r3, r2
 800572e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005732:	689b      	ldr	r3, [r3, #8]
 8005734:	f003 0302 	and.w	r3, r3, #2
 8005738:	2b02      	cmp	r3, #2
 800573a:	f040 8106 	bne.w	800594a <HCD_HC_IN_IRQHandler+0x738>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	015a      	lsls	r2, r3, #5
 8005742:	693b      	ldr	r3, [r7, #16]
 8005744:	4413      	add	r3, r2
 8005746:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800574a:	68db      	ldr	r3, [r3, #12]
 800574c:	68fa      	ldr	r2, [r7, #12]
 800574e:	0151      	lsls	r1, r2, #5
 8005750:	693a      	ldr	r2, [r7, #16]
 8005752:	440a      	add	r2, r1
 8005754:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005758:	f023 0302 	bic.w	r3, r3, #2
 800575c:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 800575e:	687a      	ldr	r2, [r7, #4]
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	212c      	movs	r1, #44	; 0x2c
 8005764:	fb01 f303 	mul.w	r3, r1, r3
 8005768:	4413      	add	r3, r2
 800576a:	3361      	adds	r3, #97	; 0x61
 800576c:	781b      	ldrb	r3, [r3, #0]
 800576e:	2b01      	cmp	r3, #1
 8005770:	d109      	bne.n	8005786 <HCD_HC_IN_IRQHandler+0x574>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8005772:	687a      	ldr	r2, [r7, #4]
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	212c      	movs	r1, #44	; 0x2c
 8005778:	fb01 f303 	mul.w	r3, r1, r3
 800577c:	4413      	add	r3, r2
 800577e:	3360      	adds	r3, #96	; 0x60
 8005780:	2201      	movs	r2, #1
 8005782:	701a      	strb	r2, [r3, #0]
 8005784:	e0c9      	b.n	800591a <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8005786:	687a      	ldr	r2, [r7, #4]
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	212c      	movs	r1, #44	; 0x2c
 800578c:	fb01 f303 	mul.w	r3, r1, r3
 8005790:	4413      	add	r3, r2
 8005792:	3361      	adds	r3, #97	; 0x61
 8005794:	781b      	ldrb	r3, [r3, #0]
 8005796:	2b05      	cmp	r3, #5
 8005798:	d109      	bne.n	80057ae <HCD_HC_IN_IRQHandler+0x59c>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 800579a:	687a      	ldr	r2, [r7, #4]
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	212c      	movs	r1, #44	; 0x2c
 80057a0:	fb01 f303 	mul.w	r3, r1, r3
 80057a4:	4413      	add	r3, r2
 80057a6:	3360      	adds	r3, #96	; 0x60
 80057a8:	2205      	movs	r2, #5
 80057aa:	701a      	strb	r2, [r3, #0]
 80057ac:	e0b5      	b.n	800591a <HCD_HC_IN_IRQHandler+0x708>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80057ae:	687a      	ldr	r2, [r7, #4]
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	212c      	movs	r1, #44	; 0x2c
 80057b4:	fb01 f303 	mul.w	r3, r1, r3
 80057b8:	4413      	add	r3, r2
 80057ba:	3361      	adds	r3, #97	; 0x61
 80057bc:	781b      	ldrb	r3, [r3, #0]
 80057be:	2b06      	cmp	r3, #6
 80057c0:	d009      	beq.n	80057d6 <HCD_HC_IN_IRQHandler+0x5c4>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 80057c2:	687a      	ldr	r2, [r7, #4]
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	212c      	movs	r1, #44	; 0x2c
 80057c8:	fb01 f303 	mul.w	r3, r1, r3
 80057cc:	4413      	add	r3, r2
 80057ce:	3361      	adds	r3, #97	; 0x61
 80057d0:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80057d2:	2b08      	cmp	r3, #8
 80057d4:	d150      	bne.n	8005878 <HCD_HC_IN_IRQHandler+0x666>
      hhcd->hc[ch_num].ErrCnt++;
 80057d6:	687a      	ldr	r2, [r7, #4]
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	212c      	movs	r1, #44	; 0x2c
 80057dc:	fb01 f303 	mul.w	r3, r1, r3
 80057e0:	4413      	add	r3, r2
 80057e2:	335c      	adds	r3, #92	; 0x5c
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	1c5a      	adds	r2, r3, #1
 80057e8:	6879      	ldr	r1, [r7, #4]
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	202c      	movs	r0, #44	; 0x2c
 80057ee:	fb00 f303 	mul.w	r3, r0, r3
 80057f2:	440b      	add	r3, r1
 80057f4:	335c      	adds	r3, #92	; 0x5c
 80057f6:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80057f8:	687a      	ldr	r2, [r7, #4]
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	212c      	movs	r1, #44	; 0x2c
 80057fe:	fb01 f303 	mul.w	r3, r1, r3
 8005802:	4413      	add	r3, r2
 8005804:	335c      	adds	r3, #92	; 0x5c
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	2b02      	cmp	r3, #2
 800580a:	d912      	bls.n	8005832 <HCD_HC_IN_IRQHandler+0x620>
        hhcd->hc[ch_num].ErrCnt = 0U;
 800580c:	687a      	ldr	r2, [r7, #4]
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	212c      	movs	r1, #44	; 0x2c
 8005812:	fb01 f303 	mul.w	r3, r1, r3
 8005816:	4413      	add	r3, r2
 8005818:	335c      	adds	r3, #92	; 0x5c
 800581a:	2200      	movs	r2, #0
 800581c:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 800581e:	687a      	ldr	r2, [r7, #4]
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	212c      	movs	r1, #44	; 0x2c
 8005824:	fb01 f303 	mul.w	r3, r1, r3
 8005828:	4413      	add	r3, r2
 800582a:	3360      	adds	r3, #96	; 0x60
 800582c:	2204      	movs	r2, #4
 800582e:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8005830:	e073      	b.n	800591a <HCD_HC_IN_IRQHandler+0x708>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8005832:	687a      	ldr	r2, [r7, #4]
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	212c      	movs	r1, #44	; 0x2c
 8005838:	fb01 f303 	mul.w	r3, r1, r3
 800583c:	4413      	add	r3, r2
 800583e:	3360      	adds	r3, #96	; 0x60
 8005840:	2202      	movs	r2, #2
 8005842:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	015a      	lsls	r2, r3, #5
 8005848:	693b      	ldr	r3, [r7, #16]
 800584a:	4413      	add	r3, r2
 800584c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005854:	68bb      	ldr	r3, [r7, #8]
 8005856:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800585a:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800585c:	68bb      	ldr	r3, [r7, #8]
 800585e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005862:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	015a      	lsls	r2, r3, #5
 8005868:	693b      	ldr	r3, [r7, #16]
 800586a:	4413      	add	r3, r2
 800586c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005870:	461a      	mov	r2, r3
 8005872:	68bb      	ldr	r3, [r7, #8]
 8005874:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8005876:	e050      	b.n	800591a <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8005878:	687a      	ldr	r2, [r7, #4]
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	212c      	movs	r1, #44	; 0x2c
 800587e:	fb01 f303 	mul.w	r3, r1, r3
 8005882:	4413      	add	r3, r2
 8005884:	3361      	adds	r3, #97	; 0x61
 8005886:	781b      	ldrb	r3, [r3, #0]
 8005888:	2b03      	cmp	r3, #3
 800588a:	d122      	bne.n	80058d2 <HCD_HC_IN_IRQHandler+0x6c0>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 800588c:	687a      	ldr	r2, [r7, #4]
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	212c      	movs	r1, #44	; 0x2c
 8005892:	fb01 f303 	mul.w	r3, r1, r3
 8005896:	4413      	add	r3, r2
 8005898:	3360      	adds	r3, #96	; 0x60
 800589a:	2202      	movs	r2, #2
 800589c:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	015a      	lsls	r2, r3, #5
 80058a2:	693b      	ldr	r3, [r7, #16]
 80058a4:	4413      	add	r3, r2
 80058a6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80058ae:	68bb      	ldr	r3, [r7, #8]
 80058b0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80058b4:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 80058b6:	68bb      	ldr	r3, [r7, #8]
 80058b8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80058bc:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	015a      	lsls	r2, r3, #5
 80058c2:	693b      	ldr	r3, [r7, #16]
 80058c4:	4413      	add	r3, r2
 80058c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80058ca:	461a      	mov	r2, r3
 80058cc:	68bb      	ldr	r3, [r7, #8]
 80058ce:	6013      	str	r3, [r2, #0]
 80058d0:	e023      	b.n	800591a <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 80058d2:	687a      	ldr	r2, [r7, #4]
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	212c      	movs	r1, #44	; 0x2c
 80058d8:	fb01 f303 	mul.w	r3, r1, r3
 80058dc:	4413      	add	r3, r2
 80058de:	3361      	adds	r3, #97	; 0x61
 80058e0:	781b      	ldrb	r3, [r3, #0]
 80058e2:	2b07      	cmp	r3, #7
 80058e4:	d119      	bne.n	800591a <HCD_HC_IN_IRQHandler+0x708>
      hhcd->hc[ch_num].ErrCnt++;
 80058e6:	687a      	ldr	r2, [r7, #4]
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	212c      	movs	r1, #44	; 0x2c
 80058ec:	fb01 f303 	mul.w	r3, r1, r3
 80058f0:	4413      	add	r3, r2
 80058f2:	335c      	adds	r3, #92	; 0x5c
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	1c5a      	adds	r2, r3, #1
 80058f8:	6879      	ldr	r1, [r7, #4]
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	202c      	movs	r0, #44	; 0x2c
 80058fe:	fb00 f303 	mul.w	r3, r0, r3
 8005902:	440b      	add	r3, r1
 8005904:	335c      	adds	r3, #92	; 0x5c
 8005906:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 8005908:	687a      	ldr	r2, [r7, #4]
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	212c      	movs	r1, #44	; 0x2c
 800590e:	fb01 f303 	mul.w	r3, r1, r3
 8005912:	4413      	add	r3, r2
 8005914:	3360      	adds	r3, #96	; 0x60
 8005916:	2204      	movs	r2, #4
 8005918:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	015a      	lsls	r2, r3, #5
 800591e:	693b      	ldr	r3, [r7, #16]
 8005920:	4413      	add	r3, r2
 8005922:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005926:	461a      	mov	r2, r3
 8005928:	2302      	movs	r3, #2
 800592a:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	b2d9      	uxtb	r1, r3
 8005930:	687a      	ldr	r2, [r7, #4]
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	202c      	movs	r0, #44	; 0x2c
 8005936:	fb00 f303 	mul.w	r3, r0, r3
 800593a:	4413      	add	r3, r2
 800593c:	3360      	adds	r3, #96	; 0x60
 800593e:	781b      	ldrb	r3, [r3, #0]
 8005940:	461a      	mov	r2, r3
 8005942:	6878      	ldr	r0, [r7, #4]
 8005944:	f009 f932 	bl	800ebac <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8005948:	e081      	b.n	8005a4e <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	015a      	lsls	r2, r3, #5
 800594e:	693b      	ldr	r3, [r7, #16]
 8005950:	4413      	add	r3, r2
 8005952:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005956:	689b      	ldr	r3, [r3, #8]
 8005958:	f003 0310 	and.w	r3, r3, #16
 800595c:	2b10      	cmp	r3, #16
 800595e:	d176      	bne.n	8005a4e <HCD_HC_IN_IRQHandler+0x83c>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8005960:	687a      	ldr	r2, [r7, #4]
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	212c      	movs	r1, #44	; 0x2c
 8005966:	fb01 f303 	mul.w	r3, r1, r3
 800596a:	4413      	add	r3, r2
 800596c:	333f      	adds	r3, #63	; 0x3f
 800596e:	781b      	ldrb	r3, [r3, #0]
 8005970:	2b03      	cmp	r3, #3
 8005972:	d121      	bne.n	80059b8 <HCD_HC_IN_IRQHandler+0x7a6>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8005974:	687a      	ldr	r2, [r7, #4]
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	212c      	movs	r1, #44	; 0x2c
 800597a:	fb01 f303 	mul.w	r3, r1, r3
 800597e:	4413      	add	r3, r2
 8005980:	335c      	adds	r3, #92	; 0x5c
 8005982:	2200      	movs	r2, #0
 8005984:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	015a      	lsls	r2, r3, #5
 800598a:	693b      	ldr	r3, [r7, #16]
 800598c:	4413      	add	r3, r2
 800598e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005992:	68db      	ldr	r3, [r3, #12]
 8005994:	68fa      	ldr	r2, [r7, #12]
 8005996:	0151      	lsls	r1, r2, #5
 8005998:	693a      	ldr	r2, [r7, #16]
 800599a:	440a      	add	r2, r1
 800599c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80059a0:	f043 0302 	orr.w	r3, r3, #2
 80059a4:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	68fa      	ldr	r2, [r7, #12]
 80059ac:	b2d2      	uxtb	r2, r2
 80059ae:	4611      	mov	r1, r2
 80059b0:	4618      	mov	r0, r3
 80059b2:	f002 fc76 	bl	80082a2 <USB_HC_Halt>
 80059b6:	e041      	b.n	8005a3c <HCD_HC_IN_IRQHandler+0x82a>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80059b8:	687a      	ldr	r2, [r7, #4]
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	212c      	movs	r1, #44	; 0x2c
 80059be:	fb01 f303 	mul.w	r3, r1, r3
 80059c2:	4413      	add	r3, r2
 80059c4:	333f      	adds	r3, #63	; 0x3f
 80059c6:	781b      	ldrb	r3, [r3, #0]
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d009      	beq.n	80059e0 <HCD_HC_IN_IRQHandler+0x7ce>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 80059cc:	687a      	ldr	r2, [r7, #4]
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	212c      	movs	r1, #44	; 0x2c
 80059d2:	fb01 f303 	mul.w	r3, r1, r3
 80059d6:	4413      	add	r3, r2
 80059d8:	333f      	adds	r3, #63	; 0x3f
 80059da:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80059dc:	2b02      	cmp	r3, #2
 80059de:	d12d      	bne.n	8005a3c <HCD_HC_IN_IRQHandler+0x82a>
      hhcd->hc[ch_num].ErrCnt = 0U;
 80059e0:	687a      	ldr	r2, [r7, #4]
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	212c      	movs	r1, #44	; 0x2c
 80059e6:	fb01 f303 	mul.w	r3, r1, r3
 80059ea:	4413      	add	r3, r2
 80059ec:	335c      	adds	r3, #92	; 0x5c
 80059ee:	2200      	movs	r2, #0
 80059f0:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	691b      	ldr	r3, [r3, #16]
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d120      	bne.n	8005a3c <HCD_HC_IN_IRQHandler+0x82a>
        hhcd->hc[ch_num].state = HC_NAK;
 80059fa:	687a      	ldr	r2, [r7, #4]
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	212c      	movs	r1, #44	; 0x2c
 8005a00:	fb01 f303 	mul.w	r3, r1, r3
 8005a04:	4413      	add	r3, r2
 8005a06:	3361      	adds	r3, #97	; 0x61
 8005a08:	2203      	movs	r2, #3
 8005a0a:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	015a      	lsls	r2, r3, #5
 8005a10:	693b      	ldr	r3, [r7, #16]
 8005a12:	4413      	add	r3, r2
 8005a14:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a18:	68db      	ldr	r3, [r3, #12]
 8005a1a:	68fa      	ldr	r2, [r7, #12]
 8005a1c:	0151      	lsls	r1, r2, #5
 8005a1e:	693a      	ldr	r2, [r7, #16]
 8005a20:	440a      	add	r2, r1
 8005a22:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005a26:	f043 0302 	orr.w	r3, r3, #2
 8005a2a:	60d3      	str	r3, [r2, #12]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	68fa      	ldr	r2, [r7, #12]
 8005a32:	b2d2      	uxtb	r2, r2
 8005a34:	4611      	mov	r1, r2
 8005a36:	4618      	mov	r0, r3
 8005a38:	f002 fc33 	bl	80082a2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	015a      	lsls	r2, r3, #5
 8005a40:	693b      	ldr	r3, [r7, #16]
 8005a42:	4413      	add	r3, r2
 8005a44:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a48:	461a      	mov	r2, r3
 8005a4a:	2310      	movs	r3, #16
 8005a4c:	6093      	str	r3, [r2, #8]
}
 8005a4e:	bf00      	nop
 8005a50:	3718      	adds	r7, #24
 8005a52:	46bd      	mov	sp, r7
 8005a54:	bd80      	pop	{r7, pc}

08005a56 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8005a56:	b580      	push	{r7, lr}
 8005a58:	b088      	sub	sp, #32
 8005a5a:	af00      	add	r7, sp, #0
 8005a5c:	6078      	str	r0, [r7, #4]
 8005a5e:	460b      	mov	r3, r1
 8005a60:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a68:	69fb      	ldr	r3, [r7, #28]
 8005a6a:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 8005a6c:	78fb      	ldrb	r3, [r7, #3]
 8005a6e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8005a70:	697b      	ldr	r3, [r7, #20]
 8005a72:	015a      	lsls	r2, r3, #5
 8005a74:	69bb      	ldr	r3, [r7, #24]
 8005a76:	4413      	add	r3, r2
 8005a78:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a7c:	689b      	ldr	r3, [r3, #8]
 8005a7e:	f003 0304 	and.w	r3, r3, #4
 8005a82:	2b04      	cmp	r3, #4
 8005a84:	d119      	bne.n	8005aba <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8005a86:	697b      	ldr	r3, [r7, #20]
 8005a88:	015a      	lsls	r2, r3, #5
 8005a8a:	69bb      	ldr	r3, [r7, #24]
 8005a8c:	4413      	add	r3, r2
 8005a8e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a92:	461a      	mov	r2, r3
 8005a94:	2304      	movs	r3, #4
 8005a96:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005a98:	697b      	ldr	r3, [r7, #20]
 8005a9a:	015a      	lsls	r2, r3, #5
 8005a9c:	69bb      	ldr	r3, [r7, #24]
 8005a9e:	4413      	add	r3, r2
 8005aa0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005aa4:	68db      	ldr	r3, [r3, #12]
 8005aa6:	697a      	ldr	r2, [r7, #20]
 8005aa8:	0151      	lsls	r1, r2, #5
 8005aaa:	69ba      	ldr	r2, [r7, #24]
 8005aac:	440a      	add	r2, r1
 8005aae:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005ab2:	f043 0302 	orr.w	r3, r3, #2
 8005ab6:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 8005ab8:	e3ca      	b.n	8006250 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8005aba:	697b      	ldr	r3, [r7, #20]
 8005abc:	015a      	lsls	r2, r3, #5
 8005abe:	69bb      	ldr	r3, [r7, #24]
 8005ac0:	4413      	add	r3, r2
 8005ac2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ac6:	689b      	ldr	r3, [r3, #8]
 8005ac8:	f003 0320 	and.w	r3, r3, #32
 8005acc:	2b20      	cmp	r3, #32
 8005ace:	d13e      	bne.n	8005b4e <HCD_HC_OUT_IRQHandler+0xf8>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8005ad0:	697b      	ldr	r3, [r7, #20]
 8005ad2:	015a      	lsls	r2, r3, #5
 8005ad4:	69bb      	ldr	r3, [r7, #24]
 8005ad6:	4413      	add	r3, r2
 8005ad8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005adc:	461a      	mov	r2, r3
 8005ade:	2320      	movs	r3, #32
 8005ae0:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8005ae2:	687a      	ldr	r2, [r7, #4]
 8005ae4:	697b      	ldr	r3, [r7, #20]
 8005ae6:	212c      	movs	r1, #44	; 0x2c
 8005ae8:	fb01 f303 	mul.w	r3, r1, r3
 8005aec:	4413      	add	r3, r2
 8005aee:	333d      	adds	r3, #61	; 0x3d
 8005af0:	781b      	ldrb	r3, [r3, #0]
 8005af2:	2b01      	cmp	r3, #1
 8005af4:	f040 83ac 	bne.w	8006250 <HCD_HC_OUT_IRQHandler+0x7fa>
      hhcd->hc[ch_num].do_ping = 0U;
 8005af8:	687a      	ldr	r2, [r7, #4]
 8005afa:	697b      	ldr	r3, [r7, #20]
 8005afc:	212c      	movs	r1, #44	; 0x2c
 8005afe:	fb01 f303 	mul.w	r3, r1, r3
 8005b02:	4413      	add	r3, r2
 8005b04:	333d      	adds	r3, #61	; 0x3d
 8005b06:	2200      	movs	r2, #0
 8005b08:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8005b0a:	687a      	ldr	r2, [r7, #4]
 8005b0c:	697b      	ldr	r3, [r7, #20]
 8005b0e:	212c      	movs	r1, #44	; 0x2c
 8005b10:	fb01 f303 	mul.w	r3, r1, r3
 8005b14:	4413      	add	r3, r2
 8005b16:	3360      	adds	r3, #96	; 0x60
 8005b18:	2202      	movs	r2, #2
 8005b1a:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005b1c:	697b      	ldr	r3, [r7, #20]
 8005b1e:	015a      	lsls	r2, r3, #5
 8005b20:	69bb      	ldr	r3, [r7, #24]
 8005b22:	4413      	add	r3, r2
 8005b24:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b28:	68db      	ldr	r3, [r3, #12]
 8005b2a:	697a      	ldr	r2, [r7, #20]
 8005b2c:	0151      	lsls	r1, r2, #5
 8005b2e:	69ba      	ldr	r2, [r7, #24]
 8005b30:	440a      	add	r2, r1
 8005b32:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005b36:	f043 0302 	orr.w	r3, r3, #2
 8005b3a:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	697a      	ldr	r2, [r7, #20]
 8005b42:	b2d2      	uxtb	r2, r2
 8005b44:	4611      	mov	r1, r2
 8005b46:	4618      	mov	r0, r3
 8005b48:	f002 fbab 	bl	80082a2 <USB_HC_Halt>
}
 8005b4c:	e380      	b.n	8006250 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8005b4e:	697b      	ldr	r3, [r7, #20]
 8005b50:	015a      	lsls	r2, r3, #5
 8005b52:	69bb      	ldr	r3, [r7, #24]
 8005b54:	4413      	add	r3, r2
 8005b56:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b5a:	689b      	ldr	r3, [r3, #8]
 8005b5c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005b60:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005b64:	d122      	bne.n	8005bac <HCD_HC_OUT_IRQHandler+0x156>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005b66:	697b      	ldr	r3, [r7, #20]
 8005b68:	015a      	lsls	r2, r3, #5
 8005b6a:	69bb      	ldr	r3, [r7, #24]
 8005b6c:	4413      	add	r3, r2
 8005b6e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b72:	68db      	ldr	r3, [r3, #12]
 8005b74:	697a      	ldr	r2, [r7, #20]
 8005b76:	0151      	lsls	r1, r2, #5
 8005b78:	69ba      	ldr	r2, [r7, #24]
 8005b7a:	440a      	add	r2, r1
 8005b7c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005b80:	f043 0302 	orr.w	r3, r3, #2
 8005b84:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	697a      	ldr	r2, [r7, #20]
 8005b8c:	b2d2      	uxtb	r2, r2
 8005b8e:	4611      	mov	r1, r2
 8005b90:	4618      	mov	r0, r3
 8005b92:	f002 fb86 	bl	80082a2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8005b96:	697b      	ldr	r3, [r7, #20]
 8005b98:	015a      	lsls	r2, r3, #5
 8005b9a:	69bb      	ldr	r3, [r7, #24]
 8005b9c:	4413      	add	r3, r2
 8005b9e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ba2:	461a      	mov	r2, r3
 8005ba4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005ba8:	6093      	str	r3, [r2, #8]
}
 8005baa:	e351      	b.n	8006250 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8005bac:	697b      	ldr	r3, [r7, #20]
 8005bae:	015a      	lsls	r2, r3, #5
 8005bb0:	69bb      	ldr	r3, [r7, #24]
 8005bb2:	4413      	add	r3, r2
 8005bb4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005bb8:	689b      	ldr	r3, [r3, #8]
 8005bba:	f003 0301 	and.w	r3, r3, #1
 8005bbe:	2b01      	cmp	r3, #1
 8005bc0:	d150      	bne.n	8005c64 <HCD_HC_OUT_IRQHandler+0x20e>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8005bc2:	687a      	ldr	r2, [r7, #4]
 8005bc4:	697b      	ldr	r3, [r7, #20]
 8005bc6:	212c      	movs	r1, #44	; 0x2c
 8005bc8:	fb01 f303 	mul.w	r3, r1, r3
 8005bcc:	4413      	add	r3, r2
 8005bce:	335c      	adds	r3, #92	; 0x5c
 8005bd0:	2200      	movs	r2, #0
 8005bd2:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8005bd4:	697b      	ldr	r3, [r7, #20]
 8005bd6:	015a      	lsls	r2, r3, #5
 8005bd8:	69bb      	ldr	r3, [r7, #24]
 8005bda:	4413      	add	r3, r2
 8005bdc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005be0:	689b      	ldr	r3, [r3, #8]
 8005be2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005be6:	2b40      	cmp	r3, #64	; 0x40
 8005be8:	d111      	bne.n	8005c0e <HCD_HC_OUT_IRQHandler+0x1b8>
      hhcd->hc[ch_num].do_ping = 1U;
 8005bea:	687a      	ldr	r2, [r7, #4]
 8005bec:	697b      	ldr	r3, [r7, #20]
 8005bee:	212c      	movs	r1, #44	; 0x2c
 8005bf0:	fb01 f303 	mul.w	r3, r1, r3
 8005bf4:	4413      	add	r3, r2
 8005bf6:	333d      	adds	r3, #61	; 0x3d
 8005bf8:	2201      	movs	r2, #1
 8005bfa:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8005bfc:	697b      	ldr	r3, [r7, #20]
 8005bfe:	015a      	lsls	r2, r3, #5
 8005c00:	69bb      	ldr	r3, [r7, #24]
 8005c02:	4413      	add	r3, r2
 8005c04:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c08:	461a      	mov	r2, r3
 8005c0a:	2340      	movs	r3, #64	; 0x40
 8005c0c:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005c0e:	697b      	ldr	r3, [r7, #20]
 8005c10:	015a      	lsls	r2, r3, #5
 8005c12:	69bb      	ldr	r3, [r7, #24]
 8005c14:	4413      	add	r3, r2
 8005c16:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c1a:	68db      	ldr	r3, [r3, #12]
 8005c1c:	697a      	ldr	r2, [r7, #20]
 8005c1e:	0151      	lsls	r1, r2, #5
 8005c20:	69ba      	ldr	r2, [r7, #24]
 8005c22:	440a      	add	r2, r1
 8005c24:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005c28:	f043 0302 	orr.w	r3, r3, #2
 8005c2c:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	697a      	ldr	r2, [r7, #20]
 8005c34:	b2d2      	uxtb	r2, r2
 8005c36:	4611      	mov	r1, r2
 8005c38:	4618      	mov	r0, r3
 8005c3a:	f002 fb32 	bl	80082a2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8005c3e:	697b      	ldr	r3, [r7, #20]
 8005c40:	015a      	lsls	r2, r3, #5
 8005c42:	69bb      	ldr	r3, [r7, #24]
 8005c44:	4413      	add	r3, r2
 8005c46:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c4a:	461a      	mov	r2, r3
 8005c4c:	2301      	movs	r3, #1
 8005c4e:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8005c50:	687a      	ldr	r2, [r7, #4]
 8005c52:	697b      	ldr	r3, [r7, #20]
 8005c54:	212c      	movs	r1, #44	; 0x2c
 8005c56:	fb01 f303 	mul.w	r3, r1, r3
 8005c5a:	4413      	add	r3, r2
 8005c5c:	3361      	adds	r3, #97	; 0x61
 8005c5e:	2201      	movs	r2, #1
 8005c60:	701a      	strb	r2, [r3, #0]
}
 8005c62:	e2f5      	b.n	8006250 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8005c64:	697b      	ldr	r3, [r7, #20]
 8005c66:	015a      	lsls	r2, r3, #5
 8005c68:	69bb      	ldr	r3, [r7, #24]
 8005c6a:	4413      	add	r3, r2
 8005c6c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c70:	689b      	ldr	r3, [r3, #8]
 8005c72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c76:	2b40      	cmp	r3, #64	; 0x40
 8005c78:	d13c      	bne.n	8005cf4 <HCD_HC_OUT_IRQHandler+0x29e>
    hhcd->hc[ch_num].state = HC_NYET;
 8005c7a:	687a      	ldr	r2, [r7, #4]
 8005c7c:	697b      	ldr	r3, [r7, #20]
 8005c7e:	212c      	movs	r1, #44	; 0x2c
 8005c80:	fb01 f303 	mul.w	r3, r1, r3
 8005c84:	4413      	add	r3, r2
 8005c86:	3361      	adds	r3, #97	; 0x61
 8005c88:	2204      	movs	r2, #4
 8005c8a:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8005c8c:	687a      	ldr	r2, [r7, #4]
 8005c8e:	697b      	ldr	r3, [r7, #20]
 8005c90:	212c      	movs	r1, #44	; 0x2c
 8005c92:	fb01 f303 	mul.w	r3, r1, r3
 8005c96:	4413      	add	r3, r2
 8005c98:	333d      	adds	r3, #61	; 0x3d
 8005c9a:	2201      	movs	r2, #1
 8005c9c:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8005c9e:	687a      	ldr	r2, [r7, #4]
 8005ca0:	697b      	ldr	r3, [r7, #20]
 8005ca2:	212c      	movs	r1, #44	; 0x2c
 8005ca4:	fb01 f303 	mul.w	r3, r1, r3
 8005ca8:	4413      	add	r3, r2
 8005caa:	335c      	adds	r3, #92	; 0x5c
 8005cac:	2200      	movs	r2, #0
 8005cae:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005cb0:	697b      	ldr	r3, [r7, #20]
 8005cb2:	015a      	lsls	r2, r3, #5
 8005cb4:	69bb      	ldr	r3, [r7, #24]
 8005cb6:	4413      	add	r3, r2
 8005cb8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005cbc:	68db      	ldr	r3, [r3, #12]
 8005cbe:	697a      	ldr	r2, [r7, #20]
 8005cc0:	0151      	lsls	r1, r2, #5
 8005cc2:	69ba      	ldr	r2, [r7, #24]
 8005cc4:	440a      	add	r2, r1
 8005cc6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005cca:	f043 0302 	orr.w	r3, r3, #2
 8005cce:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	697a      	ldr	r2, [r7, #20]
 8005cd6:	b2d2      	uxtb	r2, r2
 8005cd8:	4611      	mov	r1, r2
 8005cda:	4618      	mov	r0, r3
 8005cdc:	f002 fae1 	bl	80082a2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8005ce0:	697b      	ldr	r3, [r7, #20]
 8005ce2:	015a      	lsls	r2, r3, #5
 8005ce4:	69bb      	ldr	r3, [r7, #24]
 8005ce6:	4413      	add	r3, r2
 8005ce8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005cec:	461a      	mov	r2, r3
 8005cee:	2340      	movs	r3, #64	; 0x40
 8005cf0:	6093      	str	r3, [r2, #8]
}
 8005cf2:	e2ad      	b.n	8006250 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8005cf4:	697b      	ldr	r3, [r7, #20]
 8005cf6:	015a      	lsls	r2, r3, #5
 8005cf8:	69bb      	ldr	r3, [r7, #24]
 8005cfa:	4413      	add	r3, r2
 8005cfc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d00:	689b      	ldr	r3, [r3, #8]
 8005d02:	f003 0308 	and.w	r3, r3, #8
 8005d06:	2b08      	cmp	r3, #8
 8005d08:	d12a      	bne.n	8005d60 <HCD_HC_OUT_IRQHandler+0x30a>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8005d0a:	697b      	ldr	r3, [r7, #20]
 8005d0c:	015a      	lsls	r2, r3, #5
 8005d0e:	69bb      	ldr	r3, [r7, #24]
 8005d10:	4413      	add	r3, r2
 8005d12:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d16:	461a      	mov	r2, r3
 8005d18:	2308      	movs	r3, #8
 8005d1a:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005d1c:	697b      	ldr	r3, [r7, #20]
 8005d1e:	015a      	lsls	r2, r3, #5
 8005d20:	69bb      	ldr	r3, [r7, #24]
 8005d22:	4413      	add	r3, r2
 8005d24:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d28:	68db      	ldr	r3, [r3, #12]
 8005d2a:	697a      	ldr	r2, [r7, #20]
 8005d2c:	0151      	lsls	r1, r2, #5
 8005d2e:	69ba      	ldr	r2, [r7, #24]
 8005d30:	440a      	add	r2, r1
 8005d32:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005d36:	f043 0302 	orr.w	r3, r3, #2
 8005d3a:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	697a      	ldr	r2, [r7, #20]
 8005d42:	b2d2      	uxtb	r2, r2
 8005d44:	4611      	mov	r1, r2
 8005d46:	4618      	mov	r0, r3
 8005d48:	f002 faab 	bl	80082a2 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 8005d4c:	687a      	ldr	r2, [r7, #4]
 8005d4e:	697b      	ldr	r3, [r7, #20]
 8005d50:	212c      	movs	r1, #44	; 0x2c
 8005d52:	fb01 f303 	mul.w	r3, r1, r3
 8005d56:	4413      	add	r3, r2
 8005d58:	3361      	adds	r3, #97	; 0x61
 8005d5a:	2205      	movs	r2, #5
 8005d5c:	701a      	strb	r2, [r3, #0]
}
 8005d5e:	e277      	b.n	8006250 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8005d60:	697b      	ldr	r3, [r7, #20]
 8005d62:	015a      	lsls	r2, r3, #5
 8005d64:	69bb      	ldr	r3, [r7, #24]
 8005d66:	4413      	add	r3, r2
 8005d68:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d6c:	689b      	ldr	r3, [r3, #8]
 8005d6e:	f003 0310 	and.w	r3, r3, #16
 8005d72:	2b10      	cmp	r3, #16
 8005d74:	d150      	bne.n	8005e18 <HCD_HC_OUT_IRQHandler+0x3c2>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8005d76:	687a      	ldr	r2, [r7, #4]
 8005d78:	697b      	ldr	r3, [r7, #20]
 8005d7a:	212c      	movs	r1, #44	; 0x2c
 8005d7c:	fb01 f303 	mul.w	r3, r1, r3
 8005d80:	4413      	add	r3, r2
 8005d82:	335c      	adds	r3, #92	; 0x5c
 8005d84:	2200      	movs	r2, #0
 8005d86:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8005d88:	687a      	ldr	r2, [r7, #4]
 8005d8a:	697b      	ldr	r3, [r7, #20]
 8005d8c:	212c      	movs	r1, #44	; 0x2c
 8005d8e:	fb01 f303 	mul.w	r3, r1, r3
 8005d92:	4413      	add	r3, r2
 8005d94:	3361      	adds	r3, #97	; 0x61
 8005d96:	2203      	movs	r2, #3
 8005d98:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8005d9a:	687a      	ldr	r2, [r7, #4]
 8005d9c:	697b      	ldr	r3, [r7, #20]
 8005d9e:	212c      	movs	r1, #44	; 0x2c
 8005da0:	fb01 f303 	mul.w	r3, r1, r3
 8005da4:	4413      	add	r3, r2
 8005da6:	333d      	adds	r3, #61	; 0x3d
 8005da8:	781b      	ldrb	r3, [r3, #0]
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d112      	bne.n	8005dd4 <HCD_HC_OUT_IRQHandler+0x37e>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 8005dae:	687a      	ldr	r2, [r7, #4]
 8005db0:	697b      	ldr	r3, [r7, #20]
 8005db2:	212c      	movs	r1, #44	; 0x2c
 8005db4:	fb01 f303 	mul.w	r3, r1, r3
 8005db8:	4413      	add	r3, r2
 8005dba:	333c      	adds	r3, #60	; 0x3c
 8005dbc:	781b      	ldrb	r3, [r3, #0]
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d108      	bne.n	8005dd4 <HCD_HC_OUT_IRQHandler+0x37e>
        hhcd->hc[ch_num].do_ping = 1U;
 8005dc2:	687a      	ldr	r2, [r7, #4]
 8005dc4:	697b      	ldr	r3, [r7, #20]
 8005dc6:	212c      	movs	r1, #44	; 0x2c
 8005dc8:	fb01 f303 	mul.w	r3, r1, r3
 8005dcc:	4413      	add	r3, r2
 8005dce:	333d      	adds	r3, #61	; 0x3d
 8005dd0:	2201      	movs	r2, #1
 8005dd2:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005dd4:	697b      	ldr	r3, [r7, #20]
 8005dd6:	015a      	lsls	r2, r3, #5
 8005dd8:	69bb      	ldr	r3, [r7, #24]
 8005dda:	4413      	add	r3, r2
 8005ddc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005de0:	68db      	ldr	r3, [r3, #12]
 8005de2:	697a      	ldr	r2, [r7, #20]
 8005de4:	0151      	lsls	r1, r2, #5
 8005de6:	69ba      	ldr	r2, [r7, #24]
 8005de8:	440a      	add	r2, r1
 8005dea:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005dee:	f043 0302 	orr.w	r3, r3, #2
 8005df2:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	697a      	ldr	r2, [r7, #20]
 8005dfa:	b2d2      	uxtb	r2, r2
 8005dfc:	4611      	mov	r1, r2
 8005dfe:	4618      	mov	r0, r3
 8005e00:	f002 fa4f 	bl	80082a2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8005e04:	697b      	ldr	r3, [r7, #20]
 8005e06:	015a      	lsls	r2, r3, #5
 8005e08:	69bb      	ldr	r3, [r7, #24]
 8005e0a:	4413      	add	r3, r2
 8005e0c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e10:	461a      	mov	r2, r3
 8005e12:	2310      	movs	r3, #16
 8005e14:	6093      	str	r3, [r2, #8]
}
 8005e16:	e21b      	b.n	8006250 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8005e18:	697b      	ldr	r3, [r7, #20]
 8005e1a:	015a      	lsls	r2, r3, #5
 8005e1c:	69bb      	ldr	r3, [r7, #24]
 8005e1e:	4413      	add	r3, r2
 8005e20:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e24:	689b      	ldr	r3, [r3, #8]
 8005e26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e2a:	2b80      	cmp	r3, #128	; 0x80
 8005e2c:	d174      	bne.n	8005f18 <HCD_HC_OUT_IRQHandler+0x4c2>
    if (hhcd->Init.dma_enable == 0U)
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	691b      	ldr	r3, [r3, #16]
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d121      	bne.n	8005e7a <HCD_HC_OUT_IRQHandler+0x424>
      hhcd->hc[ch_num].state = HC_XACTERR;
 8005e36:	687a      	ldr	r2, [r7, #4]
 8005e38:	697b      	ldr	r3, [r7, #20]
 8005e3a:	212c      	movs	r1, #44	; 0x2c
 8005e3c:	fb01 f303 	mul.w	r3, r1, r3
 8005e40:	4413      	add	r3, r2
 8005e42:	3361      	adds	r3, #97	; 0x61
 8005e44:	2206      	movs	r2, #6
 8005e46:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005e48:	697b      	ldr	r3, [r7, #20]
 8005e4a:	015a      	lsls	r2, r3, #5
 8005e4c:	69bb      	ldr	r3, [r7, #24]
 8005e4e:	4413      	add	r3, r2
 8005e50:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e54:	68db      	ldr	r3, [r3, #12]
 8005e56:	697a      	ldr	r2, [r7, #20]
 8005e58:	0151      	lsls	r1, r2, #5
 8005e5a:	69ba      	ldr	r2, [r7, #24]
 8005e5c:	440a      	add	r2, r1
 8005e5e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005e62:	f043 0302 	orr.w	r3, r3, #2
 8005e66:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	697a      	ldr	r2, [r7, #20]
 8005e6e:	b2d2      	uxtb	r2, r2
 8005e70:	4611      	mov	r1, r2
 8005e72:	4618      	mov	r0, r3
 8005e74:	f002 fa15 	bl	80082a2 <USB_HC_Halt>
 8005e78:	e044      	b.n	8005f04 <HCD_HC_OUT_IRQHandler+0x4ae>
      hhcd->hc[ch_num].ErrCnt++;
 8005e7a:	687a      	ldr	r2, [r7, #4]
 8005e7c:	697b      	ldr	r3, [r7, #20]
 8005e7e:	212c      	movs	r1, #44	; 0x2c
 8005e80:	fb01 f303 	mul.w	r3, r1, r3
 8005e84:	4413      	add	r3, r2
 8005e86:	335c      	adds	r3, #92	; 0x5c
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	1c5a      	adds	r2, r3, #1
 8005e8c:	6879      	ldr	r1, [r7, #4]
 8005e8e:	697b      	ldr	r3, [r7, #20]
 8005e90:	202c      	movs	r0, #44	; 0x2c
 8005e92:	fb00 f303 	mul.w	r3, r0, r3
 8005e96:	440b      	add	r3, r1
 8005e98:	335c      	adds	r3, #92	; 0x5c
 8005e9a:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8005e9c:	687a      	ldr	r2, [r7, #4]
 8005e9e:	697b      	ldr	r3, [r7, #20]
 8005ea0:	212c      	movs	r1, #44	; 0x2c
 8005ea2:	fb01 f303 	mul.w	r3, r1, r3
 8005ea6:	4413      	add	r3, r2
 8005ea8:	335c      	adds	r3, #92	; 0x5c
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	2b02      	cmp	r3, #2
 8005eae:	d920      	bls.n	8005ef2 <HCD_HC_OUT_IRQHandler+0x49c>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8005eb0:	687a      	ldr	r2, [r7, #4]
 8005eb2:	697b      	ldr	r3, [r7, #20]
 8005eb4:	212c      	movs	r1, #44	; 0x2c
 8005eb6:	fb01 f303 	mul.w	r3, r1, r3
 8005eba:	4413      	add	r3, r2
 8005ebc:	335c      	adds	r3, #92	; 0x5c
 8005ebe:	2200      	movs	r2, #0
 8005ec0:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8005ec2:	687a      	ldr	r2, [r7, #4]
 8005ec4:	697b      	ldr	r3, [r7, #20]
 8005ec6:	212c      	movs	r1, #44	; 0x2c
 8005ec8:	fb01 f303 	mul.w	r3, r1, r3
 8005ecc:	4413      	add	r3, r2
 8005ece:	3360      	adds	r3, #96	; 0x60
 8005ed0:	2204      	movs	r2, #4
 8005ed2:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num,
 8005ed4:	697b      	ldr	r3, [r7, #20]
 8005ed6:	b2d9      	uxtb	r1, r3
 8005ed8:	687a      	ldr	r2, [r7, #4]
 8005eda:	697b      	ldr	r3, [r7, #20]
 8005edc:	202c      	movs	r0, #44	; 0x2c
 8005ede:	fb00 f303 	mul.w	r3, r0, r3
 8005ee2:	4413      	add	r3, r2
 8005ee4:	3360      	adds	r3, #96	; 0x60
 8005ee6:	781b      	ldrb	r3, [r3, #0]
 8005ee8:	461a      	mov	r2, r3
 8005eea:	6878      	ldr	r0, [r7, #4]
 8005eec:	f008 fe5e 	bl	800ebac <HAL_HCD_HC_NotifyURBChange_Callback>
 8005ef0:	e008      	b.n	8005f04 <HCD_HC_OUT_IRQHandler+0x4ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8005ef2:	687a      	ldr	r2, [r7, #4]
 8005ef4:	697b      	ldr	r3, [r7, #20]
 8005ef6:	212c      	movs	r1, #44	; 0x2c
 8005ef8:	fb01 f303 	mul.w	r3, r1, r3
 8005efc:	4413      	add	r3, r2
 8005efe:	3360      	adds	r3, #96	; 0x60
 8005f00:	2202      	movs	r2, #2
 8005f02:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8005f04:	697b      	ldr	r3, [r7, #20]
 8005f06:	015a      	lsls	r2, r3, #5
 8005f08:	69bb      	ldr	r3, [r7, #24]
 8005f0a:	4413      	add	r3, r2
 8005f0c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f10:	461a      	mov	r2, r3
 8005f12:	2380      	movs	r3, #128	; 0x80
 8005f14:	6093      	str	r3, [r2, #8]
}
 8005f16:	e19b      	b.n	8006250 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8005f18:	697b      	ldr	r3, [r7, #20]
 8005f1a:	015a      	lsls	r2, r3, #5
 8005f1c:	69bb      	ldr	r3, [r7, #24]
 8005f1e:	4413      	add	r3, r2
 8005f20:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f24:	689b      	ldr	r3, [r3, #8]
 8005f26:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005f2a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005f2e:	d134      	bne.n	8005f9a <HCD_HC_OUT_IRQHandler+0x544>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005f30:	697b      	ldr	r3, [r7, #20]
 8005f32:	015a      	lsls	r2, r3, #5
 8005f34:	69bb      	ldr	r3, [r7, #24]
 8005f36:	4413      	add	r3, r2
 8005f38:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f3c:	68db      	ldr	r3, [r3, #12]
 8005f3e:	697a      	ldr	r2, [r7, #20]
 8005f40:	0151      	lsls	r1, r2, #5
 8005f42:	69ba      	ldr	r2, [r7, #24]
 8005f44:	440a      	add	r2, r1
 8005f46:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005f4a:	f043 0302 	orr.w	r3, r3, #2
 8005f4e:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	697a      	ldr	r2, [r7, #20]
 8005f56:	b2d2      	uxtb	r2, r2
 8005f58:	4611      	mov	r1, r2
 8005f5a:	4618      	mov	r0, r3
 8005f5c:	f002 f9a1 	bl	80082a2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8005f60:	697b      	ldr	r3, [r7, #20]
 8005f62:	015a      	lsls	r2, r3, #5
 8005f64:	69bb      	ldr	r3, [r7, #24]
 8005f66:	4413      	add	r3, r2
 8005f68:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f6c:	461a      	mov	r2, r3
 8005f6e:	2310      	movs	r3, #16
 8005f70:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8005f72:	697b      	ldr	r3, [r7, #20]
 8005f74:	015a      	lsls	r2, r3, #5
 8005f76:	69bb      	ldr	r3, [r7, #24]
 8005f78:	4413      	add	r3, r2
 8005f7a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f7e:	461a      	mov	r2, r3
 8005f80:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005f84:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8005f86:	687a      	ldr	r2, [r7, #4]
 8005f88:	697b      	ldr	r3, [r7, #20]
 8005f8a:	212c      	movs	r1, #44	; 0x2c
 8005f8c:	fb01 f303 	mul.w	r3, r1, r3
 8005f90:	4413      	add	r3, r2
 8005f92:	3361      	adds	r3, #97	; 0x61
 8005f94:	2208      	movs	r2, #8
 8005f96:	701a      	strb	r2, [r3, #0]
}
 8005f98:	e15a      	b.n	8006250 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8005f9a:	697b      	ldr	r3, [r7, #20]
 8005f9c:	015a      	lsls	r2, r3, #5
 8005f9e:	69bb      	ldr	r3, [r7, #24]
 8005fa0:	4413      	add	r3, r2
 8005fa2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005fa6:	689b      	ldr	r3, [r3, #8]
 8005fa8:	f003 0302 	and.w	r3, r3, #2
 8005fac:	2b02      	cmp	r3, #2
 8005fae:	f040 814f 	bne.w	8006250 <HCD_HC_OUT_IRQHandler+0x7fa>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8005fb2:	697b      	ldr	r3, [r7, #20]
 8005fb4:	015a      	lsls	r2, r3, #5
 8005fb6:	69bb      	ldr	r3, [r7, #24]
 8005fb8:	4413      	add	r3, r2
 8005fba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005fbe:	68db      	ldr	r3, [r3, #12]
 8005fc0:	697a      	ldr	r2, [r7, #20]
 8005fc2:	0151      	lsls	r1, r2, #5
 8005fc4:	69ba      	ldr	r2, [r7, #24]
 8005fc6:	440a      	add	r2, r1
 8005fc8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005fcc:	f023 0302 	bic.w	r3, r3, #2
 8005fd0:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8005fd2:	687a      	ldr	r2, [r7, #4]
 8005fd4:	697b      	ldr	r3, [r7, #20]
 8005fd6:	212c      	movs	r1, #44	; 0x2c
 8005fd8:	fb01 f303 	mul.w	r3, r1, r3
 8005fdc:	4413      	add	r3, r2
 8005fde:	3361      	adds	r3, #97	; 0x61
 8005fe0:	781b      	ldrb	r3, [r3, #0]
 8005fe2:	2b01      	cmp	r3, #1
 8005fe4:	d17d      	bne.n	80060e2 <HCD_HC_OUT_IRQHandler+0x68c>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8005fe6:	687a      	ldr	r2, [r7, #4]
 8005fe8:	697b      	ldr	r3, [r7, #20]
 8005fea:	212c      	movs	r1, #44	; 0x2c
 8005fec:	fb01 f303 	mul.w	r3, r1, r3
 8005ff0:	4413      	add	r3, r2
 8005ff2:	3360      	adds	r3, #96	; 0x60
 8005ff4:	2201      	movs	r2, #1
 8005ff6:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8005ff8:	687a      	ldr	r2, [r7, #4]
 8005ffa:	697b      	ldr	r3, [r7, #20]
 8005ffc:	212c      	movs	r1, #44	; 0x2c
 8005ffe:	fb01 f303 	mul.w	r3, r1, r3
 8006002:	4413      	add	r3, r2
 8006004:	333f      	adds	r3, #63	; 0x3f
 8006006:	781b      	ldrb	r3, [r3, #0]
 8006008:	2b02      	cmp	r3, #2
 800600a:	d00a      	beq.n	8006022 <HCD_HC_OUT_IRQHandler+0x5cc>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 800600c:	687a      	ldr	r2, [r7, #4]
 800600e:	697b      	ldr	r3, [r7, #20]
 8006010:	212c      	movs	r1, #44	; 0x2c
 8006012:	fb01 f303 	mul.w	r3, r1, r3
 8006016:	4413      	add	r3, r2
 8006018:	333f      	adds	r3, #63	; 0x3f
 800601a:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 800601c:	2b03      	cmp	r3, #3
 800601e:	f040 8100 	bne.w	8006222 <HCD_HC_OUT_IRQHandler+0x7cc>
        if (hhcd->Init.dma_enable == 0U)
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	691b      	ldr	r3, [r3, #16]
 8006026:	2b00      	cmp	r3, #0
 8006028:	d113      	bne.n	8006052 <HCD_HC_OUT_IRQHandler+0x5fc>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 800602a:	687a      	ldr	r2, [r7, #4]
 800602c:	697b      	ldr	r3, [r7, #20]
 800602e:	212c      	movs	r1, #44	; 0x2c
 8006030:	fb01 f303 	mul.w	r3, r1, r3
 8006034:	4413      	add	r3, r2
 8006036:	3355      	adds	r3, #85	; 0x55
 8006038:	781b      	ldrb	r3, [r3, #0]
 800603a:	f083 0301 	eor.w	r3, r3, #1
 800603e:	b2d8      	uxtb	r0, r3
 8006040:	687a      	ldr	r2, [r7, #4]
 8006042:	697b      	ldr	r3, [r7, #20]
 8006044:	212c      	movs	r1, #44	; 0x2c
 8006046:	fb01 f303 	mul.w	r3, r1, r3
 800604a:	4413      	add	r3, r2
 800604c:	3355      	adds	r3, #85	; 0x55
 800604e:	4602      	mov	r2, r0
 8006050:	701a      	strb	r2, [r3, #0]
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	691b      	ldr	r3, [r3, #16]
 8006056:	2b01      	cmp	r3, #1
 8006058:	f040 80e3 	bne.w	8006222 <HCD_HC_OUT_IRQHandler+0x7cc>
 800605c:	687a      	ldr	r2, [r7, #4]
 800605e:	697b      	ldr	r3, [r7, #20]
 8006060:	212c      	movs	r1, #44	; 0x2c
 8006062:	fb01 f303 	mul.w	r3, r1, r3
 8006066:	4413      	add	r3, r2
 8006068:	334c      	adds	r3, #76	; 0x4c
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	2b00      	cmp	r3, #0
 800606e:	f000 80d8 	beq.w	8006222 <HCD_HC_OUT_IRQHandler+0x7cc>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 8006072:	687a      	ldr	r2, [r7, #4]
 8006074:	697b      	ldr	r3, [r7, #20]
 8006076:	212c      	movs	r1, #44	; 0x2c
 8006078:	fb01 f303 	mul.w	r3, r1, r3
 800607c:	4413      	add	r3, r2
 800607e:	334c      	adds	r3, #76	; 0x4c
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	6879      	ldr	r1, [r7, #4]
 8006084:	697a      	ldr	r2, [r7, #20]
 8006086:	202c      	movs	r0, #44	; 0x2c
 8006088:	fb00 f202 	mul.w	r2, r0, r2
 800608c:	440a      	add	r2, r1
 800608e:	3240      	adds	r2, #64	; 0x40
 8006090:	8812      	ldrh	r2, [r2, #0]
 8006092:	4413      	add	r3, r2
 8006094:	3b01      	subs	r3, #1
 8006096:	6879      	ldr	r1, [r7, #4]
 8006098:	697a      	ldr	r2, [r7, #20]
 800609a:	202c      	movs	r0, #44	; 0x2c
 800609c:	fb00 f202 	mul.w	r2, r0, r2
 80060a0:	440a      	add	r2, r1
 80060a2:	3240      	adds	r2, #64	; 0x40
 80060a4:	8812      	ldrh	r2, [r2, #0]
 80060a6:	fbb3 f3f2 	udiv	r3, r3, r2
 80060aa:	60fb      	str	r3, [r7, #12]
          if ((num_packets & 1U) != 0U)
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	f003 0301 	and.w	r3, r3, #1
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	f000 80b5 	beq.w	8006222 <HCD_HC_OUT_IRQHandler+0x7cc>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 80060b8:	687a      	ldr	r2, [r7, #4]
 80060ba:	697b      	ldr	r3, [r7, #20]
 80060bc:	212c      	movs	r1, #44	; 0x2c
 80060be:	fb01 f303 	mul.w	r3, r1, r3
 80060c2:	4413      	add	r3, r2
 80060c4:	3355      	adds	r3, #85	; 0x55
 80060c6:	781b      	ldrb	r3, [r3, #0]
 80060c8:	f083 0301 	eor.w	r3, r3, #1
 80060cc:	b2d8      	uxtb	r0, r3
 80060ce:	687a      	ldr	r2, [r7, #4]
 80060d0:	697b      	ldr	r3, [r7, #20]
 80060d2:	212c      	movs	r1, #44	; 0x2c
 80060d4:	fb01 f303 	mul.w	r3, r1, r3
 80060d8:	4413      	add	r3, r2
 80060da:	3355      	adds	r3, #85	; 0x55
 80060dc:	4602      	mov	r2, r0
 80060de:	701a      	strb	r2, [r3, #0]
 80060e0:	e09f      	b.n	8006222 <HCD_HC_OUT_IRQHandler+0x7cc>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80060e2:	687a      	ldr	r2, [r7, #4]
 80060e4:	697b      	ldr	r3, [r7, #20]
 80060e6:	212c      	movs	r1, #44	; 0x2c
 80060e8:	fb01 f303 	mul.w	r3, r1, r3
 80060ec:	4413      	add	r3, r2
 80060ee:	3361      	adds	r3, #97	; 0x61
 80060f0:	781b      	ldrb	r3, [r3, #0]
 80060f2:	2b03      	cmp	r3, #3
 80060f4:	d109      	bne.n	800610a <HCD_HC_OUT_IRQHandler+0x6b4>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80060f6:	687a      	ldr	r2, [r7, #4]
 80060f8:	697b      	ldr	r3, [r7, #20]
 80060fa:	212c      	movs	r1, #44	; 0x2c
 80060fc:	fb01 f303 	mul.w	r3, r1, r3
 8006100:	4413      	add	r3, r2
 8006102:	3360      	adds	r3, #96	; 0x60
 8006104:	2202      	movs	r2, #2
 8006106:	701a      	strb	r2, [r3, #0]
 8006108:	e08b      	b.n	8006222 <HCD_HC_OUT_IRQHandler+0x7cc>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 800610a:	687a      	ldr	r2, [r7, #4]
 800610c:	697b      	ldr	r3, [r7, #20]
 800610e:	212c      	movs	r1, #44	; 0x2c
 8006110:	fb01 f303 	mul.w	r3, r1, r3
 8006114:	4413      	add	r3, r2
 8006116:	3361      	adds	r3, #97	; 0x61
 8006118:	781b      	ldrb	r3, [r3, #0]
 800611a:	2b04      	cmp	r3, #4
 800611c:	d109      	bne.n	8006132 <HCD_HC_OUT_IRQHandler+0x6dc>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 800611e:	687a      	ldr	r2, [r7, #4]
 8006120:	697b      	ldr	r3, [r7, #20]
 8006122:	212c      	movs	r1, #44	; 0x2c
 8006124:	fb01 f303 	mul.w	r3, r1, r3
 8006128:	4413      	add	r3, r2
 800612a:	3360      	adds	r3, #96	; 0x60
 800612c:	2202      	movs	r2, #2
 800612e:	701a      	strb	r2, [r3, #0]
 8006130:	e077      	b.n	8006222 <HCD_HC_OUT_IRQHandler+0x7cc>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8006132:	687a      	ldr	r2, [r7, #4]
 8006134:	697b      	ldr	r3, [r7, #20]
 8006136:	212c      	movs	r1, #44	; 0x2c
 8006138:	fb01 f303 	mul.w	r3, r1, r3
 800613c:	4413      	add	r3, r2
 800613e:	3361      	adds	r3, #97	; 0x61
 8006140:	781b      	ldrb	r3, [r3, #0]
 8006142:	2b05      	cmp	r3, #5
 8006144:	d109      	bne.n	800615a <HCD_HC_OUT_IRQHandler+0x704>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8006146:	687a      	ldr	r2, [r7, #4]
 8006148:	697b      	ldr	r3, [r7, #20]
 800614a:	212c      	movs	r1, #44	; 0x2c
 800614c:	fb01 f303 	mul.w	r3, r1, r3
 8006150:	4413      	add	r3, r2
 8006152:	3360      	adds	r3, #96	; 0x60
 8006154:	2205      	movs	r2, #5
 8006156:	701a      	strb	r2, [r3, #0]
 8006158:	e063      	b.n	8006222 <HCD_HC_OUT_IRQHandler+0x7cc>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 800615a:	687a      	ldr	r2, [r7, #4]
 800615c:	697b      	ldr	r3, [r7, #20]
 800615e:	212c      	movs	r1, #44	; 0x2c
 8006160:	fb01 f303 	mul.w	r3, r1, r3
 8006164:	4413      	add	r3, r2
 8006166:	3361      	adds	r3, #97	; 0x61
 8006168:	781b      	ldrb	r3, [r3, #0]
 800616a:	2b06      	cmp	r3, #6
 800616c:	d009      	beq.n	8006182 <HCD_HC_OUT_IRQHandler+0x72c>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 800616e:	687a      	ldr	r2, [r7, #4]
 8006170:	697b      	ldr	r3, [r7, #20]
 8006172:	212c      	movs	r1, #44	; 0x2c
 8006174:	fb01 f303 	mul.w	r3, r1, r3
 8006178:	4413      	add	r3, r2
 800617a:	3361      	adds	r3, #97	; 0x61
 800617c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 800617e:	2b08      	cmp	r3, #8
 8006180:	d14f      	bne.n	8006222 <HCD_HC_OUT_IRQHandler+0x7cc>
      hhcd->hc[ch_num].ErrCnt++;
 8006182:	687a      	ldr	r2, [r7, #4]
 8006184:	697b      	ldr	r3, [r7, #20]
 8006186:	212c      	movs	r1, #44	; 0x2c
 8006188:	fb01 f303 	mul.w	r3, r1, r3
 800618c:	4413      	add	r3, r2
 800618e:	335c      	adds	r3, #92	; 0x5c
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	1c5a      	adds	r2, r3, #1
 8006194:	6879      	ldr	r1, [r7, #4]
 8006196:	697b      	ldr	r3, [r7, #20]
 8006198:	202c      	movs	r0, #44	; 0x2c
 800619a:	fb00 f303 	mul.w	r3, r0, r3
 800619e:	440b      	add	r3, r1
 80061a0:	335c      	adds	r3, #92	; 0x5c
 80061a2:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80061a4:	687a      	ldr	r2, [r7, #4]
 80061a6:	697b      	ldr	r3, [r7, #20]
 80061a8:	212c      	movs	r1, #44	; 0x2c
 80061aa:	fb01 f303 	mul.w	r3, r1, r3
 80061ae:	4413      	add	r3, r2
 80061b0:	335c      	adds	r3, #92	; 0x5c
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	2b02      	cmp	r3, #2
 80061b6:	d912      	bls.n	80061de <HCD_HC_OUT_IRQHandler+0x788>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80061b8:	687a      	ldr	r2, [r7, #4]
 80061ba:	697b      	ldr	r3, [r7, #20]
 80061bc:	212c      	movs	r1, #44	; 0x2c
 80061be:	fb01 f303 	mul.w	r3, r1, r3
 80061c2:	4413      	add	r3, r2
 80061c4:	335c      	adds	r3, #92	; 0x5c
 80061c6:	2200      	movs	r2, #0
 80061c8:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80061ca:	687a      	ldr	r2, [r7, #4]
 80061cc:	697b      	ldr	r3, [r7, #20]
 80061ce:	212c      	movs	r1, #44	; 0x2c
 80061d0:	fb01 f303 	mul.w	r3, r1, r3
 80061d4:	4413      	add	r3, r2
 80061d6:	3360      	adds	r3, #96	; 0x60
 80061d8:	2204      	movs	r2, #4
 80061da:	701a      	strb	r2, [r3, #0]
 80061dc:	e021      	b.n	8006222 <HCD_HC_OUT_IRQHandler+0x7cc>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80061de:	687a      	ldr	r2, [r7, #4]
 80061e0:	697b      	ldr	r3, [r7, #20]
 80061e2:	212c      	movs	r1, #44	; 0x2c
 80061e4:	fb01 f303 	mul.w	r3, r1, r3
 80061e8:	4413      	add	r3, r2
 80061ea:	3360      	adds	r3, #96	; 0x60
 80061ec:	2202      	movs	r2, #2
 80061ee:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 80061f0:	697b      	ldr	r3, [r7, #20]
 80061f2:	015a      	lsls	r2, r3, #5
 80061f4:	69bb      	ldr	r3, [r7, #24]
 80061f6:	4413      	add	r3, r2
 80061f8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006200:	693b      	ldr	r3, [r7, #16]
 8006202:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006206:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006208:	693b      	ldr	r3, [r7, #16]
 800620a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800620e:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8006210:	697b      	ldr	r3, [r7, #20]
 8006212:	015a      	lsls	r2, r3, #5
 8006214:	69bb      	ldr	r3, [r7, #24]
 8006216:	4413      	add	r3, r2
 8006218:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800621c:	461a      	mov	r2, r3
 800621e:	693b      	ldr	r3, [r7, #16]
 8006220:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8006222:	697b      	ldr	r3, [r7, #20]
 8006224:	015a      	lsls	r2, r3, #5
 8006226:	69bb      	ldr	r3, [r7, #24]
 8006228:	4413      	add	r3, r2
 800622a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800622e:	461a      	mov	r2, r3
 8006230:	2302      	movs	r3, #2
 8006232:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8006234:	697b      	ldr	r3, [r7, #20]
 8006236:	b2d9      	uxtb	r1, r3
 8006238:	687a      	ldr	r2, [r7, #4]
 800623a:	697b      	ldr	r3, [r7, #20]
 800623c:	202c      	movs	r0, #44	; 0x2c
 800623e:	fb00 f303 	mul.w	r3, r0, r3
 8006242:	4413      	add	r3, r2
 8006244:	3360      	adds	r3, #96	; 0x60
 8006246:	781b      	ldrb	r3, [r3, #0]
 8006248:	461a      	mov	r2, r3
 800624a:	6878      	ldr	r0, [r7, #4]
 800624c:	f008 fcae 	bl	800ebac <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8006250:	bf00      	nop
 8006252:	3720      	adds	r7, #32
 8006254:	46bd      	mov	sp, r7
 8006256:	bd80      	pop	{r7, pc}

08006258 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8006258:	b580      	push	{r7, lr}
 800625a:	b08a      	sub	sp, #40	; 0x28
 800625c:	af00      	add	r7, sp, #0
 800625e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006266:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006268:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	6a1b      	ldr	r3, [r3, #32]
 8006270:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8006272:	69fb      	ldr	r3, [r7, #28]
 8006274:	f003 030f 	and.w	r3, r3, #15
 8006278:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 800627a:	69fb      	ldr	r3, [r7, #28]
 800627c:	0c5b      	lsrs	r3, r3, #17
 800627e:	f003 030f 	and.w	r3, r3, #15
 8006282:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006284:	69fb      	ldr	r3, [r7, #28]
 8006286:	091b      	lsrs	r3, r3, #4
 8006288:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800628c:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 800628e:	697b      	ldr	r3, [r7, #20]
 8006290:	2b02      	cmp	r3, #2
 8006292:	d004      	beq.n	800629e <HCD_RXQLVL_IRQHandler+0x46>
 8006294:	697b      	ldr	r3, [r7, #20]
 8006296:	2b05      	cmp	r3, #5
 8006298:	f000 80a9 	beq.w	80063ee <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 800629c:	e0aa      	b.n	80063f4 <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 800629e:	693b      	ldr	r3, [r7, #16]
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	f000 80a6 	beq.w	80063f2 <HCD_RXQLVL_IRQHandler+0x19a>
 80062a6:	687a      	ldr	r2, [r7, #4]
 80062a8:	69bb      	ldr	r3, [r7, #24]
 80062aa:	212c      	movs	r1, #44	; 0x2c
 80062ac:	fb01 f303 	mul.w	r3, r1, r3
 80062b0:	4413      	add	r3, r2
 80062b2:	3344      	adds	r3, #68	; 0x44
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	f000 809b 	beq.w	80063f2 <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 80062bc:	687a      	ldr	r2, [r7, #4]
 80062be:	69bb      	ldr	r3, [r7, #24]
 80062c0:	212c      	movs	r1, #44	; 0x2c
 80062c2:	fb01 f303 	mul.w	r3, r1, r3
 80062c6:	4413      	add	r3, r2
 80062c8:	3350      	adds	r3, #80	; 0x50
 80062ca:	681a      	ldr	r2, [r3, #0]
 80062cc:	693b      	ldr	r3, [r7, #16]
 80062ce:	441a      	add	r2, r3
 80062d0:	6879      	ldr	r1, [r7, #4]
 80062d2:	69bb      	ldr	r3, [r7, #24]
 80062d4:	202c      	movs	r0, #44	; 0x2c
 80062d6:	fb00 f303 	mul.w	r3, r0, r3
 80062da:	440b      	add	r3, r1
 80062dc:	334c      	adds	r3, #76	; 0x4c
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	429a      	cmp	r2, r3
 80062e2:	d87a      	bhi.n	80063da <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	6818      	ldr	r0, [r3, #0]
 80062e8:	687a      	ldr	r2, [r7, #4]
 80062ea:	69bb      	ldr	r3, [r7, #24]
 80062ec:	212c      	movs	r1, #44	; 0x2c
 80062ee:	fb01 f303 	mul.w	r3, r1, r3
 80062f2:	4413      	add	r3, r2
 80062f4:	3344      	adds	r3, #68	; 0x44
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	693a      	ldr	r2, [r7, #16]
 80062fa:	b292      	uxth	r2, r2
 80062fc:	4619      	mov	r1, r3
 80062fe:	f001 fb49 	bl	8007994 <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 8006302:	687a      	ldr	r2, [r7, #4]
 8006304:	69bb      	ldr	r3, [r7, #24]
 8006306:	212c      	movs	r1, #44	; 0x2c
 8006308:	fb01 f303 	mul.w	r3, r1, r3
 800630c:	4413      	add	r3, r2
 800630e:	3344      	adds	r3, #68	; 0x44
 8006310:	681a      	ldr	r2, [r3, #0]
 8006312:	693b      	ldr	r3, [r7, #16]
 8006314:	441a      	add	r2, r3
 8006316:	6879      	ldr	r1, [r7, #4]
 8006318:	69bb      	ldr	r3, [r7, #24]
 800631a:	202c      	movs	r0, #44	; 0x2c
 800631c:	fb00 f303 	mul.w	r3, r0, r3
 8006320:	440b      	add	r3, r1
 8006322:	3344      	adds	r3, #68	; 0x44
 8006324:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 8006326:	687a      	ldr	r2, [r7, #4]
 8006328:	69bb      	ldr	r3, [r7, #24]
 800632a:	212c      	movs	r1, #44	; 0x2c
 800632c:	fb01 f303 	mul.w	r3, r1, r3
 8006330:	4413      	add	r3, r2
 8006332:	3350      	adds	r3, #80	; 0x50
 8006334:	681a      	ldr	r2, [r3, #0]
 8006336:	693b      	ldr	r3, [r7, #16]
 8006338:	441a      	add	r2, r3
 800633a:	6879      	ldr	r1, [r7, #4]
 800633c:	69bb      	ldr	r3, [r7, #24]
 800633e:	202c      	movs	r0, #44	; 0x2c
 8006340:	fb00 f303 	mul.w	r3, r0, r3
 8006344:	440b      	add	r3, r1
 8006346:	3350      	adds	r3, #80	; 0x50
 8006348:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 800634a:	69bb      	ldr	r3, [r7, #24]
 800634c:	015a      	lsls	r2, r3, #5
 800634e:	6a3b      	ldr	r3, [r7, #32]
 8006350:	4413      	add	r3, r2
 8006352:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006356:	691b      	ldr	r3, [r3, #16]
 8006358:	0cdb      	lsrs	r3, r3, #19
 800635a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800635e:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8006360:	687a      	ldr	r2, [r7, #4]
 8006362:	69bb      	ldr	r3, [r7, #24]
 8006364:	212c      	movs	r1, #44	; 0x2c
 8006366:	fb01 f303 	mul.w	r3, r1, r3
 800636a:	4413      	add	r3, r2
 800636c:	3340      	adds	r3, #64	; 0x40
 800636e:	881b      	ldrh	r3, [r3, #0]
 8006370:	461a      	mov	r2, r3
 8006372:	693b      	ldr	r3, [r7, #16]
 8006374:	4293      	cmp	r3, r2
 8006376:	d13c      	bne.n	80063f2 <HCD_RXQLVL_IRQHandler+0x19a>
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	2b00      	cmp	r3, #0
 800637c:	d039      	beq.n	80063f2 <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 800637e:	69bb      	ldr	r3, [r7, #24]
 8006380:	015a      	lsls	r2, r3, #5
 8006382:	6a3b      	ldr	r3, [r7, #32]
 8006384:	4413      	add	r3, r2
 8006386:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800638e:	68bb      	ldr	r3, [r7, #8]
 8006390:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006394:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006396:	68bb      	ldr	r3, [r7, #8]
 8006398:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800639c:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 800639e:	69bb      	ldr	r3, [r7, #24]
 80063a0:	015a      	lsls	r2, r3, #5
 80063a2:	6a3b      	ldr	r3, [r7, #32]
 80063a4:	4413      	add	r3, r2
 80063a6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80063aa:	461a      	mov	r2, r3
 80063ac:	68bb      	ldr	r3, [r7, #8]
 80063ae:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 80063b0:	687a      	ldr	r2, [r7, #4]
 80063b2:	69bb      	ldr	r3, [r7, #24]
 80063b4:	212c      	movs	r1, #44	; 0x2c
 80063b6:	fb01 f303 	mul.w	r3, r1, r3
 80063ba:	4413      	add	r3, r2
 80063bc:	3354      	adds	r3, #84	; 0x54
 80063be:	781b      	ldrb	r3, [r3, #0]
 80063c0:	f083 0301 	eor.w	r3, r3, #1
 80063c4:	b2d8      	uxtb	r0, r3
 80063c6:	687a      	ldr	r2, [r7, #4]
 80063c8:	69bb      	ldr	r3, [r7, #24]
 80063ca:	212c      	movs	r1, #44	; 0x2c
 80063cc:	fb01 f303 	mul.w	r3, r1, r3
 80063d0:	4413      	add	r3, r2
 80063d2:	3354      	adds	r3, #84	; 0x54
 80063d4:	4602      	mov	r2, r0
 80063d6:	701a      	strb	r2, [r3, #0]
      break;
 80063d8:	e00b      	b.n	80063f2 <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 80063da:	687a      	ldr	r2, [r7, #4]
 80063dc:	69bb      	ldr	r3, [r7, #24]
 80063de:	212c      	movs	r1, #44	; 0x2c
 80063e0:	fb01 f303 	mul.w	r3, r1, r3
 80063e4:	4413      	add	r3, r2
 80063e6:	3360      	adds	r3, #96	; 0x60
 80063e8:	2204      	movs	r2, #4
 80063ea:	701a      	strb	r2, [r3, #0]
      break;
 80063ec:	e001      	b.n	80063f2 <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 80063ee:	bf00      	nop
 80063f0:	e000      	b.n	80063f4 <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 80063f2:	bf00      	nop
  }
}
 80063f4:	bf00      	nop
 80063f6:	3728      	adds	r7, #40	; 0x28
 80063f8:	46bd      	mov	sp, r7
 80063fa:	bd80      	pop	{r7, pc}

080063fc <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80063fc:	b580      	push	{r7, lr}
 80063fe:	b086      	sub	sp, #24
 8006400:	af00      	add	r7, sp, #0
 8006402:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800640a:	697b      	ldr	r3, [r7, #20]
 800640c:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 800640e:	693b      	ldr	r3, [r7, #16]
 8006410:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8006418:	693b      	ldr	r3, [r7, #16]
 800641a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8006422:	68bb      	ldr	r3, [r7, #8]
 8006424:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8006428:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	f003 0302 	and.w	r3, r3, #2
 8006430:	2b02      	cmp	r3, #2
 8006432:	d10b      	bne.n	800644c <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	f003 0301 	and.w	r3, r3, #1
 800643a:	2b01      	cmp	r3, #1
 800643c:	d102      	bne.n	8006444 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 800643e:	6878      	ldr	r0, [r7, #4]
 8006440:	f008 fb98 	bl	800eb74 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8006444:	68bb      	ldr	r3, [r7, #8]
 8006446:	f043 0302 	orr.w	r3, r3, #2
 800644a:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	f003 0308 	and.w	r3, r3, #8
 8006452:	2b08      	cmp	r3, #8
 8006454:	d132      	bne.n	80064bc <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8006456:	68bb      	ldr	r3, [r7, #8]
 8006458:	f043 0308 	orr.w	r3, r3, #8
 800645c:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	f003 0304 	and.w	r3, r3, #4
 8006464:	2b04      	cmp	r3, #4
 8006466:	d126      	bne.n	80064b6 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	699b      	ldr	r3, [r3, #24]
 800646c:	2b02      	cmp	r3, #2
 800646e:	d113      	bne.n	8006498 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8006476:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800647a:	d106      	bne.n	800648a <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	2102      	movs	r1, #2
 8006482:	4618      	mov	r0, r3
 8006484:	f001 fbe6 	bl	8007c54 <USB_InitFSLSPClkSel>
 8006488:	e011      	b.n	80064ae <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	2101      	movs	r1, #1
 8006490:	4618      	mov	r0, r3
 8006492:	f001 fbdf 	bl	8007c54 <USB_InitFSLSPClkSel>
 8006496:	e00a      	b.n	80064ae <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	68db      	ldr	r3, [r3, #12]
 800649c:	2b01      	cmp	r3, #1
 800649e:	d106      	bne.n	80064ae <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 80064a0:	693b      	ldr	r3, [r7, #16]
 80064a2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80064a6:	461a      	mov	r2, r3
 80064a8:	f64e 2360 	movw	r3, #60000	; 0xea60
 80064ac:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 80064ae:	6878      	ldr	r0, [r7, #4]
 80064b0:	f008 fb8a 	bl	800ebc8 <HAL_HCD_PortEnabled_Callback>
 80064b4:	e002      	b.n	80064bc <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 80064b6:	6878      	ldr	r0, [r7, #4]
 80064b8:	f008 fb94 	bl	800ebe4 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	f003 0320 	and.w	r3, r3, #32
 80064c2:	2b20      	cmp	r3, #32
 80064c4:	d103      	bne.n	80064ce <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 80064c6:	68bb      	ldr	r3, [r7, #8]
 80064c8:	f043 0320 	orr.w	r3, r3, #32
 80064cc:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 80064ce:	693b      	ldr	r3, [r7, #16]
 80064d0:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80064d4:	461a      	mov	r2, r3
 80064d6:	68bb      	ldr	r3, [r7, #8]
 80064d8:	6013      	str	r3, [r2, #0]
}
 80064da:	bf00      	nop
 80064dc:	3718      	adds	r7, #24
 80064de:	46bd      	mov	sp, r7
 80064e0:	bd80      	pop	{r7, pc}
	...

080064e4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80064e4:	b580      	push	{r7, lr}
 80064e6:	b086      	sub	sp, #24
 80064e8:	af00      	add	r7, sp, #0
 80064ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d101      	bne.n	80064f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80064f2:	2301      	movs	r3, #1
 80064f4:	e264      	b.n	80069c0 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	f003 0301 	and.w	r3, r3, #1
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d075      	beq.n	80065ee <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006502:	4ba3      	ldr	r3, [pc, #652]	; (8006790 <HAL_RCC_OscConfig+0x2ac>)
 8006504:	689b      	ldr	r3, [r3, #8]
 8006506:	f003 030c 	and.w	r3, r3, #12
 800650a:	2b04      	cmp	r3, #4
 800650c:	d00c      	beq.n	8006528 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800650e:	4ba0      	ldr	r3, [pc, #640]	; (8006790 <HAL_RCC_OscConfig+0x2ac>)
 8006510:	689b      	ldr	r3, [r3, #8]
 8006512:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006516:	2b08      	cmp	r3, #8
 8006518:	d112      	bne.n	8006540 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800651a:	4b9d      	ldr	r3, [pc, #628]	; (8006790 <HAL_RCC_OscConfig+0x2ac>)
 800651c:	685b      	ldr	r3, [r3, #4]
 800651e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006522:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006526:	d10b      	bne.n	8006540 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006528:	4b99      	ldr	r3, [pc, #612]	; (8006790 <HAL_RCC_OscConfig+0x2ac>)
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006530:	2b00      	cmp	r3, #0
 8006532:	d05b      	beq.n	80065ec <HAL_RCC_OscConfig+0x108>
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	685b      	ldr	r3, [r3, #4]
 8006538:	2b00      	cmp	r3, #0
 800653a:	d157      	bne.n	80065ec <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800653c:	2301      	movs	r3, #1
 800653e:	e23f      	b.n	80069c0 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	685b      	ldr	r3, [r3, #4]
 8006544:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006548:	d106      	bne.n	8006558 <HAL_RCC_OscConfig+0x74>
 800654a:	4b91      	ldr	r3, [pc, #580]	; (8006790 <HAL_RCC_OscConfig+0x2ac>)
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	4a90      	ldr	r2, [pc, #576]	; (8006790 <HAL_RCC_OscConfig+0x2ac>)
 8006550:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006554:	6013      	str	r3, [r2, #0]
 8006556:	e01d      	b.n	8006594 <HAL_RCC_OscConfig+0xb0>
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	685b      	ldr	r3, [r3, #4]
 800655c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006560:	d10c      	bne.n	800657c <HAL_RCC_OscConfig+0x98>
 8006562:	4b8b      	ldr	r3, [pc, #556]	; (8006790 <HAL_RCC_OscConfig+0x2ac>)
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	4a8a      	ldr	r2, [pc, #552]	; (8006790 <HAL_RCC_OscConfig+0x2ac>)
 8006568:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800656c:	6013      	str	r3, [r2, #0]
 800656e:	4b88      	ldr	r3, [pc, #544]	; (8006790 <HAL_RCC_OscConfig+0x2ac>)
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	4a87      	ldr	r2, [pc, #540]	; (8006790 <HAL_RCC_OscConfig+0x2ac>)
 8006574:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006578:	6013      	str	r3, [r2, #0]
 800657a:	e00b      	b.n	8006594 <HAL_RCC_OscConfig+0xb0>
 800657c:	4b84      	ldr	r3, [pc, #528]	; (8006790 <HAL_RCC_OscConfig+0x2ac>)
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	4a83      	ldr	r2, [pc, #524]	; (8006790 <HAL_RCC_OscConfig+0x2ac>)
 8006582:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006586:	6013      	str	r3, [r2, #0]
 8006588:	4b81      	ldr	r3, [pc, #516]	; (8006790 <HAL_RCC_OscConfig+0x2ac>)
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	4a80      	ldr	r2, [pc, #512]	; (8006790 <HAL_RCC_OscConfig+0x2ac>)
 800658e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006592:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	685b      	ldr	r3, [r3, #4]
 8006598:	2b00      	cmp	r3, #0
 800659a:	d013      	beq.n	80065c4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800659c:	f7fb fdea 	bl	8002174 <HAL_GetTick>
 80065a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80065a2:	e008      	b.n	80065b6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80065a4:	f7fb fde6 	bl	8002174 <HAL_GetTick>
 80065a8:	4602      	mov	r2, r0
 80065aa:	693b      	ldr	r3, [r7, #16]
 80065ac:	1ad3      	subs	r3, r2, r3
 80065ae:	2b64      	cmp	r3, #100	; 0x64
 80065b0:	d901      	bls.n	80065b6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80065b2:	2303      	movs	r3, #3
 80065b4:	e204      	b.n	80069c0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80065b6:	4b76      	ldr	r3, [pc, #472]	; (8006790 <HAL_RCC_OscConfig+0x2ac>)
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d0f0      	beq.n	80065a4 <HAL_RCC_OscConfig+0xc0>
 80065c2:	e014      	b.n	80065ee <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80065c4:	f7fb fdd6 	bl	8002174 <HAL_GetTick>
 80065c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80065ca:	e008      	b.n	80065de <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80065cc:	f7fb fdd2 	bl	8002174 <HAL_GetTick>
 80065d0:	4602      	mov	r2, r0
 80065d2:	693b      	ldr	r3, [r7, #16]
 80065d4:	1ad3      	subs	r3, r2, r3
 80065d6:	2b64      	cmp	r3, #100	; 0x64
 80065d8:	d901      	bls.n	80065de <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80065da:	2303      	movs	r3, #3
 80065dc:	e1f0      	b.n	80069c0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80065de:	4b6c      	ldr	r3, [pc, #432]	; (8006790 <HAL_RCC_OscConfig+0x2ac>)
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d1f0      	bne.n	80065cc <HAL_RCC_OscConfig+0xe8>
 80065ea:	e000      	b.n	80065ee <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80065ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	f003 0302 	and.w	r3, r3, #2
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d063      	beq.n	80066c2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80065fa:	4b65      	ldr	r3, [pc, #404]	; (8006790 <HAL_RCC_OscConfig+0x2ac>)
 80065fc:	689b      	ldr	r3, [r3, #8]
 80065fe:	f003 030c 	and.w	r3, r3, #12
 8006602:	2b00      	cmp	r3, #0
 8006604:	d00b      	beq.n	800661e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006606:	4b62      	ldr	r3, [pc, #392]	; (8006790 <HAL_RCC_OscConfig+0x2ac>)
 8006608:	689b      	ldr	r3, [r3, #8]
 800660a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800660e:	2b08      	cmp	r3, #8
 8006610:	d11c      	bne.n	800664c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006612:	4b5f      	ldr	r3, [pc, #380]	; (8006790 <HAL_RCC_OscConfig+0x2ac>)
 8006614:	685b      	ldr	r3, [r3, #4]
 8006616:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800661a:	2b00      	cmp	r3, #0
 800661c:	d116      	bne.n	800664c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800661e:	4b5c      	ldr	r3, [pc, #368]	; (8006790 <HAL_RCC_OscConfig+0x2ac>)
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	f003 0302 	and.w	r3, r3, #2
 8006626:	2b00      	cmp	r3, #0
 8006628:	d005      	beq.n	8006636 <HAL_RCC_OscConfig+0x152>
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	68db      	ldr	r3, [r3, #12]
 800662e:	2b01      	cmp	r3, #1
 8006630:	d001      	beq.n	8006636 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006632:	2301      	movs	r3, #1
 8006634:	e1c4      	b.n	80069c0 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006636:	4b56      	ldr	r3, [pc, #344]	; (8006790 <HAL_RCC_OscConfig+0x2ac>)
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	691b      	ldr	r3, [r3, #16]
 8006642:	00db      	lsls	r3, r3, #3
 8006644:	4952      	ldr	r1, [pc, #328]	; (8006790 <HAL_RCC_OscConfig+0x2ac>)
 8006646:	4313      	orrs	r3, r2
 8006648:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800664a:	e03a      	b.n	80066c2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	68db      	ldr	r3, [r3, #12]
 8006650:	2b00      	cmp	r3, #0
 8006652:	d020      	beq.n	8006696 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006654:	4b4f      	ldr	r3, [pc, #316]	; (8006794 <HAL_RCC_OscConfig+0x2b0>)
 8006656:	2201      	movs	r2, #1
 8006658:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800665a:	f7fb fd8b 	bl	8002174 <HAL_GetTick>
 800665e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006660:	e008      	b.n	8006674 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006662:	f7fb fd87 	bl	8002174 <HAL_GetTick>
 8006666:	4602      	mov	r2, r0
 8006668:	693b      	ldr	r3, [r7, #16]
 800666a:	1ad3      	subs	r3, r2, r3
 800666c:	2b02      	cmp	r3, #2
 800666e:	d901      	bls.n	8006674 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006670:	2303      	movs	r3, #3
 8006672:	e1a5      	b.n	80069c0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006674:	4b46      	ldr	r3, [pc, #280]	; (8006790 <HAL_RCC_OscConfig+0x2ac>)
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	f003 0302 	and.w	r3, r3, #2
 800667c:	2b00      	cmp	r3, #0
 800667e:	d0f0      	beq.n	8006662 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006680:	4b43      	ldr	r3, [pc, #268]	; (8006790 <HAL_RCC_OscConfig+0x2ac>)
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	691b      	ldr	r3, [r3, #16]
 800668c:	00db      	lsls	r3, r3, #3
 800668e:	4940      	ldr	r1, [pc, #256]	; (8006790 <HAL_RCC_OscConfig+0x2ac>)
 8006690:	4313      	orrs	r3, r2
 8006692:	600b      	str	r3, [r1, #0]
 8006694:	e015      	b.n	80066c2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006696:	4b3f      	ldr	r3, [pc, #252]	; (8006794 <HAL_RCC_OscConfig+0x2b0>)
 8006698:	2200      	movs	r2, #0
 800669a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800669c:	f7fb fd6a 	bl	8002174 <HAL_GetTick>
 80066a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80066a2:	e008      	b.n	80066b6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80066a4:	f7fb fd66 	bl	8002174 <HAL_GetTick>
 80066a8:	4602      	mov	r2, r0
 80066aa:	693b      	ldr	r3, [r7, #16]
 80066ac:	1ad3      	subs	r3, r2, r3
 80066ae:	2b02      	cmp	r3, #2
 80066b0:	d901      	bls.n	80066b6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80066b2:	2303      	movs	r3, #3
 80066b4:	e184      	b.n	80069c0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80066b6:	4b36      	ldr	r3, [pc, #216]	; (8006790 <HAL_RCC_OscConfig+0x2ac>)
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	f003 0302 	and.w	r3, r3, #2
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d1f0      	bne.n	80066a4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	f003 0308 	and.w	r3, r3, #8
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d030      	beq.n	8006730 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	695b      	ldr	r3, [r3, #20]
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d016      	beq.n	8006704 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80066d6:	4b30      	ldr	r3, [pc, #192]	; (8006798 <HAL_RCC_OscConfig+0x2b4>)
 80066d8:	2201      	movs	r2, #1
 80066da:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80066dc:	f7fb fd4a 	bl	8002174 <HAL_GetTick>
 80066e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80066e2:	e008      	b.n	80066f6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80066e4:	f7fb fd46 	bl	8002174 <HAL_GetTick>
 80066e8:	4602      	mov	r2, r0
 80066ea:	693b      	ldr	r3, [r7, #16]
 80066ec:	1ad3      	subs	r3, r2, r3
 80066ee:	2b02      	cmp	r3, #2
 80066f0:	d901      	bls.n	80066f6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80066f2:	2303      	movs	r3, #3
 80066f4:	e164      	b.n	80069c0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80066f6:	4b26      	ldr	r3, [pc, #152]	; (8006790 <HAL_RCC_OscConfig+0x2ac>)
 80066f8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80066fa:	f003 0302 	and.w	r3, r3, #2
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d0f0      	beq.n	80066e4 <HAL_RCC_OscConfig+0x200>
 8006702:	e015      	b.n	8006730 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006704:	4b24      	ldr	r3, [pc, #144]	; (8006798 <HAL_RCC_OscConfig+0x2b4>)
 8006706:	2200      	movs	r2, #0
 8006708:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800670a:	f7fb fd33 	bl	8002174 <HAL_GetTick>
 800670e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006710:	e008      	b.n	8006724 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006712:	f7fb fd2f 	bl	8002174 <HAL_GetTick>
 8006716:	4602      	mov	r2, r0
 8006718:	693b      	ldr	r3, [r7, #16]
 800671a:	1ad3      	subs	r3, r2, r3
 800671c:	2b02      	cmp	r3, #2
 800671e:	d901      	bls.n	8006724 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8006720:	2303      	movs	r3, #3
 8006722:	e14d      	b.n	80069c0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006724:	4b1a      	ldr	r3, [pc, #104]	; (8006790 <HAL_RCC_OscConfig+0x2ac>)
 8006726:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006728:	f003 0302 	and.w	r3, r3, #2
 800672c:	2b00      	cmp	r3, #0
 800672e:	d1f0      	bne.n	8006712 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	f003 0304 	and.w	r3, r3, #4
 8006738:	2b00      	cmp	r3, #0
 800673a:	f000 80a0 	beq.w	800687e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800673e:	2300      	movs	r3, #0
 8006740:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006742:	4b13      	ldr	r3, [pc, #76]	; (8006790 <HAL_RCC_OscConfig+0x2ac>)
 8006744:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006746:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800674a:	2b00      	cmp	r3, #0
 800674c:	d10f      	bne.n	800676e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800674e:	2300      	movs	r3, #0
 8006750:	60bb      	str	r3, [r7, #8]
 8006752:	4b0f      	ldr	r3, [pc, #60]	; (8006790 <HAL_RCC_OscConfig+0x2ac>)
 8006754:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006756:	4a0e      	ldr	r2, [pc, #56]	; (8006790 <HAL_RCC_OscConfig+0x2ac>)
 8006758:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800675c:	6413      	str	r3, [r2, #64]	; 0x40
 800675e:	4b0c      	ldr	r3, [pc, #48]	; (8006790 <HAL_RCC_OscConfig+0x2ac>)
 8006760:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006762:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006766:	60bb      	str	r3, [r7, #8]
 8006768:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800676a:	2301      	movs	r3, #1
 800676c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800676e:	4b0b      	ldr	r3, [pc, #44]	; (800679c <HAL_RCC_OscConfig+0x2b8>)
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006776:	2b00      	cmp	r3, #0
 8006778:	d121      	bne.n	80067be <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800677a:	4b08      	ldr	r3, [pc, #32]	; (800679c <HAL_RCC_OscConfig+0x2b8>)
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	4a07      	ldr	r2, [pc, #28]	; (800679c <HAL_RCC_OscConfig+0x2b8>)
 8006780:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006784:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006786:	f7fb fcf5 	bl	8002174 <HAL_GetTick>
 800678a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800678c:	e011      	b.n	80067b2 <HAL_RCC_OscConfig+0x2ce>
 800678e:	bf00      	nop
 8006790:	40023800 	.word	0x40023800
 8006794:	42470000 	.word	0x42470000
 8006798:	42470e80 	.word	0x42470e80
 800679c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80067a0:	f7fb fce8 	bl	8002174 <HAL_GetTick>
 80067a4:	4602      	mov	r2, r0
 80067a6:	693b      	ldr	r3, [r7, #16]
 80067a8:	1ad3      	subs	r3, r2, r3
 80067aa:	2b02      	cmp	r3, #2
 80067ac:	d901      	bls.n	80067b2 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80067ae:	2303      	movs	r3, #3
 80067b0:	e106      	b.n	80069c0 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80067b2:	4b85      	ldr	r3, [pc, #532]	; (80069c8 <HAL_RCC_OscConfig+0x4e4>)
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d0f0      	beq.n	80067a0 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	689b      	ldr	r3, [r3, #8]
 80067c2:	2b01      	cmp	r3, #1
 80067c4:	d106      	bne.n	80067d4 <HAL_RCC_OscConfig+0x2f0>
 80067c6:	4b81      	ldr	r3, [pc, #516]	; (80069cc <HAL_RCC_OscConfig+0x4e8>)
 80067c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067ca:	4a80      	ldr	r2, [pc, #512]	; (80069cc <HAL_RCC_OscConfig+0x4e8>)
 80067cc:	f043 0301 	orr.w	r3, r3, #1
 80067d0:	6713      	str	r3, [r2, #112]	; 0x70
 80067d2:	e01c      	b.n	800680e <HAL_RCC_OscConfig+0x32a>
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	689b      	ldr	r3, [r3, #8]
 80067d8:	2b05      	cmp	r3, #5
 80067da:	d10c      	bne.n	80067f6 <HAL_RCC_OscConfig+0x312>
 80067dc:	4b7b      	ldr	r3, [pc, #492]	; (80069cc <HAL_RCC_OscConfig+0x4e8>)
 80067de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067e0:	4a7a      	ldr	r2, [pc, #488]	; (80069cc <HAL_RCC_OscConfig+0x4e8>)
 80067e2:	f043 0304 	orr.w	r3, r3, #4
 80067e6:	6713      	str	r3, [r2, #112]	; 0x70
 80067e8:	4b78      	ldr	r3, [pc, #480]	; (80069cc <HAL_RCC_OscConfig+0x4e8>)
 80067ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067ec:	4a77      	ldr	r2, [pc, #476]	; (80069cc <HAL_RCC_OscConfig+0x4e8>)
 80067ee:	f043 0301 	orr.w	r3, r3, #1
 80067f2:	6713      	str	r3, [r2, #112]	; 0x70
 80067f4:	e00b      	b.n	800680e <HAL_RCC_OscConfig+0x32a>
 80067f6:	4b75      	ldr	r3, [pc, #468]	; (80069cc <HAL_RCC_OscConfig+0x4e8>)
 80067f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067fa:	4a74      	ldr	r2, [pc, #464]	; (80069cc <HAL_RCC_OscConfig+0x4e8>)
 80067fc:	f023 0301 	bic.w	r3, r3, #1
 8006800:	6713      	str	r3, [r2, #112]	; 0x70
 8006802:	4b72      	ldr	r3, [pc, #456]	; (80069cc <HAL_RCC_OscConfig+0x4e8>)
 8006804:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006806:	4a71      	ldr	r2, [pc, #452]	; (80069cc <HAL_RCC_OscConfig+0x4e8>)
 8006808:	f023 0304 	bic.w	r3, r3, #4
 800680c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	689b      	ldr	r3, [r3, #8]
 8006812:	2b00      	cmp	r3, #0
 8006814:	d015      	beq.n	8006842 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006816:	f7fb fcad 	bl	8002174 <HAL_GetTick>
 800681a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800681c:	e00a      	b.n	8006834 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800681e:	f7fb fca9 	bl	8002174 <HAL_GetTick>
 8006822:	4602      	mov	r2, r0
 8006824:	693b      	ldr	r3, [r7, #16]
 8006826:	1ad3      	subs	r3, r2, r3
 8006828:	f241 3288 	movw	r2, #5000	; 0x1388
 800682c:	4293      	cmp	r3, r2
 800682e:	d901      	bls.n	8006834 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8006830:	2303      	movs	r3, #3
 8006832:	e0c5      	b.n	80069c0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006834:	4b65      	ldr	r3, [pc, #404]	; (80069cc <HAL_RCC_OscConfig+0x4e8>)
 8006836:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006838:	f003 0302 	and.w	r3, r3, #2
 800683c:	2b00      	cmp	r3, #0
 800683e:	d0ee      	beq.n	800681e <HAL_RCC_OscConfig+0x33a>
 8006840:	e014      	b.n	800686c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006842:	f7fb fc97 	bl	8002174 <HAL_GetTick>
 8006846:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006848:	e00a      	b.n	8006860 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800684a:	f7fb fc93 	bl	8002174 <HAL_GetTick>
 800684e:	4602      	mov	r2, r0
 8006850:	693b      	ldr	r3, [r7, #16]
 8006852:	1ad3      	subs	r3, r2, r3
 8006854:	f241 3288 	movw	r2, #5000	; 0x1388
 8006858:	4293      	cmp	r3, r2
 800685a:	d901      	bls.n	8006860 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800685c:	2303      	movs	r3, #3
 800685e:	e0af      	b.n	80069c0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006860:	4b5a      	ldr	r3, [pc, #360]	; (80069cc <HAL_RCC_OscConfig+0x4e8>)
 8006862:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006864:	f003 0302 	and.w	r3, r3, #2
 8006868:	2b00      	cmp	r3, #0
 800686a:	d1ee      	bne.n	800684a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800686c:	7dfb      	ldrb	r3, [r7, #23]
 800686e:	2b01      	cmp	r3, #1
 8006870:	d105      	bne.n	800687e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006872:	4b56      	ldr	r3, [pc, #344]	; (80069cc <HAL_RCC_OscConfig+0x4e8>)
 8006874:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006876:	4a55      	ldr	r2, [pc, #340]	; (80069cc <HAL_RCC_OscConfig+0x4e8>)
 8006878:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800687c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	699b      	ldr	r3, [r3, #24]
 8006882:	2b00      	cmp	r3, #0
 8006884:	f000 809b 	beq.w	80069be <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006888:	4b50      	ldr	r3, [pc, #320]	; (80069cc <HAL_RCC_OscConfig+0x4e8>)
 800688a:	689b      	ldr	r3, [r3, #8]
 800688c:	f003 030c 	and.w	r3, r3, #12
 8006890:	2b08      	cmp	r3, #8
 8006892:	d05c      	beq.n	800694e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	699b      	ldr	r3, [r3, #24]
 8006898:	2b02      	cmp	r3, #2
 800689a:	d141      	bne.n	8006920 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800689c:	4b4c      	ldr	r3, [pc, #304]	; (80069d0 <HAL_RCC_OscConfig+0x4ec>)
 800689e:	2200      	movs	r2, #0
 80068a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80068a2:	f7fb fc67 	bl	8002174 <HAL_GetTick>
 80068a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80068a8:	e008      	b.n	80068bc <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80068aa:	f7fb fc63 	bl	8002174 <HAL_GetTick>
 80068ae:	4602      	mov	r2, r0
 80068b0:	693b      	ldr	r3, [r7, #16]
 80068b2:	1ad3      	subs	r3, r2, r3
 80068b4:	2b02      	cmp	r3, #2
 80068b6:	d901      	bls.n	80068bc <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80068b8:	2303      	movs	r3, #3
 80068ba:	e081      	b.n	80069c0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80068bc:	4b43      	ldr	r3, [pc, #268]	; (80069cc <HAL_RCC_OscConfig+0x4e8>)
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d1f0      	bne.n	80068aa <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	69da      	ldr	r2, [r3, #28]
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	6a1b      	ldr	r3, [r3, #32]
 80068d0:	431a      	orrs	r2, r3
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068d6:	019b      	lsls	r3, r3, #6
 80068d8:	431a      	orrs	r2, r3
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068de:	085b      	lsrs	r3, r3, #1
 80068e0:	3b01      	subs	r3, #1
 80068e2:	041b      	lsls	r3, r3, #16
 80068e4:	431a      	orrs	r2, r3
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068ea:	061b      	lsls	r3, r3, #24
 80068ec:	4937      	ldr	r1, [pc, #220]	; (80069cc <HAL_RCC_OscConfig+0x4e8>)
 80068ee:	4313      	orrs	r3, r2
 80068f0:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80068f2:	4b37      	ldr	r3, [pc, #220]	; (80069d0 <HAL_RCC_OscConfig+0x4ec>)
 80068f4:	2201      	movs	r2, #1
 80068f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80068f8:	f7fb fc3c 	bl	8002174 <HAL_GetTick>
 80068fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80068fe:	e008      	b.n	8006912 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006900:	f7fb fc38 	bl	8002174 <HAL_GetTick>
 8006904:	4602      	mov	r2, r0
 8006906:	693b      	ldr	r3, [r7, #16]
 8006908:	1ad3      	subs	r3, r2, r3
 800690a:	2b02      	cmp	r3, #2
 800690c:	d901      	bls.n	8006912 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800690e:	2303      	movs	r3, #3
 8006910:	e056      	b.n	80069c0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006912:	4b2e      	ldr	r3, [pc, #184]	; (80069cc <HAL_RCC_OscConfig+0x4e8>)
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800691a:	2b00      	cmp	r3, #0
 800691c:	d0f0      	beq.n	8006900 <HAL_RCC_OscConfig+0x41c>
 800691e:	e04e      	b.n	80069be <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006920:	4b2b      	ldr	r3, [pc, #172]	; (80069d0 <HAL_RCC_OscConfig+0x4ec>)
 8006922:	2200      	movs	r2, #0
 8006924:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006926:	f7fb fc25 	bl	8002174 <HAL_GetTick>
 800692a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800692c:	e008      	b.n	8006940 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800692e:	f7fb fc21 	bl	8002174 <HAL_GetTick>
 8006932:	4602      	mov	r2, r0
 8006934:	693b      	ldr	r3, [r7, #16]
 8006936:	1ad3      	subs	r3, r2, r3
 8006938:	2b02      	cmp	r3, #2
 800693a:	d901      	bls.n	8006940 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800693c:	2303      	movs	r3, #3
 800693e:	e03f      	b.n	80069c0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006940:	4b22      	ldr	r3, [pc, #136]	; (80069cc <HAL_RCC_OscConfig+0x4e8>)
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006948:	2b00      	cmp	r3, #0
 800694a:	d1f0      	bne.n	800692e <HAL_RCC_OscConfig+0x44a>
 800694c:	e037      	b.n	80069be <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	699b      	ldr	r3, [r3, #24]
 8006952:	2b01      	cmp	r3, #1
 8006954:	d101      	bne.n	800695a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8006956:	2301      	movs	r3, #1
 8006958:	e032      	b.n	80069c0 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800695a:	4b1c      	ldr	r3, [pc, #112]	; (80069cc <HAL_RCC_OscConfig+0x4e8>)
 800695c:	685b      	ldr	r3, [r3, #4]
 800695e:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	699b      	ldr	r3, [r3, #24]
 8006964:	2b01      	cmp	r3, #1
 8006966:	d028      	beq.n	80069ba <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006972:	429a      	cmp	r2, r3
 8006974:	d121      	bne.n	80069ba <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006980:	429a      	cmp	r2, r3
 8006982:	d11a      	bne.n	80069ba <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006984:	68fa      	ldr	r2, [r7, #12]
 8006986:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800698a:	4013      	ands	r3, r2
 800698c:	687a      	ldr	r2, [r7, #4]
 800698e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006990:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006992:	4293      	cmp	r3, r2
 8006994:	d111      	bne.n	80069ba <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069a0:	085b      	lsrs	r3, r3, #1
 80069a2:	3b01      	subs	r3, #1
 80069a4:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80069a6:	429a      	cmp	r2, r3
 80069a8:	d107      	bne.n	80069ba <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069b4:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80069b6:	429a      	cmp	r2, r3
 80069b8:	d001      	beq.n	80069be <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 80069ba:	2301      	movs	r3, #1
 80069bc:	e000      	b.n	80069c0 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 80069be:	2300      	movs	r3, #0
}
 80069c0:	4618      	mov	r0, r3
 80069c2:	3718      	adds	r7, #24
 80069c4:	46bd      	mov	sp, r7
 80069c6:	bd80      	pop	{r7, pc}
 80069c8:	40007000 	.word	0x40007000
 80069cc:	40023800 	.word	0x40023800
 80069d0:	42470060 	.word	0x42470060

080069d4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80069d4:	b580      	push	{r7, lr}
 80069d6:	b084      	sub	sp, #16
 80069d8:	af00      	add	r7, sp, #0
 80069da:	6078      	str	r0, [r7, #4]
 80069dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d101      	bne.n	80069e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80069e4:	2301      	movs	r3, #1
 80069e6:	e0cc      	b.n	8006b82 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80069e8:	4b68      	ldr	r3, [pc, #416]	; (8006b8c <HAL_RCC_ClockConfig+0x1b8>)
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	f003 0307 	and.w	r3, r3, #7
 80069f0:	683a      	ldr	r2, [r7, #0]
 80069f2:	429a      	cmp	r2, r3
 80069f4:	d90c      	bls.n	8006a10 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80069f6:	4b65      	ldr	r3, [pc, #404]	; (8006b8c <HAL_RCC_ClockConfig+0x1b8>)
 80069f8:	683a      	ldr	r2, [r7, #0]
 80069fa:	b2d2      	uxtb	r2, r2
 80069fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80069fe:	4b63      	ldr	r3, [pc, #396]	; (8006b8c <HAL_RCC_ClockConfig+0x1b8>)
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	f003 0307 	and.w	r3, r3, #7
 8006a06:	683a      	ldr	r2, [r7, #0]
 8006a08:	429a      	cmp	r2, r3
 8006a0a:	d001      	beq.n	8006a10 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006a0c:	2301      	movs	r3, #1
 8006a0e:	e0b8      	b.n	8006b82 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	f003 0302 	and.w	r3, r3, #2
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d020      	beq.n	8006a5e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	f003 0304 	and.w	r3, r3, #4
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d005      	beq.n	8006a34 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006a28:	4b59      	ldr	r3, [pc, #356]	; (8006b90 <HAL_RCC_ClockConfig+0x1bc>)
 8006a2a:	689b      	ldr	r3, [r3, #8]
 8006a2c:	4a58      	ldr	r2, [pc, #352]	; (8006b90 <HAL_RCC_ClockConfig+0x1bc>)
 8006a2e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006a32:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	f003 0308 	and.w	r3, r3, #8
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d005      	beq.n	8006a4c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006a40:	4b53      	ldr	r3, [pc, #332]	; (8006b90 <HAL_RCC_ClockConfig+0x1bc>)
 8006a42:	689b      	ldr	r3, [r3, #8]
 8006a44:	4a52      	ldr	r2, [pc, #328]	; (8006b90 <HAL_RCC_ClockConfig+0x1bc>)
 8006a46:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006a4a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006a4c:	4b50      	ldr	r3, [pc, #320]	; (8006b90 <HAL_RCC_ClockConfig+0x1bc>)
 8006a4e:	689b      	ldr	r3, [r3, #8]
 8006a50:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	689b      	ldr	r3, [r3, #8]
 8006a58:	494d      	ldr	r1, [pc, #308]	; (8006b90 <HAL_RCC_ClockConfig+0x1bc>)
 8006a5a:	4313      	orrs	r3, r2
 8006a5c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	f003 0301 	and.w	r3, r3, #1
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d044      	beq.n	8006af4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	685b      	ldr	r3, [r3, #4]
 8006a6e:	2b01      	cmp	r3, #1
 8006a70:	d107      	bne.n	8006a82 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006a72:	4b47      	ldr	r3, [pc, #284]	; (8006b90 <HAL_RCC_ClockConfig+0x1bc>)
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d119      	bne.n	8006ab2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006a7e:	2301      	movs	r3, #1
 8006a80:	e07f      	b.n	8006b82 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	685b      	ldr	r3, [r3, #4]
 8006a86:	2b02      	cmp	r3, #2
 8006a88:	d003      	beq.n	8006a92 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006a8e:	2b03      	cmp	r3, #3
 8006a90:	d107      	bne.n	8006aa2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006a92:	4b3f      	ldr	r3, [pc, #252]	; (8006b90 <HAL_RCC_ClockConfig+0x1bc>)
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d109      	bne.n	8006ab2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006a9e:	2301      	movs	r3, #1
 8006aa0:	e06f      	b.n	8006b82 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006aa2:	4b3b      	ldr	r3, [pc, #236]	; (8006b90 <HAL_RCC_ClockConfig+0x1bc>)
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	f003 0302 	and.w	r3, r3, #2
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d101      	bne.n	8006ab2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006aae:	2301      	movs	r3, #1
 8006ab0:	e067      	b.n	8006b82 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006ab2:	4b37      	ldr	r3, [pc, #220]	; (8006b90 <HAL_RCC_ClockConfig+0x1bc>)
 8006ab4:	689b      	ldr	r3, [r3, #8]
 8006ab6:	f023 0203 	bic.w	r2, r3, #3
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	685b      	ldr	r3, [r3, #4]
 8006abe:	4934      	ldr	r1, [pc, #208]	; (8006b90 <HAL_RCC_ClockConfig+0x1bc>)
 8006ac0:	4313      	orrs	r3, r2
 8006ac2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006ac4:	f7fb fb56 	bl	8002174 <HAL_GetTick>
 8006ac8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006aca:	e00a      	b.n	8006ae2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006acc:	f7fb fb52 	bl	8002174 <HAL_GetTick>
 8006ad0:	4602      	mov	r2, r0
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	1ad3      	subs	r3, r2, r3
 8006ad6:	f241 3288 	movw	r2, #5000	; 0x1388
 8006ada:	4293      	cmp	r3, r2
 8006adc:	d901      	bls.n	8006ae2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006ade:	2303      	movs	r3, #3
 8006ae0:	e04f      	b.n	8006b82 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006ae2:	4b2b      	ldr	r3, [pc, #172]	; (8006b90 <HAL_RCC_ClockConfig+0x1bc>)
 8006ae4:	689b      	ldr	r3, [r3, #8]
 8006ae6:	f003 020c 	and.w	r2, r3, #12
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	685b      	ldr	r3, [r3, #4]
 8006aee:	009b      	lsls	r3, r3, #2
 8006af0:	429a      	cmp	r2, r3
 8006af2:	d1eb      	bne.n	8006acc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006af4:	4b25      	ldr	r3, [pc, #148]	; (8006b8c <HAL_RCC_ClockConfig+0x1b8>)
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	f003 0307 	and.w	r3, r3, #7
 8006afc:	683a      	ldr	r2, [r7, #0]
 8006afe:	429a      	cmp	r2, r3
 8006b00:	d20c      	bcs.n	8006b1c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006b02:	4b22      	ldr	r3, [pc, #136]	; (8006b8c <HAL_RCC_ClockConfig+0x1b8>)
 8006b04:	683a      	ldr	r2, [r7, #0]
 8006b06:	b2d2      	uxtb	r2, r2
 8006b08:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006b0a:	4b20      	ldr	r3, [pc, #128]	; (8006b8c <HAL_RCC_ClockConfig+0x1b8>)
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	f003 0307 	and.w	r3, r3, #7
 8006b12:	683a      	ldr	r2, [r7, #0]
 8006b14:	429a      	cmp	r2, r3
 8006b16:	d001      	beq.n	8006b1c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006b18:	2301      	movs	r3, #1
 8006b1a:	e032      	b.n	8006b82 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	f003 0304 	and.w	r3, r3, #4
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d008      	beq.n	8006b3a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006b28:	4b19      	ldr	r3, [pc, #100]	; (8006b90 <HAL_RCC_ClockConfig+0x1bc>)
 8006b2a:	689b      	ldr	r3, [r3, #8]
 8006b2c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	68db      	ldr	r3, [r3, #12]
 8006b34:	4916      	ldr	r1, [pc, #88]	; (8006b90 <HAL_RCC_ClockConfig+0x1bc>)
 8006b36:	4313      	orrs	r3, r2
 8006b38:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	f003 0308 	and.w	r3, r3, #8
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d009      	beq.n	8006b5a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006b46:	4b12      	ldr	r3, [pc, #72]	; (8006b90 <HAL_RCC_ClockConfig+0x1bc>)
 8006b48:	689b      	ldr	r3, [r3, #8]
 8006b4a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	691b      	ldr	r3, [r3, #16]
 8006b52:	00db      	lsls	r3, r3, #3
 8006b54:	490e      	ldr	r1, [pc, #56]	; (8006b90 <HAL_RCC_ClockConfig+0x1bc>)
 8006b56:	4313      	orrs	r3, r2
 8006b58:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006b5a:	f000 f889 	bl	8006c70 <HAL_RCC_GetSysClockFreq>
 8006b5e:	4602      	mov	r2, r0
 8006b60:	4b0b      	ldr	r3, [pc, #44]	; (8006b90 <HAL_RCC_ClockConfig+0x1bc>)
 8006b62:	689b      	ldr	r3, [r3, #8]
 8006b64:	091b      	lsrs	r3, r3, #4
 8006b66:	f003 030f 	and.w	r3, r3, #15
 8006b6a:	490a      	ldr	r1, [pc, #40]	; (8006b94 <HAL_RCC_ClockConfig+0x1c0>)
 8006b6c:	5ccb      	ldrb	r3, [r1, r3]
 8006b6e:	fa22 f303 	lsr.w	r3, r2, r3
 8006b72:	4a09      	ldr	r2, [pc, #36]	; (8006b98 <HAL_RCC_ClockConfig+0x1c4>)
 8006b74:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006b76:	4b09      	ldr	r3, [pc, #36]	; (8006b9c <HAL_RCC_ClockConfig+0x1c8>)
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	4618      	mov	r0, r3
 8006b7c:	f7fb fab6 	bl	80020ec <HAL_InitTick>

  return HAL_OK;
 8006b80:	2300      	movs	r3, #0
}
 8006b82:	4618      	mov	r0, r3
 8006b84:	3710      	adds	r7, #16
 8006b86:	46bd      	mov	sp, r7
 8006b88:	bd80      	pop	{r7, pc}
 8006b8a:	bf00      	nop
 8006b8c:	40023c00 	.word	0x40023c00
 8006b90:	40023800 	.word	0x40023800
 8006b94:	08010de8 	.word	0x08010de8
 8006b98:	20000004 	.word	0x20000004
 8006b9c:	20000008 	.word	0x20000008

08006ba0 <HAL_RCC_MCOConfig>:
  * @note  For STM32F410Rx devices to output I2SCLK clock on MCO2 you should have
  *        at last one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8006ba0:	b580      	push	{r7, lr}
 8006ba2:	b08c      	sub	sp, #48	; 0x30
 8006ba4:	af00      	add	r7, sp, #0
 8006ba6:	60f8      	str	r0, [r7, #12]
 8006ba8:	60b9      	str	r1, [r7, #8]
 8006baa:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if(RCC_MCOx == RCC_MCO1)
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d129      	bne.n	8006c06 <HAL_RCC_MCOConfig+0x66>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    __MCO1_CLK_ENABLE();
 8006bb2:	2300      	movs	r3, #0
 8006bb4:	61bb      	str	r3, [r7, #24]
 8006bb6:	4b2b      	ldr	r3, [pc, #172]	; (8006c64 <HAL_RCC_MCOConfig+0xc4>)
 8006bb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bba:	4a2a      	ldr	r2, [pc, #168]	; (8006c64 <HAL_RCC_MCOConfig+0xc4>)
 8006bbc:	f043 0301 	orr.w	r3, r3, #1
 8006bc0:	6313      	str	r3, [r2, #48]	; 0x30
 8006bc2:	4b28      	ldr	r3, [pc, #160]	; (8006c64 <HAL_RCC_MCOConfig+0xc4>)
 8006bc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bc6:	f003 0301 	and.w	r3, r3, #1
 8006bca:	61bb      	str	r3, [r7, #24]
 8006bcc:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 8006bce:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006bd2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006bd4:	2302      	movs	r3, #2
 8006bd6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006bd8:	2303      	movs	r3, #3
 8006bda:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006bdc:	2300      	movs	r3, #0
 8006bde:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8006be0:	2300      	movs	r3, #0
 8006be2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8006be4:	f107 031c 	add.w	r3, r7, #28
 8006be8:	4619      	mov	r1, r3
 8006bea:	481f      	ldr	r0, [pc, #124]	; (8006c68 <HAL_RCC_MCOConfig+0xc8>)
 8006bec:	f7fd fd3c 	bl	8004668 <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[2:0] bits then Select MCO1 clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 8006bf0:	4b1c      	ldr	r3, [pc, #112]	; (8006c64 <HAL_RCC_MCOConfig+0xc4>)
 8006bf2:	689b      	ldr	r3, [r3, #8]
 8006bf4:	f023 62ec 	bic.w	r2, r3, #123731968	; 0x7600000
 8006bf8:	68b9      	ldr	r1, [r7, #8]
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	430b      	orrs	r3, r1
 8006bfe:	4919      	ldr	r1, [pc, #100]	; (8006c64 <HAL_RCC_MCOConfig+0xc4>)
 8006c00:	4313      	orrs	r3, r2
 8006c02:	608b      	str	r3, [r1, #8]
#if defined(RCC_CFGR_MCO2EN)
    __HAL_RCC_MCO2_ENABLE();
#endif /* RCC_CFGR_MCO2EN */
  }
#endif /* RCC_CFGR_MCO2 */
}
 8006c04:	e029      	b.n	8006c5a <HAL_RCC_MCOConfig+0xba>
    __MCO2_CLK_ENABLE();
 8006c06:	2300      	movs	r3, #0
 8006c08:	617b      	str	r3, [r7, #20]
 8006c0a:	4b16      	ldr	r3, [pc, #88]	; (8006c64 <HAL_RCC_MCOConfig+0xc4>)
 8006c0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c0e:	4a15      	ldr	r2, [pc, #84]	; (8006c64 <HAL_RCC_MCOConfig+0xc4>)
 8006c10:	f043 0304 	orr.w	r3, r3, #4
 8006c14:	6313      	str	r3, [r2, #48]	; 0x30
 8006c16:	4b13      	ldr	r3, [pc, #76]	; (8006c64 <HAL_RCC_MCOConfig+0xc4>)
 8006c18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c1a:	f003 0304 	and.w	r3, r3, #4
 8006c1e:	617b      	str	r3, [r7, #20]
 8006c20:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 8006c22:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006c26:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006c28:	2302      	movs	r3, #2
 8006c2a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006c2c:	2303      	movs	r3, #3
 8006c2e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c30:	2300      	movs	r3, #0
 8006c32:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8006c34:	2300      	movs	r3, #0
 8006c36:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8006c38:	f107 031c 	add.w	r3, r7, #28
 8006c3c:	4619      	mov	r1, r3
 8006c3e:	480b      	ldr	r0, [pc, #44]	; (8006c6c <HAL_RCC_MCOConfig+0xcc>)
 8006c40:	f7fd fd12 	bl	8004668 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3U)));
 8006c44:	4b07      	ldr	r3, [pc, #28]	; (8006c64 <HAL_RCC_MCOConfig+0xc4>)
 8006c46:	689b      	ldr	r3, [r3, #8]
 8006c48:	f023 4278 	bic.w	r2, r3, #4160749568	; 0xf8000000
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	00d9      	lsls	r1, r3, #3
 8006c50:	68bb      	ldr	r3, [r7, #8]
 8006c52:	430b      	orrs	r3, r1
 8006c54:	4903      	ldr	r1, [pc, #12]	; (8006c64 <HAL_RCC_MCOConfig+0xc4>)
 8006c56:	4313      	orrs	r3, r2
 8006c58:	608b      	str	r3, [r1, #8]
}
 8006c5a:	bf00      	nop
 8006c5c:	3730      	adds	r7, #48	; 0x30
 8006c5e:	46bd      	mov	sp, r7
 8006c60:	bd80      	pop	{r7, pc}
 8006c62:	bf00      	nop
 8006c64:	40023800 	.word	0x40023800
 8006c68:	40020000 	.word	0x40020000
 8006c6c:	40020800 	.word	0x40020800

08006c70 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006c70:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8006c74:	b084      	sub	sp, #16
 8006c76:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006c78:	2300      	movs	r3, #0
 8006c7a:	607b      	str	r3, [r7, #4]
 8006c7c:	2300      	movs	r3, #0
 8006c7e:	60fb      	str	r3, [r7, #12]
 8006c80:	2300      	movs	r3, #0
 8006c82:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8006c84:	2300      	movs	r3, #0
 8006c86:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006c88:	4b67      	ldr	r3, [pc, #412]	; (8006e28 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006c8a:	689b      	ldr	r3, [r3, #8]
 8006c8c:	f003 030c 	and.w	r3, r3, #12
 8006c90:	2b08      	cmp	r3, #8
 8006c92:	d00d      	beq.n	8006cb0 <HAL_RCC_GetSysClockFreq+0x40>
 8006c94:	2b08      	cmp	r3, #8
 8006c96:	f200 80bd 	bhi.w	8006e14 <HAL_RCC_GetSysClockFreq+0x1a4>
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d002      	beq.n	8006ca4 <HAL_RCC_GetSysClockFreq+0x34>
 8006c9e:	2b04      	cmp	r3, #4
 8006ca0:	d003      	beq.n	8006caa <HAL_RCC_GetSysClockFreq+0x3a>
 8006ca2:	e0b7      	b.n	8006e14 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006ca4:	4b61      	ldr	r3, [pc, #388]	; (8006e2c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8006ca6:	60bb      	str	r3, [r7, #8]
       break;
 8006ca8:	e0b7      	b.n	8006e1a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006caa:	4b61      	ldr	r3, [pc, #388]	; (8006e30 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8006cac:	60bb      	str	r3, [r7, #8]
      break;
 8006cae:	e0b4      	b.n	8006e1a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006cb0:	4b5d      	ldr	r3, [pc, #372]	; (8006e28 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006cb2:	685b      	ldr	r3, [r3, #4]
 8006cb4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006cb8:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006cba:	4b5b      	ldr	r3, [pc, #364]	; (8006e28 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006cbc:	685b      	ldr	r3, [r3, #4]
 8006cbe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d04d      	beq.n	8006d62 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006cc6:	4b58      	ldr	r3, [pc, #352]	; (8006e28 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006cc8:	685b      	ldr	r3, [r3, #4]
 8006cca:	099b      	lsrs	r3, r3, #6
 8006ccc:	461a      	mov	r2, r3
 8006cce:	f04f 0300 	mov.w	r3, #0
 8006cd2:	f240 10ff 	movw	r0, #511	; 0x1ff
 8006cd6:	f04f 0100 	mov.w	r1, #0
 8006cda:	ea02 0800 	and.w	r8, r2, r0
 8006cde:	ea03 0901 	and.w	r9, r3, r1
 8006ce2:	4640      	mov	r0, r8
 8006ce4:	4649      	mov	r1, r9
 8006ce6:	f04f 0200 	mov.w	r2, #0
 8006cea:	f04f 0300 	mov.w	r3, #0
 8006cee:	014b      	lsls	r3, r1, #5
 8006cf0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006cf4:	0142      	lsls	r2, r0, #5
 8006cf6:	4610      	mov	r0, r2
 8006cf8:	4619      	mov	r1, r3
 8006cfa:	ebb0 0008 	subs.w	r0, r0, r8
 8006cfe:	eb61 0109 	sbc.w	r1, r1, r9
 8006d02:	f04f 0200 	mov.w	r2, #0
 8006d06:	f04f 0300 	mov.w	r3, #0
 8006d0a:	018b      	lsls	r3, r1, #6
 8006d0c:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8006d10:	0182      	lsls	r2, r0, #6
 8006d12:	1a12      	subs	r2, r2, r0
 8006d14:	eb63 0301 	sbc.w	r3, r3, r1
 8006d18:	f04f 0000 	mov.w	r0, #0
 8006d1c:	f04f 0100 	mov.w	r1, #0
 8006d20:	00d9      	lsls	r1, r3, #3
 8006d22:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006d26:	00d0      	lsls	r0, r2, #3
 8006d28:	4602      	mov	r2, r0
 8006d2a:	460b      	mov	r3, r1
 8006d2c:	eb12 0208 	adds.w	r2, r2, r8
 8006d30:	eb43 0309 	adc.w	r3, r3, r9
 8006d34:	f04f 0000 	mov.w	r0, #0
 8006d38:	f04f 0100 	mov.w	r1, #0
 8006d3c:	0259      	lsls	r1, r3, #9
 8006d3e:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8006d42:	0250      	lsls	r0, r2, #9
 8006d44:	4602      	mov	r2, r0
 8006d46:	460b      	mov	r3, r1
 8006d48:	4610      	mov	r0, r2
 8006d4a:	4619      	mov	r1, r3
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	461a      	mov	r2, r3
 8006d50:	f04f 0300 	mov.w	r3, #0
 8006d54:	f7f9 fd92 	bl	800087c <__aeabi_uldivmod>
 8006d58:	4602      	mov	r2, r0
 8006d5a:	460b      	mov	r3, r1
 8006d5c:	4613      	mov	r3, r2
 8006d5e:	60fb      	str	r3, [r7, #12]
 8006d60:	e04a      	b.n	8006df8 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006d62:	4b31      	ldr	r3, [pc, #196]	; (8006e28 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006d64:	685b      	ldr	r3, [r3, #4]
 8006d66:	099b      	lsrs	r3, r3, #6
 8006d68:	461a      	mov	r2, r3
 8006d6a:	f04f 0300 	mov.w	r3, #0
 8006d6e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8006d72:	f04f 0100 	mov.w	r1, #0
 8006d76:	ea02 0400 	and.w	r4, r2, r0
 8006d7a:	ea03 0501 	and.w	r5, r3, r1
 8006d7e:	4620      	mov	r0, r4
 8006d80:	4629      	mov	r1, r5
 8006d82:	f04f 0200 	mov.w	r2, #0
 8006d86:	f04f 0300 	mov.w	r3, #0
 8006d8a:	014b      	lsls	r3, r1, #5
 8006d8c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006d90:	0142      	lsls	r2, r0, #5
 8006d92:	4610      	mov	r0, r2
 8006d94:	4619      	mov	r1, r3
 8006d96:	1b00      	subs	r0, r0, r4
 8006d98:	eb61 0105 	sbc.w	r1, r1, r5
 8006d9c:	f04f 0200 	mov.w	r2, #0
 8006da0:	f04f 0300 	mov.w	r3, #0
 8006da4:	018b      	lsls	r3, r1, #6
 8006da6:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8006daa:	0182      	lsls	r2, r0, #6
 8006dac:	1a12      	subs	r2, r2, r0
 8006dae:	eb63 0301 	sbc.w	r3, r3, r1
 8006db2:	f04f 0000 	mov.w	r0, #0
 8006db6:	f04f 0100 	mov.w	r1, #0
 8006dba:	00d9      	lsls	r1, r3, #3
 8006dbc:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006dc0:	00d0      	lsls	r0, r2, #3
 8006dc2:	4602      	mov	r2, r0
 8006dc4:	460b      	mov	r3, r1
 8006dc6:	1912      	adds	r2, r2, r4
 8006dc8:	eb45 0303 	adc.w	r3, r5, r3
 8006dcc:	f04f 0000 	mov.w	r0, #0
 8006dd0:	f04f 0100 	mov.w	r1, #0
 8006dd4:	0299      	lsls	r1, r3, #10
 8006dd6:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8006dda:	0290      	lsls	r0, r2, #10
 8006ddc:	4602      	mov	r2, r0
 8006dde:	460b      	mov	r3, r1
 8006de0:	4610      	mov	r0, r2
 8006de2:	4619      	mov	r1, r3
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	461a      	mov	r2, r3
 8006de8:	f04f 0300 	mov.w	r3, #0
 8006dec:	f7f9 fd46 	bl	800087c <__aeabi_uldivmod>
 8006df0:	4602      	mov	r2, r0
 8006df2:	460b      	mov	r3, r1
 8006df4:	4613      	mov	r3, r2
 8006df6:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006df8:	4b0b      	ldr	r3, [pc, #44]	; (8006e28 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006dfa:	685b      	ldr	r3, [r3, #4]
 8006dfc:	0c1b      	lsrs	r3, r3, #16
 8006dfe:	f003 0303 	and.w	r3, r3, #3
 8006e02:	3301      	adds	r3, #1
 8006e04:	005b      	lsls	r3, r3, #1
 8006e06:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8006e08:	68fa      	ldr	r2, [r7, #12]
 8006e0a:	683b      	ldr	r3, [r7, #0]
 8006e0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e10:	60bb      	str	r3, [r7, #8]
      break;
 8006e12:	e002      	b.n	8006e1a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006e14:	4b05      	ldr	r3, [pc, #20]	; (8006e2c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8006e16:	60bb      	str	r3, [r7, #8]
      break;
 8006e18:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006e1a:	68bb      	ldr	r3, [r7, #8]
}
 8006e1c:	4618      	mov	r0, r3
 8006e1e:	3710      	adds	r7, #16
 8006e20:	46bd      	mov	sp, r7
 8006e22:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8006e26:	bf00      	nop
 8006e28:	40023800 	.word	0x40023800
 8006e2c:	00f42400 	.word	0x00f42400
 8006e30:	007a1200 	.word	0x007a1200

08006e34 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006e34:	b480      	push	{r7}
 8006e36:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006e38:	4b03      	ldr	r3, [pc, #12]	; (8006e48 <HAL_RCC_GetHCLKFreq+0x14>)
 8006e3a:	681b      	ldr	r3, [r3, #0]
}
 8006e3c:	4618      	mov	r0, r3
 8006e3e:	46bd      	mov	sp, r7
 8006e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e44:	4770      	bx	lr
 8006e46:	bf00      	nop
 8006e48:	20000004 	.word	0x20000004

08006e4c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006e4c:	b580      	push	{r7, lr}
 8006e4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006e50:	f7ff fff0 	bl	8006e34 <HAL_RCC_GetHCLKFreq>
 8006e54:	4602      	mov	r2, r0
 8006e56:	4b05      	ldr	r3, [pc, #20]	; (8006e6c <HAL_RCC_GetPCLK1Freq+0x20>)
 8006e58:	689b      	ldr	r3, [r3, #8]
 8006e5a:	0a9b      	lsrs	r3, r3, #10
 8006e5c:	f003 0307 	and.w	r3, r3, #7
 8006e60:	4903      	ldr	r1, [pc, #12]	; (8006e70 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006e62:	5ccb      	ldrb	r3, [r1, r3]
 8006e64:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006e68:	4618      	mov	r0, r3
 8006e6a:	bd80      	pop	{r7, pc}
 8006e6c:	40023800 	.word	0x40023800
 8006e70:	08010df8 	.word	0x08010df8

08006e74 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006e74:	b580      	push	{r7, lr}
 8006e76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006e78:	f7ff ffdc 	bl	8006e34 <HAL_RCC_GetHCLKFreq>
 8006e7c:	4602      	mov	r2, r0
 8006e7e:	4b05      	ldr	r3, [pc, #20]	; (8006e94 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006e80:	689b      	ldr	r3, [r3, #8]
 8006e82:	0b5b      	lsrs	r3, r3, #13
 8006e84:	f003 0307 	and.w	r3, r3, #7
 8006e88:	4903      	ldr	r1, [pc, #12]	; (8006e98 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006e8a:	5ccb      	ldrb	r3, [r1, r3]
 8006e8c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006e90:	4618      	mov	r0, r3
 8006e92:	bd80      	pop	{r7, pc}
 8006e94:	40023800 	.word	0x40023800
 8006e98:	08010df8 	.word	0x08010df8

08006e9c <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 8006e9c:	b580      	push	{r7, lr}
 8006e9e:	b084      	sub	sp, #16
 8006ea0:	af00      	add	r7, sp, #0
 8006ea2:	60f8      	str	r0, [r7, #12]
 8006ea4:	60b9      	str	r1, [r7, #8]
 8006ea6:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d101      	bne.n	8006eb2 <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 8006eae:	2301      	movs	r3, #1
 8006eb0:	e034      	b.n	8006f1c <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8006eb8:	b2db      	uxtb	r3, r3
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d106      	bne.n	8006ecc <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	2200      	movs	r2, #0
 8006ec2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8006ec6:	68f8      	ldr	r0, [r7, #12]
 8006ec8:	f7fa ffbc 	bl	8001e44 <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	681a      	ldr	r2, [r3, #0]
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	3308      	adds	r3, #8
 8006ed4:	4619      	mov	r1, r3
 8006ed6:	4610      	mov	r0, r2
 8006ed8:	f000 fb3a 	bl	8007550 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	6818      	ldr	r0, [r3, #0]
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	689b      	ldr	r3, [r3, #8]
 8006ee4:	461a      	mov	r2, r3
 8006ee6:	68b9      	ldr	r1, [r7, #8]
 8006ee8:	f000 fb84 	bl	80075f4 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	6858      	ldr	r0, [r3, #4]
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	689a      	ldr	r2, [r3, #8]
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ef8:	6879      	ldr	r1, [r7, #4]
 8006efa:	f000 fbb9 	bl	8007670 <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	68fa      	ldr	r2, [r7, #12]
 8006f04:	6892      	ldr	r2, [r2, #8]
 8006f06:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	68fa      	ldr	r2, [r7, #12]
 8006f10:	6892      	ldr	r2, [r2, #8]
 8006f12:	f041 0101 	orr.w	r1, r1, #1
 8006f16:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 8006f1a:	2300      	movs	r3, #0
}
 8006f1c:	4618      	mov	r0, r3
 8006f1e:	3710      	adds	r7, #16
 8006f20:	46bd      	mov	sp, r7
 8006f22:	bd80      	pop	{r7, pc}

08006f24 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006f24:	b580      	push	{r7, lr}
 8006f26:	b082      	sub	sp, #8
 8006f28:	af00      	add	r7, sp, #0
 8006f2a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d101      	bne.n	8006f36 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006f32:	2301      	movs	r3, #1
 8006f34:	e03f      	b.n	8006fb6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f3c:	b2db      	uxtb	r3, r3
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d106      	bne.n	8006f50 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	2200      	movs	r2, #0
 8006f46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006f4a:	6878      	ldr	r0, [r7, #4]
 8006f4c:	f7fa fec2 	bl	8001cd4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	2224      	movs	r2, #36	; 0x24
 8006f54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	68da      	ldr	r2, [r3, #12]
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006f66:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006f68:	6878      	ldr	r0, [r7, #4]
 8006f6a:	f000 f929 	bl	80071c0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	691a      	ldr	r2, [r3, #16]
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006f7c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	695a      	ldr	r2, [r3, #20]
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006f8c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	68da      	ldr	r2, [r3, #12]
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006f9c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	2200      	movs	r2, #0
 8006fa2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	2220      	movs	r2, #32
 8006fa8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	2220      	movs	r2, #32
 8006fb0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006fb4:	2300      	movs	r3, #0
}
 8006fb6:	4618      	mov	r0, r3
 8006fb8:	3708      	adds	r7, #8
 8006fba:	46bd      	mov	sp, r7
 8006fbc:	bd80      	pop	{r7, pc}

08006fbe <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006fbe:	b580      	push	{r7, lr}
 8006fc0:	b08a      	sub	sp, #40	; 0x28
 8006fc2:	af02      	add	r7, sp, #8
 8006fc4:	60f8      	str	r0, [r7, #12]
 8006fc6:	60b9      	str	r1, [r7, #8]
 8006fc8:	603b      	str	r3, [r7, #0]
 8006fca:	4613      	mov	r3, r2
 8006fcc:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006fce:	2300      	movs	r3, #0
 8006fd0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006fd8:	b2db      	uxtb	r3, r3
 8006fda:	2b20      	cmp	r3, #32
 8006fdc:	d17c      	bne.n	80070d8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006fde:	68bb      	ldr	r3, [r7, #8]
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d002      	beq.n	8006fea <HAL_UART_Transmit+0x2c>
 8006fe4:	88fb      	ldrh	r3, [r7, #6]
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d101      	bne.n	8006fee <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006fea:	2301      	movs	r3, #1
 8006fec:	e075      	b.n	80070da <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006ff4:	2b01      	cmp	r3, #1
 8006ff6:	d101      	bne.n	8006ffc <HAL_UART_Transmit+0x3e>
 8006ff8:	2302      	movs	r3, #2
 8006ffa:	e06e      	b.n	80070da <HAL_UART_Transmit+0x11c>
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	2201      	movs	r2, #1
 8007000:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	2200      	movs	r2, #0
 8007008:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	2221      	movs	r2, #33	; 0x21
 800700e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007012:	f7fb f8af 	bl	8002174 <HAL_GetTick>
 8007016:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	88fa      	ldrh	r2, [r7, #6]
 800701c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	88fa      	ldrh	r2, [r7, #6]
 8007022:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	689b      	ldr	r3, [r3, #8]
 8007028:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800702c:	d108      	bne.n	8007040 <HAL_UART_Transmit+0x82>
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	691b      	ldr	r3, [r3, #16]
 8007032:	2b00      	cmp	r3, #0
 8007034:	d104      	bne.n	8007040 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8007036:	2300      	movs	r3, #0
 8007038:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800703a:	68bb      	ldr	r3, [r7, #8]
 800703c:	61bb      	str	r3, [r7, #24]
 800703e:	e003      	b.n	8007048 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8007040:	68bb      	ldr	r3, [r7, #8]
 8007042:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007044:	2300      	movs	r3, #0
 8007046:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	2200      	movs	r2, #0
 800704c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8007050:	e02a      	b.n	80070a8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007052:	683b      	ldr	r3, [r7, #0]
 8007054:	9300      	str	r3, [sp, #0]
 8007056:	697b      	ldr	r3, [r7, #20]
 8007058:	2200      	movs	r2, #0
 800705a:	2180      	movs	r1, #128	; 0x80
 800705c:	68f8      	ldr	r0, [r7, #12]
 800705e:	f000 f840 	bl	80070e2 <UART_WaitOnFlagUntilTimeout>
 8007062:	4603      	mov	r3, r0
 8007064:	2b00      	cmp	r3, #0
 8007066:	d001      	beq.n	800706c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8007068:	2303      	movs	r3, #3
 800706a:	e036      	b.n	80070da <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800706c:	69fb      	ldr	r3, [r7, #28]
 800706e:	2b00      	cmp	r3, #0
 8007070:	d10b      	bne.n	800708a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007072:	69bb      	ldr	r3, [r7, #24]
 8007074:	881b      	ldrh	r3, [r3, #0]
 8007076:	461a      	mov	r2, r3
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007080:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007082:	69bb      	ldr	r3, [r7, #24]
 8007084:	3302      	adds	r3, #2
 8007086:	61bb      	str	r3, [r7, #24]
 8007088:	e007      	b.n	800709a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800708a:	69fb      	ldr	r3, [r7, #28]
 800708c:	781a      	ldrb	r2, [r3, #0]
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007094:	69fb      	ldr	r3, [r7, #28]
 8007096:	3301      	adds	r3, #1
 8007098:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800709e:	b29b      	uxth	r3, r3
 80070a0:	3b01      	subs	r3, #1
 80070a2:	b29a      	uxth	r2, r3
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80070ac:	b29b      	uxth	r3, r3
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d1cf      	bne.n	8007052 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80070b2:	683b      	ldr	r3, [r7, #0]
 80070b4:	9300      	str	r3, [sp, #0]
 80070b6:	697b      	ldr	r3, [r7, #20]
 80070b8:	2200      	movs	r2, #0
 80070ba:	2140      	movs	r1, #64	; 0x40
 80070bc:	68f8      	ldr	r0, [r7, #12]
 80070be:	f000 f810 	bl	80070e2 <UART_WaitOnFlagUntilTimeout>
 80070c2:	4603      	mov	r3, r0
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d001      	beq.n	80070cc <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80070c8:	2303      	movs	r3, #3
 80070ca:	e006      	b.n	80070da <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	2220      	movs	r2, #32
 80070d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80070d4:	2300      	movs	r3, #0
 80070d6:	e000      	b.n	80070da <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80070d8:	2302      	movs	r3, #2
  }
}
 80070da:	4618      	mov	r0, r3
 80070dc:	3720      	adds	r7, #32
 80070de:	46bd      	mov	sp, r7
 80070e0:	bd80      	pop	{r7, pc}

080070e2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80070e2:	b580      	push	{r7, lr}
 80070e4:	b090      	sub	sp, #64	; 0x40
 80070e6:	af00      	add	r7, sp, #0
 80070e8:	60f8      	str	r0, [r7, #12]
 80070ea:	60b9      	str	r1, [r7, #8]
 80070ec:	603b      	str	r3, [r7, #0]
 80070ee:	4613      	mov	r3, r2
 80070f0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80070f2:	e050      	b.n	8007196 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80070f4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80070f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070fa:	d04c      	beq.n	8007196 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80070fc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d007      	beq.n	8007112 <UART_WaitOnFlagUntilTimeout+0x30>
 8007102:	f7fb f837 	bl	8002174 <HAL_GetTick>
 8007106:	4602      	mov	r2, r0
 8007108:	683b      	ldr	r3, [r7, #0]
 800710a:	1ad3      	subs	r3, r2, r3
 800710c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800710e:	429a      	cmp	r2, r3
 8007110:	d241      	bcs.n	8007196 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	330c      	adds	r3, #12
 8007118:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800711a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800711c:	e853 3f00 	ldrex	r3, [r3]
 8007120:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007122:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007124:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007128:	63fb      	str	r3, [r7, #60]	; 0x3c
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	330c      	adds	r3, #12
 8007130:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007132:	637a      	str	r2, [r7, #52]	; 0x34
 8007134:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007136:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007138:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800713a:	e841 2300 	strex	r3, r2, [r1]
 800713e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007140:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007142:	2b00      	cmp	r3, #0
 8007144:	d1e5      	bne.n	8007112 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	3314      	adds	r3, #20
 800714c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800714e:	697b      	ldr	r3, [r7, #20]
 8007150:	e853 3f00 	ldrex	r3, [r3]
 8007154:	613b      	str	r3, [r7, #16]
   return(result);
 8007156:	693b      	ldr	r3, [r7, #16]
 8007158:	f023 0301 	bic.w	r3, r3, #1
 800715c:	63bb      	str	r3, [r7, #56]	; 0x38
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	3314      	adds	r3, #20
 8007164:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007166:	623a      	str	r2, [r7, #32]
 8007168:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800716a:	69f9      	ldr	r1, [r7, #28]
 800716c:	6a3a      	ldr	r2, [r7, #32]
 800716e:	e841 2300 	strex	r3, r2, [r1]
 8007172:	61bb      	str	r3, [r7, #24]
   return(result);
 8007174:	69bb      	ldr	r3, [r7, #24]
 8007176:	2b00      	cmp	r3, #0
 8007178:	d1e5      	bne.n	8007146 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	2220      	movs	r2, #32
 800717e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	2220      	movs	r2, #32
 8007186:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	2200      	movs	r2, #0
 800718e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8007192:	2303      	movs	r3, #3
 8007194:	e00f      	b.n	80071b6 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	681a      	ldr	r2, [r3, #0]
 800719c:	68bb      	ldr	r3, [r7, #8]
 800719e:	4013      	ands	r3, r2
 80071a0:	68ba      	ldr	r2, [r7, #8]
 80071a2:	429a      	cmp	r2, r3
 80071a4:	bf0c      	ite	eq
 80071a6:	2301      	moveq	r3, #1
 80071a8:	2300      	movne	r3, #0
 80071aa:	b2db      	uxtb	r3, r3
 80071ac:	461a      	mov	r2, r3
 80071ae:	79fb      	ldrb	r3, [r7, #7]
 80071b0:	429a      	cmp	r2, r3
 80071b2:	d09f      	beq.n	80070f4 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80071b4:	2300      	movs	r3, #0
}
 80071b6:	4618      	mov	r0, r3
 80071b8:	3740      	adds	r7, #64	; 0x40
 80071ba:	46bd      	mov	sp, r7
 80071bc:	bd80      	pop	{r7, pc}
	...

080071c0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80071c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071c4:	b09f      	sub	sp, #124	; 0x7c
 80071c6:	af00      	add	r7, sp, #0
 80071c8:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80071ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	691b      	ldr	r3, [r3, #16]
 80071d0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80071d4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80071d6:	68d9      	ldr	r1, [r3, #12]
 80071d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80071da:	681a      	ldr	r2, [r3, #0]
 80071dc:	ea40 0301 	orr.w	r3, r0, r1
 80071e0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80071e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80071e4:	689a      	ldr	r2, [r3, #8]
 80071e6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80071e8:	691b      	ldr	r3, [r3, #16]
 80071ea:	431a      	orrs	r2, r3
 80071ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80071ee:	695b      	ldr	r3, [r3, #20]
 80071f0:	431a      	orrs	r2, r3
 80071f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80071f4:	69db      	ldr	r3, [r3, #28]
 80071f6:	4313      	orrs	r3, r2
 80071f8:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 80071fa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	68db      	ldr	r3, [r3, #12]
 8007200:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007204:	f021 010c 	bic.w	r1, r1, #12
 8007208:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800720a:	681a      	ldr	r2, [r3, #0]
 800720c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800720e:	430b      	orrs	r3, r1
 8007210:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007212:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	695b      	ldr	r3, [r3, #20]
 8007218:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800721c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800721e:	6999      	ldr	r1, [r3, #24]
 8007220:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007222:	681a      	ldr	r2, [r3, #0]
 8007224:	ea40 0301 	orr.w	r3, r0, r1
 8007228:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800722a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800722c:	681a      	ldr	r2, [r3, #0]
 800722e:	4bc5      	ldr	r3, [pc, #788]	; (8007544 <UART_SetConfig+0x384>)
 8007230:	429a      	cmp	r2, r3
 8007232:	d004      	beq.n	800723e <UART_SetConfig+0x7e>
 8007234:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007236:	681a      	ldr	r2, [r3, #0]
 8007238:	4bc3      	ldr	r3, [pc, #780]	; (8007548 <UART_SetConfig+0x388>)
 800723a:	429a      	cmp	r2, r3
 800723c:	d103      	bne.n	8007246 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800723e:	f7ff fe19 	bl	8006e74 <HAL_RCC_GetPCLK2Freq>
 8007242:	6778      	str	r0, [r7, #116]	; 0x74
 8007244:	e002      	b.n	800724c <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007246:	f7ff fe01 	bl	8006e4c <HAL_RCC_GetPCLK1Freq>
 800724a:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800724c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800724e:	69db      	ldr	r3, [r3, #28]
 8007250:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007254:	f040 80b6 	bne.w	80073c4 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007258:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800725a:	461c      	mov	r4, r3
 800725c:	f04f 0500 	mov.w	r5, #0
 8007260:	4622      	mov	r2, r4
 8007262:	462b      	mov	r3, r5
 8007264:	1891      	adds	r1, r2, r2
 8007266:	6439      	str	r1, [r7, #64]	; 0x40
 8007268:	415b      	adcs	r3, r3
 800726a:	647b      	str	r3, [r7, #68]	; 0x44
 800726c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007270:	1912      	adds	r2, r2, r4
 8007272:	eb45 0303 	adc.w	r3, r5, r3
 8007276:	f04f 0000 	mov.w	r0, #0
 800727a:	f04f 0100 	mov.w	r1, #0
 800727e:	00d9      	lsls	r1, r3, #3
 8007280:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007284:	00d0      	lsls	r0, r2, #3
 8007286:	4602      	mov	r2, r0
 8007288:	460b      	mov	r3, r1
 800728a:	1911      	adds	r1, r2, r4
 800728c:	6639      	str	r1, [r7, #96]	; 0x60
 800728e:	416b      	adcs	r3, r5
 8007290:	667b      	str	r3, [r7, #100]	; 0x64
 8007292:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007294:	685b      	ldr	r3, [r3, #4]
 8007296:	461a      	mov	r2, r3
 8007298:	f04f 0300 	mov.w	r3, #0
 800729c:	1891      	adds	r1, r2, r2
 800729e:	63b9      	str	r1, [r7, #56]	; 0x38
 80072a0:	415b      	adcs	r3, r3
 80072a2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80072a4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80072a8:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80072ac:	f7f9 fae6 	bl	800087c <__aeabi_uldivmod>
 80072b0:	4602      	mov	r2, r0
 80072b2:	460b      	mov	r3, r1
 80072b4:	4ba5      	ldr	r3, [pc, #660]	; (800754c <UART_SetConfig+0x38c>)
 80072b6:	fba3 2302 	umull	r2, r3, r3, r2
 80072ba:	095b      	lsrs	r3, r3, #5
 80072bc:	011e      	lsls	r6, r3, #4
 80072be:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80072c0:	461c      	mov	r4, r3
 80072c2:	f04f 0500 	mov.w	r5, #0
 80072c6:	4622      	mov	r2, r4
 80072c8:	462b      	mov	r3, r5
 80072ca:	1891      	adds	r1, r2, r2
 80072cc:	6339      	str	r1, [r7, #48]	; 0x30
 80072ce:	415b      	adcs	r3, r3
 80072d0:	637b      	str	r3, [r7, #52]	; 0x34
 80072d2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80072d6:	1912      	adds	r2, r2, r4
 80072d8:	eb45 0303 	adc.w	r3, r5, r3
 80072dc:	f04f 0000 	mov.w	r0, #0
 80072e0:	f04f 0100 	mov.w	r1, #0
 80072e4:	00d9      	lsls	r1, r3, #3
 80072e6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80072ea:	00d0      	lsls	r0, r2, #3
 80072ec:	4602      	mov	r2, r0
 80072ee:	460b      	mov	r3, r1
 80072f0:	1911      	adds	r1, r2, r4
 80072f2:	65b9      	str	r1, [r7, #88]	; 0x58
 80072f4:	416b      	adcs	r3, r5
 80072f6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80072f8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80072fa:	685b      	ldr	r3, [r3, #4]
 80072fc:	461a      	mov	r2, r3
 80072fe:	f04f 0300 	mov.w	r3, #0
 8007302:	1891      	adds	r1, r2, r2
 8007304:	62b9      	str	r1, [r7, #40]	; 0x28
 8007306:	415b      	adcs	r3, r3
 8007308:	62fb      	str	r3, [r7, #44]	; 0x2c
 800730a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800730e:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8007312:	f7f9 fab3 	bl	800087c <__aeabi_uldivmod>
 8007316:	4602      	mov	r2, r0
 8007318:	460b      	mov	r3, r1
 800731a:	4b8c      	ldr	r3, [pc, #560]	; (800754c <UART_SetConfig+0x38c>)
 800731c:	fba3 1302 	umull	r1, r3, r3, r2
 8007320:	095b      	lsrs	r3, r3, #5
 8007322:	2164      	movs	r1, #100	; 0x64
 8007324:	fb01 f303 	mul.w	r3, r1, r3
 8007328:	1ad3      	subs	r3, r2, r3
 800732a:	00db      	lsls	r3, r3, #3
 800732c:	3332      	adds	r3, #50	; 0x32
 800732e:	4a87      	ldr	r2, [pc, #540]	; (800754c <UART_SetConfig+0x38c>)
 8007330:	fba2 2303 	umull	r2, r3, r2, r3
 8007334:	095b      	lsrs	r3, r3, #5
 8007336:	005b      	lsls	r3, r3, #1
 8007338:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800733c:	441e      	add	r6, r3
 800733e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007340:	4618      	mov	r0, r3
 8007342:	f04f 0100 	mov.w	r1, #0
 8007346:	4602      	mov	r2, r0
 8007348:	460b      	mov	r3, r1
 800734a:	1894      	adds	r4, r2, r2
 800734c:	623c      	str	r4, [r7, #32]
 800734e:	415b      	adcs	r3, r3
 8007350:	627b      	str	r3, [r7, #36]	; 0x24
 8007352:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007356:	1812      	adds	r2, r2, r0
 8007358:	eb41 0303 	adc.w	r3, r1, r3
 800735c:	f04f 0400 	mov.w	r4, #0
 8007360:	f04f 0500 	mov.w	r5, #0
 8007364:	00dd      	lsls	r5, r3, #3
 8007366:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800736a:	00d4      	lsls	r4, r2, #3
 800736c:	4622      	mov	r2, r4
 800736e:	462b      	mov	r3, r5
 8007370:	1814      	adds	r4, r2, r0
 8007372:	653c      	str	r4, [r7, #80]	; 0x50
 8007374:	414b      	adcs	r3, r1
 8007376:	657b      	str	r3, [r7, #84]	; 0x54
 8007378:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800737a:	685b      	ldr	r3, [r3, #4]
 800737c:	461a      	mov	r2, r3
 800737e:	f04f 0300 	mov.w	r3, #0
 8007382:	1891      	adds	r1, r2, r2
 8007384:	61b9      	str	r1, [r7, #24]
 8007386:	415b      	adcs	r3, r3
 8007388:	61fb      	str	r3, [r7, #28]
 800738a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800738e:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8007392:	f7f9 fa73 	bl	800087c <__aeabi_uldivmod>
 8007396:	4602      	mov	r2, r0
 8007398:	460b      	mov	r3, r1
 800739a:	4b6c      	ldr	r3, [pc, #432]	; (800754c <UART_SetConfig+0x38c>)
 800739c:	fba3 1302 	umull	r1, r3, r3, r2
 80073a0:	095b      	lsrs	r3, r3, #5
 80073a2:	2164      	movs	r1, #100	; 0x64
 80073a4:	fb01 f303 	mul.w	r3, r1, r3
 80073a8:	1ad3      	subs	r3, r2, r3
 80073aa:	00db      	lsls	r3, r3, #3
 80073ac:	3332      	adds	r3, #50	; 0x32
 80073ae:	4a67      	ldr	r2, [pc, #412]	; (800754c <UART_SetConfig+0x38c>)
 80073b0:	fba2 2303 	umull	r2, r3, r2, r3
 80073b4:	095b      	lsrs	r3, r3, #5
 80073b6:	f003 0207 	and.w	r2, r3, #7
 80073ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	4432      	add	r2, r6
 80073c0:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80073c2:	e0b9      	b.n	8007538 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80073c4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80073c6:	461c      	mov	r4, r3
 80073c8:	f04f 0500 	mov.w	r5, #0
 80073cc:	4622      	mov	r2, r4
 80073ce:	462b      	mov	r3, r5
 80073d0:	1891      	adds	r1, r2, r2
 80073d2:	6139      	str	r1, [r7, #16]
 80073d4:	415b      	adcs	r3, r3
 80073d6:	617b      	str	r3, [r7, #20]
 80073d8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80073dc:	1912      	adds	r2, r2, r4
 80073de:	eb45 0303 	adc.w	r3, r5, r3
 80073e2:	f04f 0000 	mov.w	r0, #0
 80073e6:	f04f 0100 	mov.w	r1, #0
 80073ea:	00d9      	lsls	r1, r3, #3
 80073ec:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80073f0:	00d0      	lsls	r0, r2, #3
 80073f2:	4602      	mov	r2, r0
 80073f4:	460b      	mov	r3, r1
 80073f6:	eb12 0804 	adds.w	r8, r2, r4
 80073fa:	eb43 0905 	adc.w	r9, r3, r5
 80073fe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007400:	685b      	ldr	r3, [r3, #4]
 8007402:	4618      	mov	r0, r3
 8007404:	f04f 0100 	mov.w	r1, #0
 8007408:	f04f 0200 	mov.w	r2, #0
 800740c:	f04f 0300 	mov.w	r3, #0
 8007410:	008b      	lsls	r3, r1, #2
 8007412:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8007416:	0082      	lsls	r2, r0, #2
 8007418:	4640      	mov	r0, r8
 800741a:	4649      	mov	r1, r9
 800741c:	f7f9 fa2e 	bl	800087c <__aeabi_uldivmod>
 8007420:	4602      	mov	r2, r0
 8007422:	460b      	mov	r3, r1
 8007424:	4b49      	ldr	r3, [pc, #292]	; (800754c <UART_SetConfig+0x38c>)
 8007426:	fba3 2302 	umull	r2, r3, r3, r2
 800742a:	095b      	lsrs	r3, r3, #5
 800742c:	011e      	lsls	r6, r3, #4
 800742e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007430:	4618      	mov	r0, r3
 8007432:	f04f 0100 	mov.w	r1, #0
 8007436:	4602      	mov	r2, r0
 8007438:	460b      	mov	r3, r1
 800743a:	1894      	adds	r4, r2, r2
 800743c:	60bc      	str	r4, [r7, #8]
 800743e:	415b      	adcs	r3, r3
 8007440:	60fb      	str	r3, [r7, #12]
 8007442:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007446:	1812      	adds	r2, r2, r0
 8007448:	eb41 0303 	adc.w	r3, r1, r3
 800744c:	f04f 0400 	mov.w	r4, #0
 8007450:	f04f 0500 	mov.w	r5, #0
 8007454:	00dd      	lsls	r5, r3, #3
 8007456:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800745a:	00d4      	lsls	r4, r2, #3
 800745c:	4622      	mov	r2, r4
 800745e:	462b      	mov	r3, r5
 8007460:	1814      	adds	r4, r2, r0
 8007462:	64bc      	str	r4, [r7, #72]	; 0x48
 8007464:	414b      	adcs	r3, r1
 8007466:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007468:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800746a:	685b      	ldr	r3, [r3, #4]
 800746c:	4618      	mov	r0, r3
 800746e:	f04f 0100 	mov.w	r1, #0
 8007472:	f04f 0200 	mov.w	r2, #0
 8007476:	f04f 0300 	mov.w	r3, #0
 800747a:	008b      	lsls	r3, r1, #2
 800747c:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8007480:	0082      	lsls	r2, r0, #2
 8007482:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8007486:	f7f9 f9f9 	bl	800087c <__aeabi_uldivmod>
 800748a:	4602      	mov	r2, r0
 800748c:	460b      	mov	r3, r1
 800748e:	4b2f      	ldr	r3, [pc, #188]	; (800754c <UART_SetConfig+0x38c>)
 8007490:	fba3 1302 	umull	r1, r3, r3, r2
 8007494:	095b      	lsrs	r3, r3, #5
 8007496:	2164      	movs	r1, #100	; 0x64
 8007498:	fb01 f303 	mul.w	r3, r1, r3
 800749c:	1ad3      	subs	r3, r2, r3
 800749e:	011b      	lsls	r3, r3, #4
 80074a0:	3332      	adds	r3, #50	; 0x32
 80074a2:	4a2a      	ldr	r2, [pc, #168]	; (800754c <UART_SetConfig+0x38c>)
 80074a4:	fba2 2303 	umull	r2, r3, r2, r3
 80074a8:	095b      	lsrs	r3, r3, #5
 80074aa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80074ae:	441e      	add	r6, r3
 80074b0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80074b2:	4618      	mov	r0, r3
 80074b4:	f04f 0100 	mov.w	r1, #0
 80074b8:	4602      	mov	r2, r0
 80074ba:	460b      	mov	r3, r1
 80074bc:	1894      	adds	r4, r2, r2
 80074be:	603c      	str	r4, [r7, #0]
 80074c0:	415b      	adcs	r3, r3
 80074c2:	607b      	str	r3, [r7, #4]
 80074c4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80074c8:	1812      	adds	r2, r2, r0
 80074ca:	eb41 0303 	adc.w	r3, r1, r3
 80074ce:	f04f 0400 	mov.w	r4, #0
 80074d2:	f04f 0500 	mov.w	r5, #0
 80074d6:	00dd      	lsls	r5, r3, #3
 80074d8:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80074dc:	00d4      	lsls	r4, r2, #3
 80074de:	4622      	mov	r2, r4
 80074e0:	462b      	mov	r3, r5
 80074e2:	eb12 0a00 	adds.w	sl, r2, r0
 80074e6:	eb43 0b01 	adc.w	fp, r3, r1
 80074ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80074ec:	685b      	ldr	r3, [r3, #4]
 80074ee:	4618      	mov	r0, r3
 80074f0:	f04f 0100 	mov.w	r1, #0
 80074f4:	f04f 0200 	mov.w	r2, #0
 80074f8:	f04f 0300 	mov.w	r3, #0
 80074fc:	008b      	lsls	r3, r1, #2
 80074fe:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8007502:	0082      	lsls	r2, r0, #2
 8007504:	4650      	mov	r0, sl
 8007506:	4659      	mov	r1, fp
 8007508:	f7f9 f9b8 	bl	800087c <__aeabi_uldivmod>
 800750c:	4602      	mov	r2, r0
 800750e:	460b      	mov	r3, r1
 8007510:	4b0e      	ldr	r3, [pc, #56]	; (800754c <UART_SetConfig+0x38c>)
 8007512:	fba3 1302 	umull	r1, r3, r3, r2
 8007516:	095b      	lsrs	r3, r3, #5
 8007518:	2164      	movs	r1, #100	; 0x64
 800751a:	fb01 f303 	mul.w	r3, r1, r3
 800751e:	1ad3      	subs	r3, r2, r3
 8007520:	011b      	lsls	r3, r3, #4
 8007522:	3332      	adds	r3, #50	; 0x32
 8007524:	4a09      	ldr	r2, [pc, #36]	; (800754c <UART_SetConfig+0x38c>)
 8007526:	fba2 2303 	umull	r2, r3, r2, r3
 800752a:	095b      	lsrs	r3, r3, #5
 800752c:	f003 020f 	and.w	r2, r3, #15
 8007530:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	4432      	add	r2, r6
 8007536:	609a      	str	r2, [r3, #8]
}
 8007538:	bf00      	nop
 800753a:	377c      	adds	r7, #124	; 0x7c
 800753c:	46bd      	mov	sp, r7
 800753e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007542:	bf00      	nop
 8007544:	40011000 	.word	0x40011000
 8007548:	40011400 	.word	0x40011400
 800754c:	51eb851f 	.word	0x51eb851f

08007550 <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 8007550:	b480      	push	{r7}
 8007552:	b085      	sub	sp, #20
 8007554:	af00      	add	r7, sp, #0
 8007556:	6078      	str	r0, [r7, #4]
 8007558:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 800755a:	2300      	movs	r3, #0
 800755c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 800755e:	683b      	ldr	r3, [r7, #0]
 8007560:	681a      	ldr	r2, [r3, #0]
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007568:	60fb      	str	r3, [r7, #12]

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 800756a:	68fa      	ldr	r2, [r7, #12]
 800756c:	4b20      	ldr	r3, [pc, #128]	; (80075f0 <FSMC_NORSRAM_Init+0xa0>)
 800756e:	4013      	ands	r3, r2
 8007570:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8007572:	683b      	ldr	r3, [r7, #0]
 8007574:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 8007576:	683b      	ldr	r3, [r7, #0]
 8007578:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800757a:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 800757c:	683b      	ldr	r3, [r7, #0]
 800757e:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 8007580:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 8007582:	683b      	ldr	r3, [r7, #0]
 8007584:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 8007586:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 8007588:	683b      	ldr	r3, [r7, #0]
 800758a:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 800758c:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 800758e:	683b      	ldr	r3, [r7, #0]
 8007590:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 8007592:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 8007594:	683b      	ldr	r3, [r7, #0]
 8007596:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 8007598:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 800759a:	683b      	ldr	r3, [r7, #0]
 800759c:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 800759e:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 80075a0:	683b      	ldr	r3, [r7, #0]
 80075a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                     Init->WriteOperation       |\
 80075a4:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 80075a6:	683b      	ldr	r3, [r7, #0]
 80075a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                     Init->WaitSignal           |\
 80075aa:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 80075ac:	683b      	ldr	r3, [r7, #0]
 80075ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                     Init->ExtendedMode         |\
 80075b0:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 80075b2:	683b      	ldr	r3, [r7, #0]
 80075b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                     Init->AsynchronousWait     |\
 80075b6:	431a      	orrs	r2, r3
                     Init->WriteBurst
 80075b8:	683b      	ldr	r3, [r7, #0]
 80075ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                     Init->PageSize             |\
 80075bc:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 80075be:	68fa      	ldr	r2, [r7, #12]
 80075c0:	4313      	orrs	r3, r2
 80075c2:	60fb      	str	r3, [r7, #12]
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 80075c4:	683b      	ldr	r3, [r7, #0]
 80075c6:	689b      	ldr	r3, [r3, #8]
 80075c8:	2b08      	cmp	r3, #8
 80075ca:	d103      	bne.n	80075d4 <FSMC_NORSRAM_Init+0x84>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80075d2:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 80075d4:	683b      	ldr	r3, [r7, #0]
 80075d6:	681a      	ldr	r2, [r3, #0]
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	68f9      	ldr	r1, [r7, #12]
 80075dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 80075e0:	2300      	movs	r3, #0
}
 80075e2:	4618      	mov	r0, r3
 80075e4:	3714      	adds	r7, #20
 80075e6:	46bd      	mov	sp, r7
 80075e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ec:	4770      	bx	lr
 80075ee:	bf00      	nop
 80075f0:	fff00080 	.word	0xfff00080

080075f4 <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 80075f4:	b480      	push	{r7}
 80075f6:	b087      	sub	sp, #28
 80075f8:	af00      	add	r7, sp, #0
 80075fa:	60f8      	str	r0, [r7, #12]
 80075fc:	60b9      	str	r1, [r7, #8]
 80075fe:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 8007600:	2300      	movs	r3, #0
 8007602:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	1c5a      	adds	r2, r3, #1
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800760e:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 8007610:	697b      	ldr	r3, [r7, #20]
 8007612:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8007616:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8007618:	68bb      	ldr	r3, [r7, #8]
 800761a:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 800761c:	68bb      	ldr	r3, [r7, #8]
 800761e:	685b      	ldr	r3, [r3, #4]
 8007620:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8007622:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 8007624:	68bb      	ldr	r3, [r7, #8]
 8007626:	689b      	ldr	r3, [r3, #8]
 8007628:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 800762a:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 800762c:	68bb      	ldr	r3, [r7, #8]
 800762e:	68db      	ldr	r3, [r3, #12]
 8007630:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 8007632:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8007634:	68bb      	ldr	r3, [r7, #8]
 8007636:	691b      	ldr	r3, [r3, #16]
 8007638:	3b01      	subs	r3, #1
 800763a:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 800763c:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 800763e:	68bb      	ldr	r3, [r7, #8]
 8007640:	695b      	ldr	r3, [r3, #20]
 8007642:	3b02      	subs	r3, #2
 8007644:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8007646:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 8007648:	68bb      	ldr	r3, [r7, #8]
 800764a:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800764c:	4313      	orrs	r3, r2
 800764e:	697a      	ldr	r2, [r7, #20]
 8007650:	4313      	orrs	r3, r2
 8007652:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	1c5a      	adds	r2, r3, #1
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	6979      	ldr	r1, [r7, #20]
 800765c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8007660:	2300      	movs	r3, #0
}
 8007662:	4618      	mov	r0, r3
 8007664:	371c      	adds	r7, #28
 8007666:	46bd      	mov	sp, r7
 8007668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800766c:	4770      	bx	lr
	...

08007670 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 8007670:	b480      	push	{r7}
 8007672:	b087      	sub	sp, #28
 8007674:	af00      	add	r7, sp, #0
 8007676:	60f8      	str	r0, [r7, #12]
 8007678:	60b9      	str	r1, [r7, #8]
 800767a:	607a      	str	r2, [r7, #4]
 800767c:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 800767e:	2300      	movs	r3, #0
 8007680:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8007682:	683b      	ldr	r3, [r7, #0]
 8007684:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007688:	d122      	bne.n	80076d0 <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	687a      	ldr	r2, [r7, #4]
 800768e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007692:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 8007694:	697a      	ldr	r2, [r7, #20]
 8007696:	4b15      	ldr	r3, [pc, #84]	; (80076ec <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 8007698:	4013      	ands	r3, r2
 800769a:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800769c:	68bb      	ldr	r3, [r7, #8]
 800769e:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 80076a0:	68bb      	ldr	r3, [r7, #8]
 80076a2:	685b      	ldr	r3, [r3, #4]
 80076a4:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80076a6:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 80076a8:	68bb      	ldr	r3, [r7, #8]
 80076aa:	689b      	ldr	r3, [r3, #8]
 80076ac:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 80076ae:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 80076b0:	68bb      	ldr	r3, [r7, #8]
 80076b2:	68db      	ldr	r3, [r3, #12]
 80076b4:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 80076b6:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 80076b8:	68bb      	ldr	r3, [r7, #8]
 80076ba:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 80076bc:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80076be:	697a      	ldr	r2, [r7, #20]
 80076c0:	4313      	orrs	r3, r2
 80076c2:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	687a      	ldr	r2, [r7, #4]
 80076c8:	6979      	ldr	r1, [r7, #20]
 80076ca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80076ce:	e005      	b.n	80076dc <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	687a      	ldr	r2, [r7, #4]
 80076d4:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 80076d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 80076dc:	2300      	movs	r3, #0
}
 80076de:	4618      	mov	r0, r3
 80076e0:	371c      	adds	r7, #28
 80076e2:	46bd      	mov	sp, r7
 80076e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e8:	4770      	bx	lr
 80076ea:	bf00      	nop
 80076ec:	cff00000 	.word	0xcff00000

080076f0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80076f0:	b084      	sub	sp, #16
 80076f2:	b580      	push	{r7, lr}
 80076f4:	b084      	sub	sp, #16
 80076f6:	af00      	add	r7, sp, #0
 80076f8:	6078      	str	r0, [r7, #4]
 80076fa:	f107 001c 	add.w	r0, r7, #28
 80076fe:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007702:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007704:	2b01      	cmp	r3, #1
 8007706:	d122      	bne.n	800774e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800770c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	68db      	ldr	r3, [r3, #12]
 8007718:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800771c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007720:	687a      	ldr	r2, [r7, #4]
 8007722:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	68db      	ldr	r3, [r3, #12]
 8007728:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007730:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007732:	2b01      	cmp	r3, #1
 8007734:	d105      	bne.n	8007742 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	68db      	ldr	r3, [r3, #12]
 800773a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007742:	6878      	ldr	r0, [r7, #4]
 8007744:	f000 f9a0 	bl	8007a88 <USB_CoreReset>
 8007748:	4603      	mov	r3, r0
 800774a:	73fb      	strb	r3, [r7, #15]
 800774c:	e01a      	b.n	8007784 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	68db      	ldr	r3, [r3, #12]
 8007752:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800775a:	6878      	ldr	r0, [r7, #4]
 800775c:	f000 f994 	bl	8007a88 <USB_CoreReset>
 8007760:	4603      	mov	r3, r0
 8007762:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8007764:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007766:	2b00      	cmp	r3, #0
 8007768:	d106      	bne.n	8007778 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800776e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	639a      	str	r2, [r3, #56]	; 0x38
 8007776:	e005      	b.n	8007784 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800777c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8007784:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007786:	2b01      	cmp	r3, #1
 8007788:	d10b      	bne.n	80077a2 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	689b      	ldr	r3, [r3, #8]
 800778e:	f043 0206 	orr.w	r2, r3, #6
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	689b      	ldr	r3, [r3, #8]
 800779a:	f043 0220 	orr.w	r2, r3, #32
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80077a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80077a4:	4618      	mov	r0, r3
 80077a6:	3710      	adds	r7, #16
 80077a8:	46bd      	mov	sp, r7
 80077aa:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80077ae:	b004      	add	sp, #16
 80077b0:	4770      	bx	lr

080077b2 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80077b2:	b480      	push	{r7}
 80077b4:	b083      	sub	sp, #12
 80077b6:	af00      	add	r7, sp, #0
 80077b8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	689b      	ldr	r3, [r3, #8]
 80077be:	f043 0201 	orr.w	r2, r3, #1
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80077c6:	2300      	movs	r3, #0
}
 80077c8:	4618      	mov	r0, r3
 80077ca:	370c      	adds	r7, #12
 80077cc:	46bd      	mov	sp, r7
 80077ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077d2:	4770      	bx	lr

080077d4 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80077d4:	b480      	push	{r7}
 80077d6:	b083      	sub	sp, #12
 80077d8:	af00      	add	r7, sp, #0
 80077da:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	689b      	ldr	r3, [r3, #8]
 80077e0:	f023 0201 	bic.w	r2, r3, #1
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80077e8:	2300      	movs	r3, #0
}
 80077ea:	4618      	mov	r0, r3
 80077ec:	370c      	adds	r7, #12
 80077ee:	46bd      	mov	sp, r7
 80077f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f4:	4770      	bx	lr

080077f6 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80077f6:	b580      	push	{r7, lr}
 80077f8:	b084      	sub	sp, #16
 80077fa:	af00      	add	r7, sp, #0
 80077fc:	6078      	str	r0, [r7, #4]
 80077fe:	460b      	mov	r3, r1
 8007800:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007802:	2300      	movs	r3, #0
 8007804:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	68db      	ldr	r3, [r3, #12]
 800780a:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007812:	78fb      	ldrb	r3, [r7, #3]
 8007814:	2b01      	cmp	r3, #1
 8007816:	d115      	bne.n	8007844 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	68db      	ldr	r3, [r3, #12]
 800781c:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007824:	2001      	movs	r0, #1
 8007826:	f7fa fcb1 	bl	800218c <HAL_Delay>
      ms++;
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	3301      	adds	r3, #1
 800782e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8007830:	6878      	ldr	r0, [r7, #4]
 8007832:	f000 f91a 	bl	8007a6a <USB_GetMode>
 8007836:	4603      	mov	r3, r0
 8007838:	2b01      	cmp	r3, #1
 800783a:	d01e      	beq.n	800787a <USB_SetCurrentMode+0x84>
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	2b31      	cmp	r3, #49	; 0x31
 8007840:	d9f0      	bls.n	8007824 <USB_SetCurrentMode+0x2e>
 8007842:	e01a      	b.n	800787a <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007844:	78fb      	ldrb	r3, [r7, #3]
 8007846:	2b00      	cmp	r3, #0
 8007848:	d115      	bne.n	8007876 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	68db      	ldr	r3, [r3, #12]
 800784e:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007856:	2001      	movs	r0, #1
 8007858:	f7fa fc98 	bl	800218c <HAL_Delay>
      ms++;
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	3301      	adds	r3, #1
 8007860:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8007862:	6878      	ldr	r0, [r7, #4]
 8007864:	f000 f901 	bl	8007a6a <USB_GetMode>
 8007868:	4603      	mov	r3, r0
 800786a:	2b00      	cmp	r3, #0
 800786c:	d005      	beq.n	800787a <USB_SetCurrentMode+0x84>
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	2b31      	cmp	r3, #49	; 0x31
 8007872:	d9f0      	bls.n	8007856 <USB_SetCurrentMode+0x60>
 8007874:	e001      	b.n	800787a <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007876:	2301      	movs	r3, #1
 8007878:	e005      	b.n	8007886 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	2b32      	cmp	r3, #50	; 0x32
 800787e:	d101      	bne.n	8007884 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007880:	2301      	movs	r3, #1
 8007882:	e000      	b.n	8007886 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8007884:	2300      	movs	r3, #0
}
 8007886:	4618      	mov	r0, r3
 8007888:	3710      	adds	r7, #16
 800788a:	46bd      	mov	sp, r7
 800788c:	bd80      	pop	{r7, pc}
	...

08007890 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007890:	b480      	push	{r7}
 8007892:	b085      	sub	sp, #20
 8007894:	af00      	add	r7, sp, #0
 8007896:	6078      	str	r0, [r7, #4]
 8007898:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800789a:	2300      	movs	r3, #0
 800789c:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800789e:	683b      	ldr	r3, [r7, #0]
 80078a0:	019b      	lsls	r3, r3, #6
 80078a2:	f043 0220 	orr.w	r2, r3, #32
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	3301      	adds	r3, #1
 80078ae:	60fb      	str	r3, [r7, #12]
 80078b0:	4a08      	ldr	r2, [pc, #32]	; (80078d4 <USB_FlushTxFifo+0x44>)
 80078b2:	4293      	cmp	r3, r2
 80078b4:	d901      	bls.n	80078ba <USB_FlushTxFifo+0x2a>
    {
      return HAL_TIMEOUT;
 80078b6:	2303      	movs	r3, #3
 80078b8:	e006      	b.n	80078c8 <USB_FlushTxFifo+0x38>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	691b      	ldr	r3, [r3, #16]
 80078be:	f003 0320 	and.w	r3, r3, #32
 80078c2:	2b20      	cmp	r3, #32
 80078c4:	d0f1      	beq.n	80078aa <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 80078c6:	2300      	movs	r3, #0
}
 80078c8:	4618      	mov	r0, r3
 80078ca:	3714      	adds	r7, #20
 80078cc:	46bd      	mov	sp, r7
 80078ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078d2:	4770      	bx	lr
 80078d4:	00030d40 	.word	0x00030d40

080078d8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80078d8:	b480      	push	{r7}
 80078da:	b085      	sub	sp, #20
 80078dc:	af00      	add	r7, sp, #0
 80078de:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80078e0:	2300      	movs	r3, #0
 80078e2:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	2210      	movs	r2, #16
 80078e8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	3301      	adds	r3, #1
 80078ee:	60fb      	str	r3, [r7, #12]
 80078f0:	4a08      	ldr	r2, [pc, #32]	; (8007914 <USB_FlushRxFifo+0x3c>)
 80078f2:	4293      	cmp	r3, r2
 80078f4:	d901      	bls.n	80078fa <USB_FlushRxFifo+0x22>
    {
      return HAL_TIMEOUT;
 80078f6:	2303      	movs	r3, #3
 80078f8:	e006      	b.n	8007908 <USB_FlushRxFifo+0x30>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	691b      	ldr	r3, [r3, #16]
 80078fe:	f003 0310 	and.w	r3, r3, #16
 8007902:	2b10      	cmp	r3, #16
 8007904:	d0f1      	beq.n	80078ea <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8007906:	2300      	movs	r3, #0
}
 8007908:	4618      	mov	r0, r3
 800790a:	3714      	adds	r7, #20
 800790c:	46bd      	mov	sp, r7
 800790e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007912:	4770      	bx	lr
 8007914:	00030d40 	.word	0x00030d40

08007918 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007918:	b480      	push	{r7}
 800791a:	b089      	sub	sp, #36	; 0x24
 800791c:	af00      	add	r7, sp, #0
 800791e:	60f8      	str	r0, [r7, #12]
 8007920:	60b9      	str	r1, [r7, #8]
 8007922:	4611      	mov	r1, r2
 8007924:	461a      	mov	r2, r3
 8007926:	460b      	mov	r3, r1
 8007928:	71fb      	strb	r3, [r7, #7]
 800792a:	4613      	mov	r3, r2
 800792c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8007932:	68bb      	ldr	r3, [r7, #8]
 8007934:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8007936:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800793a:	2b00      	cmp	r3, #0
 800793c:	d123      	bne.n	8007986 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800793e:	88bb      	ldrh	r3, [r7, #4]
 8007940:	3303      	adds	r3, #3
 8007942:	089b      	lsrs	r3, r3, #2
 8007944:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8007946:	2300      	movs	r3, #0
 8007948:	61bb      	str	r3, [r7, #24]
 800794a:	e018      	b.n	800797e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800794c:	79fb      	ldrb	r3, [r7, #7]
 800794e:	031a      	lsls	r2, r3, #12
 8007950:	697b      	ldr	r3, [r7, #20]
 8007952:	4413      	add	r3, r2
 8007954:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007958:	461a      	mov	r2, r3
 800795a:	69fb      	ldr	r3, [r7, #28]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007960:	69fb      	ldr	r3, [r7, #28]
 8007962:	3301      	adds	r3, #1
 8007964:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007966:	69fb      	ldr	r3, [r7, #28]
 8007968:	3301      	adds	r3, #1
 800796a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800796c:	69fb      	ldr	r3, [r7, #28]
 800796e:	3301      	adds	r3, #1
 8007970:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007972:	69fb      	ldr	r3, [r7, #28]
 8007974:	3301      	adds	r3, #1
 8007976:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8007978:	69bb      	ldr	r3, [r7, #24]
 800797a:	3301      	adds	r3, #1
 800797c:	61bb      	str	r3, [r7, #24]
 800797e:	69ba      	ldr	r2, [r7, #24]
 8007980:	693b      	ldr	r3, [r7, #16]
 8007982:	429a      	cmp	r2, r3
 8007984:	d3e2      	bcc.n	800794c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8007986:	2300      	movs	r3, #0
}
 8007988:	4618      	mov	r0, r3
 800798a:	3724      	adds	r7, #36	; 0x24
 800798c:	46bd      	mov	sp, r7
 800798e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007992:	4770      	bx	lr

08007994 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007994:	b480      	push	{r7}
 8007996:	b08b      	sub	sp, #44	; 0x2c
 8007998:	af00      	add	r7, sp, #0
 800799a:	60f8      	str	r0, [r7, #12]
 800799c:	60b9      	str	r1, [r7, #8]
 800799e:	4613      	mov	r3, r2
 80079a0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80079a6:	68bb      	ldr	r3, [r7, #8]
 80079a8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80079aa:	88fb      	ldrh	r3, [r7, #6]
 80079ac:	089b      	lsrs	r3, r3, #2
 80079ae:	b29b      	uxth	r3, r3
 80079b0:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80079b2:	88fb      	ldrh	r3, [r7, #6]
 80079b4:	f003 0303 	and.w	r3, r3, #3
 80079b8:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80079ba:	2300      	movs	r3, #0
 80079bc:	623b      	str	r3, [r7, #32]
 80079be:	e014      	b.n	80079ea <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80079c0:	69bb      	ldr	r3, [r7, #24]
 80079c2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80079c6:	681a      	ldr	r2, [r3, #0]
 80079c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079ca:	601a      	str	r2, [r3, #0]
    pDest++;
 80079cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079ce:	3301      	adds	r3, #1
 80079d0:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80079d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079d4:	3301      	adds	r3, #1
 80079d6:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80079d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079da:	3301      	adds	r3, #1
 80079dc:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80079de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079e0:	3301      	adds	r3, #1
 80079e2:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 80079e4:	6a3b      	ldr	r3, [r7, #32]
 80079e6:	3301      	adds	r3, #1
 80079e8:	623b      	str	r3, [r7, #32]
 80079ea:	6a3a      	ldr	r2, [r7, #32]
 80079ec:	697b      	ldr	r3, [r7, #20]
 80079ee:	429a      	cmp	r2, r3
 80079f0:	d3e6      	bcc.n	80079c0 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80079f2:	8bfb      	ldrh	r3, [r7, #30]
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d01e      	beq.n	8007a36 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80079f8:	2300      	movs	r3, #0
 80079fa:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80079fc:	69bb      	ldr	r3, [r7, #24]
 80079fe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007a02:	461a      	mov	r2, r3
 8007a04:	f107 0310 	add.w	r3, r7, #16
 8007a08:	6812      	ldr	r2, [r2, #0]
 8007a0a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8007a0c:	693a      	ldr	r2, [r7, #16]
 8007a0e:	6a3b      	ldr	r3, [r7, #32]
 8007a10:	b2db      	uxtb	r3, r3
 8007a12:	00db      	lsls	r3, r3, #3
 8007a14:	fa22 f303 	lsr.w	r3, r2, r3
 8007a18:	b2da      	uxtb	r2, r3
 8007a1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a1c:	701a      	strb	r2, [r3, #0]
      i++;
 8007a1e:	6a3b      	ldr	r3, [r7, #32]
 8007a20:	3301      	adds	r3, #1
 8007a22:	623b      	str	r3, [r7, #32]
      pDest++;
 8007a24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a26:	3301      	adds	r3, #1
 8007a28:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8007a2a:	8bfb      	ldrh	r3, [r7, #30]
 8007a2c:	3b01      	subs	r3, #1
 8007a2e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8007a30:	8bfb      	ldrh	r3, [r7, #30]
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d1ea      	bne.n	8007a0c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8007a36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007a38:	4618      	mov	r0, r3
 8007a3a:	372c      	adds	r7, #44	; 0x2c
 8007a3c:	46bd      	mov	sp, r7
 8007a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a42:	4770      	bx	lr

08007a44 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8007a44:	b480      	push	{r7}
 8007a46:	b085      	sub	sp, #20
 8007a48:	af00      	add	r7, sp, #0
 8007a4a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	695b      	ldr	r3, [r3, #20]
 8007a50:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	699b      	ldr	r3, [r3, #24]
 8007a56:	68fa      	ldr	r2, [r7, #12]
 8007a58:	4013      	ands	r3, r2
 8007a5a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007a5c:	68fb      	ldr	r3, [r7, #12]
}
 8007a5e:	4618      	mov	r0, r3
 8007a60:	3714      	adds	r7, #20
 8007a62:	46bd      	mov	sp, r7
 8007a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a68:	4770      	bx	lr

08007a6a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8007a6a:	b480      	push	{r7}
 8007a6c:	b083      	sub	sp, #12
 8007a6e:	af00      	add	r7, sp, #0
 8007a70:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	695b      	ldr	r3, [r3, #20]
 8007a76:	f003 0301 	and.w	r3, r3, #1
}
 8007a7a:	4618      	mov	r0, r3
 8007a7c:	370c      	adds	r7, #12
 8007a7e:	46bd      	mov	sp, r7
 8007a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a84:	4770      	bx	lr
	...

08007a88 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007a88:	b480      	push	{r7}
 8007a8a:	b085      	sub	sp, #20
 8007a8c:	af00      	add	r7, sp, #0
 8007a8e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007a90:	2300      	movs	r3, #0
 8007a92:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	3301      	adds	r3, #1
 8007a98:	60fb      	str	r3, [r7, #12]
 8007a9a:	4a13      	ldr	r2, [pc, #76]	; (8007ae8 <USB_CoreReset+0x60>)
 8007a9c:	4293      	cmp	r3, r2
 8007a9e:	d901      	bls.n	8007aa4 <USB_CoreReset+0x1c>
    {
      return HAL_TIMEOUT;
 8007aa0:	2303      	movs	r3, #3
 8007aa2:	e01a      	b.n	8007ada <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	691b      	ldr	r3, [r3, #16]
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	daf3      	bge.n	8007a94 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8007aac:	2300      	movs	r3, #0
 8007aae:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	691b      	ldr	r3, [r3, #16]
 8007ab4:	f043 0201 	orr.w	r2, r3, #1
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	3301      	adds	r3, #1
 8007ac0:	60fb      	str	r3, [r7, #12]
 8007ac2:	4a09      	ldr	r2, [pc, #36]	; (8007ae8 <USB_CoreReset+0x60>)
 8007ac4:	4293      	cmp	r3, r2
 8007ac6:	d901      	bls.n	8007acc <USB_CoreReset+0x44>
    {
      return HAL_TIMEOUT;
 8007ac8:	2303      	movs	r3, #3
 8007aca:	e006      	b.n	8007ada <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	691b      	ldr	r3, [r3, #16]
 8007ad0:	f003 0301 	and.w	r3, r3, #1
 8007ad4:	2b01      	cmp	r3, #1
 8007ad6:	d0f1      	beq.n	8007abc <USB_CoreReset+0x34>

  return HAL_OK;
 8007ad8:	2300      	movs	r3, #0
}
 8007ada:	4618      	mov	r0, r3
 8007adc:	3714      	adds	r7, #20
 8007ade:	46bd      	mov	sp, r7
 8007ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae4:	4770      	bx	lr
 8007ae6:	bf00      	nop
 8007ae8:	00030d40 	.word	0x00030d40

08007aec <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007aec:	b084      	sub	sp, #16
 8007aee:	b580      	push	{r7, lr}
 8007af0:	b084      	sub	sp, #16
 8007af2:	af00      	add	r7, sp, #0
 8007af4:	6078      	str	r0, [r7, #4]
 8007af6:	f107 001c 	add.w	r0, r7, #28
 8007afa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007b02:	68bb      	ldr	r3, [r7, #8]
 8007b04:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007b08:	461a      	mov	r2, r3
 8007b0a:	2300      	movs	r3, #0
 8007b0c:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b12:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b1e:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b2a:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007b36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d018      	beq.n	8007b70 <USB_HostInit+0x84>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8007b3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b40:	2b01      	cmp	r3, #1
 8007b42:	d10a      	bne.n	8007b5a <USB_HostInit+0x6e>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8007b44:	68bb      	ldr	r3, [r7, #8]
 8007b46:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	68ba      	ldr	r2, [r7, #8]
 8007b4e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007b52:	f043 0304 	orr.w	r3, r3, #4
 8007b56:	6013      	str	r3, [r2, #0]
 8007b58:	e014      	b.n	8007b84 <USB_HostInit+0x98>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8007b5a:	68bb      	ldr	r3, [r7, #8]
 8007b5c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	68ba      	ldr	r2, [r7, #8]
 8007b64:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007b68:	f023 0304 	bic.w	r3, r3, #4
 8007b6c:	6013      	str	r3, [r2, #0]
 8007b6e:	e009      	b.n	8007b84 <USB_HostInit+0x98>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8007b70:	68bb      	ldr	r3, [r7, #8]
 8007b72:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	68ba      	ldr	r2, [r7, #8]
 8007b7a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007b7e:	f023 0304 	bic.w	r3, r3, #4
 8007b82:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 8007b84:	2110      	movs	r1, #16
 8007b86:	6878      	ldr	r0, [r7, #4]
 8007b88:	f7ff fe82 	bl	8007890 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8007b8c:	6878      	ldr	r0, [r7, #4]
 8007b8e:	f7ff fea3 	bl	80078d8 <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8007b92:	2300      	movs	r3, #0
 8007b94:	60fb      	str	r3, [r7, #12]
 8007b96:	e015      	b.n	8007bc4 <USB_HostInit+0xd8>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	015a      	lsls	r2, r3, #5
 8007b9c:	68bb      	ldr	r3, [r7, #8]
 8007b9e:	4413      	add	r3, r2
 8007ba0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007ba4:	461a      	mov	r2, r3
 8007ba6:	f04f 33ff 	mov.w	r3, #4294967295
 8007baa:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	015a      	lsls	r2, r3, #5
 8007bb0:	68bb      	ldr	r3, [r7, #8]
 8007bb2:	4413      	add	r3, r2
 8007bb4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007bb8:	461a      	mov	r2, r3
 8007bba:	2300      	movs	r3, #0
 8007bbc:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	3301      	adds	r3, #1
 8007bc2:	60fb      	str	r3, [r7, #12]
 8007bc4:	6a3b      	ldr	r3, [r7, #32]
 8007bc6:	68fa      	ldr	r2, [r7, #12]
 8007bc8:	429a      	cmp	r2, r3
 8007bca:	d3e5      	bcc.n	8007b98 <USB_HostInit+0xac>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	2200      	movs	r2, #0
 8007bd0:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	f04f 32ff 	mov.w	r2, #4294967295
 8007bd8:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007bde:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d00b      	beq.n	8007bfe <USB_HostInit+0x112>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007bec:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	4a13      	ldr	r2, [pc, #76]	; (8007c40 <USB_HostInit+0x154>)
 8007bf2:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	4a13      	ldr	r2, [pc, #76]	; (8007c44 <USB_HostInit+0x158>)
 8007bf8:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8007bfc:	e009      	b.n	8007c12 <USB_HostInit+0x126>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	2280      	movs	r2, #128	; 0x80
 8007c02:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	4a10      	ldr	r2, [pc, #64]	; (8007c48 <USB_HostInit+0x15c>)
 8007c08:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	4a0f      	ldr	r2, [pc, #60]	; (8007c4c <USB_HostInit+0x160>)
 8007c0e:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007c12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d105      	bne.n	8007c24 <USB_HostInit+0x138>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	699b      	ldr	r3, [r3, #24]
 8007c1c:	f043 0210 	orr.w	r2, r3, #16
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	699a      	ldr	r2, [r3, #24]
 8007c28:	4b09      	ldr	r3, [pc, #36]	; (8007c50 <USB_HostInit+0x164>)
 8007c2a:	4313      	orrs	r3, r2
 8007c2c:	687a      	ldr	r2, [r7, #4]
 8007c2e:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 8007c30:	2300      	movs	r3, #0
}
 8007c32:	4618      	mov	r0, r3
 8007c34:	3710      	adds	r7, #16
 8007c36:	46bd      	mov	sp, r7
 8007c38:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007c3c:	b004      	add	sp, #16
 8007c3e:	4770      	bx	lr
 8007c40:	01000200 	.word	0x01000200
 8007c44:	00e00300 	.word	0x00e00300
 8007c48:	00600080 	.word	0x00600080
 8007c4c:	004000e0 	.word	0x004000e0
 8007c50:	a3200008 	.word	0xa3200008

08007c54 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8007c54:	b480      	push	{r7}
 8007c56:	b085      	sub	sp, #20
 8007c58:	af00      	add	r7, sp, #0
 8007c5a:	6078      	str	r0, [r7, #4]
 8007c5c:	460b      	mov	r3, r1
 8007c5e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	68fa      	ldr	r2, [r7, #12]
 8007c6e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007c72:	f023 0303 	bic.w	r3, r3, #3
 8007c76:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007c7e:	681a      	ldr	r2, [r3, #0]
 8007c80:	78fb      	ldrb	r3, [r7, #3]
 8007c82:	f003 0303 	and.w	r3, r3, #3
 8007c86:	68f9      	ldr	r1, [r7, #12]
 8007c88:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8007c8c:	4313      	orrs	r3, r2
 8007c8e:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8007c90:	78fb      	ldrb	r3, [r7, #3]
 8007c92:	2b01      	cmp	r3, #1
 8007c94:	d107      	bne.n	8007ca6 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007c9c:	461a      	mov	r2, r3
 8007c9e:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8007ca2:	6053      	str	r3, [r2, #4]
 8007ca4:	e009      	b.n	8007cba <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 8007ca6:	78fb      	ldrb	r3, [r7, #3]
 8007ca8:	2b02      	cmp	r3, #2
 8007caa:	d106      	bne.n	8007cba <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007cb2:	461a      	mov	r2, r3
 8007cb4:	f241 7370 	movw	r3, #6000	; 0x1770
 8007cb8:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 8007cba:	2300      	movs	r3, #0
}
 8007cbc:	4618      	mov	r0, r3
 8007cbe:	3714      	adds	r7, #20
 8007cc0:	46bd      	mov	sp, r7
 8007cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc6:	4770      	bx	lr

08007cc8 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 8007cc8:	b580      	push	{r7, lr}
 8007cca:	b084      	sub	sp, #16
 8007ccc:	af00      	add	r7, sp, #0
 8007cce:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8007cd4:	2300      	movs	r3, #0
 8007cd6:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8007ce2:	68bb      	ldr	r3, [r7, #8]
 8007ce4:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8007ce8:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8007cea:	68bb      	ldr	r3, [r7, #8]
 8007cec:	68fa      	ldr	r2, [r7, #12]
 8007cee:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8007cf2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007cf6:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8007cf8:	2064      	movs	r0, #100	; 0x64
 8007cfa:	f7fa fa47 	bl	800218c <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8007cfe:	68bb      	ldr	r3, [r7, #8]
 8007d00:	68fa      	ldr	r2, [r7, #12]
 8007d02:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8007d06:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007d0a:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8007d0c:	200a      	movs	r0, #10
 8007d0e:	f7fa fa3d 	bl	800218c <HAL_Delay>

  return HAL_OK;
 8007d12:	2300      	movs	r3, #0
}
 8007d14:	4618      	mov	r0, r3
 8007d16:	3710      	adds	r7, #16
 8007d18:	46bd      	mov	sp, r7
 8007d1a:	bd80      	pop	{r7, pc}

08007d1c <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8007d1c:	b480      	push	{r7}
 8007d1e:	b085      	sub	sp, #20
 8007d20:	af00      	add	r7, sp, #0
 8007d22:	6078      	str	r0, [r7, #4]
 8007d24:	460b      	mov	r3, r1
 8007d26:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8007d2c:	2300      	movs	r3, #0
 8007d2e:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8007d3a:	68bb      	ldr	r3, [r7, #8]
 8007d3c:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8007d40:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8007d42:	68bb      	ldr	r3, [r7, #8]
 8007d44:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d109      	bne.n	8007d60 <USB_DriveVbus+0x44>
 8007d4c:	78fb      	ldrb	r3, [r7, #3]
 8007d4e:	2b01      	cmp	r3, #1
 8007d50:	d106      	bne.n	8007d60 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8007d52:	68bb      	ldr	r3, [r7, #8]
 8007d54:	68fa      	ldr	r2, [r7, #12]
 8007d56:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8007d5a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8007d5e:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8007d60:	68bb      	ldr	r3, [r7, #8]
 8007d62:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007d66:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007d6a:	d109      	bne.n	8007d80 <USB_DriveVbus+0x64>
 8007d6c:	78fb      	ldrb	r3, [r7, #3]
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d106      	bne.n	8007d80 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8007d72:	68bb      	ldr	r3, [r7, #8]
 8007d74:	68fa      	ldr	r2, [r7, #12]
 8007d76:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8007d7a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007d7e:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8007d80:	2300      	movs	r3, #0
}
 8007d82:	4618      	mov	r0, r3
 8007d84:	3714      	adds	r7, #20
 8007d86:	46bd      	mov	sp, r7
 8007d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d8c:	4770      	bx	lr

08007d8e <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8007d8e:	b480      	push	{r7}
 8007d90:	b085      	sub	sp, #20
 8007d92:	af00      	add	r7, sp, #0
 8007d94:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8007d9a:	2300      	movs	r3, #0
 8007d9c:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8007da8:	68bb      	ldr	r3, [r7, #8]
 8007daa:	0c5b      	lsrs	r3, r3, #17
 8007dac:	f003 0303 	and.w	r3, r3, #3
}
 8007db0:	4618      	mov	r0, r3
 8007db2:	3714      	adds	r7, #20
 8007db4:	46bd      	mov	sp, r7
 8007db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dba:	4770      	bx	lr

08007dbc <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 8007dbc:	b480      	push	{r7}
 8007dbe:	b085      	sub	sp, #20
 8007dc0:	af00      	add	r7, sp, #0
 8007dc2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007dce:	689b      	ldr	r3, [r3, #8]
 8007dd0:	b29b      	uxth	r3, r3
}
 8007dd2:	4618      	mov	r0, r3
 8007dd4:	3714      	adds	r7, #20
 8007dd6:	46bd      	mov	sp, r7
 8007dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ddc:	4770      	bx	lr
	...

08007de0 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8007de0:	b580      	push	{r7, lr}
 8007de2:	b088      	sub	sp, #32
 8007de4:	af00      	add	r7, sp, #0
 8007de6:	6078      	str	r0, [r7, #4]
 8007de8:	4608      	mov	r0, r1
 8007dea:	4611      	mov	r1, r2
 8007dec:	461a      	mov	r2, r3
 8007dee:	4603      	mov	r3, r0
 8007df0:	70fb      	strb	r3, [r7, #3]
 8007df2:	460b      	mov	r3, r1
 8007df4:	70bb      	strb	r3, [r7, #2]
 8007df6:	4613      	mov	r3, r2
 8007df8:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8007dfa:	2300      	movs	r3, #0
 8007dfc:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 8007e02:	78fb      	ldrb	r3, [r7, #3]
 8007e04:	015a      	lsls	r2, r3, #5
 8007e06:	693b      	ldr	r3, [r7, #16]
 8007e08:	4413      	add	r3, r2
 8007e0a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007e0e:	461a      	mov	r2, r3
 8007e10:	f04f 33ff 	mov.w	r3, #4294967295
 8007e14:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8007e16:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8007e1a:	2b03      	cmp	r3, #3
 8007e1c:	d87e      	bhi.n	8007f1c <USB_HC_Init+0x13c>
 8007e1e:	a201      	add	r2, pc, #4	; (adr r2, 8007e24 <USB_HC_Init+0x44>)
 8007e20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e24:	08007e35 	.word	0x08007e35
 8007e28:	08007edf 	.word	0x08007edf
 8007e2c:	08007e35 	.word	0x08007e35
 8007e30:	08007ea1 	.word	0x08007ea1
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8007e34:	78fb      	ldrb	r3, [r7, #3]
 8007e36:	015a      	lsls	r2, r3, #5
 8007e38:	693b      	ldr	r3, [r7, #16]
 8007e3a:	4413      	add	r3, r2
 8007e3c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007e40:	461a      	mov	r2, r3
 8007e42:	f240 439d 	movw	r3, #1181	; 0x49d
 8007e46:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8007e48:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	da10      	bge.n	8007e72 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8007e50:	78fb      	ldrb	r3, [r7, #3]
 8007e52:	015a      	lsls	r2, r3, #5
 8007e54:	693b      	ldr	r3, [r7, #16]
 8007e56:	4413      	add	r3, r2
 8007e58:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007e5c:	68db      	ldr	r3, [r3, #12]
 8007e5e:	78fa      	ldrb	r2, [r7, #3]
 8007e60:	0151      	lsls	r1, r2, #5
 8007e62:	693a      	ldr	r2, [r7, #16]
 8007e64:	440a      	add	r2, r1
 8007e66:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007e6a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007e6e:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 8007e70:	e057      	b.n	8007f22 <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d051      	beq.n	8007f22 <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8007e7e:	78fb      	ldrb	r3, [r7, #3]
 8007e80:	015a      	lsls	r2, r3, #5
 8007e82:	693b      	ldr	r3, [r7, #16]
 8007e84:	4413      	add	r3, r2
 8007e86:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007e8a:	68db      	ldr	r3, [r3, #12]
 8007e8c:	78fa      	ldrb	r2, [r7, #3]
 8007e8e:	0151      	lsls	r1, r2, #5
 8007e90:	693a      	ldr	r2, [r7, #16]
 8007e92:	440a      	add	r2, r1
 8007e94:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007e98:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8007e9c:	60d3      	str	r3, [r2, #12]
      break;
 8007e9e:	e040      	b.n	8007f22 <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8007ea0:	78fb      	ldrb	r3, [r7, #3]
 8007ea2:	015a      	lsls	r2, r3, #5
 8007ea4:	693b      	ldr	r3, [r7, #16]
 8007ea6:	4413      	add	r3, r2
 8007ea8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007eac:	461a      	mov	r2, r3
 8007eae:	f240 639d 	movw	r3, #1693	; 0x69d
 8007eb2:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8007eb4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	da34      	bge.n	8007f26 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8007ebc:	78fb      	ldrb	r3, [r7, #3]
 8007ebe:	015a      	lsls	r2, r3, #5
 8007ec0:	693b      	ldr	r3, [r7, #16]
 8007ec2:	4413      	add	r3, r2
 8007ec4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007ec8:	68db      	ldr	r3, [r3, #12]
 8007eca:	78fa      	ldrb	r2, [r7, #3]
 8007ecc:	0151      	lsls	r1, r2, #5
 8007ece:	693a      	ldr	r2, [r7, #16]
 8007ed0:	440a      	add	r2, r1
 8007ed2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007ed6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007eda:	60d3      	str	r3, [r2, #12]
      }

      break;
 8007edc:	e023      	b.n	8007f26 <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8007ede:	78fb      	ldrb	r3, [r7, #3]
 8007ee0:	015a      	lsls	r2, r3, #5
 8007ee2:	693b      	ldr	r3, [r7, #16]
 8007ee4:	4413      	add	r3, r2
 8007ee6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007eea:	461a      	mov	r2, r3
 8007eec:	f240 2325 	movw	r3, #549	; 0x225
 8007ef0:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8007ef2:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	da17      	bge.n	8007f2a <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8007efa:	78fb      	ldrb	r3, [r7, #3]
 8007efc:	015a      	lsls	r2, r3, #5
 8007efe:	693b      	ldr	r3, [r7, #16]
 8007f00:	4413      	add	r3, r2
 8007f02:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007f06:	68db      	ldr	r3, [r3, #12]
 8007f08:	78fa      	ldrb	r2, [r7, #3]
 8007f0a:	0151      	lsls	r1, r2, #5
 8007f0c:	693a      	ldr	r2, [r7, #16]
 8007f0e:	440a      	add	r2, r1
 8007f10:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007f14:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8007f18:	60d3      	str	r3, [r2, #12]
      }
      break;
 8007f1a:	e006      	b.n	8007f2a <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 8007f1c:	2301      	movs	r3, #1
 8007f1e:	77fb      	strb	r3, [r7, #31]
      break;
 8007f20:	e004      	b.n	8007f2c <USB_HC_Init+0x14c>
      break;
 8007f22:	bf00      	nop
 8007f24:	e002      	b.n	8007f2c <USB_HC_Init+0x14c>
      break;
 8007f26:	bf00      	nop
 8007f28:	e000      	b.n	8007f2c <USB_HC_Init+0x14c>
      break;
 8007f2a:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8007f2c:	693b      	ldr	r3, [r7, #16]
 8007f2e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007f32:	699a      	ldr	r2, [r3, #24]
 8007f34:	78fb      	ldrb	r3, [r7, #3]
 8007f36:	f003 030f 	and.w	r3, r3, #15
 8007f3a:	2101      	movs	r1, #1
 8007f3c:	fa01 f303 	lsl.w	r3, r1, r3
 8007f40:	6939      	ldr	r1, [r7, #16]
 8007f42:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8007f46:	4313      	orrs	r3, r2
 8007f48:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	699b      	ldr	r3, [r3, #24]
 8007f4e:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8007f56:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	da03      	bge.n	8007f66 <USB_HC_Init+0x186>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8007f5e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007f62:	61bb      	str	r3, [r7, #24]
 8007f64:	e001      	b.n	8007f6a <USB_HC_Init+0x18a>
  }
  else
  {
    HCcharEpDir = 0U;
 8007f66:	2300      	movs	r3, #0
 8007f68:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8007f6a:	6878      	ldr	r0, [r7, #4]
 8007f6c:	f7ff ff0f 	bl	8007d8e <USB_GetHostSpeed>
 8007f70:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8007f72:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8007f76:	2b02      	cmp	r3, #2
 8007f78:	d106      	bne.n	8007f88 <USB_HC_Init+0x1a8>
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	2b02      	cmp	r3, #2
 8007f7e:	d003      	beq.n	8007f88 <USB_HC_Init+0x1a8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8007f80:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007f84:	617b      	str	r3, [r7, #20]
 8007f86:	e001      	b.n	8007f8c <USB_HC_Init+0x1ac>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8007f88:	2300      	movs	r3, #0
 8007f8a:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007f8c:	787b      	ldrb	r3, [r7, #1]
 8007f8e:	059b      	lsls	r3, r3, #22
 8007f90:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8007f94:	78bb      	ldrb	r3, [r7, #2]
 8007f96:	02db      	lsls	r3, r3, #11
 8007f98:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007f9c:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8007f9e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8007fa2:	049b      	lsls	r3, r3, #18
 8007fa4:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8007fa8:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8007faa:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8007fac:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8007fb0:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8007fb2:	69bb      	ldr	r3, [r7, #24]
 8007fb4:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007fb6:	78fb      	ldrb	r3, [r7, #3]
 8007fb8:	0159      	lsls	r1, r3, #5
 8007fba:	693b      	ldr	r3, [r7, #16]
 8007fbc:	440b      	add	r3, r1
 8007fbe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007fc2:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8007fc4:	697b      	ldr	r3, [r7, #20]
 8007fc6:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007fc8:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 8007fca:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8007fce:	2b03      	cmp	r3, #3
 8007fd0:	d10f      	bne.n	8007ff2 <USB_HC_Init+0x212>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 8007fd2:	78fb      	ldrb	r3, [r7, #3]
 8007fd4:	015a      	lsls	r2, r3, #5
 8007fd6:	693b      	ldr	r3, [r7, #16]
 8007fd8:	4413      	add	r3, r2
 8007fda:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	78fa      	ldrb	r2, [r7, #3]
 8007fe2:	0151      	lsls	r1, r2, #5
 8007fe4:	693a      	ldr	r2, [r7, #16]
 8007fe6:	440a      	add	r2, r1
 8007fe8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007fec:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007ff0:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8007ff2:	7ffb      	ldrb	r3, [r7, #31]
}
 8007ff4:	4618      	mov	r0, r3
 8007ff6:	3720      	adds	r7, #32
 8007ff8:	46bd      	mov	sp, r7
 8007ffa:	bd80      	pop	{r7, pc}

08007ffc <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8007ffc:	b580      	push	{r7, lr}
 8007ffe:	b08c      	sub	sp, #48	; 0x30
 8008000:	af02      	add	r7, sp, #8
 8008002:	60f8      	str	r0, [r7, #12]
 8008004:	60b9      	str	r1, [r7, #8]
 8008006:	4613      	mov	r3, r2
 8008008:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800800e:	68bb      	ldr	r3, [r7, #8]
 8008010:	785b      	ldrb	r3, [r3, #1]
 8008012:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 8008014:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008018:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800801e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008022:	2b00      	cmp	r3, #0
 8008024:	d02d      	beq.n	8008082 <USB_HC_StartXfer+0x86>
 8008026:	68bb      	ldr	r3, [r7, #8]
 8008028:	791b      	ldrb	r3, [r3, #4]
 800802a:	2b00      	cmp	r3, #0
 800802c:	d129      	bne.n	8008082 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 800802e:	79fb      	ldrb	r3, [r7, #7]
 8008030:	2b01      	cmp	r3, #1
 8008032:	d117      	bne.n	8008064 <USB_HC_StartXfer+0x68>
 8008034:	68bb      	ldr	r3, [r7, #8]
 8008036:	79db      	ldrb	r3, [r3, #7]
 8008038:	2b00      	cmp	r3, #0
 800803a:	d003      	beq.n	8008044 <USB_HC_StartXfer+0x48>
 800803c:	68bb      	ldr	r3, [r7, #8]
 800803e:	79db      	ldrb	r3, [r3, #7]
 8008040:	2b02      	cmp	r3, #2
 8008042:	d10f      	bne.n	8008064 <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8008044:	69fb      	ldr	r3, [r7, #28]
 8008046:	015a      	lsls	r2, r3, #5
 8008048:	6a3b      	ldr	r3, [r7, #32]
 800804a:	4413      	add	r3, r2
 800804c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008050:	68db      	ldr	r3, [r3, #12]
 8008052:	69fa      	ldr	r2, [r7, #28]
 8008054:	0151      	lsls	r1, r2, #5
 8008056:	6a3a      	ldr	r2, [r7, #32]
 8008058:	440a      	add	r2, r1
 800805a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800805e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008062:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 8008064:	79fb      	ldrb	r3, [r7, #7]
 8008066:	2b00      	cmp	r3, #0
 8008068:	d10b      	bne.n	8008082 <USB_HC_StartXfer+0x86>
 800806a:	68bb      	ldr	r3, [r7, #8]
 800806c:	795b      	ldrb	r3, [r3, #5]
 800806e:	2b01      	cmp	r3, #1
 8008070:	d107      	bne.n	8008082 <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 8008072:	68bb      	ldr	r3, [r7, #8]
 8008074:	785b      	ldrb	r3, [r3, #1]
 8008076:	4619      	mov	r1, r3
 8008078:	68f8      	ldr	r0, [r7, #12]
 800807a:	f000 fa2f 	bl	80084dc <USB_DoPing>
      return HAL_OK;
 800807e:	2300      	movs	r3, #0
 8008080:	e0f8      	b.n	8008274 <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 8008082:	68bb      	ldr	r3, [r7, #8]
 8008084:	695b      	ldr	r3, [r3, #20]
 8008086:	2b00      	cmp	r3, #0
 8008088:	d018      	beq.n	80080bc <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800808a:	68bb      	ldr	r3, [r7, #8]
 800808c:	695b      	ldr	r3, [r3, #20]
 800808e:	68ba      	ldr	r2, [r7, #8]
 8008090:	8912      	ldrh	r2, [r2, #8]
 8008092:	4413      	add	r3, r2
 8008094:	3b01      	subs	r3, #1
 8008096:	68ba      	ldr	r2, [r7, #8]
 8008098:	8912      	ldrh	r2, [r2, #8]
 800809a:	fbb3 f3f2 	udiv	r3, r3, r2
 800809e:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 80080a0:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80080a2:	8b7b      	ldrh	r3, [r7, #26]
 80080a4:	429a      	cmp	r2, r3
 80080a6:	d90b      	bls.n	80080c0 <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 80080a8:	8b7b      	ldrh	r3, [r7, #26]
 80080aa:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80080ac:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80080ae:	68ba      	ldr	r2, [r7, #8]
 80080b0:	8912      	ldrh	r2, [r2, #8]
 80080b2:	fb02 f203 	mul.w	r2, r2, r3
 80080b6:	68bb      	ldr	r3, [r7, #8]
 80080b8:	611a      	str	r2, [r3, #16]
 80080ba:	e001      	b.n	80080c0 <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 80080bc:	2301      	movs	r3, #1
 80080be:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 80080c0:	68bb      	ldr	r3, [r7, #8]
 80080c2:	78db      	ldrb	r3, [r3, #3]
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d007      	beq.n	80080d8 <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80080c8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80080ca:	68ba      	ldr	r2, [r7, #8]
 80080cc:	8912      	ldrh	r2, [r2, #8]
 80080ce:	fb02 f203 	mul.w	r2, r2, r3
 80080d2:	68bb      	ldr	r3, [r7, #8]
 80080d4:	611a      	str	r2, [r3, #16]
 80080d6:	e003      	b.n	80080e0 <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 80080d8:	68bb      	ldr	r3, [r7, #8]
 80080da:	695a      	ldr	r2, [r3, #20]
 80080dc:	68bb      	ldr	r3, [r7, #8]
 80080de:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80080e0:	68bb      	ldr	r3, [r7, #8]
 80080e2:	691b      	ldr	r3, [r3, #16]
 80080e4:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80080e8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80080ea:	04d9      	lsls	r1, r3, #19
 80080ec:	4b63      	ldr	r3, [pc, #396]	; (800827c <USB_HC_StartXfer+0x280>)
 80080ee:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80080f0:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 80080f2:	68bb      	ldr	r3, [r7, #8]
 80080f4:	7a9b      	ldrb	r3, [r3, #10]
 80080f6:	075b      	lsls	r3, r3, #29
 80080f8:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80080fc:	69f9      	ldr	r1, [r7, #28]
 80080fe:	0148      	lsls	r0, r1, #5
 8008100:	6a39      	ldr	r1, [r7, #32]
 8008102:	4401      	add	r1, r0
 8008104:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8008108:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800810a:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 800810c:	79fb      	ldrb	r3, [r7, #7]
 800810e:	2b00      	cmp	r3, #0
 8008110:	d009      	beq.n	8008126 <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8008112:	68bb      	ldr	r3, [r7, #8]
 8008114:	68d9      	ldr	r1, [r3, #12]
 8008116:	69fb      	ldr	r3, [r7, #28]
 8008118:	015a      	lsls	r2, r3, #5
 800811a:	6a3b      	ldr	r3, [r7, #32]
 800811c:	4413      	add	r3, r2
 800811e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008122:	460a      	mov	r2, r1
 8008124:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8008126:	6a3b      	ldr	r3, [r7, #32]
 8008128:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800812c:	689b      	ldr	r3, [r3, #8]
 800812e:	f003 0301 	and.w	r3, r3, #1
 8008132:	2b00      	cmp	r3, #0
 8008134:	bf0c      	ite	eq
 8008136:	2301      	moveq	r3, #1
 8008138:	2300      	movne	r3, #0
 800813a:	b2db      	uxtb	r3, r3
 800813c:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800813e:	69fb      	ldr	r3, [r7, #28]
 8008140:	015a      	lsls	r2, r3, #5
 8008142:	6a3b      	ldr	r3, [r7, #32]
 8008144:	4413      	add	r3, r2
 8008146:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	69fa      	ldr	r2, [r7, #28]
 800814e:	0151      	lsls	r1, r2, #5
 8008150:	6a3a      	ldr	r2, [r7, #32]
 8008152:	440a      	add	r2, r1
 8008154:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008158:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800815c:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800815e:	69fb      	ldr	r3, [r7, #28]
 8008160:	015a      	lsls	r2, r3, #5
 8008162:	6a3b      	ldr	r3, [r7, #32]
 8008164:	4413      	add	r3, r2
 8008166:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800816a:	681a      	ldr	r2, [r3, #0]
 800816c:	7e7b      	ldrb	r3, [r7, #25]
 800816e:	075b      	lsls	r3, r3, #29
 8008170:	69f9      	ldr	r1, [r7, #28]
 8008172:	0148      	lsls	r0, r1, #5
 8008174:	6a39      	ldr	r1, [r7, #32]
 8008176:	4401      	add	r1, r0
 8008178:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 800817c:	4313      	orrs	r3, r2
 800817e:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8008180:	69fb      	ldr	r3, [r7, #28]
 8008182:	015a      	lsls	r2, r3, #5
 8008184:	6a3b      	ldr	r3, [r7, #32]
 8008186:	4413      	add	r3, r2
 8008188:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008190:	693b      	ldr	r3, [r7, #16]
 8008192:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008196:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8008198:	68bb      	ldr	r3, [r7, #8]
 800819a:	78db      	ldrb	r3, [r3, #3]
 800819c:	2b00      	cmp	r3, #0
 800819e:	d004      	beq.n	80081aa <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 80081a0:	693b      	ldr	r3, [r7, #16]
 80081a2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80081a6:	613b      	str	r3, [r7, #16]
 80081a8:	e003      	b.n	80081b2 <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 80081aa:	693b      	ldr	r3, [r7, #16]
 80081ac:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80081b0:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 80081b2:	693b      	ldr	r3, [r7, #16]
 80081b4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80081b8:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 80081ba:	69fb      	ldr	r3, [r7, #28]
 80081bc:	015a      	lsls	r2, r3, #5
 80081be:	6a3b      	ldr	r3, [r7, #32]
 80081c0:	4413      	add	r3, r2
 80081c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80081c6:	461a      	mov	r2, r3
 80081c8:	693b      	ldr	r3, [r7, #16]
 80081ca:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 80081cc:	79fb      	ldrb	r3, [r7, #7]
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d001      	beq.n	80081d6 <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 80081d2:	2300      	movs	r3, #0
 80081d4:	e04e      	b.n	8008274 <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 80081d6:	68bb      	ldr	r3, [r7, #8]
 80081d8:	78db      	ldrb	r3, [r3, #3]
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d149      	bne.n	8008272 <USB_HC_StartXfer+0x276>
 80081de:	68bb      	ldr	r3, [r7, #8]
 80081e0:	695b      	ldr	r3, [r3, #20]
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d045      	beq.n	8008272 <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 80081e6:	68bb      	ldr	r3, [r7, #8]
 80081e8:	79db      	ldrb	r3, [r3, #7]
 80081ea:	2b03      	cmp	r3, #3
 80081ec:	d830      	bhi.n	8008250 <USB_HC_StartXfer+0x254>
 80081ee:	a201      	add	r2, pc, #4	; (adr r2, 80081f4 <USB_HC_StartXfer+0x1f8>)
 80081f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081f4:	08008205 	.word	0x08008205
 80081f8:	08008229 	.word	0x08008229
 80081fc:	08008205 	.word	0x08008205
 8008200:	08008229 	.word	0x08008229
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8008204:	68bb      	ldr	r3, [r7, #8]
 8008206:	695b      	ldr	r3, [r3, #20]
 8008208:	3303      	adds	r3, #3
 800820a:	089b      	lsrs	r3, r3, #2
 800820c:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800820e:	8afa      	ldrh	r2, [r7, #22]
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008214:	b29b      	uxth	r3, r3
 8008216:	429a      	cmp	r2, r3
 8008218:	d91c      	bls.n	8008254 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	699b      	ldr	r3, [r3, #24]
 800821e:	f043 0220 	orr.w	r2, r3, #32
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	619a      	str	r2, [r3, #24]
        }
        break;
 8008226:	e015      	b.n	8008254 <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8008228:	68bb      	ldr	r3, [r7, #8]
 800822a:	695b      	ldr	r3, [r3, #20]
 800822c:	3303      	adds	r3, #3
 800822e:	089b      	lsrs	r3, r3, #2
 8008230:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8008232:	8afa      	ldrh	r2, [r7, #22]
 8008234:	6a3b      	ldr	r3, [r7, #32]
 8008236:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800823a:	691b      	ldr	r3, [r3, #16]
 800823c:	b29b      	uxth	r3, r3
 800823e:	429a      	cmp	r2, r3
 8008240:	d90a      	bls.n	8008258 <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	699b      	ldr	r3, [r3, #24]
 8008246:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	619a      	str	r2, [r3, #24]
        }
        break;
 800824e:	e003      	b.n	8008258 <USB_HC_StartXfer+0x25c>

      default:
        break;
 8008250:	bf00      	nop
 8008252:	e002      	b.n	800825a <USB_HC_StartXfer+0x25e>
        break;
 8008254:	bf00      	nop
 8008256:	e000      	b.n	800825a <USB_HC_StartXfer+0x25e>
        break;
 8008258:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800825a:	68bb      	ldr	r3, [r7, #8]
 800825c:	68d9      	ldr	r1, [r3, #12]
 800825e:	68bb      	ldr	r3, [r7, #8]
 8008260:	785a      	ldrb	r2, [r3, #1]
 8008262:	68bb      	ldr	r3, [r7, #8]
 8008264:	695b      	ldr	r3, [r3, #20]
 8008266:	b29b      	uxth	r3, r3
 8008268:	2000      	movs	r0, #0
 800826a:	9000      	str	r0, [sp, #0]
 800826c:	68f8      	ldr	r0, [r7, #12]
 800826e:	f7ff fb53 	bl	8007918 <USB_WritePacket>
  }

  return HAL_OK;
 8008272:	2300      	movs	r3, #0
}
 8008274:	4618      	mov	r0, r3
 8008276:	3728      	adds	r7, #40	; 0x28
 8008278:	46bd      	mov	sp, r7
 800827a:	bd80      	pop	{r7, pc}
 800827c:	1ff80000 	.word	0x1ff80000

08008280 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008280:	b480      	push	{r7}
 8008282:	b085      	sub	sp, #20
 8008284:	af00      	add	r7, sp, #0
 8008286:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008292:	695b      	ldr	r3, [r3, #20]
 8008294:	b29b      	uxth	r3, r3
}
 8008296:	4618      	mov	r0, r3
 8008298:	3714      	adds	r7, #20
 800829a:	46bd      	mov	sp, r7
 800829c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082a0:	4770      	bx	lr

080082a2 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 80082a2:	b480      	push	{r7}
 80082a4:	b089      	sub	sp, #36	; 0x24
 80082a6:	af00      	add	r7, sp, #0
 80082a8:	6078      	str	r0, [r7, #4]
 80082aa:	460b      	mov	r3, r1
 80082ac:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	61bb      	str	r3, [r7, #24]
  uint32_t hcnum = (uint32_t)hc_num;
 80082b2:	78fb      	ldrb	r3, [r7, #3]
 80082b4:	617b      	str	r3, [r7, #20]
  uint32_t count = 0U;
 80082b6:	2300      	movs	r3, #0
 80082b8:	61fb      	str	r3, [r7, #28]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 80082ba:	697b      	ldr	r3, [r7, #20]
 80082bc:	015a      	lsls	r2, r3, #5
 80082be:	69bb      	ldr	r3, [r7, #24]
 80082c0:	4413      	add	r3, r2
 80082c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	0c9b      	lsrs	r3, r3, #18
 80082ca:	f003 0303 	and.w	r3, r3, #3
 80082ce:	613b      	str	r3, [r7, #16]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 80082d0:	697b      	ldr	r3, [r7, #20]
 80082d2:	015a      	lsls	r2, r3, #5
 80082d4:	69bb      	ldr	r3, [r7, #24]
 80082d6:	4413      	add	r3, r2
 80082d8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	0fdb      	lsrs	r3, r3, #31
 80082e0:	f003 0301 	and.w	r3, r3, #1
 80082e4:	60fb      	str	r3, [r7, #12]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	689b      	ldr	r3, [r3, #8]
 80082ea:	f003 0320 	and.w	r3, r3, #32
 80082ee:	2b20      	cmp	r3, #32
 80082f0:	d104      	bne.n	80082fc <USB_HC_Halt+0x5a>
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	d101      	bne.n	80082fc <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 80082f8:	2300      	movs	r3, #0
 80082fa:	e0e8      	b.n	80084ce <USB_HC_Halt+0x22c>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 80082fc:	693b      	ldr	r3, [r7, #16]
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d002      	beq.n	8008308 <USB_HC_Halt+0x66>
 8008302:	693b      	ldr	r3, [r7, #16]
 8008304:	2b02      	cmp	r3, #2
 8008306:	d173      	bne.n	80083f0 <USB_HC_Halt+0x14e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8008308:	697b      	ldr	r3, [r7, #20]
 800830a:	015a      	lsls	r2, r3, #5
 800830c:	69bb      	ldr	r3, [r7, #24]
 800830e:	4413      	add	r3, r2
 8008310:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	697a      	ldr	r2, [r7, #20]
 8008318:	0151      	lsls	r1, r2, #5
 800831a:	69ba      	ldr	r2, [r7, #24]
 800831c:	440a      	add	r2, r1
 800831e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008322:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008326:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	689b      	ldr	r3, [r3, #8]
 800832c:	f003 0320 	and.w	r3, r3, #32
 8008330:	2b00      	cmp	r3, #0
 8008332:	f040 80cb 	bne.w	80084cc <USB_HC_Halt+0x22a>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800833a:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800833e:	2b00      	cmp	r3, #0
 8008340:	d143      	bne.n	80083ca <USB_HC_Halt+0x128>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8008342:	697b      	ldr	r3, [r7, #20]
 8008344:	015a      	lsls	r2, r3, #5
 8008346:	69bb      	ldr	r3, [r7, #24]
 8008348:	4413      	add	r3, r2
 800834a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	697a      	ldr	r2, [r7, #20]
 8008352:	0151      	lsls	r1, r2, #5
 8008354:	69ba      	ldr	r2, [r7, #24]
 8008356:	440a      	add	r2, r1
 8008358:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800835c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008360:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008362:	697b      	ldr	r3, [r7, #20]
 8008364:	015a      	lsls	r2, r3, #5
 8008366:	69bb      	ldr	r3, [r7, #24]
 8008368:	4413      	add	r3, r2
 800836a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	697a      	ldr	r2, [r7, #20]
 8008372:	0151      	lsls	r1, r2, #5
 8008374:	69ba      	ldr	r2, [r7, #24]
 8008376:	440a      	add	r2, r1
 8008378:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800837c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008380:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 8008382:	697b      	ldr	r3, [r7, #20]
 8008384:	015a      	lsls	r2, r3, #5
 8008386:	69bb      	ldr	r3, [r7, #24]
 8008388:	4413      	add	r3, r2
 800838a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	697a      	ldr	r2, [r7, #20]
 8008392:	0151      	lsls	r1, r2, #5
 8008394:	69ba      	ldr	r2, [r7, #24]
 8008396:	440a      	add	r2, r1
 8008398:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800839c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80083a0:	6013      	str	r3, [r2, #0]
        do
        {
          if (++count > 1000U)
 80083a2:	69fb      	ldr	r3, [r7, #28]
 80083a4:	3301      	adds	r3, #1
 80083a6:	61fb      	str	r3, [r7, #28]
 80083a8:	69fb      	ldr	r3, [r7, #28]
 80083aa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80083ae:	d81d      	bhi.n	80083ec <USB_HC_Halt+0x14a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80083b0:	697b      	ldr	r3, [r7, #20]
 80083b2:	015a      	lsls	r2, r3, #5
 80083b4:	69bb      	ldr	r3, [r7, #24]
 80083b6:	4413      	add	r3, r2
 80083b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80083c2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80083c6:	d0ec      	beq.n	80083a2 <USB_HC_Halt+0x100>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80083c8:	e080      	b.n	80084cc <USB_HC_Halt+0x22a>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80083ca:	697b      	ldr	r3, [r7, #20]
 80083cc:	015a      	lsls	r2, r3, #5
 80083ce:	69bb      	ldr	r3, [r7, #24]
 80083d0:	4413      	add	r3, r2
 80083d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	697a      	ldr	r2, [r7, #20]
 80083da:	0151      	lsls	r1, r2, #5
 80083dc:	69ba      	ldr	r2, [r7, #24]
 80083de:	440a      	add	r2, r1
 80083e0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80083e4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80083e8:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80083ea:	e06f      	b.n	80084cc <USB_HC_Halt+0x22a>
            break;
 80083ec:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80083ee:	e06d      	b.n	80084cc <USB_HC_Halt+0x22a>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80083f0:	697b      	ldr	r3, [r7, #20]
 80083f2:	015a      	lsls	r2, r3, #5
 80083f4:	69bb      	ldr	r3, [r7, #24]
 80083f6:	4413      	add	r3, r2
 80083f8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	697a      	ldr	r2, [r7, #20]
 8008400:	0151      	lsls	r1, r2, #5
 8008402:	69ba      	ldr	r2, [r7, #24]
 8008404:	440a      	add	r2, r1
 8008406:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800840a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800840e:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8008410:	69bb      	ldr	r3, [r7, #24]
 8008412:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008416:	691b      	ldr	r3, [r3, #16]
 8008418:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800841c:	2b00      	cmp	r3, #0
 800841e:	d143      	bne.n	80084a8 <USB_HC_Halt+0x206>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8008420:	697b      	ldr	r3, [r7, #20]
 8008422:	015a      	lsls	r2, r3, #5
 8008424:	69bb      	ldr	r3, [r7, #24]
 8008426:	4413      	add	r3, r2
 8008428:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	697a      	ldr	r2, [r7, #20]
 8008430:	0151      	lsls	r1, r2, #5
 8008432:	69ba      	ldr	r2, [r7, #24]
 8008434:	440a      	add	r2, r1
 8008436:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800843a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800843e:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008440:	697b      	ldr	r3, [r7, #20]
 8008442:	015a      	lsls	r2, r3, #5
 8008444:	69bb      	ldr	r3, [r7, #24]
 8008446:	4413      	add	r3, r2
 8008448:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	697a      	ldr	r2, [r7, #20]
 8008450:	0151      	lsls	r1, r2, #5
 8008452:	69ba      	ldr	r2, [r7, #24]
 8008454:	440a      	add	r2, r1
 8008456:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800845a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800845e:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 8008460:	697b      	ldr	r3, [r7, #20]
 8008462:	015a      	lsls	r2, r3, #5
 8008464:	69bb      	ldr	r3, [r7, #24]
 8008466:	4413      	add	r3, r2
 8008468:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	697a      	ldr	r2, [r7, #20]
 8008470:	0151      	lsls	r1, r2, #5
 8008472:	69ba      	ldr	r2, [r7, #24]
 8008474:	440a      	add	r2, r1
 8008476:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800847a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800847e:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 8008480:	69fb      	ldr	r3, [r7, #28]
 8008482:	3301      	adds	r3, #1
 8008484:	61fb      	str	r3, [r7, #28]
 8008486:	69fb      	ldr	r3, [r7, #28]
 8008488:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800848c:	d81d      	bhi.n	80084ca <USB_HC_Halt+0x228>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800848e:	697b      	ldr	r3, [r7, #20]
 8008490:	015a      	lsls	r2, r3, #5
 8008492:	69bb      	ldr	r3, [r7, #24]
 8008494:	4413      	add	r3, r2
 8008496:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80084a0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80084a4:	d0ec      	beq.n	8008480 <USB_HC_Halt+0x1de>
 80084a6:	e011      	b.n	80084cc <USB_HC_Halt+0x22a>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80084a8:	697b      	ldr	r3, [r7, #20]
 80084aa:	015a      	lsls	r2, r3, #5
 80084ac:	69bb      	ldr	r3, [r7, #24]
 80084ae:	4413      	add	r3, r2
 80084b0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	697a      	ldr	r2, [r7, #20]
 80084b8:	0151      	lsls	r1, r2, #5
 80084ba:	69ba      	ldr	r2, [r7, #24]
 80084bc:	440a      	add	r2, r1
 80084be:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80084c2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80084c6:	6013      	str	r3, [r2, #0]
 80084c8:	e000      	b.n	80084cc <USB_HC_Halt+0x22a>
          break;
 80084ca:	bf00      	nop
    }
  }

  return HAL_OK;
 80084cc:	2300      	movs	r3, #0
}
 80084ce:	4618      	mov	r0, r3
 80084d0:	3724      	adds	r7, #36	; 0x24
 80084d2:	46bd      	mov	sp, r7
 80084d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084d8:	4770      	bx	lr
	...

080084dc <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 80084dc:	b480      	push	{r7}
 80084de:	b087      	sub	sp, #28
 80084e0:	af00      	add	r7, sp, #0
 80084e2:	6078      	str	r0, [r7, #4]
 80084e4:	460b      	mov	r3, r1
 80084e6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 80084ec:	78fb      	ldrb	r3, [r7, #3]
 80084ee:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 80084f0:	2301      	movs	r3, #1
 80084f2:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	04da      	lsls	r2, r3, #19
 80084f8:	4b15      	ldr	r3, [pc, #84]	; (8008550 <USB_DoPing+0x74>)
 80084fa:	4013      	ands	r3, r2
 80084fc:	693a      	ldr	r2, [r7, #16]
 80084fe:	0151      	lsls	r1, r2, #5
 8008500:	697a      	ldr	r2, [r7, #20]
 8008502:	440a      	add	r2, r1
 8008504:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008508:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800850c:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800850e:	693b      	ldr	r3, [r7, #16]
 8008510:	015a      	lsls	r2, r3, #5
 8008512:	697b      	ldr	r3, [r7, #20]
 8008514:	4413      	add	r3, r2
 8008516:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800851e:	68bb      	ldr	r3, [r7, #8]
 8008520:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008524:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008526:	68bb      	ldr	r3, [r7, #8]
 8008528:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800852c:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800852e:	693b      	ldr	r3, [r7, #16]
 8008530:	015a      	lsls	r2, r3, #5
 8008532:	697b      	ldr	r3, [r7, #20]
 8008534:	4413      	add	r3, r2
 8008536:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800853a:	461a      	mov	r2, r3
 800853c:	68bb      	ldr	r3, [r7, #8]
 800853e:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8008540:	2300      	movs	r3, #0
}
 8008542:	4618      	mov	r0, r3
 8008544:	371c      	adds	r7, #28
 8008546:	46bd      	mov	sp, r7
 8008548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800854c:	4770      	bx	lr
 800854e:	bf00      	nop
 8008550:	1ff80000 	.word	0x1ff80000

08008554 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8008554:	b580      	push	{r7, lr}
 8008556:	b086      	sub	sp, #24
 8008558:	af00      	add	r7, sp, #0
 800855a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 8008560:	2300      	movs	r3, #0
 8008562:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8008564:	6878      	ldr	r0, [r7, #4]
 8008566:	f7ff f935 	bl	80077d4 <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 800856a:	2110      	movs	r1, #16
 800856c:	6878      	ldr	r0, [r7, #4]
 800856e:	f7ff f98f 	bl	8007890 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8008572:	6878      	ldr	r0, [r7, #4]
 8008574:	f7ff f9b0 	bl	80078d8 <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8008578:	2300      	movs	r3, #0
 800857a:	613b      	str	r3, [r7, #16]
 800857c:	e01f      	b.n	80085be <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 800857e:	693b      	ldr	r3, [r7, #16]
 8008580:	015a      	lsls	r2, r3, #5
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	4413      	add	r3, r2
 8008586:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800858e:	68bb      	ldr	r3, [r7, #8]
 8008590:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008594:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8008596:	68bb      	ldr	r3, [r7, #8]
 8008598:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800859c:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800859e:	68bb      	ldr	r3, [r7, #8]
 80085a0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80085a4:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 80085a6:	693b      	ldr	r3, [r7, #16]
 80085a8:	015a      	lsls	r2, r3, #5
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	4413      	add	r3, r2
 80085ae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80085b2:	461a      	mov	r2, r3
 80085b4:	68bb      	ldr	r3, [r7, #8]
 80085b6:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 80085b8:	693b      	ldr	r3, [r7, #16]
 80085ba:	3301      	adds	r3, #1
 80085bc:	613b      	str	r3, [r7, #16]
 80085be:	693b      	ldr	r3, [r7, #16]
 80085c0:	2b0f      	cmp	r3, #15
 80085c2:	d9dc      	bls.n	800857e <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 80085c4:	2300      	movs	r3, #0
 80085c6:	613b      	str	r3, [r7, #16]
 80085c8:	e034      	b.n	8008634 <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 80085ca:	693b      	ldr	r3, [r7, #16]
 80085cc:	015a      	lsls	r2, r3, #5
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	4413      	add	r3, r2
 80085d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 80085da:	68bb      	ldr	r3, [r7, #8]
 80085dc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80085e0:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 80085e2:	68bb      	ldr	r3, [r7, #8]
 80085e4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80085e8:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80085ea:	68bb      	ldr	r3, [r7, #8]
 80085ec:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80085f0:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 80085f2:	693b      	ldr	r3, [r7, #16]
 80085f4:	015a      	lsls	r2, r3, #5
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	4413      	add	r3, r2
 80085fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80085fe:	461a      	mov	r2, r3
 8008600:	68bb      	ldr	r3, [r7, #8]
 8008602:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 8008604:	697b      	ldr	r3, [r7, #20]
 8008606:	3301      	adds	r3, #1
 8008608:	617b      	str	r3, [r7, #20]
 800860a:	697b      	ldr	r3, [r7, #20]
 800860c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008610:	d80c      	bhi.n	800862c <USB_StopHost+0xd8>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008612:	693b      	ldr	r3, [r7, #16]
 8008614:	015a      	lsls	r2, r3, #5
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	4413      	add	r3, r2
 800861a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008624:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008628:	d0ec      	beq.n	8008604 <USB_StopHost+0xb0>
 800862a:	e000      	b.n	800862e <USB_StopHost+0xda>
        break;
 800862c:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800862e:	693b      	ldr	r3, [r7, #16]
 8008630:	3301      	adds	r3, #1
 8008632:	613b      	str	r3, [r7, #16]
 8008634:	693b      	ldr	r3, [r7, #16]
 8008636:	2b0f      	cmp	r3, #15
 8008638:	d9c7      	bls.n	80085ca <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008640:	461a      	mov	r2, r3
 8008642:	f04f 33ff 	mov.w	r3, #4294967295
 8008646:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	f04f 32ff 	mov.w	r2, #4294967295
 800864e:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8008650:	6878      	ldr	r0, [r7, #4]
 8008652:	f7ff f8ae 	bl	80077b2 <USB_EnableGlobalInt>

  return HAL_OK;
 8008656:	2300      	movs	r3, #0
}
 8008658:	4618      	mov	r0, r3
 800865a:	3718      	adds	r7, #24
 800865c:	46bd      	mov	sp, r7
 800865e:	bd80      	pop	{r7, pc}

08008660 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8008660:	b580      	push	{r7, lr}
 8008662:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USBH driver ###########################*/
  retUSBH = FATFS_LinkDriver(&USBH_Driver, USBHPath);
 8008664:	4904      	ldr	r1, [pc, #16]	; (8008678 <MX_FATFS_Init+0x18>)
 8008666:	4805      	ldr	r0, [pc, #20]	; (800867c <MX_FATFS_Init+0x1c>)
 8008668:	f005 fff8 	bl	800e65c <FATFS_LinkDriver>
 800866c:	4603      	mov	r3, r0
 800866e:	461a      	mov	r2, r3
 8008670:	4b03      	ldr	r3, [pc, #12]	; (8008680 <MX_FATFS_Init+0x20>)
 8008672:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8008674:	bf00      	nop
 8008676:	bd80      	pop	{r7, pc}
 8008678:	200022b4 	.word	0x200022b4
 800867c:	08010e08 	.word	0x08010e08
 8008680:	2000431c 	.word	0x2000431c

08008684 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8008684:	b480      	push	{r7}
 8008686:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8008688:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800868a:	4618      	mov	r0, r3
 800868c:	46bd      	mov	sp, r7
 800868e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008692:	4770      	bx	lr

08008694 <USBH_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : lun id
  * @retval DSTATUS: Operation status
  */
DSTATUS USBH_initialize(BYTE lun)
{
 8008694:	b480      	push	{r7}
 8008696:	b083      	sub	sp, #12
 8008698:	af00      	add	r7, sp, #0
 800869a:	4603      	mov	r3, r0
 800869c:	71fb      	strb	r3, [r7, #7]
  /* CAUTION : USB Host library has to be initialized in the application */

  return RES_OK;
 800869e:	2300      	movs	r3, #0
}
 80086a0:	4618      	mov	r0, r3
 80086a2:	370c      	adds	r7, #12
 80086a4:	46bd      	mov	sp, r7
 80086a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086aa:	4770      	bx	lr

080086ac <USBH_status>:
  * @brief  Gets Disk Status
  * @param  lun : lun id
  * @retval DSTATUS: Operation status
  */
DSTATUS USBH_status(BYTE lun)
{
 80086ac:	b580      	push	{r7, lr}
 80086ae:	b084      	sub	sp, #16
 80086b0:	af00      	add	r7, sp, #0
 80086b2:	4603      	mov	r3, r0
 80086b4:	71fb      	strb	r3, [r7, #7]
  DRESULT res = RES_ERROR;
 80086b6:	2301      	movs	r3, #1
 80086b8:	73fb      	strb	r3, [r7, #15]

  if(USBH_MSC_UnitIsReady(&hUSB_Host, lun))
 80086ba:	79fb      	ldrb	r3, [r7, #7]
 80086bc:	4619      	mov	r1, r3
 80086be:	4808      	ldr	r0, [pc, #32]	; (80086e0 <USBH_status+0x34>)
 80086c0:	f000 ff98 	bl	80095f4 <USBH_MSC_UnitIsReady>
 80086c4:	4603      	mov	r3, r0
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	d002      	beq.n	80086d0 <USBH_status+0x24>
  {
    res = RES_OK;
 80086ca:	2300      	movs	r3, #0
 80086cc:	73fb      	strb	r3, [r7, #15]
 80086ce:	e001      	b.n	80086d4 <USBH_status+0x28>
  }
  else
  {
    res = RES_ERROR;
 80086d0:	2301      	movs	r3, #1
 80086d2:	73fb      	strb	r3, [r7, #15]
  }

  return res;
 80086d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80086d6:	4618      	mov	r0, r3
 80086d8:	3710      	adds	r7, #16
 80086da:	46bd      	mov	sp, r7
 80086dc:	bd80      	pop	{r7, pc}
 80086de:	bf00      	nop
 80086e0:	20004320 	.word	0x20004320

080086e4 <USBH_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT USBH_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 80086e4:	b580      	push	{r7, lr}
 80086e6:	b094      	sub	sp, #80	; 0x50
 80086e8:	af02      	add	r7, sp, #8
 80086ea:	60b9      	str	r1, [r7, #8]
 80086ec:	607a      	str	r2, [r7, #4]
 80086ee:	603b      	str	r3, [r7, #0]
 80086f0:	4603      	mov	r3, r0
 80086f2:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 80086f4:	2301      	movs	r3, #1
 80086f6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  MSC_LUNTypeDef info;

  if(USBH_MSC_Read(&hUSB_Host, lun, sector, buff, count) == USBH_OK)
 80086fa:	7bf9      	ldrb	r1, [r7, #15]
 80086fc:	683b      	ldr	r3, [r7, #0]
 80086fe:	9300      	str	r3, [sp, #0]
 8008700:	68bb      	ldr	r3, [r7, #8]
 8008702:	687a      	ldr	r2, [r7, #4]
 8008704:	4818      	ldr	r0, [pc, #96]	; (8008768 <USBH_read+0x84>)
 8008706:	f000 ffbf 	bl	8009688 <USBH_MSC_Read>
 800870a:	4603      	mov	r3, r0
 800870c:	2b00      	cmp	r3, #0
 800870e:	d103      	bne.n	8008718 <USBH_read+0x34>
  {
    res = RES_OK;
 8008710:	2300      	movs	r3, #0
 8008712:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8008716:	e020      	b.n	800875a <USBH_read+0x76>
  }
  else
  {
    USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info);
 8008718:	f107 0210 	add.w	r2, r7, #16
 800871c:	7bfb      	ldrb	r3, [r7, #15]
 800871e:	4619      	mov	r1, r3
 8008720:	4811      	ldr	r0, [pc, #68]	; (8008768 <USBH_read+0x84>)
 8008722:	f000 ff8d 	bl	8009640 <USBH_MSC_GetLUNInfo>

    switch (info.sense.asc)
 8008726:	7f7b      	ldrb	r3, [r7, #29]
 8008728:	2b3a      	cmp	r3, #58	; 0x3a
 800872a:	d005      	beq.n	8008738 <USBH_read+0x54>
 800872c:	2b3a      	cmp	r3, #58	; 0x3a
 800872e:	dc10      	bgt.n	8008752 <USBH_read+0x6e>
 8008730:	2b04      	cmp	r3, #4
 8008732:	d001      	beq.n	8008738 <USBH_read+0x54>
 8008734:	2b28      	cmp	r3, #40	; 0x28
 8008736:	d10c      	bne.n	8008752 <USBH_read+0x6e>
    {
    case SCSI_ASC_LOGICAL_UNIT_NOT_READY:
    case SCSI_ASC_MEDIUM_NOT_PRESENT:
    case SCSI_ASC_NOT_READY_TO_READY_CHANGE:
      USBH_ErrLog ("USB Disk is not ready!");
 8008738:	480c      	ldr	r0, [pc, #48]	; (800876c <USBH_read+0x88>)
 800873a:	f006 fd7f 	bl	800f23c <iprintf>
 800873e:	480c      	ldr	r0, [pc, #48]	; (8008770 <USBH_read+0x8c>)
 8008740:	f006 fd7c 	bl	800f23c <iprintf>
 8008744:	200a      	movs	r0, #10
 8008746:	f006 fd91 	bl	800f26c <putchar>
      res = RES_NOTRDY;
 800874a:	2303      	movs	r3, #3
 800874c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 8008750:	e003      	b.n	800875a <USBH_read+0x76>

    default:
      res = RES_ERROR;
 8008752:	2301      	movs	r3, #1
 8008754:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 8008758:	bf00      	nop
    }
  }

  return res;
 800875a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 800875e:	4618      	mov	r0, r3
 8008760:	3748      	adds	r7, #72	; 0x48
 8008762:	46bd      	mov	sp, r7
 8008764:	bd80      	pop	{r7, pc}
 8008766:	bf00      	nop
 8008768:	20004320 	.word	0x20004320
 800876c:	08010538 	.word	0x08010538
 8008770:	08010540 	.word	0x08010540

08008774 <USBH_write>:
  * @param  count: Number of sectors to write (1..128)
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
DRESULT USBH_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8008774:	b580      	push	{r7, lr}
 8008776:	b094      	sub	sp, #80	; 0x50
 8008778:	af02      	add	r7, sp, #8
 800877a:	60b9      	str	r1, [r7, #8]
 800877c:	607a      	str	r2, [r7, #4]
 800877e:	603b      	str	r3, [r7, #0]
 8008780:	4603      	mov	r3, r0
 8008782:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8008784:	2301      	movs	r3, #1
 8008786:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  MSC_LUNTypeDef info;

  if(USBH_MSC_Write(&hUSB_Host, lun, sector, (BYTE *)buff, count) == USBH_OK)
 800878a:	7bf9      	ldrb	r1, [r7, #15]
 800878c:	683b      	ldr	r3, [r7, #0]
 800878e:	9300      	str	r3, [sp, #0]
 8008790:	68bb      	ldr	r3, [r7, #8]
 8008792:	687a      	ldr	r2, [r7, #4]
 8008794:	4820      	ldr	r0, [pc, #128]	; (8008818 <USBH_write+0xa4>)
 8008796:	f000 ffe0 	bl	800975a <USBH_MSC_Write>
 800879a:	4603      	mov	r3, r0
 800879c:	2b00      	cmp	r3, #0
 800879e:	d103      	bne.n	80087a8 <USBH_write+0x34>
  {
    res = RES_OK;
 80087a0:	2300      	movs	r3, #0
 80087a2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 80087a6:	e031      	b.n	800880c <USBH_write+0x98>
  }
  else
  {
    USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info);
 80087a8:	f107 0210 	add.w	r2, r7, #16
 80087ac:	7bfb      	ldrb	r3, [r7, #15]
 80087ae:	4619      	mov	r1, r3
 80087b0:	4819      	ldr	r0, [pc, #100]	; (8008818 <USBH_write+0xa4>)
 80087b2:	f000 ff45 	bl	8009640 <USBH_MSC_GetLUNInfo>

    switch (info.sense.asc)
 80087b6:	7f7b      	ldrb	r3, [r7, #29]
 80087b8:	2b3a      	cmp	r3, #58	; 0x3a
 80087ba:	d016      	beq.n	80087ea <USBH_write+0x76>
 80087bc:	2b3a      	cmp	r3, #58	; 0x3a
 80087be:	dc21      	bgt.n	8008804 <USBH_write+0x90>
 80087c0:	2b28      	cmp	r3, #40	; 0x28
 80087c2:	d012      	beq.n	80087ea <USBH_write+0x76>
 80087c4:	2b28      	cmp	r3, #40	; 0x28
 80087c6:	dc1d      	bgt.n	8008804 <USBH_write+0x90>
 80087c8:	2b04      	cmp	r3, #4
 80087ca:	d00e      	beq.n	80087ea <USBH_write+0x76>
 80087cc:	2b27      	cmp	r3, #39	; 0x27
 80087ce:	d119      	bne.n	8008804 <USBH_write+0x90>
    {
    case SCSI_ASC_WRITE_PROTECTED:
      USBH_ErrLog("USB Disk is Write protected!");
 80087d0:	4812      	ldr	r0, [pc, #72]	; (800881c <USBH_write+0xa8>)
 80087d2:	f006 fd33 	bl	800f23c <iprintf>
 80087d6:	4812      	ldr	r0, [pc, #72]	; (8008820 <USBH_write+0xac>)
 80087d8:	f006 fd30 	bl	800f23c <iprintf>
 80087dc:	200a      	movs	r0, #10
 80087de:	f006 fd45 	bl	800f26c <putchar>
      res = RES_WRPRT;
 80087e2:	2302      	movs	r3, #2
 80087e4:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 80087e8:	e010      	b.n	800880c <USBH_write+0x98>

    case SCSI_ASC_LOGICAL_UNIT_NOT_READY:
    case SCSI_ASC_MEDIUM_NOT_PRESENT:
    case SCSI_ASC_NOT_READY_TO_READY_CHANGE:
      USBH_ErrLog("USB Disk is not ready!");
 80087ea:	480c      	ldr	r0, [pc, #48]	; (800881c <USBH_write+0xa8>)
 80087ec:	f006 fd26 	bl	800f23c <iprintf>
 80087f0:	480c      	ldr	r0, [pc, #48]	; (8008824 <USBH_write+0xb0>)
 80087f2:	f006 fd23 	bl	800f23c <iprintf>
 80087f6:	200a      	movs	r0, #10
 80087f8:	f006 fd38 	bl	800f26c <putchar>
      res = RES_NOTRDY;
 80087fc:	2303      	movs	r3, #3
 80087fe:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 8008802:	e003      	b.n	800880c <USBH_write+0x98>

    default:
      res = RES_ERROR;
 8008804:	2301      	movs	r3, #1
 8008806:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 800880a:	bf00      	nop
    }
  }

  return res;
 800880c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 8008810:	4618      	mov	r0, r3
 8008812:	3748      	adds	r7, #72	; 0x48
 8008814:	46bd      	mov	sp, r7
 8008816:	bd80      	pop	{r7, pc}
 8008818:	20004320 	.word	0x20004320
 800881c:	08010538 	.word	0x08010538
 8008820:	08010558 	.word	0x08010558
 8008824:	08010540 	.word	0x08010540

08008828 <USBH_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT USBH_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8008828:	b580      	push	{r7, lr}
 800882a:	b090      	sub	sp, #64	; 0x40
 800882c:	af00      	add	r7, sp, #0
 800882e:	4603      	mov	r3, r0
 8008830:	603a      	str	r2, [r7, #0]
 8008832:	71fb      	strb	r3, [r7, #7]
 8008834:	460b      	mov	r3, r1
 8008836:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8008838:	2301      	movs	r3, #1
 800883a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  MSC_LUNTypeDef info;

  switch (cmd)
 800883e:	79bb      	ldrb	r3, [r7, #6]
 8008840:	2b03      	cmp	r3, #3
 8008842:	d852      	bhi.n	80088ea <USBH_ioctl+0xc2>
 8008844:	a201      	add	r2, pc, #4	; (adr r2, 800884c <USBH_ioctl+0x24>)
 8008846:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800884a:	bf00      	nop
 800884c:	0800885d 	.word	0x0800885d
 8008850:	08008865 	.word	0x08008865
 8008854:	0800888f 	.word	0x0800888f
 8008858:	080088bb 	.word	0x080088bb
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC:
    res = RES_OK;
 800885c:	2300      	movs	r3, #0
 800885e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 8008862:	e045      	b.n	80088f0 <USBH_ioctl+0xc8>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 8008864:	f107 0208 	add.w	r2, r7, #8
 8008868:	79fb      	ldrb	r3, [r7, #7]
 800886a:	4619      	mov	r1, r3
 800886c:	4823      	ldr	r0, [pc, #140]	; (80088fc <USBH_ioctl+0xd4>)
 800886e:	f000 fee7 	bl	8009640 <USBH_MSC_GetLUNInfo>
 8008872:	4603      	mov	r3, r0
 8008874:	2b00      	cmp	r3, #0
 8008876:	d106      	bne.n	8008886 <USBH_ioctl+0x5e>
    {
      *(DWORD*)buff = info.capacity.block_nbr;
 8008878:	68fa      	ldr	r2, [r7, #12]
 800887a:	683b      	ldr	r3, [r7, #0]
 800887c:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 800887e:	2300      	movs	r3, #0
 8008880:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 8008884:	e034      	b.n	80088f0 <USBH_ioctl+0xc8>
      res = RES_ERROR;
 8008886:	2301      	movs	r3, #1
 8008888:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 800888c:	e030      	b.n	80088f0 <USBH_ioctl+0xc8>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 800888e:	f107 0208 	add.w	r2, r7, #8
 8008892:	79fb      	ldrb	r3, [r7, #7]
 8008894:	4619      	mov	r1, r3
 8008896:	4819      	ldr	r0, [pc, #100]	; (80088fc <USBH_ioctl+0xd4>)
 8008898:	f000 fed2 	bl	8009640 <USBH_MSC_GetLUNInfo>
 800889c:	4603      	mov	r3, r0
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d107      	bne.n	80088b2 <USBH_ioctl+0x8a>
    {
      *(DWORD*)buff = info.capacity.block_size;
 80088a2:	8a3b      	ldrh	r3, [r7, #16]
 80088a4:	461a      	mov	r2, r3
 80088a6:	683b      	ldr	r3, [r7, #0]
 80088a8:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 80088aa:	2300      	movs	r3, #0
 80088ac:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 80088b0:	e01e      	b.n	80088f0 <USBH_ioctl+0xc8>
      res = RES_ERROR;
 80088b2:	2301      	movs	r3, #1
 80088b4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 80088b8:	e01a      	b.n	80088f0 <USBH_ioctl+0xc8>

    /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :

    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 80088ba:	f107 0208 	add.w	r2, r7, #8
 80088be:	79fb      	ldrb	r3, [r7, #7]
 80088c0:	4619      	mov	r1, r3
 80088c2:	480e      	ldr	r0, [pc, #56]	; (80088fc <USBH_ioctl+0xd4>)
 80088c4:	f000 febc 	bl	8009640 <USBH_MSC_GetLUNInfo>
 80088c8:	4603      	mov	r3, r0
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d109      	bne.n	80088e2 <USBH_ioctl+0xba>
    {
      *(DWORD*)buff = info.capacity.block_size / USB_DEFAULT_BLOCK_SIZE;
 80088ce:	8a3b      	ldrh	r3, [r7, #16]
 80088d0:	0a5b      	lsrs	r3, r3, #9
 80088d2:	b29b      	uxth	r3, r3
 80088d4:	461a      	mov	r2, r3
 80088d6:	683b      	ldr	r3, [r7, #0]
 80088d8:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 80088da:	2300      	movs	r3, #0
 80088dc:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 80088e0:	e006      	b.n	80088f0 <USBH_ioctl+0xc8>
      res = RES_ERROR;
 80088e2:	2301      	movs	r3, #1
 80088e4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 80088e8:	e002      	b.n	80088f0 <USBH_ioctl+0xc8>

  default:
    res = RES_PARERR;
 80088ea:	2304      	movs	r3, #4
 80088ec:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  }

  return res;
 80088f0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 80088f4:	4618      	mov	r0, r3
 80088f6:	3740      	adds	r7, #64	; 0x40
 80088f8:	46bd      	mov	sp, r7
 80088fa:	bd80      	pop	{r7, pc}
 80088fc:	20004320 	.word	0x20004320

08008900 <USBH_MSC_InterfaceInit>:
  *         The function init the MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8008900:	b590      	push	{r4, r7, lr}
 8008902:	b089      	sub	sp, #36	; 0x24
 8008904:	af04      	add	r7, sp, #16
 8008906:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  uint8_t interface;
  MSC_HandleTypeDef *MSC_Handle;

  interface = USBH_FindInterface(phost, phost->pActiveClass->ClassCode, MSC_TRANSPARENT, MSC_BOT);
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800890e:	7919      	ldrb	r1, [r3, #4]
 8008910:	2350      	movs	r3, #80	; 0x50
 8008912:	2206      	movs	r2, #6
 8008914:	6878      	ldr	r0, [r7, #4]
 8008916:	f001 fe1b 	bl	800a550 <USBH_FindInterface>
 800891a:	4603      	mov	r3, r0
 800891c:	73fb      	strb	r3, [r7, #15]

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* Not Valid Interface */
 800891e:	7bfb      	ldrb	r3, [r7, #15]
 8008920:	2bff      	cmp	r3, #255	; 0xff
 8008922:	d002      	beq.n	800892a <USBH_MSC_InterfaceInit+0x2a>
 8008924:	7bfb      	ldrb	r3, [r7, #15]
 8008926:	2b01      	cmp	r3, #1
 8008928:	d90f      	bls.n	800894a <USBH_MSC_InterfaceInit+0x4a>
  {
    USBH_DbgLog("Cannot Find the interface for %s class.", phost->pActiveClass->Name);
 800892a:	4886      	ldr	r0, [pc, #536]	; (8008b44 <USBH_MSC_InterfaceInit+0x244>)
 800892c:	f006 fc86 	bl	800f23c <iprintf>
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	4619      	mov	r1, r3
 800893a:	4883      	ldr	r0, [pc, #524]	; (8008b48 <USBH_MSC_InterfaceInit+0x248>)
 800893c:	f006 fc7e 	bl	800f23c <iprintf>
 8008940:	200a      	movs	r0, #10
 8008942:	f006 fc93 	bl	800f26c <putchar>
    return USBH_FAIL;
 8008946:	2302      	movs	r3, #2
 8008948:	e0f8      	b.n	8008b3c <USBH_MSC_InterfaceInit+0x23c>
  }

  status = USBH_SelectInterface(phost, interface);
 800894a:	7bfb      	ldrb	r3, [r7, #15]
 800894c:	4619      	mov	r1, r3
 800894e:	6878      	ldr	r0, [r7, #4]
 8008950:	f001 fd96 	bl	800a480 <USBH_SelectInterface>
 8008954:	4603      	mov	r3, r0
 8008956:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8008958:	7bbb      	ldrb	r3, [r7, #14]
 800895a:	2b00      	cmp	r3, #0
 800895c:	d001      	beq.n	8008962 <USBH_MSC_InterfaceInit+0x62>
  {
    return USBH_FAIL;
 800895e:	2302      	movs	r3, #2
 8008960:	e0ec      	b.n	8008b3c <USBH_MSC_InterfaceInit+0x23c>
  }

  phost->pActiveClass->pData = (MSC_HandleTypeDef *)USBH_malloc(sizeof(MSC_HandleTypeDef));
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 8008968:	f44f 7080 	mov.w	r0, #256	; 0x100
 800896c:	f006 fb96 	bl	800f09c <malloc>
 8008970:	4603      	mov	r3, r0
 8008972:	61e3      	str	r3, [r4, #28]
  MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800897a:	69db      	ldr	r3, [r3, #28]
 800897c:	60bb      	str	r3, [r7, #8]

  if (MSC_Handle == NULL)
 800897e:	68bb      	ldr	r3, [r7, #8]
 8008980:	2b00      	cmp	r3, #0
 8008982:	d10a      	bne.n	800899a <USBH_MSC_InterfaceInit+0x9a>
  {
    USBH_DbgLog("Cannot allocate memory for MSC Handle");
 8008984:	486f      	ldr	r0, [pc, #444]	; (8008b44 <USBH_MSC_InterfaceInit+0x244>)
 8008986:	f006 fc59 	bl	800f23c <iprintf>
 800898a:	4870      	ldr	r0, [pc, #448]	; (8008b4c <USBH_MSC_InterfaceInit+0x24c>)
 800898c:	f006 fc56 	bl	800f23c <iprintf>
 8008990:	200a      	movs	r0, #10
 8008992:	f006 fc6b 	bl	800f26c <putchar>
    return USBH_FAIL;
 8008996:	2302      	movs	r3, #2
 8008998:	e0d0      	b.n	8008b3c <USBH_MSC_InterfaceInit+0x23c>
  }

  /* Initialize msc handler */
  USBH_memset(MSC_Handle, 0, sizeof(MSC_HandleTypeDef));
 800899a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800899e:	2100      	movs	r1, #0
 80089a0:	68b8      	ldr	r0, [r7, #8]
 80089a2:	f006 fb99 	bl	800f0d8 <memset>

  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 80089a6:	7bfb      	ldrb	r3, [r7, #15]
 80089a8:	687a      	ldr	r2, [r7, #4]
 80089aa:	211a      	movs	r1, #26
 80089ac:	fb01 f303 	mul.w	r3, r1, r3
 80089b0:	4413      	add	r3, r2
 80089b2:	f203 334e 	addw	r3, r3, #846	; 0x34e
 80089b6:	781b      	ldrb	r3, [r3, #0]
 80089b8:	b25b      	sxtb	r3, r3
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	da16      	bge.n	80089ec <USBH_MSC_InterfaceInit+0xec>
  {
    MSC_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress);
 80089be:	7bfb      	ldrb	r3, [r7, #15]
 80089c0:	687a      	ldr	r2, [r7, #4]
 80089c2:	211a      	movs	r1, #26
 80089c4:	fb01 f303 	mul.w	r3, r1, r3
 80089c8:	4413      	add	r3, r2
 80089ca:	f203 334e 	addw	r3, r3, #846	; 0x34e
 80089ce:	781a      	ldrb	r2, [r3, #0]
 80089d0:	68bb      	ldr	r3, [r7, #8]
 80089d2:	71da      	strb	r2, [r3, #7]
    MSC_Handle->InEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80089d4:	7bfb      	ldrb	r3, [r7, #15]
 80089d6:	687a      	ldr	r2, [r7, #4]
 80089d8:	211a      	movs	r1, #26
 80089da:	fb01 f303 	mul.w	r3, r1, r3
 80089de:	4413      	add	r3, r2
 80089e0:	f503 7354 	add.w	r3, r3, #848	; 0x350
 80089e4:	881a      	ldrh	r2, [r3, #0]
 80089e6:	68bb      	ldr	r3, [r7, #8]
 80089e8:	815a      	strh	r2, [r3, #10]
 80089ea:	e015      	b.n	8008a18 <USBH_MSC_InterfaceInit+0x118>
  }
  else
  {
    MSC_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress);
 80089ec:	7bfb      	ldrb	r3, [r7, #15]
 80089ee:	687a      	ldr	r2, [r7, #4]
 80089f0:	211a      	movs	r1, #26
 80089f2:	fb01 f303 	mul.w	r3, r1, r3
 80089f6:	4413      	add	r3, r2
 80089f8:	f203 334e 	addw	r3, r3, #846	; 0x34e
 80089fc:	781a      	ldrb	r2, [r3, #0]
 80089fe:	68bb      	ldr	r3, [r7, #8]
 8008a00:	719a      	strb	r2, [r3, #6]
    MSC_Handle->OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8008a02:	7bfb      	ldrb	r3, [r7, #15]
 8008a04:	687a      	ldr	r2, [r7, #4]
 8008a06:	211a      	movs	r1, #26
 8008a08:	fb01 f303 	mul.w	r3, r1, r3
 8008a0c:	4413      	add	r3, r2
 8008a0e:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8008a12:	881a      	ldrh	r2, [r3, #0]
 8008a14:	68bb      	ldr	r3, [r7, #8]
 8008a16:	811a      	strh	r2, [r3, #8]
  }

  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 8008a18:	7bfb      	ldrb	r3, [r7, #15]
 8008a1a:	687a      	ldr	r2, [r7, #4]
 8008a1c:	211a      	movs	r1, #26
 8008a1e:	fb01 f303 	mul.w	r3, r1, r3
 8008a22:	4413      	add	r3, r2
 8008a24:	f203 3356 	addw	r3, r3, #854	; 0x356
 8008a28:	781b      	ldrb	r3, [r3, #0]
 8008a2a:	b25b      	sxtb	r3, r3
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	da16      	bge.n	8008a5e <USBH_MSC_InterfaceInit+0x15e>
  {
    MSC_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress);
 8008a30:	7bfb      	ldrb	r3, [r7, #15]
 8008a32:	687a      	ldr	r2, [r7, #4]
 8008a34:	211a      	movs	r1, #26
 8008a36:	fb01 f303 	mul.w	r3, r1, r3
 8008a3a:	4413      	add	r3, r2
 8008a3c:	f203 3356 	addw	r3, r3, #854	; 0x356
 8008a40:	781a      	ldrb	r2, [r3, #0]
 8008a42:	68bb      	ldr	r3, [r7, #8]
 8008a44:	71da      	strb	r2, [r3, #7]
    MSC_Handle->InEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8008a46:	7bfb      	ldrb	r3, [r7, #15]
 8008a48:	687a      	ldr	r2, [r7, #4]
 8008a4a:	211a      	movs	r1, #26
 8008a4c:	fb01 f303 	mul.w	r3, r1, r3
 8008a50:	4413      	add	r3, r2
 8008a52:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8008a56:	881a      	ldrh	r2, [r3, #0]
 8008a58:	68bb      	ldr	r3, [r7, #8]
 8008a5a:	815a      	strh	r2, [r3, #10]
 8008a5c:	e015      	b.n	8008a8a <USBH_MSC_InterfaceInit+0x18a>
  }
  else
  {
    MSC_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress);
 8008a5e:	7bfb      	ldrb	r3, [r7, #15]
 8008a60:	687a      	ldr	r2, [r7, #4]
 8008a62:	211a      	movs	r1, #26
 8008a64:	fb01 f303 	mul.w	r3, r1, r3
 8008a68:	4413      	add	r3, r2
 8008a6a:	f203 3356 	addw	r3, r3, #854	; 0x356
 8008a6e:	781a      	ldrb	r2, [r3, #0]
 8008a70:	68bb      	ldr	r3, [r7, #8]
 8008a72:	719a      	strb	r2, [r3, #6]
    MSC_Handle->OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8008a74:	7bfb      	ldrb	r3, [r7, #15]
 8008a76:	687a      	ldr	r2, [r7, #4]
 8008a78:	211a      	movs	r1, #26
 8008a7a:	fb01 f303 	mul.w	r3, r1, r3
 8008a7e:	4413      	add	r3, r2
 8008a80:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8008a84:	881a      	ldrh	r2, [r3, #0]
 8008a86:	68bb      	ldr	r3, [r7, #8]
 8008a88:	811a      	strh	r2, [r3, #8]
  }

  MSC_Handle->state = MSC_INIT;
 8008a8a:	68bb      	ldr	r3, [r7, #8]
 8008a8c:	2200      	movs	r2, #0
 8008a8e:	731a      	strb	r2, [r3, #12]
  MSC_Handle->error = MSC_OK;
 8008a90:	68bb      	ldr	r3, [r7, #8]
 8008a92:	2200      	movs	r2, #0
 8008a94:	735a      	strb	r2, [r3, #13]
  MSC_Handle->req_state = MSC_REQ_IDLE;
 8008a96:	68bb      	ldr	r3, [r7, #8]
 8008a98:	2200      	movs	r2, #0
 8008a9a:	739a      	strb	r2, [r3, #14]
  MSC_Handle->OutPipe = USBH_AllocPipe(phost, MSC_Handle->OutEp);
 8008a9c:	68bb      	ldr	r3, [r7, #8]
 8008a9e:	799b      	ldrb	r3, [r3, #6]
 8008aa0:	4619      	mov	r1, r3
 8008aa2:	6878      	ldr	r0, [r7, #4]
 8008aa4:	f003 f8cf 	bl	800bc46 <USBH_AllocPipe>
 8008aa8:	4603      	mov	r3, r0
 8008aaa:	461a      	mov	r2, r3
 8008aac:	68bb      	ldr	r3, [r7, #8]
 8008aae:	715a      	strb	r2, [r3, #5]
  MSC_Handle->InPipe = USBH_AllocPipe(phost, MSC_Handle->InEp);
 8008ab0:	68bb      	ldr	r3, [r7, #8]
 8008ab2:	79db      	ldrb	r3, [r3, #7]
 8008ab4:	4619      	mov	r1, r3
 8008ab6:	6878      	ldr	r0, [r7, #4]
 8008ab8:	f003 f8c5 	bl	800bc46 <USBH_AllocPipe>
 8008abc:	4603      	mov	r3, r0
 8008abe:	461a      	mov	r2, r3
 8008ac0:	68bb      	ldr	r3, [r7, #8]
 8008ac2:	711a      	strb	r2, [r3, #4]

  USBH_MSC_BOT_Init(phost);
 8008ac4:	6878      	ldr	r0, [r7, #4]
 8008ac6:	f000 feed 	bl	80098a4 <USBH_MSC_BOT_Init>

  /* Open the new channels */
  USBH_OpenPipe(phost, MSC_Handle->OutPipe, MSC_Handle->OutEp,
 8008aca:	68bb      	ldr	r3, [r7, #8]
 8008acc:	7959      	ldrb	r1, [r3, #5]
 8008ace:	68bb      	ldr	r3, [r7, #8]
 8008ad0:	7998      	ldrb	r0, [r3, #6]
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8008ade:	68ba      	ldr	r2, [r7, #8]
 8008ae0:	8912      	ldrh	r2, [r2, #8]
 8008ae2:	9202      	str	r2, [sp, #8]
 8008ae4:	2202      	movs	r2, #2
 8008ae6:	9201      	str	r2, [sp, #4]
 8008ae8:	9300      	str	r3, [sp, #0]
 8008aea:	4623      	mov	r3, r4
 8008aec:	4602      	mov	r2, r0
 8008aee:	6878      	ldr	r0, [r7, #4]
 8008af0:	f003 f87a 	bl	800bbe8 <USBH_OpenPipe>
                phost->device.address, phost->device.speed,
                USB_EP_TYPE_BULK, MSC_Handle->OutEpSize);

  USBH_OpenPipe(phost, MSC_Handle->InPipe, MSC_Handle->InEp,
 8008af4:	68bb      	ldr	r3, [r7, #8]
 8008af6:	7919      	ldrb	r1, [r3, #4]
 8008af8:	68bb      	ldr	r3, [r7, #8]
 8008afa:	79d8      	ldrb	r0, [r3, #7]
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8008b08:	68ba      	ldr	r2, [r7, #8]
 8008b0a:	8952      	ldrh	r2, [r2, #10]
 8008b0c:	9202      	str	r2, [sp, #8]
 8008b0e:	2202      	movs	r2, #2
 8008b10:	9201      	str	r2, [sp, #4]
 8008b12:	9300      	str	r3, [sp, #0]
 8008b14:	4623      	mov	r3, r4
 8008b16:	4602      	mov	r2, r0
 8008b18:	6878      	ldr	r0, [r7, #4]
 8008b1a:	f003 f865 	bl	800bbe8 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                MSC_Handle->InEpSize);

  USBH_LL_SetToggle(phost, MSC_Handle->InPipe, 0U);
 8008b1e:	68bb      	ldr	r3, [r7, #8]
 8008b20:	791b      	ldrb	r3, [r3, #4]
 8008b22:	2200      	movs	r2, #0
 8008b24:	4619      	mov	r1, r3
 8008b26:	6878      	ldr	r0, [r7, #4]
 8008b28:	f006 f9da 	bl	800eee0 <USBH_LL_SetToggle>
  USBH_LL_SetToggle(phost, MSC_Handle->OutPipe, 0U);
 8008b2c:	68bb      	ldr	r3, [r7, #8]
 8008b2e:	795b      	ldrb	r3, [r3, #5]
 8008b30:	2200      	movs	r2, #0
 8008b32:	4619      	mov	r1, r3
 8008b34:	6878      	ldr	r0, [r7, #4]
 8008b36:	f006 f9d3 	bl	800eee0 <USBH_LL_SetToggle>

  return USBH_OK;
 8008b3a:	2300      	movs	r3, #0
}
 8008b3c:	4618      	mov	r0, r3
 8008b3e:	3714      	adds	r7, #20
 8008b40:	46bd      	mov	sp, r7
 8008b42:	bd90      	pop	{r4, r7, pc}
 8008b44:	0801057c 	.word	0x0801057c
 8008b48:	08010588 	.word	0x08010588
 8008b4c:	080105b0 	.word	0x080105b0

08008b50 <USBH_MSC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8008b50:	b580      	push	{r7, lr}
 8008b52:	b084      	sub	sp, #16
 8008b54:	af00      	add	r7, sp, #0
 8008b56:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008b5e:	69db      	ldr	r3, [r3, #28]
 8008b60:	60fb      	str	r3, [r7, #12]

  if (MSC_Handle->OutPipe)
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	795b      	ldrb	r3, [r3, #5]
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d00e      	beq.n	8008b88 <USBH_MSC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, MSC_Handle->OutPipe);
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	795b      	ldrb	r3, [r3, #5]
 8008b6e:	4619      	mov	r1, r3
 8008b70:	6878      	ldr	r0, [r7, #4]
 8008b72:	f003 f858 	bl	800bc26 <USBH_ClosePipe>
    USBH_FreePipe(phost, MSC_Handle->OutPipe);
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	795b      	ldrb	r3, [r3, #5]
 8008b7a:	4619      	mov	r1, r3
 8008b7c:	6878      	ldr	r0, [r7, #4]
 8008b7e:	f003 f883 	bl	800bc88 <USBH_FreePipe>
    MSC_Handle->OutPipe = 0U;     /* Reset the Channel as Free */
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	2200      	movs	r2, #0
 8008b86:	715a      	strb	r2, [r3, #5]
  }

  if (MSC_Handle->InPipe)
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	791b      	ldrb	r3, [r3, #4]
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d00e      	beq.n	8008bae <USBH_MSC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, MSC_Handle->InPipe);
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	791b      	ldrb	r3, [r3, #4]
 8008b94:	4619      	mov	r1, r3
 8008b96:	6878      	ldr	r0, [r7, #4]
 8008b98:	f003 f845 	bl	800bc26 <USBH_ClosePipe>
    USBH_FreePipe(phost, MSC_Handle->InPipe);
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	791b      	ldrb	r3, [r3, #4]
 8008ba0:	4619      	mov	r1, r3
 8008ba2:	6878      	ldr	r0, [r7, #4]
 8008ba4:	f003 f870 	bl	800bc88 <USBH_FreePipe>
    MSC_Handle->InPipe = 0U;     /* Reset the Channel as Free */
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	2200      	movs	r2, #0
 8008bac:	711a      	strb	r2, [r3, #4]
  }

  if (phost->pActiveClass->pData)
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008bb4:	69db      	ldr	r3, [r3, #28]
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	d00b      	beq.n	8008bd2 <USBH_MSC_InterfaceDeInit+0x82>
  {
    USBH_free(phost->pActiveClass->pData);
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008bc0:	69db      	ldr	r3, [r3, #28]
 8008bc2:	4618      	mov	r0, r3
 8008bc4:	f006 fa72 	bl	800f0ac <free>
    phost->pActiveClass->pData = 0U;
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008bce:	2200      	movs	r2, #0
 8008bd0:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8008bd2:	2300      	movs	r3, #0
}
 8008bd4:	4618      	mov	r0, r3
 8008bd6:	3710      	adds	r7, #16
 8008bd8:	46bd      	mov	sp, r7
 8008bda:	bd80      	pop	{r7, pc}

08008bdc <USBH_MSC_ClassRequest>:
  *         for MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8008bdc:	b580      	push	{r7, lr}
 8008bde:	b084      	sub	sp, #16
 8008be0:	af00      	add	r7, sp, #0
 8008be2:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008bea:	69db      	ldr	r3, [r3, #28]
 8008bec:	60bb      	str	r3, [r7, #8]
  USBH_StatusTypeDef status = USBH_BUSY;
 8008bee:	2301      	movs	r3, #1
 8008bf0:	73fb      	strb	r3, [r7, #15]
  uint8_t i;

  /* Switch MSC REQ state machine */
  switch (MSC_Handle->req_state)
 8008bf2:	68bb      	ldr	r3, [r7, #8]
 8008bf4:	7b9b      	ldrb	r3, [r3, #14]
 8008bf6:	2b03      	cmp	r3, #3
 8008bf8:	d04a      	beq.n	8008c90 <USBH_MSC_ClassRequest+0xb4>
 8008bfa:	2b03      	cmp	r3, #3
 8008bfc:	dc54      	bgt.n	8008ca8 <USBH_MSC_ClassRequest+0xcc>
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d001      	beq.n	8008c06 <USBH_MSC_ClassRequest+0x2a>
 8008c02:	2b02      	cmp	r3, #2
 8008c04:	d150      	bne.n	8008ca8 <USBH_MSC_ClassRequest+0xcc>
  {
    case MSC_REQ_IDLE:
    case MSC_REQ_GET_MAX_LUN:
      /* Issue GetMaxLUN request */
      status = USBH_MSC_BOT_REQ_GetMaxLUN(phost, &MSC_Handle->max_lun);
 8008c06:	68bb      	ldr	r3, [r7, #8]
 8008c08:	4619      	mov	r1, r3
 8008c0a:	6878      	ldr	r0, [r7, #4]
 8008c0c:	f000 fe2b 	bl	8009866 <USBH_MSC_BOT_REQ_GetMaxLUN>
 8008c10:	4603      	mov	r3, r0
 8008c12:	73fb      	strb	r3, [r7, #15]

      /* When devices do not support the GetMaxLun request, this should
         be considred as only one logical unit is supported */
      if (status == USBH_NOT_SUPPORTED)
 8008c14:	7bfb      	ldrb	r3, [r7, #15]
 8008c16:	2b03      	cmp	r3, #3
 8008c18:	d104      	bne.n	8008c24 <USBH_MSC_ClassRequest+0x48>
      {
        MSC_Handle->max_lun = 0U;
 8008c1a:	68bb      	ldr	r3, [r7, #8]
 8008c1c:	2200      	movs	r2, #0
 8008c1e:	701a      	strb	r2, [r3, #0]
        status = USBH_OK;
 8008c20:	2300      	movs	r3, #0
 8008c22:	73fb      	strb	r3, [r7, #15]
      }

      if (status == USBH_OK)
 8008c24:	7bfb      	ldrb	r3, [r7, #15]
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	d140      	bne.n	8008cac <USBH_MSC_ClassRequest+0xd0>
      {
        MSC_Handle->max_lun = (MSC_Handle->max_lun > MAX_SUPPORTED_LUN) ? MAX_SUPPORTED_LUN : (MSC_Handle->max_lun + 1U);
 8008c2a:	68bb      	ldr	r3, [r7, #8]
 8008c2c:	781b      	ldrb	r3, [r3, #0]
 8008c2e:	2b02      	cmp	r3, #2
 8008c30:	d804      	bhi.n	8008c3c <USBH_MSC_ClassRequest+0x60>
 8008c32:	68bb      	ldr	r3, [r7, #8]
 8008c34:	781b      	ldrb	r3, [r3, #0]
 8008c36:	3301      	adds	r3, #1
 8008c38:	b2da      	uxtb	r2, r3
 8008c3a:	e000      	b.n	8008c3e <USBH_MSC_ClassRequest+0x62>
 8008c3c:	2202      	movs	r2, #2
 8008c3e:	68bb      	ldr	r3, [r7, #8]
 8008c40:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog("Number of supported LUN: %d", MSC_Handle->max_lun);
 8008c42:	68bb      	ldr	r3, [r7, #8]
 8008c44:	781b      	ldrb	r3, [r3, #0]
 8008c46:	4619      	mov	r1, r3
 8008c48:	481c      	ldr	r0, [pc, #112]	; (8008cbc <USBH_MSC_ClassRequest+0xe0>)
 8008c4a:	f006 faf7 	bl	800f23c <iprintf>
 8008c4e:	200a      	movs	r0, #10
 8008c50:	f006 fb0c 	bl	800f26c <putchar>

        for (i = 0U; i < MSC_Handle->max_lun; i++)
 8008c54:	2300      	movs	r3, #0
 8008c56:	73bb      	strb	r3, [r7, #14]
 8008c58:	e014      	b.n	8008c84 <USBH_MSC_ClassRequest+0xa8>
        {
          MSC_Handle->unit[i].prev_ready_state = USBH_FAIL;
 8008c5a:	7bbb      	ldrb	r3, [r7, #14]
 8008c5c:	68ba      	ldr	r2, [r7, #8]
 8008c5e:	2134      	movs	r1, #52	; 0x34
 8008c60:	fb01 f303 	mul.w	r3, r1, r3
 8008c64:	4413      	add	r3, r2
 8008c66:	3392      	adds	r3, #146	; 0x92
 8008c68:	2202      	movs	r2, #2
 8008c6a:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[i].state_changed = 0U;
 8008c6c:	7bbb      	ldrb	r3, [r7, #14]
 8008c6e:	68ba      	ldr	r2, [r7, #8]
 8008c70:	2134      	movs	r1, #52	; 0x34
 8008c72:	fb01 f303 	mul.w	r3, r1, r3
 8008c76:	4413      	add	r3, r2
 8008c78:	33c1      	adds	r3, #193	; 0xc1
 8008c7a:	2200      	movs	r2, #0
 8008c7c:	701a      	strb	r2, [r3, #0]
        for (i = 0U; i < MSC_Handle->max_lun; i++)
 8008c7e:	7bbb      	ldrb	r3, [r7, #14]
 8008c80:	3301      	adds	r3, #1
 8008c82:	73bb      	strb	r3, [r7, #14]
 8008c84:	68bb      	ldr	r3, [r7, #8]
 8008c86:	781b      	ldrb	r3, [r3, #0]
 8008c88:	7bba      	ldrb	r2, [r7, #14]
 8008c8a:	429a      	cmp	r2, r3
 8008c8c:	d3e5      	bcc.n	8008c5a <USBH_MSC_ClassRequest+0x7e>
        }
      }
      break;
 8008c8e:	e00d      	b.n	8008cac <USBH_MSC_ClassRequest+0xd0>

    case MSC_REQ_ERROR:
      /* a Clear Feature should be issued here */
      if (USBH_ClrFeature(phost, 0x00U) == USBH_OK)
 8008c90:	2100      	movs	r1, #0
 8008c92:	6878      	ldr	r0, [r7, #4]
 8008c94:	f002 fb69 	bl	800b36a <USBH_ClrFeature>
 8008c98:	4603      	mov	r3, r0
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	d108      	bne.n	8008cb0 <USBH_MSC_ClassRequest+0xd4>
      {
        MSC_Handle->req_state = MSC_Handle->prev_req_state;
 8008c9e:	68bb      	ldr	r3, [r7, #8]
 8008ca0:	7bda      	ldrb	r2, [r3, #15]
 8008ca2:	68bb      	ldr	r3, [r7, #8]
 8008ca4:	739a      	strb	r2, [r3, #14]
      }
      break;
 8008ca6:	e003      	b.n	8008cb0 <USBH_MSC_ClassRequest+0xd4>

    default:
      break;
 8008ca8:	bf00      	nop
 8008caa:	e002      	b.n	8008cb2 <USBH_MSC_ClassRequest+0xd6>
      break;
 8008cac:	bf00      	nop
 8008cae:	e000      	b.n	8008cb2 <USBH_MSC_ClassRequest+0xd6>
      break;
 8008cb0:	bf00      	nop
  }

  return status;
 8008cb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8008cb4:	4618      	mov	r0, r3
 8008cb6:	3710      	adds	r7, #16
 8008cb8:	46bd      	mov	sp, r7
 8008cba:	bd80      	pop	{r7, pc}
 8008cbc:	080105d8 	.word	0x080105d8

08008cc0 <USBH_MSC_Process>:
  *         The function is for managing state machine for MSC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_Process(USBH_HandleTypeDef *phost)
{
 8008cc0:	b580      	push	{r7, lr}
 8008cc2:	b086      	sub	sp, #24
 8008cc4:	af00      	add	r7, sp, #0
 8008cc6:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008cce:	69db      	ldr	r3, [r3, #28]
 8008cd0:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef error = USBH_BUSY;
 8008cd2:	2301      	movs	r3, #1
 8008cd4:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef scsi_status = USBH_BUSY;
 8008cd6:	2301      	movs	r3, #1
 8008cd8:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ready_status = USBH_BUSY;
 8008cda:	2301      	movs	r3, #1
 8008cdc:	73bb      	strb	r3, [r7, #14]

  switch (MSC_Handle->state)
 8008cde:	693b      	ldr	r3, [r7, #16]
 8008ce0:	7b1b      	ldrb	r3, [r3, #12]
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d003      	beq.n	8008cee <USBH_MSC_Process+0x2e>
 8008ce6:	2b01      	cmp	r3, #1
 8008ce8:	f000 8355 	beq.w	8009396 <USBH_MSC_Process+0x6d6>
    case MSC_IDLE:
      error = USBH_OK;
      break;

    default:
      break;
 8008cec:	e356      	b.n	800939c <USBH_MSC_Process+0x6dc>
      if (MSC_Handle->current_lun < MSC_Handle->max_lun)
 8008cee:	693b      	ldr	r3, [r7, #16]
 8008cf0:	f8b3 20f8 	ldrh.w	r2, [r3, #248]	; 0xf8
 8008cf4:	693b      	ldr	r3, [r7, #16]
 8008cf6:	781b      	ldrb	r3, [r3, #0]
 8008cf8:	b29b      	uxth	r3, r3
 8008cfa:	429a      	cmp	r2, r3
 8008cfc:	f080 8333 	bcs.w	8009366 <USBH_MSC_Process+0x6a6>
        MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_NOT_READY;
 8008d00:	693b      	ldr	r3, [r7, #16]
 8008d02:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008d06:	4619      	mov	r1, r3
 8008d08:	693a      	ldr	r2, [r7, #16]
 8008d0a:	2334      	movs	r3, #52	; 0x34
 8008d0c:	fb03 f301 	mul.w	r3, r3, r1
 8008d10:	4413      	add	r3, r2
 8008d12:	3391      	adds	r3, #145	; 0x91
 8008d14:	2201      	movs	r2, #1
 8008d16:	701a      	strb	r2, [r3, #0]
        switch (MSC_Handle->unit[MSC_Handle->current_lun].state)
 8008d18:	693b      	ldr	r3, [r7, #16]
 8008d1a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008d1e:	4619      	mov	r1, r3
 8008d20:	693a      	ldr	r2, [r7, #16]
 8008d22:	2334      	movs	r3, #52	; 0x34
 8008d24:	fb03 f301 	mul.w	r3, r3, r1
 8008d28:	4413      	add	r3, r2
 8008d2a:	3390      	adds	r3, #144	; 0x90
 8008d2c:	781b      	ldrb	r3, [r3, #0]
 8008d2e:	2b08      	cmp	r3, #8
 8008d30:	f200 8327 	bhi.w	8009382 <USBH_MSC_Process+0x6c2>
 8008d34:	a201      	add	r2, pc, #4	; (adr r2, 8008d3c <USBH_MSC_Process+0x7c>)
 8008d36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d3a:	bf00      	nop
 8008d3c:	08008d61 	.word	0x08008d61
 8008d40:	08009383 	.word	0x08009383
 8008d44:	08008ea9 	.word	0x08008ea9
 8008d48:	0800905d 	.word	0x0800905d
 8008d4c:	08008d9b 	.word	0x08008d9b
 8008d50:	080091c9 	.word	0x080091c9
 8008d54:	08009383 	.word	0x08009383
 8008d58:	08009383 	.word	0x08009383
 8008d5c:	08009355 	.word	0x08009355
            USBH_UsrLog("LUN #%d: ", MSC_Handle->current_lun);
 8008d60:	693b      	ldr	r3, [r7, #16]
 8008d62:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008d66:	4619      	mov	r1, r3
 8008d68:	48b6      	ldr	r0, [pc, #728]	; (8009044 <USBH_MSC_Process+0x384>)
 8008d6a:	f006 fa67 	bl	800f23c <iprintf>
 8008d6e:	200a      	movs	r0, #10
 8008d70:	f006 fa7c 	bl	800f26c <putchar>
            MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_READ_INQUIRY;
 8008d74:	693b      	ldr	r3, [r7, #16]
 8008d76:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008d7a:	4619      	mov	r1, r3
 8008d7c:	693a      	ldr	r2, [r7, #16]
 8008d7e:	2334      	movs	r3, #52	; 0x34
 8008d80:	fb03 f301 	mul.w	r3, r3, r1
 8008d84:	4413      	add	r3, r2
 8008d86:	3390      	adds	r3, #144	; 0x90
 8008d88:	2204      	movs	r2, #4
 8008d8a:	701a      	strb	r2, [r3, #0]
            MSC_Handle->timer = phost->Timer;
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	f8d3 23c4 	ldr.w	r2, [r3, #964]	; 0x3c4
 8008d92:	693b      	ldr	r3, [r7, #16]
 8008d94:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
            break;
 8008d98:	e2fc      	b.n	8009394 <USBH_MSC_Process+0x6d4>
            scsi_status = USBH_MSC_SCSI_Inquiry(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].inquiry);
 8008d9a:	693b      	ldr	r3, [r7, #16]
 8008d9c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008da0:	b2d9      	uxtb	r1, r3
 8008da2:	693b      	ldr	r3, [r7, #16]
 8008da4:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008da8:	461a      	mov	r2, r3
 8008daa:	2334      	movs	r3, #52	; 0x34
 8008dac:	fb03 f302 	mul.w	r3, r3, r2
 8008db0:	3398      	adds	r3, #152	; 0x98
 8008db2:	693a      	ldr	r2, [r7, #16]
 8008db4:	4413      	add	r3, r2
 8008db6:	3307      	adds	r3, #7
 8008db8:	461a      	mov	r2, r3
 8008dba:	6878      	ldr	r0, [r7, #4]
 8008dbc:	f001 f890 	bl	8009ee0 <USBH_MSC_SCSI_Inquiry>
 8008dc0:	4603      	mov	r3, r0
 8008dc2:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 8008dc4:	7bfb      	ldrb	r3, [r7, #15]
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d141      	bne.n	8008e4e <USBH_MSC_Process+0x18e>
              USBH_UsrLog("Inquiry Vendor  : %s", MSC_Handle->unit[MSC_Handle->current_lun].inquiry.vendor_id);
 8008dca:	693b      	ldr	r3, [r7, #16]
 8008dcc:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008dd0:	461a      	mov	r2, r3
 8008dd2:	2334      	movs	r3, #52	; 0x34
 8008dd4:	fb03 f302 	mul.w	r3, r3, r2
 8008dd8:	3398      	adds	r3, #152	; 0x98
 8008dda:	693a      	ldr	r2, [r7, #16]
 8008ddc:	4413      	add	r3, r2
 8008dde:	330a      	adds	r3, #10
 8008de0:	4619      	mov	r1, r3
 8008de2:	4899      	ldr	r0, [pc, #612]	; (8009048 <USBH_MSC_Process+0x388>)
 8008de4:	f006 fa2a 	bl	800f23c <iprintf>
 8008de8:	200a      	movs	r0, #10
 8008dea:	f006 fa3f 	bl	800f26c <putchar>
              USBH_UsrLog("Inquiry Product : %s", MSC_Handle->unit[MSC_Handle->current_lun].inquiry.product_id);
 8008dee:	693b      	ldr	r3, [r7, #16]
 8008df0:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008df4:	461a      	mov	r2, r3
 8008df6:	2334      	movs	r3, #52	; 0x34
 8008df8:	fb03 f302 	mul.w	r3, r3, r2
 8008dfc:	33a0      	adds	r3, #160	; 0xa0
 8008dfe:	693a      	ldr	r2, [r7, #16]
 8008e00:	4413      	add	r3, r2
 8008e02:	330b      	adds	r3, #11
 8008e04:	4619      	mov	r1, r3
 8008e06:	4891      	ldr	r0, [pc, #580]	; (800904c <USBH_MSC_Process+0x38c>)
 8008e08:	f006 fa18 	bl	800f23c <iprintf>
 8008e0c:	200a      	movs	r0, #10
 8008e0e:	f006 fa2d 	bl	800f26c <putchar>
              USBH_UsrLog("Inquiry Version : %s", MSC_Handle->unit[MSC_Handle->current_lun].inquiry.revision_id);
 8008e12:	693b      	ldr	r3, [r7, #16]
 8008e14:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008e18:	461a      	mov	r2, r3
 8008e1a:	2334      	movs	r3, #52	; 0x34
 8008e1c:	fb03 f302 	mul.w	r3, r3, r2
 8008e20:	33b0      	adds	r3, #176	; 0xb0
 8008e22:	693a      	ldr	r2, [r7, #16]
 8008e24:	4413      	add	r3, r2
 8008e26:	330c      	adds	r3, #12
 8008e28:	4619      	mov	r1, r3
 8008e2a:	4889      	ldr	r0, [pc, #548]	; (8009050 <USBH_MSC_Process+0x390>)
 8008e2c:	f006 fa06 	bl	800f23c <iprintf>
 8008e30:	200a      	movs	r0, #10
 8008e32:	f006 fa1b 	bl	800f26c <putchar>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_TEST_UNIT_READY;
 8008e36:	693b      	ldr	r3, [r7, #16]
 8008e38:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008e3c:	4619      	mov	r1, r3
 8008e3e:	693a      	ldr	r2, [r7, #16]
 8008e40:	2334      	movs	r3, #52	; 0x34
 8008e42:	fb03 f301 	mul.w	r3, r3, r1
 8008e46:	4413      	add	r3, r2
 8008e48:	3390      	adds	r3, #144	; 0x90
 8008e4a:	2202      	movs	r2, #2
 8008e4c:	701a      	strb	r2, [r3, #0]
            if (scsi_status == USBH_FAIL)
 8008e4e:	7bfb      	ldrb	r3, [r7, #15]
 8008e50:	2b02      	cmp	r3, #2
 8008e52:	d10c      	bne.n	8008e6e <USBH_MSC_Process+0x1ae>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 8008e54:	693b      	ldr	r3, [r7, #16]
 8008e56:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008e5a:	4619      	mov	r1, r3
 8008e5c:	693a      	ldr	r2, [r7, #16]
 8008e5e:	2334      	movs	r3, #52	; 0x34
 8008e60:	fb03 f301 	mul.w	r3, r3, r1
 8008e64:	4413      	add	r3, r2
 8008e66:	3390      	adds	r3, #144	; 0x90
 8008e68:	2205      	movs	r2, #5
 8008e6a:	701a      	strb	r2, [r3, #0]
            break;
 8008e6c:	e28b      	b.n	8009386 <USBH_MSC_Process+0x6c6>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 8008e6e:	7bfb      	ldrb	r3, [r7, #15]
 8008e70:	2b04      	cmp	r3, #4
 8008e72:	f040 8288 	bne.w	8009386 <USBH_MSC_Process+0x6c6>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 8008e76:	693b      	ldr	r3, [r7, #16]
 8008e78:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008e7c:	4619      	mov	r1, r3
 8008e7e:	693a      	ldr	r2, [r7, #16]
 8008e80:	2334      	movs	r3, #52	; 0x34
 8008e82:	fb03 f301 	mul.w	r3, r3, r1
 8008e86:	4413      	add	r3, r2
 8008e88:	3390      	adds	r3, #144	; 0x90
 8008e8a:	2201      	movs	r2, #1
 8008e8c:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 8008e8e:	693b      	ldr	r3, [r7, #16]
 8008e90:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008e94:	4619      	mov	r1, r3
 8008e96:	693a      	ldr	r2, [r7, #16]
 8008e98:	2334      	movs	r3, #52	; 0x34
 8008e9a:	fb03 f301 	mul.w	r3, r3, r1
 8008e9e:	4413      	add	r3, r2
 8008ea0:	3391      	adds	r3, #145	; 0x91
 8008ea2:	2202      	movs	r2, #2
 8008ea4:	701a      	strb	r2, [r3, #0]
            break;
 8008ea6:	e26e      	b.n	8009386 <USBH_MSC_Process+0x6c6>
            ready_status = USBH_MSC_SCSI_TestUnitReady(phost, (uint8_t)MSC_Handle->current_lun);
 8008ea8:	693b      	ldr	r3, [r7, #16]
 8008eaa:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008eae:	b2db      	uxtb	r3, r3
 8008eb0:	4619      	mov	r1, r3
 8008eb2:	6878      	ldr	r0, [r7, #4]
 8008eb4:	f000 ff56 	bl	8009d64 <USBH_MSC_SCSI_TestUnitReady>
 8008eb8:	4603      	mov	r3, r0
 8008eba:	73bb      	strb	r3, [r7, #14]
            if (ready_status == USBH_OK)
 8008ebc:	7bbb      	ldrb	r3, [r7, #14]
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d14f      	bne.n	8008f62 <USBH_MSC_Process+0x2a2>
              if (MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state != USBH_OK)
 8008ec2:	693b      	ldr	r3, [r7, #16]
 8008ec4:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008ec8:	4619      	mov	r1, r3
 8008eca:	693a      	ldr	r2, [r7, #16]
 8008ecc:	2334      	movs	r3, #52	; 0x34
 8008ece:	fb03 f301 	mul.w	r3, r3, r1
 8008ed2:	4413      	add	r3, r2
 8008ed4:	3392      	adds	r3, #146	; 0x92
 8008ed6:	781b      	ldrb	r3, [r3, #0]
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	d012      	beq.n	8008f02 <USBH_MSC_Process+0x242>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 1U;
 8008edc:	693b      	ldr	r3, [r7, #16]
 8008ede:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008ee2:	4619      	mov	r1, r3
 8008ee4:	693a      	ldr	r2, [r7, #16]
 8008ee6:	2334      	movs	r3, #52	; 0x34
 8008ee8:	fb03 f301 	mul.w	r3, r3, r1
 8008eec:	4413      	add	r3, r2
 8008eee:	33c1      	adds	r3, #193	; 0xc1
 8008ef0:	2201      	movs	r2, #1
 8008ef2:	701a      	strb	r2, [r3, #0]
                USBH_UsrLog("MSC Device ready");
 8008ef4:	4857      	ldr	r0, [pc, #348]	; (8009054 <USBH_MSC_Process+0x394>)
 8008ef6:	f006 f9a1 	bl	800f23c <iprintf>
 8008efa:	200a      	movs	r0, #10
 8008efc:	f006 f9b6 	bl	800f26c <putchar>
 8008f00:	e00b      	b.n	8008f1a <USBH_MSC_Process+0x25a>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 0U;
 8008f02:	693b      	ldr	r3, [r7, #16]
 8008f04:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008f08:	4619      	mov	r1, r3
 8008f0a:	693a      	ldr	r2, [r7, #16]
 8008f0c:	2334      	movs	r3, #52	; 0x34
 8008f0e:	fb03 f301 	mul.w	r3, r3, r1
 8008f12:	4413      	add	r3, r2
 8008f14:	33c1      	adds	r3, #193	; 0xc1
 8008f16:	2200      	movs	r2, #0
 8008f18:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_READ_CAPACITY10;
 8008f1a:	693b      	ldr	r3, [r7, #16]
 8008f1c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008f20:	4619      	mov	r1, r3
 8008f22:	693a      	ldr	r2, [r7, #16]
 8008f24:	2334      	movs	r3, #52	; 0x34
 8008f26:	fb03 f301 	mul.w	r3, r3, r1
 8008f2a:	4413      	add	r3, r2
 8008f2c:	3390      	adds	r3, #144	; 0x90
 8008f2e:	2203      	movs	r2, #3
 8008f30:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_OK;
 8008f32:	693b      	ldr	r3, [r7, #16]
 8008f34:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008f38:	4619      	mov	r1, r3
 8008f3a:	693a      	ldr	r2, [r7, #16]
 8008f3c:	2334      	movs	r3, #52	; 0x34
 8008f3e:	fb03 f301 	mul.w	r3, r3, r1
 8008f42:	4413      	add	r3, r2
 8008f44:	3391      	adds	r3, #145	; 0x91
 8008f46:	2200      	movs	r2, #0
 8008f48:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state = USBH_OK;
 8008f4a:	693b      	ldr	r3, [r7, #16]
 8008f4c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008f50:	4619      	mov	r1, r3
 8008f52:	693a      	ldr	r2, [r7, #16]
 8008f54:	2334      	movs	r3, #52	; 0x34
 8008f56:	fb03 f301 	mul.w	r3, r3, r1
 8008f5a:	4413      	add	r3, r2
 8008f5c:	3392      	adds	r3, #146	; 0x92
 8008f5e:	2200      	movs	r2, #0
 8008f60:	701a      	strb	r2, [r3, #0]
            if (ready_status == USBH_FAIL)
 8008f62:	7bbb      	ldrb	r3, [r7, #14]
 8008f64:	2b02      	cmp	r3, #2
 8008f66:	d150      	bne.n	800900a <USBH_MSC_Process+0x34a>
              if (MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state != USBH_FAIL)
 8008f68:	693b      	ldr	r3, [r7, #16]
 8008f6a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008f6e:	4619      	mov	r1, r3
 8008f70:	693a      	ldr	r2, [r7, #16]
 8008f72:	2334      	movs	r3, #52	; 0x34
 8008f74:	fb03 f301 	mul.w	r3, r3, r1
 8008f78:	4413      	add	r3, r2
 8008f7a:	3392      	adds	r3, #146	; 0x92
 8008f7c:	781b      	ldrb	r3, [r3, #0]
 8008f7e:	2b02      	cmp	r3, #2
 8008f80:	d012      	beq.n	8008fa8 <USBH_MSC_Process+0x2e8>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 1U;
 8008f82:	693b      	ldr	r3, [r7, #16]
 8008f84:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008f88:	4619      	mov	r1, r3
 8008f8a:	693a      	ldr	r2, [r7, #16]
 8008f8c:	2334      	movs	r3, #52	; 0x34
 8008f8e:	fb03 f301 	mul.w	r3, r3, r1
 8008f92:	4413      	add	r3, r2
 8008f94:	33c1      	adds	r3, #193	; 0xc1
 8008f96:	2201      	movs	r2, #1
 8008f98:	701a      	strb	r2, [r3, #0]
                USBH_UsrLog("MSC Device NOT ready");
 8008f9a:	482f      	ldr	r0, [pc, #188]	; (8009058 <USBH_MSC_Process+0x398>)
 8008f9c:	f006 f94e 	bl	800f23c <iprintf>
 8008fa0:	200a      	movs	r0, #10
 8008fa2:	f006 f963 	bl	800f26c <putchar>
 8008fa6:	e00b      	b.n	8008fc0 <USBH_MSC_Process+0x300>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 0U;
 8008fa8:	693b      	ldr	r3, [r7, #16]
 8008faa:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008fae:	4619      	mov	r1, r3
 8008fb0:	693a      	ldr	r2, [r7, #16]
 8008fb2:	2334      	movs	r3, #52	; 0x34
 8008fb4:	fb03 f301 	mul.w	r3, r3, r1
 8008fb8:	4413      	add	r3, r2
 8008fba:	33c1      	adds	r3, #193	; 0xc1
 8008fbc:	2200      	movs	r2, #0
 8008fbe:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 8008fc0:	693b      	ldr	r3, [r7, #16]
 8008fc2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008fc6:	4619      	mov	r1, r3
 8008fc8:	693a      	ldr	r2, [r7, #16]
 8008fca:	2334      	movs	r3, #52	; 0x34
 8008fcc:	fb03 f301 	mul.w	r3, r3, r1
 8008fd0:	4413      	add	r3, r2
 8008fd2:	3390      	adds	r3, #144	; 0x90
 8008fd4:	2205      	movs	r2, #5
 8008fd6:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_NOT_READY;
 8008fd8:	693b      	ldr	r3, [r7, #16]
 8008fda:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008fde:	4619      	mov	r1, r3
 8008fe0:	693a      	ldr	r2, [r7, #16]
 8008fe2:	2334      	movs	r3, #52	; 0x34
 8008fe4:	fb03 f301 	mul.w	r3, r3, r1
 8008fe8:	4413      	add	r3, r2
 8008fea:	3391      	adds	r3, #145	; 0x91
 8008fec:	2201      	movs	r2, #1
 8008fee:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state = USBH_FAIL;
 8008ff0:	693b      	ldr	r3, [r7, #16]
 8008ff2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008ff6:	4619      	mov	r1, r3
 8008ff8:	693a      	ldr	r2, [r7, #16]
 8008ffa:	2334      	movs	r3, #52	; 0x34
 8008ffc:	fb03 f301 	mul.w	r3, r3, r1
 8009000:	4413      	add	r3, r2
 8009002:	3392      	adds	r3, #146	; 0x92
 8009004:	2202      	movs	r2, #2
 8009006:	701a      	strb	r2, [r3, #0]
            break;
 8009008:	e1bf      	b.n	800938a <USBH_MSC_Process+0x6ca>
              if (ready_status == USBH_UNRECOVERED_ERROR)
 800900a:	7bbb      	ldrb	r3, [r7, #14]
 800900c:	2b04      	cmp	r3, #4
 800900e:	f040 81bc 	bne.w	800938a <USBH_MSC_Process+0x6ca>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 8009012:	693b      	ldr	r3, [r7, #16]
 8009014:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8009018:	4619      	mov	r1, r3
 800901a:	693a      	ldr	r2, [r7, #16]
 800901c:	2334      	movs	r3, #52	; 0x34
 800901e:	fb03 f301 	mul.w	r3, r3, r1
 8009022:	4413      	add	r3, r2
 8009024:	3390      	adds	r3, #144	; 0x90
 8009026:	2201      	movs	r2, #1
 8009028:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800902a:	693b      	ldr	r3, [r7, #16]
 800902c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8009030:	4619      	mov	r1, r3
 8009032:	693a      	ldr	r2, [r7, #16]
 8009034:	2334      	movs	r3, #52	; 0x34
 8009036:	fb03 f301 	mul.w	r3, r3, r1
 800903a:	4413      	add	r3, r2
 800903c:	3391      	adds	r3, #145	; 0x91
 800903e:	2202      	movs	r2, #2
 8009040:	701a      	strb	r2, [r3, #0]
            break;
 8009042:	e1a2      	b.n	800938a <USBH_MSC_Process+0x6ca>
 8009044:	080105f4 	.word	0x080105f4
 8009048:	08010600 	.word	0x08010600
 800904c:	08010618 	.word	0x08010618
 8009050:	08010630 	.word	0x08010630
 8009054:	08010648 	.word	0x08010648
 8009058:	0801065c 	.word	0x0801065c
            scsi_status = USBH_MSC_SCSI_ReadCapacity(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].capacity) ;
 800905c:	693b      	ldr	r3, [r7, #16]
 800905e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8009062:	b2d9      	uxtb	r1, r3
 8009064:	693b      	ldr	r3, [r7, #16]
 8009066:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800906a:	461a      	mov	r2, r3
 800906c:	2334      	movs	r3, #52	; 0x34
 800906e:	fb03 f302 	mul.w	r3, r3, r2
 8009072:	3390      	adds	r3, #144	; 0x90
 8009074:	693a      	ldr	r2, [r7, #16]
 8009076:	4413      	add	r3, r2
 8009078:	3304      	adds	r3, #4
 800907a:	461a      	mov	r2, r3
 800907c:	6878      	ldr	r0, [r7, #4]
 800907e:	f000 feb4 	bl	8009dea <USBH_MSC_SCSI_ReadCapacity>
 8009082:	4603      	mov	r3, r0
 8009084:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 8009086:	7bfb      	ldrb	r3, [r7, #15]
 8009088:	2b00      	cmp	r3, #0
 800908a:	d170      	bne.n	800916e <USBH_MSC_Process+0x4ae>
              if (MSC_Handle->unit[MSC_Handle->current_lun].state_changed == 1U)
 800908c:	693b      	ldr	r3, [r7, #16]
 800908e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8009092:	4619      	mov	r1, r3
 8009094:	693a      	ldr	r2, [r7, #16]
 8009096:	2334      	movs	r3, #52	; 0x34
 8009098:	fb03 f301 	mul.w	r3, r3, r1
 800909c:	4413      	add	r3, r2
 800909e:	33c1      	adds	r3, #193	; 0xc1
 80090a0:	781b      	ldrb	r3, [r3, #0]
 80090a2:	2b01      	cmp	r3, #1
 80090a4:	d142      	bne.n	800912c <USBH_MSC_Process+0x46c>
                USBH_UsrLog("MSC Device capacity : %lu Bytes", \
 80090a6:	693b      	ldr	r3, [r7, #16]
 80090a8:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80090ac:	4619      	mov	r1, r3
 80090ae:	693a      	ldr	r2, [r7, #16]
 80090b0:	2334      	movs	r3, #52	; 0x34
 80090b2:	fb03 f301 	mul.w	r3, r3, r1
 80090b6:	4413      	add	r3, r2
 80090b8:	3394      	adds	r3, #148	; 0x94
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	693a      	ldr	r2, [r7, #16]
 80090be:	f8b2 20f8 	ldrh.w	r2, [r2, #248]	; 0xf8
 80090c2:	4610      	mov	r0, r2
 80090c4:	6939      	ldr	r1, [r7, #16]
 80090c6:	2234      	movs	r2, #52	; 0x34
 80090c8:	fb02 f200 	mul.w	r2, r2, r0
 80090cc:	440a      	add	r2, r1
 80090ce:	3298      	adds	r2, #152	; 0x98
 80090d0:	8812      	ldrh	r2, [r2, #0]
 80090d2:	fb02 f303 	mul.w	r3, r2, r3
 80090d6:	4619      	mov	r1, r3
 80090d8:	48b3      	ldr	r0, [pc, #716]	; (80093a8 <USBH_MSC_Process+0x6e8>)
 80090da:	f006 f8af 	bl	800f23c <iprintf>
 80090de:	200a      	movs	r0, #10
 80090e0:	f006 f8c4 	bl	800f26c <putchar>
                USBH_UsrLog("Block number : %lu", (int32_t)(MSC_Handle->unit[MSC_Handle->current_lun].capacity.block_nbr));
 80090e4:	693b      	ldr	r3, [r7, #16]
 80090e6:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80090ea:	4619      	mov	r1, r3
 80090ec:	693a      	ldr	r2, [r7, #16]
 80090ee:	2334      	movs	r3, #52	; 0x34
 80090f0:	fb03 f301 	mul.w	r3, r3, r1
 80090f4:	4413      	add	r3, r2
 80090f6:	3394      	adds	r3, #148	; 0x94
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	4619      	mov	r1, r3
 80090fc:	48ab      	ldr	r0, [pc, #684]	; (80093ac <USBH_MSC_Process+0x6ec>)
 80090fe:	f006 f89d 	bl	800f23c <iprintf>
 8009102:	200a      	movs	r0, #10
 8009104:	f006 f8b2 	bl	800f26c <putchar>
                USBH_UsrLog("Block Size   : %lu", (int32_t)(MSC_Handle->unit[MSC_Handle->current_lun].capacity.block_size));
 8009108:	693b      	ldr	r3, [r7, #16]
 800910a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800910e:	4619      	mov	r1, r3
 8009110:	693a      	ldr	r2, [r7, #16]
 8009112:	2334      	movs	r3, #52	; 0x34
 8009114:	fb03 f301 	mul.w	r3, r3, r1
 8009118:	4413      	add	r3, r2
 800911a:	3398      	adds	r3, #152	; 0x98
 800911c:	881b      	ldrh	r3, [r3, #0]
 800911e:	4619      	mov	r1, r3
 8009120:	48a3      	ldr	r0, [pc, #652]	; (80093b0 <USBH_MSC_Process+0x6f0>)
 8009122:	f006 f88b 	bl	800f23c <iprintf>
 8009126:	200a      	movs	r0, #10
 8009128:	f006 f8a0 	bl	800f26c <putchar>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800912c:	693b      	ldr	r3, [r7, #16]
 800912e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8009132:	4619      	mov	r1, r3
 8009134:	693a      	ldr	r2, [r7, #16]
 8009136:	2334      	movs	r3, #52	; 0x34
 8009138:	fb03 f301 	mul.w	r3, r3, r1
 800913c:	4413      	add	r3, r2
 800913e:	3390      	adds	r3, #144	; 0x90
 8009140:	2201      	movs	r2, #1
 8009142:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_OK;
 8009144:	693b      	ldr	r3, [r7, #16]
 8009146:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800914a:	4619      	mov	r1, r3
 800914c:	693a      	ldr	r2, [r7, #16]
 800914e:	2334      	movs	r3, #52	; 0x34
 8009150:	fb03 f301 	mul.w	r3, r3, r1
 8009154:	4413      	add	r3, r2
 8009156:	3391      	adds	r3, #145	; 0x91
 8009158:	2200      	movs	r2, #0
 800915a:	701a      	strb	r2, [r3, #0]
              MSC_Handle->current_lun++;
 800915c:	693b      	ldr	r3, [r7, #16]
 800915e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8009162:	3301      	adds	r3, #1
 8009164:	b29a      	uxth	r2, r3
 8009166:	693b      	ldr	r3, [r7, #16]
 8009168:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
            break;
 800916c:	e10f      	b.n	800938e <USBH_MSC_Process+0x6ce>
            else if (scsi_status == USBH_FAIL)
 800916e:	7bfb      	ldrb	r3, [r7, #15]
 8009170:	2b02      	cmp	r3, #2
 8009172:	d10c      	bne.n	800918e <USBH_MSC_Process+0x4ce>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 8009174:	693b      	ldr	r3, [r7, #16]
 8009176:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800917a:	4619      	mov	r1, r3
 800917c:	693a      	ldr	r2, [r7, #16]
 800917e:	2334      	movs	r3, #52	; 0x34
 8009180:	fb03 f301 	mul.w	r3, r3, r1
 8009184:	4413      	add	r3, r2
 8009186:	3390      	adds	r3, #144	; 0x90
 8009188:	2205      	movs	r2, #5
 800918a:	701a      	strb	r2, [r3, #0]
            break;
 800918c:	e0ff      	b.n	800938e <USBH_MSC_Process+0x6ce>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 800918e:	7bfb      	ldrb	r3, [r7, #15]
 8009190:	2b04      	cmp	r3, #4
 8009192:	f040 80fc 	bne.w	800938e <USBH_MSC_Process+0x6ce>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 8009196:	693b      	ldr	r3, [r7, #16]
 8009198:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800919c:	4619      	mov	r1, r3
 800919e:	693a      	ldr	r2, [r7, #16]
 80091a0:	2334      	movs	r3, #52	; 0x34
 80091a2:	fb03 f301 	mul.w	r3, r3, r1
 80091a6:	4413      	add	r3, r2
 80091a8:	3390      	adds	r3, #144	; 0x90
 80091aa:	2201      	movs	r2, #1
 80091ac:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 80091ae:	693b      	ldr	r3, [r7, #16]
 80091b0:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80091b4:	4619      	mov	r1, r3
 80091b6:	693a      	ldr	r2, [r7, #16]
 80091b8:	2334      	movs	r3, #52	; 0x34
 80091ba:	fb03 f301 	mul.w	r3, r3, r1
 80091be:	4413      	add	r3, r2
 80091c0:	3391      	adds	r3, #145	; 0x91
 80091c2:	2202      	movs	r2, #2
 80091c4:	701a      	strb	r2, [r3, #0]
            break;
 80091c6:	e0e2      	b.n	800938e <USBH_MSC_Process+0x6ce>
            scsi_status = USBH_MSC_SCSI_RequestSense(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].sense);
 80091c8:	693b      	ldr	r3, [r7, #16]
 80091ca:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80091ce:	b2d9      	uxtb	r1, r3
 80091d0:	693b      	ldr	r3, [r7, #16]
 80091d2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80091d6:	461a      	mov	r2, r3
 80091d8:	2334      	movs	r3, #52	; 0x34
 80091da:	fb03 f302 	mul.w	r3, r3, r2
 80091de:	3398      	adds	r3, #152	; 0x98
 80091e0:	693a      	ldr	r2, [r7, #16]
 80091e2:	4413      	add	r3, r2
 80091e4:	3304      	adds	r3, #4
 80091e6:	461a      	mov	r2, r3
 80091e8:	6878      	ldr	r0, [r7, #4]
 80091ea:	f000 ff1e 	bl	800a02a <USBH_MSC_SCSI_RequestSense>
 80091ee:	4603      	mov	r3, r0
 80091f0:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 80091f2:	7bfb      	ldrb	r3, [r7, #15]
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	d17b      	bne.n	80092f0 <USBH_MSC_Process+0x630>
              if ((MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_UNIT_ATTENTION) ||
 80091f8:	693b      	ldr	r3, [r7, #16]
 80091fa:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80091fe:	4619      	mov	r1, r3
 8009200:	693a      	ldr	r2, [r7, #16]
 8009202:	2334      	movs	r3, #52	; 0x34
 8009204:	fb03 f301 	mul.w	r3, r3, r1
 8009208:	4413      	add	r3, r2
 800920a:	339c      	adds	r3, #156	; 0x9c
 800920c:	781b      	ldrb	r3, [r3, #0]
 800920e:	2b06      	cmp	r3, #6
 8009210:	d00c      	beq.n	800922c <USBH_MSC_Process+0x56c>
                  (MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_NOT_READY))
 8009212:	693b      	ldr	r3, [r7, #16]
 8009214:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8009218:	4619      	mov	r1, r3
 800921a:	693a      	ldr	r2, [r7, #16]
 800921c:	2334      	movs	r3, #52	; 0x34
 800921e:	fb03 f301 	mul.w	r3, r3, r1
 8009222:	4413      	add	r3, r2
 8009224:	339c      	adds	r3, #156	; 0x9c
 8009226:	781b      	ldrb	r3, [r3, #0]
              if ((MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_UNIT_ATTENTION) ||
 8009228:	2b02      	cmp	r3, #2
 800922a:	d117      	bne.n	800925c <USBH_MSC_Process+0x59c>
                if ((phost->Timer - MSC_Handle->timer) < 10000U)
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	f8d3 23c4 	ldr.w	r2, [r3, #964]	; 0x3c4
 8009232:	693b      	ldr	r3, [r7, #16]
 8009234:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 8009238:	1ad3      	subs	r3, r2, r3
 800923a:	f242 720f 	movw	r2, #9999	; 0x270f
 800923e:	4293      	cmp	r3, r2
 8009240:	d80c      	bhi.n	800925c <USBH_MSC_Process+0x59c>
                  MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_TEST_UNIT_READY;
 8009242:	693b      	ldr	r3, [r7, #16]
 8009244:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8009248:	4619      	mov	r1, r3
 800924a:	693a      	ldr	r2, [r7, #16]
 800924c:	2334      	movs	r3, #52	; 0x34
 800924e:	fb03 f301 	mul.w	r3, r3, r1
 8009252:	4413      	add	r3, r2
 8009254:	3390      	adds	r3, #144	; 0x90
 8009256:	2202      	movs	r2, #2
 8009258:	701a      	strb	r2, [r3, #0]
                  break;
 800925a:	e09b      	b.n	8009394 <USBH_MSC_Process+0x6d4>
              USBH_UsrLog("Sense Key  : %x", MSC_Handle->unit[MSC_Handle->current_lun].sense.key);
 800925c:	693b      	ldr	r3, [r7, #16]
 800925e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8009262:	4619      	mov	r1, r3
 8009264:	693a      	ldr	r2, [r7, #16]
 8009266:	2334      	movs	r3, #52	; 0x34
 8009268:	fb03 f301 	mul.w	r3, r3, r1
 800926c:	4413      	add	r3, r2
 800926e:	339c      	adds	r3, #156	; 0x9c
 8009270:	781b      	ldrb	r3, [r3, #0]
 8009272:	4619      	mov	r1, r3
 8009274:	484f      	ldr	r0, [pc, #316]	; (80093b4 <USBH_MSC_Process+0x6f4>)
 8009276:	f005 ffe1 	bl	800f23c <iprintf>
 800927a:	200a      	movs	r0, #10
 800927c:	f005 fff6 	bl	800f26c <putchar>
              USBH_UsrLog("Additional Sense Code : %x", MSC_Handle->unit[MSC_Handle->current_lun].sense.asc);
 8009280:	693b      	ldr	r3, [r7, #16]
 8009282:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8009286:	4619      	mov	r1, r3
 8009288:	693a      	ldr	r2, [r7, #16]
 800928a:	2334      	movs	r3, #52	; 0x34
 800928c:	fb03 f301 	mul.w	r3, r3, r1
 8009290:	4413      	add	r3, r2
 8009292:	339d      	adds	r3, #157	; 0x9d
 8009294:	781b      	ldrb	r3, [r3, #0]
 8009296:	4619      	mov	r1, r3
 8009298:	4847      	ldr	r0, [pc, #284]	; (80093b8 <USBH_MSC_Process+0x6f8>)
 800929a:	f005 ffcf 	bl	800f23c <iprintf>
 800929e:	200a      	movs	r0, #10
 80092a0:	f005 ffe4 	bl	800f26c <putchar>
              USBH_UsrLog("Additional Sense Code Qualifier: %x", MSC_Handle->unit[MSC_Handle->current_lun].sense.ascq);
 80092a4:	693b      	ldr	r3, [r7, #16]
 80092a6:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80092aa:	4619      	mov	r1, r3
 80092ac:	693a      	ldr	r2, [r7, #16]
 80092ae:	2334      	movs	r3, #52	; 0x34
 80092b0:	fb03 f301 	mul.w	r3, r3, r1
 80092b4:	4413      	add	r3, r2
 80092b6:	339e      	adds	r3, #158	; 0x9e
 80092b8:	781b      	ldrb	r3, [r3, #0]
 80092ba:	4619      	mov	r1, r3
 80092bc:	483f      	ldr	r0, [pc, #252]	; (80093bc <USBH_MSC_Process+0x6fc>)
 80092be:	f005 ffbd 	bl	800f23c <iprintf>
 80092c2:	200a      	movs	r0, #10
 80092c4:	f005 ffd2 	bl	800f26c <putchar>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 80092c8:	693b      	ldr	r3, [r7, #16]
 80092ca:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80092ce:	4619      	mov	r1, r3
 80092d0:	693a      	ldr	r2, [r7, #16]
 80092d2:	2334      	movs	r3, #52	; 0x34
 80092d4:	fb03 f301 	mul.w	r3, r3, r1
 80092d8:	4413      	add	r3, r2
 80092da:	3390      	adds	r3, #144	; 0x90
 80092dc:	2201      	movs	r2, #1
 80092de:	701a      	strb	r2, [r3, #0]
              MSC_Handle->current_lun++;
 80092e0:	693b      	ldr	r3, [r7, #16]
 80092e2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80092e6:	3301      	adds	r3, #1
 80092e8:	b29a      	uxth	r2, r3
 80092ea:	693b      	ldr	r3, [r7, #16]
 80092ec:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
            if (scsi_status == USBH_FAIL)
 80092f0:	7bfb      	ldrb	r3, [r7, #15]
 80092f2:	2b02      	cmp	r3, #2
 80092f4:	d112      	bne.n	800931c <USBH_MSC_Process+0x65c>
              USBH_UsrLog("MSC Device NOT ready");
 80092f6:	4832      	ldr	r0, [pc, #200]	; (80093c0 <USBH_MSC_Process+0x700>)
 80092f8:	f005 ffa0 	bl	800f23c <iprintf>
 80092fc:	200a      	movs	r0, #10
 80092fe:	f005 ffb5 	bl	800f26c <putchar>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_UNRECOVERED_ERROR;
 8009302:	693b      	ldr	r3, [r7, #16]
 8009304:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8009308:	4619      	mov	r1, r3
 800930a:	693a      	ldr	r2, [r7, #16]
 800930c:	2334      	movs	r3, #52	; 0x34
 800930e:	fb03 f301 	mul.w	r3, r3, r1
 8009312:	4413      	add	r3, r2
 8009314:	3390      	adds	r3, #144	; 0x90
 8009316:	2208      	movs	r2, #8
 8009318:	701a      	strb	r2, [r3, #0]
            break;
 800931a:	e03a      	b.n	8009392 <USBH_MSC_Process+0x6d2>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 800931c:	7bfb      	ldrb	r3, [r7, #15]
 800931e:	2b04      	cmp	r3, #4
 8009320:	d137      	bne.n	8009392 <USBH_MSC_Process+0x6d2>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 8009322:	693b      	ldr	r3, [r7, #16]
 8009324:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8009328:	4619      	mov	r1, r3
 800932a:	693a      	ldr	r2, [r7, #16]
 800932c:	2334      	movs	r3, #52	; 0x34
 800932e:	fb03 f301 	mul.w	r3, r3, r1
 8009332:	4413      	add	r3, r2
 8009334:	3390      	adds	r3, #144	; 0x90
 8009336:	2201      	movs	r2, #1
 8009338:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800933a:	693b      	ldr	r3, [r7, #16]
 800933c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8009340:	4619      	mov	r1, r3
 8009342:	693a      	ldr	r2, [r7, #16]
 8009344:	2334      	movs	r3, #52	; 0x34
 8009346:	fb03 f301 	mul.w	r3, r3, r1
 800934a:	4413      	add	r3, r2
 800934c:	3391      	adds	r3, #145	; 0x91
 800934e:	2202      	movs	r2, #2
 8009350:	701a      	strb	r2, [r3, #0]
            break;
 8009352:	e01e      	b.n	8009392 <USBH_MSC_Process+0x6d2>
            MSC_Handle->current_lun++;
 8009354:	693b      	ldr	r3, [r7, #16]
 8009356:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800935a:	3301      	adds	r3, #1
 800935c:	b29a      	uxth	r2, r3
 800935e:	693b      	ldr	r3, [r7, #16]
 8009360:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
            break;
 8009364:	e016      	b.n	8009394 <USBH_MSC_Process+0x6d4>
        MSC_Handle->current_lun = 0U;
 8009366:	693b      	ldr	r3, [r7, #16]
 8009368:	2200      	movs	r2, #0
 800936a:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
        MSC_Handle->state = MSC_IDLE;
 800936e:	693b      	ldr	r3, [r7, #16]
 8009370:	2201      	movs	r2, #1
 8009372:	731a      	strb	r2, [r3, #12]
        phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800937a:	2102      	movs	r1, #2
 800937c:	6878      	ldr	r0, [r7, #4]
 800937e:	4798      	blx	r3
      break;
 8009380:	e00c      	b.n	800939c <USBH_MSC_Process+0x6dc>
            break;
 8009382:	bf00      	nop
 8009384:	e00a      	b.n	800939c <USBH_MSC_Process+0x6dc>
            break;
 8009386:	bf00      	nop
 8009388:	e008      	b.n	800939c <USBH_MSC_Process+0x6dc>
            break;
 800938a:	bf00      	nop
 800938c:	e006      	b.n	800939c <USBH_MSC_Process+0x6dc>
            break;
 800938e:	bf00      	nop
 8009390:	e004      	b.n	800939c <USBH_MSC_Process+0x6dc>
            break;
 8009392:	bf00      	nop
      break;
 8009394:	e002      	b.n	800939c <USBH_MSC_Process+0x6dc>
      error = USBH_OK;
 8009396:	2300      	movs	r3, #0
 8009398:	75fb      	strb	r3, [r7, #23]
      break;
 800939a:	bf00      	nop
  }
  return error;
 800939c:	7dfb      	ldrb	r3, [r7, #23]
}
 800939e:	4618      	mov	r0, r3
 80093a0:	3718      	adds	r7, #24
 80093a2:	46bd      	mov	sp, r7
 80093a4:	bd80      	pop	{r7, pc}
 80093a6:	bf00      	nop
 80093a8:	08010674 	.word	0x08010674
 80093ac:	08010694 	.word	0x08010694
 80093b0:	080106a8 	.word	0x080106a8
 80093b4:	080106bc 	.word	0x080106bc
 80093b8:	080106cc 	.word	0x080106cc
 80093bc:	080106e8 	.word	0x080106e8
 80093c0:	0801065c 	.word	0x0801065c

080093c4 <USBH_MSC_SOFProcess>:
  *         The function is for SOF state
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_SOFProcess(USBH_HandleTypeDef *phost)
{
 80093c4:	b480      	push	{r7}
 80093c6:	b083      	sub	sp, #12
 80093c8:	af00      	add	r7, sp, #0
 80093ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 80093cc:	2300      	movs	r3, #0
}
 80093ce:	4618      	mov	r0, r3
 80093d0:	370c      	adds	r7, #12
 80093d2:	46bd      	mov	sp, r7
 80093d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093d8:	4770      	bx	lr
	...

080093dc <USBH_MSC_RdWrProcess>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_RdWrProcess(USBH_HandleTypeDef *phost, uint8_t lun)
{
 80093dc:	b580      	push	{r7, lr}
 80093de:	b088      	sub	sp, #32
 80093e0:	af02      	add	r7, sp, #8
 80093e2:	6078      	str	r0, [r7, #4]
 80093e4:	460b      	mov	r3, r1
 80093e6:	70fb      	strb	r3, [r7, #3]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80093ee:	69db      	ldr	r3, [r3, #28]
 80093f0:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef error = USBH_BUSY ;
 80093f2:	2301      	movs	r3, #1
 80093f4:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef scsi_status = USBH_BUSY ;
 80093f6:	2301      	movs	r3, #1
 80093f8:	73fb      	strb	r3, [r7, #15]

  /* Switch MSC REQ state machine */
  switch (MSC_Handle->unit[lun].state)
 80093fa:	78fb      	ldrb	r3, [r7, #3]
 80093fc:	693a      	ldr	r2, [r7, #16]
 80093fe:	2134      	movs	r1, #52	; 0x34
 8009400:	fb01 f303 	mul.w	r3, r1, r3
 8009404:	4413      	add	r3, r2
 8009406:	3390      	adds	r3, #144	; 0x90
 8009408:	781b      	ldrb	r3, [r3, #0]
 800940a:	2b07      	cmp	r3, #7
 800940c:	d03d      	beq.n	800948a <USBH_MSC_RdWrProcess+0xae>
 800940e:	2b07      	cmp	r3, #7
 8009410:	f300 80dc 	bgt.w	80095cc <USBH_MSC_RdWrProcess+0x1f0>
 8009414:	2b05      	cmp	r3, #5
 8009416:	d06d      	beq.n	80094f4 <USBH_MSC_RdWrProcess+0x118>
 8009418:	2b06      	cmp	r3, #6
 800941a:	f040 80d7 	bne.w	80095cc <USBH_MSC_RdWrProcess+0x1f0>
  {

    case MSC_READ:
      scsi_status = USBH_MSC_SCSI_Read(phost, lun, 0U, NULL, 0U);
 800941e:	78f9      	ldrb	r1, [r7, #3]
 8009420:	2300      	movs	r3, #0
 8009422:	9300      	str	r3, [sp, #0]
 8009424:	2300      	movs	r3, #0
 8009426:	2200      	movs	r2, #0
 8009428:	6878      	ldr	r0, [r7, #4]
 800942a:	f000 fee2 	bl	800a1f2 <USBH_MSC_SCSI_Read>
 800942e:	4603      	mov	r3, r0
 8009430:	73fb      	strb	r3, [r7, #15]

      if (scsi_status == USBH_OK)
 8009432:	7bfb      	ldrb	r3, [r7, #15]
 8009434:	2b00      	cmp	r3, #0
 8009436:	d10b      	bne.n	8009450 <USBH_MSC_RdWrProcess+0x74>
      {
        MSC_Handle->unit[lun].state = MSC_IDLE;
 8009438:	78fb      	ldrb	r3, [r7, #3]
 800943a:	693a      	ldr	r2, [r7, #16]
 800943c:	2134      	movs	r1, #52	; 0x34
 800943e:	fb01 f303 	mul.w	r3, r1, r3
 8009442:	4413      	add	r3, r2
 8009444:	3390      	adds	r3, #144	; 0x90
 8009446:	2201      	movs	r2, #1
 8009448:	701a      	strb	r2, [r3, #0]
        error = USBH_OK;
 800944a:	2300      	movs	r3, #0
 800944c:	75fb      	strb	r3, [r7, #23]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800944e:	e0bf      	b.n	80095d0 <USBH_MSC_RdWrProcess+0x1f4>
      else if (scsi_status == USBH_FAIL)
 8009450:	7bfb      	ldrb	r3, [r7, #15]
 8009452:	2b02      	cmp	r3, #2
 8009454:	d109      	bne.n	800946a <USBH_MSC_RdWrProcess+0x8e>
        MSC_Handle->unit[lun].state = MSC_REQUEST_SENSE;
 8009456:	78fb      	ldrb	r3, [r7, #3]
 8009458:	693a      	ldr	r2, [r7, #16]
 800945a:	2134      	movs	r1, #52	; 0x34
 800945c:	fb01 f303 	mul.w	r3, r1, r3
 8009460:	4413      	add	r3, r2
 8009462:	3390      	adds	r3, #144	; 0x90
 8009464:	2205      	movs	r2, #5
 8009466:	701a      	strb	r2, [r3, #0]
      break;
 8009468:	e0b2      	b.n	80095d0 <USBH_MSC_RdWrProcess+0x1f4>
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 800946a:	7bfb      	ldrb	r3, [r7, #15]
 800946c:	2b04      	cmp	r3, #4
 800946e:	f040 80af 	bne.w	80095d0 <USBH_MSC_RdWrProcess+0x1f4>
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 8009472:	78fb      	ldrb	r3, [r7, #3]
 8009474:	693a      	ldr	r2, [r7, #16]
 8009476:	2134      	movs	r1, #52	; 0x34
 8009478:	fb01 f303 	mul.w	r3, r1, r3
 800947c:	4413      	add	r3, r2
 800947e:	3390      	adds	r3, #144	; 0x90
 8009480:	2208      	movs	r2, #8
 8009482:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 8009484:	2302      	movs	r3, #2
 8009486:	75fb      	strb	r3, [r7, #23]
      break;
 8009488:	e0a2      	b.n	80095d0 <USBH_MSC_RdWrProcess+0x1f4>

    case MSC_WRITE:
      scsi_status = USBH_MSC_SCSI_Write(phost, lun, 0U, NULL, 0U);
 800948a:	78f9      	ldrb	r1, [r7, #3]
 800948c:	2300      	movs	r3, #0
 800948e:	9300      	str	r3, [sp, #0]
 8009490:	2300      	movs	r3, #0
 8009492:	2200      	movs	r2, #0
 8009494:	6878      	ldr	r0, [r7, #4]
 8009496:	f000 fe41 	bl	800a11c <USBH_MSC_SCSI_Write>
 800949a:	4603      	mov	r3, r0
 800949c:	73fb      	strb	r3, [r7, #15]

      if (scsi_status == USBH_OK)
 800949e:	7bfb      	ldrb	r3, [r7, #15]
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	d10b      	bne.n	80094bc <USBH_MSC_RdWrProcess+0xe0>
      {
        MSC_Handle->unit[lun].state = MSC_IDLE;
 80094a4:	78fb      	ldrb	r3, [r7, #3]
 80094a6:	693a      	ldr	r2, [r7, #16]
 80094a8:	2134      	movs	r1, #52	; 0x34
 80094aa:	fb01 f303 	mul.w	r3, r1, r3
 80094ae:	4413      	add	r3, r2
 80094b0:	3390      	adds	r3, #144	; 0x90
 80094b2:	2201      	movs	r2, #1
 80094b4:	701a      	strb	r2, [r3, #0]
        error = USBH_OK;
 80094b6:	2300      	movs	r3, #0
 80094b8:	75fb      	strb	r3, [r7, #23]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 80094ba:	e08b      	b.n	80095d4 <USBH_MSC_RdWrProcess+0x1f8>
      else if (scsi_status == USBH_FAIL)
 80094bc:	7bfb      	ldrb	r3, [r7, #15]
 80094be:	2b02      	cmp	r3, #2
 80094c0:	d109      	bne.n	80094d6 <USBH_MSC_RdWrProcess+0xfa>
        MSC_Handle->unit[lun].state = MSC_REQUEST_SENSE;
 80094c2:	78fb      	ldrb	r3, [r7, #3]
 80094c4:	693a      	ldr	r2, [r7, #16]
 80094c6:	2134      	movs	r1, #52	; 0x34
 80094c8:	fb01 f303 	mul.w	r3, r1, r3
 80094cc:	4413      	add	r3, r2
 80094ce:	3390      	adds	r3, #144	; 0x90
 80094d0:	2205      	movs	r2, #5
 80094d2:	701a      	strb	r2, [r3, #0]
      break;
 80094d4:	e07e      	b.n	80095d4 <USBH_MSC_RdWrProcess+0x1f8>
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 80094d6:	7bfb      	ldrb	r3, [r7, #15]
 80094d8:	2b04      	cmp	r3, #4
 80094da:	d17b      	bne.n	80095d4 <USBH_MSC_RdWrProcess+0x1f8>
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 80094dc:	78fb      	ldrb	r3, [r7, #3]
 80094de:	693a      	ldr	r2, [r7, #16]
 80094e0:	2134      	movs	r1, #52	; 0x34
 80094e2:	fb01 f303 	mul.w	r3, r1, r3
 80094e6:	4413      	add	r3, r2
 80094e8:	3390      	adds	r3, #144	; 0x90
 80094ea:	2208      	movs	r2, #8
 80094ec:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 80094ee:	2302      	movs	r3, #2
 80094f0:	75fb      	strb	r3, [r7, #23]
      break;
 80094f2:	e06f      	b.n	80095d4 <USBH_MSC_RdWrProcess+0x1f8>

    case MSC_REQUEST_SENSE:
      scsi_status = USBH_MSC_SCSI_RequestSense(phost, lun, &MSC_Handle->unit[lun].sense);
 80094f4:	78fb      	ldrb	r3, [r7, #3]
 80094f6:	2234      	movs	r2, #52	; 0x34
 80094f8:	fb02 f303 	mul.w	r3, r2, r3
 80094fc:	3398      	adds	r3, #152	; 0x98
 80094fe:	693a      	ldr	r2, [r7, #16]
 8009500:	4413      	add	r3, r2
 8009502:	1d1a      	adds	r2, r3, #4
 8009504:	78fb      	ldrb	r3, [r7, #3]
 8009506:	4619      	mov	r1, r3
 8009508:	6878      	ldr	r0, [r7, #4]
 800950a:	f000 fd8e 	bl	800a02a <USBH_MSC_SCSI_RequestSense>
 800950e:	4603      	mov	r3, r0
 8009510:	73fb      	strb	r3, [r7, #15]

      if (scsi_status == USBH_OK)
 8009512:	7bfb      	ldrb	r3, [r7, #15]
 8009514:	2b00      	cmp	r3, #0
 8009516:	d140      	bne.n	800959a <USBH_MSC_RdWrProcess+0x1be>
      {
        USBH_UsrLog("Sense Key  : %x", MSC_Handle->unit[lun].sense.key);
 8009518:	78fb      	ldrb	r3, [r7, #3]
 800951a:	693a      	ldr	r2, [r7, #16]
 800951c:	2134      	movs	r1, #52	; 0x34
 800951e:	fb01 f303 	mul.w	r3, r1, r3
 8009522:	4413      	add	r3, r2
 8009524:	339c      	adds	r3, #156	; 0x9c
 8009526:	781b      	ldrb	r3, [r3, #0]
 8009528:	4619      	mov	r1, r3
 800952a:	482e      	ldr	r0, [pc, #184]	; (80095e4 <USBH_MSC_RdWrProcess+0x208>)
 800952c:	f005 fe86 	bl	800f23c <iprintf>
 8009530:	200a      	movs	r0, #10
 8009532:	f005 fe9b 	bl	800f26c <putchar>
        USBH_UsrLog("Additional Sense Code : %x", MSC_Handle->unit[lun].sense.asc);
 8009536:	78fb      	ldrb	r3, [r7, #3]
 8009538:	693a      	ldr	r2, [r7, #16]
 800953a:	2134      	movs	r1, #52	; 0x34
 800953c:	fb01 f303 	mul.w	r3, r1, r3
 8009540:	4413      	add	r3, r2
 8009542:	339d      	adds	r3, #157	; 0x9d
 8009544:	781b      	ldrb	r3, [r3, #0]
 8009546:	4619      	mov	r1, r3
 8009548:	4827      	ldr	r0, [pc, #156]	; (80095e8 <USBH_MSC_RdWrProcess+0x20c>)
 800954a:	f005 fe77 	bl	800f23c <iprintf>
 800954e:	200a      	movs	r0, #10
 8009550:	f005 fe8c 	bl	800f26c <putchar>
        USBH_UsrLog("Additional Sense Code Qualifier: %x", MSC_Handle->unit[lun].sense.ascq);
 8009554:	78fb      	ldrb	r3, [r7, #3]
 8009556:	693a      	ldr	r2, [r7, #16]
 8009558:	2134      	movs	r1, #52	; 0x34
 800955a:	fb01 f303 	mul.w	r3, r1, r3
 800955e:	4413      	add	r3, r2
 8009560:	339e      	adds	r3, #158	; 0x9e
 8009562:	781b      	ldrb	r3, [r3, #0]
 8009564:	4619      	mov	r1, r3
 8009566:	4821      	ldr	r0, [pc, #132]	; (80095ec <USBH_MSC_RdWrProcess+0x210>)
 8009568:	f005 fe68 	bl	800f23c <iprintf>
 800956c:	200a      	movs	r0, #10
 800956e:	f005 fe7d 	bl	800f26c <putchar>
        MSC_Handle->unit[lun].state = MSC_IDLE;
 8009572:	78fb      	ldrb	r3, [r7, #3]
 8009574:	693a      	ldr	r2, [r7, #16]
 8009576:	2134      	movs	r1, #52	; 0x34
 8009578:	fb01 f303 	mul.w	r3, r1, r3
 800957c:	4413      	add	r3, r2
 800957e:	3390      	adds	r3, #144	; 0x90
 8009580:	2201      	movs	r2, #1
 8009582:	701a      	strb	r2, [r3, #0]
        MSC_Handle->unit[lun].error = MSC_ERROR;
 8009584:	78fb      	ldrb	r3, [r7, #3]
 8009586:	693a      	ldr	r2, [r7, #16]
 8009588:	2134      	movs	r1, #52	; 0x34
 800958a:	fb01 f303 	mul.w	r3, r1, r3
 800958e:	4413      	add	r3, r2
 8009590:	3391      	adds	r3, #145	; 0x91
 8009592:	2202      	movs	r2, #2
 8009594:	701a      	strb	r2, [r3, #0]

        error = USBH_FAIL;
 8009596:	2302      	movs	r3, #2
 8009598:	75fb      	strb	r3, [r7, #23]
      }
      if (scsi_status == USBH_FAIL)
 800959a:	7bfb      	ldrb	r3, [r7, #15]
 800959c:	2b02      	cmp	r3, #2
 800959e:	d106      	bne.n	80095ae <USBH_MSC_RdWrProcess+0x1d2>
      {
        USBH_UsrLog("MSC Device NOT ready");
 80095a0:	4813      	ldr	r0, [pc, #76]	; (80095f0 <USBH_MSC_RdWrProcess+0x214>)
 80095a2:	f005 fe4b 	bl	800f23c <iprintf>
 80095a6:	200a      	movs	r0, #10
 80095a8:	f005 fe60 	bl	800f26c <putchar>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 80095ac:	e014      	b.n	80095d8 <USBH_MSC_RdWrProcess+0x1fc>
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 80095ae:	7bfb      	ldrb	r3, [r7, #15]
 80095b0:	2b04      	cmp	r3, #4
 80095b2:	d111      	bne.n	80095d8 <USBH_MSC_RdWrProcess+0x1fc>
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 80095b4:	78fb      	ldrb	r3, [r7, #3]
 80095b6:	693a      	ldr	r2, [r7, #16]
 80095b8:	2134      	movs	r1, #52	; 0x34
 80095ba:	fb01 f303 	mul.w	r3, r1, r3
 80095be:	4413      	add	r3, r2
 80095c0:	3390      	adds	r3, #144	; 0x90
 80095c2:	2208      	movs	r2, #8
 80095c4:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 80095c6:	2302      	movs	r3, #2
 80095c8:	75fb      	strb	r3, [r7, #23]
      break;
 80095ca:	e005      	b.n	80095d8 <USBH_MSC_RdWrProcess+0x1fc>

    default:
      break;
 80095cc:	bf00      	nop
 80095ce:	e004      	b.n	80095da <USBH_MSC_RdWrProcess+0x1fe>
      break;
 80095d0:	bf00      	nop
 80095d2:	e002      	b.n	80095da <USBH_MSC_RdWrProcess+0x1fe>
      break;
 80095d4:	bf00      	nop
 80095d6:	e000      	b.n	80095da <USBH_MSC_RdWrProcess+0x1fe>
      break;
 80095d8:	bf00      	nop

  }
  return error;
 80095da:	7dfb      	ldrb	r3, [r7, #23]
}
 80095dc:	4618      	mov	r0, r3
 80095de:	3718      	adds	r7, #24
 80095e0:	46bd      	mov	sp, r7
 80095e2:	bd80      	pop	{r7, pc}
 80095e4:	080106bc 	.word	0x080106bc
 80095e8:	080106cc 	.word	0x080106cc
 80095ec:	080106e8 	.word	0x080106e8
 80095f0:	0801065c 	.word	0x0801065c

080095f4 <USBH_MSC_UnitIsReady>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval Lun status (0: not ready / 1: ready)
  */
uint8_t  USBH_MSC_UnitIsReady(USBH_HandleTypeDef *phost, uint8_t lun)
{
 80095f4:	b480      	push	{r7}
 80095f6:	b085      	sub	sp, #20
 80095f8:	af00      	add	r7, sp, #0
 80095fa:	6078      	str	r0, [r7, #4]
 80095fc:	460b      	mov	r3, r1
 80095fe:	70fb      	strb	r3, [r7, #3]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009606:	69db      	ldr	r3, [r3, #28]
 8009608:	60bb      	str	r3, [r7, #8]
  uint8_t res;

  if ((phost->gState == HOST_CLASS) && (MSC_Handle->unit[lun].error == MSC_OK))
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	781b      	ldrb	r3, [r3, #0]
 800960e:	b2db      	uxtb	r3, r3
 8009610:	2b0b      	cmp	r3, #11
 8009612:	d10c      	bne.n	800962e <USBH_MSC_UnitIsReady+0x3a>
 8009614:	78fb      	ldrb	r3, [r7, #3]
 8009616:	68ba      	ldr	r2, [r7, #8]
 8009618:	2134      	movs	r1, #52	; 0x34
 800961a:	fb01 f303 	mul.w	r3, r1, r3
 800961e:	4413      	add	r3, r2
 8009620:	3391      	adds	r3, #145	; 0x91
 8009622:	781b      	ldrb	r3, [r3, #0]
 8009624:	2b00      	cmp	r3, #0
 8009626:	d102      	bne.n	800962e <USBH_MSC_UnitIsReady+0x3a>
  {
    res = 1U;
 8009628:	2301      	movs	r3, #1
 800962a:	73fb      	strb	r3, [r7, #15]
 800962c:	e001      	b.n	8009632 <USBH_MSC_UnitIsReady+0x3e>
  }
  else
  {
    res = 0U;
 800962e:	2300      	movs	r3, #0
 8009630:	73fb      	strb	r3, [r7, #15]
  }

  return res;
 8009632:	7bfb      	ldrb	r3, [r7, #15]
}
 8009634:	4618      	mov	r0, r3
 8009636:	3714      	adds	r7, #20
 8009638:	46bd      	mov	sp, r7
 800963a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800963e:	4770      	bx	lr

08009640 <USBH_MSC_GetLUNInfo>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_GetLUNInfo(USBH_HandleTypeDef *phost, uint8_t lun, MSC_LUNTypeDef *info)
{
 8009640:	b580      	push	{r7, lr}
 8009642:	b086      	sub	sp, #24
 8009644:	af00      	add	r7, sp, #0
 8009646:	60f8      	str	r0, [r7, #12]
 8009648:	460b      	mov	r3, r1
 800964a:	607a      	str	r2, [r7, #4]
 800964c:	72fb      	strb	r3, [r7, #11]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800964e:	68fb      	ldr	r3, [r7, #12]
 8009650:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009654:	69db      	ldr	r3, [r3, #28]
 8009656:	617b      	str	r3, [r7, #20]
  if (phost->gState == HOST_CLASS)
 8009658:	68fb      	ldr	r3, [r7, #12]
 800965a:	781b      	ldrb	r3, [r3, #0]
 800965c:	b2db      	uxtb	r3, r3
 800965e:	2b0b      	cmp	r3, #11
 8009660:	d10d      	bne.n	800967e <USBH_MSC_GetLUNInfo+0x3e>
  {
    USBH_memcpy(info, &MSC_Handle->unit[lun], sizeof(MSC_LUNTypeDef));
 8009662:	7afb      	ldrb	r3, [r7, #11]
 8009664:	2234      	movs	r2, #52	; 0x34
 8009666:	fb02 f303 	mul.w	r3, r2, r3
 800966a:	3390      	adds	r3, #144	; 0x90
 800966c:	697a      	ldr	r2, [r7, #20]
 800966e:	4413      	add	r3, r2
 8009670:	2234      	movs	r2, #52	; 0x34
 8009672:	4619      	mov	r1, r3
 8009674:	6878      	ldr	r0, [r7, #4]
 8009676:	f005 fd21 	bl	800f0bc <memcpy>
    return USBH_OK;
 800967a:	2300      	movs	r3, #0
 800967c:	e000      	b.n	8009680 <USBH_MSC_GetLUNInfo+0x40>
  }
  else
  {
    return USBH_FAIL;
 800967e:	2302      	movs	r3, #2
  }
}
 8009680:	4618      	mov	r0, r3
 8009682:	3718      	adds	r7, #24
 8009684:	46bd      	mov	sp, r7
 8009686:	bd80      	pop	{r7, pc}

08009688 <USBH_MSC_Read>:
USBH_StatusTypeDef USBH_MSC_Read(USBH_HandleTypeDef *phost,
                                 uint8_t lun,
                                 uint32_t address,
                                 uint8_t *pbuf,
                                 uint32_t length)
{
 8009688:	b580      	push	{r7, lr}
 800968a:	b088      	sub	sp, #32
 800968c:	af02      	add	r7, sp, #8
 800968e:	60f8      	str	r0, [r7, #12]
 8009690:	607a      	str	r2, [r7, #4]
 8009692:	603b      	str	r3, [r7, #0]
 8009694:	460b      	mov	r3, r1
 8009696:	72fb      	strb	r3, [r7, #11]
  uint32_t timeout;
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800969e:	69db      	ldr	r3, [r3, #28]
 80096a0:	617b      	str	r3, [r7, #20]

  if ((phost->device.is_connected == 0U) ||
 80096a2:	68fb      	ldr	r3, [r7, #12]
 80096a4:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 80096a8:	b2db      	uxtb	r3, r3
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	d00e      	beq.n	80096cc <USBH_MSC_Read+0x44>
      (phost->gState != HOST_CLASS) ||
 80096ae:	68fb      	ldr	r3, [r7, #12]
 80096b0:	781b      	ldrb	r3, [r3, #0]
 80096b2:	b2db      	uxtb	r3, r3
  if ((phost->device.is_connected == 0U) ||
 80096b4:	2b0b      	cmp	r3, #11
 80096b6:	d109      	bne.n	80096cc <USBH_MSC_Read+0x44>
      (MSC_Handle->unit[lun].state != MSC_IDLE))
 80096b8:	7afb      	ldrb	r3, [r7, #11]
 80096ba:	697a      	ldr	r2, [r7, #20]
 80096bc:	2134      	movs	r1, #52	; 0x34
 80096be:	fb01 f303 	mul.w	r3, r1, r3
 80096c2:	4413      	add	r3, r2
 80096c4:	3390      	adds	r3, #144	; 0x90
 80096c6:	781b      	ldrb	r3, [r3, #0]
      (phost->gState != HOST_CLASS) ||
 80096c8:	2b01      	cmp	r3, #1
 80096ca:	d001      	beq.n	80096d0 <USBH_MSC_Read+0x48>
  {
    return  USBH_FAIL;
 80096cc:	2302      	movs	r3, #2
 80096ce:	e040      	b.n	8009752 <USBH_MSC_Read+0xca>
  }

  MSC_Handle->state = MSC_READ;
 80096d0:	697b      	ldr	r3, [r7, #20]
 80096d2:	2206      	movs	r2, #6
 80096d4:	731a      	strb	r2, [r3, #12]
  MSC_Handle->unit[lun].state = MSC_READ;
 80096d6:	7afb      	ldrb	r3, [r7, #11]
 80096d8:	697a      	ldr	r2, [r7, #20]
 80096da:	2134      	movs	r1, #52	; 0x34
 80096dc:	fb01 f303 	mul.w	r3, r1, r3
 80096e0:	4413      	add	r3, r2
 80096e2:	3390      	adds	r3, #144	; 0x90
 80096e4:	2206      	movs	r2, #6
 80096e6:	701a      	strb	r2, [r3, #0]
  MSC_Handle->rw_lun = lun;
 80096e8:	7afb      	ldrb	r3, [r7, #11]
 80096ea:	b29a      	uxth	r2, r3
 80096ec:	697b      	ldr	r3, [r7, #20]
 80096ee:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa

  USBH_MSC_SCSI_Read(phost, lun, address, pbuf, length);
 80096f2:	7af9      	ldrb	r1, [r7, #11]
 80096f4:	6a3b      	ldr	r3, [r7, #32]
 80096f6:	9300      	str	r3, [sp, #0]
 80096f8:	683b      	ldr	r3, [r7, #0]
 80096fa:	687a      	ldr	r2, [r7, #4]
 80096fc:	68f8      	ldr	r0, [r7, #12]
 80096fe:	f000 fd78 	bl	800a1f2 <USBH_MSC_SCSI_Read>

  timeout = phost->Timer;
 8009702:	68fb      	ldr	r3, [r7, #12]
 8009704:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8009708:	613b      	str	r3, [r7, #16]

  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800970a:	e016      	b.n	800973a <USBH_MSC_Read+0xb2>
  {
    if (((phost->Timer - timeout) > (10000U * length)) || (phost->device.is_connected == 0U))
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	f8d3 23c4 	ldr.w	r2, [r3, #964]	; 0x3c4
 8009712:	693b      	ldr	r3, [r7, #16]
 8009714:	1ad2      	subs	r2, r2, r3
 8009716:	6a3b      	ldr	r3, [r7, #32]
 8009718:	f242 7110 	movw	r1, #10000	; 0x2710
 800971c:	fb01 f303 	mul.w	r3, r1, r3
 8009720:	429a      	cmp	r2, r3
 8009722:	d805      	bhi.n	8009730 <USBH_MSC_Read+0xa8>
 8009724:	68fb      	ldr	r3, [r7, #12]
 8009726:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800972a:	b2db      	uxtb	r3, r3
 800972c:	2b00      	cmp	r3, #0
 800972e:	d104      	bne.n	800973a <USBH_MSC_Read+0xb2>
    {
      MSC_Handle->state = MSC_IDLE;
 8009730:	697b      	ldr	r3, [r7, #20]
 8009732:	2201      	movs	r2, #1
 8009734:	731a      	strb	r2, [r3, #12]
      return USBH_FAIL;
 8009736:	2302      	movs	r3, #2
 8009738:	e00b      	b.n	8009752 <USBH_MSC_Read+0xca>
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800973a:	7afb      	ldrb	r3, [r7, #11]
 800973c:	4619      	mov	r1, r3
 800973e:	68f8      	ldr	r0, [r7, #12]
 8009740:	f7ff fe4c 	bl	80093dc <USBH_MSC_RdWrProcess>
 8009744:	4603      	mov	r3, r0
 8009746:	2b01      	cmp	r3, #1
 8009748:	d0e0      	beq.n	800970c <USBH_MSC_Read+0x84>
    }
  }
  MSC_Handle->state = MSC_IDLE;
 800974a:	697b      	ldr	r3, [r7, #20]
 800974c:	2201      	movs	r2, #1
 800974e:	731a      	strb	r2, [r3, #12]

  return USBH_OK;
 8009750:	2300      	movs	r3, #0
}
 8009752:	4618      	mov	r0, r3
 8009754:	3718      	adds	r7, #24
 8009756:	46bd      	mov	sp, r7
 8009758:	bd80      	pop	{r7, pc}

0800975a <USBH_MSC_Write>:
USBH_StatusTypeDef USBH_MSC_Write(USBH_HandleTypeDef *phost,
                                  uint8_t lun,
                                  uint32_t address,
                                  uint8_t *pbuf,
                                  uint32_t length)
{
 800975a:	b580      	push	{r7, lr}
 800975c:	b088      	sub	sp, #32
 800975e:	af02      	add	r7, sp, #8
 8009760:	60f8      	str	r0, [r7, #12]
 8009762:	607a      	str	r2, [r7, #4]
 8009764:	603b      	str	r3, [r7, #0]
 8009766:	460b      	mov	r3, r1
 8009768:	72fb      	strb	r3, [r7, #11]
  uint32_t timeout;
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800976a:	68fb      	ldr	r3, [r7, #12]
 800976c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009770:	69db      	ldr	r3, [r3, #28]
 8009772:	617b      	str	r3, [r7, #20]

  if ((phost->device.is_connected == 0U) ||
 8009774:	68fb      	ldr	r3, [r7, #12]
 8009776:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800977a:	b2db      	uxtb	r3, r3
 800977c:	2b00      	cmp	r3, #0
 800977e:	d00e      	beq.n	800979e <USBH_MSC_Write+0x44>
      (phost->gState != HOST_CLASS) ||
 8009780:	68fb      	ldr	r3, [r7, #12]
 8009782:	781b      	ldrb	r3, [r3, #0]
 8009784:	b2db      	uxtb	r3, r3
  if ((phost->device.is_connected == 0U) ||
 8009786:	2b0b      	cmp	r3, #11
 8009788:	d109      	bne.n	800979e <USBH_MSC_Write+0x44>
      (MSC_Handle->unit[lun].state != MSC_IDLE))
 800978a:	7afb      	ldrb	r3, [r7, #11]
 800978c:	697a      	ldr	r2, [r7, #20]
 800978e:	2134      	movs	r1, #52	; 0x34
 8009790:	fb01 f303 	mul.w	r3, r1, r3
 8009794:	4413      	add	r3, r2
 8009796:	3390      	adds	r3, #144	; 0x90
 8009798:	781b      	ldrb	r3, [r3, #0]
      (phost->gState != HOST_CLASS) ||
 800979a:	2b01      	cmp	r3, #1
 800979c:	d001      	beq.n	80097a2 <USBH_MSC_Write+0x48>
  {
    return  USBH_FAIL;
 800979e:	2302      	movs	r3, #2
 80097a0:	e040      	b.n	8009824 <USBH_MSC_Write+0xca>
  }

  MSC_Handle->state = MSC_WRITE;
 80097a2:	697b      	ldr	r3, [r7, #20]
 80097a4:	2207      	movs	r2, #7
 80097a6:	731a      	strb	r2, [r3, #12]
  MSC_Handle->unit[lun].state = MSC_WRITE;
 80097a8:	7afb      	ldrb	r3, [r7, #11]
 80097aa:	697a      	ldr	r2, [r7, #20]
 80097ac:	2134      	movs	r1, #52	; 0x34
 80097ae:	fb01 f303 	mul.w	r3, r1, r3
 80097b2:	4413      	add	r3, r2
 80097b4:	3390      	adds	r3, #144	; 0x90
 80097b6:	2207      	movs	r2, #7
 80097b8:	701a      	strb	r2, [r3, #0]
  MSC_Handle->rw_lun = lun;
 80097ba:	7afb      	ldrb	r3, [r7, #11]
 80097bc:	b29a      	uxth	r2, r3
 80097be:	697b      	ldr	r3, [r7, #20]
 80097c0:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa

  USBH_MSC_SCSI_Write(phost, lun, address, pbuf, length);
 80097c4:	7af9      	ldrb	r1, [r7, #11]
 80097c6:	6a3b      	ldr	r3, [r7, #32]
 80097c8:	9300      	str	r3, [sp, #0]
 80097ca:	683b      	ldr	r3, [r7, #0]
 80097cc:	687a      	ldr	r2, [r7, #4]
 80097ce:	68f8      	ldr	r0, [r7, #12]
 80097d0:	f000 fca4 	bl	800a11c <USBH_MSC_SCSI_Write>

  timeout = phost->Timer;
 80097d4:	68fb      	ldr	r3, [r7, #12]
 80097d6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80097da:	613b      	str	r3, [r7, #16]
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 80097dc:	e016      	b.n	800980c <USBH_MSC_Write+0xb2>
  {
    if (((phost->Timer - timeout) > (10000U * length)) || (phost->device.is_connected == 0U))
 80097de:	68fb      	ldr	r3, [r7, #12]
 80097e0:	f8d3 23c4 	ldr.w	r2, [r3, #964]	; 0x3c4
 80097e4:	693b      	ldr	r3, [r7, #16]
 80097e6:	1ad2      	subs	r2, r2, r3
 80097e8:	6a3b      	ldr	r3, [r7, #32]
 80097ea:	f242 7110 	movw	r1, #10000	; 0x2710
 80097ee:	fb01 f303 	mul.w	r3, r1, r3
 80097f2:	429a      	cmp	r2, r3
 80097f4:	d805      	bhi.n	8009802 <USBH_MSC_Write+0xa8>
 80097f6:	68fb      	ldr	r3, [r7, #12]
 80097f8:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 80097fc:	b2db      	uxtb	r3, r3
 80097fe:	2b00      	cmp	r3, #0
 8009800:	d104      	bne.n	800980c <USBH_MSC_Write+0xb2>
    {
      MSC_Handle->state = MSC_IDLE;
 8009802:	697b      	ldr	r3, [r7, #20]
 8009804:	2201      	movs	r2, #1
 8009806:	731a      	strb	r2, [r3, #12]
      return USBH_FAIL;
 8009808:	2302      	movs	r3, #2
 800980a:	e00b      	b.n	8009824 <USBH_MSC_Write+0xca>
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800980c:	7afb      	ldrb	r3, [r7, #11]
 800980e:	4619      	mov	r1, r3
 8009810:	68f8      	ldr	r0, [r7, #12]
 8009812:	f7ff fde3 	bl	80093dc <USBH_MSC_RdWrProcess>
 8009816:	4603      	mov	r3, r0
 8009818:	2b01      	cmp	r3, #1
 800981a:	d0e0      	beq.n	80097de <USBH_MSC_Write+0x84>
    }
  }
  MSC_Handle->state = MSC_IDLE;
 800981c:	697b      	ldr	r3, [r7, #20]
 800981e:	2201      	movs	r2, #1
 8009820:	731a      	strb	r2, [r3, #12]
  return USBH_OK;
 8009822:	2300      	movs	r3, #0
}
 8009824:	4618      	mov	r0, r3
 8009826:	3718      	adds	r7, #24
 8009828:	46bd      	mov	sp, r7
 800982a:	bd80      	pop	{r7, pc}

0800982c <USBH_MSC_BOT_REQ_Reset>:
  *         The function the MSC BOT Reset request.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_REQ_Reset(USBH_HandleTypeDef *phost)
{
 800982c:	b580      	push	{r7, lr}
 800982e:	b082      	sub	sp, #8
 8009830:	af00      	add	r7, sp, #0
 8009832:	6078      	str	r0, [r7, #4]

  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	2221      	movs	r2, #33	; 0x21
 8009838:	741a      	strb	r2, [r3, #16]
                                         | USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = USB_REQ_BOT_RESET;
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	22ff      	movs	r2, #255	; 0xff
 800983e:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	2200      	movs	r2, #0
 8009844:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	2200      	movs	r2, #0
 800984a:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = 0U;
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	2200      	movs	r2, #0
 8009850:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, 0U, 0U);
 8009852:	2200      	movs	r2, #0
 8009854:	2100      	movs	r1, #0
 8009856:	6878      	ldr	r0, [r7, #4]
 8009858:	f001 ff67 	bl	800b72a <USBH_CtlReq>
 800985c:	4603      	mov	r3, r0
}
 800985e:	4618      	mov	r0, r3
 8009860:	3708      	adds	r7, #8
 8009862:	46bd      	mov	sp, r7
 8009864:	bd80      	pop	{r7, pc}

08009866 <USBH_MSC_BOT_REQ_GetMaxLUN>:
  * @param  phost: Host handle
  * @param  Maxlun: pointer to Maxlun variable
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_REQ_GetMaxLUN(USBH_HandleTypeDef *phost, uint8_t *Maxlun)
{
 8009866:	b580      	push	{r7, lr}
 8009868:	b082      	sub	sp, #8
 800986a:	af00      	add	r7, sp, #0
 800986c:	6078      	str	r0, [r7, #4]
 800986e:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	22a1      	movs	r2, #161	; 0xa1
 8009874:	741a      	strb	r2, [r3, #16]
                                         | USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = USB_REQ_GET_MAX_LUN;
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	22fe      	movs	r2, #254	; 0xfe
 800987a:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	2200      	movs	r2, #0
 8009880:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	2200      	movs	r2, #0
 8009886:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = 1U;
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	2201      	movs	r2, #1
 800988c:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, Maxlun, 1U);
 800988e:	2201      	movs	r2, #1
 8009890:	6839      	ldr	r1, [r7, #0]
 8009892:	6878      	ldr	r0, [r7, #4]
 8009894:	f001 ff49 	bl	800b72a <USBH_CtlReq>
 8009898:	4603      	mov	r3, r0
}
 800989a:	4618      	mov	r0, r3
 800989c:	3708      	adds	r7, #8
 800989e:	46bd      	mov	sp, r7
 80098a0:	bd80      	pop	{r7, pc}
	...

080098a4 <USBH_MSC_BOT_Init>:
  *         The function Initializes the BOT protocol.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_Init(USBH_HandleTypeDef *phost)
{
 80098a4:	b480      	push	{r7}
 80098a6:	b085      	sub	sp, #20
 80098a8:	af00      	add	r7, sp, #0
 80098aa:	6078      	str	r0, [r7, #4]

  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80098b2:	69db      	ldr	r3, [r3, #28]
 80098b4:	60fb      	str	r3, [r7, #12]

  MSC_Handle->hbot.cbw.field.Signature = BOT_CBW_SIGNATURE;
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	4a09      	ldr	r2, [pc, #36]	; (80098e0 <USBH_MSC_BOT_Init+0x3c>)
 80098ba:	655a      	str	r2, [r3, #84]	; 0x54
  MSC_Handle->hbot.cbw.field.Tag = BOT_CBW_TAG;
 80098bc:	68fb      	ldr	r3, [r7, #12]
 80098be:	4a09      	ldr	r2, [pc, #36]	; (80098e4 <USBH_MSC_BOT_Init+0x40>)
 80098c0:	659a      	str	r2, [r3, #88]	; 0x58
  MSC_Handle->hbot.state = BOT_SEND_CBW;
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	2201      	movs	r2, #1
 80098c6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  MSC_Handle->hbot.cmd_state = BOT_CMD_SEND;
 80098ca:	68fb      	ldr	r3, [r7, #12]
 80098cc:	2201      	movs	r2, #1
 80098ce:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52

  return USBH_OK;
 80098d2:	2300      	movs	r3, #0
}
 80098d4:	4618      	mov	r0, r3
 80098d6:	3714      	adds	r7, #20
 80098d8:	46bd      	mov	sp, r7
 80098da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098de:	4770      	bx	lr
 80098e0:	43425355 	.word	0x43425355
 80098e4:	20304050 	.word	0x20304050

080098e8 <USBH_MSC_BOT_Process>:
  * @param  phost: Host handle
  * @param  lun: Logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_Process(USBH_HandleTypeDef *phost, uint8_t lun)
{
 80098e8:	b580      	push	{r7, lr}
 80098ea:	b088      	sub	sp, #32
 80098ec:	af02      	add	r7, sp, #8
 80098ee:	6078      	str	r0, [r7, #4]
 80098f0:	460b      	mov	r3, r1
 80098f2:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef   status = USBH_BUSY;
 80098f4:	2301      	movs	r3, #1
 80098f6:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef   error  = USBH_BUSY;
 80098f8:	2301      	movs	r3, #1
 80098fa:	75bb      	strb	r3, [r7, #22]
  BOT_CSWStatusTypeDef CSW_Status = BOT_CSW_CMD_FAILED;
 80098fc:	2301      	movs	r3, #1
 80098fe:	757b      	strb	r3, [r7, #21]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8009900:	2300      	movs	r3, #0
 8009902:	753b      	strb	r3, [r7, #20]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800990a:	69db      	ldr	r3, [r3, #28]
 800990c:	613b      	str	r3, [r7, #16]
  uint8_t toggle = 0U;
 800990e:	2300      	movs	r3, #0
 8009910:	73fb      	strb	r3, [r7, #15]

  switch (MSC_Handle->hbot.state)
 8009912:	693b      	ldr	r3, [r7, #16]
 8009914:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8009918:	3b01      	subs	r3, #1
 800991a:	2b0a      	cmp	r3, #10
 800991c:	f200 819e 	bhi.w	8009c5c <USBH_MSC_BOT_Process+0x374>
 8009920:	a201      	add	r2, pc, #4	; (adr r2, 8009928 <USBH_MSC_BOT_Process+0x40>)
 8009922:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009926:	bf00      	nop
 8009928:	08009955 	.word	0x08009955
 800992c:	0800997d 	.word	0x0800997d
 8009930:	080099e7 	.word	0x080099e7
 8009934:	08009a05 	.word	0x08009a05
 8009938:	08009a89 	.word	0x08009a89
 800993c:	08009aab 	.word	0x08009aab
 8009940:	08009b43 	.word	0x08009b43
 8009944:	08009b5f 	.word	0x08009b5f
 8009948:	08009bb1 	.word	0x08009bb1
 800994c:	08009be1 	.word	0x08009be1
 8009950:	08009c43 	.word	0x08009c43
  {
    case BOT_SEND_CBW:
      MSC_Handle->hbot.cbw.field.LUN = lun;
 8009954:	693b      	ldr	r3, [r7, #16]
 8009956:	78fa      	ldrb	r2, [r7, #3]
 8009958:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
      MSC_Handle->hbot.state = BOT_SEND_CBW_WAIT;
 800995c:	693b      	ldr	r3, [r7, #16]
 800995e:	2202      	movs	r2, #2
 8009960:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      USBH_BulkSendData(phost, MSC_Handle->hbot.cbw.data,
 8009964:	693b      	ldr	r3, [r7, #16]
 8009966:	f103 0154 	add.w	r1, r3, #84	; 0x54
 800996a:	693b      	ldr	r3, [r7, #16]
 800996c:	795b      	ldrb	r3, [r3, #5]
 800996e:	2201      	movs	r2, #1
 8009970:	9200      	str	r2, [sp, #0]
 8009972:	221f      	movs	r2, #31
 8009974:	6878      	ldr	r0, [r7, #4]
 8009976:	f002 f8f4 	bl	800bb62 <USBH_BulkSendData>
                        BOT_CBW_LENGTH, MSC_Handle->OutPipe, 1U);

      break;
 800997a:	e17e      	b.n	8009c7a <USBH_MSC_BOT_Process+0x392>

    case BOT_SEND_CBW_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->OutPipe);
 800997c:	693b      	ldr	r3, [r7, #16]
 800997e:	795b      	ldrb	r3, [r3, #5]
 8009980:	4619      	mov	r1, r3
 8009982:	6878      	ldr	r0, [r7, #4]
 8009984:	f005 fa82 	bl	800ee8c <USBH_LL_GetURBState>
 8009988:	4603      	mov	r3, r0
 800998a:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 800998c:	7d3b      	ldrb	r3, [r7, #20]
 800998e:	2b01      	cmp	r3, #1
 8009990:	d118      	bne.n	80099c4 <USBH_MSC_BOT_Process+0xdc>
      {
        if (MSC_Handle->hbot.cbw.field.DataTransferLength != 0U)
 8009992:	693b      	ldr	r3, [r7, #16]
 8009994:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009996:	2b00      	cmp	r3, #0
 8009998:	d00f      	beq.n	80099ba <USBH_MSC_BOT_Process+0xd2>
        {
          /* If there is Data Transfer Stage */
          if (((MSC_Handle->hbot.cbw.field.Flags) & USB_REQ_DIR_MASK) == USB_D2H)
 800999a:	693b      	ldr	r3, [r7, #16]
 800999c:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 80099a0:	b25b      	sxtb	r3, r3
 80099a2:	2b00      	cmp	r3, #0
 80099a4:	da04      	bge.n	80099b0 <USBH_MSC_BOT_Process+0xc8>
          {
            /* Data Direction is IN */
            MSC_Handle->hbot.state = BOT_DATA_IN;
 80099a6:	693b      	ldr	r3, [r7, #16]
 80099a8:	2203      	movs	r2, #3
 80099aa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 80099ae:	e157      	b.n	8009c60 <USBH_MSC_BOT_Process+0x378>
            MSC_Handle->hbot.state = BOT_DATA_OUT;
 80099b0:	693b      	ldr	r3, [r7, #16]
 80099b2:	2205      	movs	r2, #5
 80099b4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 80099b8:	e152      	b.n	8009c60 <USBH_MSC_BOT_Process+0x378>
          MSC_Handle->hbot.state = BOT_RECEIVE_CSW;
 80099ba:	693b      	ldr	r3, [r7, #16]
 80099bc:	2207      	movs	r2, #7
 80099be:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 80099c2:	e14d      	b.n	8009c60 <USBH_MSC_BOT_Process+0x378>
      else if (URB_Status == USBH_URB_NOTREADY)
 80099c4:	7d3b      	ldrb	r3, [r7, #20]
 80099c6:	2b02      	cmp	r3, #2
 80099c8:	d104      	bne.n	80099d4 <USBH_MSC_BOT_Process+0xec>
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 80099ca:	693b      	ldr	r3, [r7, #16]
 80099cc:	2201      	movs	r2, #1
 80099ce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 80099d2:	e145      	b.n	8009c60 <USBH_MSC_BOT_Process+0x378>
        if (URB_Status == USBH_URB_STALL)
 80099d4:	7d3b      	ldrb	r3, [r7, #20]
 80099d6:	2b05      	cmp	r3, #5
 80099d8:	f040 8142 	bne.w	8009c60 <USBH_MSC_BOT_Process+0x378>
          MSC_Handle->hbot.state  = BOT_ERROR_OUT;
 80099dc:	693b      	ldr	r3, [r7, #16]
 80099de:	220a      	movs	r2, #10
 80099e0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 80099e4:	e13c      	b.n	8009c60 <USBH_MSC_BOT_Process+0x378>

    case BOT_DATA_IN:
      /* Send first packet */
      USBH_BulkReceiveData(phost, MSC_Handle->hbot.pbuf,
 80099e6:	693b      	ldr	r3, [r7, #16]
 80099e8:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 80099ec:	693b      	ldr	r3, [r7, #16]
 80099ee:	895a      	ldrh	r2, [r3, #10]
 80099f0:	693b      	ldr	r3, [r7, #16]
 80099f2:	791b      	ldrb	r3, [r3, #4]
 80099f4:	6878      	ldr	r0, [r7, #4]
 80099f6:	f002 f8d9 	bl	800bbac <USBH_BulkReceiveData>
                           MSC_Handle->InEpSize, MSC_Handle->InPipe);

      MSC_Handle->hbot.state = BOT_DATA_IN_WAIT;
 80099fa:	693b      	ldr	r3, [r7, #16]
 80099fc:	2204      	movs	r2, #4
 80099fe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

      break;
 8009a02:	e13a      	b.n	8009c7a <USBH_MSC_BOT_Process+0x392>

    case BOT_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->InPipe);
 8009a04:	693b      	ldr	r3, [r7, #16]
 8009a06:	791b      	ldrb	r3, [r3, #4]
 8009a08:	4619      	mov	r1, r3
 8009a0a:	6878      	ldr	r0, [r7, #4]
 8009a0c:	f005 fa3e 	bl	800ee8c <USBH_LL_GetURBState>
 8009a10:	4603      	mov	r3, r0
 8009a12:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 8009a14:	7d3b      	ldrb	r3, [r7, #20]
 8009a16:	2b01      	cmp	r3, #1
 8009a18:	d12d      	bne.n	8009a76 <USBH_MSC_BOT_Process+0x18e>
      {
        /* Adjust Data pointer and data length */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > MSC_Handle->InEpSize)
 8009a1a:	693b      	ldr	r3, [r7, #16]
 8009a1c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009a1e:	693a      	ldr	r2, [r7, #16]
 8009a20:	8952      	ldrh	r2, [r2, #10]
 8009a22:	4293      	cmp	r3, r2
 8009a24:	d910      	bls.n	8009a48 <USBH_MSC_BOT_Process+0x160>
        {
          MSC_Handle->hbot.pbuf += MSC_Handle->InEpSize;
 8009a26:	693b      	ldr	r3, [r7, #16]
 8009a28:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009a2c:	693a      	ldr	r2, [r7, #16]
 8009a2e:	8952      	ldrh	r2, [r2, #10]
 8009a30:	441a      	add	r2, r3
 8009a32:	693b      	ldr	r3, [r7, #16]
 8009a34:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          MSC_Handle->hbot.cbw.field.DataTransferLength -= MSC_Handle->InEpSize;
 8009a38:	693b      	ldr	r3, [r7, #16]
 8009a3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009a3c:	693a      	ldr	r2, [r7, #16]
 8009a3e:	8952      	ldrh	r2, [r2, #10]
 8009a40:	1a9a      	subs	r2, r3, r2
 8009a42:	693b      	ldr	r3, [r7, #16]
 8009a44:	65da      	str	r2, [r3, #92]	; 0x5c
 8009a46:	e002      	b.n	8009a4e <USBH_MSC_BOT_Process+0x166>
        }
        else
        {
          MSC_Handle->hbot.cbw.field.DataTransferLength = 0U;
 8009a48:	693b      	ldr	r3, [r7, #16]
 8009a4a:	2200      	movs	r2, #0
 8009a4c:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* More Data To be Received */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > 0U)
 8009a4e:	693b      	ldr	r3, [r7, #16]
 8009a50:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d00a      	beq.n	8009a6c <USBH_MSC_BOT_Process+0x184>
        {
          /* Send next packet */
          USBH_BulkReceiveData(phost, MSC_Handle->hbot.pbuf,
 8009a56:	693b      	ldr	r3, [r7, #16]
 8009a58:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 8009a5c:	693b      	ldr	r3, [r7, #16]
 8009a5e:	895a      	ldrh	r2, [r3, #10]
 8009a60:	693b      	ldr	r3, [r7, #16]
 8009a62:	791b      	ldrb	r3, [r3, #4]
 8009a64:	6878      	ldr	r0, [r7, #4]
 8009a66:	f002 f8a1 	bl	800bbac <USBH_BulkReceiveData>
#endif
      }
      else
      {
      }
      break;
 8009a6a:	e0fb      	b.n	8009c64 <USBH_MSC_BOT_Process+0x37c>
          MSC_Handle->hbot.state  = BOT_RECEIVE_CSW;
 8009a6c:	693b      	ldr	r3, [r7, #16]
 8009a6e:	2207      	movs	r2, #7
 8009a70:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 8009a74:	e0f6      	b.n	8009c64 <USBH_MSC_BOT_Process+0x37c>
      else if (URB_Status == USBH_URB_STALL)
 8009a76:	7d3b      	ldrb	r3, [r7, #20]
 8009a78:	2b05      	cmp	r3, #5
 8009a7a:	f040 80f3 	bne.w	8009c64 <USBH_MSC_BOT_Process+0x37c>
        MSC_Handle->hbot.state  = BOT_ERROR_IN;
 8009a7e:	693b      	ldr	r3, [r7, #16]
 8009a80:	2209      	movs	r2, #9
 8009a82:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 8009a86:	e0ed      	b.n	8009c64 <USBH_MSC_BOT_Process+0x37c>

    case BOT_DATA_OUT:

      USBH_BulkSendData(phost, MSC_Handle->hbot.pbuf,
 8009a88:	693b      	ldr	r3, [r7, #16]
 8009a8a:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 8009a8e:	693b      	ldr	r3, [r7, #16]
 8009a90:	891a      	ldrh	r2, [r3, #8]
 8009a92:	693b      	ldr	r3, [r7, #16]
 8009a94:	795b      	ldrb	r3, [r3, #5]
 8009a96:	2001      	movs	r0, #1
 8009a98:	9000      	str	r0, [sp, #0]
 8009a9a:	6878      	ldr	r0, [r7, #4]
 8009a9c:	f002 f861 	bl	800bb62 <USBH_BulkSendData>
                        MSC_Handle->OutEpSize, MSC_Handle->OutPipe, 1U);

      MSC_Handle->hbot.state  = BOT_DATA_OUT_WAIT;
 8009aa0:	693b      	ldr	r3, [r7, #16]
 8009aa2:	2206      	movs	r2, #6
 8009aa4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 8009aa8:	e0e7      	b.n	8009c7a <USBH_MSC_BOT_Process+0x392>

    case BOT_DATA_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->OutPipe);
 8009aaa:	693b      	ldr	r3, [r7, #16]
 8009aac:	795b      	ldrb	r3, [r3, #5]
 8009aae:	4619      	mov	r1, r3
 8009ab0:	6878      	ldr	r0, [r7, #4]
 8009ab2:	f005 f9eb 	bl	800ee8c <USBH_LL_GetURBState>
 8009ab6:	4603      	mov	r3, r0
 8009ab8:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 8009aba:	7d3b      	ldrb	r3, [r7, #20]
 8009abc:	2b01      	cmp	r3, #1
 8009abe:	d12f      	bne.n	8009b20 <USBH_MSC_BOT_Process+0x238>
      {
        /* Adjust Data pointer and data length */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > MSC_Handle->OutEpSize)
 8009ac0:	693b      	ldr	r3, [r7, #16]
 8009ac2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009ac4:	693a      	ldr	r2, [r7, #16]
 8009ac6:	8912      	ldrh	r2, [r2, #8]
 8009ac8:	4293      	cmp	r3, r2
 8009aca:	d910      	bls.n	8009aee <USBH_MSC_BOT_Process+0x206>
        {
          MSC_Handle->hbot.pbuf += MSC_Handle->OutEpSize;
 8009acc:	693b      	ldr	r3, [r7, #16]
 8009ace:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009ad2:	693a      	ldr	r2, [r7, #16]
 8009ad4:	8912      	ldrh	r2, [r2, #8]
 8009ad6:	441a      	add	r2, r3
 8009ad8:	693b      	ldr	r3, [r7, #16]
 8009ada:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          MSC_Handle->hbot.cbw.field.DataTransferLength -= MSC_Handle->OutEpSize;
 8009ade:	693b      	ldr	r3, [r7, #16]
 8009ae0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009ae2:	693a      	ldr	r2, [r7, #16]
 8009ae4:	8912      	ldrh	r2, [r2, #8]
 8009ae6:	1a9a      	subs	r2, r3, r2
 8009ae8:	693b      	ldr	r3, [r7, #16]
 8009aea:	65da      	str	r2, [r3, #92]	; 0x5c
 8009aec:	e002      	b.n	8009af4 <USBH_MSC_BOT_Process+0x20c>
        }
        else
        {
          MSC_Handle->hbot.cbw.field.DataTransferLength = 0U;
 8009aee:	693b      	ldr	r3, [r7, #16]
 8009af0:	2200      	movs	r2, #0
 8009af2:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* More Data To be Sent */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > 0U)
 8009af4:	693b      	ldr	r3, [r7, #16]
 8009af6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009af8:	2b00      	cmp	r3, #0
 8009afa:	d00c      	beq.n	8009b16 <USBH_MSC_BOT_Process+0x22e>
        {
          USBH_BulkSendData(phost, MSC_Handle->hbot.pbuf,
 8009afc:	693b      	ldr	r3, [r7, #16]
 8009afe:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 8009b02:	693b      	ldr	r3, [r7, #16]
 8009b04:	891a      	ldrh	r2, [r3, #8]
 8009b06:	693b      	ldr	r3, [r7, #16]
 8009b08:	795b      	ldrb	r3, [r3, #5]
 8009b0a:	2001      	movs	r0, #1
 8009b0c:	9000      	str	r0, [sp, #0]
 8009b0e:	6878      	ldr	r0, [r7, #4]
 8009b10:	f002 f827 	bl	800bb62 <USBH_BulkSendData>
#endif
      }
      else
      {
      }
      break;
 8009b14:	e0a8      	b.n	8009c68 <USBH_MSC_BOT_Process+0x380>
          MSC_Handle->hbot.state  = BOT_RECEIVE_CSW;
 8009b16:	693b      	ldr	r3, [r7, #16]
 8009b18:	2207      	movs	r2, #7
 8009b1a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 8009b1e:	e0a3      	b.n	8009c68 <USBH_MSC_BOT_Process+0x380>
      else if (URB_Status == USBH_URB_NOTREADY)
 8009b20:	7d3b      	ldrb	r3, [r7, #20]
 8009b22:	2b02      	cmp	r3, #2
 8009b24:	d104      	bne.n	8009b30 <USBH_MSC_BOT_Process+0x248>
        MSC_Handle->hbot.state  = BOT_DATA_OUT;
 8009b26:	693b      	ldr	r3, [r7, #16]
 8009b28:	2205      	movs	r2, #5
 8009b2a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 8009b2e:	e09b      	b.n	8009c68 <USBH_MSC_BOT_Process+0x380>
      else if (URB_Status == USBH_URB_STALL)
 8009b30:	7d3b      	ldrb	r3, [r7, #20]
 8009b32:	2b05      	cmp	r3, #5
 8009b34:	f040 8098 	bne.w	8009c68 <USBH_MSC_BOT_Process+0x380>
        MSC_Handle->hbot.state  = BOT_ERROR_OUT;
 8009b38:	693b      	ldr	r3, [r7, #16]
 8009b3a:	220a      	movs	r2, #10
 8009b3c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 8009b40:	e092      	b.n	8009c68 <USBH_MSC_BOT_Process+0x380>

    case BOT_RECEIVE_CSW:

      USBH_BulkReceiveData(phost, MSC_Handle->hbot.csw.data,
 8009b42:	693b      	ldr	r3, [r7, #16]
 8009b44:	f103 0178 	add.w	r1, r3, #120	; 0x78
 8009b48:	693b      	ldr	r3, [r7, #16]
 8009b4a:	791b      	ldrb	r3, [r3, #4]
 8009b4c:	220d      	movs	r2, #13
 8009b4e:	6878      	ldr	r0, [r7, #4]
 8009b50:	f002 f82c 	bl	800bbac <USBH_BulkReceiveData>
                           BOT_CSW_LENGTH, MSC_Handle->InPipe);

      MSC_Handle->hbot.state  = BOT_RECEIVE_CSW_WAIT;
 8009b54:	693b      	ldr	r3, [r7, #16]
 8009b56:	2208      	movs	r2, #8
 8009b58:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 8009b5c:	e08d      	b.n	8009c7a <USBH_MSC_BOT_Process+0x392>

    case BOT_RECEIVE_CSW_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->InPipe);
 8009b5e:	693b      	ldr	r3, [r7, #16]
 8009b60:	791b      	ldrb	r3, [r3, #4]
 8009b62:	4619      	mov	r1, r3
 8009b64:	6878      	ldr	r0, [r7, #4]
 8009b66:	f005 f991 	bl	800ee8c <USBH_LL_GetURBState>
 8009b6a:	4603      	mov	r3, r0
 8009b6c:	753b      	strb	r3, [r7, #20]

      /* Decode CSW */
      if (URB_Status == USBH_URB_DONE)
 8009b6e:	7d3b      	ldrb	r3, [r7, #20]
 8009b70:	2b01      	cmp	r3, #1
 8009b72:	d115      	bne.n	8009ba0 <USBH_MSC_BOT_Process+0x2b8>
      {
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 8009b74:	693b      	ldr	r3, [r7, #16]
 8009b76:	2201      	movs	r2, #1
 8009b78:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        MSC_Handle->hbot.cmd_state = BOT_CMD_SEND;
 8009b7c:	693b      	ldr	r3, [r7, #16]
 8009b7e:	2201      	movs	r2, #1
 8009b80:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
        CSW_Status = USBH_MSC_DecodeCSW(phost);
 8009b84:	6878      	ldr	r0, [r7, #4]
 8009b86:	f000 f8a9 	bl	8009cdc <USBH_MSC_DecodeCSW>
 8009b8a:	4603      	mov	r3, r0
 8009b8c:	757b      	strb	r3, [r7, #21]

        if (CSW_Status == BOT_CSW_CMD_PASSED)
 8009b8e:	7d7b      	ldrb	r3, [r7, #21]
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	d102      	bne.n	8009b9a <USBH_MSC_BOT_Process+0x2b2>
        {
          status = USBH_OK;
 8009b94:	2300      	movs	r3, #0
 8009b96:	75fb      	strb	r3, [r7, #23]
#endif
      }
      else
      {
      }
      break;
 8009b98:	e068      	b.n	8009c6c <USBH_MSC_BOT_Process+0x384>
          status = USBH_FAIL;
 8009b9a:	2302      	movs	r3, #2
 8009b9c:	75fb      	strb	r3, [r7, #23]
      break;
 8009b9e:	e065      	b.n	8009c6c <USBH_MSC_BOT_Process+0x384>
      else if (URB_Status == USBH_URB_STALL)
 8009ba0:	7d3b      	ldrb	r3, [r7, #20]
 8009ba2:	2b05      	cmp	r3, #5
 8009ba4:	d162      	bne.n	8009c6c <USBH_MSC_BOT_Process+0x384>
        MSC_Handle->hbot.state  = BOT_ERROR_IN;
 8009ba6:	693b      	ldr	r3, [r7, #16]
 8009ba8:	2209      	movs	r2, #9
 8009baa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 8009bae:	e05d      	b.n	8009c6c <USBH_MSC_BOT_Process+0x384>

    case BOT_ERROR_IN:
      error = USBH_MSC_BOT_Abort(phost, lun, BOT_DIR_IN);
 8009bb0:	78fb      	ldrb	r3, [r7, #3]
 8009bb2:	2200      	movs	r2, #0
 8009bb4:	4619      	mov	r1, r3
 8009bb6:	6878      	ldr	r0, [r7, #4]
 8009bb8:	f000 f864 	bl	8009c84 <USBH_MSC_BOT_Abort>
 8009bbc:	4603      	mov	r3, r0
 8009bbe:	75bb      	strb	r3, [r7, #22]

      if (error == USBH_OK)
 8009bc0:	7dbb      	ldrb	r3, [r7, #22]
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	d104      	bne.n	8009bd0 <USBH_MSC_BOT_Process+0x2e8>
      {
        MSC_Handle->hbot.state = BOT_RECEIVE_CSW;
 8009bc6:	693b      	ldr	r3, [r7, #16]
 8009bc8:	2207      	movs	r2, #7
 8009bca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
      }
      else
      {
      }
      break;
 8009bce:	e04f      	b.n	8009c70 <USBH_MSC_BOT_Process+0x388>
      else if (error == USBH_UNRECOVERED_ERROR)
 8009bd0:	7dbb      	ldrb	r3, [r7, #22]
 8009bd2:	2b04      	cmp	r3, #4
 8009bd4:	d14c      	bne.n	8009c70 <USBH_MSC_BOT_Process+0x388>
        MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
 8009bd6:	693b      	ldr	r3, [r7, #16]
 8009bd8:	220b      	movs	r2, #11
 8009bda:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 8009bde:	e047      	b.n	8009c70 <USBH_MSC_BOT_Process+0x388>

    case BOT_ERROR_OUT:
      error = USBH_MSC_BOT_Abort(phost, lun, BOT_DIR_OUT);
 8009be0:	78fb      	ldrb	r3, [r7, #3]
 8009be2:	2201      	movs	r2, #1
 8009be4:	4619      	mov	r1, r3
 8009be6:	6878      	ldr	r0, [r7, #4]
 8009be8:	f000 f84c 	bl	8009c84 <USBH_MSC_BOT_Abort>
 8009bec:	4603      	mov	r3, r0
 8009bee:	75bb      	strb	r3, [r7, #22]

      if (error == USBH_OK)
 8009bf0:	7dbb      	ldrb	r3, [r7, #22]
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	d11d      	bne.n	8009c32 <USBH_MSC_BOT_Process+0x34a>
      {

        toggle = USBH_LL_GetToggle(phost, MSC_Handle->OutPipe);
 8009bf6:	693b      	ldr	r3, [r7, #16]
 8009bf8:	795b      	ldrb	r3, [r3, #5]
 8009bfa:	4619      	mov	r1, r3
 8009bfc:	6878      	ldr	r0, [r7, #4]
 8009bfe:	f005 f99f 	bl	800ef40 <USBH_LL_GetToggle>
 8009c02:	4603      	mov	r3, r0
 8009c04:	73fb      	strb	r3, [r7, #15]
        USBH_LL_SetToggle(phost, MSC_Handle->OutPipe, 1U - toggle);
 8009c06:	693b      	ldr	r3, [r7, #16]
 8009c08:	7959      	ldrb	r1, [r3, #5]
 8009c0a:	7bfb      	ldrb	r3, [r7, #15]
 8009c0c:	f1c3 0301 	rsb	r3, r3, #1
 8009c10:	b2db      	uxtb	r3, r3
 8009c12:	461a      	mov	r2, r3
 8009c14:	6878      	ldr	r0, [r7, #4]
 8009c16:	f005 f963 	bl	800eee0 <USBH_LL_SetToggle>
        USBH_LL_SetToggle(phost, MSC_Handle->InPipe, 0U);
 8009c1a:	693b      	ldr	r3, [r7, #16]
 8009c1c:	791b      	ldrb	r3, [r3, #4]
 8009c1e:	2200      	movs	r2, #0
 8009c20:	4619      	mov	r1, r3
 8009c22:	6878      	ldr	r0, [r7, #4]
 8009c24:	f005 f95c 	bl	800eee0 <USBH_LL_SetToggle>
        MSC_Handle->hbot.state = BOT_ERROR_IN;
 8009c28:	693b      	ldr	r3, [r7, #16]
 8009c2a:	2209      	movs	r2, #9
 8009c2c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        if (error == USBH_UNRECOVERED_ERROR)
        {
          MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
        }
      }
      break;
 8009c30:	e020      	b.n	8009c74 <USBH_MSC_BOT_Process+0x38c>
        if (error == USBH_UNRECOVERED_ERROR)
 8009c32:	7dbb      	ldrb	r3, [r7, #22]
 8009c34:	2b04      	cmp	r3, #4
 8009c36:	d11d      	bne.n	8009c74 <USBH_MSC_BOT_Process+0x38c>
          MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
 8009c38:	693b      	ldr	r3, [r7, #16]
 8009c3a:	220b      	movs	r2, #11
 8009c3c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 8009c40:	e018      	b.n	8009c74 <USBH_MSC_BOT_Process+0x38c>


    case BOT_UNRECOVERED_ERROR:
      status = USBH_MSC_BOT_REQ_Reset(phost);
 8009c42:	6878      	ldr	r0, [r7, #4]
 8009c44:	f7ff fdf2 	bl	800982c <USBH_MSC_BOT_REQ_Reset>
 8009c48:	4603      	mov	r3, r0
 8009c4a:	75fb      	strb	r3, [r7, #23]
      if (status == USBH_OK)
 8009c4c:	7dfb      	ldrb	r3, [r7, #23]
 8009c4e:	2b00      	cmp	r3, #0
 8009c50:	d112      	bne.n	8009c78 <USBH_MSC_BOT_Process+0x390>
      {
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 8009c52:	693b      	ldr	r3, [r7, #16]
 8009c54:	2201      	movs	r2, #1
 8009c56:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      }
      break;
 8009c5a:	e00d      	b.n	8009c78 <USBH_MSC_BOT_Process+0x390>

    default:
      break;
 8009c5c:	bf00      	nop
 8009c5e:	e00c      	b.n	8009c7a <USBH_MSC_BOT_Process+0x392>
      break;
 8009c60:	bf00      	nop
 8009c62:	e00a      	b.n	8009c7a <USBH_MSC_BOT_Process+0x392>
      break;
 8009c64:	bf00      	nop
 8009c66:	e008      	b.n	8009c7a <USBH_MSC_BOT_Process+0x392>
      break;
 8009c68:	bf00      	nop
 8009c6a:	e006      	b.n	8009c7a <USBH_MSC_BOT_Process+0x392>
      break;
 8009c6c:	bf00      	nop
 8009c6e:	e004      	b.n	8009c7a <USBH_MSC_BOT_Process+0x392>
      break;
 8009c70:	bf00      	nop
 8009c72:	e002      	b.n	8009c7a <USBH_MSC_BOT_Process+0x392>
      break;
 8009c74:	bf00      	nop
 8009c76:	e000      	b.n	8009c7a <USBH_MSC_BOT_Process+0x392>
      break;
 8009c78:	bf00      	nop
  }
  return status;
 8009c7a:	7dfb      	ldrb	r3, [r7, #23]
}
 8009c7c:	4618      	mov	r0, r3
 8009c7e:	3718      	adds	r7, #24
 8009c80:	46bd      	mov	sp, r7
 8009c82:	bd80      	pop	{r7, pc}

08009c84 <USBH_MSC_BOT_Abort>:
  * @param  lun: Logical Unit Number
  * @param  dir: direction (0: out / 1 : in)
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_BOT_Abort(USBH_HandleTypeDef *phost, uint8_t lun, uint8_t dir)
{
 8009c84:	b580      	push	{r7, lr}
 8009c86:	b084      	sub	sp, #16
 8009c88:	af00      	add	r7, sp, #0
 8009c8a:	6078      	str	r0, [r7, #4]
 8009c8c:	460b      	mov	r3, r1
 8009c8e:	70fb      	strb	r3, [r7, #3]
 8009c90:	4613      	mov	r3, r2
 8009c92:	70bb      	strb	r3, [r7, #2]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(lun);

  USBH_StatusTypeDef status = USBH_FAIL;
 8009c94:	2302      	movs	r3, #2
 8009c96:	73fb      	strb	r3, [r7, #15]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009c9e:	69db      	ldr	r3, [r3, #28]
 8009ca0:	60bb      	str	r3, [r7, #8]

  switch (dir)
 8009ca2:	78bb      	ldrb	r3, [r7, #2]
 8009ca4:	2b00      	cmp	r3, #0
 8009ca6:	d002      	beq.n	8009cae <USBH_MSC_BOT_Abort+0x2a>
 8009ca8:	2b01      	cmp	r3, #1
 8009caa:	d009      	beq.n	8009cc0 <USBH_MSC_BOT_Abort+0x3c>
      /*send ClrFeature on Bulk OUT endpoint */
      status = USBH_ClrFeature(phost, MSC_Handle->OutEp);
      break;

    default:
      break;
 8009cac:	e011      	b.n	8009cd2 <USBH_MSC_BOT_Abort+0x4e>
      status = USBH_ClrFeature(phost, MSC_Handle->InEp);
 8009cae:	68bb      	ldr	r3, [r7, #8]
 8009cb0:	79db      	ldrb	r3, [r3, #7]
 8009cb2:	4619      	mov	r1, r3
 8009cb4:	6878      	ldr	r0, [r7, #4]
 8009cb6:	f001 fb58 	bl	800b36a <USBH_ClrFeature>
 8009cba:	4603      	mov	r3, r0
 8009cbc:	73fb      	strb	r3, [r7, #15]
      break;
 8009cbe:	e008      	b.n	8009cd2 <USBH_MSC_BOT_Abort+0x4e>
      status = USBH_ClrFeature(phost, MSC_Handle->OutEp);
 8009cc0:	68bb      	ldr	r3, [r7, #8]
 8009cc2:	799b      	ldrb	r3, [r3, #6]
 8009cc4:	4619      	mov	r1, r3
 8009cc6:	6878      	ldr	r0, [r7, #4]
 8009cc8:	f001 fb4f 	bl	800b36a <USBH_ClrFeature>
 8009ccc:	4603      	mov	r3, r0
 8009cce:	73fb      	strb	r3, [r7, #15]
      break;
 8009cd0:	bf00      	nop
  }
  return status;
 8009cd2:	7bfb      	ldrb	r3, [r7, #15]
}
 8009cd4:	4618      	mov	r0, r3
 8009cd6:	3710      	adds	r7, #16
 8009cd8:	46bd      	mov	sp, r7
 8009cda:	bd80      	pop	{r7, pc}

08009cdc <USBH_MSC_DecodeCSW>:
  *     2. the CSW is 13 (Dh) bytes in length,
  *     3. dCSWTag matches the dCBWTag from the corresponding CBW.
  */

static BOT_CSWStatusTypeDef USBH_MSC_DecodeCSW(USBH_HandleTypeDef *phost)
{
 8009cdc:	b580      	push	{r7, lr}
 8009cde:	b084      	sub	sp, #16
 8009ce0:	af00      	add	r7, sp, #0
 8009ce2:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009cea:	69db      	ldr	r3, [r3, #28]
 8009cec:	60bb      	str	r3, [r7, #8]
  BOT_CSWStatusTypeDef status = BOT_CSW_CMD_FAILED;
 8009cee:	2301      	movs	r3, #1
 8009cf0:	73fb      	strb	r3, [r7, #15]

  /*Checking if the transfer length is different than 13*/
  if (USBH_LL_GetLastXferSize(phost, MSC_Handle->InPipe) != BOT_CSW_LENGTH)
 8009cf2:	68bb      	ldr	r3, [r7, #8]
 8009cf4:	791b      	ldrb	r3, [r3, #4]
 8009cf6:	4619      	mov	r1, r3
 8009cf8:	6878      	ldr	r0, [r7, #4]
 8009cfa:	f005 f835 	bl	800ed68 <USBH_LL_GetLastXferSize>
 8009cfe:	4603      	mov	r3, r0
 8009d00:	2b0d      	cmp	r3, #13
 8009d02:	d002      	beq.n	8009d0a <USBH_MSC_DecodeCSW+0x2e>
    Device intends to transfer no data)
    (11) Ho > Do  (Host expects to send data to the device,
    Device intends to receive data from the host)*/


    status = BOT_CSW_PHASE_ERROR;
 8009d04:	2302      	movs	r3, #2
 8009d06:	73fb      	strb	r3, [r7, #15]
 8009d08:	e024      	b.n	8009d54 <USBH_MSC_DecodeCSW+0x78>
  else
  {
    /* CSW length is Correct */

    /* Check validity of the CSW Signature and CSWStatus */
    if (MSC_Handle->hbot.csw.field.Signature == BOT_CSW_SIGNATURE)
 8009d0a:	68bb      	ldr	r3, [r7, #8]
 8009d0c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009d0e:	4a14      	ldr	r2, [pc, #80]	; (8009d60 <USBH_MSC_DecodeCSW+0x84>)
 8009d10:	4293      	cmp	r3, r2
 8009d12:	d11d      	bne.n	8009d50 <USBH_MSC_DecodeCSW+0x74>
    {
      /* Check Condition 1. dCSWSignature is equal to 53425355h */

      if (MSC_Handle->hbot.csw.field.Tag == MSC_Handle->hbot.cbw.field.Tag)
 8009d14:	68bb      	ldr	r3, [r7, #8]
 8009d16:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 8009d18:	68bb      	ldr	r3, [r7, #8]
 8009d1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009d1c:	429a      	cmp	r2, r3
 8009d1e:	d119      	bne.n	8009d54 <USBH_MSC_DecodeCSW+0x78>
      {
        /* Check Condition 3. dCSWTag matches the dCBWTag from the
        corresponding CBW */

        if (MSC_Handle->hbot.csw.field.Status == 0U)
 8009d20:	68bb      	ldr	r3, [r7, #8]
 8009d22:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8009d26:	2b00      	cmp	r3, #0
 8009d28:	d102      	bne.n	8009d30 <USBH_MSC_DecodeCSW+0x54>
          (12) Ho = Do (Host expects to send data to the device,
          Device intends to receive data from the host)

          */

          status = BOT_CSW_CMD_PASSED;
 8009d2a:	2300      	movs	r3, #0
 8009d2c:	73fb      	strb	r3, [r7, #15]
 8009d2e:	e011      	b.n	8009d54 <USBH_MSC_DecodeCSW+0x78>
        }
        else if (MSC_Handle->hbot.csw.field.Status == 1U)
 8009d30:	68bb      	ldr	r3, [r7, #8]
 8009d32:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8009d36:	2b01      	cmp	r3, #1
 8009d38:	d102      	bne.n	8009d40 <USBH_MSC_DecodeCSW+0x64>
        {
          status = BOT_CSW_CMD_FAILED;
 8009d3a:	2301      	movs	r3, #1
 8009d3c:	73fb      	strb	r3, [r7, #15]
 8009d3e:	e009      	b.n	8009d54 <USBH_MSC_DecodeCSW+0x78>
        }

        else if (MSC_Handle->hbot.csw.field.Status == 2U)
 8009d40:	68bb      	ldr	r3, [r7, #8]
 8009d42:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8009d46:	2b02      	cmp	r3, #2
 8009d48:	d104      	bne.n	8009d54 <USBH_MSC_DecodeCSW+0x78>
          Di Device intends to send data to the host)
          (13) Ho < Do (Host expects to send data to the device,
          Device intends to receive data from the host)
          */

          status = BOT_CSW_PHASE_ERROR;
 8009d4a:	2302      	movs	r3, #2
 8009d4c:	73fb      	strb	r3, [r7, #15]
 8009d4e:	e001      	b.n	8009d54 <USBH_MSC_DecodeCSW+0x78>
    else
    {
      /* If the CSW Signature is not valid, We sall return the Phase Error to
      Upper Layers for Reset Recovery */

      status = BOT_CSW_PHASE_ERROR;
 8009d50:	2302      	movs	r3, #2
 8009d52:	73fb      	strb	r3, [r7, #15]
    }
  } /* CSW Length Check*/

  return status;
 8009d54:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d56:	4618      	mov	r0, r3
 8009d58:	3710      	adds	r7, #16
 8009d5a:	46bd      	mov	sp, r7
 8009d5c:	bd80      	pop	{r7, pc}
 8009d5e:	bf00      	nop
 8009d60:	53425355 	.word	0x53425355

08009d64 <USBH_MSC_SCSI_TestUnitReady>:
  * @param  lun: Logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_TestUnitReady(USBH_HandleTypeDef *phost,
                                               uint8_t lun)
{
 8009d64:	b580      	push	{r7, lr}
 8009d66:	b084      	sub	sp, #16
 8009d68:	af00      	add	r7, sp, #0
 8009d6a:	6078      	str	r0, [r7, #4]
 8009d6c:	460b      	mov	r3, r1
 8009d6e:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 8009d70:	2302      	movs	r3, #2
 8009d72:	73fb      	strb	r3, [r7, #15]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009d7a:	69db      	ldr	r3, [r3, #28]
 8009d7c:	60bb      	str	r3, [r7, #8]

  switch (MSC_Handle->hbot.cmd_state)
 8009d7e:	68bb      	ldr	r3, [r7, #8]
 8009d80:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 8009d84:	2b01      	cmp	r3, #1
 8009d86:	d002      	beq.n	8009d8e <USBH_MSC_SCSI_TestUnitReady+0x2a>
 8009d88:	2b02      	cmp	r3, #2
 8009d8a:	d021      	beq.n	8009dd0 <USBH_MSC_SCSI_TestUnitReady+0x6c>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 8009d8c:	e028      	b.n	8009de0 <USBH_MSC_SCSI_TestUnitReady+0x7c>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_MODE_TEST_UNIT_READY;
 8009d8e:	68bb      	ldr	r3, [r7, #8]
 8009d90:	2200      	movs	r2, #0
 8009d92:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_OUT;
 8009d94:	68bb      	ldr	r3, [r7, #8]
 8009d96:	2200      	movs	r2, #0
 8009d98:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 8009d9c:	68bb      	ldr	r3, [r7, #8]
 8009d9e:	220a      	movs	r2, #10
 8009da0:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 8009da4:	68bb      	ldr	r3, [r7, #8]
 8009da6:	3363      	adds	r3, #99	; 0x63
 8009da8:	2210      	movs	r2, #16
 8009daa:	2100      	movs	r1, #0
 8009dac:	4618      	mov	r0, r3
 8009dae:	f005 f993 	bl	800f0d8 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_TEST_UNIT_READY;
 8009db2:	68bb      	ldr	r3, [r7, #8]
 8009db4:	2200      	movs	r2, #0
 8009db6:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 8009dba:	68bb      	ldr	r3, [r7, #8]
 8009dbc:	2201      	movs	r2, #1
 8009dbe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 8009dc2:	68bb      	ldr	r3, [r7, #8]
 8009dc4:	2202      	movs	r2, #2
 8009dc6:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      error = USBH_BUSY;
 8009dca:	2301      	movs	r3, #1
 8009dcc:	73fb      	strb	r3, [r7, #15]
      break;
 8009dce:	e007      	b.n	8009de0 <USBH_MSC_SCSI_TestUnitReady+0x7c>
      error = USBH_MSC_BOT_Process(phost, lun);
 8009dd0:	78fb      	ldrb	r3, [r7, #3]
 8009dd2:	4619      	mov	r1, r3
 8009dd4:	6878      	ldr	r0, [r7, #4]
 8009dd6:	f7ff fd87 	bl	80098e8 <USBH_MSC_BOT_Process>
 8009dda:	4603      	mov	r3, r0
 8009ddc:	73fb      	strb	r3, [r7, #15]
      break;
 8009dde:	bf00      	nop
  }

  return error;
 8009de0:	7bfb      	ldrb	r3, [r7, #15]
}
 8009de2:	4618      	mov	r0, r3
 8009de4:	3710      	adds	r7, #16
 8009de6:	46bd      	mov	sp, r7
 8009de8:	bd80      	pop	{r7, pc}

08009dea <USBH_MSC_SCSI_ReadCapacity>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_ReadCapacity(USBH_HandleTypeDef *phost,
                                              uint8_t lun,
                                              SCSI_CapacityTypeDef *capacity)
{
 8009dea:	b580      	push	{r7, lr}
 8009dec:	b086      	sub	sp, #24
 8009dee:	af00      	add	r7, sp, #0
 8009df0:	60f8      	str	r0, [r7, #12]
 8009df2:	460b      	mov	r3, r1
 8009df4:	607a      	str	r2, [r7, #4]
 8009df6:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_BUSY ;
 8009df8:	2301      	movs	r3, #1
 8009dfa:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8009dfc:	68fb      	ldr	r3, [r7, #12]
 8009dfe:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009e02:	69db      	ldr	r3, [r3, #28]
 8009e04:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 8009e06:	693b      	ldr	r3, [r7, #16]
 8009e08:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 8009e0c:	2b01      	cmp	r3, #1
 8009e0e:	d002      	beq.n	8009e16 <USBH_MSC_SCSI_ReadCapacity+0x2c>
 8009e10:	2b02      	cmp	r3, #2
 8009e12:	d027      	beq.n	8009e64 <USBH_MSC_SCSI_ReadCapacity+0x7a>
        capacity->block_size = (uint16_t)(MSC_Handle->hbot.pbuf[7] | ((uint32_t)MSC_Handle->hbot.pbuf[6] << 8U));
      }
      break;

    default:
      break;
 8009e14:	e05f      	b.n	8009ed6 <USBH_MSC_SCSI_ReadCapacity+0xec>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_READ_CAPACITY10;
 8009e16:	693b      	ldr	r3, [r7, #16]
 8009e18:	2208      	movs	r2, #8
 8009e1a:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 8009e1c:	693b      	ldr	r3, [r7, #16]
 8009e1e:	2280      	movs	r2, #128	; 0x80
 8009e20:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 8009e24:	693b      	ldr	r3, [r7, #16]
 8009e26:	220a      	movs	r2, #10
 8009e28:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 8009e2c:	693b      	ldr	r3, [r7, #16]
 8009e2e:	3363      	adds	r3, #99	; 0x63
 8009e30:	2210      	movs	r2, #16
 8009e32:	2100      	movs	r1, #0
 8009e34:	4618      	mov	r0, r3
 8009e36:	f005 f94f 	bl	800f0d8 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_READ_CAPACITY10;
 8009e3a:	693b      	ldr	r3, [r7, #16]
 8009e3c:	2225      	movs	r2, #37	; 0x25
 8009e3e:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 8009e42:	693b      	ldr	r3, [r7, #16]
 8009e44:	2201      	movs	r2, #1
 8009e46:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 8009e4a:	693b      	ldr	r3, [r7, #16]
 8009e4c:	2202      	movs	r2, #2
 8009e4e:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 8009e52:	693b      	ldr	r3, [r7, #16]
 8009e54:	f103 0210 	add.w	r2, r3, #16
 8009e58:	693b      	ldr	r3, [r7, #16]
 8009e5a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 8009e5e:	2301      	movs	r3, #1
 8009e60:	75fb      	strb	r3, [r7, #23]
      break;
 8009e62:	e038      	b.n	8009ed6 <USBH_MSC_SCSI_ReadCapacity+0xec>
      error = USBH_MSC_BOT_Process(phost, lun);
 8009e64:	7afb      	ldrb	r3, [r7, #11]
 8009e66:	4619      	mov	r1, r3
 8009e68:	68f8      	ldr	r0, [r7, #12]
 8009e6a:	f7ff fd3d 	bl	80098e8 <USBH_MSC_BOT_Process>
 8009e6e:	4603      	mov	r3, r0
 8009e70:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 8009e72:	7dfb      	ldrb	r3, [r7, #23]
 8009e74:	2b00      	cmp	r3, #0
 8009e76:	d12d      	bne.n	8009ed4 <USBH_MSC_SCSI_ReadCapacity+0xea>
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 8009e78:	693b      	ldr	r3, [r7, #16]
 8009e7a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009e7e:	3303      	adds	r3, #3
 8009e80:	781b      	ldrb	r3, [r3, #0]
 8009e82:	461a      	mov	r2, r3
 8009e84:	693b      	ldr	r3, [r7, #16]
 8009e86:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009e8a:	3302      	adds	r3, #2
 8009e8c:	781b      	ldrb	r3, [r3, #0]
 8009e8e:	021b      	lsls	r3, r3, #8
 8009e90:	431a      	orrs	r2, r3
                              ((uint32_t)MSC_Handle->hbot.pbuf[1] << 16U) | ((uint32_t)MSC_Handle->hbot.pbuf[0] << 24U);
 8009e92:	693b      	ldr	r3, [r7, #16]
 8009e94:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009e98:	3301      	adds	r3, #1
 8009e9a:	781b      	ldrb	r3, [r3, #0]
 8009e9c:	041b      	lsls	r3, r3, #16
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 8009e9e:	431a      	orrs	r2, r3
                              ((uint32_t)MSC_Handle->hbot.pbuf[1] << 16U) | ((uint32_t)MSC_Handle->hbot.pbuf[0] << 24U);
 8009ea0:	693b      	ldr	r3, [r7, #16]
 8009ea2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009ea6:	781b      	ldrb	r3, [r3, #0]
 8009ea8:	061b      	lsls	r3, r3, #24
 8009eaa:	431a      	orrs	r2, r3
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	601a      	str	r2, [r3, #0]
        capacity->block_size = (uint16_t)(MSC_Handle->hbot.pbuf[7] | ((uint32_t)MSC_Handle->hbot.pbuf[6] << 8U));
 8009eb0:	693b      	ldr	r3, [r7, #16]
 8009eb2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009eb6:	3307      	adds	r3, #7
 8009eb8:	781b      	ldrb	r3, [r3, #0]
 8009eba:	b29a      	uxth	r2, r3
 8009ebc:	693b      	ldr	r3, [r7, #16]
 8009ebe:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009ec2:	3306      	adds	r3, #6
 8009ec4:	781b      	ldrb	r3, [r3, #0]
 8009ec6:	b29b      	uxth	r3, r3
 8009ec8:	021b      	lsls	r3, r3, #8
 8009eca:	b29b      	uxth	r3, r3
 8009ecc:	4313      	orrs	r3, r2
 8009ece:	b29a      	uxth	r2, r3
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	809a      	strh	r2, [r3, #4]
      break;
 8009ed4:	bf00      	nop
  }

  return error;
 8009ed6:	7dfb      	ldrb	r3, [r7, #23]
}
 8009ed8:	4618      	mov	r0, r3
 8009eda:	3718      	adds	r7, #24
 8009edc:	46bd      	mov	sp, r7
 8009ede:	bd80      	pop	{r7, pc}

08009ee0 <USBH_MSC_SCSI_Inquiry>:
  * @param  capacity: pointer to the inquiry structure
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_Inquiry(USBH_HandleTypeDef *phost, uint8_t lun,
                                         SCSI_StdInquiryDataTypeDef *inquiry)
{
 8009ee0:	b580      	push	{r7, lr}
 8009ee2:	b086      	sub	sp, #24
 8009ee4:	af00      	add	r7, sp, #0
 8009ee6:	60f8      	str	r0, [r7, #12]
 8009ee8:	460b      	mov	r3, r1
 8009eea:	607a      	str	r2, [r7, #4]
 8009eec:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef error = USBH_FAIL;
 8009eee:	2302      	movs	r3, #2
 8009ef0:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8009ef2:	68fb      	ldr	r3, [r7, #12]
 8009ef4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009ef8:	69db      	ldr	r3, [r3, #28]
 8009efa:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 8009efc:	693b      	ldr	r3, [r7, #16]
 8009efe:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 8009f02:	2b01      	cmp	r3, #1
 8009f04:	d002      	beq.n	8009f0c <USBH_MSC_SCSI_Inquiry+0x2c>
 8009f06:	2b02      	cmp	r3, #2
 8009f08:	d03d      	beq.n	8009f86 <USBH_MSC_SCSI_Inquiry+0xa6>
        USBH_memcpy(inquiry->revision_id, &MSC_Handle->hbot.pbuf[32], 4U);
      }
      break;

    default:
      break;
 8009f0a:	e089      	b.n	800a020 <USBH_MSC_SCSI_Inquiry+0x140>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_INQUIRY;
 8009f0c:	693b      	ldr	r3, [r7, #16]
 8009f0e:	2224      	movs	r2, #36	; 0x24
 8009f10:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 8009f12:	693b      	ldr	r3, [r7, #16]
 8009f14:	2280      	movs	r2, #128	; 0x80
 8009f16:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 8009f1a:	693b      	ldr	r3, [r7, #16]
 8009f1c:	220a      	movs	r2, #10
 8009f1e:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_LENGTH);
 8009f22:	693b      	ldr	r3, [r7, #16]
 8009f24:	3363      	adds	r3, #99	; 0x63
 8009f26:	220a      	movs	r2, #10
 8009f28:	2100      	movs	r1, #0
 8009f2a:	4618      	mov	r0, r3
 8009f2c:	f005 f8d4 	bl	800f0d8 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_INQUIRY;
 8009f30:	693b      	ldr	r3, [r7, #16]
 8009f32:	2212      	movs	r2, #18
 8009f34:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[1]  = (lun << 5);
 8009f38:	7afb      	ldrb	r3, [r7, #11]
 8009f3a:	015b      	lsls	r3, r3, #5
 8009f3c:	b2da      	uxtb	r2, r3
 8009f3e:	693b      	ldr	r3, [r7, #16]
 8009f40:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
      MSC_Handle->hbot.cbw.field.CB[2]  = 0U;
 8009f44:	693b      	ldr	r3, [r7, #16]
 8009f46:	2200      	movs	r2, #0
 8009f48:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = 0U;
 8009f4c:	693b      	ldr	r3, [r7, #16]
 8009f4e:	2200      	movs	r2, #0
 8009f50:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = 0x24U;
 8009f54:	693b      	ldr	r3, [r7, #16]
 8009f56:	2224      	movs	r2, #36	; 0x24
 8009f58:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = 0U;
 8009f5c:	693b      	ldr	r3, [r7, #16]
 8009f5e:	2200      	movs	r2, #0
 8009f60:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 8009f64:	693b      	ldr	r3, [r7, #16]
 8009f66:	2201      	movs	r2, #1
 8009f68:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 8009f6c:	693b      	ldr	r3, [r7, #16]
 8009f6e:	2202      	movs	r2, #2
 8009f70:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 8009f74:	693b      	ldr	r3, [r7, #16]
 8009f76:	f103 0210 	add.w	r2, r3, #16
 8009f7a:	693b      	ldr	r3, [r7, #16]
 8009f7c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 8009f80:	2301      	movs	r3, #1
 8009f82:	75fb      	strb	r3, [r7, #23]
      break;
 8009f84:	e04c      	b.n	800a020 <USBH_MSC_SCSI_Inquiry+0x140>
      error = USBH_MSC_BOT_Process(phost, lun);
 8009f86:	7afb      	ldrb	r3, [r7, #11]
 8009f88:	4619      	mov	r1, r3
 8009f8a:	68f8      	ldr	r0, [r7, #12]
 8009f8c:	f7ff fcac 	bl	80098e8 <USBH_MSC_BOT_Process>
 8009f90:	4603      	mov	r3, r0
 8009f92:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 8009f94:	7dfb      	ldrb	r3, [r7, #23]
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	d141      	bne.n	800a01e <USBH_MSC_SCSI_Inquiry+0x13e>
        USBH_memset(inquiry, 0, sizeof(SCSI_StdInquiryDataTypeDef));
 8009f9a:	2222      	movs	r2, #34	; 0x22
 8009f9c:	2100      	movs	r1, #0
 8009f9e:	6878      	ldr	r0, [r7, #4]
 8009fa0:	f005 f89a 	bl	800f0d8 <memset>
        inquiry->DeviceType = MSC_Handle->hbot.pbuf[0] & 0x1FU;
 8009fa4:	693b      	ldr	r3, [r7, #16]
 8009fa6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009faa:	781b      	ldrb	r3, [r3, #0]
 8009fac:	f003 031f 	and.w	r3, r3, #31
 8009fb0:	b2da      	uxtb	r2, r3
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	705a      	strb	r2, [r3, #1]
        inquiry->PeripheralQualifier = MSC_Handle->hbot.pbuf[0] >> 5U;
 8009fb6:	693b      	ldr	r3, [r7, #16]
 8009fb8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009fbc:	781b      	ldrb	r3, [r3, #0]
 8009fbe:	095b      	lsrs	r3, r3, #5
 8009fc0:	b2da      	uxtb	r2, r3
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	701a      	strb	r2, [r3, #0]
        if (((uint32_t)MSC_Handle->hbot.pbuf[1] & 0x80U) == 0x80U)
 8009fc6:	693b      	ldr	r3, [r7, #16]
 8009fc8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009fcc:	3301      	adds	r3, #1
 8009fce:	781b      	ldrb	r3, [r3, #0]
 8009fd0:	b25b      	sxtb	r3, r3
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	da03      	bge.n	8009fde <USBH_MSC_SCSI_Inquiry+0xfe>
          inquiry->RemovableMedia = 1U;
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	2201      	movs	r2, #1
 8009fda:	709a      	strb	r2, [r3, #2]
 8009fdc:	e002      	b.n	8009fe4 <USBH_MSC_SCSI_Inquiry+0x104>
          inquiry->RemovableMedia = 0U;
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	2200      	movs	r2, #0
 8009fe2:	709a      	strb	r2, [r3, #2]
        USBH_memcpy(inquiry->vendor_id, &MSC_Handle->hbot.pbuf[8], 8U);
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	1cd8      	adds	r0, r3, #3
 8009fe8:	693b      	ldr	r3, [r7, #16]
 8009fea:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009fee:	3308      	adds	r3, #8
 8009ff0:	2208      	movs	r2, #8
 8009ff2:	4619      	mov	r1, r3
 8009ff4:	f005 f862 	bl	800f0bc <memcpy>
        USBH_memcpy(inquiry->product_id, &MSC_Handle->hbot.pbuf[16], 16U);
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	f103 000c 	add.w	r0, r3, #12
 8009ffe:	693b      	ldr	r3, [r7, #16]
 800a000:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a004:	3310      	adds	r3, #16
 800a006:	2210      	movs	r2, #16
 800a008:	4619      	mov	r1, r3
 800a00a:	f005 f857 	bl	800f0bc <memcpy>
        USBH_memcpy(inquiry->revision_id, &MSC_Handle->hbot.pbuf[32], 4U);
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	331d      	adds	r3, #29
 800a012:	693a      	ldr	r2, [r7, #16]
 800a014:	f8d2 208c 	ldr.w	r2, [r2, #140]	; 0x8c
 800a018:	3220      	adds	r2, #32
 800a01a:	6812      	ldr	r2, [r2, #0]
 800a01c:	601a      	str	r2, [r3, #0]
      break;
 800a01e:	bf00      	nop
  }

  return error;
 800a020:	7dfb      	ldrb	r3, [r7, #23]
}
 800a022:	4618      	mov	r0, r3
 800a024:	3718      	adds	r7, #24
 800a026:	46bd      	mov	sp, r7
 800a028:	bd80      	pop	{r7, pc}

0800a02a <USBH_MSC_SCSI_RequestSense>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_RequestSense(USBH_HandleTypeDef *phost,
                                              uint8_t lun,
                                              SCSI_SenseTypeDef *sense_data)
{
 800a02a:	b580      	push	{r7, lr}
 800a02c:	b086      	sub	sp, #24
 800a02e:	af00      	add	r7, sp, #0
 800a030:	60f8      	str	r0, [r7, #12]
 800a032:	460b      	mov	r3, r1
 800a034:	607a      	str	r2, [r7, #4]
 800a036:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800a038:	2302      	movs	r3, #2
 800a03a:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a042:	69db      	ldr	r3, [r3, #28]
 800a044:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800a046:	693b      	ldr	r3, [r7, #16]
 800a048:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800a04c:	2b01      	cmp	r3, #1
 800a04e:	d002      	beq.n	800a056 <USBH_MSC_SCSI_RequestSense+0x2c>
 800a050:	2b02      	cmp	r3, #2
 800a052:	d03d      	beq.n	800a0d0 <USBH_MSC_SCSI_RequestSense+0xa6>
        sense_data->ascq = MSC_Handle->hbot.pbuf[13];
      }
      break;

    default:
      break;
 800a054:	e05d      	b.n	800a112 <USBH_MSC_SCSI_RequestSense+0xe8>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_REQUEST_SENSE;
 800a056:	693b      	ldr	r3, [r7, #16]
 800a058:	220e      	movs	r2, #14
 800a05a:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800a05c:	693b      	ldr	r3, [r7, #16]
 800a05e:	2280      	movs	r2, #128	; 0x80
 800a060:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800a064:	693b      	ldr	r3, [r7, #16]
 800a066:	220a      	movs	r2, #10
 800a068:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800a06c:	693b      	ldr	r3, [r7, #16]
 800a06e:	3363      	adds	r3, #99	; 0x63
 800a070:	2210      	movs	r2, #16
 800a072:	2100      	movs	r1, #0
 800a074:	4618      	mov	r0, r3
 800a076:	f005 f82f 	bl	800f0d8 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_REQUEST_SENSE;
 800a07a:	693b      	ldr	r3, [r7, #16]
 800a07c:	2203      	movs	r2, #3
 800a07e:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[1]  = (lun << 5);
 800a082:	7afb      	ldrb	r3, [r7, #11]
 800a084:	015b      	lsls	r3, r3, #5
 800a086:	b2da      	uxtb	r2, r3
 800a088:	693b      	ldr	r3, [r7, #16]
 800a08a:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
      MSC_Handle->hbot.cbw.field.CB[2]  = 0U;
 800a08e:	693b      	ldr	r3, [r7, #16]
 800a090:	2200      	movs	r2, #0
 800a092:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = 0U;
 800a096:	693b      	ldr	r3, [r7, #16]
 800a098:	2200      	movs	r2, #0
 800a09a:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = DATA_LEN_REQUEST_SENSE;
 800a09e:	693b      	ldr	r3, [r7, #16]
 800a0a0:	220e      	movs	r2, #14
 800a0a2:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = 0U;
 800a0a6:	693b      	ldr	r3, [r7, #16]
 800a0a8:	2200      	movs	r2, #0
 800a0aa:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800a0ae:	693b      	ldr	r3, [r7, #16]
 800a0b0:	2201      	movs	r2, #1
 800a0b2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800a0b6:	693b      	ldr	r3, [r7, #16]
 800a0b8:	2202      	movs	r2, #2
 800a0ba:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 800a0be:	693b      	ldr	r3, [r7, #16]
 800a0c0:	f103 0210 	add.w	r2, r3, #16
 800a0c4:	693b      	ldr	r3, [r7, #16]
 800a0c6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 800a0ca:	2301      	movs	r3, #1
 800a0cc:	75fb      	strb	r3, [r7, #23]
      break;
 800a0ce:	e020      	b.n	800a112 <USBH_MSC_SCSI_RequestSense+0xe8>
      error = USBH_MSC_BOT_Process(phost, lun);
 800a0d0:	7afb      	ldrb	r3, [r7, #11]
 800a0d2:	4619      	mov	r1, r3
 800a0d4:	68f8      	ldr	r0, [r7, #12]
 800a0d6:	f7ff fc07 	bl	80098e8 <USBH_MSC_BOT_Process>
 800a0da:	4603      	mov	r3, r0
 800a0dc:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 800a0de:	7dfb      	ldrb	r3, [r7, #23]
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	d115      	bne.n	800a110 <USBH_MSC_SCSI_RequestSense+0xe6>
        sense_data->key  = MSC_Handle->hbot.pbuf[2] & 0x0FU;
 800a0e4:	693b      	ldr	r3, [r7, #16]
 800a0e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a0ea:	3302      	adds	r3, #2
 800a0ec:	781b      	ldrb	r3, [r3, #0]
 800a0ee:	f003 030f 	and.w	r3, r3, #15
 800a0f2:	b2da      	uxtb	r2, r3
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	701a      	strb	r2, [r3, #0]
        sense_data->asc  = MSC_Handle->hbot.pbuf[12];
 800a0f8:	693b      	ldr	r3, [r7, #16]
 800a0fa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a0fe:	7b1a      	ldrb	r2, [r3, #12]
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	705a      	strb	r2, [r3, #1]
        sense_data->ascq = MSC_Handle->hbot.pbuf[13];
 800a104:	693b      	ldr	r3, [r7, #16]
 800a106:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a10a:	7b5a      	ldrb	r2, [r3, #13]
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	709a      	strb	r2, [r3, #2]
      break;
 800a110:	bf00      	nop
  }

  return error;
 800a112:	7dfb      	ldrb	r3, [r7, #23]
}
 800a114:	4618      	mov	r0, r3
 800a116:	3718      	adds	r7, #24
 800a118:	46bd      	mov	sp, r7
 800a11a:	bd80      	pop	{r7, pc}

0800a11c <USBH_MSC_SCSI_Write>:
USBH_StatusTypeDef USBH_MSC_SCSI_Write(USBH_HandleTypeDef *phost,
                                       uint8_t lun,
                                       uint32_t address,
                                       uint8_t *pbuf,
                                       uint32_t length)
{
 800a11c:	b580      	push	{r7, lr}
 800a11e:	b086      	sub	sp, #24
 800a120:	af00      	add	r7, sp, #0
 800a122:	60f8      	str	r0, [r7, #12]
 800a124:	607a      	str	r2, [r7, #4]
 800a126:	603b      	str	r3, [r7, #0]
 800a128:	460b      	mov	r3, r1
 800a12a:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800a12c:	2302      	movs	r3, #2
 800a12e:	75fb      	strb	r3, [r7, #23]

  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800a130:	68fb      	ldr	r3, [r7, #12]
 800a132:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a136:	69db      	ldr	r3, [r3, #28]
 800a138:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800a13a:	693b      	ldr	r3, [r7, #16]
 800a13c:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800a140:	2b01      	cmp	r3, #1
 800a142:	d002      	beq.n	800a14a <USBH_MSC_SCSI_Write+0x2e>
 800a144:	2b02      	cmp	r3, #2
 800a146:	d047      	beq.n	800a1d8 <USBH_MSC_SCSI_Write+0xbc>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 800a148:	e04e      	b.n	800a1e8 <USBH_MSC_SCSI_Write+0xcc>
      MSC_Handle->hbot.cbw.field.DataTransferLength = length * MSC_Handle->unit[0].capacity.block_size;
 800a14a:	693b      	ldr	r3, [r7, #16]
 800a14c:	f8b3 3098 	ldrh.w	r3, [r3, #152]	; 0x98
 800a150:	461a      	mov	r2, r3
 800a152:	6a3b      	ldr	r3, [r7, #32]
 800a154:	fb03 f202 	mul.w	r2, r3, r2
 800a158:	693b      	ldr	r3, [r7, #16]
 800a15a:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_OUT;
 800a15c:	693b      	ldr	r3, [r7, #16]
 800a15e:	2200      	movs	r2, #0
 800a160:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800a164:	693b      	ldr	r3, [r7, #16]
 800a166:	220a      	movs	r2, #10
 800a168:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800a16c:	693b      	ldr	r3, [r7, #16]
 800a16e:	3363      	adds	r3, #99	; 0x63
 800a170:	2210      	movs	r2, #16
 800a172:	2100      	movs	r1, #0
 800a174:	4618      	mov	r0, r3
 800a176:	f004 ffaf 	bl	800f0d8 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_WRITE10;
 800a17a:	693b      	ldr	r3, [r7, #16]
 800a17c:	222a      	movs	r2, #42	; 0x2a
 800a17e:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[2]  = (((uint8_t *)(void *)&address)[3]);
 800a182:	79fa      	ldrb	r2, [r7, #7]
 800a184:	693b      	ldr	r3, [r7, #16]
 800a186:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = (((uint8_t *)(void *)&address)[2]);
 800a18a:	79ba      	ldrb	r2, [r7, #6]
 800a18c:	693b      	ldr	r3, [r7, #16]
 800a18e:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = (((uint8_t *)(void *)&address)[1]);
 800a192:	797a      	ldrb	r2, [r7, #5]
 800a194:	693b      	ldr	r3, [r7, #16]
 800a196:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = (((uint8_t *)(void *)&address)[0]);
 800a19a:	1d3b      	adds	r3, r7, #4
 800a19c:	781a      	ldrb	r2, [r3, #0]
 800a19e:	693b      	ldr	r3, [r7, #16]
 800a1a0:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.cbw.field.CB[7]  = (((uint8_t *)(void *)&length)[1]) ;
 800a1a4:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800a1a8:	693b      	ldr	r3, [r7, #16]
 800a1aa:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
      MSC_Handle->hbot.cbw.field.CB[8]  = (((uint8_t *)(void *)&length)[0]) ;
 800a1ae:	f107 0320 	add.w	r3, r7, #32
 800a1b2:	781a      	ldrb	r2, [r3, #0]
 800a1b4:	693b      	ldr	r3, [r7, #16]
 800a1b6:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800a1ba:	693b      	ldr	r3, [r7, #16]
 800a1bc:	2201      	movs	r2, #1
 800a1be:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800a1c2:	693b      	ldr	r3, [r7, #16]
 800a1c4:	2202      	movs	r2, #2
 800a1c6:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = pbuf;
 800a1ca:	693b      	ldr	r3, [r7, #16]
 800a1cc:	683a      	ldr	r2, [r7, #0]
 800a1ce:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 800a1d2:	2301      	movs	r3, #1
 800a1d4:	75fb      	strb	r3, [r7, #23]
      break;
 800a1d6:	e007      	b.n	800a1e8 <USBH_MSC_SCSI_Write+0xcc>
      error = USBH_MSC_BOT_Process(phost, lun);
 800a1d8:	7afb      	ldrb	r3, [r7, #11]
 800a1da:	4619      	mov	r1, r3
 800a1dc:	68f8      	ldr	r0, [r7, #12]
 800a1de:	f7ff fb83 	bl	80098e8 <USBH_MSC_BOT_Process>
 800a1e2:	4603      	mov	r3, r0
 800a1e4:	75fb      	strb	r3, [r7, #23]
      break;
 800a1e6:	bf00      	nop
  }

  return error;
 800a1e8:	7dfb      	ldrb	r3, [r7, #23]
}
 800a1ea:	4618      	mov	r0, r3
 800a1ec:	3718      	adds	r7, #24
 800a1ee:	46bd      	mov	sp, r7
 800a1f0:	bd80      	pop	{r7, pc}

0800a1f2 <USBH_MSC_SCSI_Read>:
USBH_StatusTypeDef USBH_MSC_SCSI_Read(USBH_HandleTypeDef *phost,
                                      uint8_t lun,
                                      uint32_t address,
                                      uint8_t *pbuf,
                                      uint32_t length)
{
 800a1f2:	b580      	push	{r7, lr}
 800a1f4:	b086      	sub	sp, #24
 800a1f6:	af00      	add	r7, sp, #0
 800a1f8:	60f8      	str	r0, [r7, #12]
 800a1fa:	607a      	str	r2, [r7, #4]
 800a1fc:	603b      	str	r3, [r7, #0]
 800a1fe:	460b      	mov	r3, r1
 800a200:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800a202:	2302      	movs	r3, #2
 800a204:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800a206:	68fb      	ldr	r3, [r7, #12]
 800a208:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a20c:	69db      	ldr	r3, [r3, #28]
 800a20e:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800a210:	693b      	ldr	r3, [r7, #16]
 800a212:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800a216:	2b01      	cmp	r3, #1
 800a218:	d002      	beq.n	800a220 <USBH_MSC_SCSI_Read+0x2e>
 800a21a:	2b02      	cmp	r3, #2
 800a21c:	d047      	beq.n	800a2ae <USBH_MSC_SCSI_Read+0xbc>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 800a21e:	e04e      	b.n	800a2be <USBH_MSC_SCSI_Read+0xcc>
      MSC_Handle->hbot.cbw.field.DataTransferLength = length * MSC_Handle->unit[0].capacity.block_size;
 800a220:	693b      	ldr	r3, [r7, #16]
 800a222:	f8b3 3098 	ldrh.w	r3, [r3, #152]	; 0x98
 800a226:	461a      	mov	r2, r3
 800a228:	6a3b      	ldr	r3, [r7, #32]
 800a22a:	fb03 f202 	mul.w	r2, r3, r2
 800a22e:	693b      	ldr	r3, [r7, #16]
 800a230:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800a232:	693b      	ldr	r3, [r7, #16]
 800a234:	2280      	movs	r2, #128	; 0x80
 800a236:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800a23a:	693b      	ldr	r3, [r7, #16]
 800a23c:	220a      	movs	r2, #10
 800a23e:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800a242:	693b      	ldr	r3, [r7, #16]
 800a244:	3363      	adds	r3, #99	; 0x63
 800a246:	2210      	movs	r2, #16
 800a248:	2100      	movs	r1, #0
 800a24a:	4618      	mov	r0, r3
 800a24c:	f004 ff44 	bl	800f0d8 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_READ10;
 800a250:	693b      	ldr	r3, [r7, #16]
 800a252:	2228      	movs	r2, #40	; 0x28
 800a254:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[2]  = (((uint8_t *)(void *)&address)[3]);
 800a258:	79fa      	ldrb	r2, [r7, #7]
 800a25a:	693b      	ldr	r3, [r7, #16]
 800a25c:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = (((uint8_t *)(void *)&address)[2]);
 800a260:	79ba      	ldrb	r2, [r7, #6]
 800a262:	693b      	ldr	r3, [r7, #16]
 800a264:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = (((uint8_t *)(void *)&address)[1]);
 800a268:	797a      	ldrb	r2, [r7, #5]
 800a26a:	693b      	ldr	r3, [r7, #16]
 800a26c:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = (((uint8_t *)(void *)&address)[0]);
 800a270:	1d3b      	adds	r3, r7, #4
 800a272:	781a      	ldrb	r2, [r3, #0]
 800a274:	693b      	ldr	r3, [r7, #16]
 800a276:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.cbw.field.CB[7]  = (((uint8_t *)(void *)&length)[1]) ;
 800a27a:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800a27e:	693b      	ldr	r3, [r7, #16]
 800a280:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
      MSC_Handle->hbot.cbw.field.CB[8]  = (((uint8_t *)(void *)&length)[0]) ;
 800a284:	f107 0320 	add.w	r3, r7, #32
 800a288:	781a      	ldrb	r2, [r3, #0]
 800a28a:	693b      	ldr	r3, [r7, #16]
 800a28c:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800a290:	693b      	ldr	r3, [r7, #16]
 800a292:	2201      	movs	r2, #1
 800a294:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800a298:	693b      	ldr	r3, [r7, #16]
 800a29a:	2202      	movs	r2, #2
 800a29c:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = pbuf;
 800a2a0:	693b      	ldr	r3, [r7, #16]
 800a2a2:	683a      	ldr	r2, [r7, #0]
 800a2a4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 800a2a8:	2301      	movs	r3, #1
 800a2aa:	75fb      	strb	r3, [r7, #23]
      break;
 800a2ac:	e007      	b.n	800a2be <USBH_MSC_SCSI_Read+0xcc>
      error = USBH_MSC_BOT_Process(phost, lun);
 800a2ae:	7afb      	ldrb	r3, [r7, #11]
 800a2b0:	4619      	mov	r1, r3
 800a2b2:	68f8      	ldr	r0, [r7, #12]
 800a2b4:	f7ff fb18 	bl	80098e8 <USBH_MSC_BOT_Process>
 800a2b8:	4603      	mov	r3, r0
 800a2ba:	75fb      	strb	r3, [r7, #23]
      break;
 800a2bc:	bf00      	nop
  }

  return error;
 800a2be:	7dfb      	ldrb	r3, [r7, #23]
}
 800a2c0:	4618      	mov	r0, r3
 800a2c2:	3718      	adds	r7, #24
 800a2c4:	46bd      	mov	sp, r7
 800a2c6:	bd80      	pop	{r7, pc}

0800a2c8 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                              uint8_t id), uint8_t id)
{
 800a2c8:	b580      	push	{r7, lr}
 800a2ca:	b084      	sub	sp, #16
 800a2cc:	af00      	add	r7, sp, #0
 800a2ce:	60f8      	str	r0, [r7, #12]
 800a2d0:	60b9      	str	r1, [r7, #8]
 800a2d2:	4613      	mov	r3, r2
 800a2d4:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800a2d6:	68fb      	ldr	r3, [r7, #12]
 800a2d8:	2b00      	cmp	r3, #0
 800a2da:	d10a      	bne.n	800a2f2 <USBH_Init+0x2a>
  {
    USBH_ErrLog("Invalid Host handle");
 800a2dc:	481c      	ldr	r0, [pc, #112]	; (800a350 <USBH_Init+0x88>)
 800a2de:	f004 ffad 	bl	800f23c <iprintf>
 800a2e2:	481c      	ldr	r0, [pc, #112]	; (800a354 <USBH_Init+0x8c>)
 800a2e4:	f004 ffaa 	bl	800f23c <iprintf>
 800a2e8:	200a      	movs	r0, #10
 800a2ea:	f004 ffbf 	bl	800f26c <putchar>
    return USBH_FAIL;
 800a2ee:	2302      	movs	r3, #2
 800a2f0:	e029      	b.n	800a346 <USBH_Init+0x7e>
  }

  /* Set DRiver ID */
  phost->id = id;
 800a2f2:	68fb      	ldr	r3, [r7, #12]
 800a2f4:	79fa      	ldrb	r2, [r7, #7]
 800a2f6:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800a2fa:	68fb      	ldr	r3, [r7, #12]
 800a2fc:	2200      	movs	r2, #0
 800a2fe:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 800a302:	68fb      	ldr	r3, [r7, #12]
 800a304:	2200      	movs	r2, #0
 800a306:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 800a30a:	68f8      	ldr	r0, [r7, #12]
 800a30c:	f000 f824 	bl	800a358 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800a310:	68fb      	ldr	r3, [r7, #12]
 800a312:	2200      	movs	r2, #0
 800a314:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 800a318:	68fb      	ldr	r3, [r7, #12]
 800a31a:	2200      	movs	r2, #0
 800a31c:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800a320:	68fb      	ldr	r3, [r7, #12]
 800a322:	2200      	movs	r2, #0
 800a324:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800a328:	68fb      	ldr	r3, [r7, #12]
 800a32a:	2200      	movs	r2, #0
 800a32c:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 800a330:	68bb      	ldr	r3, [r7, #8]
 800a332:	2b00      	cmp	r3, #0
 800a334:	d003      	beq.n	800a33e <USBH_Init+0x76>
  {
    phost->pUser = pUsrFunc;
 800a336:	68fb      	ldr	r3, [r7, #12]
 800a338:	68ba      	ldr	r2, [r7, #8]
 800a33a:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 800a33e:	68f8      	ldr	r0, [r7, #12]
 800a340:	f004 fc5e 	bl	800ec00 <USBH_LL_Init>

  return USBH_OK;
 800a344:	2300      	movs	r3, #0
}
 800a346:	4618      	mov	r0, r3
 800a348:	3710      	adds	r7, #16
 800a34a:	46bd      	mov	sp, r7
 800a34c:	bd80      	pop	{r7, pc}
 800a34e:	bf00      	nop
 800a350:	0801070c 	.word	0x0801070c
 800a354:	08010714 	.word	0x08010714

0800a358 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800a358:	b480      	push	{r7}
 800a35a:	b085      	sub	sp, #20
 800a35c:	af00      	add	r7, sp, #0
 800a35e:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 800a360:	2300      	movs	r3, #0
 800a362:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800a364:	2300      	movs	r3, #0
 800a366:	60fb      	str	r3, [r7, #12]
 800a368:	e009      	b.n	800a37e <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 800a36a:	687a      	ldr	r2, [r7, #4]
 800a36c:	68fb      	ldr	r3, [r7, #12]
 800a36e:	33e0      	adds	r3, #224	; 0xe0
 800a370:	009b      	lsls	r3, r3, #2
 800a372:	4413      	add	r3, r2
 800a374:	2200      	movs	r2, #0
 800a376:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800a378:	68fb      	ldr	r3, [r7, #12]
 800a37a:	3301      	adds	r3, #1
 800a37c:	60fb      	str	r3, [r7, #12]
 800a37e:	68fb      	ldr	r3, [r7, #12]
 800a380:	2b0e      	cmp	r3, #14
 800a382:	d9f2      	bls.n	800a36a <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800a384:	2300      	movs	r3, #0
 800a386:	60fb      	str	r3, [r7, #12]
 800a388:	e009      	b.n	800a39e <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 800a38a:	687a      	ldr	r2, [r7, #4]
 800a38c:	68fb      	ldr	r3, [r7, #12]
 800a38e:	4413      	add	r3, r2
 800a390:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800a394:	2200      	movs	r2, #0
 800a396:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800a398:	68fb      	ldr	r3, [r7, #12]
 800a39a:	3301      	adds	r3, #1
 800a39c:	60fb      	str	r3, [r7, #12]
 800a39e:	68fb      	ldr	r3, [r7, #12]
 800a3a0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a3a4:	d3f1      	bcc.n	800a38a <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	2200      	movs	r2, #0
 800a3aa:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	2200      	movs	r2, #0
 800a3b0:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	2201      	movs	r2, #1
 800a3b6:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	2200      	movs	r2, #0
 800a3bc:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	2201      	movs	r2, #1
 800a3c4:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	2240      	movs	r2, #64	; 0x40
 800a3ca:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	2200      	movs	r2, #0
 800a3d0:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	2200      	movs	r2, #0
 800a3d6:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = USBH_SPEED_FULL;
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	2201      	movs	r2, #1
 800a3de:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	2200      	movs	r2, #0
 800a3e6:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	2200      	movs	r2, #0
 800a3ee:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 800a3f2:	2300      	movs	r3, #0
}
 800a3f4:	4618      	mov	r0, r3
 800a3f6:	3714      	adds	r7, #20
 800a3f8:	46bd      	mov	sp, r7
 800a3fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3fe:	4770      	bx	lr

0800a400 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800a400:	b580      	push	{r7, lr}
 800a402:	b084      	sub	sp, #16
 800a404:	af00      	add	r7, sp, #0
 800a406:	6078      	str	r0, [r7, #4]
 800a408:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800a40a:	2300      	movs	r3, #0
 800a40c:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 800a40e:	683b      	ldr	r3, [r7, #0]
 800a410:	2b00      	cmp	r3, #0
 800a412:	d01f      	beq.n	800a454 <USBH_RegisterClass+0x54>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800a41a:	2b00      	cmp	r3, #0
 800a41c:	d10e      	bne.n	800a43c <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800a424:	1c59      	adds	r1, r3, #1
 800a426:	687a      	ldr	r2, [r7, #4]
 800a428:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 800a42c:	687a      	ldr	r2, [r7, #4]
 800a42e:	33de      	adds	r3, #222	; 0xde
 800a430:	6839      	ldr	r1, [r7, #0]
 800a432:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 800a436:	2300      	movs	r3, #0
 800a438:	73fb      	strb	r3, [r7, #15]
 800a43a:	e016      	b.n	800a46a <USBH_RegisterClass+0x6a>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
 800a43c:	480d      	ldr	r0, [pc, #52]	; (800a474 <USBH_RegisterClass+0x74>)
 800a43e:	f004 fefd 	bl	800f23c <iprintf>
 800a442:	480d      	ldr	r0, [pc, #52]	; (800a478 <USBH_RegisterClass+0x78>)
 800a444:	f004 fefa 	bl	800f23c <iprintf>
 800a448:	200a      	movs	r0, #10
 800a44a:	f004 ff0f 	bl	800f26c <putchar>
      status = USBH_FAIL;
 800a44e:	2302      	movs	r3, #2
 800a450:	73fb      	strb	r3, [r7, #15]
 800a452:	e00a      	b.n	800a46a <USBH_RegisterClass+0x6a>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
 800a454:	4807      	ldr	r0, [pc, #28]	; (800a474 <USBH_RegisterClass+0x74>)
 800a456:	f004 fef1 	bl	800f23c <iprintf>
 800a45a:	4808      	ldr	r0, [pc, #32]	; (800a47c <USBH_RegisterClass+0x7c>)
 800a45c:	f004 feee 	bl	800f23c <iprintf>
 800a460:	200a      	movs	r0, #10
 800a462:	f004 ff03 	bl	800f26c <putchar>
    status = USBH_FAIL;
 800a466:	2302      	movs	r3, #2
 800a468:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800a46a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a46c:	4618      	mov	r0, r3
 800a46e:	3710      	adds	r7, #16
 800a470:	46bd      	mov	sp, r7
 800a472:	bd80      	pop	{r7, pc}
 800a474:	0801070c 	.word	0x0801070c
 800a478:	08010728 	.word	0x08010728
 800a47c:	08010744 	.word	0x08010744

0800a480 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800a480:	b580      	push	{r7, lr}
 800a482:	b084      	sub	sp, #16
 800a484:	af00      	add	r7, sp, #0
 800a486:	6078      	str	r0, [r7, #4]
 800a488:	460b      	mov	r3, r1
 800a48a:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 800a48c:	2300      	movs	r3, #0
 800a48e:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 800a496:	78fa      	ldrb	r2, [r7, #3]
 800a498:	429a      	cmp	r2, r3
 800a49a:	d23c      	bcs.n	800a516 <USBH_SelectInterface+0x96>
  {
    phost->device.current_interface = interface;
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	78fa      	ldrb	r2, [r7, #3]
 800a4a0:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
    USBH_UsrLog("Switching to Interface (#%d)", interface);
 800a4a4:	78fb      	ldrb	r3, [r7, #3]
 800a4a6:	4619      	mov	r1, r3
 800a4a8:	4823      	ldr	r0, [pc, #140]	; (800a538 <USBH_SelectInterface+0xb8>)
 800a4aa:	f004 fec7 	bl	800f23c <iprintf>
 800a4ae:	200a      	movs	r0, #10
 800a4b0:	f004 fedc 	bl	800f26c <putchar>
    USBH_UsrLog("Class    : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceClass);
 800a4b4:	78fb      	ldrb	r3, [r7, #3]
 800a4b6:	687a      	ldr	r2, [r7, #4]
 800a4b8:	211a      	movs	r1, #26
 800a4ba:	fb01 f303 	mul.w	r3, r1, r3
 800a4be:	4413      	add	r3, r2
 800a4c0:	f203 3347 	addw	r3, r3, #839	; 0x347
 800a4c4:	781b      	ldrb	r3, [r3, #0]
 800a4c6:	4619      	mov	r1, r3
 800a4c8:	481c      	ldr	r0, [pc, #112]	; (800a53c <USBH_SelectInterface+0xbc>)
 800a4ca:	f004 feb7 	bl	800f23c <iprintf>
 800a4ce:	200a      	movs	r0, #10
 800a4d0:	f004 fecc 	bl	800f26c <putchar>
    USBH_UsrLog("SubClass : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceSubClass);
 800a4d4:	78fb      	ldrb	r3, [r7, #3]
 800a4d6:	687a      	ldr	r2, [r7, #4]
 800a4d8:	211a      	movs	r1, #26
 800a4da:	fb01 f303 	mul.w	r3, r1, r3
 800a4de:	4413      	add	r3, r2
 800a4e0:	f503 7352 	add.w	r3, r3, #840	; 0x348
 800a4e4:	781b      	ldrb	r3, [r3, #0]
 800a4e6:	4619      	mov	r1, r3
 800a4e8:	4815      	ldr	r0, [pc, #84]	; (800a540 <USBH_SelectInterface+0xc0>)
 800a4ea:	f004 fea7 	bl	800f23c <iprintf>
 800a4ee:	200a      	movs	r0, #10
 800a4f0:	f004 febc 	bl	800f26c <putchar>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
 800a4f4:	78fb      	ldrb	r3, [r7, #3]
 800a4f6:	687a      	ldr	r2, [r7, #4]
 800a4f8:	211a      	movs	r1, #26
 800a4fa:	fb01 f303 	mul.w	r3, r1, r3
 800a4fe:	4413      	add	r3, r2
 800a500:	f203 3349 	addw	r3, r3, #841	; 0x349
 800a504:	781b      	ldrb	r3, [r3, #0]
 800a506:	4619      	mov	r1, r3
 800a508:	480e      	ldr	r0, [pc, #56]	; (800a544 <USBH_SelectInterface+0xc4>)
 800a50a:	f004 fe97 	bl	800f23c <iprintf>
 800a50e:	200a      	movs	r0, #10
 800a510:	f004 feac 	bl	800f26c <putchar>
 800a514:	e00a      	b.n	800a52c <USBH_SelectInterface+0xac>
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
 800a516:	480c      	ldr	r0, [pc, #48]	; (800a548 <USBH_SelectInterface+0xc8>)
 800a518:	f004 fe90 	bl	800f23c <iprintf>
 800a51c:	480b      	ldr	r0, [pc, #44]	; (800a54c <USBH_SelectInterface+0xcc>)
 800a51e:	f004 fe8d 	bl	800f23c <iprintf>
 800a522:	200a      	movs	r0, #10
 800a524:	f004 fea2 	bl	800f26c <putchar>
    status = USBH_FAIL;
 800a528:	2302      	movs	r3, #2
 800a52a:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800a52c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a52e:	4618      	mov	r0, r3
 800a530:	3710      	adds	r7, #16
 800a532:	46bd      	mov	sp, r7
 800a534:	bd80      	pop	{r7, pc}
 800a536:	bf00      	nop
 800a538:	0801075c 	.word	0x0801075c
 800a53c:	0801077c 	.word	0x0801077c
 800a540:	0801078c 	.word	0x0801078c
 800a544:	0801079c 	.word	0x0801079c
 800a548:	0801070c 	.word	0x0801070c
 800a54c:	080107ac 	.word	0x080107ac

0800a550 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800a550:	b480      	push	{r7}
 800a552:	b087      	sub	sp, #28
 800a554:	af00      	add	r7, sp, #0
 800a556:	6078      	str	r0, [r7, #4]
 800a558:	4608      	mov	r0, r1
 800a55a:	4611      	mov	r1, r2
 800a55c:	461a      	mov	r2, r3
 800a55e:	4603      	mov	r3, r0
 800a560:	70fb      	strb	r3, [r7, #3]
 800a562:	460b      	mov	r3, r1
 800a564:	70bb      	strb	r3, [r7, #2]
 800a566:	4613      	mov	r3, r2
 800a568:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800a56a:	2300      	movs	r3, #0
 800a56c:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 800a56e:	2300      	movs	r3, #0
 800a570:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800a578:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800a57a:	e025      	b.n	800a5c8 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800a57c:	7dfb      	ldrb	r3, [r7, #23]
 800a57e:	221a      	movs	r2, #26
 800a580:	fb02 f303 	mul.w	r3, r2, r3
 800a584:	3308      	adds	r3, #8
 800a586:	68fa      	ldr	r2, [r7, #12]
 800a588:	4413      	add	r3, r2
 800a58a:	3302      	adds	r3, #2
 800a58c:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800a58e:	693b      	ldr	r3, [r7, #16]
 800a590:	795b      	ldrb	r3, [r3, #5]
 800a592:	78fa      	ldrb	r2, [r7, #3]
 800a594:	429a      	cmp	r2, r3
 800a596:	d002      	beq.n	800a59e <USBH_FindInterface+0x4e>
 800a598:	78fb      	ldrb	r3, [r7, #3]
 800a59a:	2bff      	cmp	r3, #255	; 0xff
 800a59c:	d111      	bne.n	800a5c2 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800a59e:	693b      	ldr	r3, [r7, #16]
 800a5a0:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800a5a2:	78ba      	ldrb	r2, [r7, #2]
 800a5a4:	429a      	cmp	r2, r3
 800a5a6:	d002      	beq.n	800a5ae <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800a5a8:	78bb      	ldrb	r3, [r7, #2]
 800a5aa:	2bff      	cmp	r3, #255	; 0xff
 800a5ac:	d109      	bne.n	800a5c2 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800a5ae:	693b      	ldr	r3, [r7, #16]
 800a5b0:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800a5b2:	787a      	ldrb	r2, [r7, #1]
 800a5b4:	429a      	cmp	r2, r3
 800a5b6:	d002      	beq.n	800a5be <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800a5b8:	787b      	ldrb	r3, [r7, #1]
 800a5ba:	2bff      	cmp	r3, #255	; 0xff
 800a5bc:	d101      	bne.n	800a5c2 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800a5be:	7dfb      	ldrb	r3, [r7, #23]
 800a5c0:	e006      	b.n	800a5d0 <USBH_FindInterface+0x80>
    }
    if_ix++;
 800a5c2:	7dfb      	ldrb	r3, [r7, #23]
 800a5c4:	3301      	adds	r3, #1
 800a5c6:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800a5c8:	7dfb      	ldrb	r3, [r7, #23]
 800a5ca:	2b01      	cmp	r3, #1
 800a5cc:	d9d6      	bls.n	800a57c <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800a5ce:	23ff      	movs	r3, #255	; 0xff
}
 800a5d0:	4618      	mov	r0, r3
 800a5d2:	371c      	adds	r7, #28
 800a5d4:	46bd      	mov	sp, r7
 800a5d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5da:	4770      	bx	lr

0800a5dc <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 800a5dc:	b580      	push	{r7, lr}
 800a5de:	b082      	sub	sp, #8
 800a5e0:	af00      	add	r7, sp, #0
 800a5e2:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 800a5e4:	6878      	ldr	r0, [r7, #4]
 800a5e6:	f004 fb47 	bl	800ec78 <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS(phost, TRUE);
 800a5ea:	2101      	movs	r1, #1
 800a5ec:	6878      	ldr	r0, [r7, #4]
 800a5ee:	f004 fc60 	bl	800eeb2 <USBH_LL_DriverVBUS>

  return USBH_OK;
 800a5f2:	2300      	movs	r3, #0
}
 800a5f4:	4618      	mov	r0, r3
 800a5f6:	3708      	adds	r7, #8
 800a5f8:	46bd      	mov	sp, r7
 800a5fa:	bd80      	pop	{r7, pc}

0800a5fc <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 800a5fc:	b580      	push	{r7, lr}
 800a5fe:	b088      	sub	sp, #32
 800a600:	af04      	add	r7, sp, #16
 800a602:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 800a604:	2302      	movs	r3, #2
 800a606:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 800a608:	2300      	movs	r3, #0
 800a60a:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 800a612:	b2db      	uxtb	r3, r3
 800a614:	2b01      	cmp	r3, #1
 800a616:	d102      	bne.n	800a61e <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	2203      	movs	r2, #3
 800a61c:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	781b      	ldrb	r3, [r3, #0]
 800a622:	b2db      	uxtb	r3, r3
 800a624:	2b0b      	cmp	r3, #11
 800a626:	f200 822b 	bhi.w	800aa80 <USBH_Process+0x484>
 800a62a:	a201      	add	r2, pc, #4	; (adr r2, 800a630 <USBH_Process+0x34>)
 800a62c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a630:	0800a661 	.word	0x0800a661
 800a634:	0800a69f 	.word	0x0800a69f
 800a638:	0800a71f 	.word	0x0800a71f
 800a63c:	0800aa0f 	.word	0x0800aa0f
 800a640:	0800aa81 	.word	0x0800aa81
 800a644:	0800a7c3 	.word	0x0800a7c3
 800a648:	0800a991 	.word	0x0800a991
 800a64c:	0800a811 	.word	0x0800a811
 800a650:	0800a831 	.word	0x0800a831
 800a654:	0800a85d 	.word	0x0800a85d
 800a658:	0800a897 	.word	0x0800a897
 800a65c:	0800a9f7 	.word	0x0800a9f7
  {
    case HOST_IDLE :

      if (phost->device.is_connected)
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800a666:	b2db      	uxtb	r3, r3
 800a668:	2b00      	cmp	r3, #0
 800a66a:	f000 820b 	beq.w	800aa84 <USBH_Process+0x488>
      {
        USBH_UsrLog("USB Device Connected");
 800a66e:	48b9      	ldr	r0, [pc, #740]	; (800a954 <USBH_Process+0x358>)
 800a670:	f004 fde4 	bl	800f23c <iprintf>
 800a674:	200a      	movs	r0, #10
 800a676:	f004 fdf9 	bl	800f26c <putchar>

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	2201      	movs	r2, #1
 800a67e:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 800a680:	20c8      	movs	r0, #200	; 0xc8
 800a682:	f004 fc8d 	bl	800efa0 <USBH_Delay>
        USBH_LL_ResetPort(phost);
 800a686:	6878      	ldr	r0, [r7, #4]
 800a688:	f004 fb53 	bl	800ed32 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	2200      	movs	r2, #0
 800a690:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	2200      	movs	r2, #0
 800a698:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800a69c:	e1f2      	b.n	800aa84 <USBH_Process+0x488>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 800a6a4:	2b01      	cmp	r3, #1
 800a6a6:	d10d      	bne.n	800a6c4 <USBH_Process+0xc8>
      {
        USBH_UsrLog("USB Device Reset Completed");
 800a6a8:	48ab      	ldr	r0, [pc, #684]	; (800a958 <USBH_Process+0x35c>)
 800a6aa:	f004 fdc7 	bl	800f23c <iprintf>
 800a6ae:	200a      	movs	r0, #10
 800a6b0:	f004 fddc 	bl	800f26c <putchar>
        phost->device.RstCnt = 0U;
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	2200      	movs	r2, #0
 800a6b8:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	2202      	movs	r2, #2
 800a6c0:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800a6c2:	e1ec      	b.n	800aa9e <USBH_Process+0x4a2>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800a6ca:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a6ce:	d91a      	bls.n	800a706 <USBH_Process+0x10a>
          phost->device.RstCnt++;
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800a6d6:	3301      	adds	r3, #1
 800a6d8:	b2da      	uxtb	r2, r3
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800a6e6:	2b03      	cmp	r3, #3
 800a6e8:	d909      	bls.n	800a6fe <USBH_Process+0x102>
            USBH_UsrLog("USB Reset Failed, Please unplug the Device.");
 800a6ea:	489c      	ldr	r0, [pc, #624]	; (800a95c <USBH_Process+0x360>)
 800a6ec:	f004 fda6 	bl	800f23c <iprintf>
 800a6f0:	200a      	movs	r0, #10
 800a6f2:	f004 fdbb 	bl	800f26c <putchar>
            phost->gState = HOST_ABORT_STATE;
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	220d      	movs	r2, #13
 800a6fa:	701a      	strb	r2, [r3, #0]
      break;
 800a6fc:	e1cf      	b.n	800aa9e <USBH_Process+0x4a2>
            phost->gState = HOST_IDLE;
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	2200      	movs	r2, #0
 800a702:	701a      	strb	r2, [r3, #0]
      break;
 800a704:	e1cb      	b.n	800aa9e <USBH_Process+0x4a2>
          phost->Timeout += 10U;
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800a70c:	f103 020a 	add.w	r2, r3, #10
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 800a716:	200a      	movs	r0, #10
 800a718:	f004 fc42 	bl	800efa0 <USBH_Delay>
      break;
 800a71c:	e1bf      	b.n	800aa9e <USBH_Process+0x4a2>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800a724:	2b00      	cmp	r3, #0
 800a726:	d005      	beq.n	800a734 <USBH_Process+0x138>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800a72e:	2104      	movs	r1, #4
 800a730:	6878      	ldr	r0, [r7, #4]
 800a732:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800a734:	2064      	movs	r0, #100	; 0x64
 800a736:	f004 fc33 	bl	800efa0 <USBH_Delay>

      phost->device.speed = USBH_LL_GetSpeed(phost);
 800a73a:	6878      	ldr	r0, [r7, #4]
 800a73c:	f004 fad2 	bl	800ece4 <USBH_LL_GetSpeed>
 800a740:	4603      	mov	r3, r0
 800a742:	461a      	mov	r2, r3
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	2205      	movs	r2, #5
 800a74e:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 800a750:	2100      	movs	r1, #0
 800a752:	6878      	ldr	r0, [r7, #4]
 800a754:	f001 fa77 	bl	800bc46 <USBH_AllocPipe>
 800a758:	4603      	mov	r3, r0
 800a75a:	461a      	mov	r2, r3
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 800a760:	2180      	movs	r1, #128	; 0x80
 800a762:	6878      	ldr	r0, [r7, #4]
 800a764:	f001 fa6f 	bl	800bc46 <USBH_AllocPipe>
 800a768:	4603      	mov	r3, r0
 800a76a:	461a      	mov	r2, r3
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	7919      	ldrb	r1, [r3, #4]
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800a780:	687a      	ldr	r2, [r7, #4]
 800a782:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800a784:	b292      	uxth	r2, r2
 800a786:	9202      	str	r2, [sp, #8]
 800a788:	2200      	movs	r2, #0
 800a78a:	9201      	str	r2, [sp, #4]
 800a78c:	9300      	str	r3, [sp, #0]
 800a78e:	4603      	mov	r3, r0
 800a790:	2280      	movs	r2, #128	; 0x80
 800a792:	6878      	ldr	r0, [r7, #4]
 800a794:	f001 fa28 	bl	800bbe8 <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	7959      	ldrb	r1, [r3, #5]
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800a7a8:	687a      	ldr	r2, [r7, #4]
 800a7aa:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800a7ac:	b292      	uxth	r2, r2
 800a7ae:	9202      	str	r2, [sp, #8]
 800a7b0:	2200      	movs	r2, #0
 800a7b2:	9201      	str	r2, [sp, #4]
 800a7b4:	9300      	str	r3, [sp, #0]
 800a7b6:	4603      	mov	r3, r0
 800a7b8:	2200      	movs	r2, #0
 800a7ba:	6878      	ldr	r0, [r7, #4]
 800a7bc:	f001 fa14 	bl	800bbe8 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800a7c0:	e16d      	b.n	800aa9e <USBH_Process+0x4a2>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800a7c2:	6878      	ldr	r0, [r7, #4]
 800a7c4:	f000 f97a 	bl	800aabc <USBH_HandleEnum>
 800a7c8:	4603      	mov	r3, r0
 800a7ca:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 800a7cc:	7bbb      	ldrb	r3, [r7, #14]
 800a7ce:	b2db      	uxtb	r3, r3
 800a7d0:	2b00      	cmp	r3, #0
 800a7d2:	f040 8159 	bne.w	800aa88 <USBH_Process+0x48c>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");
 800a7d6:	4862      	ldr	r0, [pc, #392]	; (800a960 <USBH_Process+0x364>)
 800a7d8:	f004 fd30 	bl	800f23c <iprintf>
 800a7dc:	200a      	movs	r0, #10
 800a7de:	f004 fd45 	bl	800f26c <putchar>

        phost->device.current_interface = 0U;
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	2200      	movs	r2, #0
 800a7e6:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 800a7f0:	2b01      	cmp	r3, #1
 800a7f2:	d109      	bne.n	800a808 <USBH_Process+0x20c>
        {
          USBH_UsrLog("This device has only 1 configuration.");
 800a7f4:	485b      	ldr	r0, [pc, #364]	; (800a964 <USBH_Process+0x368>)
 800a7f6:	f004 fd21 	bl	800f23c <iprintf>
 800a7fa:	200a      	movs	r0, #10
 800a7fc:	f004 fd36 	bl	800f26c <putchar>
          phost->gState = HOST_SET_CONFIGURATION;
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	2208      	movs	r2, #8
 800a804:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800a806:	e13f      	b.n	800aa88 <USBH_Process+0x48c>
          phost->gState = HOST_INPUT;
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	2207      	movs	r2, #7
 800a80c:	701a      	strb	r2, [r3, #0]
      break;
 800a80e:	e13b      	b.n	800aa88 <USBH_Process+0x48c>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800a816:	2b00      	cmp	r3, #0
 800a818:	f000 8138 	beq.w	800aa8c <USBH_Process+0x490>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800a822:	2101      	movs	r1, #1
 800a824:	6878      	ldr	r0, [r7, #4]
 800a826:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	2208      	movs	r2, #8
 800a82c:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800a82e:	e12d      	b.n	800aa8c <USBH_Process+0x490>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 800a836:	b29b      	uxth	r3, r3
 800a838:	4619      	mov	r1, r3
 800a83a:	6878      	ldr	r0, [r7, #4]
 800a83c:	f000 fd4e 	bl	800b2dc <USBH_SetCfg>
 800a840:	4603      	mov	r3, r0
 800a842:	2b00      	cmp	r3, #0
 800a844:	f040 8124 	bne.w	800aa90 <USBH_Process+0x494>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	2209      	movs	r2, #9
 800a84c:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog("Default configuration set.");
 800a84e:	4846      	ldr	r0, [pc, #280]	; (800a968 <USBH_Process+0x36c>)
 800a850:	f004 fcf4 	bl	800f23c <iprintf>
 800a854:	200a      	movs	r0, #10
 800a856:	f004 fd09 	bl	800f26c <putchar>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800a85a:	e119      	b.n	800aa90 <USBH_Process+0x494>

    case  HOST_SET_WAKEUP_FEATURE:

      if ((phost->device.CfgDesc.bmAttributes) & (1U << 5))
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 800a862:	f003 0320 	and.w	r3, r3, #32
 800a866:	2b00      	cmp	r3, #0
 800a868:	d011      	beq.n	800a88e <USBH_Process+0x292>
      {
        if (USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP) == USBH_OK)
 800a86a:	2101      	movs	r1, #1
 800a86c:	6878      	ldr	r0, [r7, #4]
 800a86e:	f000 fd58 	bl	800b322 <USBH_SetFeature>
 800a872:	4603      	mov	r3, r0
 800a874:	2b00      	cmp	r3, #0
 800a876:	f040 810d 	bne.w	800aa94 <USBH_Process+0x498>
        {
          USBH_UsrLog("Device remote wakeup enabled");
 800a87a:	483c      	ldr	r0, [pc, #240]	; (800a96c <USBH_Process+0x370>)
 800a87c:	f004 fcde 	bl	800f23c <iprintf>
 800a880:	200a      	movs	r0, #10
 800a882:	f004 fcf3 	bl	800f26c <putchar>
          phost->gState = HOST_CHECK_CLASS;
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	220a      	movs	r2, #10
 800a88a:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800a88c:	e102      	b.n	800aa94 <USBH_Process+0x498>
        phost->gState = HOST_CHECK_CLASS;
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	220a      	movs	r2, #10
 800a892:	701a      	strb	r2, [r3, #0]
      break;
 800a894:	e0fe      	b.n	800aa94 <USBH_Process+0x498>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800a89c:	2b00      	cmp	r3, #0
 800a89e:	d106      	bne.n	800a8ae <USBH_Process+0x2b2>
      {
        USBH_UsrLog("No Class has been registered.");
 800a8a0:	4833      	ldr	r0, [pc, #204]	; (800a970 <USBH_Process+0x374>)
 800a8a2:	f004 fccb 	bl	800f23c <iprintf>
 800a8a6:	200a      	movs	r0, #10
 800a8a8:	f004 fce0 	bl	800f26c <putchar>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800a8ac:	e0f7      	b.n	800aa9e <USBH_Process+0x4a2>
        phost->pActiveClass = NULL;
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	2200      	movs	r2, #0
 800a8b2:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800a8b6:	2300      	movs	r3, #0
 800a8b8:	73fb      	strb	r3, [r7, #15]
 800a8ba:	e016      	b.n	800a8ea <USBH_Process+0x2ee>
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800a8bc:	7bfa      	ldrb	r2, [r7, #15]
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	32de      	adds	r2, #222	; 0xde
 800a8c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a8c6:	791a      	ldrb	r2, [r3, #4]
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 800a8ce:	429a      	cmp	r2, r3
 800a8d0:	d108      	bne.n	800a8e4 <USBH_Process+0x2e8>
            phost->pActiveClass = phost->pClass[idx];
 800a8d2:	7bfa      	ldrb	r2, [r7, #15]
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	32de      	adds	r2, #222	; 0xde
 800a8d8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 800a8e2:	e005      	b.n	800a8f0 <USBH_Process+0x2f4>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800a8e4:	7bfb      	ldrb	r3, [r7, #15]
 800a8e6:	3301      	adds	r3, #1
 800a8e8:	73fb      	strb	r3, [r7, #15]
 800a8ea:	7bfb      	ldrb	r3, [r7, #15]
 800a8ec:	2b00      	cmp	r3, #0
 800a8ee:	d0e5      	beq.n	800a8bc <USBH_Process+0x2c0>
        if (phost->pActiveClass != NULL)
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a8f6:	2b00      	cmp	r3, #0
 800a8f8:	d040      	beq.n	800a97c <USBH_Process+0x380>
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a900:	689b      	ldr	r3, [r3, #8]
 800a902:	6878      	ldr	r0, [r7, #4]
 800a904:	4798      	blx	r3
 800a906:	4603      	mov	r3, r0
 800a908:	2b00      	cmp	r3, #0
 800a90a:	d114      	bne.n	800a936 <USBH_Process+0x33a>
            phost->gState = HOST_CLASS_REQUEST;
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	2206      	movs	r2, #6
 800a910:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a918:	681b      	ldr	r3, [r3, #0]
 800a91a:	4619      	mov	r1, r3
 800a91c:	4815      	ldr	r0, [pc, #84]	; (800a974 <USBH_Process+0x378>)
 800a91e:	f004 fc8d 	bl	800f23c <iprintf>
 800a922:	200a      	movs	r0, #10
 800a924:	f004 fca2 	bl	800f26c <putchar>
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800a92e:	2103      	movs	r1, #3
 800a930:	6878      	ldr	r0, [r7, #4]
 800a932:	4798      	blx	r3
      break;
 800a934:	e0b3      	b.n	800aa9e <USBH_Process+0x4a2>
            phost->gState = HOST_ABORT_STATE;
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	220d      	movs	r2, #13
 800a93a:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("Device not supporting %s class.", phost->pActiveClass->Name);
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a942:	681b      	ldr	r3, [r3, #0]
 800a944:	4619      	mov	r1, r3
 800a946:	480c      	ldr	r0, [pc, #48]	; (800a978 <USBH_Process+0x37c>)
 800a948:	f004 fc78 	bl	800f23c <iprintf>
 800a94c:	200a      	movs	r0, #10
 800a94e:	f004 fc8d 	bl	800f26c <putchar>
      break;
 800a952:	e0a4      	b.n	800aa9e <USBH_Process+0x4a2>
 800a954:	080107cc 	.word	0x080107cc
 800a958:	080107e4 	.word	0x080107e4
 800a95c:	08010800 	.word	0x08010800
 800a960:	0801082c 	.word	0x0801082c
 800a964:	08010840 	.word	0x08010840
 800a968:	08010868 	.word	0x08010868
 800a96c:	08010884 	.word	0x08010884
 800a970:	080108a4 	.word	0x080108a4
 800a974:	080108c4 	.word	0x080108c4
 800a978:	080108d8 	.word	0x080108d8
          phost->gState = HOST_ABORT_STATE;
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	220d      	movs	r2, #13
 800a980:	701a      	strb	r2, [r3, #0]
          USBH_UsrLog("No registered class for this device.");
 800a982:	4849      	ldr	r0, [pc, #292]	; (800aaa8 <USBH_Process+0x4ac>)
 800a984:	f004 fc5a 	bl	800f23c <iprintf>
 800a988:	200a      	movs	r0, #10
 800a98a:	f004 fc6f 	bl	800f26c <putchar>
      break;
 800a98e:	e086      	b.n	800aa9e <USBH_Process+0x4a2>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a996:	2b00      	cmp	r3, #0
 800a998:	d020      	beq.n	800a9dc <USBH_Process+0x3e0>
      {
        status = phost->pActiveClass->Requests(phost);
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a9a0:	691b      	ldr	r3, [r3, #16]
 800a9a2:	6878      	ldr	r0, [r7, #4]
 800a9a4:	4798      	blx	r3
 800a9a6:	4603      	mov	r3, r0
 800a9a8:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800a9aa:	7bbb      	ldrb	r3, [r7, #14]
 800a9ac:	b2db      	uxtb	r3, r3
 800a9ae:	2b00      	cmp	r3, #0
 800a9b0:	d103      	bne.n	800a9ba <USBH_Process+0x3be>
        {
          phost->gState = HOST_CLASS;
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	220b      	movs	r2, #11
 800a9b6:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800a9b8:	e06e      	b.n	800aa98 <USBH_Process+0x49c>
        else if (status == USBH_FAIL)
 800a9ba:	7bbb      	ldrb	r3, [r7, #14]
 800a9bc:	b2db      	uxtb	r3, r3
 800a9be:	2b02      	cmp	r3, #2
 800a9c0:	d16a      	bne.n	800aa98 <USBH_Process+0x49c>
          phost->gState = HOST_ABORT_STATE;
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	220d      	movs	r2, #13
 800a9c6:	701a      	strb	r2, [r3, #0]
          USBH_ErrLog("Device not responding Please Unplug.");
 800a9c8:	4838      	ldr	r0, [pc, #224]	; (800aaac <USBH_Process+0x4b0>)
 800a9ca:	f004 fc37 	bl	800f23c <iprintf>
 800a9ce:	4838      	ldr	r0, [pc, #224]	; (800aab0 <USBH_Process+0x4b4>)
 800a9d0:	f004 fc34 	bl	800f23c <iprintf>
 800a9d4:	200a      	movs	r0, #10
 800a9d6:	f004 fc49 	bl	800f26c <putchar>
      break;
 800a9da:	e05d      	b.n	800aa98 <USBH_Process+0x49c>
        phost->gState = HOST_ABORT_STATE;
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	220d      	movs	r2, #13
 800a9e0:	701a      	strb	r2, [r3, #0]
        USBH_ErrLog("Invalid Class Driver.");
 800a9e2:	4832      	ldr	r0, [pc, #200]	; (800aaac <USBH_Process+0x4b0>)
 800a9e4:	f004 fc2a 	bl	800f23c <iprintf>
 800a9e8:	4832      	ldr	r0, [pc, #200]	; (800aab4 <USBH_Process+0x4b8>)
 800a9ea:	f004 fc27 	bl	800f23c <iprintf>
 800a9ee:	200a      	movs	r0, #10
 800a9f0:	f004 fc3c 	bl	800f26c <putchar>
      break;
 800a9f4:	e050      	b.n	800aa98 <USBH_Process+0x49c>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a9fc:	2b00      	cmp	r3, #0
 800a9fe:	d04d      	beq.n	800aa9c <USBH_Process+0x4a0>
      {
        phost->pActiveClass->BgndProcess(phost);
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800aa06:	695b      	ldr	r3, [r3, #20]
 800aa08:	6878      	ldr	r0, [r7, #4]
 800aa0a:	4798      	blx	r3
      }
      break;
 800aa0c:	e046      	b.n	800aa9c <USBH_Process+0x4a0>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	2200      	movs	r2, #0
 800aa12:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      DeInitStateMachine(phost);
 800aa16:	6878      	ldr	r0, [r7, #4]
 800aa18:	f7ff fc9e 	bl	800a358 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800aa22:	2b00      	cmp	r3, #0
 800aa24:	d009      	beq.n	800aa3a <USBH_Process+0x43e>
      {
        phost->pActiveClass->DeInit(phost);
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800aa2c:	68db      	ldr	r3, [r3, #12]
 800aa2e:	6878      	ldr	r0, [r7, #4]
 800aa30:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	2200      	movs	r2, #0
 800aa36:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800aa40:	2b00      	cmp	r3, #0
 800aa42:	d005      	beq.n	800aa50 <USBH_Process+0x454>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800aa4a:	2105      	movs	r1, #5
 800aa4c:	6878      	ldr	r0, [r7, #4]
 800aa4e:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");
 800aa50:	4819      	ldr	r0, [pc, #100]	; (800aab8 <USBH_Process+0x4bc>)
 800aa52:	f004 fbf3 	bl	800f23c <iprintf>
 800aa56:	200a      	movs	r0, #10
 800aa58:	f004 fc08 	bl	800f26c <putchar>

      if (phost->device.is_ReEnumerated == 1U)
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 800aa62:	b2db      	uxtb	r3, r3
 800aa64:	2b01      	cmp	r3, #1
 800aa66:	d107      	bne.n	800aa78 <USBH_Process+0x47c>
      {
        phost->device.is_ReEnumerated = 0U;
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	2200      	movs	r2, #0
 800aa6c:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        USBH_Start(phost);
 800aa70:	6878      	ldr	r0, [r7, #4]
 800aa72:	f7ff fdb3 	bl	800a5dc <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800aa76:	e012      	b.n	800aa9e <USBH_Process+0x4a2>
        USBH_LL_Start(phost);
 800aa78:	6878      	ldr	r0, [r7, #4]
 800aa7a:	f004 f8fd 	bl	800ec78 <USBH_LL_Start>
      break;
 800aa7e:	e00e      	b.n	800aa9e <USBH_Process+0x4a2>

    case HOST_ABORT_STATE:
    default :
      break;
 800aa80:	bf00      	nop
 800aa82:	e00c      	b.n	800aa9e <USBH_Process+0x4a2>
      break;
 800aa84:	bf00      	nop
 800aa86:	e00a      	b.n	800aa9e <USBH_Process+0x4a2>
      break;
 800aa88:	bf00      	nop
 800aa8a:	e008      	b.n	800aa9e <USBH_Process+0x4a2>
    break;
 800aa8c:	bf00      	nop
 800aa8e:	e006      	b.n	800aa9e <USBH_Process+0x4a2>
      break;
 800aa90:	bf00      	nop
 800aa92:	e004      	b.n	800aa9e <USBH_Process+0x4a2>
      break;
 800aa94:	bf00      	nop
 800aa96:	e002      	b.n	800aa9e <USBH_Process+0x4a2>
      break;
 800aa98:	bf00      	nop
 800aa9a:	e000      	b.n	800aa9e <USBH_Process+0x4a2>
      break;
 800aa9c:	bf00      	nop
  }
  return USBH_OK;
 800aa9e:	2300      	movs	r3, #0
}
 800aaa0:	4618      	mov	r0, r3
 800aaa2:	3710      	adds	r7, #16
 800aaa4:	46bd      	mov	sp, r7
 800aaa6:	bd80      	pop	{r7, pc}
 800aaa8:	080108f8 	.word	0x080108f8
 800aaac:	0801070c 	.word	0x0801070c
 800aab0:	08010920 	.word	0x08010920
 800aab4:	08010948 	.word	0x08010948
 800aab8:	08010960 	.word	0x08010960

0800aabc <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 800aabc:	b580      	push	{r7, lr}
 800aabe:	b088      	sub	sp, #32
 800aac0:	af04      	add	r7, sp, #16
 800aac2:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800aac4:	2301      	movs	r3, #1
 800aac6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 800aac8:	2301      	movs	r3, #1
 800aaca:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	785b      	ldrb	r3, [r3, #1]
 800aad0:	2b07      	cmp	r3, #7
 800aad2:	f200 8280 	bhi.w	800afd6 <USBH_HandleEnum+0x51a>
 800aad6:	a201      	add	r2, pc, #4	; (adr r2, 800aadc <USBH_HandleEnum+0x20>)
 800aad8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aadc:	0800aafd 	.word	0x0800aafd
 800aae0:	0800abd9 	.word	0x0800abd9
 800aae4:	0800ac89 	.word	0x0800ac89
 800aae8:	0800ad49 	.word	0x0800ad49
 800aaec:	0800add1 	.word	0x0800add1
 800aaf0:	0800ae85 	.word	0x0800ae85
 800aaf4:	0800aef9 	.word	0x0800aef9
 800aaf8:	0800af6b 	.word	0x0800af6b
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 800aafc:	2108      	movs	r1, #8
 800aafe:	6878      	ldr	r0, [r7, #4]
 800ab00:	f000 fb1c 	bl	800b13c <USBH_Get_DevDesc>
 800ab04:	4603      	mov	r3, r0
 800ab06:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800ab08:	7bbb      	ldrb	r3, [r7, #14]
 800ab0a:	2b00      	cmp	r3, #0
 800ab0c:	d130      	bne.n	800ab70 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	2201      	movs	r2, #1
 800ab1c:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	7919      	ldrb	r1, [r3, #4]
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800ab2e:	687a      	ldr	r2, [r7, #4]
 800ab30:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800ab32:	b292      	uxth	r2, r2
 800ab34:	9202      	str	r2, [sp, #8]
 800ab36:	2200      	movs	r2, #0
 800ab38:	9201      	str	r2, [sp, #4]
 800ab3a:	9300      	str	r3, [sp, #0]
 800ab3c:	4603      	mov	r3, r0
 800ab3e:	2280      	movs	r2, #128	; 0x80
 800ab40:	6878      	ldr	r0, [r7, #4]
 800ab42:	f001 f851 	bl	800bbe8 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	7959      	ldrb	r1, [r3, #5]
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800ab56:	687a      	ldr	r2, [r7, #4]
 800ab58:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800ab5a:	b292      	uxth	r2, r2
 800ab5c:	9202      	str	r2, [sp, #8]
 800ab5e:	2200      	movs	r2, #0
 800ab60:	9201      	str	r2, [sp, #4]
 800ab62:	9300      	str	r3, [sp, #0]
 800ab64:	4603      	mov	r3, r0
 800ab66:	2200      	movs	r2, #0
 800ab68:	6878      	ldr	r0, [r7, #4]
 800ab6a:	f001 f83d 	bl	800bbe8 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800ab6e:	e234      	b.n	800afda <USBH_HandleEnum+0x51e>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800ab70:	7bbb      	ldrb	r3, [r7, #14]
 800ab72:	2b03      	cmp	r3, #3
 800ab74:	f040 8231 	bne.w	800afda <USBH_HandleEnum+0x51e>
        USBH_ErrLog("Control error: Get Device Descriptor request failed");
 800ab78:	48b9      	ldr	r0, [pc, #740]	; (800ae60 <USBH_HandleEnum+0x3a4>)
 800ab7a:	f004 fb5f 	bl	800f23c <iprintf>
 800ab7e:	48b9      	ldr	r0, [pc, #740]	; (800ae64 <USBH_HandleEnum+0x3a8>)
 800ab80:	f004 fb5c 	bl	800f23c <iprintf>
 800ab84:	200a      	movs	r0, #10
 800ab86:	f004 fb71 	bl	800f26c <putchar>
        phost->device.EnumCnt++;
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800ab90:	3301      	adds	r3, #1
 800ab92:	b2da      	uxtb	r2, r3
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800aba0:	2b03      	cmp	r3, #3
 800aba2:	d909      	bls.n	800abb8 <USBH_HandleEnum+0xfc>
          USBH_UsrLog("Control error, Device not Responding Please unplug the Device.");
 800aba4:	48b0      	ldr	r0, [pc, #704]	; (800ae68 <USBH_HandleEnum+0x3ac>)
 800aba6:	f004 fb49 	bl	800f23c <iprintf>
 800abaa:	200a      	movs	r0, #10
 800abac:	f004 fb5e 	bl	800f26c <putchar>
          phost->gState = HOST_ABORT_STATE;
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	220d      	movs	r2, #13
 800abb4:	701a      	strb	r2, [r3, #0]
      break;
 800abb6:	e210      	b.n	800afda <USBH_HandleEnum+0x51e>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	795b      	ldrb	r3, [r3, #5]
 800abbc:	4619      	mov	r1, r3
 800abbe:	6878      	ldr	r0, [r7, #4]
 800abc0:	f001 f862 	bl	800bc88 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	791b      	ldrb	r3, [r3, #4]
 800abc8:	4619      	mov	r1, r3
 800abca:	6878      	ldr	r0, [r7, #4]
 800abcc:	f001 f85c 	bl	800bc88 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	2200      	movs	r2, #0
 800abd4:	701a      	strb	r2, [r3, #0]
      break;
 800abd6:	e200      	b.n	800afda <USBH_HandleEnum+0x51e>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800abd8:	2112      	movs	r1, #18
 800abda:	6878      	ldr	r0, [r7, #4]
 800abdc:	f000 faae 	bl	800b13c <USBH_Get_DevDesc>
 800abe0:	4603      	mov	r3, r0
 800abe2:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800abe4:	7bbb      	ldrb	r3, [r7, #14]
 800abe6:	2b00      	cmp	r3, #0
 800abe8:	d117      	bne.n	800ac1a <USBH_HandleEnum+0x15e>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	f8b3 3330 	ldrh.w	r3, [r3, #816]	; 0x330
 800abf0:	4619      	mov	r1, r3
 800abf2:	489e      	ldr	r0, [pc, #632]	; (800ae6c <USBH_HandleEnum+0x3b0>)
 800abf4:	f004 fb22 	bl	800f23c <iprintf>
 800abf8:	200a      	movs	r0, #10
 800abfa:	f004 fb37 	bl	800f26c <putchar>
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	f8b3 332e 	ldrh.w	r3, [r3, #814]	; 0x32e
 800ac04:	4619      	mov	r1, r3
 800ac06:	489a      	ldr	r0, [pc, #616]	; (800ae70 <USBH_HandleEnum+0x3b4>)
 800ac08:	f004 fb18 	bl	800f23c <iprintf>
 800ac0c:	200a      	movs	r0, #10
 800ac0e:	f004 fb2d 	bl	800f26c <putchar>

        phost->EnumState = ENUM_SET_ADDR;
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	2202      	movs	r2, #2
 800ac16:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800ac18:	e1e1      	b.n	800afde <USBH_HandleEnum+0x522>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800ac1a:	7bbb      	ldrb	r3, [r7, #14]
 800ac1c:	2b03      	cmp	r3, #3
 800ac1e:	f040 81de 	bne.w	800afde <USBH_HandleEnum+0x522>
        USBH_ErrLog("Control error: Get Full Device Descriptor request failed");
 800ac22:	488f      	ldr	r0, [pc, #572]	; (800ae60 <USBH_HandleEnum+0x3a4>)
 800ac24:	f004 fb0a 	bl	800f23c <iprintf>
 800ac28:	4892      	ldr	r0, [pc, #584]	; (800ae74 <USBH_HandleEnum+0x3b8>)
 800ac2a:	f004 fb07 	bl	800f23c <iprintf>
 800ac2e:	200a      	movs	r0, #10
 800ac30:	f004 fb1c 	bl	800f26c <putchar>
        phost->device.EnumCnt++;
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800ac3a:	3301      	adds	r3, #1
 800ac3c:	b2da      	uxtb	r2, r3
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800ac4a:	2b03      	cmp	r3, #3
 800ac4c:	d909      	bls.n	800ac62 <USBH_HandleEnum+0x1a6>
          USBH_UsrLog("Control error, Device not Responding Please unplug the Device.");
 800ac4e:	4886      	ldr	r0, [pc, #536]	; (800ae68 <USBH_HandleEnum+0x3ac>)
 800ac50:	f004 faf4 	bl	800f23c <iprintf>
 800ac54:	200a      	movs	r0, #10
 800ac56:	f004 fb09 	bl	800f26c <putchar>
          phost->gState = HOST_ABORT_STATE;
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	220d      	movs	r2, #13
 800ac5e:	701a      	strb	r2, [r3, #0]
      break;
 800ac60:	e1bd      	b.n	800afde <USBH_HandleEnum+0x522>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	795b      	ldrb	r3, [r3, #5]
 800ac66:	4619      	mov	r1, r3
 800ac68:	6878      	ldr	r0, [r7, #4]
 800ac6a:	f001 f80d 	bl	800bc88 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	791b      	ldrb	r3, [r3, #4]
 800ac72:	4619      	mov	r1, r3
 800ac74:	6878      	ldr	r0, [r7, #4]
 800ac76:	f001 f807 	bl	800bc88 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	2200      	movs	r2, #0
 800ac7e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	2200      	movs	r2, #0
 800ac84:	701a      	strb	r2, [r3, #0]
      break;
 800ac86:	e1aa      	b.n	800afde <USBH_HandleEnum+0x522>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 800ac88:	2101      	movs	r1, #1
 800ac8a:	6878      	ldr	r0, [r7, #4]
 800ac8c:	f000 fb02 	bl	800b294 <USBH_SetAddress>
 800ac90:	4603      	mov	r3, r0
 800ac92:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800ac94:	7bbb      	ldrb	r3, [r7, #14]
 800ac96:	2b00      	cmp	r3, #0
 800ac98:	d13c      	bne.n	800ad14 <USBH_HandleEnum+0x258>
      {
        USBH_Delay(2U);
 800ac9a:	2002      	movs	r0, #2
 800ac9c:	f004 f980 	bl	800efa0 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	2201      	movs	r2, #1
 800aca4:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	f893 331c 	ldrb.w	r3, [r3, #796]	; 0x31c
 800acae:	4619      	mov	r1, r3
 800acb0:	4871      	ldr	r0, [pc, #452]	; (800ae78 <USBH_HandleEnum+0x3bc>)
 800acb2:	f004 fac3 	bl	800f23c <iprintf>
 800acb6:	200a      	movs	r0, #10
 800acb8:	f004 fad8 	bl	800f26c <putchar>
        phost->EnumState = ENUM_GET_CFG_DESC;
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	2203      	movs	r2, #3
 800acc0:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	7919      	ldrb	r1, [r3, #4]
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800acd2:	687a      	ldr	r2, [r7, #4]
 800acd4:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800acd6:	b292      	uxth	r2, r2
 800acd8:	9202      	str	r2, [sp, #8]
 800acda:	2200      	movs	r2, #0
 800acdc:	9201      	str	r2, [sp, #4]
 800acde:	9300      	str	r3, [sp, #0]
 800ace0:	4603      	mov	r3, r0
 800ace2:	2280      	movs	r2, #128	; 0x80
 800ace4:	6878      	ldr	r0, [r7, #4]
 800ace6:	f000 ff7f 	bl	800bbe8 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	7959      	ldrb	r1, [r3, #5]
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800acfa:	687a      	ldr	r2, [r7, #4]
 800acfc:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800acfe:	b292      	uxth	r2, r2
 800ad00:	9202      	str	r2, [sp, #8]
 800ad02:	2200      	movs	r2, #0
 800ad04:	9201      	str	r2, [sp, #4]
 800ad06:	9300      	str	r3, [sp, #0]
 800ad08:	4603      	mov	r3, r0
 800ad0a:	2200      	movs	r2, #0
 800ad0c:	6878      	ldr	r0, [r7, #4]
 800ad0e:	f000 ff6b 	bl	800bbe8 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800ad12:	e166      	b.n	800afe2 <USBH_HandleEnum+0x526>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800ad14:	7bbb      	ldrb	r3, [r7, #14]
 800ad16:	2b03      	cmp	r3, #3
 800ad18:	f040 8163 	bne.w	800afe2 <USBH_HandleEnum+0x526>
        USBH_ErrLog("Control error: Device Set Address request failed");
 800ad1c:	4850      	ldr	r0, [pc, #320]	; (800ae60 <USBH_HandleEnum+0x3a4>)
 800ad1e:	f004 fa8d 	bl	800f23c <iprintf>
 800ad22:	4856      	ldr	r0, [pc, #344]	; (800ae7c <USBH_HandleEnum+0x3c0>)
 800ad24:	f004 fa8a 	bl	800f23c <iprintf>
 800ad28:	200a      	movs	r0, #10
 800ad2a:	f004 fa9f 	bl	800f26c <putchar>
        USBH_UsrLog("Control error, Device not Responding Please unplug the Device.");
 800ad2e:	484e      	ldr	r0, [pc, #312]	; (800ae68 <USBH_HandleEnum+0x3ac>)
 800ad30:	f004 fa84 	bl	800f23c <iprintf>
 800ad34:	200a      	movs	r0, #10
 800ad36:	f004 fa99 	bl	800f26c <putchar>
        phost->gState = HOST_ABORT_STATE;
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	220d      	movs	r2, #13
 800ad3e:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	2200      	movs	r2, #0
 800ad44:	705a      	strb	r2, [r3, #1]
      break;
 800ad46:	e14c      	b.n	800afe2 <USBH_HandleEnum+0x526>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800ad48:	2109      	movs	r1, #9
 800ad4a:	6878      	ldr	r0, [r7, #4]
 800ad4c:	f000 fa1e 	bl	800b18c <USBH_Get_CfgDesc>
 800ad50:	4603      	mov	r3, r0
 800ad52:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800ad54:	7bbb      	ldrb	r3, [r7, #14]
 800ad56:	2b00      	cmp	r3, #0
 800ad58:	d103      	bne.n	800ad62 <USBH_HandleEnum+0x2a6>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	2204      	movs	r2, #4
 800ad5e:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800ad60:	e141      	b.n	800afe6 <USBH_HandleEnum+0x52a>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800ad62:	7bbb      	ldrb	r3, [r7, #14]
 800ad64:	2b03      	cmp	r3, #3
 800ad66:	f040 813e 	bne.w	800afe6 <USBH_HandleEnum+0x52a>
        USBH_ErrLog("Control error: Get Device configuration descriptor request failed");
 800ad6a:	483d      	ldr	r0, [pc, #244]	; (800ae60 <USBH_HandleEnum+0x3a4>)
 800ad6c:	f004 fa66 	bl	800f23c <iprintf>
 800ad70:	4843      	ldr	r0, [pc, #268]	; (800ae80 <USBH_HandleEnum+0x3c4>)
 800ad72:	f004 fa63 	bl	800f23c <iprintf>
 800ad76:	200a      	movs	r0, #10
 800ad78:	f004 fa78 	bl	800f26c <putchar>
        phost->device.EnumCnt++;
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800ad82:	3301      	adds	r3, #1
 800ad84:	b2da      	uxtb	r2, r3
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800ad92:	2b03      	cmp	r3, #3
 800ad94:	d909      	bls.n	800adaa <USBH_HandleEnum+0x2ee>
          USBH_UsrLog("Control error, Device not Responding Please unplug the Device.");
 800ad96:	4834      	ldr	r0, [pc, #208]	; (800ae68 <USBH_HandleEnum+0x3ac>)
 800ad98:	f004 fa50 	bl	800f23c <iprintf>
 800ad9c:	200a      	movs	r0, #10
 800ad9e:	f004 fa65 	bl	800f26c <putchar>
          phost->gState = HOST_ABORT_STATE;
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	220d      	movs	r2, #13
 800ada6:	701a      	strb	r2, [r3, #0]
      break;
 800ada8:	e11d      	b.n	800afe6 <USBH_HandleEnum+0x52a>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	795b      	ldrb	r3, [r3, #5]
 800adae:	4619      	mov	r1, r3
 800adb0:	6878      	ldr	r0, [r7, #4]
 800adb2:	f000 ff69 	bl	800bc88 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	791b      	ldrb	r3, [r3, #4]
 800adba:	4619      	mov	r1, r3
 800adbc:	6878      	ldr	r0, [r7, #4]
 800adbe:	f000 ff63 	bl	800bc88 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	2200      	movs	r2, #0
 800adc6:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	2200      	movs	r2, #0
 800adcc:	701a      	strb	r2, [r3, #0]
      break;
 800adce:	e10a      	b.n	800afe6 <USBH_HandleEnum+0x52a>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 800add6:	4619      	mov	r1, r3
 800add8:	6878      	ldr	r0, [r7, #4]
 800adda:	f000 f9d7 	bl	800b18c <USBH_Get_CfgDesc>
 800adde:	4603      	mov	r3, r0
 800ade0:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800ade2:	7bbb      	ldrb	r3, [r7, #14]
 800ade4:	2b00      	cmp	r3, #0
 800ade6:	d103      	bne.n	800adf0 <USBH_HandleEnum+0x334>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	2205      	movs	r2, #5
 800adec:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800adee:	e0fc      	b.n	800afea <USBH_HandleEnum+0x52e>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800adf0:	7bbb      	ldrb	r3, [r7, #14]
 800adf2:	2b03      	cmp	r3, #3
 800adf4:	f040 80f9 	bne.w	800afea <USBH_HandleEnum+0x52e>
        USBH_ErrLog("Control error: Get Device configuration descriptor request failed");
 800adf8:	4819      	ldr	r0, [pc, #100]	; (800ae60 <USBH_HandleEnum+0x3a4>)
 800adfa:	f004 fa1f 	bl	800f23c <iprintf>
 800adfe:	4820      	ldr	r0, [pc, #128]	; (800ae80 <USBH_HandleEnum+0x3c4>)
 800ae00:	f004 fa1c 	bl	800f23c <iprintf>
 800ae04:	200a      	movs	r0, #10
 800ae06:	f004 fa31 	bl	800f26c <putchar>
        phost->device.EnumCnt++;
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800ae10:	3301      	adds	r3, #1
 800ae12:	b2da      	uxtb	r2, r3
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800ae20:	2b03      	cmp	r3, #3
 800ae22:	d909      	bls.n	800ae38 <USBH_HandleEnum+0x37c>
          USBH_UsrLog("Control error, Device not Responding Please unplug the Device.");
 800ae24:	4810      	ldr	r0, [pc, #64]	; (800ae68 <USBH_HandleEnum+0x3ac>)
 800ae26:	f004 fa09 	bl	800f23c <iprintf>
 800ae2a:	200a      	movs	r0, #10
 800ae2c:	f004 fa1e 	bl	800f26c <putchar>
          phost->gState = HOST_ABORT_STATE;
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	220d      	movs	r2, #13
 800ae34:	701a      	strb	r2, [r3, #0]
      break;
 800ae36:	e0d8      	b.n	800afea <USBH_HandleEnum+0x52e>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	795b      	ldrb	r3, [r3, #5]
 800ae3c:	4619      	mov	r1, r3
 800ae3e:	6878      	ldr	r0, [r7, #4]
 800ae40:	f000 ff22 	bl	800bc88 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	791b      	ldrb	r3, [r3, #4]
 800ae48:	4619      	mov	r1, r3
 800ae4a:	6878      	ldr	r0, [r7, #4]
 800ae4c:	f000 ff1c 	bl	800bc88 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	2200      	movs	r2, #0
 800ae54:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	2200      	movs	r2, #0
 800ae5a:	701a      	strb	r2, [r3, #0]
      break;
 800ae5c:	e0c5      	b.n	800afea <USBH_HandleEnum+0x52e>
 800ae5e:	bf00      	nop
 800ae60:	0801070c 	.word	0x0801070c
 800ae64:	08010978 	.word	0x08010978
 800ae68:	080109ac 	.word	0x080109ac
 800ae6c:	080109ec 	.word	0x080109ec
 800ae70:	080109f8 	.word	0x080109f8
 800ae74:	08010a04 	.word	0x08010a04
 800ae78:	08010a40 	.word	0x08010a40
 800ae7c:	08010a58 	.word	0x08010a58
 800ae80:	08010a8c 	.word	0x08010a8c

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 800ae8a:	2b00      	cmp	r3, #0
 800ae8c:	d02a      	beq.n	800aee4 <USBH_HandleEnum+0x428>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800ae9a:	23ff      	movs	r3, #255	; 0xff
 800ae9c:	6878      	ldr	r0, [r7, #4]
 800ae9e:	f000 f999 	bl	800b1d4 <USBH_Get_StringDesc>
 800aea2:	4603      	mov	r3, r0
 800aea4:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800aea6:	7bbb      	ldrb	r3, [r7, #14]
 800aea8:	2b00      	cmp	r3, #0
 800aeaa:	d10d      	bne.n	800aec8 <USBH_HandleEnum+0x40c>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800aeb2:	4619      	mov	r1, r3
 800aeb4:	4853      	ldr	r0, [pc, #332]	; (800b004 <USBH_HandleEnum+0x548>)
 800aeb6:	f004 f9c1 	bl	800f23c <iprintf>
 800aeba:	200a      	movs	r0, #10
 800aebc:	f004 f9d6 	bl	800f26c <putchar>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	2206      	movs	r2, #6
 800aec4:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800aec6:	e092      	b.n	800afee <USBH_HandleEnum+0x532>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800aec8:	7bbb      	ldrb	r3, [r7, #14]
 800aeca:	2b03      	cmp	r3, #3
 800aecc:	f040 808f 	bne.w	800afee <USBH_HandleEnum+0x532>
          USBH_UsrLog("Manufacturer : N/A");
 800aed0:	484d      	ldr	r0, [pc, #308]	; (800b008 <USBH_HandleEnum+0x54c>)
 800aed2:	f004 f9b3 	bl	800f23c <iprintf>
 800aed6:	200a      	movs	r0, #10
 800aed8:	f004 f9c8 	bl	800f26c <putchar>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	2206      	movs	r2, #6
 800aee0:	705a      	strb	r2, [r3, #1]
      break;
 800aee2:	e084      	b.n	800afee <USBH_HandleEnum+0x532>
        USBH_UsrLog("Manufacturer : N/A");
 800aee4:	4848      	ldr	r0, [pc, #288]	; (800b008 <USBH_HandleEnum+0x54c>)
 800aee6:	f004 f9a9 	bl	800f23c <iprintf>
 800aeea:	200a      	movs	r0, #10
 800aeec:	f004 f9be 	bl	800f26c <putchar>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	2206      	movs	r2, #6
 800aef4:	705a      	strb	r2, [r3, #1]
      break;
 800aef6:	e07a      	b.n	800afee <USBH_HandleEnum+0x532>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 800aefe:	2b00      	cmp	r3, #0
 800af00:	d029      	beq.n	800af56 <USBH_HandleEnum+0x49a>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800af0e:	23ff      	movs	r3, #255	; 0xff
 800af10:	6878      	ldr	r0, [r7, #4]
 800af12:	f000 f95f 	bl	800b1d4 <USBH_Get_StringDesc>
 800af16:	4603      	mov	r3, r0
 800af18:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800af1a:	7bbb      	ldrb	r3, [r7, #14]
 800af1c:	2b00      	cmp	r3, #0
 800af1e:	d10d      	bne.n	800af3c <USBH_HandleEnum+0x480>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800af26:	4619      	mov	r1, r3
 800af28:	4838      	ldr	r0, [pc, #224]	; (800b00c <USBH_HandleEnum+0x550>)
 800af2a:	f004 f987 	bl	800f23c <iprintf>
 800af2e:	200a      	movs	r0, #10
 800af30:	f004 f99c 	bl	800f26c <putchar>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	2207      	movs	r2, #7
 800af38:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800af3a:	e05a      	b.n	800aff2 <USBH_HandleEnum+0x536>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800af3c:	7bbb      	ldrb	r3, [r7, #14]
 800af3e:	2b03      	cmp	r3, #3
 800af40:	d157      	bne.n	800aff2 <USBH_HandleEnum+0x536>
          USBH_UsrLog("Product : N/A");
 800af42:	4833      	ldr	r0, [pc, #204]	; (800b010 <USBH_HandleEnum+0x554>)
 800af44:	f004 f97a 	bl	800f23c <iprintf>
 800af48:	200a      	movs	r0, #10
 800af4a:	f004 f98f 	bl	800f26c <putchar>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	2207      	movs	r2, #7
 800af52:	705a      	strb	r2, [r3, #1]
      break;
 800af54:	e04d      	b.n	800aff2 <USBH_HandleEnum+0x536>
        USBH_UsrLog("Product : N/A");
 800af56:	482e      	ldr	r0, [pc, #184]	; (800b010 <USBH_HandleEnum+0x554>)
 800af58:	f004 f970 	bl	800f23c <iprintf>
 800af5c:	200a      	movs	r0, #10
 800af5e:	f004 f985 	bl	800f26c <putchar>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	2207      	movs	r2, #7
 800af66:	705a      	strb	r2, [r3, #1]
      break;
 800af68:	e043      	b.n	800aff2 <USBH_HandleEnum+0x536>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 800af70:	2b00      	cmp	r3, #0
 800af72:	d027      	beq.n	800afc4 <USBH_HandleEnum+0x508>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800af80:	23ff      	movs	r3, #255	; 0xff
 800af82:	6878      	ldr	r0, [r7, #4]
 800af84:	f000 f926 	bl	800b1d4 <USBH_Get_StringDesc>
 800af88:	4603      	mov	r3, r0
 800af8a:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800af8c:	7bbb      	ldrb	r3, [r7, #14]
 800af8e:	2b00      	cmp	r3, #0
 800af90:	d10c      	bne.n	800afac <USBH_HandleEnum+0x4f0>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800af98:	4619      	mov	r1, r3
 800af9a:	481e      	ldr	r0, [pc, #120]	; (800b014 <USBH_HandleEnum+0x558>)
 800af9c:	f004 f94e 	bl	800f23c <iprintf>
 800afa0:	200a      	movs	r0, #10
 800afa2:	f004 f963 	bl	800f26c <putchar>
          Status = USBH_OK;
 800afa6:	2300      	movs	r3, #0
 800afa8:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 800afaa:	e024      	b.n	800aff6 <USBH_HandleEnum+0x53a>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800afac:	7bbb      	ldrb	r3, [r7, #14]
 800afae:	2b03      	cmp	r3, #3
 800afb0:	d121      	bne.n	800aff6 <USBH_HandleEnum+0x53a>
          USBH_UsrLog("Serial Number : N/A");
 800afb2:	4819      	ldr	r0, [pc, #100]	; (800b018 <USBH_HandleEnum+0x55c>)
 800afb4:	f004 f942 	bl	800f23c <iprintf>
 800afb8:	200a      	movs	r0, #10
 800afba:	f004 f957 	bl	800f26c <putchar>
          Status = USBH_OK;
 800afbe:	2300      	movs	r3, #0
 800afc0:	73fb      	strb	r3, [r7, #15]
      break;
 800afc2:	e018      	b.n	800aff6 <USBH_HandleEnum+0x53a>
        USBH_UsrLog("Serial Number : N/A");
 800afc4:	4814      	ldr	r0, [pc, #80]	; (800b018 <USBH_HandleEnum+0x55c>)
 800afc6:	f004 f939 	bl	800f23c <iprintf>
 800afca:	200a      	movs	r0, #10
 800afcc:	f004 f94e 	bl	800f26c <putchar>
        Status = USBH_OK;
 800afd0:	2300      	movs	r3, #0
 800afd2:	73fb      	strb	r3, [r7, #15]
      break;
 800afd4:	e00f      	b.n	800aff6 <USBH_HandleEnum+0x53a>

    default:
      break;
 800afd6:	bf00      	nop
 800afd8:	e00e      	b.n	800aff8 <USBH_HandleEnum+0x53c>
      break;
 800afda:	bf00      	nop
 800afdc:	e00c      	b.n	800aff8 <USBH_HandleEnum+0x53c>
      break;
 800afde:	bf00      	nop
 800afe0:	e00a      	b.n	800aff8 <USBH_HandleEnum+0x53c>
      break;
 800afe2:	bf00      	nop
 800afe4:	e008      	b.n	800aff8 <USBH_HandleEnum+0x53c>
      break;
 800afe6:	bf00      	nop
 800afe8:	e006      	b.n	800aff8 <USBH_HandleEnum+0x53c>
      break;
 800afea:	bf00      	nop
 800afec:	e004      	b.n	800aff8 <USBH_HandleEnum+0x53c>
      break;
 800afee:	bf00      	nop
 800aff0:	e002      	b.n	800aff8 <USBH_HandleEnum+0x53c>
      break;
 800aff2:	bf00      	nop
 800aff4:	e000      	b.n	800aff8 <USBH_HandleEnum+0x53c>
      break;
 800aff6:	bf00      	nop
  }
  return Status;
 800aff8:	7bfb      	ldrb	r3, [r7, #15]
}
 800affa:	4618      	mov	r0, r3
 800affc:	3710      	adds	r7, #16
 800affe:	46bd      	mov	sp, r7
 800b000:	bd80      	pop	{r7, pc}
 800b002:	bf00      	nop
 800b004:	08010ad0 	.word	0x08010ad0
 800b008:	08010ae4 	.word	0x08010ae4
 800b00c:	08010af8 	.word	0x08010af8
 800b010:	08010b08 	.word	0x08010b08
 800b014:	08010b18 	.word	0x08010b18
 800b018:	08010b2c 	.word	0x08010b2c

0800b01c <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800b01c:	b480      	push	{r7}
 800b01e:	b083      	sub	sp, #12
 800b020:	af00      	add	r7, sp, #0
 800b022:	6078      	str	r0, [r7, #4]
 800b024:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	683a      	ldr	r2, [r7, #0]
 800b02a:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 800b02e:	bf00      	nop
 800b030:	370c      	adds	r7, #12
 800b032:	46bd      	mov	sp, r7
 800b034:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b038:	4770      	bx	lr

0800b03a <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800b03a:	b580      	push	{r7, lr}
 800b03c:	b082      	sub	sp, #8
 800b03e:	af00      	add	r7, sp, #0
 800b040:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800b048:	1c5a      	adds	r2, r3, #1
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 800b050:	6878      	ldr	r0, [r7, #4]
 800b052:	f000 f804 	bl	800b05e <USBH_HandleSof>
}
 800b056:	bf00      	nop
 800b058:	3708      	adds	r7, #8
 800b05a:	46bd      	mov	sp, r7
 800b05c:	bd80      	pop	{r7, pc}

0800b05e <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800b05e:	b580      	push	{r7, lr}
 800b060:	b082      	sub	sp, #8
 800b062:	af00      	add	r7, sp, #0
 800b064:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	781b      	ldrb	r3, [r3, #0]
 800b06a:	b2db      	uxtb	r3, r3
 800b06c:	2b0b      	cmp	r3, #11
 800b06e:	d10a      	bne.n	800b086 <USBH_HandleSof+0x28>
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b076:	2b00      	cmp	r3, #0
 800b078:	d005      	beq.n	800b086 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b080:	699b      	ldr	r3, [r3, #24]
 800b082:	6878      	ldr	r0, [r7, #4]
 800b084:	4798      	blx	r3
  }
}
 800b086:	bf00      	nop
 800b088:	3708      	adds	r7, #8
 800b08a:	46bd      	mov	sp, r7
 800b08c:	bd80      	pop	{r7, pc}

0800b08e <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800b08e:	b480      	push	{r7}
 800b090:	b083      	sub	sp, #12
 800b092:	af00      	add	r7, sp, #0
 800b094:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	2201      	movs	r2, #1
 800b09a:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return;
 800b09e:	bf00      	nop
}
 800b0a0:	370c      	adds	r7, #12
 800b0a2:	46bd      	mov	sp, r7
 800b0a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0a8:	4770      	bx	lr

0800b0aa <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800b0aa:	b480      	push	{r7}
 800b0ac:	b083      	sub	sp, #12
 800b0ae:	af00      	add	r7, sp, #0
 800b0b0:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	2200      	movs	r2, #0
 800b0b6:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 800b0ba:	bf00      	nop
}
 800b0bc:	370c      	adds	r7, #12
 800b0be:	46bd      	mov	sp, r7
 800b0c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0c4:	4770      	bx	lr

0800b0c6 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800b0c6:	b480      	push	{r7}
 800b0c8:	b083      	sub	sp, #12
 800b0ca:	af00      	add	r7, sp, #0
 800b0cc:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	2201      	movs	r2, #1
 800b0d2:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	2200      	movs	r2, #0
 800b0da:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	2200      	movs	r2, #0
 800b0e2:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800b0e6:	2300      	movs	r3, #0
}
 800b0e8:	4618      	mov	r0, r3
 800b0ea:	370c      	adds	r7, #12
 800b0ec:	46bd      	mov	sp, r7
 800b0ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0f2:	4770      	bx	lr

0800b0f4 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800b0f4:	b580      	push	{r7, lr}
 800b0f6:	b082      	sub	sp, #8
 800b0f8:	af00      	add	r7, sp, #0
 800b0fa:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	2201      	movs	r2, #1
 800b100:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	2200      	movs	r2, #0
 800b108:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	2200      	movs	r2, #0
 800b110:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  USBH_LL_Stop(phost);
 800b114:	6878      	ldr	r0, [r7, #4]
 800b116:	f003 fdca 	bl	800ecae <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe(phost, phost->Control.pipe_in);
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	791b      	ldrb	r3, [r3, #4]
 800b11e:	4619      	mov	r1, r3
 800b120:	6878      	ldr	r0, [r7, #4]
 800b122:	f000 fdb1 	bl	800bc88 <USBH_FreePipe>
  USBH_FreePipe(phost, phost->Control.pipe_out);
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	795b      	ldrb	r3, [r3, #5]
 800b12a:	4619      	mov	r1, r3
 800b12c:	6878      	ldr	r0, [r7, #4]
 800b12e:	f000 fdab 	bl	800bc88 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800b132:	2300      	movs	r3, #0
}
 800b134:	4618      	mov	r0, r3
 800b136:	3708      	adds	r7, #8
 800b138:	46bd      	mov	sp, r7
 800b13a:	bd80      	pop	{r7, pc}

0800b13c <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 800b13c:	b580      	push	{r7, lr}
 800b13e:	b086      	sub	sp, #24
 800b140:	af02      	add	r7, sp, #8
 800b142:	6078      	str	r0, [r7, #4]
 800b144:	460b      	mov	r3, r1
 800b146:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_DEVICE, phost->device.Data,
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 800b14e:	78fb      	ldrb	r3, [r7, #3]
 800b150:	b29b      	uxth	r3, r3
 800b152:	9300      	str	r3, [sp, #0]
 800b154:	4613      	mov	r3, r2
 800b156:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b15a:	2100      	movs	r1, #0
 800b15c:	6878      	ldr	r0, [r7, #4]
 800b15e:	f000 f864 	bl	800b22a <USBH_GetDescriptor>
 800b162:	4603      	mov	r3, r0
 800b164:	73fb      	strb	r3, [r7, #15]
 800b166:	7bfb      	ldrb	r3, [r7, #15]
 800b168:	2b00      	cmp	r3, #0
 800b16a:	d10a      	bne.n	800b182 <USBH_Get_DevDesc+0x46>
                                   (uint16_t)length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	f203 3026 	addw	r0, r3, #806	; 0x326
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800b178:	78fa      	ldrb	r2, [r7, #3]
 800b17a:	b292      	uxth	r2, r2
 800b17c:	4619      	mov	r1, r3
 800b17e:	f000 f918 	bl	800b3b2 <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 800b182:	7bfb      	ldrb	r3, [r7, #15]
}
 800b184:	4618      	mov	r0, r3
 800b186:	3710      	adds	r7, #16
 800b188:	46bd      	mov	sp, r7
 800b18a:	bd80      	pop	{r7, pc}

0800b18c <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 800b18c:	b580      	push	{r7, lr}
 800b18e:	b086      	sub	sp, #24
 800b190:	af02      	add	r7, sp, #8
 800b192:	6078      	str	r0, [r7, #4]
 800b194:	460b      	mov	r3, r1
 800b196:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;;
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	331c      	adds	r3, #28
 800b19c:	60fb      	str	r3, [r7, #12]

  if ((status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800b19e:	887b      	ldrh	r3, [r7, #2]
 800b1a0:	9300      	str	r3, [sp, #0]
 800b1a2:	68fb      	ldr	r3, [r7, #12]
 800b1a4:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b1a8:	2100      	movs	r1, #0
 800b1aa:	6878      	ldr	r0, [r7, #4]
 800b1ac:	f000 f83d 	bl	800b22a <USBH_GetDescriptor>
 800b1b0:	4603      	mov	r3, r0
 800b1b2:	72fb      	strb	r3, [r7, #11]
 800b1b4:	7afb      	ldrb	r3, [r7, #11]
 800b1b6:	2b00      	cmp	r3, #0
 800b1b8:	d107      	bne.n	800b1ca <USBH_Get_CfgDesc+0x3e>
                                   USB_DESC_CONFIGURATION, pData, length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseCfgDesc(&phost->device.CfgDesc, pData, length);
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800b1c0:	887a      	ldrh	r2, [r7, #2]
 800b1c2:	68f9      	ldr	r1, [r7, #12]
 800b1c4:	4618      	mov	r0, r3
 800b1c6:	f000 f964 	bl	800b492 <USBH_ParseCfgDesc>
  }

  return status;
 800b1ca:	7afb      	ldrb	r3, [r7, #11]
}
 800b1cc:	4618      	mov	r0, r3
 800b1ce:	3710      	adds	r7, #16
 800b1d0:	46bd      	mov	sp, r7
 800b1d2:	bd80      	pop	{r7, pc}

0800b1d4 <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 800b1d4:	b580      	push	{r7, lr}
 800b1d6:	b088      	sub	sp, #32
 800b1d8:	af02      	add	r7, sp, #8
 800b1da:	60f8      	str	r0, [r7, #12]
 800b1dc:	607a      	str	r2, [r7, #4]
 800b1de:	461a      	mov	r2, r3
 800b1e0:	460b      	mov	r3, r1
 800b1e2:	72fb      	strb	r3, [r7, #11]
 800b1e4:	4613      	mov	r3, r2
 800b1e6:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
 800b1e8:	7afb      	ldrb	r3, [r7, #11]
 800b1ea:	b29b      	uxth	r3, r3
 800b1ec:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800b1f0:	b29a      	uxth	r2, r3
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_STRING | string_index,
                                   phost->device.Data, length)) == USBH_OK)
 800b1f2:	68fb      	ldr	r3, [r7, #12]
 800b1f4:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 800b1f8:	893b      	ldrh	r3, [r7, #8]
 800b1fa:	9300      	str	r3, [sp, #0]
 800b1fc:	460b      	mov	r3, r1
 800b1fe:	2100      	movs	r1, #0
 800b200:	68f8      	ldr	r0, [r7, #12]
 800b202:	f000 f812 	bl	800b22a <USBH_GetDescriptor>
 800b206:	4603      	mov	r3, r0
 800b208:	75fb      	strb	r3, [r7, #23]
 800b20a:	7dfb      	ldrb	r3, [r7, #23]
 800b20c:	2b00      	cmp	r3, #0
 800b20e:	d107      	bne.n	800b220 <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800b210:	68fb      	ldr	r3, [r7, #12]
 800b212:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800b216:	893a      	ldrh	r2, [r7, #8]
 800b218:	6879      	ldr	r1, [r7, #4]
 800b21a:	4618      	mov	r0, r3
 800b21c:	f000 fa37 	bl	800b68e <USBH_ParseStringDesc>
  }

  return status;
 800b220:	7dfb      	ldrb	r3, [r7, #23]
}
 800b222:	4618      	mov	r0, r3
 800b224:	3718      	adds	r7, #24
 800b226:	46bd      	mov	sp, r7
 800b228:	bd80      	pop	{r7, pc}

0800b22a <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 800b22a:	b580      	push	{r7, lr}
 800b22c:	b084      	sub	sp, #16
 800b22e:	af00      	add	r7, sp, #0
 800b230:	60f8      	str	r0, [r7, #12]
 800b232:	607b      	str	r3, [r7, #4]
 800b234:	460b      	mov	r3, r1
 800b236:	72fb      	strb	r3, [r7, #11]
 800b238:	4613      	mov	r3, r2
 800b23a:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800b23c:	68fb      	ldr	r3, [r7, #12]
 800b23e:	789b      	ldrb	r3, [r3, #2]
 800b240:	2b01      	cmp	r3, #1
 800b242:	d11c      	bne.n	800b27e <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800b244:	7afb      	ldrb	r3, [r7, #11]
 800b246:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800b24a:	b2da      	uxtb	r2, r3
 800b24c:	68fb      	ldr	r3, [r7, #12]
 800b24e:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800b250:	68fb      	ldr	r3, [r7, #12]
 800b252:	2206      	movs	r2, #6
 800b254:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800b256:	68fb      	ldr	r3, [r7, #12]
 800b258:	893a      	ldrh	r2, [r7, #8]
 800b25a:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800b25c:	893b      	ldrh	r3, [r7, #8]
 800b25e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800b262:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b266:	d104      	bne.n	800b272 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800b268:	68fb      	ldr	r3, [r7, #12]
 800b26a:	f240 4209 	movw	r2, #1033	; 0x409
 800b26e:	829a      	strh	r2, [r3, #20]
 800b270:	e002      	b.n	800b278 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800b272:	68fb      	ldr	r3, [r7, #12]
 800b274:	2200      	movs	r2, #0
 800b276:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800b278:	68fb      	ldr	r3, [r7, #12]
 800b27a:	8b3a      	ldrh	r2, [r7, #24]
 800b27c:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800b27e:	8b3b      	ldrh	r3, [r7, #24]
 800b280:	461a      	mov	r2, r3
 800b282:	6879      	ldr	r1, [r7, #4]
 800b284:	68f8      	ldr	r0, [r7, #12]
 800b286:	f000 fa50 	bl	800b72a <USBH_CtlReq>
 800b28a:	4603      	mov	r3, r0
}
 800b28c:	4618      	mov	r0, r3
 800b28e:	3710      	adds	r7, #16
 800b290:	46bd      	mov	sp, r7
 800b292:	bd80      	pop	{r7, pc}

0800b294 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800b294:	b580      	push	{r7, lr}
 800b296:	b082      	sub	sp, #8
 800b298:	af00      	add	r7, sp, #0
 800b29a:	6078      	str	r0, [r7, #4]
 800b29c:	460b      	mov	r3, r1
 800b29e:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	789b      	ldrb	r3, [r3, #2]
 800b2a4:	2b01      	cmp	r3, #1
 800b2a6:	d10f      	bne.n	800b2c8 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	2200      	movs	r2, #0
 800b2ac:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	2205      	movs	r2, #5
 800b2b2:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800b2b4:	78fb      	ldrb	r3, [r7, #3]
 800b2b6:	b29a      	uxth	r2, r3
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	2200      	movs	r2, #0
 800b2c0:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	2200      	movs	r2, #0
 800b2c6:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800b2c8:	2200      	movs	r2, #0
 800b2ca:	2100      	movs	r1, #0
 800b2cc:	6878      	ldr	r0, [r7, #4]
 800b2ce:	f000 fa2c 	bl	800b72a <USBH_CtlReq>
 800b2d2:	4603      	mov	r3, r0
}
 800b2d4:	4618      	mov	r0, r3
 800b2d6:	3708      	adds	r7, #8
 800b2d8:	46bd      	mov	sp, r7
 800b2da:	bd80      	pop	{r7, pc}

0800b2dc <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800b2dc:	b580      	push	{r7, lr}
 800b2de:	b082      	sub	sp, #8
 800b2e0:	af00      	add	r7, sp, #0
 800b2e2:	6078      	str	r0, [r7, #4]
 800b2e4:	460b      	mov	r3, r1
 800b2e6:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	789b      	ldrb	r3, [r3, #2]
 800b2ec:	2b01      	cmp	r3, #1
 800b2ee:	d10e      	bne.n	800b30e <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	2200      	movs	r2, #0
 800b2f4:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	2209      	movs	r2, #9
 800b2fa:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	887a      	ldrh	r2, [r7, #2]
 800b300:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	2200      	movs	r2, #0
 800b306:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	2200      	movs	r2, #0
 800b30c:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800b30e:	2200      	movs	r2, #0
 800b310:	2100      	movs	r1, #0
 800b312:	6878      	ldr	r0, [r7, #4]
 800b314:	f000 fa09 	bl	800b72a <USBH_CtlReq>
 800b318:	4603      	mov	r3, r0
}
 800b31a:	4618      	mov	r0, r3
 800b31c:	3708      	adds	r7, #8
 800b31e:	46bd      	mov	sp, r7
 800b320:	bd80      	pop	{r7, pc}

0800b322 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
*/
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800b322:	b580      	push	{r7, lr}
 800b324:	b082      	sub	sp, #8
 800b326:	af00      	add	r7, sp, #0
 800b328:	6078      	str	r0, [r7, #4]
 800b32a:	460b      	mov	r3, r1
 800b32c:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	789b      	ldrb	r3, [r3, #2]
 800b332:	2b01      	cmp	r3, #1
 800b334:	d10f      	bne.n	800b356 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	2200      	movs	r2, #0
 800b33a:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	2203      	movs	r2, #3
 800b340:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800b342:	78fb      	ldrb	r3, [r7, #3]
 800b344:	b29a      	uxth	r2, r3
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	2200      	movs	r2, #0
 800b34e:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	2200      	movs	r2, #0
 800b354:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800b356:	2200      	movs	r2, #0
 800b358:	2100      	movs	r1, #0
 800b35a:	6878      	ldr	r0, [r7, #4]
 800b35c:	f000 f9e5 	bl	800b72a <USBH_CtlReq>
 800b360:	4603      	mov	r3, r0
}
 800b362:	4618      	mov	r0, r3
 800b364:	3708      	adds	r7, #8
 800b366:	46bd      	mov	sp, r7
 800b368:	bd80      	pop	{r7, pc}

0800b36a <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800b36a:	b580      	push	{r7, lr}
 800b36c:	b082      	sub	sp, #8
 800b36e:	af00      	add	r7, sp, #0
 800b370:	6078      	str	r0, [r7, #4]
 800b372:	460b      	mov	r3, r1
 800b374:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	789b      	ldrb	r3, [r3, #2]
 800b37a:	2b01      	cmp	r3, #1
 800b37c:	d10f      	bne.n	800b39e <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	2202      	movs	r2, #2
 800b382:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	2201      	movs	r2, #1
 800b388:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	2200      	movs	r2, #0
 800b38e:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800b390:	78fb      	ldrb	r3, [r7, #3]
 800b392:	b29a      	uxth	r2, r3
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	2200      	movs	r2, #0
 800b39c:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U, 0U);
 800b39e:	2200      	movs	r2, #0
 800b3a0:	2100      	movs	r1, #0
 800b3a2:	6878      	ldr	r0, [r7, #4]
 800b3a4:	f000 f9c1 	bl	800b72a <USBH_CtlReq>
 800b3a8:	4603      	mov	r3, r0
}
 800b3aa:	4618      	mov	r0, r3
 800b3ac:	3708      	adds	r7, #8
 800b3ae:	46bd      	mov	sp, r7
 800b3b0:	bd80      	pop	{r7, pc}

0800b3b2 <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 800b3b2:	b480      	push	{r7}
 800b3b4:	b085      	sub	sp, #20
 800b3b6:	af00      	add	r7, sp, #0
 800b3b8:	60f8      	str	r0, [r7, #12]
 800b3ba:	60b9      	str	r1, [r7, #8]
 800b3bc:	4613      	mov	r3, r2
 800b3be:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 800b3c0:	68bb      	ldr	r3, [r7, #8]
 800b3c2:	781a      	ldrb	r2, [r3, #0]
 800b3c4:	68fb      	ldr	r3, [r7, #12]
 800b3c6:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 800b3c8:	68bb      	ldr	r3, [r7, #8]
 800b3ca:	785a      	ldrb	r2, [r3, #1]
 800b3cc:	68fb      	ldr	r3, [r7, #12]
 800b3ce:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 800b3d0:	68bb      	ldr	r3, [r7, #8]
 800b3d2:	3302      	adds	r3, #2
 800b3d4:	781b      	ldrb	r3, [r3, #0]
 800b3d6:	b29a      	uxth	r2, r3
 800b3d8:	68bb      	ldr	r3, [r7, #8]
 800b3da:	3303      	adds	r3, #3
 800b3dc:	781b      	ldrb	r3, [r3, #0]
 800b3de:	b29b      	uxth	r3, r3
 800b3e0:	021b      	lsls	r3, r3, #8
 800b3e2:	b29b      	uxth	r3, r3
 800b3e4:	4313      	orrs	r3, r2
 800b3e6:	b29a      	uxth	r2, r3
 800b3e8:	68fb      	ldr	r3, [r7, #12]
 800b3ea:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 800b3ec:	68bb      	ldr	r3, [r7, #8]
 800b3ee:	791a      	ldrb	r2, [r3, #4]
 800b3f0:	68fb      	ldr	r3, [r7, #12]
 800b3f2:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 800b3f4:	68bb      	ldr	r3, [r7, #8]
 800b3f6:	795a      	ldrb	r2, [r3, #5]
 800b3f8:	68fb      	ldr	r3, [r7, #12]
 800b3fa:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 800b3fc:	68bb      	ldr	r3, [r7, #8]
 800b3fe:	799a      	ldrb	r2, [r3, #6]
 800b400:	68fb      	ldr	r3, [r7, #12]
 800b402:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 800b404:	68bb      	ldr	r3, [r7, #8]
 800b406:	79da      	ldrb	r2, [r3, #7]
 800b408:	68fb      	ldr	r3, [r7, #12]
 800b40a:	71da      	strb	r2, [r3, #7]

  if (length > 8U)
 800b40c:	88fb      	ldrh	r3, [r7, #6]
 800b40e:	2b08      	cmp	r3, #8
 800b410:	d939      	bls.n	800b486 <USBH_ParseDevDesc+0xd4>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 800b412:	68bb      	ldr	r3, [r7, #8]
 800b414:	3308      	adds	r3, #8
 800b416:	781b      	ldrb	r3, [r3, #0]
 800b418:	b29a      	uxth	r2, r3
 800b41a:	68bb      	ldr	r3, [r7, #8]
 800b41c:	3309      	adds	r3, #9
 800b41e:	781b      	ldrb	r3, [r3, #0]
 800b420:	b29b      	uxth	r3, r3
 800b422:	021b      	lsls	r3, r3, #8
 800b424:	b29b      	uxth	r3, r3
 800b426:	4313      	orrs	r3, r2
 800b428:	b29a      	uxth	r2, r3
 800b42a:	68fb      	ldr	r3, [r7, #12]
 800b42c:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 800b42e:	68bb      	ldr	r3, [r7, #8]
 800b430:	330a      	adds	r3, #10
 800b432:	781b      	ldrb	r3, [r3, #0]
 800b434:	b29a      	uxth	r2, r3
 800b436:	68bb      	ldr	r3, [r7, #8]
 800b438:	330b      	adds	r3, #11
 800b43a:	781b      	ldrb	r3, [r3, #0]
 800b43c:	b29b      	uxth	r3, r3
 800b43e:	021b      	lsls	r3, r3, #8
 800b440:	b29b      	uxth	r3, r3
 800b442:	4313      	orrs	r3, r2
 800b444:	b29a      	uxth	r2, r3
 800b446:	68fb      	ldr	r3, [r7, #12]
 800b448:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 800b44a:	68bb      	ldr	r3, [r7, #8]
 800b44c:	330c      	adds	r3, #12
 800b44e:	781b      	ldrb	r3, [r3, #0]
 800b450:	b29a      	uxth	r2, r3
 800b452:	68bb      	ldr	r3, [r7, #8]
 800b454:	330d      	adds	r3, #13
 800b456:	781b      	ldrb	r3, [r3, #0]
 800b458:	b29b      	uxth	r3, r3
 800b45a:	021b      	lsls	r3, r3, #8
 800b45c:	b29b      	uxth	r3, r3
 800b45e:	4313      	orrs	r3, r2
 800b460:	b29a      	uxth	r2, r3
 800b462:	68fb      	ldr	r3, [r7, #12]
 800b464:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 800b466:	68bb      	ldr	r3, [r7, #8]
 800b468:	7b9a      	ldrb	r2, [r3, #14]
 800b46a:	68fb      	ldr	r3, [r7, #12]
 800b46c:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 800b46e:	68bb      	ldr	r3, [r7, #8]
 800b470:	7bda      	ldrb	r2, [r3, #15]
 800b472:	68fb      	ldr	r3, [r7, #12]
 800b474:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 800b476:	68bb      	ldr	r3, [r7, #8]
 800b478:	7c1a      	ldrb	r2, [r3, #16]
 800b47a:	68fb      	ldr	r3, [r7, #12]
 800b47c:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 800b47e:	68bb      	ldr	r3, [r7, #8]
 800b480:	7c5a      	ldrb	r2, [r3, #17]
 800b482:	68fb      	ldr	r3, [r7, #12]
 800b484:	745a      	strb	r2, [r3, #17]
  }
}
 800b486:	bf00      	nop
 800b488:	3714      	adds	r7, #20
 800b48a:	46bd      	mov	sp, r7
 800b48c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b490:	4770      	bx	lr

0800b492 <USBH_ParseCfgDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseCfgDesc(USBH_CfgDescTypeDef *cfg_desc, uint8_t *buf,
                              uint16_t length)
{
 800b492:	b580      	push	{r7, lr}
 800b494:	b08a      	sub	sp, #40	; 0x28
 800b496:	af00      	add	r7, sp, #0
 800b498:	60f8      	str	r0, [r7, #12]
 800b49a:	60b9      	str	r1, [r7, #8]
 800b49c:	4613      	mov	r3, r2
 800b49e:	80fb      	strh	r3, [r7, #6]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 800b4a0:	68bb      	ldr	r3, [r7, #8]
 800b4a2:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800b4a4:	2300      	movs	r3, #0
 800b4a6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t                      ep_ix = 0U;
 800b4aa:	2300      	movs	r3, #0
 800b4ac:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 800b4b0:	68bb      	ldr	r3, [r7, #8]
 800b4b2:	627b      	str	r3, [r7, #36]	; 0x24

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 800b4b4:	68bb      	ldr	r3, [r7, #8]
 800b4b6:	781a      	ldrb	r2, [r3, #0]
 800b4b8:	68fb      	ldr	r3, [r7, #12]
 800b4ba:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 800b4bc:	68bb      	ldr	r3, [r7, #8]
 800b4be:	785a      	ldrb	r2, [r3, #1]
 800b4c0:	68fb      	ldr	r3, [r7, #12]
 800b4c2:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = LE16(buf + 2);
 800b4c4:	68bb      	ldr	r3, [r7, #8]
 800b4c6:	3302      	adds	r3, #2
 800b4c8:	781b      	ldrb	r3, [r3, #0]
 800b4ca:	b29a      	uxth	r2, r3
 800b4cc:	68bb      	ldr	r3, [r7, #8]
 800b4ce:	3303      	adds	r3, #3
 800b4d0:	781b      	ldrb	r3, [r3, #0]
 800b4d2:	b29b      	uxth	r3, r3
 800b4d4:	021b      	lsls	r3, r3, #8
 800b4d6:	b29b      	uxth	r3, r3
 800b4d8:	4313      	orrs	r3, r2
 800b4da:	b29a      	uxth	r2, r3
 800b4dc:	68fb      	ldr	r3, [r7, #12]
 800b4de:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 800b4e0:	68bb      	ldr	r3, [r7, #8]
 800b4e2:	791a      	ldrb	r2, [r3, #4]
 800b4e4:	68fb      	ldr	r3, [r7, #12]
 800b4e6:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 800b4e8:	68bb      	ldr	r3, [r7, #8]
 800b4ea:	795a      	ldrb	r2, [r3, #5]
 800b4ec:	68fb      	ldr	r3, [r7, #12]
 800b4ee:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 800b4f0:	68bb      	ldr	r3, [r7, #8]
 800b4f2:	799a      	ldrb	r2, [r3, #6]
 800b4f4:	68fb      	ldr	r3, [r7, #12]
 800b4f6:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 800b4f8:	68bb      	ldr	r3, [r7, #8]
 800b4fa:	79da      	ldrb	r2, [r3, #7]
 800b4fc:	68fb      	ldr	r3, [r7, #12]
 800b4fe:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 800b500:	68bb      	ldr	r3, [r7, #8]
 800b502:	7a1a      	ldrb	r2, [r3, #8]
 800b504:	68fb      	ldr	r3, [r7, #12]
 800b506:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800b508:	88fb      	ldrh	r3, [r7, #6]
 800b50a:	2b09      	cmp	r3, #9
 800b50c:	d95f      	bls.n	800b5ce <USBH_ParseCfgDesc+0x13c>
  {
    ptr = USB_LEN_CFG_DESC;
 800b50e:	2309      	movs	r3, #9
 800b510:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)0;
 800b512:	2300      	movs	r3, #0
 800b514:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800b516:	e051      	b.n	800b5bc <USBH_ParseCfgDesc+0x12a>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800b518:	f107 0316 	add.w	r3, r7, #22
 800b51c:	4619      	mov	r1, r3
 800b51e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800b520:	f000 f8e8 	bl	800b6f4 <USBH_GetNextDesc>
 800b524:	6278      	str	r0, [r7, #36]	; 0x24
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 800b526:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b528:	785b      	ldrb	r3, [r3, #1]
 800b52a:	2b04      	cmp	r3, #4
 800b52c:	d146      	bne.n	800b5bc <USBH_ParseCfgDesc+0x12a>
      {
        pif = &cfg_desc->Itf_Desc[if_ix];
 800b52e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800b532:	221a      	movs	r2, #26
 800b534:	fb02 f303 	mul.w	r3, r2, r3
 800b538:	3308      	adds	r3, #8
 800b53a:	68fa      	ldr	r2, [r7, #12]
 800b53c:	4413      	add	r3, r2
 800b53e:	3302      	adds	r3, #2
 800b540:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800b542:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800b544:	69f8      	ldr	r0, [r7, #28]
 800b546:	f000 f846 	bl	800b5d6 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800b54a:	2300      	movs	r3, #0
 800b54c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        pep = (USBH_EpDescTypeDef *)0;
 800b550:	2300      	movs	r3, #0
 800b552:	61bb      	str	r3, [r7, #24]
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800b554:	e022      	b.n	800b59c <USBH_ParseCfgDesc+0x10a>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800b556:	f107 0316 	add.w	r3, r7, #22
 800b55a:	4619      	mov	r1, r3
 800b55c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800b55e:	f000 f8c9 	bl	800b6f4 <USBH_GetNextDesc>
 800b562:	6278      	str	r0, [r7, #36]	; 0x24
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 800b564:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b566:	785b      	ldrb	r3, [r3, #1]
 800b568:	2b05      	cmp	r3, #5
 800b56a:	d117      	bne.n	800b59c <USBH_ParseCfgDesc+0x10a>
          {
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800b56c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800b570:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800b574:	3201      	adds	r2, #1
 800b576:	00d2      	lsls	r2, r2, #3
 800b578:	211a      	movs	r1, #26
 800b57a:	fb01 f303 	mul.w	r3, r1, r3
 800b57e:	4413      	add	r3, r2
 800b580:	3308      	adds	r3, #8
 800b582:	68fa      	ldr	r2, [r7, #12]
 800b584:	4413      	add	r3, r2
 800b586:	3304      	adds	r3, #4
 800b588:	61bb      	str	r3, [r7, #24]
            USBH_ParseEPDesc(pep, (uint8_t *)(void *)pdesc);
 800b58a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800b58c:	69b8      	ldr	r0, [r7, #24]
 800b58e:	f000 f851 	bl	800b634 <USBH_ParseEPDesc>
            ep_ix++;
 800b592:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800b596:	3301      	adds	r3, #1
 800b598:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800b59c:	69fb      	ldr	r3, [r7, #28]
 800b59e:	791b      	ldrb	r3, [r3, #4]
 800b5a0:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800b5a4:	429a      	cmp	r2, r3
 800b5a6:	d204      	bcs.n	800b5b2 <USBH_ParseCfgDesc+0x120>
 800b5a8:	68fb      	ldr	r3, [r7, #12]
 800b5aa:	885a      	ldrh	r2, [r3, #2]
 800b5ac:	8afb      	ldrh	r3, [r7, #22]
 800b5ae:	429a      	cmp	r2, r3
 800b5b0:	d8d1      	bhi.n	800b556 <USBH_ParseCfgDesc+0xc4>
          }
        }
        if_ix++;
 800b5b2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800b5b6:	3301      	adds	r3, #1
 800b5b8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800b5bc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800b5c0:	2b01      	cmp	r3, #1
 800b5c2:	d804      	bhi.n	800b5ce <USBH_ParseCfgDesc+0x13c>
 800b5c4:	68fb      	ldr	r3, [r7, #12]
 800b5c6:	885a      	ldrh	r2, [r3, #2]
 800b5c8:	8afb      	ldrh	r3, [r7, #22]
 800b5ca:	429a      	cmp	r2, r3
 800b5cc:	d8a4      	bhi.n	800b518 <USBH_ParseCfgDesc+0x86>
      }
    }
  }
}
 800b5ce:	bf00      	nop
 800b5d0:	3728      	adds	r7, #40	; 0x28
 800b5d2:	46bd      	mov	sp, r7
 800b5d4:	bd80      	pop	{r7, pc}

0800b5d6 <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 800b5d6:	b480      	push	{r7}
 800b5d8:	b083      	sub	sp, #12
 800b5da:	af00      	add	r7, sp, #0
 800b5dc:	6078      	str	r0, [r7, #4]
 800b5de:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 800b5e0:	683b      	ldr	r3, [r7, #0]
 800b5e2:	781a      	ldrb	r2, [r3, #0]
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 800b5e8:	683b      	ldr	r3, [r7, #0]
 800b5ea:	785a      	ldrb	r2, [r3, #1]
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 800b5f0:	683b      	ldr	r3, [r7, #0]
 800b5f2:	789a      	ldrb	r2, [r3, #2]
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 800b5f8:	683b      	ldr	r3, [r7, #0]
 800b5fa:	78da      	ldrb	r2, [r3, #3]
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 800b600:	683b      	ldr	r3, [r7, #0]
 800b602:	791a      	ldrb	r2, [r3, #4]
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 800b608:	683b      	ldr	r3, [r7, #0]
 800b60a:	795a      	ldrb	r2, [r3, #5]
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 800b610:	683b      	ldr	r3, [r7, #0]
 800b612:	799a      	ldrb	r2, [r3, #6]
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 800b618:	683b      	ldr	r3, [r7, #0]
 800b61a:	79da      	ldrb	r2, [r3, #7]
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 800b620:	683b      	ldr	r3, [r7, #0]
 800b622:	7a1a      	ldrb	r2, [r3, #8]
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	721a      	strb	r2, [r3, #8]
}
 800b628:	bf00      	nop
 800b62a:	370c      	adds	r7, #12
 800b62c:	46bd      	mov	sp, r7
 800b62e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b632:	4770      	bx	lr

0800b634 <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval None
  */
static void  USBH_ParseEPDesc(USBH_EpDescTypeDef  *ep_descriptor,
                              uint8_t *buf)
{
 800b634:	b480      	push	{r7}
 800b636:	b083      	sub	sp, #12
 800b638:	af00      	add	r7, sp, #0
 800b63a:	6078      	str	r0, [r7, #4]
 800b63c:	6039      	str	r1, [r7, #0]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 800b63e:	683b      	ldr	r3, [r7, #0]
 800b640:	781a      	ldrb	r2, [r3, #0]
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 800b646:	683b      	ldr	r3, [r7, #0]
 800b648:	785a      	ldrb	r2, [r3, #1]
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 800b64e:	683b      	ldr	r3, [r7, #0]
 800b650:	789a      	ldrb	r2, [r3, #2]
 800b652:	687b      	ldr	r3, [r7, #4]
 800b654:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 800b656:	683b      	ldr	r3, [r7, #0]
 800b658:	78da      	ldrb	r2, [r3, #3]
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 800b65e:	683b      	ldr	r3, [r7, #0]
 800b660:	3304      	adds	r3, #4
 800b662:	781b      	ldrb	r3, [r3, #0]
 800b664:	b29a      	uxth	r2, r3
 800b666:	683b      	ldr	r3, [r7, #0]
 800b668:	3305      	adds	r3, #5
 800b66a:	781b      	ldrb	r3, [r3, #0]
 800b66c:	b29b      	uxth	r3, r3
 800b66e:	021b      	lsls	r3, r3, #8
 800b670:	b29b      	uxth	r3, r3
 800b672:	4313      	orrs	r3, r2
 800b674:	b29a      	uxth	r2, r3
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 800b67a:	683b      	ldr	r3, [r7, #0]
 800b67c:	799a      	ldrb	r2, [r3, #6]
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	719a      	strb	r2, [r3, #6]
}
 800b682:	bf00      	nop
 800b684:	370c      	adds	r7, #12
 800b686:	46bd      	mov	sp, r7
 800b688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b68c:	4770      	bx	lr

0800b68e <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800b68e:	b480      	push	{r7}
 800b690:	b087      	sub	sp, #28
 800b692:	af00      	add	r7, sp, #0
 800b694:	60f8      	str	r0, [r7, #12]
 800b696:	60b9      	str	r1, [r7, #8]
 800b698:	4613      	mov	r3, r2
 800b69a:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800b69c:	68fb      	ldr	r3, [r7, #12]
 800b69e:	3301      	adds	r3, #1
 800b6a0:	781b      	ldrb	r3, [r3, #0]
 800b6a2:	2b03      	cmp	r3, #3
 800b6a4:	d120      	bne.n	800b6e8 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800b6a6:	68fb      	ldr	r3, [r7, #12]
 800b6a8:	781b      	ldrb	r3, [r3, #0]
 800b6aa:	1e9a      	subs	r2, r3, #2
 800b6ac:	88fb      	ldrh	r3, [r7, #6]
 800b6ae:	4293      	cmp	r3, r2
 800b6b0:	bf28      	it	cs
 800b6b2:	4613      	movcs	r3, r2
 800b6b4:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800b6b6:	68fb      	ldr	r3, [r7, #12]
 800b6b8:	3302      	adds	r3, #2
 800b6ba:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800b6bc:	2300      	movs	r3, #0
 800b6be:	82fb      	strh	r3, [r7, #22]
 800b6c0:	e00b      	b.n	800b6da <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800b6c2:	8afb      	ldrh	r3, [r7, #22]
 800b6c4:	68fa      	ldr	r2, [r7, #12]
 800b6c6:	4413      	add	r3, r2
 800b6c8:	781a      	ldrb	r2, [r3, #0]
 800b6ca:	68bb      	ldr	r3, [r7, #8]
 800b6cc:	701a      	strb	r2, [r3, #0]
      pdest++;
 800b6ce:	68bb      	ldr	r3, [r7, #8]
 800b6d0:	3301      	adds	r3, #1
 800b6d2:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800b6d4:	8afb      	ldrh	r3, [r7, #22]
 800b6d6:	3302      	adds	r3, #2
 800b6d8:	82fb      	strh	r3, [r7, #22]
 800b6da:	8afa      	ldrh	r2, [r7, #22]
 800b6dc:	8abb      	ldrh	r3, [r7, #20]
 800b6de:	429a      	cmp	r2, r3
 800b6e0:	d3ef      	bcc.n	800b6c2 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800b6e2:	68bb      	ldr	r3, [r7, #8]
 800b6e4:	2200      	movs	r2, #0
 800b6e6:	701a      	strb	r2, [r3, #0]
  }
}
 800b6e8:	bf00      	nop
 800b6ea:	371c      	adds	r7, #28
 800b6ec:	46bd      	mov	sp, r7
 800b6ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6f2:	4770      	bx	lr

0800b6f4 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 800b6f4:	b480      	push	{r7}
 800b6f6:	b085      	sub	sp, #20
 800b6f8:	af00      	add	r7, sp, #0
 800b6fa:	6078      	str	r0, [r7, #4]
 800b6fc:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800b6fe:	683b      	ldr	r3, [r7, #0]
 800b700:	881a      	ldrh	r2, [r3, #0]
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	781b      	ldrb	r3, [r3, #0]
 800b706:	b29b      	uxth	r3, r3
 800b708:	4413      	add	r3, r2
 800b70a:	b29a      	uxth	r2, r3
 800b70c:	683b      	ldr	r3, [r7, #0]
 800b70e:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	781b      	ldrb	r3, [r3, #0]
 800b714:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	4413      	add	r3, r2
 800b71a:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800b71c:	68fb      	ldr	r3, [r7, #12]
}
 800b71e:	4618      	mov	r0, r3
 800b720:	3714      	adds	r7, #20
 800b722:	46bd      	mov	sp, r7
 800b724:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b728:	4770      	bx	lr

0800b72a <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800b72a:	b580      	push	{r7, lr}
 800b72c:	b086      	sub	sp, #24
 800b72e:	af00      	add	r7, sp, #0
 800b730:	60f8      	str	r0, [r7, #12]
 800b732:	60b9      	str	r1, [r7, #8]
 800b734:	4613      	mov	r3, r2
 800b736:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800b738:	2301      	movs	r3, #1
 800b73a:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800b73c:	68fb      	ldr	r3, [r7, #12]
 800b73e:	789b      	ldrb	r3, [r3, #2]
 800b740:	2b01      	cmp	r3, #1
 800b742:	d002      	beq.n	800b74a <USBH_CtlReq+0x20>
 800b744:	2b02      	cmp	r3, #2
 800b746:	d00f      	beq.n	800b768 <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 800b748:	e027      	b.n	800b79a <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800b74a:	68fb      	ldr	r3, [r7, #12]
 800b74c:	68ba      	ldr	r2, [r7, #8]
 800b74e:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800b750:	68fb      	ldr	r3, [r7, #12]
 800b752:	88fa      	ldrh	r2, [r7, #6]
 800b754:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800b756:	68fb      	ldr	r3, [r7, #12]
 800b758:	2201      	movs	r2, #1
 800b75a:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800b75c:	68fb      	ldr	r3, [r7, #12]
 800b75e:	2202      	movs	r2, #2
 800b760:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800b762:	2301      	movs	r3, #1
 800b764:	75fb      	strb	r3, [r7, #23]
      break;
 800b766:	e018      	b.n	800b79a <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800b768:	68f8      	ldr	r0, [r7, #12]
 800b76a:	f000 f81b 	bl	800b7a4 <USBH_HandleControl>
 800b76e:	4603      	mov	r3, r0
 800b770:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800b772:	7dfb      	ldrb	r3, [r7, #23]
 800b774:	2b00      	cmp	r3, #0
 800b776:	d002      	beq.n	800b77e <USBH_CtlReq+0x54>
 800b778:	7dfb      	ldrb	r3, [r7, #23]
 800b77a:	2b03      	cmp	r3, #3
 800b77c:	d106      	bne.n	800b78c <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800b77e:	68fb      	ldr	r3, [r7, #12]
 800b780:	2201      	movs	r2, #1
 800b782:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800b784:	68fb      	ldr	r3, [r7, #12]
 800b786:	2200      	movs	r2, #0
 800b788:	761a      	strb	r2, [r3, #24]
      break;
 800b78a:	e005      	b.n	800b798 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800b78c:	7dfb      	ldrb	r3, [r7, #23]
 800b78e:	2b02      	cmp	r3, #2
 800b790:	d102      	bne.n	800b798 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800b792:	68fb      	ldr	r3, [r7, #12]
 800b794:	2201      	movs	r2, #1
 800b796:	709a      	strb	r2, [r3, #2]
      break;
 800b798:	bf00      	nop
  }
  return status;
 800b79a:	7dfb      	ldrb	r3, [r7, #23]
}
 800b79c:	4618      	mov	r0, r3
 800b79e:	3718      	adds	r7, #24
 800b7a0:	46bd      	mov	sp, r7
 800b7a2:	bd80      	pop	{r7, pc}

0800b7a4 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800b7a4:	b580      	push	{r7, lr}
 800b7a6:	b086      	sub	sp, #24
 800b7a8:	af02      	add	r7, sp, #8
 800b7aa:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800b7ac:	2301      	movs	r3, #1
 800b7ae:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800b7b0:	2300      	movs	r3, #0
 800b7b2:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	7e1b      	ldrb	r3, [r3, #24]
 800b7b8:	3b01      	subs	r3, #1
 800b7ba:	2b0a      	cmp	r3, #10
 800b7bc:	f200 815f 	bhi.w	800ba7e <USBH_HandleControl+0x2da>
 800b7c0:	a201      	add	r2, pc, #4	; (adr r2, 800b7c8 <USBH_HandleControl+0x24>)
 800b7c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b7c6:	bf00      	nop
 800b7c8:	0800b7f5 	.word	0x0800b7f5
 800b7cc:	0800b80f 	.word	0x0800b80f
 800b7d0:	0800b879 	.word	0x0800b879
 800b7d4:	0800b89f 	.word	0x0800b89f
 800b7d8:	0800b8d7 	.word	0x0800b8d7
 800b7dc:	0800b901 	.word	0x0800b901
 800b7e0:	0800b953 	.word	0x0800b953
 800b7e4:	0800b975 	.word	0x0800b975
 800b7e8:	0800b9b1 	.word	0x0800b9b1
 800b7ec:	0800b9d7 	.word	0x0800b9d7
 800b7f0:	0800ba15 	.word	0x0800ba15
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	f103 0110 	add.w	r1, r3, #16
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	795b      	ldrb	r3, [r3, #5]
 800b7fe:	461a      	mov	r2, r3
 800b800:	6878      	ldr	r0, [r7, #4]
 800b802:	f000 f951 	bl	800baa8 <USBH_CtlSendSetup>
                        phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	2202      	movs	r2, #2
 800b80a:	761a      	strb	r2, [r3, #24]
      break;
 800b80c:	e142      	b.n	800ba94 <USBH_HandleControl+0x2f0>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	795b      	ldrb	r3, [r3, #5]
 800b812:	4619      	mov	r1, r3
 800b814:	6878      	ldr	r0, [r7, #4]
 800b816:	f003 fb39 	bl	800ee8c <USBH_LL_GetURBState>
 800b81a:	4603      	mov	r3, r0
 800b81c:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800b81e:	7bbb      	ldrb	r3, [r7, #14]
 800b820:	2b01      	cmp	r3, #1
 800b822:	d11e      	bne.n	800b862 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	7c1b      	ldrb	r3, [r3, #16]
 800b828:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800b82c:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	8adb      	ldrh	r3, [r3, #22]
 800b832:	2b00      	cmp	r3, #0
 800b834:	d00a      	beq.n	800b84c <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800b836:	7b7b      	ldrb	r3, [r7, #13]
 800b838:	2b80      	cmp	r3, #128	; 0x80
 800b83a:	d103      	bne.n	800b844 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	2203      	movs	r2, #3
 800b840:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800b842:	e11e      	b.n	800ba82 <USBH_HandleControl+0x2de>
            phost->Control.state = CTRL_DATA_OUT;
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	2205      	movs	r2, #5
 800b848:	761a      	strb	r2, [r3, #24]
      break;
 800b84a:	e11a      	b.n	800ba82 <USBH_HandleControl+0x2de>
          if (direction == USB_D2H)
 800b84c:	7b7b      	ldrb	r3, [r7, #13]
 800b84e:	2b80      	cmp	r3, #128	; 0x80
 800b850:	d103      	bne.n	800b85a <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	2209      	movs	r2, #9
 800b856:	761a      	strb	r2, [r3, #24]
      break;
 800b858:	e113      	b.n	800ba82 <USBH_HandleControl+0x2de>
            phost->Control.state = CTRL_STATUS_IN;
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	2207      	movs	r2, #7
 800b85e:	761a      	strb	r2, [r3, #24]
      break;
 800b860:	e10f      	b.n	800ba82 <USBH_HandleControl+0x2de>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800b862:	7bbb      	ldrb	r3, [r7, #14]
 800b864:	2b04      	cmp	r3, #4
 800b866:	d003      	beq.n	800b870 <USBH_HandleControl+0xcc>
 800b868:	7bbb      	ldrb	r3, [r7, #14]
 800b86a:	2b02      	cmp	r3, #2
 800b86c:	f040 8109 	bne.w	800ba82 <USBH_HandleControl+0x2de>
          phost->Control.state = CTRL_ERROR;
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	220b      	movs	r2, #11
 800b874:	761a      	strb	r2, [r3, #24]
      break;
 800b876:	e104      	b.n	800ba82 <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800b878:	687b      	ldr	r3, [r7, #4]
 800b87a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800b87e:	b29a      	uxth	r2, r3
 800b880:	687b      	ldr	r3, [r7, #4]
 800b882:	81da      	strh	r2, [r3, #14]
      USBH_CtlReceiveData(phost, phost->Control.buff, phost->Control.length,
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	6899      	ldr	r1, [r3, #8]
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	899a      	ldrh	r2, [r3, #12]
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	791b      	ldrb	r3, [r3, #4]
 800b890:	6878      	ldr	r0, [r7, #4]
 800b892:	f000 f948 	bl	800bb26 <USBH_CtlReceiveData>
                          phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	2204      	movs	r2, #4
 800b89a:	761a      	strb	r2, [r3, #24]
      break;
 800b89c:	e0fa      	b.n	800ba94 <USBH_HandleControl+0x2f0>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	791b      	ldrb	r3, [r3, #4]
 800b8a2:	4619      	mov	r1, r3
 800b8a4:	6878      	ldr	r0, [r7, #4]
 800b8a6:	f003 faf1 	bl	800ee8c <USBH_LL_GetURBState>
 800b8aa:	4603      	mov	r3, r0
 800b8ac:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800b8ae:	7bbb      	ldrb	r3, [r7, #14]
 800b8b0:	2b01      	cmp	r3, #1
 800b8b2:	d102      	bne.n	800b8ba <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	2209      	movs	r2, #9
 800b8b8:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 800b8ba:	7bbb      	ldrb	r3, [r7, #14]
 800b8bc:	2b05      	cmp	r3, #5
 800b8be:	d102      	bne.n	800b8c6 <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 800b8c0:	2303      	movs	r3, #3
 800b8c2:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800b8c4:	e0df      	b.n	800ba86 <USBH_HandleControl+0x2e2>
        if (URB_Status == USBH_URB_ERROR)
 800b8c6:	7bbb      	ldrb	r3, [r7, #14]
 800b8c8:	2b04      	cmp	r3, #4
 800b8ca:	f040 80dc 	bne.w	800ba86 <USBH_HandleControl+0x2e2>
          phost->Control.state = CTRL_ERROR;
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	220b      	movs	r2, #11
 800b8d2:	761a      	strb	r2, [r3, #24]
      break;
 800b8d4:	e0d7      	b.n	800ba86 <USBH_HandleControl+0x2e2>

    case CTRL_DATA_OUT:

      USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	6899      	ldr	r1, [r3, #8]
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	899a      	ldrh	r2, [r3, #12]
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	795b      	ldrb	r3, [r3, #5]
 800b8e2:	2001      	movs	r0, #1
 800b8e4:	9000      	str	r0, [sp, #0]
 800b8e6:	6878      	ldr	r0, [r7, #4]
 800b8e8:	f000 f8f8 	bl	800badc <USBH_CtlSendData>
                       phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800b8f2:	b29a      	uxth	r2, r3
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	2206      	movs	r2, #6
 800b8fc:	761a      	strb	r2, [r3, #24]
      break;
 800b8fe:	e0c9      	b.n	800ba94 <USBH_HandleControl+0x2f0>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	795b      	ldrb	r3, [r3, #5]
 800b904:	4619      	mov	r1, r3
 800b906:	6878      	ldr	r0, [r7, #4]
 800b908:	f003 fac0 	bl	800ee8c <USBH_LL_GetURBState>
 800b90c:	4603      	mov	r3, r0
 800b90e:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800b910:	7bbb      	ldrb	r3, [r7, #14]
 800b912:	2b01      	cmp	r3, #1
 800b914:	d103      	bne.n	800b91e <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800b916:	687b      	ldr	r3, [r7, #4]
 800b918:	2207      	movs	r2, #7
 800b91a:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800b91c:	e0b5      	b.n	800ba8a <USBH_HandleControl+0x2e6>
      else if (URB_Status == USBH_URB_STALL)
 800b91e:	7bbb      	ldrb	r3, [r7, #14]
 800b920:	2b05      	cmp	r3, #5
 800b922:	d105      	bne.n	800b930 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	220c      	movs	r2, #12
 800b928:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800b92a:	2303      	movs	r3, #3
 800b92c:	73fb      	strb	r3, [r7, #15]
      break;
 800b92e:	e0ac      	b.n	800ba8a <USBH_HandleControl+0x2e6>
      else if (URB_Status == USBH_URB_NOTREADY)
 800b930:	7bbb      	ldrb	r3, [r7, #14]
 800b932:	2b02      	cmp	r3, #2
 800b934:	d103      	bne.n	800b93e <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	2205      	movs	r2, #5
 800b93a:	761a      	strb	r2, [r3, #24]
      break;
 800b93c:	e0a5      	b.n	800ba8a <USBH_HandleControl+0x2e6>
        if (URB_Status == USBH_URB_ERROR)
 800b93e:	7bbb      	ldrb	r3, [r7, #14]
 800b940:	2b04      	cmp	r3, #4
 800b942:	f040 80a2 	bne.w	800ba8a <USBH_HandleControl+0x2e6>
          phost->Control.state = CTRL_ERROR;
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	220b      	movs	r2, #11
 800b94a:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800b94c:	2302      	movs	r3, #2
 800b94e:	73fb      	strb	r3, [r7, #15]
      break;
 800b950:	e09b      	b.n	800ba8a <USBH_HandleControl+0x2e6>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      USBH_CtlReceiveData(phost, 0U, 0U, phost->Control.pipe_in);
 800b952:	687b      	ldr	r3, [r7, #4]
 800b954:	791b      	ldrb	r3, [r3, #4]
 800b956:	2200      	movs	r2, #0
 800b958:	2100      	movs	r1, #0
 800b95a:	6878      	ldr	r0, [r7, #4]
 800b95c:	f000 f8e3 	bl	800bb26 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800b966:	b29a      	uxth	r2, r3
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	2208      	movs	r2, #8
 800b970:	761a      	strb	r2, [r3, #24]

      break;
 800b972:	e08f      	b.n	800ba94 <USBH_HandleControl+0x2f0>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	791b      	ldrb	r3, [r3, #4]
 800b978:	4619      	mov	r1, r3
 800b97a:	6878      	ldr	r0, [r7, #4]
 800b97c:	f003 fa86 	bl	800ee8c <USBH_LL_GetURBState>
 800b980:	4603      	mov	r3, r0
 800b982:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800b984:	7bbb      	ldrb	r3, [r7, #14]
 800b986:	2b01      	cmp	r3, #1
 800b988:	d105      	bne.n	800b996 <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800b98a:	687b      	ldr	r3, [r7, #4]
 800b98c:	220d      	movs	r2, #13
 800b98e:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800b990:	2300      	movs	r3, #0
 800b992:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800b994:	e07b      	b.n	800ba8e <USBH_HandleControl+0x2ea>
      else if (URB_Status == USBH_URB_ERROR)
 800b996:	7bbb      	ldrb	r3, [r7, #14]
 800b998:	2b04      	cmp	r3, #4
 800b99a:	d103      	bne.n	800b9a4 <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	220b      	movs	r2, #11
 800b9a0:	761a      	strb	r2, [r3, #24]
      break;
 800b9a2:	e074      	b.n	800ba8e <USBH_HandleControl+0x2ea>
        if (URB_Status == USBH_URB_STALL)
 800b9a4:	7bbb      	ldrb	r3, [r7, #14]
 800b9a6:	2b05      	cmp	r3, #5
 800b9a8:	d171      	bne.n	800ba8e <USBH_HandleControl+0x2ea>
          status = USBH_NOT_SUPPORTED;
 800b9aa:	2303      	movs	r3, #3
 800b9ac:	73fb      	strb	r3, [r7, #15]
      break;
 800b9ae:	e06e      	b.n	800ba8e <USBH_HandleControl+0x2ea>

    case CTRL_STATUS_OUT:
      USBH_CtlSendData(phost, 0U, 0U, phost->Control.pipe_out, 1U);
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	795b      	ldrb	r3, [r3, #5]
 800b9b4:	2201      	movs	r2, #1
 800b9b6:	9200      	str	r2, [sp, #0]
 800b9b8:	2200      	movs	r2, #0
 800b9ba:	2100      	movs	r1, #0
 800b9bc:	6878      	ldr	r0, [r7, #4]
 800b9be:	f000 f88d 	bl	800badc <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800b9c8:	b29a      	uxth	r2, r3
 800b9ca:	687b      	ldr	r3, [r7, #4]
 800b9cc:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800b9ce:	687b      	ldr	r3, [r7, #4]
 800b9d0:	220a      	movs	r2, #10
 800b9d2:	761a      	strb	r2, [r3, #24]
      break;
 800b9d4:	e05e      	b.n	800ba94 <USBH_HandleControl+0x2f0>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800b9d6:	687b      	ldr	r3, [r7, #4]
 800b9d8:	795b      	ldrb	r3, [r3, #5]
 800b9da:	4619      	mov	r1, r3
 800b9dc:	6878      	ldr	r0, [r7, #4]
 800b9de:	f003 fa55 	bl	800ee8c <USBH_LL_GetURBState>
 800b9e2:	4603      	mov	r3, r0
 800b9e4:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800b9e6:	7bbb      	ldrb	r3, [r7, #14]
 800b9e8:	2b01      	cmp	r3, #1
 800b9ea:	d105      	bne.n	800b9f8 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 800b9ec:	2300      	movs	r3, #0
 800b9ee:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800b9f0:	687b      	ldr	r3, [r7, #4]
 800b9f2:	220d      	movs	r2, #13
 800b9f4:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800b9f6:	e04c      	b.n	800ba92 <USBH_HandleControl+0x2ee>
      else if (URB_Status == USBH_URB_NOTREADY)
 800b9f8:	7bbb      	ldrb	r3, [r7, #14]
 800b9fa:	2b02      	cmp	r3, #2
 800b9fc:	d103      	bne.n	800ba06 <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 800b9fe:	687b      	ldr	r3, [r7, #4]
 800ba00:	2209      	movs	r2, #9
 800ba02:	761a      	strb	r2, [r3, #24]
      break;
 800ba04:	e045      	b.n	800ba92 <USBH_HandleControl+0x2ee>
        if (URB_Status == USBH_URB_ERROR)
 800ba06:	7bbb      	ldrb	r3, [r7, #14]
 800ba08:	2b04      	cmp	r3, #4
 800ba0a:	d142      	bne.n	800ba92 <USBH_HandleControl+0x2ee>
          phost->Control.state = CTRL_ERROR;
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	220b      	movs	r2, #11
 800ba10:	761a      	strb	r2, [r3, #24]
      break;
 800ba12:	e03e      	b.n	800ba92 <USBH_HandleControl+0x2ee>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	7e5b      	ldrb	r3, [r3, #25]
 800ba18:	3301      	adds	r3, #1
 800ba1a:	b2da      	uxtb	r2, r3
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	765a      	strb	r2, [r3, #25]
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	7e5b      	ldrb	r3, [r3, #25]
 800ba24:	2b02      	cmp	r3, #2
 800ba26:	d806      	bhi.n	800ba36 <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	2201      	movs	r2, #1
 800ba2c:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800ba2e:	687b      	ldr	r3, [r7, #4]
 800ba30:	2201      	movs	r2, #1
 800ba32:	709a      	strb	r2, [r3, #2]
        USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800ba34:	e02e      	b.n	800ba94 <USBH_HandleControl+0x2f0>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800ba36:	687b      	ldr	r3, [r7, #4]
 800ba38:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800ba3c:	2106      	movs	r1, #6
 800ba3e:	6878      	ldr	r0, [r7, #4]
 800ba40:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	2200      	movs	r2, #0
 800ba46:	765a      	strb	r2, [r3, #25]
        USBH_ErrLog("Control error: Device not responding");
 800ba48:	4815      	ldr	r0, [pc, #84]	; (800baa0 <USBH_HandleControl+0x2fc>)
 800ba4a:	f003 fbf7 	bl	800f23c <iprintf>
 800ba4e:	4815      	ldr	r0, [pc, #84]	; (800baa4 <USBH_HandleControl+0x300>)
 800ba50:	f003 fbf4 	bl	800f23c <iprintf>
 800ba54:	200a      	movs	r0, #10
 800ba56:	f003 fc09 	bl	800f26c <putchar>
        USBH_FreePipe(phost, phost->Control.pipe_out);
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	795b      	ldrb	r3, [r3, #5]
 800ba5e:	4619      	mov	r1, r3
 800ba60:	6878      	ldr	r0, [r7, #4]
 800ba62:	f000 f911 	bl	800bc88 <USBH_FreePipe>
        USBH_FreePipe(phost, phost->Control.pipe_in);
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	791b      	ldrb	r3, [r3, #4]
 800ba6a:	4619      	mov	r1, r3
 800ba6c:	6878      	ldr	r0, [r7, #4]
 800ba6e:	f000 f90b 	bl	800bc88 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800ba72:	687b      	ldr	r3, [r7, #4]
 800ba74:	2200      	movs	r2, #0
 800ba76:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800ba78:	2302      	movs	r3, #2
 800ba7a:	73fb      	strb	r3, [r7, #15]
      break;
 800ba7c:	e00a      	b.n	800ba94 <USBH_HandleControl+0x2f0>

    default:
      break;
 800ba7e:	bf00      	nop
 800ba80:	e008      	b.n	800ba94 <USBH_HandleControl+0x2f0>
      break;
 800ba82:	bf00      	nop
 800ba84:	e006      	b.n	800ba94 <USBH_HandleControl+0x2f0>
      break;
 800ba86:	bf00      	nop
 800ba88:	e004      	b.n	800ba94 <USBH_HandleControl+0x2f0>
      break;
 800ba8a:	bf00      	nop
 800ba8c:	e002      	b.n	800ba94 <USBH_HandleControl+0x2f0>
      break;
 800ba8e:	bf00      	nop
 800ba90:	e000      	b.n	800ba94 <USBH_HandleControl+0x2f0>
      break;
 800ba92:	bf00      	nop
  }

  return status;
 800ba94:	7bfb      	ldrb	r3, [r7, #15]
}
 800ba96:	4618      	mov	r0, r3
 800ba98:	3710      	adds	r7, #16
 800ba9a:	46bd      	mov	sp, r7
 800ba9c:	bd80      	pop	{r7, pc}
 800ba9e:	bf00      	nop
 800baa0:	08010b40 	.word	0x08010b40
 800baa4:	08010b48 	.word	0x08010b48

0800baa8 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800baa8:	b580      	push	{r7, lr}
 800baaa:	b088      	sub	sp, #32
 800baac:	af04      	add	r7, sp, #16
 800baae:	60f8      	str	r0, [r7, #12]
 800bab0:	60b9      	str	r1, [r7, #8]
 800bab2:	4613      	mov	r3, r2
 800bab4:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800bab6:	79f9      	ldrb	r1, [r7, #7]
 800bab8:	2300      	movs	r3, #0
 800baba:	9303      	str	r3, [sp, #12]
 800babc:	2308      	movs	r3, #8
 800babe:	9302      	str	r3, [sp, #8]
 800bac0:	68bb      	ldr	r3, [r7, #8]
 800bac2:	9301      	str	r3, [sp, #4]
 800bac4:	2300      	movs	r3, #0
 800bac6:	9300      	str	r3, [sp, #0]
 800bac8:	2300      	movs	r3, #0
 800baca:	2200      	movs	r2, #0
 800bacc:	68f8      	ldr	r0, [r7, #12]
 800bace:	f003 f9ac 	bl	800ee2a <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_SETUP,       /* Type setup       */
                    buff,                 /* data buffer      */
                    USBH_SETUP_PKT_SIZE,  /* data length      */
                    0U);
  return USBH_OK;
 800bad2:	2300      	movs	r3, #0
}
 800bad4:	4618      	mov	r0, r3
 800bad6:	3710      	adds	r7, #16
 800bad8:	46bd      	mov	sp, r7
 800bada:	bd80      	pop	{r7, pc}

0800badc <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800badc:	b580      	push	{r7, lr}
 800bade:	b088      	sub	sp, #32
 800bae0:	af04      	add	r7, sp, #16
 800bae2:	60f8      	str	r0, [r7, #12]
 800bae4:	60b9      	str	r1, [r7, #8]
 800bae6:	4611      	mov	r1, r2
 800bae8:	461a      	mov	r2, r3
 800baea:	460b      	mov	r3, r1
 800baec:	80fb      	strh	r3, [r7, #6]
 800baee:	4613      	mov	r3, r2
 800baf0:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800baf2:	68fb      	ldr	r3, [r7, #12]
 800baf4:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800baf8:	2b00      	cmp	r3, #0
 800bafa:	d001      	beq.n	800bb00 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800bafc:	2300      	movs	r3, #0
 800bafe:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800bb00:	7979      	ldrb	r1, [r7, #5]
 800bb02:	7e3b      	ldrb	r3, [r7, #24]
 800bb04:	9303      	str	r3, [sp, #12]
 800bb06:	88fb      	ldrh	r3, [r7, #6]
 800bb08:	9302      	str	r3, [sp, #8]
 800bb0a:	68bb      	ldr	r3, [r7, #8]
 800bb0c:	9301      	str	r3, [sp, #4]
 800bb0e:	2301      	movs	r3, #1
 800bb10:	9300      	str	r3, [sp, #0]
 800bb12:	2300      	movs	r3, #0
 800bb14:	2200      	movs	r2, #0
 800bb16:	68f8      	ldr	r0, [r7, #12]
 800bb18:	f003 f987 	bl	800ee2a <USBH_LL_SubmitURB>
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800bb1c:	2300      	movs	r3, #0
}
 800bb1e:	4618      	mov	r0, r3
 800bb20:	3710      	adds	r7, #16
 800bb22:	46bd      	mov	sp, r7
 800bb24:	bd80      	pop	{r7, pc}

0800bb26 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800bb26:	b580      	push	{r7, lr}
 800bb28:	b088      	sub	sp, #32
 800bb2a:	af04      	add	r7, sp, #16
 800bb2c:	60f8      	str	r0, [r7, #12]
 800bb2e:	60b9      	str	r1, [r7, #8]
 800bb30:	4611      	mov	r1, r2
 800bb32:	461a      	mov	r2, r3
 800bb34:	460b      	mov	r3, r1
 800bb36:	80fb      	strh	r3, [r7, #6]
 800bb38:	4613      	mov	r3, r2
 800bb3a:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800bb3c:	7979      	ldrb	r1, [r7, #5]
 800bb3e:	2300      	movs	r3, #0
 800bb40:	9303      	str	r3, [sp, #12]
 800bb42:	88fb      	ldrh	r3, [r7, #6]
 800bb44:	9302      	str	r3, [sp, #8]
 800bb46:	68bb      	ldr	r3, [r7, #8]
 800bb48:	9301      	str	r3, [sp, #4]
 800bb4a:	2301      	movs	r3, #1
 800bb4c:	9300      	str	r3, [sp, #0]
 800bb4e:	2300      	movs	r3, #0
 800bb50:	2201      	movs	r2, #1
 800bb52:	68f8      	ldr	r0, [r7, #12]
 800bb54:	f003 f969 	bl	800ee2a <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 800bb58:	2300      	movs	r3, #0

}
 800bb5a:	4618      	mov	r0, r3
 800bb5c:	3710      	adds	r7, #16
 800bb5e:	46bd      	mov	sp, r7
 800bb60:	bd80      	pop	{r7, pc}

0800bb62 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800bb62:	b580      	push	{r7, lr}
 800bb64:	b088      	sub	sp, #32
 800bb66:	af04      	add	r7, sp, #16
 800bb68:	60f8      	str	r0, [r7, #12]
 800bb6a:	60b9      	str	r1, [r7, #8]
 800bb6c:	4611      	mov	r1, r2
 800bb6e:	461a      	mov	r2, r3
 800bb70:	460b      	mov	r3, r1
 800bb72:	80fb      	strh	r3, [r7, #6]
 800bb74:	4613      	mov	r3, r2
 800bb76:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800bb78:	68fb      	ldr	r3, [r7, #12]
 800bb7a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800bb7e:	2b00      	cmp	r3, #0
 800bb80:	d001      	beq.n	800bb86 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800bb82:	2300      	movs	r3, #0
 800bb84:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800bb86:	7979      	ldrb	r1, [r7, #5]
 800bb88:	7e3b      	ldrb	r3, [r7, #24]
 800bb8a:	9303      	str	r3, [sp, #12]
 800bb8c:	88fb      	ldrh	r3, [r7, #6]
 800bb8e:	9302      	str	r3, [sp, #8]
 800bb90:	68bb      	ldr	r3, [r7, #8]
 800bb92:	9301      	str	r3, [sp, #4]
 800bb94:	2301      	movs	r3, #1
 800bb96:	9300      	str	r3, [sp, #0]
 800bb98:	2302      	movs	r3, #2
 800bb9a:	2200      	movs	r2, #0
 800bb9c:	68f8      	ldr	r0, [r7, #12]
 800bb9e:	f003 f944 	bl	800ee2a <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800bba2:	2300      	movs	r3, #0
}
 800bba4:	4618      	mov	r0, r3
 800bba6:	3710      	adds	r7, #16
 800bba8:	46bd      	mov	sp, r7
 800bbaa:	bd80      	pop	{r7, pc}

0800bbac <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800bbac:	b580      	push	{r7, lr}
 800bbae:	b088      	sub	sp, #32
 800bbb0:	af04      	add	r7, sp, #16
 800bbb2:	60f8      	str	r0, [r7, #12]
 800bbb4:	60b9      	str	r1, [r7, #8]
 800bbb6:	4611      	mov	r1, r2
 800bbb8:	461a      	mov	r2, r3
 800bbba:	460b      	mov	r3, r1
 800bbbc:	80fb      	strh	r3, [r7, #6]
 800bbbe:	4613      	mov	r3, r2
 800bbc0:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800bbc2:	7979      	ldrb	r1, [r7, #5]
 800bbc4:	2300      	movs	r3, #0
 800bbc6:	9303      	str	r3, [sp, #12]
 800bbc8:	88fb      	ldrh	r3, [r7, #6]
 800bbca:	9302      	str	r3, [sp, #8]
 800bbcc:	68bb      	ldr	r3, [r7, #8]
 800bbce:	9301      	str	r3, [sp, #4]
 800bbd0:	2301      	movs	r3, #1
 800bbd2:	9300      	str	r3, [sp, #0]
 800bbd4:	2302      	movs	r3, #2
 800bbd6:	2201      	movs	r2, #1
 800bbd8:	68f8      	ldr	r0, [r7, #12]
 800bbda:	f003 f926 	bl	800ee2a <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 800bbde:	2300      	movs	r3, #0
}
 800bbe0:	4618      	mov	r0, r3
 800bbe2:	3710      	adds	r7, #16
 800bbe4:	46bd      	mov	sp, r7
 800bbe6:	bd80      	pop	{r7, pc}

0800bbe8 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800bbe8:	b580      	push	{r7, lr}
 800bbea:	b086      	sub	sp, #24
 800bbec:	af04      	add	r7, sp, #16
 800bbee:	6078      	str	r0, [r7, #4]
 800bbf0:	4608      	mov	r0, r1
 800bbf2:	4611      	mov	r1, r2
 800bbf4:	461a      	mov	r2, r3
 800bbf6:	4603      	mov	r3, r0
 800bbf8:	70fb      	strb	r3, [r7, #3]
 800bbfa:	460b      	mov	r3, r1
 800bbfc:	70bb      	strb	r3, [r7, #2]
 800bbfe:	4613      	mov	r3, r2
 800bc00:	707b      	strb	r3, [r7, #1]
  USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800bc02:	7878      	ldrb	r0, [r7, #1]
 800bc04:	78ba      	ldrb	r2, [r7, #2]
 800bc06:	78f9      	ldrb	r1, [r7, #3]
 800bc08:	8b3b      	ldrh	r3, [r7, #24]
 800bc0a:	9302      	str	r3, [sp, #8]
 800bc0c:	7d3b      	ldrb	r3, [r7, #20]
 800bc0e:	9301      	str	r3, [sp, #4]
 800bc10:	7c3b      	ldrb	r3, [r7, #16]
 800bc12:	9300      	str	r3, [sp, #0]
 800bc14:	4603      	mov	r3, r0
 800bc16:	6878      	ldr	r0, [r7, #4]
 800bc18:	f003 f8b9 	bl	800ed8e <USBH_LL_OpenPipe>

  return USBH_OK;
 800bc1c:	2300      	movs	r3, #0
}
 800bc1e:	4618      	mov	r0, r3
 800bc20:	3708      	adds	r7, #8
 800bc22:	46bd      	mov	sp, r7
 800bc24:	bd80      	pop	{r7, pc}

0800bc26 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800bc26:	b580      	push	{r7, lr}
 800bc28:	b082      	sub	sp, #8
 800bc2a:	af00      	add	r7, sp, #0
 800bc2c:	6078      	str	r0, [r7, #4]
 800bc2e:	460b      	mov	r3, r1
 800bc30:	70fb      	strb	r3, [r7, #3]
  USBH_LL_ClosePipe(phost, pipe_num);
 800bc32:	78fb      	ldrb	r3, [r7, #3]
 800bc34:	4619      	mov	r1, r3
 800bc36:	6878      	ldr	r0, [r7, #4]
 800bc38:	f003 f8d8 	bl	800edec <USBH_LL_ClosePipe>

  return USBH_OK;
 800bc3c:	2300      	movs	r3, #0
}
 800bc3e:	4618      	mov	r0, r3
 800bc40:	3708      	adds	r7, #8
 800bc42:	46bd      	mov	sp, r7
 800bc44:	bd80      	pop	{r7, pc}

0800bc46 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800bc46:	b580      	push	{r7, lr}
 800bc48:	b084      	sub	sp, #16
 800bc4a:	af00      	add	r7, sp, #0
 800bc4c:	6078      	str	r0, [r7, #4]
 800bc4e:	460b      	mov	r3, r1
 800bc50:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800bc52:	6878      	ldr	r0, [r7, #4]
 800bc54:	f000 f836 	bl	800bcc4 <USBH_GetFreePipe>
 800bc58:	4603      	mov	r3, r0
 800bc5a:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800bc5c:	89fb      	ldrh	r3, [r7, #14]
 800bc5e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800bc62:	4293      	cmp	r3, r2
 800bc64:	d00a      	beq.n	800bc7c <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = 0x8000U | ep_addr;
 800bc66:	78fa      	ldrb	r2, [r7, #3]
 800bc68:	89fb      	ldrh	r3, [r7, #14]
 800bc6a:	f003 030f 	and.w	r3, r3, #15
 800bc6e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800bc72:	6879      	ldr	r1, [r7, #4]
 800bc74:	33e0      	adds	r3, #224	; 0xe0
 800bc76:	009b      	lsls	r3, r3, #2
 800bc78:	440b      	add	r3, r1
 800bc7a:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800bc7c:	89fb      	ldrh	r3, [r7, #14]
 800bc7e:	b2db      	uxtb	r3, r3
}
 800bc80:	4618      	mov	r0, r3
 800bc82:	3710      	adds	r7, #16
 800bc84:	46bd      	mov	sp, r7
 800bc86:	bd80      	pop	{r7, pc}

0800bc88 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800bc88:	b480      	push	{r7}
 800bc8a:	b083      	sub	sp, #12
 800bc8c:	af00      	add	r7, sp, #0
 800bc8e:	6078      	str	r0, [r7, #4]
 800bc90:	460b      	mov	r3, r1
 800bc92:	70fb      	strb	r3, [r7, #3]
  if (idx < 11U)
 800bc94:	78fb      	ldrb	r3, [r7, #3]
 800bc96:	2b0a      	cmp	r3, #10
 800bc98:	d80d      	bhi.n	800bcb6 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800bc9a:	78fb      	ldrb	r3, [r7, #3]
 800bc9c:	687a      	ldr	r2, [r7, #4]
 800bc9e:	33e0      	adds	r3, #224	; 0xe0
 800bca0:	009b      	lsls	r3, r3, #2
 800bca2:	4413      	add	r3, r2
 800bca4:	685a      	ldr	r2, [r3, #4]
 800bca6:	78fb      	ldrb	r3, [r7, #3]
 800bca8:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800bcac:	6879      	ldr	r1, [r7, #4]
 800bcae:	33e0      	adds	r3, #224	; 0xe0
 800bcb0:	009b      	lsls	r3, r3, #2
 800bcb2:	440b      	add	r3, r1
 800bcb4:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800bcb6:	2300      	movs	r3, #0
}
 800bcb8:	4618      	mov	r0, r3
 800bcba:	370c      	adds	r7, #12
 800bcbc:	46bd      	mov	sp, r7
 800bcbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcc2:	4770      	bx	lr

0800bcc4 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800bcc4:	b480      	push	{r7}
 800bcc6:	b085      	sub	sp, #20
 800bcc8:	af00      	add	r7, sp, #0
 800bcca:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800bccc:	2300      	movs	r3, #0
 800bcce:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 800bcd0:	2300      	movs	r3, #0
 800bcd2:	73fb      	strb	r3, [r7, #15]
 800bcd4:	e00f      	b.n	800bcf6 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800bcd6:	7bfb      	ldrb	r3, [r7, #15]
 800bcd8:	687a      	ldr	r2, [r7, #4]
 800bcda:	33e0      	adds	r3, #224	; 0xe0
 800bcdc:	009b      	lsls	r3, r3, #2
 800bcde:	4413      	add	r3, r2
 800bce0:	685b      	ldr	r3, [r3, #4]
 800bce2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800bce6:	2b00      	cmp	r3, #0
 800bce8:	d102      	bne.n	800bcf0 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800bcea:	7bfb      	ldrb	r3, [r7, #15]
 800bcec:	b29b      	uxth	r3, r3
 800bcee:	e007      	b.n	800bd00 <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < 11U ; idx++)
 800bcf0:	7bfb      	ldrb	r3, [r7, #15]
 800bcf2:	3301      	adds	r3, #1
 800bcf4:	73fb      	strb	r3, [r7, #15]
 800bcf6:	7bfb      	ldrb	r3, [r7, #15]
 800bcf8:	2b0a      	cmp	r3, #10
 800bcfa:	d9ec      	bls.n	800bcd6 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800bcfc:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 800bd00:	4618      	mov	r0, r3
 800bd02:	3714      	adds	r7, #20
 800bd04:	46bd      	mov	sp, r7
 800bd06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd0a:	4770      	bx	lr

0800bd0c <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800bd0c:	b580      	push	{r7, lr}
 800bd0e:	b084      	sub	sp, #16
 800bd10:	af00      	add	r7, sp, #0
 800bd12:	4603      	mov	r3, r0
 800bd14:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800bd16:	79fb      	ldrb	r3, [r7, #7]
 800bd18:	4a08      	ldr	r2, [pc, #32]	; (800bd3c <disk_status+0x30>)
 800bd1a:	009b      	lsls	r3, r3, #2
 800bd1c:	4413      	add	r3, r2
 800bd1e:	685b      	ldr	r3, [r3, #4]
 800bd20:	685b      	ldr	r3, [r3, #4]
 800bd22:	79fa      	ldrb	r2, [r7, #7]
 800bd24:	4905      	ldr	r1, [pc, #20]	; (800bd3c <disk_status+0x30>)
 800bd26:	440a      	add	r2, r1
 800bd28:	7a12      	ldrb	r2, [r2, #8]
 800bd2a:	4610      	mov	r0, r2
 800bd2c:	4798      	blx	r3
 800bd2e:	4603      	mov	r3, r0
 800bd30:	73fb      	strb	r3, [r7, #15]
  return stat;
 800bd32:	7bfb      	ldrb	r3, [r7, #15]
}
 800bd34:	4618      	mov	r0, r3
 800bd36:	3710      	adds	r7, #16
 800bd38:	46bd      	mov	sp, r7
 800bd3a:	bd80      	pop	{r7, pc}
 800bd3c:	200000f4 	.word	0x200000f4

0800bd40 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800bd40:	b580      	push	{r7, lr}
 800bd42:	b084      	sub	sp, #16
 800bd44:	af00      	add	r7, sp, #0
 800bd46:	4603      	mov	r3, r0
 800bd48:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800bd4a:	2300      	movs	r3, #0
 800bd4c:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800bd4e:	79fb      	ldrb	r3, [r7, #7]
 800bd50:	4a0d      	ldr	r2, [pc, #52]	; (800bd88 <disk_initialize+0x48>)
 800bd52:	5cd3      	ldrb	r3, [r2, r3]
 800bd54:	2b00      	cmp	r3, #0
 800bd56:	d111      	bne.n	800bd7c <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800bd58:	79fb      	ldrb	r3, [r7, #7]
 800bd5a:	4a0b      	ldr	r2, [pc, #44]	; (800bd88 <disk_initialize+0x48>)
 800bd5c:	2101      	movs	r1, #1
 800bd5e:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800bd60:	79fb      	ldrb	r3, [r7, #7]
 800bd62:	4a09      	ldr	r2, [pc, #36]	; (800bd88 <disk_initialize+0x48>)
 800bd64:	009b      	lsls	r3, r3, #2
 800bd66:	4413      	add	r3, r2
 800bd68:	685b      	ldr	r3, [r3, #4]
 800bd6a:	681b      	ldr	r3, [r3, #0]
 800bd6c:	79fa      	ldrb	r2, [r7, #7]
 800bd6e:	4906      	ldr	r1, [pc, #24]	; (800bd88 <disk_initialize+0x48>)
 800bd70:	440a      	add	r2, r1
 800bd72:	7a12      	ldrb	r2, [r2, #8]
 800bd74:	4610      	mov	r0, r2
 800bd76:	4798      	blx	r3
 800bd78:	4603      	mov	r3, r0
 800bd7a:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800bd7c:	7bfb      	ldrb	r3, [r7, #15]
}
 800bd7e:	4618      	mov	r0, r3
 800bd80:	3710      	adds	r7, #16
 800bd82:	46bd      	mov	sp, r7
 800bd84:	bd80      	pop	{r7, pc}
 800bd86:	bf00      	nop
 800bd88:	200000f4 	.word	0x200000f4

0800bd8c <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800bd8c:	b590      	push	{r4, r7, lr}
 800bd8e:	b087      	sub	sp, #28
 800bd90:	af00      	add	r7, sp, #0
 800bd92:	60b9      	str	r1, [r7, #8]
 800bd94:	607a      	str	r2, [r7, #4]
 800bd96:	603b      	str	r3, [r7, #0]
 800bd98:	4603      	mov	r3, r0
 800bd9a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800bd9c:	7bfb      	ldrb	r3, [r7, #15]
 800bd9e:	4a0a      	ldr	r2, [pc, #40]	; (800bdc8 <disk_read+0x3c>)
 800bda0:	009b      	lsls	r3, r3, #2
 800bda2:	4413      	add	r3, r2
 800bda4:	685b      	ldr	r3, [r3, #4]
 800bda6:	689c      	ldr	r4, [r3, #8]
 800bda8:	7bfb      	ldrb	r3, [r7, #15]
 800bdaa:	4a07      	ldr	r2, [pc, #28]	; (800bdc8 <disk_read+0x3c>)
 800bdac:	4413      	add	r3, r2
 800bdae:	7a18      	ldrb	r0, [r3, #8]
 800bdb0:	683b      	ldr	r3, [r7, #0]
 800bdb2:	687a      	ldr	r2, [r7, #4]
 800bdb4:	68b9      	ldr	r1, [r7, #8]
 800bdb6:	47a0      	blx	r4
 800bdb8:	4603      	mov	r3, r0
 800bdba:	75fb      	strb	r3, [r7, #23]
  return res;
 800bdbc:	7dfb      	ldrb	r3, [r7, #23]
}
 800bdbe:	4618      	mov	r0, r3
 800bdc0:	371c      	adds	r7, #28
 800bdc2:	46bd      	mov	sp, r7
 800bdc4:	bd90      	pop	{r4, r7, pc}
 800bdc6:	bf00      	nop
 800bdc8:	200000f4 	.word	0x200000f4

0800bdcc <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800bdcc:	b590      	push	{r4, r7, lr}
 800bdce:	b087      	sub	sp, #28
 800bdd0:	af00      	add	r7, sp, #0
 800bdd2:	60b9      	str	r1, [r7, #8]
 800bdd4:	607a      	str	r2, [r7, #4]
 800bdd6:	603b      	str	r3, [r7, #0]
 800bdd8:	4603      	mov	r3, r0
 800bdda:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800bddc:	7bfb      	ldrb	r3, [r7, #15]
 800bdde:	4a0a      	ldr	r2, [pc, #40]	; (800be08 <disk_write+0x3c>)
 800bde0:	009b      	lsls	r3, r3, #2
 800bde2:	4413      	add	r3, r2
 800bde4:	685b      	ldr	r3, [r3, #4]
 800bde6:	68dc      	ldr	r4, [r3, #12]
 800bde8:	7bfb      	ldrb	r3, [r7, #15]
 800bdea:	4a07      	ldr	r2, [pc, #28]	; (800be08 <disk_write+0x3c>)
 800bdec:	4413      	add	r3, r2
 800bdee:	7a18      	ldrb	r0, [r3, #8]
 800bdf0:	683b      	ldr	r3, [r7, #0]
 800bdf2:	687a      	ldr	r2, [r7, #4]
 800bdf4:	68b9      	ldr	r1, [r7, #8]
 800bdf6:	47a0      	blx	r4
 800bdf8:	4603      	mov	r3, r0
 800bdfa:	75fb      	strb	r3, [r7, #23]
  return res;
 800bdfc:	7dfb      	ldrb	r3, [r7, #23]
}
 800bdfe:	4618      	mov	r0, r3
 800be00:	371c      	adds	r7, #28
 800be02:	46bd      	mov	sp, r7
 800be04:	bd90      	pop	{r4, r7, pc}
 800be06:	bf00      	nop
 800be08:	200000f4 	.word	0x200000f4

0800be0c <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800be0c:	b580      	push	{r7, lr}
 800be0e:	b084      	sub	sp, #16
 800be10:	af00      	add	r7, sp, #0
 800be12:	4603      	mov	r3, r0
 800be14:	603a      	str	r2, [r7, #0]
 800be16:	71fb      	strb	r3, [r7, #7]
 800be18:	460b      	mov	r3, r1
 800be1a:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800be1c:	79fb      	ldrb	r3, [r7, #7]
 800be1e:	4a09      	ldr	r2, [pc, #36]	; (800be44 <disk_ioctl+0x38>)
 800be20:	009b      	lsls	r3, r3, #2
 800be22:	4413      	add	r3, r2
 800be24:	685b      	ldr	r3, [r3, #4]
 800be26:	691b      	ldr	r3, [r3, #16]
 800be28:	79fa      	ldrb	r2, [r7, #7]
 800be2a:	4906      	ldr	r1, [pc, #24]	; (800be44 <disk_ioctl+0x38>)
 800be2c:	440a      	add	r2, r1
 800be2e:	7a10      	ldrb	r0, [r2, #8]
 800be30:	79b9      	ldrb	r1, [r7, #6]
 800be32:	683a      	ldr	r2, [r7, #0]
 800be34:	4798      	blx	r3
 800be36:	4603      	mov	r3, r0
 800be38:	73fb      	strb	r3, [r7, #15]
  return res;
 800be3a:	7bfb      	ldrb	r3, [r7, #15]
}
 800be3c:	4618      	mov	r0, r3
 800be3e:	3710      	adds	r7, #16
 800be40:	46bd      	mov	sp, r7
 800be42:	bd80      	pop	{r7, pc}
 800be44:	200000f4 	.word	0x200000f4

0800be48 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800be48:	b480      	push	{r7}
 800be4a:	b085      	sub	sp, #20
 800be4c:	af00      	add	r7, sp, #0
 800be4e:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	3301      	adds	r3, #1
 800be54:	781b      	ldrb	r3, [r3, #0]
 800be56:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800be58:	89fb      	ldrh	r3, [r7, #14]
 800be5a:	021b      	lsls	r3, r3, #8
 800be5c:	b21a      	sxth	r2, r3
 800be5e:	687b      	ldr	r3, [r7, #4]
 800be60:	781b      	ldrb	r3, [r3, #0]
 800be62:	b21b      	sxth	r3, r3
 800be64:	4313      	orrs	r3, r2
 800be66:	b21b      	sxth	r3, r3
 800be68:	81fb      	strh	r3, [r7, #14]
	return rv;
 800be6a:	89fb      	ldrh	r3, [r7, #14]
}
 800be6c:	4618      	mov	r0, r3
 800be6e:	3714      	adds	r7, #20
 800be70:	46bd      	mov	sp, r7
 800be72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be76:	4770      	bx	lr

0800be78 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800be78:	b480      	push	{r7}
 800be7a:	b085      	sub	sp, #20
 800be7c:	af00      	add	r7, sp, #0
 800be7e:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	3303      	adds	r3, #3
 800be84:	781b      	ldrb	r3, [r3, #0]
 800be86:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800be88:	68fb      	ldr	r3, [r7, #12]
 800be8a:	021b      	lsls	r3, r3, #8
 800be8c:	687a      	ldr	r2, [r7, #4]
 800be8e:	3202      	adds	r2, #2
 800be90:	7812      	ldrb	r2, [r2, #0]
 800be92:	4313      	orrs	r3, r2
 800be94:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800be96:	68fb      	ldr	r3, [r7, #12]
 800be98:	021b      	lsls	r3, r3, #8
 800be9a:	687a      	ldr	r2, [r7, #4]
 800be9c:	3201      	adds	r2, #1
 800be9e:	7812      	ldrb	r2, [r2, #0]
 800bea0:	4313      	orrs	r3, r2
 800bea2:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800bea4:	68fb      	ldr	r3, [r7, #12]
 800bea6:	021b      	lsls	r3, r3, #8
 800bea8:	687a      	ldr	r2, [r7, #4]
 800beaa:	7812      	ldrb	r2, [r2, #0]
 800beac:	4313      	orrs	r3, r2
 800beae:	60fb      	str	r3, [r7, #12]
	return rv;
 800beb0:	68fb      	ldr	r3, [r7, #12]
}
 800beb2:	4618      	mov	r0, r3
 800beb4:	3714      	adds	r7, #20
 800beb6:	46bd      	mov	sp, r7
 800beb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bebc:	4770      	bx	lr

0800bebe <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800bebe:	b480      	push	{r7}
 800bec0:	b083      	sub	sp, #12
 800bec2:	af00      	add	r7, sp, #0
 800bec4:	6078      	str	r0, [r7, #4]
 800bec6:	460b      	mov	r3, r1
 800bec8:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800beca:	687b      	ldr	r3, [r7, #4]
 800becc:	1c5a      	adds	r2, r3, #1
 800bece:	607a      	str	r2, [r7, #4]
 800bed0:	887a      	ldrh	r2, [r7, #2]
 800bed2:	b2d2      	uxtb	r2, r2
 800bed4:	701a      	strb	r2, [r3, #0]
 800bed6:	887b      	ldrh	r3, [r7, #2]
 800bed8:	0a1b      	lsrs	r3, r3, #8
 800beda:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	1c5a      	adds	r2, r3, #1
 800bee0:	607a      	str	r2, [r7, #4]
 800bee2:	887a      	ldrh	r2, [r7, #2]
 800bee4:	b2d2      	uxtb	r2, r2
 800bee6:	701a      	strb	r2, [r3, #0]
}
 800bee8:	bf00      	nop
 800beea:	370c      	adds	r7, #12
 800beec:	46bd      	mov	sp, r7
 800beee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bef2:	4770      	bx	lr

0800bef4 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800bef4:	b480      	push	{r7}
 800bef6:	b083      	sub	sp, #12
 800bef8:	af00      	add	r7, sp, #0
 800befa:	6078      	str	r0, [r7, #4]
 800befc:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800befe:	687b      	ldr	r3, [r7, #4]
 800bf00:	1c5a      	adds	r2, r3, #1
 800bf02:	607a      	str	r2, [r7, #4]
 800bf04:	683a      	ldr	r2, [r7, #0]
 800bf06:	b2d2      	uxtb	r2, r2
 800bf08:	701a      	strb	r2, [r3, #0]
 800bf0a:	683b      	ldr	r3, [r7, #0]
 800bf0c:	0a1b      	lsrs	r3, r3, #8
 800bf0e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	1c5a      	adds	r2, r3, #1
 800bf14:	607a      	str	r2, [r7, #4]
 800bf16:	683a      	ldr	r2, [r7, #0]
 800bf18:	b2d2      	uxtb	r2, r2
 800bf1a:	701a      	strb	r2, [r3, #0]
 800bf1c:	683b      	ldr	r3, [r7, #0]
 800bf1e:	0a1b      	lsrs	r3, r3, #8
 800bf20:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	1c5a      	adds	r2, r3, #1
 800bf26:	607a      	str	r2, [r7, #4]
 800bf28:	683a      	ldr	r2, [r7, #0]
 800bf2a:	b2d2      	uxtb	r2, r2
 800bf2c:	701a      	strb	r2, [r3, #0]
 800bf2e:	683b      	ldr	r3, [r7, #0]
 800bf30:	0a1b      	lsrs	r3, r3, #8
 800bf32:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800bf34:	687b      	ldr	r3, [r7, #4]
 800bf36:	1c5a      	adds	r2, r3, #1
 800bf38:	607a      	str	r2, [r7, #4]
 800bf3a:	683a      	ldr	r2, [r7, #0]
 800bf3c:	b2d2      	uxtb	r2, r2
 800bf3e:	701a      	strb	r2, [r3, #0]
}
 800bf40:	bf00      	nop
 800bf42:	370c      	adds	r7, #12
 800bf44:	46bd      	mov	sp, r7
 800bf46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf4a:	4770      	bx	lr

0800bf4c <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800bf4c:	b480      	push	{r7}
 800bf4e:	b087      	sub	sp, #28
 800bf50:	af00      	add	r7, sp, #0
 800bf52:	60f8      	str	r0, [r7, #12]
 800bf54:	60b9      	str	r1, [r7, #8]
 800bf56:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800bf58:	68fb      	ldr	r3, [r7, #12]
 800bf5a:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800bf5c:	68bb      	ldr	r3, [r7, #8]
 800bf5e:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	2b00      	cmp	r3, #0
 800bf64:	d00d      	beq.n	800bf82 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800bf66:	693a      	ldr	r2, [r7, #16]
 800bf68:	1c53      	adds	r3, r2, #1
 800bf6a:	613b      	str	r3, [r7, #16]
 800bf6c:	697b      	ldr	r3, [r7, #20]
 800bf6e:	1c59      	adds	r1, r3, #1
 800bf70:	6179      	str	r1, [r7, #20]
 800bf72:	7812      	ldrb	r2, [r2, #0]
 800bf74:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	3b01      	subs	r3, #1
 800bf7a:	607b      	str	r3, [r7, #4]
 800bf7c:	687b      	ldr	r3, [r7, #4]
 800bf7e:	2b00      	cmp	r3, #0
 800bf80:	d1f1      	bne.n	800bf66 <mem_cpy+0x1a>
	}
}
 800bf82:	bf00      	nop
 800bf84:	371c      	adds	r7, #28
 800bf86:	46bd      	mov	sp, r7
 800bf88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf8c:	4770      	bx	lr

0800bf8e <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800bf8e:	b480      	push	{r7}
 800bf90:	b087      	sub	sp, #28
 800bf92:	af00      	add	r7, sp, #0
 800bf94:	60f8      	str	r0, [r7, #12]
 800bf96:	60b9      	str	r1, [r7, #8]
 800bf98:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800bf9a:	68fb      	ldr	r3, [r7, #12]
 800bf9c:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800bf9e:	697b      	ldr	r3, [r7, #20]
 800bfa0:	1c5a      	adds	r2, r3, #1
 800bfa2:	617a      	str	r2, [r7, #20]
 800bfa4:	68ba      	ldr	r2, [r7, #8]
 800bfa6:	b2d2      	uxtb	r2, r2
 800bfa8:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800bfaa:	687b      	ldr	r3, [r7, #4]
 800bfac:	3b01      	subs	r3, #1
 800bfae:	607b      	str	r3, [r7, #4]
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	2b00      	cmp	r3, #0
 800bfb4:	d1f3      	bne.n	800bf9e <mem_set+0x10>
}
 800bfb6:	bf00      	nop
 800bfb8:	bf00      	nop
 800bfba:	371c      	adds	r7, #28
 800bfbc:	46bd      	mov	sp, r7
 800bfbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfc2:	4770      	bx	lr

0800bfc4 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800bfc4:	b480      	push	{r7}
 800bfc6:	b089      	sub	sp, #36	; 0x24
 800bfc8:	af00      	add	r7, sp, #0
 800bfca:	60f8      	str	r0, [r7, #12]
 800bfcc:	60b9      	str	r1, [r7, #8]
 800bfce:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800bfd0:	68fb      	ldr	r3, [r7, #12]
 800bfd2:	61fb      	str	r3, [r7, #28]
 800bfd4:	68bb      	ldr	r3, [r7, #8]
 800bfd6:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800bfd8:	2300      	movs	r3, #0
 800bfda:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800bfdc:	69fb      	ldr	r3, [r7, #28]
 800bfde:	1c5a      	adds	r2, r3, #1
 800bfe0:	61fa      	str	r2, [r7, #28]
 800bfe2:	781b      	ldrb	r3, [r3, #0]
 800bfe4:	4619      	mov	r1, r3
 800bfe6:	69bb      	ldr	r3, [r7, #24]
 800bfe8:	1c5a      	adds	r2, r3, #1
 800bfea:	61ba      	str	r2, [r7, #24]
 800bfec:	781b      	ldrb	r3, [r3, #0]
 800bfee:	1acb      	subs	r3, r1, r3
 800bff0:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	3b01      	subs	r3, #1
 800bff6:	607b      	str	r3, [r7, #4]
 800bff8:	687b      	ldr	r3, [r7, #4]
 800bffa:	2b00      	cmp	r3, #0
 800bffc:	d002      	beq.n	800c004 <mem_cmp+0x40>
 800bffe:	697b      	ldr	r3, [r7, #20]
 800c000:	2b00      	cmp	r3, #0
 800c002:	d0eb      	beq.n	800bfdc <mem_cmp+0x18>

	return r;
 800c004:	697b      	ldr	r3, [r7, #20]
}
 800c006:	4618      	mov	r0, r3
 800c008:	3724      	adds	r7, #36	; 0x24
 800c00a:	46bd      	mov	sp, r7
 800c00c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c010:	4770      	bx	lr

0800c012 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800c012:	b480      	push	{r7}
 800c014:	b083      	sub	sp, #12
 800c016:	af00      	add	r7, sp, #0
 800c018:	6078      	str	r0, [r7, #4]
 800c01a:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800c01c:	e002      	b.n	800c024 <chk_chr+0x12>
 800c01e:	687b      	ldr	r3, [r7, #4]
 800c020:	3301      	adds	r3, #1
 800c022:	607b      	str	r3, [r7, #4]
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	781b      	ldrb	r3, [r3, #0]
 800c028:	2b00      	cmp	r3, #0
 800c02a:	d005      	beq.n	800c038 <chk_chr+0x26>
 800c02c:	687b      	ldr	r3, [r7, #4]
 800c02e:	781b      	ldrb	r3, [r3, #0]
 800c030:	461a      	mov	r2, r3
 800c032:	683b      	ldr	r3, [r7, #0]
 800c034:	4293      	cmp	r3, r2
 800c036:	d1f2      	bne.n	800c01e <chk_chr+0xc>
	return *str;
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	781b      	ldrb	r3, [r3, #0]
}
 800c03c:	4618      	mov	r0, r3
 800c03e:	370c      	adds	r7, #12
 800c040:	46bd      	mov	sp, r7
 800c042:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c046:	4770      	bx	lr

0800c048 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800c048:	b480      	push	{r7}
 800c04a:	b085      	sub	sp, #20
 800c04c:	af00      	add	r7, sp, #0
 800c04e:	6078      	str	r0, [r7, #4]
 800c050:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800c052:	2300      	movs	r3, #0
 800c054:	60bb      	str	r3, [r7, #8]
 800c056:	68bb      	ldr	r3, [r7, #8]
 800c058:	60fb      	str	r3, [r7, #12]
 800c05a:	e029      	b.n	800c0b0 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800c05c:	4a27      	ldr	r2, [pc, #156]	; (800c0fc <chk_lock+0xb4>)
 800c05e:	68fb      	ldr	r3, [r7, #12]
 800c060:	011b      	lsls	r3, r3, #4
 800c062:	4413      	add	r3, r2
 800c064:	681b      	ldr	r3, [r3, #0]
 800c066:	2b00      	cmp	r3, #0
 800c068:	d01d      	beq.n	800c0a6 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800c06a:	4a24      	ldr	r2, [pc, #144]	; (800c0fc <chk_lock+0xb4>)
 800c06c:	68fb      	ldr	r3, [r7, #12]
 800c06e:	011b      	lsls	r3, r3, #4
 800c070:	4413      	add	r3, r2
 800c072:	681a      	ldr	r2, [r3, #0]
 800c074:	687b      	ldr	r3, [r7, #4]
 800c076:	681b      	ldr	r3, [r3, #0]
 800c078:	429a      	cmp	r2, r3
 800c07a:	d116      	bne.n	800c0aa <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800c07c:	4a1f      	ldr	r2, [pc, #124]	; (800c0fc <chk_lock+0xb4>)
 800c07e:	68fb      	ldr	r3, [r7, #12]
 800c080:	011b      	lsls	r3, r3, #4
 800c082:	4413      	add	r3, r2
 800c084:	3304      	adds	r3, #4
 800c086:	681a      	ldr	r2, [r3, #0]
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800c08c:	429a      	cmp	r2, r3
 800c08e:	d10c      	bne.n	800c0aa <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800c090:	4a1a      	ldr	r2, [pc, #104]	; (800c0fc <chk_lock+0xb4>)
 800c092:	68fb      	ldr	r3, [r7, #12]
 800c094:	011b      	lsls	r3, r3, #4
 800c096:	4413      	add	r3, r2
 800c098:	3308      	adds	r3, #8
 800c09a:	681a      	ldr	r2, [r3, #0]
 800c09c:	687b      	ldr	r3, [r7, #4]
 800c09e:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800c0a0:	429a      	cmp	r2, r3
 800c0a2:	d102      	bne.n	800c0aa <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800c0a4:	e007      	b.n	800c0b6 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800c0a6:	2301      	movs	r3, #1
 800c0a8:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800c0aa:	68fb      	ldr	r3, [r7, #12]
 800c0ac:	3301      	adds	r3, #1
 800c0ae:	60fb      	str	r3, [r7, #12]
 800c0b0:	68fb      	ldr	r3, [r7, #12]
 800c0b2:	2b01      	cmp	r3, #1
 800c0b4:	d9d2      	bls.n	800c05c <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800c0b6:	68fb      	ldr	r3, [r7, #12]
 800c0b8:	2b02      	cmp	r3, #2
 800c0ba:	d109      	bne.n	800c0d0 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800c0bc:	68bb      	ldr	r3, [r7, #8]
 800c0be:	2b00      	cmp	r3, #0
 800c0c0:	d102      	bne.n	800c0c8 <chk_lock+0x80>
 800c0c2:	683b      	ldr	r3, [r7, #0]
 800c0c4:	2b02      	cmp	r3, #2
 800c0c6:	d101      	bne.n	800c0cc <chk_lock+0x84>
 800c0c8:	2300      	movs	r3, #0
 800c0ca:	e010      	b.n	800c0ee <chk_lock+0xa6>
 800c0cc:	2312      	movs	r3, #18
 800c0ce:	e00e      	b.n	800c0ee <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800c0d0:	683b      	ldr	r3, [r7, #0]
 800c0d2:	2b00      	cmp	r3, #0
 800c0d4:	d108      	bne.n	800c0e8 <chk_lock+0xa0>
 800c0d6:	4a09      	ldr	r2, [pc, #36]	; (800c0fc <chk_lock+0xb4>)
 800c0d8:	68fb      	ldr	r3, [r7, #12]
 800c0da:	011b      	lsls	r3, r3, #4
 800c0dc:	4413      	add	r3, r2
 800c0de:	330c      	adds	r3, #12
 800c0e0:	881b      	ldrh	r3, [r3, #0]
 800c0e2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c0e6:	d101      	bne.n	800c0ec <chk_lock+0xa4>
 800c0e8:	2310      	movs	r3, #16
 800c0ea:	e000      	b.n	800c0ee <chk_lock+0xa6>
 800c0ec:	2300      	movs	r3, #0
}
 800c0ee:	4618      	mov	r0, r3
 800c0f0:	3714      	adds	r7, #20
 800c0f2:	46bd      	mov	sp, r7
 800c0f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0f8:	4770      	bx	lr
 800c0fa:	bf00      	nop
 800c0fc:	200000d4 	.word	0x200000d4

0800c100 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800c100:	b480      	push	{r7}
 800c102:	b083      	sub	sp, #12
 800c104:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800c106:	2300      	movs	r3, #0
 800c108:	607b      	str	r3, [r7, #4]
 800c10a:	e002      	b.n	800c112 <enq_lock+0x12>
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	3301      	adds	r3, #1
 800c110:	607b      	str	r3, [r7, #4]
 800c112:	687b      	ldr	r3, [r7, #4]
 800c114:	2b01      	cmp	r3, #1
 800c116:	d806      	bhi.n	800c126 <enq_lock+0x26>
 800c118:	4a09      	ldr	r2, [pc, #36]	; (800c140 <enq_lock+0x40>)
 800c11a:	687b      	ldr	r3, [r7, #4]
 800c11c:	011b      	lsls	r3, r3, #4
 800c11e:	4413      	add	r3, r2
 800c120:	681b      	ldr	r3, [r3, #0]
 800c122:	2b00      	cmp	r3, #0
 800c124:	d1f2      	bne.n	800c10c <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800c126:	687b      	ldr	r3, [r7, #4]
 800c128:	2b02      	cmp	r3, #2
 800c12a:	bf14      	ite	ne
 800c12c:	2301      	movne	r3, #1
 800c12e:	2300      	moveq	r3, #0
 800c130:	b2db      	uxtb	r3, r3
}
 800c132:	4618      	mov	r0, r3
 800c134:	370c      	adds	r7, #12
 800c136:	46bd      	mov	sp, r7
 800c138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c13c:	4770      	bx	lr
 800c13e:	bf00      	nop
 800c140:	200000d4 	.word	0x200000d4

0800c144 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800c144:	b480      	push	{r7}
 800c146:	b085      	sub	sp, #20
 800c148:	af00      	add	r7, sp, #0
 800c14a:	6078      	str	r0, [r7, #4]
 800c14c:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800c14e:	2300      	movs	r3, #0
 800c150:	60fb      	str	r3, [r7, #12]
 800c152:	e01f      	b.n	800c194 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800c154:	4a41      	ldr	r2, [pc, #260]	; (800c25c <inc_lock+0x118>)
 800c156:	68fb      	ldr	r3, [r7, #12]
 800c158:	011b      	lsls	r3, r3, #4
 800c15a:	4413      	add	r3, r2
 800c15c:	681a      	ldr	r2, [r3, #0]
 800c15e:	687b      	ldr	r3, [r7, #4]
 800c160:	681b      	ldr	r3, [r3, #0]
 800c162:	429a      	cmp	r2, r3
 800c164:	d113      	bne.n	800c18e <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800c166:	4a3d      	ldr	r2, [pc, #244]	; (800c25c <inc_lock+0x118>)
 800c168:	68fb      	ldr	r3, [r7, #12]
 800c16a:	011b      	lsls	r3, r3, #4
 800c16c:	4413      	add	r3, r2
 800c16e:	3304      	adds	r3, #4
 800c170:	681a      	ldr	r2, [r3, #0]
 800c172:	687b      	ldr	r3, [r7, #4]
 800c174:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800c176:	429a      	cmp	r2, r3
 800c178:	d109      	bne.n	800c18e <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800c17a:	4a38      	ldr	r2, [pc, #224]	; (800c25c <inc_lock+0x118>)
 800c17c:	68fb      	ldr	r3, [r7, #12]
 800c17e:	011b      	lsls	r3, r3, #4
 800c180:	4413      	add	r3, r2
 800c182:	3308      	adds	r3, #8
 800c184:	681a      	ldr	r2, [r3, #0]
 800c186:	687b      	ldr	r3, [r7, #4]
 800c188:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800c18a:	429a      	cmp	r2, r3
 800c18c:	d006      	beq.n	800c19c <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800c18e:	68fb      	ldr	r3, [r7, #12]
 800c190:	3301      	adds	r3, #1
 800c192:	60fb      	str	r3, [r7, #12]
 800c194:	68fb      	ldr	r3, [r7, #12]
 800c196:	2b01      	cmp	r3, #1
 800c198:	d9dc      	bls.n	800c154 <inc_lock+0x10>
 800c19a:	e000      	b.n	800c19e <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800c19c:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800c19e:	68fb      	ldr	r3, [r7, #12]
 800c1a0:	2b02      	cmp	r3, #2
 800c1a2:	d132      	bne.n	800c20a <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800c1a4:	2300      	movs	r3, #0
 800c1a6:	60fb      	str	r3, [r7, #12]
 800c1a8:	e002      	b.n	800c1b0 <inc_lock+0x6c>
 800c1aa:	68fb      	ldr	r3, [r7, #12]
 800c1ac:	3301      	adds	r3, #1
 800c1ae:	60fb      	str	r3, [r7, #12]
 800c1b0:	68fb      	ldr	r3, [r7, #12]
 800c1b2:	2b01      	cmp	r3, #1
 800c1b4:	d806      	bhi.n	800c1c4 <inc_lock+0x80>
 800c1b6:	4a29      	ldr	r2, [pc, #164]	; (800c25c <inc_lock+0x118>)
 800c1b8:	68fb      	ldr	r3, [r7, #12]
 800c1ba:	011b      	lsls	r3, r3, #4
 800c1bc:	4413      	add	r3, r2
 800c1be:	681b      	ldr	r3, [r3, #0]
 800c1c0:	2b00      	cmp	r3, #0
 800c1c2:	d1f2      	bne.n	800c1aa <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800c1c4:	68fb      	ldr	r3, [r7, #12]
 800c1c6:	2b02      	cmp	r3, #2
 800c1c8:	d101      	bne.n	800c1ce <inc_lock+0x8a>
 800c1ca:	2300      	movs	r3, #0
 800c1cc:	e040      	b.n	800c250 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	681a      	ldr	r2, [r3, #0]
 800c1d2:	4922      	ldr	r1, [pc, #136]	; (800c25c <inc_lock+0x118>)
 800c1d4:	68fb      	ldr	r3, [r7, #12]
 800c1d6:	011b      	lsls	r3, r3, #4
 800c1d8:	440b      	add	r3, r1
 800c1da:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800c1dc:	687b      	ldr	r3, [r7, #4]
 800c1de:	689a      	ldr	r2, [r3, #8]
 800c1e0:	491e      	ldr	r1, [pc, #120]	; (800c25c <inc_lock+0x118>)
 800c1e2:	68fb      	ldr	r3, [r7, #12]
 800c1e4:	011b      	lsls	r3, r3, #4
 800c1e6:	440b      	add	r3, r1
 800c1e8:	3304      	adds	r3, #4
 800c1ea:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800c1ec:	687b      	ldr	r3, [r7, #4]
 800c1ee:	695a      	ldr	r2, [r3, #20]
 800c1f0:	491a      	ldr	r1, [pc, #104]	; (800c25c <inc_lock+0x118>)
 800c1f2:	68fb      	ldr	r3, [r7, #12]
 800c1f4:	011b      	lsls	r3, r3, #4
 800c1f6:	440b      	add	r3, r1
 800c1f8:	3308      	adds	r3, #8
 800c1fa:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800c1fc:	4a17      	ldr	r2, [pc, #92]	; (800c25c <inc_lock+0x118>)
 800c1fe:	68fb      	ldr	r3, [r7, #12]
 800c200:	011b      	lsls	r3, r3, #4
 800c202:	4413      	add	r3, r2
 800c204:	330c      	adds	r3, #12
 800c206:	2200      	movs	r2, #0
 800c208:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800c20a:	683b      	ldr	r3, [r7, #0]
 800c20c:	2b00      	cmp	r3, #0
 800c20e:	d009      	beq.n	800c224 <inc_lock+0xe0>
 800c210:	4a12      	ldr	r2, [pc, #72]	; (800c25c <inc_lock+0x118>)
 800c212:	68fb      	ldr	r3, [r7, #12]
 800c214:	011b      	lsls	r3, r3, #4
 800c216:	4413      	add	r3, r2
 800c218:	330c      	adds	r3, #12
 800c21a:	881b      	ldrh	r3, [r3, #0]
 800c21c:	2b00      	cmp	r3, #0
 800c21e:	d001      	beq.n	800c224 <inc_lock+0xe0>
 800c220:	2300      	movs	r3, #0
 800c222:	e015      	b.n	800c250 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800c224:	683b      	ldr	r3, [r7, #0]
 800c226:	2b00      	cmp	r3, #0
 800c228:	d108      	bne.n	800c23c <inc_lock+0xf8>
 800c22a:	4a0c      	ldr	r2, [pc, #48]	; (800c25c <inc_lock+0x118>)
 800c22c:	68fb      	ldr	r3, [r7, #12]
 800c22e:	011b      	lsls	r3, r3, #4
 800c230:	4413      	add	r3, r2
 800c232:	330c      	adds	r3, #12
 800c234:	881b      	ldrh	r3, [r3, #0]
 800c236:	3301      	adds	r3, #1
 800c238:	b29a      	uxth	r2, r3
 800c23a:	e001      	b.n	800c240 <inc_lock+0xfc>
 800c23c:	f44f 7280 	mov.w	r2, #256	; 0x100
 800c240:	4906      	ldr	r1, [pc, #24]	; (800c25c <inc_lock+0x118>)
 800c242:	68fb      	ldr	r3, [r7, #12]
 800c244:	011b      	lsls	r3, r3, #4
 800c246:	440b      	add	r3, r1
 800c248:	330c      	adds	r3, #12
 800c24a:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800c24c:	68fb      	ldr	r3, [r7, #12]
 800c24e:	3301      	adds	r3, #1
}
 800c250:	4618      	mov	r0, r3
 800c252:	3714      	adds	r7, #20
 800c254:	46bd      	mov	sp, r7
 800c256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c25a:	4770      	bx	lr
 800c25c:	200000d4 	.word	0x200000d4

0800c260 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800c260:	b480      	push	{r7}
 800c262:	b085      	sub	sp, #20
 800c264:	af00      	add	r7, sp, #0
 800c266:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800c268:	687b      	ldr	r3, [r7, #4]
 800c26a:	3b01      	subs	r3, #1
 800c26c:	607b      	str	r3, [r7, #4]
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	2b01      	cmp	r3, #1
 800c272:	d825      	bhi.n	800c2c0 <dec_lock+0x60>
		n = Files[i].ctr;
 800c274:	4a17      	ldr	r2, [pc, #92]	; (800c2d4 <dec_lock+0x74>)
 800c276:	687b      	ldr	r3, [r7, #4]
 800c278:	011b      	lsls	r3, r3, #4
 800c27a:	4413      	add	r3, r2
 800c27c:	330c      	adds	r3, #12
 800c27e:	881b      	ldrh	r3, [r3, #0]
 800c280:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800c282:	89fb      	ldrh	r3, [r7, #14]
 800c284:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c288:	d101      	bne.n	800c28e <dec_lock+0x2e>
 800c28a:	2300      	movs	r3, #0
 800c28c:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800c28e:	89fb      	ldrh	r3, [r7, #14]
 800c290:	2b00      	cmp	r3, #0
 800c292:	d002      	beq.n	800c29a <dec_lock+0x3a>
 800c294:	89fb      	ldrh	r3, [r7, #14]
 800c296:	3b01      	subs	r3, #1
 800c298:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800c29a:	4a0e      	ldr	r2, [pc, #56]	; (800c2d4 <dec_lock+0x74>)
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	011b      	lsls	r3, r3, #4
 800c2a0:	4413      	add	r3, r2
 800c2a2:	330c      	adds	r3, #12
 800c2a4:	89fa      	ldrh	r2, [r7, #14]
 800c2a6:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800c2a8:	89fb      	ldrh	r3, [r7, #14]
 800c2aa:	2b00      	cmp	r3, #0
 800c2ac:	d105      	bne.n	800c2ba <dec_lock+0x5a>
 800c2ae:	4a09      	ldr	r2, [pc, #36]	; (800c2d4 <dec_lock+0x74>)
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	011b      	lsls	r3, r3, #4
 800c2b4:	4413      	add	r3, r2
 800c2b6:	2200      	movs	r2, #0
 800c2b8:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800c2ba:	2300      	movs	r3, #0
 800c2bc:	737b      	strb	r3, [r7, #13]
 800c2be:	e001      	b.n	800c2c4 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800c2c0:	2302      	movs	r3, #2
 800c2c2:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800c2c4:	7b7b      	ldrb	r3, [r7, #13]
}
 800c2c6:	4618      	mov	r0, r3
 800c2c8:	3714      	adds	r7, #20
 800c2ca:	46bd      	mov	sp, r7
 800c2cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2d0:	4770      	bx	lr
 800c2d2:	bf00      	nop
 800c2d4:	200000d4 	.word	0x200000d4

0800c2d8 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800c2d8:	b480      	push	{r7}
 800c2da:	b085      	sub	sp, #20
 800c2dc:	af00      	add	r7, sp, #0
 800c2de:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800c2e0:	2300      	movs	r3, #0
 800c2e2:	60fb      	str	r3, [r7, #12]
 800c2e4:	e010      	b.n	800c308 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800c2e6:	4a0d      	ldr	r2, [pc, #52]	; (800c31c <clear_lock+0x44>)
 800c2e8:	68fb      	ldr	r3, [r7, #12]
 800c2ea:	011b      	lsls	r3, r3, #4
 800c2ec:	4413      	add	r3, r2
 800c2ee:	681b      	ldr	r3, [r3, #0]
 800c2f0:	687a      	ldr	r2, [r7, #4]
 800c2f2:	429a      	cmp	r2, r3
 800c2f4:	d105      	bne.n	800c302 <clear_lock+0x2a>
 800c2f6:	4a09      	ldr	r2, [pc, #36]	; (800c31c <clear_lock+0x44>)
 800c2f8:	68fb      	ldr	r3, [r7, #12]
 800c2fa:	011b      	lsls	r3, r3, #4
 800c2fc:	4413      	add	r3, r2
 800c2fe:	2200      	movs	r2, #0
 800c300:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800c302:	68fb      	ldr	r3, [r7, #12]
 800c304:	3301      	adds	r3, #1
 800c306:	60fb      	str	r3, [r7, #12]
 800c308:	68fb      	ldr	r3, [r7, #12]
 800c30a:	2b01      	cmp	r3, #1
 800c30c:	d9eb      	bls.n	800c2e6 <clear_lock+0xe>
	}
}
 800c30e:	bf00      	nop
 800c310:	bf00      	nop
 800c312:	3714      	adds	r7, #20
 800c314:	46bd      	mov	sp, r7
 800c316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c31a:	4770      	bx	lr
 800c31c:	200000d4 	.word	0x200000d4

0800c320 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800c320:	b580      	push	{r7, lr}
 800c322:	b086      	sub	sp, #24
 800c324:	af00      	add	r7, sp, #0
 800c326:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800c328:	2300      	movs	r3, #0
 800c32a:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800c32c:	687b      	ldr	r3, [r7, #4]
 800c32e:	78db      	ldrb	r3, [r3, #3]
 800c330:	2b00      	cmp	r3, #0
 800c332:	d034      	beq.n	800c39e <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800c334:	687b      	ldr	r3, [r7, #4]
 800c336:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c338:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800c33a:	687b      	ldr	r3, [r7, #4]
 800c33c:	7858      	ldrb	r0, [r3, #1]
 800c33e:	687b      	ldr	r3, [r7, #4]
 800c340:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800c344:	2301      	movs	r3, #1
 800c346:	697a      	ldr	r2, [r7, #20]
 800c348:	f7ff fd40 	bl	800bdcc <disk_write>
 800c34c:	4603      	mov	r3, r0
 800c34e:	2b00      	cmp	r3, #0
 800c350:	d002      	beq.n	800c358 <sync_window+0x38>
			res = FR_DISK_ERR;
 800c352:	2301      	movs	r3, #1
 800c354:	73fb      	strb	r3, [r7, #15]
 800c356:	e022      	b.n	800c39e <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800c358:	687b      	ldr	r3, [r7, #4]
 800c35a:	2200      	movs	r2, #0
 800c35c:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c362:	697a      	ldr	r2, [r7, #20]
 800c364:	1ad2      	subs	r2, r2, r3
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	69db      	ldr	r3, [r3, #28]
 800c36a:	429a      	cmp	r2, r3
 800c36c:	d217      	bcs.n	800c39e <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800c36e:	687b      	ldr	r3, [r7, #4]
 800c370:	789b      	ldrb	r3, [r3, #2]
 800c372:	613b      	str	r3, [r7, #16]
 800c374:	e010      	b.n	800c398 <sync_window+0x78>
					wsect += fs->fsize;
 800c376:	687b      	ldr	r3, [r7, #4]
 800c378:	69db      	ldr	r3, [r3, #28]
 800c37a:	697a      	ldr	r2, [r7, #20]
 800c37c:	4413      	add	r3, r2
 800c37e:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800c380:	687b      	ldr	r3, [r7, #4]
 800c382:	7858      	ldrb	r0, [r3, #1]
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800c38a:	2301      	movs	r3, #1
 800c38c:	697a      	ldr	r2, [r7, #20]
 800c38e:	f7ff fd1d 	bl	800bdcc <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800c392:	693b      	ldr	r3, [r7, #16]
 800c394:	3b01      	subs	r3, #1
 800c396:	613b      	str	r3, [r7, #16]
 800c398:	693b      	ldr	r3, [r7, #16]
 800c39a:	2b01      	cmp	r3, #1
 800c39c:	d8eb      	bhi.n	800c376 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800c39e:	7bfb      	ldrb	r3, [r7, #15]
}
 800c3a0:	4618      	mov	r0, r3
 800c3a2:	3718      	adds	r7, #24
 800c3a4:	46bd      	mov	sp, r7
 800c3a6:	bd80      	pop	{r7, pc}

0800c3a8 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800c3a8:	b580      	push	{r7, lr}
 800c3aa:	b084      	sub	sp, #16
 800c3ac:	af00      	add	r7, sp, #0
 800c3ae:	6078      	str	r0, [r7, #4]
 800c3b0:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800c3b2:	2300      	movs	r3, #0
 800c3b4:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800c3b6:	687b      	ldr	r3, [r7, #4]
 800c3b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c3ba:	683a      	ldr	r2, [r7, #0]
 800c3bc:	429a      	cmp	r2, r3
 800c3be:	d01b      	beq.n	800c3f8 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800c3c0:	6878      	ldr	r0, [r7, #4]
 800c3c2:	f7ff ffad 	bl	800c320 <sync_window>
 800c3c6:	4603      	mov	r3, r0
 800c3c8:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800c3ca:	7bfb      	ldrb	r3, [r7, #15]
 800c3cc:	2b00      	cmp	r3, #0
 800c3ce:	d113      	bne.n	800c3f8 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800c3d0:	687b      	ldr	r3, [r7, #4]
 800c3d2:	7858      	ldrb	r0, [r3, #1]
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800c3da:	2301      	movs	r3, #1
 800c3dc:	683a      	ldr	r2, [r7, #0]
 800c3de:	f7ff fcd5 	bl	800bd8c <disk_read>
 800c3e2:	4603      	mov	r3, r0
 800c3e4:	2b00      	cmp	r3, #0
 800c3e6:	d004      	beq.n	800c3f2 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800c3e8:	f04f 33ff 	mov.w	r3, #4294967295
 800c3ec:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800c3ee:	2301      	movs	r3, #1
 800c3f0:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800c3f2:	687b      	ldr	r3, [r7, #4]
 800c3f4:	683a      	ldr	r2, [r7, #0]
 800c3f6:	631a      	str	r2, [r3, #48]	; 0x30
		}
	}
	return res;
 800c3f8:	7bfb      	ldrb	r3, [r7, #15]
}
 800c3fa:	4618      	mov	r0, r3
 800c3fc:	3710      	adds	r7, #16
 800c3fe:	46bd      	mov	sp, r7
 800c400:	bd80      	pop	{r7, pc}
	...

0800c404 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800c404:	b580      	push	{r7, lr}
 800c406:	b084      	sub	sp, #16
 800c408:	af00      	add	r7, sp, #0
 800c40a:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800c40c:	6878      	ldr	r0, [r7, #4]
 800c40e:	f7ff ff87 	bl	800c320 <sync_window>
 800c412:	4603      	mov	r3, r0
 800c414:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800c416:	7bfb      	ldrb	r3, [r7, #15]
 800c418:	2b00      	cmp	r3, #0
 800c41a:	d159      	bne.n	800c4d0 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800c41c:	687b      	ldr	r3, [r7, #4]
 800c41e:	781b      	ldrb	r3, [r3, #0]
 800c420:	2b03      	cmp	r3, #3
 800c422:	d149      	bne.n	800c4b8 <sync_fs+0xb4>
 800c424:	687b      	ldr	r3, [r7, #4]
 800c426:	791b      	ldrb	r3, [r3, #4]
 800c428:	2b01      	cmp	r3, #1
 800c42a:	d145      	bne.n	800c4b8 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800c42c:	687b      	ldr	r3, [r7, #4]
 800c42e:	f103 0034 	add.w	r0, r3, #52	; 0x34
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	899b      	ldrh	r3, [r3, #12]
 800c436:	461a      	mov	r2, r3
 800c438:	2100      	movs	r1, #0
 800c43a:	f7ff fda8 	bl	800bf8e <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800c43e:	687b      	ldr	r3, [r7, #4]
 800c440:	3334      	adds	r3, #52	; 0x34
 800c442:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800c446:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800c44a:	4618      	mov	r0, r3
 800c44c:	f7ff fd37 	bl	800bebe <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800c450:	687b      	ldr	r3, [r7, #4]
 800c452:	3334      	adds	r3, #52	; 0x34
 800c454:	4921      	ldr	r1, [pc, #132]	; (800c4dc <sync_fs+0xd8>)
 800c456:	4618      	mov	r0, r3
 800c458:	f7ff fd4c 	bl	800bef4 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800c45c:	687b      	ldr	r3, [r7, #4]
 800c45e:	3334      	adds	r3, #52	; 0x34
 800c460:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800c464:	491e      	ldr	r1, [pc, #120]	; (800c4e0 <sync_fs+0xdc>)
 800c466:	4618      	mov	r0, r3
 800c468:	f7ff fd44 	bl	800bef4 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800c46c:	687b      	ldr	r3, [r7, #4]
 800c46e:	3334      	adds	r3, #52	; 0x34
 800c470:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800c474:	687b      	ldr	r3, [r7, #4]
 800c476:	695b      	ldr	r3, [r3, #20]
 800c478:	4619      	mov	r1, r3
 800c47a:	4610      	mov	r0, r2
 800c47c:	f7ff fd3a 	bl	800bef4 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800c480:	687b      	ldr	r3, [r7, #4]
 800c482:	3334      	adds	r3, #52	; 0x34
 800c484:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800c488:	687b      	ldr	r3, [r7, #4]
 800c48a:	691b      	ldr	r3, [r3, #16]
 800c48c:	4619      	mov	r1, r3
 800c48e:	4610      	mov	r0, r2
 800c490:	f7ff fd30 	bl	800bef4 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800c494:	687b      	ldr	r3, [r7, #4]
 800c496:	6a1b      	ldr	r3, [r3, #32]
 800c498:	1c5a      	adds	r2, r3, #1
 800c49a:	687b      	ldr	r3, [r7, #4]
 800c49c:	631a      	str	r2, [r3, #48]	; 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800c49e:	687b      	ldr	r3, [r7, #4]
 800c4a0:	7858      	ldrb	r0, [r3, #1]
 800c4a2:	687b      	ldr	r3, [r7, #4]
 800c4a4:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800c4a8:	687b      	ldr	r3, [r7, #4]
 800c4aa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c4ac:	2301      	movs	r3, #1
 800c4ae:	f7ff fc8d 	bl	800bdcc <disk_write>
			fs->fsi_flag = 0;
 800c4b2:	687b      	ldr	r3, [r7, #4]
 800c4b4:	2200      	movs	r2, #0
 800c4b6:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	785b      	ldrb	r3, [r3, #1]
 800c4bc:	2200      	movs	r2, #0
 800c4be:	2100      	movs	r1, #0
 800c4c0:	4618      	mov	r0, r3
 800c4c2:	f7ff fca3 	bl	800be0c <disk_ioctl>
 800c4c6:	4603      	mov	r3, r0
 800c4c8:	2b00      	cmp	r3, #0
 800c4ca:	d001      	beq.n	800c4d0 <sync_fs+0xcc>
 800c4cc:	2301      	movs	r3, #1
 800c4ce:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800c4d0:	7bfb      	ldrb	r3, [r7, #15]
}
 800c4d2:	4618      	mov	r0, r3
 800c4d4:	3710      	adds	r7, #16
 800c4d6:	46bd      	mov	sp, r7
 800c4d8:	bd80      	pop	{r7, pc}
 800c4da:	bf00      	nop
 800c4dc:	41615252 	.word	0x41615252
 800c4e0:	61417272 	.word	0x61417272

0800c4e4 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800c4e4:	b480      	push	{r7}
 800c4e6:	b083      	sub	sp, #12
 800c4e8:	af00      	add	r7, sp, #0
 800c4ea:	6078      	str	r0, [r7, #4]
 800c4ec:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800c4ee:	683b      	ldr	r3, [r7, #0]
 800c4f0:	3b02      	subs	r3, #2
 800c4f2:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800c4f4:	687b      	ldr	r3, [r7, #4]
 800c4f6:	699b      	ldr	r3, [r3, #24]
 800c4f8:	3b02      	subs	r3, #2
 800c4fa:	683a      	ldr	r2, [r7, #0]
 800c4fc:	429a      	cmp	r2, r3
 800c4fe:	d301      	bcc.n	800c504 <clust2sect+0x20>
 800c500:	2300      	movs	r3, #0
 800c502:	e008      	b.n	800c516 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	895b      	ldrh	r3, [r3, #10]
 800c508:	461a      	mov	r2, r3
 800c50a:	683b      	ldr	r3, [r7, #0]
 800c50c:	fb03 f202 	mul.w	r2, r3, r2
 800c510:	687b      	ldr	r3, [r7, #4]
 800c512:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c514:	4413      	add	r3, r2
}
 800c516:	4618      	mov	r0, r3
 800c518:	370c      	adds	r7, #12
 800c51a:	46bd      	mov	sp, r7
 800c51c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c520:	4770      	bx	lr

0800c522 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800c522:	b580      	push	{r7, lr}
 800c524:	b086      	sub	sp, #24
 800c526:	af00      	add	r7, sp, #0
 800c528:	6078      	str	r0, [r7, #4]
 800c52a:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800c52c:	687b      	ldr	r3, [r7, #4]
 800c52e:	681b      	ldr	r3, [r3, #0]
 800c530:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800c532:	683b      	ldr	r3, [r7, #0]
 800c534:	2b01      	cmp	r3, #1
 800c536:	d904      	bls.n	800c542 <get_fat+0x20>
 800c538:	693b      	ldr	r3, [r7, #16]
 800c53a:	699b      	ldr	r3, [r3, #24]
 800c53c:	683a      	ldr	r2, [r7, #0]
 800c53e:	429a      	cmp	r2, r3
 800c540:	d302      	bcc.n	800c548 <get_fat+0x26>
		val = 1;	/* Internal error */
 800c542:	2301      	movs	r3, #1
 800c544:	617b      	str	r3, [r7, #20]
 800c546:	e0bb      	b.n	800c6c0 <get_fat+0x19e>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800c548:	f04f 33ff 	mov.w	r3, #4294967295
 800c54c:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800c54e:	693b      	ldr	r3, [r7, #16]
 800c550:	781b      	ldrb	r3, [r3, #0]
 800c552:	2b03      	cmp	r3, #3
 800c554:	f000 8083 	beq.w	800c65e <get_fat+0x13c>
 800c558:	2b03      	cmp	r3, #3
 800c55a:	f300 80a7 	bgt.w	800c6ac <get_fat+0x18a>
 800c55e:	2b01      	cmp	r3, #1
 800c560:	d002      	beq.n	800c568 <get_fat+0x46>
 800c562:	2b02      	cmp	r3, #2
 800c564:	d056      	beq.n	800c614 <get_fat+0xf2>
 800c566:	e0a1      	b.n	800c6ac <get_fat+0x18a>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800c568:	683b      	ldr	r3, [r7, #0]
 800c56a:	60fb      	str	r3, [r7, #12]
 800c56c:	68fb      	ldr	r3, [r7, #12]
 800c56e:	085b      	lsrs	r3, r3, #1
 800c570:	68fa      	ldr	r2, [r7, #12]
 800c572:	4413      	add	r3, r2
 800c574:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c576:	693b      	ldr	r3, [r7, #16]
 800c578:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c57a:	693b      	ldr	r3, [r7, #16]
 800c57c:	899b      	ldrh	r3, [r3, #12]
 800c57e:	4619      	mov	r1, r3
 800c580:	68fb      	ldr	r3, [r7, #12]
 800c582:	fbb3 f3f1 	udiv	r3, r3, r1
 800c586:	4413      	add	r3, r2
 800c588:	4619      	mov	r1, r3
 800c58a:	6938      	ldr	r0, [r7, #16]
 800c58c:	f7ff ff0c 	bl	800c3a8 <move_window>
 800c590:	4603      	mov	r3, r0
 800c592:	2b00      	cmp	r3, #0
 800c594:	f040 808d 	bne.w	800c6b2 <get_fat+0x190>
			wc = fs->win[bc++ % SS(fs)];
 800c598:	68fb      	ldr	r3, [r7, #12]
 800c59a:	1c5a      	adds	r2, r3, #1
 800c59c:	60fa      	str	r2, [r7, #12]
 800c59e:	693a      	ldr	r2, [r7, #16]
 800c5a0:	8992      	ldrh	r2, [r2, #12]
 800c5a2:	fbb3 f1f2 	udiv	r1, r3, r2
 800c5a6:	fb02 f201 	mul.w	r2, r2, r1
 800c5aa:	1a9b      	subs	r3, r3, r2
 800c5ac:	693a      	ldr	r2, [r7, #16]
 800c5ae:	4413      	add	r3, r2
 800c5b0:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800c5b4:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c5b6:	693b      	ldr	r3, [r7, #16]
 800c5b8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c5ba:	693b      	ldr	r3, [r7, #16]
 800c5bc:	899b      	ldrh	r3, [r3, #12]
 800c5be:	4619      	mov	r1, r3
 800c5c0:	68fb      	ldr	r3, [r7, #12]
 800c5c2:	fbb3 f3f1 	udiv	r3, r3, r1
 800c5c6:	4413      	add	r3, r2
 800c5c8:	4619      	mov	r1, r3
 800c5ca:	6938      	ldr	r0, [r7, #16]
 800c5cc:	f7ff feec 	bl	800c3a8 <move_window>
 800c5d0:	4603      	mov	r3, r0
 800c5d2:	2b00      	cmp	r3, #0
 800c5d4:	d16f      	bne.n	800c6b6 <get_fat+0x194>
			wc |= fs->win[bc % SS(fs)] << 8;
 800c5d6:	693b      	ldr	r3, [r7, #16]
 800c5d8:	899b      	ldrh	r3, [r3, #12]
 800c5da:	461a      	mov	r2, r3
 800c5dc:	68fb      	ldr	r3, [r7, #12]
 800c5de:	fbb3 f1f2 	udiv	r1, r3, r2
 800c5e2:	fb02 f201 	mul.w	r2, r2, r1
 800c5e6:	1a9b      	subs	r3, r3, r2
 800c5e8:	693a      	ldr	r2, [r7, #16]
 800c5ea:	4413      	add	r3, r2
 800c5ec:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800c5f0:	021b      	lsls	r3, r3, #8
 800c5f2:	461a      	mov	r2, r3
 800c5f4:	68bb      	ldr	r3, [r7, #8]
 800c5f6:	4313      	orrs	r3, r2
 800c5f8:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800c5fa:	683b      	ldr	r3, [r7, #0]
 800c5fc:	f003 0301 	and.w	r3, r3, #1
 800c600:	2b00      	cmp	r3, #0
 800c602:	d002      	beq.n	800c60a <get_fat+0xe8>
 800c604:	68bb      	ldr	r3, [r7, #8]
 800c606:	091b      	lsrs	r3, r3, #4
 800c608:	e002      	b.n	800c610 <get_fat+0xee>
 800c60a:	68bb      	ldr	r3, [r7, #8]
 800c60c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c610:	617b      	str	r3, [r7, #20]
			break;
 800c612:	e055      	b.n	800c6c0 <get_fat+0x19e>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800c614:	693b      	ldr	r3, [r7, #16]
 800c616:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c618:	693b      	ldr	r3, [r7, #16]
 800c61a:	899b      	ldrh	r3, [r3, #12]
 800c61c:	085b      	lsrs	r3, r3, #1
 800c61e:	b29b      	uxth	r3, r3
 800c620:	4619      	mov	r1, r3
 800c622:	683b      	ldr	r3, [r7, #0]
 800c624:	fbb3 f3f1 	udiv	r3, r3, r1
 800c628:	4413      	add	r3, r2
 800c62a:	4619      	mov	r1, r3
 800c62c:	6938      	ldr	r0, [r7, #16]
 800c62e:	f7ff febb 	bl	800c3a8 <move_window>
 800c632:	4603      	mov	r3, r0
 800c634:	2b00      	cmp	r3, #0
 800c636:	d140      	bne.n	800c6ba <get_fat+0x198>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800c638:	693b      	ldr	r3, [r7, #16]
 800c63a:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800c63e:	683b      	ldr	r3, [r7, #0]
 800c640:	005b      	lsls	r3, r3, #1
 800c642:	693a      	ldr	r2, [r7, #16]
 800c644:	8992      	ldrh	r2, [r2, #12]
 800c646:	fbb3 f0f2 	udiv	r0, r3, r2
 800c64a:	fb02 f200 	mul.w	r2, r2, r0
 800c64e:	1a9b      	subs	r3, r3, r2
 800c650:	440b      	add	r3, r1
 800c652:	4618      	mov	r0, r3
 800c654:	f7ff fbf8 	bl	800be48 <ld_word>
 800c658:	4603      	mov	r3, r0
 800c65a:	617b      	str	r3, [r7, #20]
			break;
 800c65c:	e030      	b.n	800c6c0 <get_fat+0x19e>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800c65e:	693b      	ldr	r3, [r7, #16]
 800c660:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c662:	693b      	ldr	r3, [r7, #16]
 800c664:	899b      	ldrh	r3, [r3, #12]
 800c666:	089b      	lsrs	r3, r3, #2
 800c668:	b29b      	uxth	r3, r3
 800c66a:	4619      	mov	r1, r3
 800c66c:	683b      	ldr	r3, [r7, #0]
 800c66e:	fbb3 f3f1 	udiv	r3, r3, r1
 800c672:	4413      	add	r3, r2
 800c674:	4619      	mov	r1, r3
 800c676:	6938      	ldr	r0, [r7, #16]
 800c678:	f7ff fe96 	bl	800c3a8 <move_window>
 800c67c:	4603      	mov	r3, r0
 800c67e:	2b00      	cmp	r3, #0
 800c680:	d11d      	bne.n	800c6be <get_fat+0x19c>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800c682:	693b      	ldr	r3, [r7, #16]
 800c684:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800c688:	683b      	ldr	r3, [r7, #0]
 800c68a:	009b      	lsls	r3, r3, #2
 800c68c:	693a      	ldr	r2, [r7, #16]
 800c68e:	8992      	ldrh	r2, [r2, #12]
 800c690:	fbb3 f0f2 	udiv	r0, r3, r2
 800c694:	fb02 f200 	mul.w	r2, r2, r0
 800c698:	1a9b      	subs	r3, r3, r2
 800c69a:	440b      	add	r3, r1
 800c69c:	4618      	mov	r0, r3
 800c69e:	f7ff fbeb 	bl	800be78 <ld_dword>
 800c6a2:	4603      	mov	r3, r0
 800c6a4:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800c6a8:	617b      	str	r3, [r7, #20]
			break;
 800c6aa:	e009      	b.n	800c6c0 <get_fat+0x19e>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800c6ac:	2301      	movs	r3, #1
 800c6ae:	617b      	str	r3, [r7, #20]
 800c6b0:	e006      	b.n	800c6c0 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c6b2:	bf00      	nop
 800c6b4:	e004      	b.n	800c6c0 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c6b6:	bf00      	nop
 800c6b8:	e002      	b.n	800c6c0 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800c6ba:	bf00      	nop
 800c6bc:	e000      	b.n	800c6c0 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800c6be:	bf00      	nop
		}
	}

	return val;
 800c6c0:	697b      	ldr	r3, [r7, #20]
}
 800c6c2:	4618      	mov	r0, r3
 800c6c4:	3718      	adds	r7, #24
 800c6c6:	46bd      	mov	sp, r7
 800c6c8:	bd80      	pop	{r7, pc}

0800c6ca <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800c6ca:	b590      	push	{r4, r7, lr}
 800c6cc:	b089      	sub	sp, #36	; 0x24
 800c6ce:	af00      	add	r7, sp, #0
 800c6d0:	60f8      	str	r0, [r7, #12]
 800c6d2:	60b9      	str	r1, [r7, #8]
 800c6d4:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800c6d6:	2302      	movs	r3, #2
 800c6d8:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800c6da:	68bb      	ldr	r3, [r7, #8]
 800c6dc:	2b01      	cmp	r3, #1
 800c6de:	f240 8102 	bls.w	800c8e6 <put_fat+0x21c>
 800c6e2:	68fb      	ldr	r3, [r7, #12]
 800c6e4:	699b      	ldr	r3, [r3, #24]
 800c6e6:	68ba      	ldr	r2, [r7, #8]
 800c6e8:	429a      	cmp	r2, r3
 800c6ea:	f080 80fc 	bcs.w	800c8e6 <put_fat+0x21c>
		switch (fs->fs_type) {
 800c6ee:	68fb      	ldr	r3, [r7, #12]
 800c6f0:	781b      	ldrb	r3, [r3, #0]
 800c6f2:	2b03      	cmp	r3, #3
 800c6f4:	f000 80b6 	beq.w	800c864 <put_fat+0x19a>
 800c6f8:	2b03      	cmp	r3, #3
 800c6fa:	f300 80fd 	bgt.w	800c8f8 <put_fat+0x22e>
 800c6fe:	2b01      	cmp	r3, #1
 800c700:	d003      	beq.n	800c70a <put_fat+0x40>
 800c702:	2b02      	cmp	r3, #2
 800c704:	f000 8083 	beq.w	800c80e <put_fat+0x144>
 800c708:	e0f6      	b.n	800c8f8 <put_fat+0x22e>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800c70a:	68bb      	ldr	r3, [r7, #8]
 800c70c:	61bb      	str	r3, [r7, #24]
 800c70e:	69bb      	ldr	r3, [r7, #24]
 800c710:	085b      	lsrs	r3, r3, #1
 800c712:	69ba      	ldr	r2, [r7, #24]
 800c714:	4413      	add	r3, r2
 800c716:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800c718:	68fb      	ldr	r3, [r7, #12]
 800c71a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c71c:	68fb      	ldr	r3, [r7, #12]
 800c71e:	899b      	ldrh	r3, [r3, #12]
 800c720:	4619      	mov	r1, r3
 800c722:	69bb      	ldr	r3, [r7, #24]
 800c724:	fbb3 f3f1 	udiv	r3, r3, r1
 800c728:	4413      	add	r3, r2
 800c72a:	4619      	mov	r1, r3
 800c72c:	68f8      	ldr	r0, [r7, #12]
 800c72e:	f7ff fe3b 	bl	800c3a8 <move_window>
 800c732:	4603      	mov	r3, r0
 800c734:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c736:	7ffb      	ldrb	r3, [r7, #31]
 800c738:	2b00      	cmp	r3, #0
 800c73a:	f040 80d6 	bne.w	800c8ea <put_fat+0x220>
			p = fs->win + bc++ % SS(fs);
 800c73e:	68fb      	ldr	r3, [r7, #12]
 800c740:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800c744:	69bb      	ldr	r3, [r7, #24]
 800c746:	1c5a      	adds	r2, r3, #1
 800c748:	61ba      	str	r2, [r7, #24]
 800c74a:	68fa      	ldr	r2, [r7, #12]
 800c74c:	8992      	ldrh	r2, [r2, #12]
 800c74e:	fbb3 f0f2 	udiv	r0, r3, r2
 800c752:	fb02 f200 	mul.w	r2, r2, r0
 800c756:	1a9b      	subs	r3, r3, r2
 800c758:	440b      	add	r3, r1
 800c75a:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800c75c:	68bb      	ldr	r3, [r7, #8]
 800c75e:	f003 0301 	and.w	r3, r3, #1
 800c762:	2b00      	cmp	r3, #0
 800c764:	d00d      	beq.n	800c782 <put_fat+0xb8>
 800c766:	697b      	ldr	r3, [r7, #20]
 800c768:	781b      	ldrb	r3, [r3, #0]
 800c76a:	b25b      	sxtb	r3, r3
 800c76c:	f003 030f 	and.w	r3, r3, #15
 800c770:	b25a      	sxtb	r2, r3
 800c772:	687b      	ldr	r3, [r7, #4]
 800c774:	b2db      	uxtb	r3, r3
 800c776:	011b      	lsls	r3, r3, #4
 800c778:	b25b      	sxtb	r3, r3
 800c77a:	4313      	orrs	r3, r2
 800c77c:	b25b      	sxtb	r3, r3
 800c77e:	b2db      	uxtb	r3, r3
 800c780:	e001      	b.n	800c786 <put_fat+0xbc>
 800c782:	687b      	ldr	r3, [r7, #4]
 800c784:	b2db      	uxtb	r3, r3
 800c786:	697a      	ldr	r2, [r7, #20]
 800c788:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800c78a:	68fb      	ldr	r3, [r7, #12]
 800c78c:	2201      	movs	r2, #1
 800c78e:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800c790:	68fb      	ldr	r3, [r7, #12]
 800c792:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c794:	68fb      	ldr	r3, [r7, #12]
 800c796:	899b      	ldrh	r3, [r3, #12]
 800c798:	4619      	mov	r1, r3
 800c79a:	69bb      	ldr	r3, [r7, #24]
 800c79c:	fbb3 f3f1 	udiv	r3, r3, r1
 800c7a0:	4413      	add	r3, r2
 800c7a2:	4619      	mov	r1, r3
 800c7a4:	68f8      	ldr	r0, [r7, #12]
 800c7a6:	f7ff fdff 	bl	800c3a8 <move_window>
 800c7aa:	4603      	mov	r3, r0
 800c7ac:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c7ae:	7ffb      	ldrb	r3, [r7, #31]
 800c7b0:	2b00      	cmp	r3, #0
 800c7b2:	f040 809c 	bne.w	800c8ee <put_fat+0x224>
			p = fs->win + bc % SS(fs);
 800c7b6:	68fb      	ldr	r3, [r7, #12]
 800c7b8:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800c7bc:	68fb      	ldr	r3, [r7, #12]
 800c7be:	899b      	ldrh	r3, [r3, #12]
 800c7c0:	461a      	mov	r2, r3
 800c7c2:	69bb      	ldr	r3, [r7, #24]
 800c7c4:	fbb3 f0f2 	udiv	r0, r3, r2
 800c7c8:	fb02 f200 	mul.w	r2, r2, r0
 800c7cc:	1a9b      	subs	r3, r3, r2
 800c7ce:	440b      	add	r3, r1
 800c7d0:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800c7d2:	68bb      	ldr	r3, [r7, #8]
 800c7d4:	f003 0301 	and.w	r3, r3, #1
 800c7d8:	2b00      	cmp	r3, #0
 800c7da:	d003      	beq.n	800c7e4 <put_fat+0x11a>
 800c7dc:	687b      	ldr	r3, [r7, #4]
 800c7de:	091b      	lsrs	r3, r3, #4
 800c7e0:	b2db      	uxtb	r3, r3
 800c7e2:	e00e      	b.n	800c802 <put_fat+0x138>
 800c7e4:	697b      	ldr	r3, [r7, #20]
 800c7e6:	781b      	ldrb	r3, [r3, #0]
 800c7e8:	b25b      	sxtb	r3, r3
 800c7ea:	f023 030f 	bic.w	r3, r3, #15
 800c7ee:	b25a      	sxtb	r2, r3
 800c7f0:	687b      	ldr	r3, [r7, #4]
 800c7f2:	0a1b      	lsrs	r3, r3, #8
 800c7f4:	b25b      	sxtb	r3, r3
 800c7f6:	f003 030f 	and.w	r3, r3, #15
 800c7fa:	b25b      	sxtb	r3, r3
 800c7fc:	4313      	orrs	r3, r2
 800c7fe:	b25b      	sxtb	r3, r3
 800c800:	b2db      	uxtb	r3, r3
 800c802:	697a      	ldr	r2, [r7, #20]
 800c804:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800c806:	68fb      	ldr	r3, [r7, #12]
 800c808:	2201      	movs	r2, #1
 800c80a:	70da      	strb	r2, [r3, #3]
			break;
 800c80c:	e074      	b.n	800c8f8 <put_fat+0x22e>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800c80e:	68fb      	ldr	r3, [r7, #12]
 800c810:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c812:	68fb      	ldr	r3, [r7, #12]
 800c814:	899b      	ldrh	r3, [r3, #12]
 800c816:	085b      	lsrs	r3, r3, #1
 800c818:	b29b      	uxth	r3, r3
 800c81a:	4619      	mov	r1, r3
 800c81c:	68bb      	ldr	r3, [r7, #8]
 800c81e:	fbb3 f3f1 	udiv	r3, r3, r1
 800c822:	4413      	add	r3, r2
 800c824:	4619      	mov	r1, r3
 800c826:	68f8      	ldr	r0, [r7, #12]
 800c828:	f7ff fdbe 	bl	800c3a8 <move_window>
 800c82c:	4603      	mov	r3, r0
 800c82e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c830:	7ffb      	ldrb	r3, [r7, #31]
 800c832:	2b00      	cmp	r3, #0
 800c834:	d15d      	bne.n	800c8f2 <put_fat+0x228>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800c836:	68fb      	ldr	r3, [r7, #12]
 800c838:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800c83c:	68bb      	ldr	r3, [r7, #8]
 800c83e:	005b      	lsls	r3, r3, #1
 800c840:	68fa      	ldr	r2, [r7, #12]
 800c842:	8992      	ldrh	r2, [r2, #12]
 800c844:	fbb3 f0f2 	udiv	r0, r3, r2
 800c848:	fb02 f200 	mul.w	r2, r2, r0
 800c84c:	1a9b      	subs	r3, r3, r2
 800c84e:	440b      	add	r3, r1
 800c850:	687a      	ldr	r2, [r7, #4]
 800c852:	b292      	uxth	r2, r2
 800c854:	4611      	mov	r1, r2
 800c856:	4618      	mov	r0, r3
 800c858:	f7ff fb31 	bl	800bebe <st_word>
			fs->wflag = 1;
 800c85c:	68fb      	ldr	r3, [r7, #12]
 800c85e:	2201      	movs	r2, #1
 800c860:	70da      	strb	r2, [r3, #3]
			break;
 800c862:	e049      	b.n	800c8f8 <put_fat+0x22e>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800c864:	68fb      	ldr	r3, [r7, #12]
 800c866:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c868:	68fb      	ldr	r3, [r7, #12]
 800c86a:	899b      	ldrh	r3, [r3, #12]
 800c86c:	089b      	lsrs	r3, r3, #2
 800c86e:	b29b      	uxth	r3, r3
 800c870:	4619      	mov	r1, r3
 800c872:	68bb      	ldr	r3, [r7, #8]
 800c874:	fbb3 f3f1 	udiv	r3, r3, r1
 800c878:	4413      	add	r3, r2
 800c87a:	4619      	mov	r1, r3
 800c87c:	68f8      	ldr	r0, [r7, #12]
 800c87e:	f7ff fd93 	bl	800c3a8 <move_window>
 800c882:	4603      	mov	r3, r0
 800c884:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c886:	7ffb      	ldrb	r3, [r7, #31]
 800c888:	2b00      	cmp	r3, #0
 800c88a:	d134      	bne.n	800c8f6 <put_fat+0x22c>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800c88c:	687b      	ldr	r3, [r7, #4]
 800c88e:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800c892:	68fb      	ldr	r3, [r7, #12]
 800c894:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800c898:	68bb      	ldr	r3, [r7, #8]
 800c89a:	009b      	lsls	r3, r3, #2
 800c89c:	68fa      	ldr	r2, [r7, #12]
 800c89e:	8992      	ldrh	r2, [r2, #12]
 800c8a0:	fbb3 f0f2 	udiv	r0, r3, r2
 800c8a4:	fb02 f200 	mul.w	r2, r2, r0
 800c8a8:	1a9b      	subs	r3, r3, r2
 800c8aa:	440b      	add	r3, r1
 800c8ac:	4618      	mov	r0, r3
 800c8ae:	f7ff fae3 	bl	800be78 <ld_dword>
 800c8b2:	4603      	mov	r3, r0
 800c8b4:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800c8b8:	4323      	orrs	r3, r4
 800c8ba:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800c8bc:	68fb      	ldr	r3, [r7, #12]
 800c8be:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800c8c2:	68bb      	ldr	r3, [r7, #8]
 800c8c4:	009b      	lsls	r3, r3, #2
 800c8c6:	68fa      	ldr	r2, [r7, #12]
 800c8c8:	8992      	ldrh	r2, [r2, #12]
 800c8ca:	fbb3 f0f2 	udiv	r0, r3, r2
 800c8ce:	fb02 f200 	mul.w	r2, r2, r0
 800c8d2:	1a9b      	subs	r3, r3, r2
 800c8d4:	440b      	add	r3, r1
 800c8d6:	6879      	ldr	r1, [r7, #4]
 800c8d8:	4618      	mov	r0, r3
 800c8da:	f7ff fb0b 	bl	800bef4 <st_dword>
			fs->wflag = 1;
 800c8de:	68fb      	ldr	r3, [r7, #12]
 800c8e0:	2201      	movs	r2, #1
 800c8e2:	70da      	strb	r2, [r3, #3]
			break;
 800c8e4:	e008      	b.n	800c8f8 <put_fat+0x22e>
		}
	}
 800c8e6:	bf00      	nop
 800c8e8:	e006      	b.n	800c8f8 <put_fat+0x22e>
			if (res != FR_OK) break;
 800c8ea:	bf00      	nop
 800c8ec:	e004      	b.n	800c8f8 <put_fat+0x22e>
			if (res != FR_OK) break;
 800c8ee:	bf00      	nop
 800c8f0:	e002      	b.n	800c8f8 <put_fat+0x22e>
			if (res != FR_OK) break;
 800c8f2:	bf00      	nop
 800c8f4:	e000      	b.n	800c8f8 <put_fat+0x22e>
			if (res != FR_OK) break;
 800c8f6:	bf00      	nop
	return res;
 800c8f8:	7ffb      	ldrb	r3, [r7, #31]
}
 800c8fa:	4618      	mov	r0, r3
 800c8fc:	3724      	adds	r7, #36	; 0x24
 800c8fe:	46bd      	mov	sp, r7
 800c900:	bd90      	pop	{r4, r7, pc}

0800c902 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800c902:	b580      	push	{r7, lr}
 800c904:	b088      	sub	sp, #32
 800c906:	af00      	add	r7, sp, #0
 800c908:	60f8      	str	r0, [r7, #12]
 800c90a:	60b9      	str	r1, [r7, #8]
 800c90c:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800c90e:	2300      	movs	r3, #0
 800c910:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800c912:	68fb      	ldr	r3, [r7, #12]
 800c914:	681b      	ldr	r3, [r3, #0]
 800c916:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800c918:	68bb      	ldr	r3, [r7, #8]
 800c91a:	2b01      	cmp	r3, #1
 800c91c:	d904      	bls.n	800c928 <remove_chain+0x26>
 800c91e:	69bb      	ldr	r3, [r7, #24]
 800c920:	699b      	ldr	r3, [r3, #24]
 800c922:	68ba      	ldr	r2, [r7, #8]
 800c924:	429a      	cmp	r2, r3
 800c926:	d301      	bcc.n	800c92c <remove_chain+0x2a>
 800c928:	2302      	movs	r3, #2
 800c92a:	e04b      	b.n	800c9c4 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800c92c:	687b      	ldr	r3, [r7, #4]
 800c92e:	2b00      	cmp	r3, #0
 800c930:	d00c      	beq.n	800c94c <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800c932:	f04f 32ff 	mov.w	r2, #4294967295
 800c936:	6879      	ldr	r1, [r7, #4]
 800c938:	69b8      	ldr	r0, [r7, #24]
 800c93a:	f7ff fec6 	bl	800c6ca <put_fat>
 800c93e:	4603      	mov	r3, r0
 800c940:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800c942:	7ffb      	ldrb	r3, [r7, #31]
 800c944:	2b00      	cmp	r3, #0
 800c946:	d001      	beq.n	800c94c <remove_chain+0x4a>
 800c948:	7ffb      	ldrb	r3, [r7, #31]
 800c94a:	e03b      	b.n	800c9c4 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800c94c:	68b9      	ldr	r1, [r7, #8]
 800c94e:	68f8      	ldr	r0, [r7, #12]
 800c950:	f7ff fde7 	bl	800c522 <get_fat>
 800c954:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800c956:	697b      	ldr	r3, [r7, #20]
 800c958:	2b00      	cmp	r3, #0
 800c95a:	d031      	beq.n	800c9c0 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800c95c:	697b      	ldr	r3, [r7, #20]
 800c95e:	2b01      	cmp	r3, #1
 800c960:	d101      	bne.n	800c966 <remove_chain+0x64>
 800c962:	2302      	movs	r3, #2
 800c964:	e02e      	b.n	800c9c4 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800c966:	697b      	ldr	r3, [r7, #20]
 800c968:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c96c:	d101      	bne.n	800c972 <remove_chain+0x70>
 800c96e:	2301      	movs	r3, #1
 800c970:	e028      	b.n	800c9c4 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800c972:	2200      	movs	r2, #0
 800c974:	68b9      	ldr	r1, [r7, #8]
 800c976:	69b8      	ldr	r0, [r7, #24]
 800c978:	f7ff fea7 	bl	800c6ca <put_fat>
 800c97c:	4603      	mov	r3, r0
 800c97e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800c980:	7ffb      	ldrb	r3, [r7, #31]
 800c982:	2b00      	cmp	r3, #0
 800c984:	d001      	beq.n	800c98a <remove_chain+0x88>
 800c986:	7ffb      	ldrb	r3, [r7, #31]
 800c988:	e01c      	b.n	800c9c4 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800c98a:	69bb      	ldr	r3, [r7, #24]
 800c98c:	695a      	ldr	r2, [r3, #20]
 800c98e:	69bb      	ldr	r3, [r7, #24]
 800c990:	699b      	ldr	r3, [r3, #24]
 800c992:	3b02      	subs	r3, #2
 800c994:	429a      	cmp	r2, r3
 800c996:	d20b      	bcs.n	800c9b0 <remove_chain+0xae>
			fs->free_clst++;
 800c998:	69bb      	ldr	r3, [r7, #24]
 800c99a:	695b      	ldr	r3, [r3, #20]
 800c99c:	1c5a      	adds	r2, r3, #1
 800c99e:	69bb      	ldr	r3, [r7, #24]
 800c9a0:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 800c9a2:	69bb      	ldr	r3, [r7, #24]
 800c9a4:	791b      	ldrb	r3, [r3, #4]
 800c9a6:	f043 0301 	orr.w	r3, r3, #1
 800c9aa:	b2da      	uxtb	r2, r3
 800c9ac:	69bb      	ldr	r3, [r7, #24]
 800c9ae:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800c9b0:	697b      	ldr	r3, [r7, #20]
 800c9b2:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800c9b4:	69bb      	ldr	r3, [r7, #24]
 800c9b6:	699b      	ldr	r3, [r3, #24]
 800c9b8:	68ba      	ldr	r2, [r7, #8]
 800c9ba:	429a      	cmp	r2, r3
 800c9bc:	d3c6      	bcc.n	800c94c <remove_chain+0x4a>
 800c9be:	e000      	b.n	800c9c2 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800c9c0:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800c9c2:	2300      	movs	r3, #0
}
 800c9c4:	4618      	mov	r0, r3
 800c9c6:	3720      	adds	r7, #32
 800c9c8:	46bd      	mov	sp, r7
 800c9ca:	bd80      	pop	{r7, pc}

0800c9cc <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800c9cc:	b580      	push	{r7, lr}
 800c9ce:	b088      	sub	sp, #32
 800c9d0:	af00      	add	r7, sp, #0
 800c9d2:	6078      	str	r0, [r7, #4]
 800c9d4:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800c9d6:	687b      	ldr	r3, [r7, #4]
 800c9d8:	681b      	ldr	r3, [r3, #0]
 800c9da:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800c9dc:	683b      	ldr	r3, [r7, #0]
 800c9de:	2b00      	cmp	r3, #0
 800c9e0:	d10d      	bne.n	800c9fe <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800c9e2:	693b      	ldr	r3, [r7, #16]
 800c9e4:	691b      	ldr	r3, [r3, #16]
 800c9e6:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800c9e8:	69bb      	ldr	r3, [r7, #24]
 800c9ea:	2b00      	cmp	r3, #0
 800c9ec:	d004      	beq.n	800c9f8 <create_chain+0x2c>
 800c9ee:	693b      	ldr	r3, [r7, #16]
 800c9f0:	699b      	ldr	r3, [r3, #24]
 800c9f2:	69ba      	ldr	r2, [r7, #24]
 800c9f4:	429a      	cmp	r2, r3
 800c9f6:	d31b      	bcc.n	800ca30 <create_chain+0x64>
 800c9f8:	2301      	movs	r3, #1
 800c9fa:	61bb      	str	r3, [r7, #24]
 800c9fc:	e018      	b.n	800ca30 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800c9fe:	6839      	ldr	r1, [r7, #0]
 800ca00:	6878      	ldr	r0, [r7, #4]
 800ca02:	f7ff fd8e 	bl	800c522 <get_fat>
 800ca06:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800ca08:	68fb      	ldr	r3, [r7, #12]
 800ca0a:	2b01      	cmp	r3, #1
 800ca0c:	d801      	bhi.n	800ca12 <create_chain+0x46>
 800ca0e:	2301      	movs	r3, #1
 800ca10:	e070      	b.n	800caf4 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800ca12:	68fb      	ldr	r3, [r7, #12]
 800ca14:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ca18:	d101      	bne.n	800ca1e <create_chain+0x52>
 800ca1a:	68fb      	ldr	r3, [r7, #12]
 800ca1c:	e06a      	b.n	800caf4 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800ca1e:	693b      	ldr	r3, [r7, #16]
 800ca20:	699b      	ldr	r3, [r3, #24]
 800ca22:	68fa      	ldr	r2, [r7, #12]
 800ca24:	429a      	cmp	r2, r3
 800ca26:	d201      	bcs.n	800ca2c <create_chain+0x60>
 800ca28:	68fb      	ldr	r3, [r7, #12]
 800ca2a:	e063      	b.n	800caf4 <create_chain+0x128>
		scl = clst;
 800ca2c:	683b      	ldr	r3, [r7, #0]
 800ca2e:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800ca30:	69bb      	ldr	r3, [r7, #24]
 800ca32:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800ca34:	69fb      	ldr	r3, [r7, #28]
 800ca36:	3301      	adds	r3, #1
 800ca38:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800ca3a:	693b      	ldr	r3, [r7, #16]
 800ca3c:	699b      	ldr	r3, [r3, #24]
 800ca3e:	69fa      	ldr	r2, [r7, #28]
 800ca40:	429a      	cmp	r2, r3
 800ca42:	d307      	bcc.n	800ca54 <create_chain+0x88>
				ncl = 2;
 800ca44:	2302      	movs	r3, #2
 800ca46:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800ca48:	69fa      	ldr	r2, [r7, #28]
 800ca4a:	69bb      	ldr	r3, [r7, #24]
 800ca4c:	429a      	cmp	r2, r3
 800ca4e:	d901      	bls.n	800ca54 <create_chain+0x88>
 800ca50:	2300      	movs	r3, #0
 800ca52:	e04f      	b.n	800caf4 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800ca54:	69f9      	ldr	r1, [r7, #28]
 800ca56:	6878      	ldr	r0, [r7, #4]
 800ca58:	f7ff fd63 	bl	800c522 <get_fat>
 800ca5c:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800ca5e:	68fb      	ldr	r3, [r7, #12]
 800ca60:	2b00      	cmp	r3, #0
 800ca62:	d00e      	beq.n	800ca82 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800ca64:	68fb      	ldr	r3, [r7, #12]
 800ca66:	2b01      	cmp	r3, #1
 800ca68:	d003      	beq.n	800ca72 <create_chain+0xa6>
 800ca6a:	68fb      	ldr	r3, [r7, #12]
 800ca6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ca70:	d101      	bne.n	800ca76 <create_chain+0xaa>
 800ca72:	68fb      	ldr	r3, [r7, #12]
 800ca74:	e03e      	b.n	800caf4 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800ca76:	69fa      	ldr	r2, [r7, #28]
 800ca78:	69bb      	ldr	r3, [r7, #24]
 800ca7a:	429a      	cmp	r2, r3
 800ca7c:	d1da      	bne.n	800ca34 <create_chain+0x68>
 800ca7e:	2300      	movs	r3, #0
 800ca80:	e038      	b.n	800caf4 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800ca82:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800ca84:	f04f 32ff 	mov.w	r2, #4294967295
 800ca88:	69f9      	ldr	r1, [r7, #28]
 800ca8a:	6938      	ldr	r0, [r7, #16]
 800ca8c:	f7ff fe1d 	bl	800c6ca <put_fat>
 800ca90:	4603      	mov	r3, r0
 800ca92:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800ca94:	7dfb      	ldrb	r3, [r7, #23]
 800ca96:	2b00      	cmp	r3, #0
 800ca98:	d109      	bne.n	800caae <create_chain+0xe2>
 800ca9a:	683b      	ldr	r3, [r7, #0]
 800ca9c:	2b00      	cmp	r3, #0
 800ca9e:	d006      	beq.n	800caae <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800caa0:	69fa      	ldr	r2, [r7, #28]
 800caa2:	6839      	ldr	r1, [r7, #0]
 800caa4:	6938      	ldr	r0, [r7, #16]
 800caa6:	f7ff fe10 	bl	800c6ca <put_fat>
 800caaa:	4603      	mov	r3, r0
 800caac:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800caae:	7dfb      	ldrb	r3, [r7, #23]
 800cab0:	2b00      	cmp	r3, #0
 800cab2:	d116      	bne.n	800cae2 <create_chain+0x116>
		fs->last_clst = ncl;
 800cab4:	693b      	ldr	r3, [r7, #16]
 800cab6:	69fa      	ldr	r2, [r7, #28]
 800cab8:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800caba:	693b      	ldr	r3, [r7, #16]
 800cabc:	695a      	ldr	r2, [r3, #20]
 800cabe:	693b      	ldr	r3, [r7, #16]
 800cac0:	699b      	ldr	r3, [r3, #24]
 800cac2:	3b02      	subs	r3, #2
 800cac4:	429a      	cmp	r2, r3
 800cac6:	d804      	bhi.n	800cad2 <create_chain+0x106>
 800cac8:	693b      	ldr	r3, [r7, #16]
 800caca:	695b      	ldr	r3, [r3, #20]
 800cacc:	1e5a      	subs	r2, r3, #1
 800cace:	693b      	ldr	r3, [r7, #16]
 800cad0:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 800cad2:	693b      	ldr	r3, [r7, #16]
 800cad4:	791b      	ldrb	r3, [r3, #4]
 800cad6:	f043 0301 	orr.w	r3, r3, #1
 800cada:	b2da      	uxtb	r2, r3
 800cadc:	693b      	ldr	r3, [r7, #16]
 800cade:	711a      	strb	r2, [r3, #4]
 800cae0:	e007      	b.n	800caf2 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800cae2:	7dfb      	ldrb	r3, [r7, #23]
 800cae4:	2b01      	cmp	r3, #1
 800cae6:	d102      	bne.n	800caee <create_chain+0x122>
 800cae8:	f04f 33ff 	mov.w	r3, #4294967295
 800caec:	e000      	b.n	800caf0 <create_chain+0x124>
 800caee:	2301      	movs	r3, #1
 800caf0:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800caf2:	69fb      	ldr	r3, [r7, #28]
}
 800caf4:	4618      	mov	r0, r3
 800caf6:	3720      	adds	r7, #32
 800caf8:	46bd      	mov	sp, r7
 800cafa:	bd80      	pop	{r7, pc}

0800cafc <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800cafc:	b480      	push	{r7}
 800cafe:	b087      	sub	sp, #28
 800cb00:	af00      	add	r7, sp, #0
 800cb02:	6078      	str	r0, [r7, #4]
 800cb04:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800cb06:	687b      	ldr	r3, [r7, #4]
 800cb08:	681b      	ldr	r3, [r3, #0]
 800cb0a:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800cb0c:	687b      	ldr	r3, [r7, #4]
 800cb0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cb10:	3304      	adds	r3, #4
 800cb12:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800cb14:	68fb      	ldr	r3, [r7, #12]
 800cb16:	899b      	ldrh	r3, [r3, #12]
 800cb18:	461a      	mov	r2, r3
 800cb1a:	683b      	ldr	r3, [r7, #0]
 800cb1c:	fbb3 f3f2 	udiv	r3, r3, r2
 800cb20:	68fa      	ldr	r2, [r7, #12]
 800cb22:	8952      	ldrh	r2, [r2, #10]
 800cb24:	fbb3 f3f2 	udiv	r3, r3, r2
 800cb28:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800cb2a:	693b      	ldr	r3, [r7, #16]
 800cb2c:	1d1a      	adds	r2, r3, #4
 800cb2e:	613a      	str	r2, [r7, #16]
 800cb30:	681b      	ldr	r3, [r3, #0]
 800cb32:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800cb34:	68bb      	ldr	r3, [r7, #8]
 800cb36:	2b00      	cmp	r3, #0
 800cb38:	d101      	bne.n	800cb3e <clmt_clust+0x42>
 800cb3a:	2300      	movs	r3, #0
 800cb3c:	e010      	b.n	800cb60 <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 800cb3e:	697a      	ldr	r2, [r7, #20]
 800cb40:	68bb      	ldr	r3, [r7, #8]
 800cb42:	429a      	cmp	r2, r3
 800cb44:	d307      	bcc.n	800cb56 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 800cb46:	697a      	ldr	r2, [r7, #20]
 800cb48:	68bb      	ldr	r3, [r7, #8]
 800cb4a:	1ad3      	subs	r3, r2, r3
 800cb4c:	617b      	str	r3, [r7, #20]
 800cb4e:	693b      	ldr	r3, [r7, #16]
 800cb50:	3304      	adds	r3, #4
 800cb52:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800cb54:	e7e9      	b.n	800cb2a <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 800cb56:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800cb58:	693b      	ldr	r3, [r7, #16]
 800cb5a:	681a      	ldr	r2, [r3, #0]
 800cb5c:	697b      	ldr	r3, [r7, #20]
 800cb5e:	4413      	add	r3, r2
}
 800cb60:	4618      	mov	r0, r3
 800cb62:	371c      	adds	r7, #28
 800cb64:	46bd      	mov	sp, r7
 800cb66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb6a:	4770      	bx	lr

0800cb6c <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800cb6c:	b580      	push	{r7, lr}
 800cb6e:	b086      	sub	sp, #24
 800cb70:	af00      	add	r7, sp, #0
 800cb72:	6078      	str	r0, [r7, #4]
 800cb74:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800cb76:	687b      	ldr	r3, [r7, #4]
 800cb78:	681b      	ldr	r3, [r3, #0]
 800cb7a:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800cb7c:	683b      	ldr	r3, [r7, #0]
 800cb7e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800cb82:	d204      	bcs.n	800cb8e <dir_sdi+0x22>
 800cb84:	683b      	ldr	r3, [r7, #0]
 800cb86:	f003 031f 	and.w	r3, r3, #31
 800cb8a:	2b00      	cmp	r3, #0
 800cb8c:	d001      	beq.n	800cb92 <dir_sdi+0x26>
		return FR_INT_ERR;
 800cb8e:	2302      	movs	r3, #2
 800cb90:	e071      	b.n	800cc76 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 800cb92:	687b      	ldr	r3, [r7, #4]
 800cb94:	683a      	ldr	r2, [r7, #0]
 800cb96:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800cb98:	687b      	ldr	r3, [r7, #4]
 800cb9a:	689b      	ldr	r3, [r3, #8]
 800cb9c:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800cb9e:	697b      	ldr	r3, [r7, #20]
 800cba0:	2b00      	cmp	r3, #0
 800cba2:	d106      	bne.n	800cbb2 <dir_sdi+0x46>
 800cba4:	693b      	ldr	r3, [r7, #16]
 800cba6:	781b      	ldrb	r3, [r3, #0]
 800cba8:	2b02      	cmp	r3, #2
 800cbaa:	d902      	bls.n	800cbb2 <dir_sdi+0x46>
		clst = fs->dirbase;
 800cbac:	693b      	ldr	r3, [r7, #16]
 800cbae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cbb0:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800cbb2:	697b      	ldr	r3, [r7, #20]
 800cbb4:	2b00      	cmp	r3, #0
 800cbb6:	d10c      	bne.n	800cbd2 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800cbb8:	683b      	ldr	r3, [r7, #0]
 800cbba:	095b      	lsrs	r3, r3, #5
 800cbbc:	693a      	ldr	r2, [r7, #16]
 800cbbe:	8912      	ldrh	r2, [r2, #8]
 800cbc0:	4293      	cmp	r3, r2
 800cbc2:	d301      	bcc.n	800cbc8 <dir_sdi+0x5c>
 800cbc4:	2302      	movs	r3, #2
 800cbc6:	e056      	b.n	800cc76 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 800cbc8:	693b      	ldr	r3, [r7, #16]
 800cbca:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	61da      	str	r2, [r3, #28]
 800cbd0:	e02d      	b.n	800cc2e <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800cbd2:	693b      	ldr	r3, [r7, #16]
 800cbd4:	895b      	ldrh	r3, [r3, #10]
 800cbd6:	461a      	mov	r2, r3
 800cbd8:	693b      	ldr	r3, [r7, #16]
 800cbda:	899b      	ldrh	r3, [r3, #12]
 800cbdc:	fb03 f302 	mul.w	r3, r3, r2
 800cbe0:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800cbe2:	e019      	b.n	800cc18 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800cbe4:	687b      	ldr	r3, [r7, #4]
 800cbe6:	6979      	ldr	r1, [r7, #20]
 800cbe8:	4618      	mov	r0, r3
 800cbea:	f7ff fc9a 	bl	800c522 <get_fat>
 800cbee:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800cbf0:	697b      	ldr	r3, [r7, #20]
 800cbf2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cbf6:	d101      	bne.n	800cbfc <dir_sdi+0x90>
 800cbf8:	2301      	movs	r3, #1
 800cbfa:	e03c      	b.n	800cc76 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800cbfc:	697b      	ldr	r3, [r7, #20]
 800cbfe:	2b01      	cmp	r3, #1
 800cc00:	d904      	bls.n	800cc0c <dir_sdi+0xa0>
 800cc02:	693b      	ldr	r3, [r7, #16]
 800cc04:	699b      	ldr	r3, [r3, #24]
 800cc06:	697a      	ldr	r2, [r7, #20]
 800cc08:	429a      	cmp	r2, r3
 800cc0a:	d301      	bcc.n	800cc10 <dir_sdi+0xa4>
 800cc0c:	2302      	movs	r3, #2
 800cc0e:	e032      	b.n	800cc76 <dir_sdi+0x10a>
			ofs -= csz;
 800cc10:	683a      	ldr	r2, [r7, #0]
 800cc12:	68fb      	ldr	r3, [r7, #12]
 800cc14:	1ad3      	subs	r3, r2, r3
 800cc16:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800cc18:	683a      	ldr	r2, [r7, #0]
 800cc1a:	68fb      	ldr	r3, [r7, #12]
 800cc1c:	429a      	cmp	r2, r3
 800cc1e:	d2e1      	bcs.n	800cbe4 <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 800cc20:	6979      	ldr	r1, [r7, #20]
 800cc22:	6938      	ldr	r0, [r7, #16]
 800cc24:	f7ff fc5e 	bl	800c4e4 <clust2sect>
 800cc28:	4602      	mov	r2, r0
 800cc2a:	687b      	ldr	r3, [r7, #4]
 800cc2c:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800cc2e:	687b      	ldr	r3, [r7, #4]
 800cc30:	697a      	ldr	r2, [r7, #20]
 800cc32:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800cc34:	687b      	ldr	r3, [r7, #4]
 800cc36:	69db      	ldr	r3, [r3, #28]
 800cc38:	2b00      	cmp	r3, #0
 800cc3a:	d101      	bne.n	800cc40 <dir_sdi+0xd4>
 800cc3c:	2302      	movs	r3, #2
 800cc3e:	e01a      	b.n	800cc76 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800cc40:	687b      	ldr	r3, [r7, #4]
 800cc42:	69da      	ldr	r2, [r3, #28]
 800cc44:	693b      	ldr	r3, [r7, #16]
 800cc46:	899b      	ldrh	r3, [r3, #12]
 800cc48:	4619      	mov	r1, r3
 800cc4a:	683b      	ldr	r3, [r7, #0]
 800cc4c:	fbb3 f3f1 	udiv	r3, r3, r1
 800cc50:	441a      	add	r2, r3
 800cc52:	687b      	ldr	r3, [r7, #4]
 800cc54:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800cc56:	693b      	ldr	r3, [r7, #16]
 800cc58:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800cc5c:	693b      	ldr	r3, [r7, #16]
 800cc5e:	899b      	ldrh	r3, [r3, #12]
 800cc60:	461a      	mov	r2, r3
 800cc62:	683b      	ldr	r3, [r7, #0]
 800cc64:	fbb3 f0f2 	udiv	r0, r3, r2
 800cc68:	fb02 f200 	mul.w	r2, r2, r0
 800cc6c:	1a9b      	subs	r3, r3, r2
 800cc6e:	18ca      	adds	r2, r1, r3
 800cc70:	687b      	ldr	r3, [r7, #4]
 800cc72:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800cc74:	2300      	movs	r3, #0
}
 800cc76:	4618      	mov	r0, r3
 800cc78:	3718      	adds	r7, #24
 800cc7a:	46bd      	mov	sp, r7
 800cc7c:	bd80      	pop	{r7, pc}

0800cc7e <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800cc7e:	b580      	push	{r7, lr}
 800cc80:	b086      	sub	sp, #24
 800cc82:	af00      	add	r7, sp, #0
 800cc84:	6078      	str	r0, [r7, #4]
 800cc86:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800cc88:	687b      	ldr	r3, [r7, #4]
 800cc8a:	681b      	ldr	r3, [r3, #0]
 800cc8c:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800cc8e:	687b      	ldr	r3, [r7, #4]
 800cc90:	695b      	ldr	r3, [r3, #20]
 800cc92:	3320      	adds	r3, #32
 800cc94:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800cc96:	687b      	ldr	r3, [r7, #4]
 800cc98:	69db      	ldr	r3, [r3, #28]
 800cc9a:	2b00      	cmp	r3, #0
 800cc9c:	d003      	beq.n	800cca6 <dir_next+0x28>
 800cc9e:	68bb      	ldr	r3, [r7, #8]
 800cca0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800cca4:	d301      	bcc.n	800ccaa <dir_next+0x2c>
 800cca6:	2304      	movs	r3, #4
 800cca8:	e0bb      	b.n	800ce22 <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800ccaa:	68fb      	ldr	r3, [r7, #12]
 800ccac:	899b      	ldrh	r3, [r3, #12]
 800ccae:	461a      	mov	r2, r3
 800ccb0:	68bb      	ldr	r3, [r7, #8]
 800ccb2:	fbb3 f1f2 	udiv	r1, r3, r2
 800ccb6:	fb02 f201 	mul.w	r2, r2, r1
 800ccba:	1a9b      	subs	r3, r3, r2
 800ccbc:	2b00      	cmp	r3, #0
 800ccbe:	f040 809d 	bne.w	800cdfc <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 800ccc2:	687b      	ldr	r3, [r7, #4]
 800ccc4:	69db      	ldr	r3, [r3, #28]
 800ccc6:	1c5a      	adds	r2, r3, #1
 800ccc8:	687b      	ldr	r3, [r7, #4]
 800ccca:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800cccc:	687b      	ldr	r3, [r7, #4]
 800ccce:	699b      	ldr	r3, [r3, #24]
 800ccd0:	2b00      	cmp	r3, #0
 800ccd2:	d10b      	bne.n	800ccec <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800ccd4:	68bb      	ldr	r3, [r7, #8]
 800ccd6:	095b      	lsrs	r3, r3, #5
 800ccd8:	68fa      	ldr	r2, [r7, #12]
 800ccda:	8912      	ldrh	r2, [r2, #8]
 800ccdc:	4293      	cmp	r3, r2
 800ccde:	f0c0 808d 	bcc.w	800cdfc <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 800cce2:	687b      	ldr	r3, [r7, #4]
 800cce4:	2200      	movs	r2, #0
 800cce6:	61da      	str	r2, [r3, #28]
 800cce8:	2304      	movs	r3, #4
 800ccea:	e09a      	b.n	800ce22 <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800ccec:	68fb      	ldr	r3, [r7, #12]
 800ccee:	899b      	ldrh	r3, [r3, #12]
 800ccf0:	461a      	mov	r2, r3
 800ccf2:	68bb      	ldr	r3, [r7, #8]
 800ccf4:	fbb3 f3f2 	udiv	r3, r3, r2
 800ccf8:	68fa      	ldr	r2, [r7, #12]
 800ccfa:	8952      	ldrh	r2, [r2, #10]
 800ccfc:	3a01      	subs	r2, #1
 800ccfe:	4013      	ands	r3, r2
 800cd00:	2b00      	cmp	r3, #0
 800cd02:	d17b      	bne.n	800cdfc <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800cd04:	687a      	ldr	r2, [r7, #4]
 800cd06:	687b      	ldr	r3, [r7, #4]
 800cd08:	699b      	ldr	r3, [r3, #24]
 800cd0a:	4619      	mov	r1, r3
 800cd0c:	4610      	mov	r0, r2
 800cd0e:	f7ff fc08 	bl	800c522 <get_fat>
 800cd12:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800cd14:	697b      	ldr	r3, [r7, #20]
 800cd16:	2b01      	cmp	r3, #1
 800cd18:	d801      	bhi.n	800cd1e <dir_next+0xa0>
 800cd1a:	2302      	movs	r3, #2
 800cd1c:	e081      	b.n	800ce22 <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800cd1e:	697b      	ldr	r3, [r7, #20]
 800cd20:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cd24:	d101      	bne.n	800cd2a <dir_next+0xac>
 800cd26:	2301      	movs	r3, #1
 800cd28:	e07b      	b.n	800ce22 <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800cd2a:	68fb      	ldr	r3, [r7, #12]
 800cd2c:	699b      	ldr	r3, [r3, #24]
 800cd2e:	697a      	ldr	r2, [r7, #20]
 800cd30:	429a      	cmp	r2, r3
 800cd32:	d359      	bcc.n	800cde8 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800cd34:	683b      	ldr	r3, [r7, #0]
 800cd36:	2b00      	cmp	r3, #0
 800cd38:	d104      	bne.n	800cd44 <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 800cd3a:	687b      	ldr	r3, [r7, #4]
 800cd3c:	2200      	movs	r2, #0
 800cd3e:	61da      	str	r2, [r3, #28]
 800cd40:	2304      	movs	r3, #4
 800cd42:	e06e      	b.n	800ce22 <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800cd44:	687a      	ldr	r2, [r7, #4]
 800cd46:	687b      	ldr	r3, [r7, #4]
 800cd48:	699b      	ldr	r3, [r3, #24]
 800cd4a:	4619      	mov	r1, r3
 800cd4c:	4610      	mov	r0, r2
 800cd4e:	f7ff fe3d 	bl	800c9cc <create_chain>
 800cd52:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800cd54:	697b      	ldr	r3, [r7, #20]
 800cd56:	2b00      	cmp	r3, #0
 800cd58:	d101      	bne.n	800cd5e <dir_next+0xe0>
 800cd5a:	2307      	movs	r3, #7
 800cd5c:	e061      	b.n	800ce22 <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800cd5e:	697b      	ldr	r3, [r7, #20]
 800cd60:	2b01      	cmp	r3, #1
 800cd62:	d101      	bne.n	800cd68 <dir_next+0xea>
 800cd64:	2302      	movs	r3, #2
 800cd66:	e05c      	b.n	800ce22 <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800cd68:	697b      	ldr	r3, [r7, #20]
 800cd6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cd6e:	d101      	bne.n	800cd74 <dir_next+0xf6>
 800cd70:	2301      	movs	r3, #1
 800cd72:	e056      	b.n	800ce22 <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800cd74:	68f8      	ldr	r0, [r7, #12]
 800cd76:	f7ff fad3 	bl	800c320 <sync_window>
 800cd7a:	4603      	mov	r3, r0
 800cd7c:	2b00      	cmp	r3, #0
 800cd7e:	d001      	beq.n	800cd84 <dir_next+0x106>
 800cd80:	2301      	movs	r3, #1
 800cd82:	e04e      	b.n	800ce22 <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800cd84:	68fb      	ldr	r3, [r7, #12]
 800cd86:	f103 0034 	add.w	r0, r3, #52	; 0x34
 800cd8a:	68fb      	ldr	r3, [r7, #12]
 800cd8c:	899b      	ldrh	r3, [r3, #12]
 800cd8e:	461a      	mov	r2, r3
 800cd90:	2100      	movs	r1, #0
 800cd92:	f7ff f8fc 	bl	800bf8e <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800cd96:	2300      	movs	r3, #0
 800cd98:	613b      	str	r3, [r7, #16]
 800cd9a:	6979      	ldr	r1, [r7, #20]
 800cd9c:	68f8      	ldr	r0, [r7, #12]
 800cd9e:	f7ff fba1 	bl	800c4e4 <clust2sect>
 800cda2:	4602      	mov	r2, r0
 800cda4:	68fb      	ldr	r3, [r7, #12]
 800cda6:	631a      	str	r2, [r3, #48]	; 0x30
 800cda8:	e012      	b.n	800cdd0 <dir_next+0x152>
						fs->wflag = 1;
 800cdaa:	68fb      	ldr	r3, [r7, #12]
 800cdac:	2201      	movs	r2, #1
 800cdae:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800cdb0:	68f8      	ldr	r0, [r7, #12]
 800cdb2:	f7ff fab5 	bl	800c320 <sync_window>
 800cdb6:	4603      	mov	r3, r0
 800cdb8:	2b00      	cmp	r3, #0
 800cdba:	d001      	beq.n	800cdc0 <dir_next+0x142>
 800cdbc:	2301      	movs	r3, #1
 800cdbe:	e030      	b.n	800ce22 <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800cdc0:	693b      	ldr	r3, [r7, #16]
 800cdc2:	3301      	adds	r3, #1
 800cdc4:	613b      	str	r3, [r7, #16]
 800cdc6:	68fb      	ldr	r3, [r7, #12]
 800cdc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cdca:	1c5a      	adds	r2, r3, #1
 800cdcc:	68fb      	ldr	r3, [r7, #12]
 800cdce:	631a      	str	r2, [r3, #48]	; 0x30
 800cdd0:	68fb      	ldr	r3, [r7, #12]
 800cdd2:	895b      	ldrh	r3, [r3, #10]
 800cdd4:	461a      	mov	r2, r3
 800cdd6:	693b      	ldr	r3, [r7, #16]
 800cdd8:	4293      	cmp	r3, r2
 800cdda:	d3e6      	bcc.n	800cdaa <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 800cddc:	68fb      	ldr	r3, [r7, #12]
 800cdde:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800cde0:	693b      	ldr	r3, [r7, #16]
 800cde2:	1ad2      	subs	r2, r2, r3
 800cde4:	68fb      	ldr	r3, [r7, #12]
 800cde6:	631a      	str	r2, [r3, #48]	; 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800cde8:	687b      	ldr	r3, [r7, #4]
 800cdea:	697a      	ldr	r2, [r7, #20]
 800cdec:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800cdee:	6979      	ldr	r1, [r7, #20]
 800cdf0:	68f8      	ldr	r0, [r7, #12]
 800cdf2:	f7ff fb77 	bl	800c4e4 <clust2sect>
 800cdf6:	4602      	mov	r2, r0
 800cdf8:	687b      	ldr	r3, [r7, #4]
 800cdfa:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800cdfc:	687b      	ldr	r3, [r7, #4]
 800cdfe:	68ba      	ldr	r2, [r7, #8]
 800ce00:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800ce02:	68fb      	ldr	r3, [r7, #12]
 800ce04:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800ce08:	68fb      	ldr	r3, [r7, #12]
 800ce0a:	899b      	ldrh	r3, [r3, #12]
 800ce0c:	461a      	mov	r2, r3
 800ce0e:	68bb      	ldr	r3, [r7, #8]
 800ce10:	fbb3 f0f2 	udiv	r0, r3, r2
 800ce14:	fb02 f200 	mul.w	r2, r2, r0
 800ce18:	1a9b      	subs	r3, r3, r2
 800ce1a:	18ca      	adds	r2, r1, r3
 800ce1c:	687b      	ldr	r3, [r7, #4]
 800ce1e:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800ce20:	2300      	movs	r3, #0
}
 800ce22:	4618      	mov	r0, r3
 800ce24:	3718      	adds	r7, #24
 800ce26:	46bd      	mov	sp, r7
 800ce28:	bd80      	pop	{r7, pc}

0800ce2a <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800ce2a:	b580      	push	{r7, lr}
 800ce2c:	b086      	sub	sp, #24
 800ce2e:	af00      	add	r7, sp, #0
 800ce30:	6078      	str	r0, [r7, #4]
 800ce32:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800ce34:	687b      	ldr	r3, [r7, #4]
 800ce36:	681b      	ldr	r3, [r3, #0]
 800ce38:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800ce3a:	2100      	movs	r1, #0
 800ce3c:	6878      	ldr	r0, [r7, #4]
 800ce3e:	f7ff fe95 	bl	800cb6c <dir_sdi>
 800ce42:	4603      	mov	r3, r0
 800ce44:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800ce46:	7dfb      	ldrb	r3, [r7, #23]
 800ce48:	2b00      	cmp	r3, #0
 800ce4a:	d12b      	bne.n	800cea4 <dir_alloc+0x7a>
		n = 0;
 800ce4c:	2300      	movs	r3, #0
 800ce4e:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	69db      	ldr	r3, [r3, #28]
 800ce54:	4619      	mov	r1, r3
 800ce56:	68f8      	ldr	r0, [r7, #12]
 800ce58:	f7ff faa6 	bl	800c3a8 <move_window>
 800ce5c:	4603      	mov	r3, r0
 800ce5e:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800ce60:	7dfb      	ldrb	r3, [r7, #23]
 800ce62:	2b00      	cmp	r3, #0
 800ce64:	d11d      	bne.n	800cea2 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800ce66:	687b      	ldr	r3, [r7, #4]
 800ce68:	6a1b      	ldr	r3, [r3, #32]
 800ce6a:	781b      	ldrb	r3, [r3, #0]
 800ce6c:	2be5      	cmp	r3, #229	; 0xe5
 800ce6e:	d004      	beq.n	800ce7a <dir_alloc+0x50>
 800ce70:	687b      	ldr	r3, [r7, #4]
 800ce72:	6a1b      	ldr	r3, [r3, #32]
 800ce74:	781b      	ldrb	r3, [r3, #0]
 800ce76:	2b00      	cmp	r3, #0
 800ce78:	d107      	bne.n	800ce8a <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800ce7a:	693b      	ldr	r3, [r7, #16]
 800ce7c:	3301      	adds	r3, #1
 800ce7e:	613b      	str	r3, [r7, #16]
 800ce80:	693a      	ldr	r2, [r7, #16]
 800ce82:	683b      	ldr	r3, [r7, #0]
 800ce84:	429a      	cmp	r2, r3
 800ce86:	d102      	bne.n	800ce8e <dir_alloc+0x64>
 800ce88:	e00c      	b.n	800cea4 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800ce8a:	2300      	movs	r3, #0
 800ce8c:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800ce8e:	2101      	movs	r1, #1
 800ce90:	6878      	ldr	r0, [r7, #4]
 800ce92:	f7ff fef4 	bl	800cc7e <dir_next>
 800ce96:	4603      	mov	r3, r0
 800ce98:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800ce9a:	7dfb      	ldrb	r3, [r7, #23]
 800ce9c:	2b00      	cmp	r3, #0
 800ce9e:	d0d7      	beq.n	800ce50 <dir_alloc+0x26>
 800cea0:	e000      	b.n	800cea4 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800cea2:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800cea4:	7dfb      	ldrb	r3, [r7, #23]
 800cea6:	2b04      	cmp	r3, #4
 800cea8:	d101      	bne.n	800ceae <dir_alloc+0x84>
 800ceaa:	2307      	movs	r3, #7
 800ceac:	75fb      	strb	r3, [r7, #23]
	return res;
 800ceae:	7dfb      	ldrb	r3, [r7, #23]
}
 800ceb0:	4618      	mov	r0, r3
 800ceb2:	3718      	adds	r7, #24
 800ceb4:	46bd      	mov	sp, r7
 800ceb6:	bd80      	pop	{r7, pc}

0800ceb8 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800ceb8:	b580      	push	{r7, lr}
 800ceba:	b084      	sub	sp, #16
 800cebc:	af00      	add	r7, sp, #0
 800cebe:	6078      	str	r0, [r7, #4]
 800cec0:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800cec2:	683b      	ldr	r3, [r7, #0]
 800cec4:	331a      	adds	r3, #26
 800cec6:	4618      	mov	r0, r3
 800cec8:	f7fe ffbe 	bl	800be48 <ld_word>
 800cecc:	4603      	mov	r3, r0
 800cece:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800ced0:	687b      	ldr	r3, [r7, #4]
 800ced2:	781b      	ldrb	r3, [r3, #0]
 800ced4:	2b03      	cmp	r3, #3
 800ced6:	d109      	bne.n	800ceec <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800ced8:	683b      	ldr	r3, [r7, #0]
 800ceda:	3314      	adds	r3, #20
 800cedc:	4618      	mov	r0, r3
 800cede:	f7fe ffb3 	bl	800be48 <ld_word>
 800cee2:	4603      	mov	r3, r0
 800cee4:	041b      	lsls	r3, r3, #16
 800cee6:	68fa      	ldr	r2, [r7, #12]
 800cee8:	4313      	orrs	r3, r2
 800ceea:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800ceec:	68fb      	ldr	r3, [r7, #12]
}
 800ceee:	4618      	mov	r0, r3
 800cef0:	3710      	adds	r7, #16
 800cef2:	46bd      	mov	sp, r7
 800cef4:	bd80      	pop	{r7, pc}

0800cef6 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800cef6:	b580      	push	{r7, lr}
 800cef8:	b084      	sub	sp, #16
 800cefa:	af00      	add	r7, sp, #0
 800cefc:	60f8      	str	r0, [r7, #12]
 800cefe:	60b9      	str	r1, [r7, #8]
 800cf00:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800cf02:	68bb      	ldr	r3, [r7, #8]
 800cf04:	331a      	adds	r3, #26
 800cf06:	687a      	ldr	r2, [r7, #4]
 800cf08:	b292      	uxth	r2, r2
 800cf0a:	4611      	mov	r1, r2
 800cf0c:	4618      	mov	r0, r3
 800cf0e:	f7fe ffd6 	bl	800bebe <st_word>
	if (fs->fs_type == FS_FAT32) {
 800cf12:	68fb      	ldr	r3, [r7, #12]
 800cf14:	781b      	ldrb	r3, [r3, #0]
 800cf16:	2b03      	cmp	r3, #3
 800cf18:	d109      	bne.n	800cf2e <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800cf1a:	68bb      	ldr	r3, [r7, #8]
 800cf1c:	f103 0214 	add.w	r2, r3, #20
 800cf20:	687b      	ldr	r3, [r7, #4]
 800cf22:	0c1b      	lsrs	r3, r3, #16
 800cf24:	b29b      	uxth	r3, r3
 800cf26:	4619      	mov	r1, r3
 800cf28:	4610      	mov	r0, r2
 800cf2a:	f7fe ffc8 	bl	800bebe <st_word>
	}
}
 800cf2e:	bf00      	nop
 800cf30:	3710      	adds	r7, #16
 800cf32:	46bd      	mov	sp, r7
 800cf34:	bd80      	pop	{r7, pc}

0800cf36 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800cf36:	b580      	push	{r7, lr}
 800cf38:	b086      	sub	sp, #24
 800cf3a:	af00      	add	r7, sp, #0
 800cf3c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800cf3e:	687b      	ldr	r3, [r7, #4]
 800cf40:	681b      	ldr	r3, [r3, #0]
 800cf42:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800cf44:	2100      	movs	r1, #0
 800cf46:	6878      	ldr	r0, [r7, #4]
 800cf48:	f7ff fe10 	bl	800cb6c <dir_sdi>
 800cf4c:	4603      	mov	r3, r0
 800cf4e:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800cf50:	7dfb      	ldrb	r3, [r7, #23]
 800cf52:	2b00      	cmp	r3, #0
 800cf54:	d001      	beq.n	800cf5a <dir_find+0x24>
 800cf56:	7dfb      	ldrb	r3, [r7, #23]
 800cf58:	e03e      	b.n	800cfd8 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800cf5a:	687b      	ldr	r3, [r7, #4]
 800cf5c:	69db      	ldr	r3, [r3, #28]
 800cf5e:	4619      	mov	r1, r3
 800cf60:	6938      	ldr	r0, [r7, #16]
 800cf62:	f7ff fa21 	bl	800c3a8 <move_window>
 800cf66:	4603      	mov	r3, r0
 800cf68:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800cf6a:	7dfb      	ldrb	r3, [r7, #23]
 800cf6c:	2b00      	cmp	r3, #0
 800cf6e:	d12f      	bne.n	800cfd0 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800cf70:	687b      	ldr	r3, [r7, #4]
 800cf72:	6a1b      	ldr	r3, [r3, #32]
 800cf74:	781b      	ldrb	r3, [r3, #0]
 800cf76:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800cf78:	7bfb      	ldrb	r3, [r7, #15]
 800cf7a:	2b00      	cmp	r3, #0
 800cf7c:	d102      	bne.n	800cf84 <dir_find+0x4e>
 800cf7e:	2304      	movs	r3, #4
 800cf80:	75fb      	strb	r3, [r7, #23]
 800cf82:	e028      	b.n	800cfd6 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800cf84:	687b      	ldr	r3, [r7, #4]
 800cf86:	6a1b      	ldr	r3, [r3, #32]
 800cf88:	330b      	adds	r3, #11
 800cf8a:	781b      	ldrb	r3, [r3, #0]
 800cf8c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800cf90:	b2da      	uxtb	r2, r3
 800cf92:	687b      	ldr	r3, [r7, #4]
 800cf94:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800cf96:	687b      	ldr	r3, [r7, #4]
 800cf98:	6a1b      	ldr	r3, [r3, #32]
 800cf9a:	330b      	adds	r3, #11
 800cf9c:	781b      	ldrb	r3, [r3, #0]
 800cf9e:	f003 0308 	and.w	r3, r3, #8
 800cfa2:	2b00      	cmp	r3, #0
 800cfa4:	d10a      	bne.n	800cfbc <dir_find+0x86>
 800cfa6:	687b      	ldr	r3, [r7, #4]
 800cfa8:	6a18      	ldr	r0, [r3, #32]
 800cfaa:	687b      	ldr	r3, [r7, #4]
 800cfac:	3324      	adds	r3, #36	; 0x24
 800cfae:	220b      	movs	r2, #11
 800cfb0:	4619      	mov	r1, r3
 800cfb2:	f7ff f807 	bl	800bfc4 <mem_cmp>
 800cfb6:	4603      	mov	r3, r0
 800cfb8:	2b00      	cmp	r3, #0
 800cfba:	d00b      	beq.n	800cfd4 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800cfbc:	2100      	movs	r1, #0
 800cfbe:	6878      	ldr	r0, [r7, #4]
 800cfc0:	f7ff fe5d 	bl	800cc7e <dir_next>
 800cfc4:	4603      	mov	r3, r0
 800cfc6:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800cfc8:	7dfb      	ldrb	r3, [r7, #23]
 800cfca:	2b00      	cmp	r3, #0
 800cfcc:	d0c5      	beq.n	800cf5a <dir_find+0x24>
 800cfce:	e002      	b.n	800cfd6 <dir_find+0xa0>
		if (res != FR_OK) break;
 800cfd0:	bf00      	nop
 800cfd2:	e000      	b.n	800cfd6 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800cfd4:	bf00      	nop

	return res;
 800cfd6:	7dfb      	ldrb	r3, [r7, #23]
}
 800cfd8:	4618      	mov	r0, r3
 800cfda:	3718      	adds	r7, #24
 800cfdc:	46bd      	mov	sp, r7
 800cfde:	bd80      	pop	{r7, pc}

0800cfe0 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800cfe0:	b580      	push	{r7, lr}
 800cfe2:	b084      	sub	sp, #16
 800cfe4:	af00      	add	r7, sp, #0
 800cfe6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800cfe8:	687b      	ldr	r3, [r7, #4]
 800cfea:	681b      	ldr	r3, [r3, #0]
 800cfec:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800cfee:	2101      	movs	r1, #1
 800cff0:	6878      	ldr	r0, [r7, #4]
 800cff2:	f7ff ff1a 	bl	800ce2a <dir_alloc>
 800cff6:	4603      	mov	r3, r0
 800cff8:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800cffa:	7bfb      	ldrb	r3, [r7, #15]
 800cffc:	2b00      	cmp	r3, #0
 800cffe:	d11c      	bne.n	800d03a <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800d000:	687b      	ldr	r3, [r7, #4]
 800d002:	69db      	ldr	r3, [r3, #28]
 800d004:	4619      	mov	r1, r3
 800d006:	68b8      	ldr	r0, [r7, #8]
 800d008:	f7ff f9ce 	bl	800c3a8 <move_window>
 800d00c:	4603      	mov	r3, r0
 800d00e:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800d010:	7bfb      	ldrb	r3, [r7, #15]
 800d012:	2b00      	cmp	r3, #0
 800d014:	d111      	bne.n	800d03a <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800d016:	687b      	ldr	r3, [r7, #4]
 800d018:	6a1b      	ldr	r3, [r3, #32]
 800d01a:	2220      	movs	r2, #32
 800d01c:	2100      	movs	r1, #0
 800d01e:	4618      	mov	r0, r3
 800d020:	f7fe ffb5 	bl	800bf8e <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800d024:	687b      	ldr	r3, [r7, #4]
 800d026:	6a18      	ldr	r0, [r3, #32]
 800d028:	687b      	ldr	r3, [r7, #4]
 800d02a:	3324      	adds	r3, #36	; 0x24
 800d02c:	220b      	movs	r2, #11
 800d02e:	4619      	mov	r1, r3
 800d030:	f7fe ff8c 	bl	800bf4c <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800d034:	68bb      	ldr	r3, [r7, #8]
 800d036:	2201      	movs	r2, #1
 800d038:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800d03a:	7bfb      	ldrb	r3, [r7, #15]
}
 800d03c:	4618      	mov	r0, r3
 800d03e:	3710      	adds	r7, #16
 800d040:	46bd      	mov	sp, r7
 800d042:	bd80      	pop	{r7, pc}

0800d044 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800d044:	b580      	push	{r7, lr}
 800d046:	b088      	sub	sp, #32
 800d048:	af00      	add	r7, sp, #0
 800d04a:	6078      	str	r0, [r7, #4]
 800d04c:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800d04e:	683b      	ldr	r3, [r7, #0]
 800d050:	681b      	ldr	r3, [r3, #0]
 800d052:	60fb      	str	r3, [r7, #12]
 800d054:	687b      	ldr	r3, [r7, #4]
 800d056:	3324      	adds	r3, #36	; 0x24
 800d058:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800d05a:	220b      	movs	r2, #11
 800d05c:	2120      	movs	r1, #32
 800d05e:	68b8      	ldr	r0, [r7, #8]
 800d060:	f7fe ff95 	bl	800bf8e <mem_set>
	si = i = 0; ni = 8;
 800d064:	2300      	movs	r3, #0
 800d066:	613b      	str	r3, [r7, #16]
 800d068:	693b      	ldr	r3, [r7, #16]
 800d06a:	61fb      	str	r3, [r7, #28]
 800d06c:	2308      	movs	r3, #8
 800d06e:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800d070:	69fb      	ldr	r3, [r7, #28]
 800d072:	1c5a      	adds	r2, r3, #1
 800d074:	61fa      	str	r2, [r7, #28]
 800d076:	68fa      	ldr	r2, [r7, #12]
 800d078:	4413      	add	r3, r2
 800d07a:	781b      	ldrb	r3, [r3, #0]
 800d07c:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800d07e:	7efb      	ldrb	r3, [r7, #27]
 800d080:	2b20      	cmp	r3, #32
 800d082:	d94e      	bls.n	800d122 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800d084:	7efb      	ldrb	r3, [r7, #27]
 800d086:	2b2f      	cmp	r3, #47	; 0x2f
 800d088:	d006      	beq.n	800d098 <create_name+0x54>
 800d08a:	7efb      	ldrb	r3, [r7, #27]
 800d08c:	2b5c      	cmp	r3, #92	; 0x5c
 800d08e:	d110      	bne.n	800d0b2 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800d090:	e002      	b.n	800d098 <create_name+0x54>
 800d092:	69fb      	ldr	r3, [r7, #28]
 800d094:	3301      	adds	r3, #1
 800d096:	61fb      	str	r3, [r7, #28]
 800d098:	68fa      	ldr	r2, [r7, #12]
 800d09a:	69fb      	ldr	r3, [r7, #28]
 800d09c:	4413      	add	r3, r2
 800d09e:	781b      	ldrb	r3, [r3, #0]
 800d0a0:	2b2f      	cmp	r3, #47	; 0x2f
 800d0a2:	d0f6      	beq.n	800d092 <create_name+0x4e>
 800d0a4:	68fa      	ldr	r2, [r7, #12]
 800d0a6:	69fb      	ldr	r3, [r7, #28]
 800d0a8:	4413      	add	r3, r2
 800d0aa:	781b      	ldrb	r3, [r3, #0]
 800d0ac:	2b5c      	cmp	r3, #92	; 0x5c
 800d0ae:	d0f0      	beq.n	800d092 <create_name+0x4e>
			break;
 800d0b0:	e038      	b.n	800d124 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800d0b2:	7efb      	ldrb	r3, [r7, #27]
 800d0b4:	2b2e      	cmp	r3, #46	; 0x2e
 800d0b6:	d003      	beq.n	800d0c0 <create_name+0x7c>
 800d0b8:	693a      	ldr	r2, [r7, #16]
 800d0ba:	697b      	ldr	r3, [r7, #20]
 800d0bc:	429a      	cmp	r2, r3
 800d0be:	d30c      	bcc.n	800d0da <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800d0c0:	697b      	ldr	r3, [r7, #20]
 800d0c2:	2b0b      	cmp	r3, #11
 800d0c4:	d002      	beq.n	800d0cc <create_name+0x88>
 800d0c6:	7efb      	ldrb	r3, [r7, #27]
 800d0c8:	2b2e      	cmp	r3, #46	; 0x2e
 800d0ca:	d001      	beq.n	800d0d0 <create_name+0x8c>
 800d0cc:	2306      	movs	r3, #6
 800d0ce:	e044      	b.n	800d15a <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800d0d0:	2308      	movs	r3, #8
 800d0d2:	613b      	str	r3, [r7, #16]
 800d0d4:	230b      	movs	r3, #11
 800d0d6:	617b      	str	r3, [r7, #20]
			continue;
 800d0d8:	e022      	b.n	800d120 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800d0da:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800d0de:	2b00      	cmp	r3, #0
 800d0e0:	da04      	bge.n	800d0ec <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800d0e2:	7efb      	ldrb	r3, [r7, #27]
 800d0e4:	3b80      	subs	r3, #128	; 0x80
 800d0e6:	4a1f      	ldr	r2, [pc, #124]	; (800d164 <create_name+0x120>)
 800d0e8:	5cd3      	ldrb	r3, [r2, r3]
 800d0ea:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800d0ec:	7efb      	ldrb	r3, [r7, #27]
 800d0ee:	4619      	mov	r1, r3
 800d0f0:	481d      	ldr	r0, [pc, #116]	; (800d168 <create_name+0x124>)
 800d0f2:	f7fe ff8e 	bl	800c012 <chk_chr>
 800d0f6:	4603      	mov	r3, r0
 800d0f8:	2b00      	cmp	r3, #0
 800d0fa:	d001      	beq.n	800d100 <create_name+0xbc>
 800d0fc:	2306      	movs	r3, #6
 800d0fe:	e02c      	b.n	800d15a <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800d100:	7efb      	ldrb	r3, [r7, #27]
 800d102:	2b60      	cmp	r3, #96	; 0x60
 800d104:	d905      	bls.n	800d112 <create_name+0xce>
 800d106:	7efb      	ldrb	r3, [r7, #27]
 800d108:	2b7a      	cmp	r3, #122	; 0x7a
 800d10a:	d802      	bhi.n	800d112 <create_name+0xce>
 800d10c:	7efb      	ldrb	r3, [r7, #27]
 800d10e:	3b20      	subs	r3, #32
 800d110:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 800d112:	693b      	ldr	r3, [r7, #16]
 800d114:	1c5a      	adds	r2, r3, #1
 800d116:	613a      	str	r2, [r7, #16]
 800d118:	68ba      	ldr	r2, [r7, #8]
 800d11a:	4413      	add	r3, r2
 800d11c:	7efa      	ldrb	r2, [r7, #27]
 800d11e:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800d120:	e7a6      	b.n	800d070 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800d122:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800d124:	68fa      	ldr	r2, [r7, #12]
 800d126:	69fb      	ldr	r3, [r7, #28]
 800d128:	441a      	add	r2, r3
 800d12a:	683b      	ldr	r3, [r7, #0]
 800d12c:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800d12e:	693b      	ldr	r3, [r7, #16]
 800d130:	2b00      	cmp	r3, #0
 800d132:	d101      	bne.n	800d138 <create_name+0xf4>
 800d134:	2306      	movs	r3, #6
 800d136:	e010      	b.n	800d15a <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800d138:	68bb      	ldr	r3, [r7, #8]
 800d13a:	781b      	ldrb	r3, [r3, #0]
 800d13c:	2be5      	cmp	r3, #229	; 0xe5
 800d13e:	d102      	bne.n	800d146 <create_name+0x102>
 800d140:	68bb      	ldr	r3, [r7, #8]
 800d142:	2205      	movs	r2, #5
 800d144:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800d146:	7efb      	ldrb	r3, [r7, #27]
 800d148:	2b20      	cmp	r3, #32
 800d14a:	d801      	bhi.n	800d150 <create_name+0x10c>
 800d14c:	2204      	movs	r2, #4
 800d14e:	e000      	b.n	800d152 <create_name+0x10e>
 800d150:	2200      	movs	r2, #0
 800d152:	68bb      	ldr	r3, [r7, #8]
 800d154:	330b      	adds	r3, #11
 800d156:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800d158:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800d15a:	4618      	mov	r0, r3
 800d15c:	3720      	adds	r7, #32
 800d15e:	46bd      	mov	sp, r7
 800d160:	bd80      	pop	{r7, pc}
 800d162:	bf00      	nop
 800d164:	08010e1c 	.word	0x08010e1c
 800d168:	08010b70 	.word	0x08010b70

0800d16c <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800d16c:	b580      	push	{r7, lr}
 800d16e:	b086      	sub	sp, #24
 800d170:	af00      	add	r7, sp, #0
 800d172:	6078      	str	r0, [r7, #4]
 800d174:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800d176:	687b      	ldr	r3, [r7, #4]
 800d178:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800d17a:	693b      	ldr	r3, [r7, #16]
 800d17c:	681b      	ldr	r3, [r3, #0]
 800d17e:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800d180:	e002      	b.n	800d188 <follow_path+0x1c>
 800d182:	683b      	ldr	r3, [r7, #0]
 800d184:	3301      	adds	r3, #1
 800d186:	603b      	str	r3, [r7, #0]
 800d188:	683b      	ldr	r3, [r7, #0]
 800d18a:	781b      	ldrb	r3, [r3, #0]
 800d18c:	2b2f      	cmp	r3, #47	; 0x2f
 800d18e:	d0f8      	beq.n	800d182 <follow_path+0x16>
 800d190:	683b      	ldr	r3, [r7, #0]
 800d192:	781b      	ldrb	r3, [r3, #0]
 800d194:	2b5c      	cmp	r3, #92	; 0x5c
 800d196:	d0f4      	beq.n	800d182 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800d198:	693b      	ldr	r3, [r7, #16]
 800d19a:	2200      	movs	r2, #0
 800d19c:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800d19e:	683b      	ldr	r3, [r7, #0]
 800d1a0:	781b      	ldrb	r3, [r3, #0]
 800d1a2:	2b1f      	cmp	r3, #31
 800d1a4:	d80a      	bhi.n	800d1bc <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800d1a6:	687b      	ldr	r3, [r7, #4]
 800d1a8:	2280      	movs	r2, #128	; 0x80
 800d1aa:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800d1ae:	2100      	movs	r1, #0
 800d1b0:	6878      	ldr	r0, [r7, #4]
 800d1b2:	f7ff fcdb 	bl	800cb6c <dir_sdi>
 800d1b6:	4603      	mov	r3, r0
 800d1b8:	75fb      	strb	r3, [r7, #23]
 800d1ba:	e048      	b.n	800d24e <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800d1bc:	463b      	mov	r3, r7
 800d1be:	4619      	mov	r1, r3
 800d1c0:	6878      	ldr	r0, [r7, #4]
 800d1c2:	f7ff ff3f 	bl	800d044 <create_name>
 800d1c6:	4603      	mov	r3, r0
 800d1c8:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800d1ca:	7dfb      	ldrb	r3, [r7, #23]
 800d1cc:	2b00      	cmp	r3, #0
 800d1ce:	d139      	bne.n	800d244 <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 800d1d0:	6878      	ldr	r0, [r7, #4]
 800d1d2:	f7ff feb0 	bl	800cf36 <dir_find>
 800d1d6:	4603      	mov	r3, r0
 800d1d8:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800d1da:	687b      	ldr	r3, [r7, #4]
 800d1dc:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800d1e0:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800d1e2:	7dfb      	ldrb	r3, [r7, #23]
 800d1e4:	2b00      	cmp	r3, #0
 800d1e6:	d00a      	beq.n	800d1fe <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800d1e8:	7dfb      	ldrb	r3, [r7, #23]
 800d1ea:	2b04      	cmp	r3, #4
 800d1ec:	d12c      	bne.n	800d248 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800d1ee:	7afb      	ldrb	r3, [r7, #11]
 800d1f0:	f003 0304 	and.w	r3, r3, #4
 800d1f4:	2b00      	cmp	r3, #0
 800d1f6:	d127      	bne.n	800d248 <follow_path+0xdc>
 800d1f8:	2305      	movs	r3, #5
 800d1fa:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800d1fc:	e024      	b.n	800d248 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800d1fe:	7afb      	ldrb	r3, [r7, #11]
 800d200:	f003 0304 	and.w	r3, r3, #4
 800d204:	2b00      	cmp	r3, #0
 800d206:	d121      	bne.n	800d24c <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800d208:	693b      	ldr	r3, [r7, #16]
 800d20a:	799b      	ldrb	r3, [r3, #6]
 800d20c:	f003 0310 	and.w	r3, r3, #16
 800d210:	2b00      	cmp	r3, #0
 800d212:	d102      	bne.n	800d21a <follow_path+0xae>
				res = FR_NO_PATH; break;
 800d214:	2305      	movs	r3, #5
 800d216:	75fb      	strb	r3, [r7, #23]
 800d218:	e019      	b.n	800d24e <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800d21a:	68fb      	ldr	r3, [r7, #12]
 800d21c:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800d220:	687b      	ldr	r3, [r7, #4]
 800d222:	695b      	ldr	r3, [r3, #20]
 800d224:	68fa      	ldr	r2, [r7, #12]
 800d226:	8992      	ldrh	r2, [r2, #12]
 800d228:	fbb3 f0f2 	udiv	r0, r3, r2
 800d22c:	fb02 f200 	mul.w	r2, r2, r0
 800d230:	1a9b      	subs	r3, r3, r2
 800d232:	440b      	add	r3, r1
 800d234:	4619      	mov	r1, r3
 800d236:	68f8      	ldr	r0, [r7, #12]
 800d238:	f7ff fe3e 	bl	800ceb8 <ld_clust>
 800d23c:	4602      	mov	r2, r0
 800d23e:	693b      	ldr	r3, [r7, #16]
 800d240:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800d242:	e7bb      	b.n	800d1bc <follow_path+0x50>
			if (res != FR_OK) break;
 800d244:	bf00      	nop
 800d246:	e002      	b.n	800d24e <follow_path+0xe2>
				break;
 800d248:	bf00      	nop
 800d24a:	e000      	b.n	800d24e <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800d24c:	bf00      	nop
			}
		}
	}

	return res;
 800d24e:	7dfb      	ldrb	r3, [r7, #23]
}
 800d250:	4618      	mov	r0, r3
 800d252:	3718      	adds	r7, #24
 800d254:	46bd      	mov	sp, r7
 800d256:	bd80      	pop	{r7, pc}

0800d258 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800d258:	b480      	push	{r7}
 800d25a:	b087      	sub	sp, #28
 800d25c:	af00      	add	r7, sp, #0
 800d25e:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800d260:	f04f 33ff 	mov.w	r3, #4294967295
 800d264:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800d266:	687b      	ldr	r3, [r7, #4]
 800d268:	681b      	ldr	r3, [r3, #0]
 800d26a:	2b00      	cmp	r3, #0
 800d26c:	d031      	beq.n	800d2d2 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800d26e:	687b      	ldr	r3, [r7, #4]
 800d270:	681b      	ldr	r3, [r3, #0]
 800d272:	617b      	str	r3, [r7, #20]
 800d274:	e002      	b.n	800d27c <get_ldnumber+0x24>
 800d276:	697b      	ldr	r3, [r7, #20]
 800d278:	3301      	adds	r3, #1
 800d27a:	617b      	str	r3, [r7, #20]
 800d27c:	697b      	ldr	r3, [r7, #20]
 800d27e:	781b      	ldrb	r3, [r3, #0]
 800d280:	2b20      	cmp	r3, #32
 800d282:	d903      	bls.n	800d28c <get_ldnumber+0x34>
 800d284:	697b      	ldr	r3, [r7, #20]
 800d286:	781b      	ldrb	r3, [r3, #0]
 800d288:	2b3a      	cmp	r3, #58	; 0x3a
 800d28a:	d1f4      	bne.n	800d276 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800d28c:	697b      	ldr	r3, [r7, #20]
 800d28e:	781b      	ldrb	r3, [r3, #0]
 800d290:	2b3a      	cmp	r3, #58	; 0x3a
 800d292:	d11c      	bne.n	800d2ce <get_ldnumber+0x76>
			tp = *path;
 800d294:	687b      	ldr	r3, [r7, #4]
 800d296:	681b      	ldr	r3, [r3, #0]
 800d298:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800d29a:	68fb      	ldr	r3, [r7, #12]
 800d29c:	1c5a      	adds	r2, r3, #1
 800d29e:	60fa      	str	r2, [r7, #12]
 800d2a0:	781b      	ldrb	r3, [r3, #0]
 800d2a2:	3b30      	subs	r3, #48	; 0x30
 800d2a4:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800d2a6:	68bb      	ldr	r3, [r7, #8]
 800d2a8:	2b09      	cmp	r3, #9
 800d2aa:	d80e      	bhi.n	800d2ca <get_ldnumber+0x72>
 800d2ac:	68fa      	ldr	r2, [r7, #12]
 800d2ae:	697b      	ldr	r3, [r7, #20]
 800d2b0:	429a      	cmp	r2, r3
 800d2b2:	d10a      	bne.n	800d2ca <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800d2b4:	68bb      	ldr	r3, [r7, #8]
 800d2b6:	2b00      	cmp	r3, #0
 800d2b8:	d107      	bne.n	800d2ca <get_ldnumber+0x72>
					vol = (int)i;
 800d2ba:	68bb      	ldr	r3, [r7, #8]
 800d2bc:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800d2be:	697b      	ldr	r3, [r7, #20]
 800d2c0:	3301      	adds	r3, #1
 800d2c2:	617b      	str	r3, [r7, #20]
 800d2c4:	687b      	ldr	r3, [r7, #4]
 800d2c6:	697a      	ldr	r2, [r7, #20]
 800d2c8:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800d2ca:	693b      	ldr	r3, [r7, #16]
 800d2cc:	e002      	b.n	800d2d4 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800d2ce:	2300      	movs	r3, #0
 800d2d0:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800d2d2:	693b      	ldr	r3, [r7, #16]
}
 800d2d4:	4618      	mov	r0, r3
 800d2d6:	371c      	adds	r7, #28
 800d2d8:	46bd      	mov	sp, r7
 800d2da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2de:	4770      	bx	lr

0800d2e0 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800d2e0:	b580      	push	{r7, lr}
 800d2e2:	b082      	sub	sp, #8
 800d2e4:	af00      	add	r7, sp, #0
 800d2e6:	6078      	str	r0, [r7, #4]
 800d2e8:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800d2ea:	687b      	ldr	r3, [r7, #4]
 800d2ec:	2200      	movs	r2, #0
 800d2ee:	70da      	strb	r2, [r3, #3]
 800d2f0:	687b      	ldr	r3, [r7, #4]
 800d2f2:	f04f 32ff 	mov.w	r2, #4294967295
 800d2f6:	631a      	str	r2, [r3, #48]	; 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800d2f8:	6839      	ldr	r1, [r7, #0]
 800d2fa:	6878      	ldr	r0, [r7, #4]
 800d2fc:	f7ff f854 	bl	800c3a8 <move_window>
 800d300:	4603      	mov	r3, r0
 800d302:	2b00      	cmp	r3, #0
 800d304:	d001      	beq.n	800d30a <check_fs+0x2a>
 800d306:	2304      	movs	r3, #4
 800d308:	e038      	b.n	800d37c <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800d30a:	687b      	ldr	r3, [r7, #4]
 800d30c:	3334      	adds	r3, #52	; 0x34
 800d30e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800d312:	4618      	mov	r0, r3
 800d314:	f7fe fd98 	bl	800be48 <ld_word>
 800d318:	4603      	mov	r3, r0
 800d31a:	461a      	mov	r2, r3
 800d31c:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800d320:	429a      	cmp	r2, r3
 800d322:	d001      	beq.n	800d328 <check_fs+0x48>
 800d324:	2303      	movs	r3, #3
 800d326:	e029      	b.n	800d37c <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800d328:	687b      	ldr	r3, [r7, #4]
 800d32a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800d32e:	2be9      	cmp	r3, #233	; 0xe9
 800d330:	d009      	beq.n	800d346 <check_fs+0x66>
 800d332:	687b      	ldr	r3, [r7, #4]
 800d334:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800d338:	2beb      	cmp	r3, #235	; 0xeb
 800d33a:	d11e      	bne.n	800d37a <check_fs+0x9a>
 800d33c:	687b      	ldr	r3, [r7, #4]
 800d33e:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 800d342:	2b90      	cmp	r3, #144	; 0x90
 800d344:	d119      	bne.n	800d37a <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800d346:	687b      	ldr	r3, [r7, #4]
 800d348:	3334      	adds	r3, #52	; 0x34
 800d34a:	3336      	adds	r3, #54	; 0x36
 800d34c:	4618      	mov	r0, r3
 800d34e:	f7fe fd93 	bl	800be78 <ld_dword>
 800d352:	4603      	mov	r3, r0
 800d354:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800d358:	4a0a      	ldr	r2, [pc, #40]	; (800d384 <check_fs+0xa4>)
 800d35a:	4293      	cmp	r3, r2
 800d35c:	d101      	bne.n	800d362 <check_fs+0x82>
 800d35e:	2300      	movs	r3, #0
 800d360:	e00c      	b.n	800d37c <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800d362:	687b      	ldr	r3, [r7, #4]
 800d364:	3334      	adds	r3, #52	; 0x34
 800d366:	3352      	adds	r3, #82	; 0x52
 800d368:	4618      	mov	r0, r3
 800d36a:	f7fe fd85 	bl	800be78 <ld_dword>
 800d36e:	4603      	mov	r3, r0
 800d370:	4a05      	ldr	r2, [pc, #20]	; (800d388 <check_fs+0xa8>)
 800d372:	4293      	cmp	r3, r2
 800d374:	d101      	bne.n	800d37a <check_fs+0x9a>
 800d376:	2300      	movs	r3, #0
 800d378:	e000      	b.n	800d37c <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800d37a:	2302      	movs	r3, #2
}
 800d37c:	4618      	mov	r0, r3
 800d37e:	3708      	adds	r7, #8
 800d380:	46bd      	mov	sp, r7
 800d382:	bd80      	pop	{r7, pc}
 800d384:	00544146 	.word	0x00544146
 800d388:	33544146 	.word	0x33544146

0800d38c <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800d38c:	b580      	push	{r7, lr}
 800d38e:	b096      	sub	sp, #88	; 0x58
 800d390:	af00      	add	r7, sp, #0
 800d392:	60f8      	str	r0, [r7, #12]
 800d394:	60b9      	str	r1, [r7, #8]
 800d396:	4613      	mov	r3, r2
 800d398:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800d39a:	68bb      	ldr	r3, [r7, #8]
 800d39c:	2200      	movs	r2, #0
 800d39e:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800d3a0:	68f8      	ldr	r0, [r7, #12]
 800d3a2:	f7ff ff59 	bl	800d258 <get_ldnumber>
 800d3a6:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800d3a8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d3aa:	2b00      	cmp	r3, #0
 800d3ac:	da01      	bge.n	800d3b2 <find_volume+0x26>
 800d3ae:	230b      	movs	r3, #11
 800d3b0:	e265      	b.n	800d87e <find_volume+0x4f2>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800d3b2:	4ab0      	ldr	r2, [pc, #704]	; (800d674 <find_volume+0x2e8>)
 800d3b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d3b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d3ba:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800d3bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d3be:	2b00      	cmp	r3, #0
 800d3c0:	d101      	bne.n	800d3c6 <find_volume+0x3a>
 800d3c2:	230c      	movs	r3, #12
 800d3c4:	e25b      	b.n	800d87e <find_volume+0x4f2>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800d3c6:	68bb      	ldr	r3, [r7, #8]
 800d3c8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d3ca:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800d3cc:	79fb      	ldrb	r3, [r7, #7]
 800d3ce:	f023 0301 	bic.w	r3, r3, #1
 800d3d2:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800d3d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d3d6:	781b      	ldrb	r3, [r3, #0]
 800d3d8:	2b00      	cmp	r3, #0
 800d3da:	d01a      	beq.n	800d412 <find_volume+0x86>
		stat = disk_status(fs->drv);
 800d3dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d3de:	785b      	ldrb	r3, [r3, #1]
 800d3e0:	4618      	mov	r0, r3
 800d3e2:	f7fe fc93 	bl	800bd0c <disk_status>
 800d3e6:	4603      	mov	r3, r0
 800d3e8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800d3ec:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800d3f0:	f003 0301 	and.w	r3, r3, #1
 800d3f4:	2b00      	cmp	r3, #0
 800d3f6:	d10c      	bne.n	800d412 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800d3f8:	79fb      	ldrb	r3, [r7, #7]
 800d3fa:	2b00      	cmp	r3, #0
 800d3fc:	d007      	beq.n	800d40e <find_volume+0x82>
 800d3fe:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800d402:	f003 0304 	and.w	r3, r3, #4
 800d406:	2b00      	cmp	r3, #0
 800d408:	d001      	beq.n	800d40e <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800d40a:	230a      	movs	r3, #10
 800d40c:	e237      	b.n	800d87e <find_volume+0x4f2>
			}
			return FR_OK;				/* The file system object is valid */
 800d40e:	2300      	movs	r3, #0
 800d410:	e235      	b.n	800d87e <find_volume+0x4f2>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800d412:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d414:	2200      	movs	r2, #0
 800d416:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800d418:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d41a:	b2da      	uxtb	r2, r3
 800d41c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d41e:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800d420:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d422:	785b      	ldrb	r3, [r3, #1]
 800d424:	4618      	mov	r0, r3
 800d426:	f7fe fc8b 	bl	800bd40 <disk_initialize>
 800d42a:	4603      	mov	r3, r0
 800d42c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800d430:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800d434:	f003 0301 	and.w	r3, r3, #1
 800d438:	2b00      	cmp	r3, #0
 800d43a:	d001      	beq.n	800d440 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800d43c:	2303      	movs	r3, #3
 800d43e:	e21e      	b.n	800d87e <find_volume+0x4f2>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800d440:	79fb      	ldrb	r3, [r7, #7]
 800d442:	2b00      	cmp	r3, #0
 800d444:	d007      	beq.n	800d456 <find_volume+0xca>
 800d446:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800d44a:	f003 0304 	and.w	r3, r3, #4
 800d44e:	2b00      	cmp	r3, #0
 800d450:	d001      	beq.n	800d456 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800d452:	230a      	movs	r3, #10
 800d454:	e213      	b.n	800d87e <find_volume+0x4f2>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 800d456:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d458:	7858      	ldrb	r0, [r3, #1]
 800d45a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d45c:	330c      	adds	r3, #12
 800d45e:	461a      	mov	r2, r3
 800d460:	2102      	movs	r1, #2
 800d462:	f7fe fcd3 	bl	800be0c <disk_ioctl>
 800d466:	4603      	mov	r3, r0
 800d468:	2b00      	cmp	r3, #0
 800d46a:	d001      	beq.n	800d470 <find_volume+0xe4>
 800d46c:	2301      	movs	r3, #1
 800d46e:	e206      	b.n	800d87e <find_volume+0x4f2>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 800d470:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d472:	899b      	ldrh	r3, [r3, #12]
 800d474:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d478:	d80d      	bhi.n	800d496 <find_volume+0x10a>
 800d47a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d47c:	899b      	ldrh	r3, [r3, #12]
 800d47e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d482:	d308      	bcc.n	800d496 <find_volume+0x10a>
 800d484:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d486:	899b      	ldrh	r3, [r3, #12]
 800d488:	461a      	mov	r2, r3
 800d48a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d48c:	899b      	ldrh	r3, [r3, #12]
 800d48e:	3b01      	subs	r3, #1
 800d490:	4013      	ands	r3, r2
 800d492:	2b00      	cmp	r3, #0
 800d494:	d001      	beq.n	800d49a <find_volume+0x10e>
 800d496:	2301      	movs	r3, #1
 800d498:	e1f1      	b.n	800d87e <find_volume+0x4f2>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800d49a:	2300      	movs	r3, #0
 800d49c:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800d49e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d4a0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800d4a2:	f7ff ff1d 	bl	800d2e0 <check_fs>
 800d4a6:	4603      	mov	r3, r0
 800d4a8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800d4ac:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800d4b0:	2b02      	cmp	r3, #2
 800d4b2:	d14b      	bne.n	800d54c <find_volume+0x1c0>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800d4b4:	2300      	movs	r3, #0
 800d4b6:	643b      	str	r3, [r7, #64]	; 0x40
 800d4b8:	e01f      	b.n	800d4fa <find_volume+0x16e>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800d4ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d4bc:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800d4c0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d4c2:	011b      	lsls	r3, r3, #4
 800d4c4:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800d4c8:	4413      	add	r3, r2
 800d4ca:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800d4cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d4ce:	3304      	adds	r3, #4
 800d4d0:	781b      	ldrb	r3, [r3, #0]
 800d4d2:	2b00      	cmp	r3, #0
 800d4d4:	d006      	beq.n	800d4e4 <find_volume+0x158>
 800d4d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d4d8:	3308      	adds	r3, #8
 800d4da:	4618      	mov	r0, r3
 800d4dc:	f7fe fccc 	bl	800be78 <ld_dword>
 800d4e0:	4602      	mov	r2, r0
 800d4e2:	e000      	b.n	800d4e6 <find_volume+0x15a>
 800d4e4:	2200      	movs	r2, #0
 800d4e6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d4e8:	009b      	lsls	r3, r3, #2
 800d4ea:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800d4ee:	440b      	add	r3, r1
 800d4f0:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800d4f4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d4f6:	3301      	adds	r3, #1
 800d4f8:	643b      	str	r3, [r7, #64]	; 0x40
 800d4fa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d4fc:	2b03      	cmp	r3, #3
 800d4fe:	d9dc      	bls.n	800d4ba <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800d500:	2300      	movs	r3, #0
 800d502:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800d504:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d506:	2b00      	cmp	r3, #0
 800d508:	d002      	beq.n	800d510 <find_volume+0x184>
 800d50a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d50c:	3b01      	subs	r3, #1
 800d50e:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800d510:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d512:	009b      	lsls	r3, r3, #2
 800d514:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800d518:	4413      	add	r3, r2
 800d51a:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800d51e:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800d520:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d522:	2b00      	cmp	r3, #0
 800d524:	d005      	beq.n	800d532 <find_volume+0x1a6>
 800d526:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d528:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800d52a:	f7ff fed9 	bl	800d2e0 <check_fs>
 800d52e:	4603      	mov	r3, r0
 800d530:	e000      	b.n	800d534 <find_volume+0x1a8>
 800d532:	2303      	movs	r3, #3
 800d534:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800d538:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800d53c:	2b01      	cmp	r3, #1
 800d53e:	d905      	bls.n	800d54c <find_volume+0x1c0>
 800d540:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d542:	3301      	adds	r3, #1
 800d544:	643b      	str	r3, [r7, #64]	; 0x40
 800d546:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d548:	2b03      	cmp	r3, #3
 800d54a:	d9e1      	bls.n	800d510 <find_volume+0x184>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800d54c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800d550:	2b04      	cmp	r3, #4
 800d552:	d101      	bne.n	800d558 <find_volume+0x1cc>
 800d554:	2301      	movs	r3, #1
 800d556:	e192      	b.n	800d87e <find_volume+0x4f2>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800d558:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800d55c:	2b01      	cmp	r3, #1
 800d55e:	d901      	bls.n	800d564 <find_volume+0x1d8>
 800d560:	230d      	movs	r3, #13
 800d562:	e18c      	b.n	800d87e <find_volume+0x4f2>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800d564:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d566:	3334      	adds	r3, #52	; 0x34
 800d568:	330b      	adds	r3, #11
 800d56a:	4618      	mov	r0, r3
 800d56c:	f7fe fc6c 	bl	800be48 <ld_word>
 800d570:	4603      	mov	r3, r0
 800d572:	461a      	mov	r2, r3
 800d574:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d576:	899b      	ldrh	r3, [r3, #12]
 800d578:	429a      	cmp	r2, r3
 800d57a:	d001      	beq.n	800d580 <find_volume+0x1f4>
 800d57c:	230d      	movs	r3, #13
 800d57e:	e17e      	b.n	800d87e <find_volume+0x4f2>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800d580:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d582:	3334      	adds	r3, #52	; 0x34
 800d584:	3316      	adds	r3, #22
 800d586:	4618      	mov	r0, r3
 800d588:	f7fe fc5e 	bl	800be48 <ld_word>
 800d58c:	4603      	mov	r3, r0
 800d58e:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800d590:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d592:	2b00      	cmp	r3, #0
 800d594:	d106      	bne.n	800d5a4 <find_volume+0x218>
 800d596:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d598:	3334      	adds	r3, #52	; 0x34
 800d59a:	3324      	adds	r3, #36	; 0x24
 800d59c:	4618      	mov	r0, r3
 800d59e:	f7fe fc6b 	bl	800be78 <ld_dword>
 800d5a2:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800d5a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d5a6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800d5a8:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800d5aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d5ac:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 800d5b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d5b2:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800d5b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d5b6:	789b      	ldrb	r3, [r3, #2]
 800d5b8:	2b01      	cmp	r3, #1
 800d5ba:	d005      	beq.n	800d5c8 <find_volume+0x23c>
 800d5bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d5be:	789b      	ldrb	r3, [r3, #2]
 800d5c0:	2b02      	cmp	r3, #2
 800d5c2:	d001      	beq.n	800d5c8 <find_volume+0x23c>
 800d5c4:	230d      	movs	r3, #13
 800d5c6:	e15a      	b.n	800d87e <find_volume+0x4f2>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800d5c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d5ca:	789b      	ldrb	r3, [r3, #2]
 800d5cc:	461a      	mov	r2, r3
 800d5ce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d5d0:	fb02 f303 	mul.w	r3, r2, r3
 800d5d4:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800d5d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d5d8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800d5dc:	b29a      	uxth	r2, r3
 800d5de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d5e0:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800d5e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d5e4:	895b      	ldrh	r3, [r3, #10]
 800d5e6:	2b00      	cmp	r3, #0
 800d5e8:	d008      	beq.n	800d5fc <find_volume+0x270>
 800d5ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d5ec:	895b      	ldrh	r3, [r3, #10]
 800d5ee:	461a      	mov	r2, r3
 800d5f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d5f2:	895b      	ldrh	r3, [r3, #10]
 800d5f4:	3b01      	subs	r3, #1
 800d5f6:	4013      	ands	r3, r2
 800d5f8:	2b00      	cmp	r3, #0
 800d5fa:	d001      	beq.n	800d600 <find_volume+0x274>
 800d5fc:	230d      	movs	r3, #13
 800d5fe:	e13e      	b.n	800d87e <find_volume+0x4f2>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800d600:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d602:	3334      	adds	r3, #52	; 0x34
 800d604:	3311      	adds	r3, #17
 800d606:	4618      	mov	r0, r3
 800d608:	f7fe fc1e 	bl	800be48 <ld_word>
 800d60c:	4603      	mov	r3, r0
 800d60e:	461a      	mov	r2, r3
 800d610:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d612:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800d614:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d616:	891b      	ldrh	r3, [r3, #8]
 800d618:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d61a:	8992      	ldrh	r2, [r2, #12]
 800d61c:	0952      	lsrs	r2, r2, #5
 800d61e:	b292      	uxth	r2, r2
 800d620:	fbb3 f1f2 	udiv	r1, r3, r2
 800d624:	fb02 f201 	mul.w	r2, r2, r1
 800d628:	1a9b      	subs	r3, r3, r2
 800d62a:	b29b      	uxth	r3, r3
 800d62c:	2b00      	cmp	r3, #0
 800d62e:	d001      	beq.n	800d634 <find_volume+0x2a8>
 800d630:	230d      	movs	r3, #13
 800d632:	e124      	b.n	800d87e <find_volume+0x4f2>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800d634:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d636:	3334      	adds	r3, #52	; 0x34
 800d638:	3313      	adds	r3, #19
 800d63a:	4618      	mov	r0, r3
 800d63c:	f7fe fc04 	bl	800be48 <ld_word>
 800d640:	4603      	mov	r3, r0
 800d642:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800d644:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d646:	2b00      	cmp	r3, #0
 800d648:	d106      	bne.n	800d658 <find_volume+0x2cc>
 800d64a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d64c:	3334      	adds	r3, #52	; 0x34
 800d64e:	3320      	adds	r3, #32
 800d650:	4618      	mov	r0, r3
 800d652:	f7fe fc11 	bl	800be78 <ld_dword>
 800d656:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800d658:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d65a:	3334      	adds	r3, #52	; 0x34
 800d65c:	330e      	adds	r3, #14
 800d65e:	4618      	mov	r0, r3
 800d660:	f7fe fbf2 	bl	800be48 <ld_word>
 800d664:	4603      	mov	r3, r0
 800d666:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800d668:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800d66a:	2b00      	cmp	r3, #0
 800d66c:	d104      	bne.n	800d678 <find_volume+0x2ec>
 800d66e:	230d      	movs	r3, #13
 800d670:	e105      	b.n	800d87e <find_volume+0x4f2>
 800d672:	bf00      	nop
 800d674:	200000cc 	.word	0x200000cc

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800d678:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800d67a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d67c:	4413      	add	r3, r2
 800d67e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d680:	8911      	ldrh	r1, [r2, #8]
 800d682:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d684:	8992      	ldrh	r2, [r2, #12]
 800d686:	0952      	lsrs	r2, r2, #5
 800d688:	b292      	uxth	r2, r2
 800d68a:	fbb1 f2f2 	udiv	r2, r1, r2
 800d68e:	b292      	uxth	r2, r2
 800d690:	4413      	add	r3, r2
 800d692:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800d694:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800d696:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d698:	429a      	cmp	r2, r3
 800d69a:	d201      	bcs.n	800d6a0 <find_volume+0x314>
 800d69c:	230d      	movs	r3, #13
 800d69e:	e0ee      	b.n	800d87e <find_volume+0x4f2>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800d6a0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800d6a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d6a4:	1ad3      	subs	r3, r2, r3
 800d6a6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d6a8:	8952      	ldrh	r2, [r2, #10]
 800d6aa:	fbb3 f3f2 	udiv	r3, r3, r2
 800d6ae:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800d6b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d6b2:	2b00      	cmp	r3, #0
 800d6b4:	d101      	bne.n	800d6ba <find_volume+0x32e>
 800d6b6:	230d      	movs	r3, #13
 800d6b8:	e0e1      	b.n	800d87e <find_volume+0x4f2>
		fmt = FS_FAT32;
 800d6ba:	2303      	movs	r3, #3
 800d6bc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800d6c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d6c2:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800d6c6:	4293      	cmp	r3, r2
 800d6c8:	d802      	bhi.n	800d6d0 <find_volume+0x344>
 800d6ca:	2302      	movs	r3, #2
 800d6cc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800d6d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d6d2:	f640 72f5 	movw	r2, #4085	; 0xff5
 800d6d6:	4293      	cmp	r3, r2
 800d6d8:	d802      	bhi.n	800d6e0 <find_volume+0x354>
 800d6da:	2301      	movs	r3, #1
 800d6dc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800d6e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d6e2:	1c9a      	adds	r2, r3, #2
 800d6e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d6e6:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 800d6e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d6ea:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800d6ec:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800d6ee:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800d6f0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d6f2:	441a      	add	r2, r3
 800d6f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d6f6:	625a      	str	r2, [r3, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 800d6f8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800d6fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d6fc:	441a      	add	r2, r3
 800d6fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d700:	62da      	str	r2, [r3, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 800d702:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800d706:	2b03      	cmp	r3, #3
 800d708:	d11e      	bne.n	800d748 <find_volume+0x3bc>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800d70a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d70c:	3334      	adds	r3, #52	; 0x34
 800d70e:	332a      	adds	r3, #42	; 0x2a
 800d710:	4618      	mov	r0, r3
 800d712:	f7fe fb99 	bl	800be48 <ld_word>
 800d716:	4603      	mov	r3, r0
 800d718:	2b00      	cmp	r3, #0
 800d71a:	d001      	beq.n	800d720 <find_volume+0x394>
 800d71c:	230d      	movs	r3, #13
 800d71e:	e0ae      	b.n	800d87e <find_volume+0x4f2>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800d720:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d722:	891b      	ldrh	r3, [r3, #8]
 800d724:	2b00      	cmp	r3, #0
 800d726:	d001      	beq.n	800d72c <find_volume+0x3a0>
 800d728:	230d      	movs	r3, #13
 800d72a:	e0a8      	b.n	800d87e <find_volume+0x4f2>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800d72c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d72e:	3334      	adds	r3, #52	; 0x34
 800d730:	332c      	adds	r3, #44	; 0x2c
 800d732:	4618      	mov	r0, r3
 800d734:	f7fe fba0 	bl	800be78 <ld_dword>
 800d738:	4602      	mov	r2, r0
 800d73a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d73c:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800d73e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d740:	699b      	ldr	r3, [r3, #24]
 800d742:	009b      	lsls	r3, r3, #2
 800d744:	647b      	str	r3, [r7, #68]	; 0x44
 800d746:	e01f      	b.n	800d788 <find_volume+0x3fc>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800d748:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d74a:	891b      	ldrh	r3, [r3, #8]
 800d74c:	2b00      	cmp	r3, #0
 800d74e:	d101      	bne.n	800d754 <find_volume+0x3c8>
 800d750:	230d      	movs	r3, #13
 800d752:	e094      	b.n	800d87e <find_volume+0x4f2>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800d754:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d756:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800d758:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d75a:	441a      	add	r2, r3
 800d75c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d75e:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800d760:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800d764:	2b02      	cmp	r3, #2
 800d766:	d103      	bne.n	800d770 <find_volume+0x3e4>
 800d768:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d76a:	699b      	ldr	r3, [r3, #24]
 800d76c:	005b      	lsls	r3, r3, #1
 800d76e:	e00a      	b.n	800d786 <find_volume+0x3fa>
 800d770:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d772:	699a      	ldr	r2, [r3, #24]
 800d774:	4613      	mov	r3, r2
 800d776:	005b      	lsls	r3, r3, #1
 800d778:	4413      	add	r3, r2
 800d77a:	085a      	lsrs	r2, r3, #1
 800d77c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d77e:	699b      	ldr	r3, [r3, #24]
 800d780:	f003 0301 	and.w	r3, r3, #1
 800d784:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800d786:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800d788:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d78a:	69da      	ldr	r2, [r3, #28]
 800d78c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d78e:	899b      	ldrh	r3, [r3, #12]
 800d790:	4619      	mov	r1, r3
 800d792:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d794:	440b      	add	r3, r1
 800d796:	3b01      	subs	r3, #1
 800d798:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800d79a:	8989      	ldrh	r1, [r1, #12]
 800d79c:	fbb3 f3f1 	udiv	r3, r3, r1
 800d7a0:	429a      	cmp	r2, r3
 800d7a2:	d201      	bcs.n	800d7a8 <find_volume+0x41c>
 800d7a4:	230d      	movs	r3, #13
 800d7a6:	e06a      	b.n	800d87e <find_volume+0x4f2>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800d7a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d7aa:	f04f 32ff 	mov.w	r2, #4294967295
 800d7ae:	615a      	str	r2, [r3, #20]
 800d7b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d7b2:	695a      	ldr	r2, [r3, #20]
 800d7b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d7b6:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 800d7b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d7ba:	2280      	movs	r2, #128	; 0x80
 800d7bc:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800d7be:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800d7c2:	2b03      	cmp	r3, #3
 800d7c4:	d149      	bne.n	800d85a <find_volume+0x4ce>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800d7c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d7c8:	3334      	adds	r3, #52	; 0x34
 800d7ca:	3330      	adds	r3, #48	; 0x30
 800d7cc:	4618      	mov	r0, r3
 800d7ce:	f7fe fb3b 	bl	800be48 <ld_word>
 800d7d2:	4603      	mov	r3, r0
 800d7d4:	2b01      	cmp	r3, #1
 800d7d6:	d140      	bne.n	800d85a <find_volume+0x4ce>
			&& move_window(fs, bsect + 1) == FR_OK)
 800d7d8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d7da:	3301      	adds	r3, #1
 800d7dc:	4619      	mov	r1, r3
 800d7de:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800d7e0:	f7fe fde2 	bl	800c3a8 <move_window>
 800d7e4:	4603      	mov	r3, r0
 800d7e6:	2b00      	cmp	r3, #0
 800d7e8:	d137      	bne.n	800d85a <find_volume+0x4ce>
		{
			fs->fsi_flag = 0;
 800d7ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d7ec:	2200      	movs	r2, #0
 800d7ee:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800d7f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d7f2:	3334      	adds	r3, #52	; 0x34
 800d7f4:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800d7f8:	4618      	mov	r0, r3
 800d7fa:	f7fe fb25 	bl	800be48 <ld_word>
 800d7fe:	4603      	mov	r3, r0
 800d800:	461a      	mov	r2, r3
 800d802:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800d806:	429a      	cmp	r2, r3
 800d808:	d127      	bne.n	800d85a <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800d80a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d80c:	3334      	adds	r3, #52	; 0x34
 800d80e:	4618      	mov	r0, r3
 800d810:	f7fe fb32 	bl	800be78 <ld_dword>
 800d814:	4603      	mov	r3, r0
 800d816:	4a1c      	ldr	r2, [pc, #112]	; (800d888 <find_volume+0x4fc>)
 800d818:	4293      	cmp	r3, r2
 800d81a:	d11e      	bne.n	800d85a <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800d81c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d81e:	3334      	adds	r3, #52	; 0x34
 800d820:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800d824:	4618      	mov	r0, r3
 800d826:	f7fe fb27 	bl	800be78 <ld_dword>
 800d82a:	4603      	mov	r3, r0
 800d82c:	4a17      	ldr	r2, [pc, #92]	; (800d88c <find_volume+0x500>)
 800d82e:	4293      	cmp	r3, r2
 800d830:	d113      	bne.n	800d85a <find_volume+0x4ce>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800d832:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d834:	3334      	adds	r3, #52	; 0x34
 800d836:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800d83a:	4618      	mov	r0, r3
 800d83c:	f7fe fb1c 	bl	800be78 <ld_dword>
 800d840:	4602      	mov	r2, r0
 800d842:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d844:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800d846:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d848:	3334      	adds	r3, #52	; 0x34
 800d84a:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800d84e:	4618      	mov	r0, r3
 800d850:	f7fe fb12 	bl	800be78 <ld_dword>
 800d854:	4602      	mov	r2, r0
 800d856:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d858:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800d85a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d85c:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800d860:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800d862:	4b0b      	ldr	r3, [pc, #44]	; (800d890 <find_volume+0x504>)
 800d864:	881b      	ldrh	r3, [r3, #0]
 800d866:	3301      	adds	r3, #1
 800d868:	b29a      	uxth	r2, r3
 800d86a:	4b09      	ldr	r3, [pc, #36]	; (800d890 <find_volume+0x504>)
 800d86c:	801a      	strh	r2, [r3, #0]
 800d86e:	4b08      	ldr	r3, [pc, #32]	; (800d890 <find_volume+0x504>)
 800d870:	881a      	ldrh	r2, [r3, #0]
 800d872:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d874:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800d876:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800d878:	f7fe fd2e 	bl	800c2d8 <clear_lock>
#endif
	return FR_OK;
 800d87c:	2300      	movs	r3, #0
}
 800d87e:	4618      	mov	r0, r3
 800d880:	3758      	adds	r7, #88	; 0x58
 800d882:	46bd      	mov	sp, r7
 800d884:	bd80      	pop	{r7, pc}
 800d886:	bf00      	nop
 800d888:	41615252 	.word	0x41615252
 800d88c:	61417272 	.word	0x61417272
 800d890:	200000d0 	.word	0x200000d0

0800d894 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800d894:	b580      	push	{r7, lr}
 800d896:	b084      	sub	sp, #16
 800d898:	af00      	add	r7, sp, #0
 800d89a:	6078      	str	r0, [r7, #4]
 800d89c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800d89e:	2309      	movs	r3, #9
 800d8a0:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800d8a2:	687b      	ldr	r3, [r7, #4]
 800d8a4:	2b00      	cmp	r3, #0
 800d8a6:	d01c      	beq.n	800d8e2 <validate+0x4e>
 800d8a8:	687b      	ldr	r3, [r7, #4]
 800d8aa:	681b      	ldr	r3, [r3, #0]
 800d8ac:	2b00      	cmp	r3, #0
 800d8ae:	d018      	beq.n	800d8e2 <validate+0x4e>
 800d8b0:	687b      	ldr	r3, [r7, #4]
 800d8b2:	681b      	ldr	r3, [r3, #0]
 800d8b4:	781b      	ldrb	r3, [r3, #0]
 800d8b6:	2b00      	cmp	r3, #0
 800d8b8:	d013      	beq.n	800d8e2 <validate+0x4e>
 800d8ba:	687b      	ldr	r3, [r7, #4]
 800d8bc:	889a      	ldrh	r2, [r3, #4]
 800d8be:	687b      	ldr	r3, [r7, #4]
 800d8c0:	681b      	ldr	r3, [r3, #0]
 800d8c2:	88db      	ldrh	r3, [r3, #6]
 800d8c4:	429a      	cmp	r2, r3
 800d8c6:	d10c      	bne.n	800d8e2 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800d8c8:	687b      	ldr	r3, [r7, #4]
 800d8ca:	681b      	ldr	r3, [r3, #0]
 800d8cc:	785b      	ldrb	r3, [r3, #1]
 800d8ce:	4618      	mov	r0, r3
 800d8d0:	f7fe fa1c 	bl	800bd0c <disk_status>
 800d8d4:	4603      	mov	r3, r0
 800d8d6:	f003 0301 	and.w	r3, r3, #1
 800d8da:	2b00      	cmp	r3, #0
 800d8dc:	d101      	bne.n	800d8e2 <validate+0x4e>
			res = FR_OK;
 800d8de:	2300      	movs	r3, #0
 800d8e0:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800d8e2:	7bfb      	ldrb	r3, [r7, #15]
 800d8e4:	2b00      	cmp	r3, #0
 800d8e6:	d102      	bne.n	800d8ee <validate+0x5a>
 800d8e8:	687b      	ldr	r3, [r7, #4]
 800d8ea:	681b      	ldr	r3, [r3, #0]
 800d8ec:	e000      	b.n	800d8f0 <validate+0x5c>
 800d8ee:	2300      	movs	r3, #0
 800d8f0:	683a      	ldr	r2, [r7, #0]
 800d8f2:	6013      	str	r3, [r2, #0]
	return res;
 800d8f4:	7bfb      	ldrb	r3, [r7, #15]
}
 800d8f6:	4618      	mov	r0, r3
 800d8f8:	3710      	adds	r7, #16
 800d8fa:	46bd      	mov	sp, r7
 800d8fc:	bd80      	pop	{r7, pc}
	...

0800d900 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800d900:	b580      	push	{r7, lr}
 800d902:	b088      	sub	sp, #32
 800d904:	af00      	add	r7, sp, #0
 800d906:	60f8      	str	r0, [r7, #12]
 800d908:	60b9      	str	r1, [r7, #8]
 800d90a:	4613      	mov	r3, r2
 800d90c:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800d90e:	68bb      	ldr	r3, [r7, #8]
 800d910:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800d912:	f107 0310 	add.w	r3, r7, #16
 800d916:	4618      	mov	r0, r3
 800d918:	f7ff fc9e 	bl	800d258 <get_ldnumber>
 800d91c:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800d91e:	69fb      	ldr	r3, [r7, #28]
 800d920:	2b00      	cmp	r3, #0
 800d922:	da01      	bge.n	800d928 <f_mount+0x28>
 800d924:	230b      	movs	r3, #11
 800d926:	e02b      	b.n	800d980 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800d928:	4a17      	ldr	r2, [pc, #92]	; (800d988 <f_mount+0x88>)
 800d92a:	69fb      	ldr	r3, [r7, #28]
 800d92c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d930:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800d932:	69bb      	ldr	r3, [r7, #24]
 800d934:	2b00      	cmp	r3, #0
 800d936:	d005      	beq.n	800d944 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800d938:	69b8      	ldr	r0, [r7, #24]
 800d93a:	f7fe fccd 	bl	800c2d8 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800d93e:	69bb      	ldr	r3, [r7, #24]
 800d940:	2200      	movs	r2, #0
 800d942:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800d944:	68fb      	ldr	r3, [r7, #12]
 800d946:	2b00      	cmp	r3, #0
 800d948:	d002      	beq.n	800d950 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800d94a:	68fb      	ldr	r3, [r7, #12]
 800d94c:	2200      	movs	r2, #0
 800d94e:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800d950:	68fa      	ldr	r2, [r7, #12]
 800d952:	490d      	ldr	r1, [pc, #52]	; (800d988 <f_mount+0x88>)
 800d954:	69fb      	ldr	r3, [r7, #28]
 800d956:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800d95a:	68fb      	ldr	r3, [r7, #12]
 800d95c:	2b00      	cmp	r3, #0
 800d95e:	d002      	beq.n	800d966 <f_mount+0x66>
 800d960:	79fb      	ldrb	r3, [r7, #7]
 800d962:	2b01      	cmp	r3, #1
 800d964:	d001      	beq.n	800d96a <f_mount+0x6a>
 800d966:	2300      	movs	r3, #0
 800d968:	e00a      	b.n	800d980 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800d96a:	f107 010c 	add.w	r1, r7, #12
 800d96e:	f107 0308 	add.w	r3, r7, #8
 800d972:	2200      	movs	r2, #0
 800d974:	4618      	mov	r0, r3
 800d976:	f7ff fd09 	bl	800d38c <find_volume>
 800d97a:	4603      	mov	r3, r0
 800d97c:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800d97e:	7dfb      	ldrb	r3, [r7, #23]
}
 800d980:	4618      	mov	r0, r3
 800d982:	3720      	adds	r7, #32
 800d984:	46bd      	mov	sp, r7
 800d986:	bd80      	pop	{r7, pc}
 800d988:	200000cc 	.word	0x200000cc

0800d98c <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800d98c:	b580      	push	{r7, lr}
 800d98e:	b098      	sub	sp, #96	; 0x60
 800d990:	af00      	add	r7, sp, #0
 800d992:	60f8      	str	r0, [r7, #12]
 800d994:	60b9      	str	r1, [r7, #8]
 800d996:	4613      	mov	r3, r2
 800d998:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800d99a:	68fb      	ldr	r3, [r7, #12]
 800d99c:	2b00      	cmp	r3, #0
 800d99e:	d101      	bne.n	800d9a4 <f_open+0x18>
 800d9a0:	2309      	movs	r3, #9
 800d9a2:	e1bb      	b.n	800dd1c <f_open+0x390>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800d9a4:	79fb      	ldrb	r3, [r7, #7]
 800d9a6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d9aa:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800d9ac:	79fa      	ldrb	r2, [r7, #7]
 800d9ae:	f107 0110 	add.w	r1, r7, #16
 800d9b2:	f107 0308 	add.w	r3, r7, #8
 800d9b6:	4618      	mov	r0, r3
 800d9b8:	f7ff fce8 	bl	800d38c <find_volume>
 800d9bc:	4603      	mov	r3, r0
 800d9be:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 800d9c2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d9c6:	2b00      	cmp	r3, #0
 800d9c8:	f040 819f 	bne.w	800dd0a <f_open+0x37e>
		dj.obj.fs = fs;
 800d9cc:	693b      	ldr	r3, [r7, #16]
 800d9ce:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800d9d0:	68ba      	ldr	r2, [r7, #8]
 800d9d2:	f107 0314 	add.w	r3, r7, #20
 800d9d6:	4611      	mov	r1, r2
 800d9d8:	4618      	mov	r0, r3
 800d9da:	f7ff fbc7 	bl	800d16c <follow_path>
 800d9de:	4603      	mov	r3, r0
 800d9e0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800d9e4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d9e8:	2b00      	cmp	r3, #0
 800d9ea:	d11a      	bne.n	800da22 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800d9ec:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800d9f0:	b25b      	sxtb	r3, r3
 800d9f2:	2b00      	cmp	r3, #0
 800d9f4:	da03      	bge.n	800d9fe <f_open+0x72>
				res = FR_INVALID_NAME;
 800d9f6:	2306      	movs	r3, #6
 800d9f8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800d9fc:	e011      	b.n	800da22 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800d9fe:	79fb      	ldrb	r3, [r7, #7]
 800da00:	f023 0301 	bic.w	r3, r3, #1
 800da04:	2b00      	cmp	r3, #0
 800da06:	bf14      	ite	ne
 800da08:	2301      	movne	r3, #1
 800da0a:	2300      	moveq	r3, #0
 800da0c:	b2db      	uxtb	r3, r3
 800da0e:	461a      	mov	r2, r3
 800da10:	f107 0314 	add.w	r3, r7, #20
 800da14:	4611      	mov	r1, r2
 800da16:	4618      	mov	r0, r3
 800da18:	f7fe fb16 	bl	800c048 <chk_lock>
 800da1c:	4603      	mov	r3, r0
 800da1e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800da22:	79fb      	ldrb	r3, [r7, #7]
 800da24:	f003 031c 	and.w	r3, r3, #28
 800da28:	2b00      	cmp	r3, #0
 800da2a:	d07f      	beq.n	800db2c <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 800da2c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800da30:	2b00      	cmp	r3, #0
 800da32:	d017      	beq.n	800da64 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800da34:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800da38:	2b04      	cmp	r3, #4
 800da3a:	d10e      	bne.n	800da5a <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800da3c:	f7fe fb60 	bl	800c100 <enq_lock>
 800da40:	4603      	mov	r3, r0
 800da42:	2b00      	cmp	r3, #0
 800da44:	d006      	beq.n	800da54 <f_open+0xc8>
 800da46:	f107 0314 	add.w	r3, r7, #20
 800da4a:	4618      	mov	r0, r3
 800da4c:	f7ff fac8 	bl	800cfe0 <dir_register>
 800da50:	4603      	mov	r3, r0
 800da52:	e000      	b.n	800da56 <f_open+0xca>
 800da54:	2312      	movs	r3, #18
 800da56:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800da5a:	79fb      	ldrb	r3, [r7, #7]
 800da5c:	f043 0308 	orr.w	r3, r3, #8
 800da60:	71fb      	strb	r3, [r7, #7]
 800da62:	e010      	b.n	800da86 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800da64:	7ebb      	ldrb	r3, [r7, #26]
 800da66:	f003 0311 	and.w	r3, r3, #17
 800da6a:	2b00      	cmp	r3, #0
 800da6c:	d003      	beq.n	800da76 <f_open+0xea>
					res = FR_DENIED;
 800da6e:	2307      	movs	r3, #7
 800da70:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800da74:	e007      	b.n	800da86 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800da76:	79fb      	ldrb	r3, [r7, #7]
 800da78:	f003 0304 	and.w	r3, r3, #4
 800da7c:	2b00      	cmp	r3, #0
 800da7e:	d002      	beq.n	800da86 <f_open+0xfa>
 800da80:	2308      	movs	r3, #8
 800da82:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800da86:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800da8a:	2b00      	cmp	r3, #0
 800da8c:	d168      	bne.n	800db60 <f_open+0x1d4>
 800da8e:	79fb      	ldrb	r3, [r7, #7]
 800da90:	f003 0308 	and.w	r3, r3, #8
 800da94:	2b00      	cmp	r3, #0
 800da96:	d063      	beq.n	800db60 <f_open+0x1d4>
				dw = GET_FATTIME();
 800da98:	f7fa fdf4 	bl	8008684 <get_fattime>
 800da9c:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800da9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800daa0:	330e      	adds	r3, #14
 800daa2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800daa4:	4618      	mov	r0, r3
 800daa6:	f7fe fa25 	bl	800bef4 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800daaa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800daac:	3316      	adds	r3, #22
 800daae:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800dab0:	4618      	mov	r0, r3
 800dab2:	f7fe fa1f 	bl	800bef4 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800dab6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dab8:	330b      	adds	r3, #11
 800daba:	2220      	movs	r2, #32
 800dabc:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800dabe:	693b      	ldr	r3, [r7, #16]
 800dac0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800dac2:	4611      	mov	r1, r2
 800dac4:	4618      	mov	r0, r3
 800dac6:	f7ff f9f7 	bl	800ceb8 <ld_clust>
 800daca:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800dacc:	693b      	ldr	r3, [r7, #16]
 800dace:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800dad0:	2200      	movs	r2, #0
 800dad2:	4618      	mov	r0, r3
 800dad4:	f7ff fa0f 	bl	800cef6 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800dad8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dada:	331c      	adds	r3, #28
 800dadc:	2100      	movs	r1, #0
 800dade:	4618      	mov	r0, r3
 800dae0:	f7fe fa08 	bl	800bef4 <st_dword>
					fs->wflag = 1;
 800dae4:	693b      	ldr	r3, [r7, #16]
 800dae6:	2201      	movs	r2, #1
 800dae8:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800daea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800daec:	2b00      	cmp	r3, #0
 800daee:	d037      	beq.n	800db60 <f_open+0x1d4>
						dw = fs->winsect;
 800daf0:	693b      	ldr	r3, [r7, #16]
 800daf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800daf4:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800daf6:	f107 0314 	add.w	r3, r7, #20
 800dafa:	2200      	movs	r2, #0
 800dafc:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800dafe:	4618      	mov	r0, r3
 800db00:	f7fe feff 	bl	800c902 <remove_chain>
 800db04:	4603      	mov	r3, r0
 800db06:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 800db0a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800db0e:	2b00      	cmp	r3, #0
 800db10:	d126      	bne.n	800db60 <f_open+0x1d4>
							res = move_window(fs, dw);
 800db12:	693b      	ldr	r3, [r7, #16]
 800db14:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800db16:	4618      	mov	r0, r3
 800db18:	f7fe fc46 	bl	800c3a8 <move_window>
 800db1c:	4603      	mov	r3, r0
 800db1e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800db22:	693b      	ldr	r3, [r7, #16]
 800db24:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800db26:	3a01      	subs	r2, #1
 800db28:	611a      	str	r2, [r3, #16]
 800db2a:	e019      	b.n	800db60 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800db2c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800db30:	2b00      	cmp	r3, #0
 800db32:	d115      	bne.n	800db60 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800db34:	7ebb      	ldrb	r3, [r7, #26]
 800db36:	f003 0310 	and.w	r3, r3, #16
 800db3a:	2b00      	cmp	r3, #0
 800db3c:	d003      	beq.n	800db46 <f_open+0x1ba>
					res = FR_NO_FILE;
 800db3e:	2304      	movs	r3, #4
 800db40:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800db44:	e00c      	b.n	800db60 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800db46:	79fb      	ldrb	r3, [r7, #7]
 800db48:	f003 0302 	and.w	r3, r3, #2
 800db4c:	2b00      	cmp	r3, #0
 800db4e:	d007      	beq.n	800db60 <f_open+0x1d4>
 800db50:	7ebb      	ldrb	r3, [r7, #26]
 800db52:	f003 0301 	and.w	r3, r3, #1
 800db56:	2b00      	cmp	r3, #0
 800db58:	d002      	beq.n	800db60 <f_open+0x1d4>
						res = FR_DENIED;
 800db5a:	2307      	movs	r3, #7
 800db5c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800db60:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800db64:	2b00      	cmp	r3, #0
 800db66:	d128      	bne.n	800dbba <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800db68:	79fb      	ldrb	r3, [r7, #7]
 800db6a:	f003 0308 	and.w	r3, r3, #8
 800db6e:	2b00      	cmp	r3, #0
 800db70:	d003      	beq.n	800db7a <f_open+0x1ee>
				mode |= FA_MODIFIED;
 800db72:	79fb      	ldrb	r3, [r7, #7]
 800db74:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800db78:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800db7a:	693b      	ldr	r3, [r7, #16]
 800db7c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800db7e:	68fb      	ldr	r3, [r7, #12]
 800db80:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800db82:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800db84:	68fb      	ldr	r3, [r7, #12]
 800db86:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800db88:	79fb      	ldrb	r3, [r7, #7]
 800db8a:	f023 0301 	bic.w	r3, r3, #1
 800db8e:	2b00      	cmp	r3, #0
 800db90:	bf14      	ite	ne
 800db92:	2301      	movne	r3, #1
 800db94:	2300      	moveq	r3, #0
 800db96:	b2db      	uxtb	r3, r3
 800db98:	461a      	mov	r2, r3
 800db9a:	f107 0314 	add.w	r3, r7, #20
 800db9e:	4611      	mov	r1, r2
 800dba0:	4618      	mov	r0, r3
 800dba2:	f7fe facf 	bl	800c144 <inc_lock>
 800dba6:	4602      	mov	r2, r0
 800dba8:	68fb      	ldr	r3, [r7, #12]
 800dbaa:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800dbac:	68fb      	ldr	r3, [r7, #12]
 800dbae:	691b      	ldr	r3, [r3, #16]
 800dbb0:	2b00      	cmp	r3, #0
 800dbb2:	d102      	bne.n	800dbba <f_open+0x22e>
 800dbb4:	2302      	movs	r3, #2
 800dbb6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800dbba:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800dbbe:	2b00      	cmp	r3, #0
 800dbc0:	f040 80a3 	bne.w	800dd0a <f_open+0x37e>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800dbc4:	693b      	ldr	r3, [r7, #16]
 800dbc6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800dbc8:	4611      	mov	r1, r2
 800dbca:	4618      	mov	r0, r3
 800dbcc:	f7ff f974 	bl	800ceb8 <ld_clust>
 800dbd0:	4602      	mov	r2, r0
 800dbd2:	68fb      	ldr	r3, [r7, #12]
 800dbd4:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800dbd6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dbd8:	331c      	adds	r3, #28
 800dbda:	4618      	mov	r0, r3
 800dbdc:	f7fe f94c 	bl	800be78 <ld_dword>
 800dbe0:	4602      	mov	r2, r0
 800dbe2:	68fb      	ldr	r3, [r7, #12]
 800dbe4:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800dbe6:	68fb      	ldr	r3, [r7, #12]
 800dbe8:	2200      	movs	r2, #0
 800dbea:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800dbec:	693a      	ldr	r2, [r7, #16]
 800dbee:	68fb      	ldr	r3, [r7, #12]
 800dbf0:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800dbf2:	693b      	ldr	r3, [r7, #16]
 800dbf4:	88da      	ldrh	r2, [r3, #6]
 800dbf6:	68fb      	ldr	r3, [r7, #12]
 800dbf8:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800dbfa:	68fb      	ldr	r3, [r7, #12]
 800dbfc:	79fa      	ldrb	r2, [r7, #7]
 800dbfe:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800dc00:	68fb      	ldr	r3, [r7, #12]
 800dc02:	2200      	movs	r2, #0
 800dc04:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800dc06:	68fb      	ldr	r3, [r7, #12]
 800dc08:	2200      	movs	r2, #0
 800dc0a:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800dc0c:	68fb      	ldr	r3, [r7, #12]
 800dc0e:	2200      	movs	r2, #0
 800dc10:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800dc12:	68fb      	ldr	r3, [r7, #12]
 800dc14:	3330      	adds	r3, #48	; 0x30
 800dc16:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800dc1a:	2100      	movs	r1, #0
 800dc1c:	4618      	mov	r0, r3
 800dc1e:	f7fe f9b6 	bl	800bf8e <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800dc22:	79fb      	ldrb	r3, [r7, #7]
 800dc24:	f003 0320 	and.w	r3, r3, #32
 800dc28:	2b00      	cmp	r3, #0
 800dc2a:	d06e      	beq.n	800dd0a <f_open+0x37e>
 800dc2c:	68fb      	ldr	r3, [r7, #12]
 800dc2e:	68db      	ldr	r3, [r3, #12]
 800dc30:	2b00      	cmp	r3, #0
 800dc32:	d06a      	beq.n	800dd0a <f_open+0x37e>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800dc34:	68fb      	ldr	r3, [r7, #12]
 800dc36:	68da      	ldr	r2, [r3, #12]
 800dc38:	68fb      	ldr	r3, [r7, #12]
 800dc3a:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800dc3c:	693b      	ldr	r3, [r7, #16]
 800dc3e:	895b      	ldrh	r3, [r3, #10]
 800dc40:	461a      	mov	r2, r3
 800dc42:	693b      	ldr	r3, [r7, #16]
 800dc44:	899b      	ldrh	r3, [r3, #12]
 800dc46:	fb03 f302 	mul.w	r3, r3, r2
 800dc4a:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800dc4c:	68fb      	ldr	r3, [r7, #12]
 800dc4e:	689b      	ldr	r3, [r3, #8]
 800dc50:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800dc52:	68fb      	ldr	r3, [r7, #12]
 800dc54:	68db      	ldr	r3, [r3, #12]
 800dc56:	657b      	str	r3, [r7, #84]	; 0x54
 800dc58:	e016      	b.n	800dc88 <f_open+0x2fc>
					clst = get_fat(&fp->obj, clst);
 800dc5a:	68fb      	ldr	r3, [r7, #12]
 800dc5c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800dc5e:	4618      	mov	r0, r3
 800dc60:	f7fe fc5f 	bl	800c522 <get_fat>
 800dc64:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800dc66:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800dc68:	2b01      	cmp	r3, #1
 800dc6a:	d802      	bhi.n	800dc72 <f_open+0x2e6>
 800dc6c:	2302      	movs	r3, #2
 800dc6e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800dc72:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800dc74:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dc78:	d102      	bne.n	800dc80 <f_open+0x2f4>
 800dc7a:	2301      	movs	r3, #1
 800dc7c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800dc80:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800dc82:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800dc84:	1ad3      	subs	r3, r2, r3
 800dc86:	657b      	str	r3, [r7, #84]	; 0x54
 800dc88:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800dc8c:	2b00      	cmp	r3, #0
 800dc8e:	d103      	bne.n	800dc98 <f_open+0x30c>
 800dc90:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800dc92:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800dc94:	429a      	cmp	r2, r3
 800dc96:	d8e0      	bhi.n	800dc5a <f_open+0x2ce>
				}
				fp->clust = clst;
 800dc98:	68fb      	ldr	r3, [r7, #12]
 800dc9a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800dc9c:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800dc9e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800dca2:	2b00      	cmp	r3, #0
 800dca4:	d131      	bne.n	800dd0a <f_open+0x37e>
 800dca6:	693b      	ldr	r3, [r7, #16]
 800dca8:	899b      	ldrh	r3, [r3, #12]
 800dcaa:	461a      	mov	r2, r3
 800dcac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800dcae:	fbb3 f1f2 	udiv	r1, r3, r2
 800dcb2:	fb02 f201 	mul.w	r2, r2, r1
 800dcb6:	1a9b      	subs	r3, r3, r2
 800dcb8:	2b00      	cmp	r3, #0
 800dcba:	d026      	beq.n	800dd0a <f_open+0x37e>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800dcbc:	693b      	ldr	r3, [r7, #16]
 800dcbe:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800dcc0:	4618      	mov	r0, r3
 800dcc2:	f7fe fc0f 	bl	800c4e4 <clust2sect>
 800dcc6:	6478      	str	r0, [r7, #68]	; 0x44
 800dcc8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800dcca:	2b00      	cmp	r3, #0
 800dccc:	d103      	bne.n	800dcd6 <f_open+0x34a>
						res = FR_INT_ERR;
 800dcce:	2302      	movs	r3, #2
 800dcd0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800dcd4:	e019      	b.n	800dd0a <f_open+0x37e>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800dcd6:	693b      	ldr	r3, [r7, #16]
 800dcd8:	899b      	ldrh	r3, [r3, #12]
 800dcda:	461a      	mov	r2, r3
 800dcdc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800dcde:	fbb3 f2f2 	udiv	r2, r3, r2
 800dce2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800dce4:	441a      	add	r2, r3
 800dce6:	68fb      	ldr	r3, [r7, #12]
 800dce8:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800dcea:	693b      	ldr	r3, [r7, #16]
 800dcec:	7858      	ldrb	r0, [r3, #1]
 800dcee:	68fb      	ldr	r3, [r7, #12]
 800dcf0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800dcf4:	68fb      	ldr	r3, [r7, #12]
 800dcf6:	6a1a      	ldr	r2, [r3, #32]
 800dcf8:	2301      	movs	r3, #1
 800dcfa:	f7fe f847 	bl	800bd8c <disk_read>
 800dcfe:	4603      	mov	r3, r0
 800dd00:	2b00      	cmp	r3, #0
 800dd02:	d002      	beq.n	800dd0a <f_open+0x37e>
 800dd04:	2301      	movs	r3, #1
 800dd06:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800dd0a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800dd0e:	2b00      	cmp	r3, #0
 800dd10:	d002      	beq.n	800dd18 <f_open+0x38c>
 800dd12:	68fb      	ldr	r3, [r7, #12]
 800dd14:	2200      	movs	r2, #0
 800dd16:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800dd18:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 800dd1c:	4618      	mov	r0, r3
 800dd1e:	3760      	adds	r7, #96	; 0x60
 800dd20:	46bd      	mov	sp, r7
 800dd22:	bd80      	pop	{r7, pc}

0800dd24 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800dd24:	b580      	push	{r7, lr}
 800dd26:	b08e      	sub	sp, #56	; 0x38
 800dd28:	af00      	add	r7, sp, #0
 800dd2a:	60f8      	str	r0, [r7, #12]
 800dd2c:	60b9      	str	r1, [r7, #8]
 800dd2e:	607a      	str	r2, [r7, #4]
 800dd30:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800dd32:	68bb      	ldr	r3, [r7, #8]
 800dd34:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 800dd36:	683b      	ldr	r3, [r7, #0]
 800dd38:	2200      	movs	r2, #0
 800dd3a:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800dd3c:	68fb      	ldr	r3, [r7, #12]
 800dd3e:	f107 0214 	add.w	r2, r7, #20
 800dd42:	4611      	mov	r1, r2
 800dd44:	4618      	mov	r0, r3
 800dd46:	f7ff fda5 	bl	800d894 <validate>
 800dd4a:	4603      	mov	r3, r0
 800dd4c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800dd50:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800dd54:	2b00      	cmp	r3, #0
 800dd56:	d107      	bne.n	800dd68 <f_read+0x44>
 800dd58:	68fb      	ldr	r3, [r7, #12]
 800dd5a:	7d5b      	ldrb	r3, [r3, #21]
 800dd5c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800dd60:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800dd64:	2b00      	cmp	r3, #0
 800dd66:	d002      	beq.n	800dd6e <f_read+0x4a>
 800dd68:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800dd6c:	e135      	b.n	800dfda <f_read+0x2b6>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800dd6e:	68fb      	ldr	r3, [r7, #12]
 800dd70:	7d1b      	ldrb	r3, [r3, #20]
 800dd72:	f003 0301 	and.w	r3, r3, #1
 800dd76:	2b00      	cmp	r3, #0
 800dd78:	d101      	bne.n	800dd7e <f_read+0x5a>
 800dd7a:	2307      	movs	r3, #7
 800dd7c:	e12d      	b.n	800dfda <f_read+0x2b6>
	remain = fp->obj.objsize - fp->fptr;
 800dd7e:	68fb      	ldr	r3, [r7, #12]
 800dd80:	68da      	ldr	r2, [r3, #12]
 800dd82:	68fb      	ldr	r3, [r7, #12]
 800dd84:	699b      	ldr	r3, [r3, #24]
 800dd86:	1ad3      	subs	r3, r2, r3
 800dd88:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800dd8a:	687a      	ldr	r2, [r7, #4]
 800dd8c:	6a3b      	ldr	r3, [r7, #32]
 800dd8e:	429a      	cmp	r2, r3
 800dd90:	f240 811e 	bls.w	800dfd0 <f_read+0x2ac>
 800dd94:	6a3b      	ldr	r3, [r7, #32]
 800dd96:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800dd98:	e11a      	b.n	800dfd0 <f_read+0x2ac>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800dd9a:	68fb      	ldr	r3, [r7, #12]
 800dd9c:	699b      	ldr	r3, [r3, #24]
 800dd9e:	697a      	ldr	r2, [r7, #20]
 800dda0:	8992      	ldrh	r2, [r2, #12]
 800dda2:	fbb3 f1f2 	udiv	r1, r3, r2
 800dda6:	fb02 f201 	mul.w	r2, r2, r1
 800ddaa:	1a9b      	subs	r3, r3, r2
 800ddac:	2b00      	cmp	r3, #0
 800ddae:	f040 80d5 	bne.w	800df5c <f_read+0x238>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800ddb2:	68fb      	ldr	r3, [r7, #12]
 800ddb4:	699b      	ldr	r3, [r3, #24]
 800ddb6:	697a      	ldr	r2, [r7, #20]
 800ddb8:	8992      	ldrh	r2, [r2, #12]
 800ddba:	fbb3 f3f2 	udiv	r3, r3, r2
 800ddbe:	697a      	ldr	r2, [r7, #20]
 800ddc0:	8952      	ldrh	r2, [r2, #10]
 800ddc2:	3a01      	subs	r2, #1
 800ddc4:	4013      	ands	r3, r2
 800ddc6:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 800ddc8:	69fb      	ldr	r3, [r7, #28]
 800ddca:	2b00      	cmp	r3, #0
 800ddcc:	d12f      	bne.n	800de2e <f_read+0x10a>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800ddce:	68fb      	ldr	r3, [r7, #12]
 800ddd0:	699b      	ldr	r3, [r3, #24]
 800ddd2:	2b00      	cmp	r3, #0
 800ddd4:	d103      	bne.n	800ddde <f_read+0xba>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800ddd6:	68fb      	ldr	r3, [r7, #12]
 800ddd8:	689b      	ldr	r3, [r3, #8]
 800ddda:	633b      	str	r3, [r7, #48]	; 0x30
 800dddc:	e013      	b.n	800de06 <f_read+0xe2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800ddde:	68fb      	ldr	r3, [r7, #12]
 800dde0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dde2:	2b00      	cmp	r3, #0
 800dde4:	d007      	beq.n	800ddf6 <f_read+0xd2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800dde6:	68fb      	ldr	r3, [r7, #12]
 800dde8:	699b      	ldr	r3, [r3, #24]
 800ddea:	4619      	mov	r1, r3
 800ddec:	68f8      	ldr	r0, [r7, #12]
 800ddee:	f7fe fe85 	bl	800cafc <clmt_clust>
 800ddf2:	6338      	str	r0, [r7, #48]	; 0x30
 800ddf4:	e007      	b.n	800de06 <f_read+0xe2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800ddf6:	68fa      	ldr	r2, [r7, #12]
 800ddf8:	68fb      	ldr	r3, [r7, #12]
 800ddfa:	69db      	ldr	r3, [r3, #28]
 800ddfc:	4619      	mov	r1, r3
 800ddfe:	4610      	mov	r0, r2
 800de00:	f7fe fb8f 	bl	800c522 <get_fat>
 800de04:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800de06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de08:	2b01      	cmp	r3, #1
 800de0a:	d804      	bhi.n	800de16 <f_read+0xf2>
 800de0c:	68fb      	ldr	r3, [r7, #12]
 800de0e:	2202      	movs	r2, #2
 800de10:	755a      	strb	r2, [r3, #21]
 800de12:	2302      	movs	r3, #2
 800de14:	e0e1      	b.n	800dfda <f_read+0x2b6>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800de16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de18:	f1b3 3fff 	cmp.w	r3, #4294967295
 800de1c:	d104      	bne.n	800de28 <f_read+0x104>
 800de1e:	68fb      	ldr	r3, [r7, #12]
 800de20:	2201      	movs	r2, #1
 800de22:	755a      	strb	r2, [r3, #21]
 800de24:	2301      	movs	r3, #1
 800de26:	e0d8      	b.n	800dfda <f_read+0x2b6>
				fp->clust = clst;				/* Update current cluster */
 800de28:	68fb      	ldr	r3, [r7, #12]
 800de2a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800de2c:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800de2e:	697a      	ldr	r2, [r7, #20]
 800de30:	68fb      	ldr	r3, [r7, #12]
 800de32:	69db      	ldr	r3, [r3, #28]
 800de34:	4619      	mov	r1, r3
 800de36:	4610      	mov	r0, r2
 800de38:	f7fe fb54 	bl	800c4e4 <clust2sect>
 800de3c:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800de3e:	69bb      	ldr	r3, [r7, #24]
 800de40:	2b00      	cmp	r3, #0
 800de42:	d104      	bne.n	800de4e <f_read+0x12a>
 800de44:	68fb      	ldr	r3, [r7, #12]
 800de46:	2202      	movs	r2, #2
 800de48:	755a      	strb	r2, [r3, #21]
 800de4a:	2302      	movs	r3, #2
 800de4c:	e0c5      	b.n	800dfda <f_read+0x2b6>
			sect += csect;
 800de4e:	69ba      	ldr	r2, [r7, #24]
 800de50:	69fb      	ldr	r3, [r7, #28]
 800de52:	4413      	add	r3, r2
 800de54:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800de56:	697b      	ldr	r3, [r7, #20]
 800de58:	899b      	ldrh	r3, [r3, #12]
 800de5a:	461a      	mov	r2, r3
 800de5c:	687b      	ldr	r3, [r7, #4]
 800de5e:	fbb3 f3f2 	udiv	r3, r3, r2
 800de62:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 800de64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800de66:	2b00      	cmp	r3, #0
 800de68:	d041      	beq.n	800deee <f_read+0x1ca>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800de6a:	69fa      	ldr	r2, [r7, #28]
 800de6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800de6e:	4413      	add	r3, r2
 800de70:	697a      	ldr	r2, [r7, #20]
 800de72:	8952      	ldrh	r2, [r2, #10]
 800de74:	4293      	cmp	r3, r2
 800de76:	d905      	bls.n	800de84 <f_read+0x160>
					cc = fs->csize - csect;
 800de78:	697b      	ldr	r3, [r7, #20]
 800de7a:	895b      	ldrh	r3, [r3, #10]
 800de7c:	461a      	mov	r2, r3
 800de7e:	69fb      	ldr	r3, [r7, #28]
 800de80:	1ad3      	subs	r3, r2, r3
 800de82:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800de84:	697b      	ldr	r3, [r7, #20]
 800de86:	7858      	ldrb	r0, [r3, #1]
 800de88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800de8a:	69ba      	ldr	r2, [r7, #24]
 800de8c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800de8e:	f7fd ff7d 	bl	800bd8c <disk_read>
 800de92:	4603      	mov	r3, r0
 800de94:	2b00      	cmp	r3, #0
 800de96:	d004      	beq.n	800dea2 <f_read+0x17e>
 800de98:	68fb      	ldr	r3, [r7, #12]
 800de9a:	2201      	movs	r2, #1
 800de9c:	755a      	strb	r2, [r3, #21]
 800de9e:	2301      	movs	r3, #1
 800dea0:	e09b      	b.n	800dfda <f_read+0x2b6>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800dea2:	68fb      	ldr	r3, [r7, #12]
 800dea4:	7d1b      	ldrb	r3, [r3, #20]
 800dea6:	b25b      	sxtb	r3, r3
 800dea8:	2b00      	cmp	r3, #0
 800deaa:	da18      	bge.n	800dede <f_read+0x1ba>
 800deac:	68fb      	ldr	r3, [r7, #12]
 800deae:	6a1a      	ldr	r2, [r3, #32]
 800deb0:	69bb      	ldr	r3, [r7, #24]
 800deb2:	1ad3      	subs	r3, r2, r3
 800deb4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800deb6:	429a      	cmp	r2, r3
 800deb8:	d911      	bls.n	800dede <f_read+0x1ba>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800deba:	68fb      	ldr	r3, [r7, #12]
 800debc:	6a1a      	ldr	r2, [r3, #32]
 800debe:	69bb      	ldr	r3, [r7, #24]
 800dec0:	1ad3      	subs	r3, r2, r3
 800dec2:	697a      	ldr	r2, [r7, #20]
 800dec4:	8992      	ldrh	r2, [r2, #12]
 800dec6:	fb02 f303 	mul.w	r3, r2, r3
 800deca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800decc:	18d0      	adds	r0, r2, r3
 800dece:	68fb      	ldr	r3, [r7, #12]
 800ded0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800ded4:	697b      	ldr	r3, [r7, #20]
 800ded6:	899b      	ldrh	r3, [r3, #12]
 800ded8:	461a      	mov	r2, r3
 800deda:	f7fe f837 	bl	800bf4c <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800dede:	697b      	ldr	r3, [r7, #20]
 800dee0:	899b      	ldrh	r3, [r3, #12]
 800dee2:	461a      	mov	r2, r3
 800dee4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dee6:	fb02 f303 	mul.w	r3, r2, r3
 800deea:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 800deec:	e05c      	b.n	800dfa8 <f_read+0x284>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800deee:	68fb      	ldr	r3, [r7, #12]
 800def0:	6a1b      	ldr	r3, [r3, #32]
 800def2:	69ba      	ldr	r2, [r7, #24]
 800def4:	429a      	cmp	r2, r3
 800def6:	d02e      	beq.n	800df56 <f_read+0x232>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800def8:	68fb      	ldr	r3, [r7, #12]
 800defa:	7d1b      	ldrb	r3, [r3, #20]
 800defc:	b25b      	sxtb	r3, r3
 800defe:	2b00      	cmp	r3, #0
 800df00:	da18      	bge.n	800df34 <f_read+0x210>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800df02:	697b      	ldr	r3, [r7, #20]
 800df04:	7858      	ldrb	r0, [r3, #1]
 800df06:	68fb      	ldr	r3, [r7, #12]
 800df08:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800df0c:	68fb      	ldr	r3, [r7, #12]
 800df0e:	6a1a      	ldr	r2, [r3, #32]
 800df10:	2301      	movs	r3, #1
 800df12:	f7fd ff5b 	bl	800bdcc <disk_write>
 800df16:	4603      	mov	r3, r0
 800df18:	2b00      	cmp	r3, #0
 800df1a:	d004      	beq.n	800df26 <f_read+0x202>
 800df1c:	68fb      	ldr	r3, [r7, #12]
 800df1e:	2201      	movs	r2, #1
 800df20:	755a      	strb	r2, [r3, #21]
 800df22:	2301      	movs	r3, #1
 800df24:	e059      	b.n	800dfda <f_read+0x2b6>
					fp->flag &= (BYTE)~FA_DIRTY;
 800df26:	68fb      	ldr	r3, [r7, #12]
 800df28:	7d1b      	ldrb	r3, [r3, #20]
 800df2a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800df2e:	b2da      	uxtb	r2, r3
 800df30:	68fb      	ldr	r3, [r7, #12]
 800df32:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800df34:	697b      	ldr	r3, [r7, #20]
 800df36:	7858      	ldrb	r0, [r3, #1]
 800df38:	68fb      	ldr	r3, [r7, #12]
 800df3a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800df3e:	2301      	movs	r3, #1
 800df40:	69ba      	ldr	r2, [r7, #24]
 800df42:	f7fd ff23 	bl	800bd8c <disk_read>
 800df46:	4603      	mov	r3, r0
 800df48:	2b00      	cmp	r3, #0
 800df4a:	d004      	beq.n	800df56 <f_read+0x232>
 800df4c:	68fb      	ldr	r3, [r7, #12]
 800df4e:	2201      	movs	r2, #1
 800df50:	755a      	strb	r2, [r3, #21]
 800df52:	2301      	movs	r3, #1
 800df54:	e041      	b.n	800dfda <f_read+0x2b6>
			}
#endif
			fp->sect = sect;
 800df56:	68fb      	ldr	r3, [r7, #12]
 800df58:	69ba      	ldr	r2, [r7, #24]
 800df5a:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800df5c:	697b      	ldr	r3, [r7, #20]
 800df5e:	899b      	ldrh	r3, [r3, #12]
 800df60:	4618      	mov	r0, r3
 800df62:	68fb      	ldr	r3, [r7, #12]
 800df64:	699b      	ldr	r3, [r3, #24]
 800df66:	697a      	ldr	r2, [r7, #20]
 800df68:	8992      	ldrh	r2, [r2, #12]
 800df6a:	fbb3 f1f2 	udiv	r1, r3, r2
 800df6e:	fb02 f201 	mul.w	r2, r2, r1
 800df72:	1a9b      	subs	r3, r3, r2
 800df74:	1ac3      	subs	r3, r0, r3
 800df76:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800df78:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800df7a:	687b      	ldr	r3, [r7, #4]
 800df7c:	429a      	cmp	r2, r3
 800df7e:	d901      	bls.n	800df84 <f_read+0x260>
 800df80:	687b      	ldr	r3, [r7, #4]
 800df82:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800df84:	68fb      	ldr	r3, [r7, #12]
 800df86:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800df8a:	68fb      	ldr	r3, [r7, #12]
 800df8c:	699b      	ldr	r3, [r3, #24]
 800df8e:	697a      	ldr	r2, [r7, #20]
 800df90:	8992      	ldrh	r2, [r2, #12]
 800df92:	fbb3 f0f2 	udiv	r0, r3, r2
 800df96:	fb02 f200 	mul.w	r2, r2, r0
 800df9a:	1a9b      	subs	r3, r3, r2
 800df9c:	440b      	add	r3, r1
 800df9e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800dfa0:	4619      	mov	r1, r3
 800dfa2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800dfa4:	f7fd ffd2 	bl	800bf4c <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800dfa8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800dfaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dfac:	4413      	add	r3, r2
 800dfae:	627b      	str	r3, [r7, #36]	; 0x24
 800dfb0:	68fb      	ldr	r3, [r7, #12]
 800dfb2:	699a      	ldr	r2, [r3, #24]
 800dfb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dfb6:	441a      	add	r2, r3
 800dfb8:	68fb      	ldr	r3, [r7, #12]
 800dfba:	619a      	str	r2, [r3, #24]
 800dfbc:	683b      	ldr	r3, [r7, #0]
 800dfbe:	681a      	ldr	r2, [r3, #0]
 800dfc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dfc2:	441a      	add	r2, r3
 800dfc4:	683b      	ldr	r3, [r7, #0]
 800dfc6:	601a      	str	r2, [r3, #0]
 800dfc8:	687a      	ldr	r2, [r7, #4]
 800dfca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dfcc:	1ad3      	subs	r3, r2, r3
 800dfce:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800dfd0:	687b      	ldr	r3, [r7, #4]
 800dfd2:	2b00      	cmp	r3, #0
 800dfd4:	f47f aee1 	bne.w	800dd9a <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800dfd8:	2300      	movs	r3, #0
}
 800dfda:	4618      	mov	r0, r3
 800dfdc:	3738      	adds	r7, #56	; 0x38
 800dfde:	46bd      	mov	sp, r7
 800dfe0:	bd80      	pop	{r7, pc}

0800dfe2 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800dfe2:	b580      	push	{r7, lr}
 800dfe4:	b08c      	sub	sp, #48	; 0x30
 800dfe6:	af00      	add	r7, sp, #0
 800dfe8:	60f8      	str	r0, [r7, #12]
 800dfea:	60b9      	str	r1, [r7, #8]
 800dfec:	607a      	str	r2, [r7, #4]
 800dfee:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800dff0:	68bb      	ldr	r3, [r7, #8]
 800dff2:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800dff4:	683b      	ldr	r3, [r7, #0]
 800dff6:	2200      	movs	r2, #0
 800dff8:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800dffa:	68fb      	ldr	r3, [r7, #12]
 800dffc:	f107 0210 	add.w	r2, r7, #16
 800e000:	4611      	mov	r1, r2
 800e002:	4618      	mov	r0, r3
 800e004:	f7ff fc46 	bl	800d894 <validate>
 800e008:	4603      	mov	r3, r0
 800e00a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800e00e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e012:	2b00      	cmp	r3, #0
 800e014:	d107      	bne.n	800e026 <f_write+0x44>
 800e016:	68fb      	ldr	r3, [r7, #12]
 800e018:	7d5b      	ldrb	r3, [r3, #21]
 800e01a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800e01e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e022:	2b00      	cmp	r3, #0
 800e024:	d002      	beq.n	800e02c <f_write+0x4a>
 800e026:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e02a:	e16a      	b.n	800e302 <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800e02c:	68fb      	ldr	r3, [r7, #12]
 800e02e:	7d1b      	ldrb	r3, [r3, #20]
 800e030:	f003 0302 	and.w	r3, r3, #2
 800e034:	2b00      	cmp	r3, #0
 800e036:	d101      	bne.n	800e03c <f_write+0x5a>
 800e038:	2307      	movs	r3, #7
 800e03a:	e162      	b.n	800e302 <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800e03c:	68fb      	ldr	r3, [r7, #12]
 800e03e:	699a      	ldr	r2, [r3, #24]
 800e040:	687b      	ldr	r3, [r7, #4]
 800e042:	441a      	add	r2, r3
 800e044:	68fb      	ldr	r3, [r7, #12]
 800e046:	699b      	ldr	r3, [r3, #24]
 800e048:	429a      	cmp	r2, r3
 800e04a:	f080 814c 	bcs.w	800e2e6 <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800e04e:	68fb      	ldr	r3, [r7, #12]
 800e050:	699b      	ldr	r3, [r3, #24]
 800e052:	43db      	mvns	r3, r3
 800e054:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800e056:	e146      	b.n	800e2e6 <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800e058:	68fb      	ldr	r3, [r7, #12]
 800e05a:	699b      	ldr	r3, [r3, #24]
 800e05c:	693a      	ldr	r2, [r7, #16]
 800e05e:	8992      	ldrh	r2, [r2, #12]
 800e060:	fbb3 f1f2 	udiv	r1, r3, r2
 800e064:	fb02 f201 	mul.w	r2, r2, r1
 800e068:	1a9b      	subs	r3, r3, r2
 800e06a:	2b00      	cmp	r3, #0
 800e06c:	f040 80f1 	bne.w	800e252 <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800e070:	68fb      	ldr	r3, [r7, #12]
 800e072:	699b      	ldr	r3, [r3, #24]
 800e074:	693a      	ldr	r2, [r7, #16]
 800e076:	8992      	ldrh	r2, [r2, #12]
 800e078:	fbb3 f3f2 	udiv	r3, r3, r2
 800e07c:	693a      	ldr	r2, [r7, #16]
 800e07e:	8952      	ldrh	r2, [r2, #10]
 800e080:	3a01      	subs	r2, #1
 800e082:	4013      	ands	r3, r2
 800e084:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800e086:	69bb      	ldr	r3, [r7, #24]
 800e088:	2b00      	cmp	r3, #0
 800e08a:	d143      	bne.n	800e114 <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800e08c:	68fb      	ldr	r3, [r7, #12]
 800e08e:	699b      	ldr	r3, [r3, #24]
 800e090:	2b00      	cmp	r3, #0
 800e092:	d10c      	bne.n	800e0ae <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800e094:	68fb      	ldr	r3, [r7, #12]
 800e096:	689b      	ldr	r3, [r3, #8]
 800e098:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800e09a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e09c:	2b00      	cmp	r3, #0
 800e09e:	d11a      	bne.n	800e0d6 <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800e0a0:	68fb      	ldr	r3, [r7, #12]
 800e0a2:	2100      	movs	r1, #0
 800e0a4:	4618      	mov	r0, r3
 800e0a6:	f7fe fc91 	bl	800c9cc <create_chain>
 800e0aa:	62b8      	str	r0, [r7, #40]	; 0x28
 800e0ac:	e013      	b.n	800e0d6 <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800e0ae:	68fb      	ldr	r3, [r7, #12]
 800e0b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e0b2:	2b00      	cmp	r3, #0
 800e0b4:	d007      	beq.n	800e0c6 <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800e0b6:	68fb      	ldr	r3, [r7, #12]
 800e0b8:	699b      	ldr	r3, [r3, #24]
 800e0ba:	4619      	mov	r1, r3
 800e0bc:	68f8      	ldr	r0, [r7, #12]
 800e0be:	f7fe fd1d 	bl	800cafc <clmt_clust>
 800e0c2:	62b8      	str	r0, [r7, #40]	; 0x28
 800e0c4:	e007      	b.n	800e0d6 <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800e0c6:	68fa      	ldr	r2, [r7, #12]
 800e0c8:	68fb      	ldr	r3, [r7, #12]
 800e0ca:	69db      	ldr	r3, [r3, #28]
 800e0cc:	4619      	mov	r1, r3
 800e0ce:	4610      	mov	r0, r2
 800e0d0:	f7fe fc7c 	bl	800c9cc <create_chain>
 800e0d4:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800e0d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e0d8:	2b00      	cmp	r3, #0
 800e0da:	f000 8109 	beq.w	800e2f0 <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800e0de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e0e0:	2b01      	cmp	r3, #1
 800e0e2:	d104      	bne.n	800e0ee <f_write+0x10c>
 800e0e4:	68fb      	ldr	r3, [r7, #12]
 800e0e6:	2202      	movs	r2, #2
 800e0e8:	755a      	strb	r2, [r3, #21]
 800e0ea:	2302      	movs	r3, #2
 800e0ec:	e109      	b.n	800e302 <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800e0ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e0f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e0f4:	d104      	bne.n	800e100 <f_write+0x11e>
 800e0f6:	68fb      	ldr	r3, [r7, #12]
 800e0f8:	2201      	movs	r2, #1
 800e0fa:	755a      	strb	r2, [r3, #21]
 800e0fc:	2301      	movs	r3, #1
 800e0fe:	e100      	b.n	800e302 <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 800e100:	68fb      	ldr	r3, [r7, #12]
 800e102:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e104:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800e106:	68fb      	ldr	r3, [r7, #12]
 800e108:	689b      	ldr	r3, [r3, #8]
 800e10a:	2b00      	cmp	r3, #0
 800e10c:	d102      	bne.n	800e114 <f_write+0x132>
 800e10e:	68fb      	ldr	r3, [r7, #12]
 800e110:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e112:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800e114:	68fb      	ldr	r3, [r7, #12]
 800e116:	7d1b      	ldrb	r3, [r3, #20]
 800e118:	b25b      	sxtb	r3, r3
 800e11a:	2b00      	cmp	r3, #0
 800e11c:	da18      	bge.n	800e150 <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800e11e:	693b      	ldr	r3, [r7, #16]
 800e120:	7858      	ldrb	r0, [r3, #1]
 800e122:	68fb      	ldr	r3, [r7, #12]
 800e124:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800e128:	68fb      	ldr	r3, [r7, #12]
 800e12a:	6a1a      	ldr	r2, [r3, #32]
 800e12c:	2301      	movs	r3, #1
 800e12e:	f7fd fe4d 	bl	800bdcc <disk_write>
 800e132:	4603      	mov	r3, r0
 800e134:	2b00      	cmp	r3, #0
 800e136:	d004      	beq.n	800e142 <f_write+0x160>
 800e138:	68fb      	ldr	r3, [r7, #12]
 800e13a:	2201      	movs	r2, #1
 800e13c:	755a      	strb	r2, [r3, #21]
 800e13e:	2301      	movs	r3, #1
 800e140:	e0df      	b.n	800e302 <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 800e142:	68fb      	ldr	r3, [r7, #12]
 800e144:	7d1b      	ldrb	r3, [r3, #20]
 800e146:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e14a:	b2da      	uxtb	r2, r3
 800e14c:	68fb      	ldr	r3, [r7, #12]
 800e14e:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800e150:	693a      	ldr	r2, [r7, #16]
 800e152:	68fb      	ldr	r3, [r7, #12]
 800e154:	69db      	ldr	r3, [r3, #28]
 800e156:	4619      	mov	r1, r3
 800e158:	4610      	mov	r0, r2
 800e15a:	f7fe f9c3 	bl	800c4e4 <clust2sect>
 800e15e:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800e160:	697b      	ldr	r3, [r7, #20]
 800e162:	2b00      	cmp	r3, #0
 800e164:	d104      	bne.n	800e170 <f_write+0x18e>
 800e166:	68fb      	ldr	r3, [r7, #12]
 800e168:	2202      	movs	r2, #2
 800e16a:	755a      	strb	r2, [r3, #21]
 800e16c:	2302      	movs	r3, #2
 800e16e:	e0c8      	b.n	800e302 <f_write+0x320>
			sect += csect;
 800e170:	697a      	ldr	r2, [r7, #20]
 800e172:	69bb      	ldr	r3, [r7, #24]
 800e174:	4413      	add	r3, r2
 800e176:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800e178:	693b      	ldr	r3, [r7, #16]
 800e17a:	899b      	ldrh	r3, [r3, #12]
 800e17c:	461a      	mov	r2, r3
 800e17e:	687b      	ldr	r3, [r7, #4]
 800e180:	fbb3 f3f2 	udiv	r3, r3, r2
 800e184:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800e186:	6a3b      	ldr	r3, [r7, #32]
 800e188:	2b00      	cmp	r3, #0
 800e18a:	d043      	beq.n	800e214 <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800e18c:	69ba      	ldr	r2, [r7, #24]
 800e18e:	6a3b      	ldr	r3, [r7, #32]
 800e190:	4413      	add	r3, r2
 800e192:	693a      	ldr	r2, [r7, #16]
 800e194:	8952      	ldrh	r2, [r2, #10]
 800e196:	4293      	cmp	r3, r2
 800e198:	d905      	bls.n	800e1a6 <f_write+0x1c4>
					cc = fs->csize - csect;
 800e19a:	693b      	ldr	r3, [r7, #16]
 800e19c:	895b      	ldrh	r3, [r3, #10]
 800e19e:	461a      	mov	r2, r3
 800e1a0:	69bb      	ldr	r3, [r7, #24]
 800e1a2:	1ad3      	subs	r3, r2, r3
 800e1a4:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800e1a6:	693b      	ldr	r3, [r7, #16]
 800e1a8:	7858      	ldrb	r0, [r3, #1]
 800e1aa:	6a3b      	ldr	r3, [r7, #32]
 800e1ac:	697a      	ldr	r2, [r7, #20]
 800e1ae:	69f9      	ldr	r1, [r7, #28]
 800e1b0:	f7fd fe0c 	bl	800bdcc <disk_write>
 800e1b4:	4603      	mov	r3, r0
 800e1b6:	2b00      	cmp	r3, #0
 800e1b8:	d004      	beq.n	800e1c4 <f_write+0x1e2>
 800e1ba:	68fb      	ldr	r3, [r7, #12]
 800e1bc:	2201      	movs	r2, #1
 800e1be:	755a      	strb	r2, [r3, #21]
 800e1c0:	2301      	movs	r3, #1
 800e1c2:	e09e      	b.n	800e302 <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800e1c4:	68fb      	ldr	r3, [r7, #12]
 800e1c6:	6a1a      	ldr	r2, [r3, #32]
 800e1c8:	697b      	ldr	r3, [r7, #20]
 800e1ca:	1ad3      	subs	r3, r2, r3
 800e1cc:	6a3a      	ldr	r2, [r7, #32]
 800e1ce:	429a      	cmp	r2, r3
 800e1d0:	d918      	bls.n	800e204 <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800e1d2:	68fb      	ldr	r3, [r7, #12]
 800e1d4:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800e1d8:	68fb      	ldr	r3, [r7, #12]
 800e1da:	6a1a      	ldr	r2, [r3, #32]
 800e1dc:	697b      	ldr	r3, [r7, #20]
 800e1de:	1ad3      	subs	r3, r2, r3
 800e1e0:	693a      	ldr	r2, [r7, #16]
 800e1e2:	8992      	ldrh	r2, [r2, #12]
 800e1e4:	fb02 f303 	mul.w	r3, r2, r3
 800e1e8:	69fa      	ldr	r2, [r7, #28]
 800e1ea:	18d1      	adds	r1, r2, r3
 800e1ec:	693b      	ldr	r3, [r7, #16]
 800e1ee:	899b      	ldrh	r3, [r3, #12]
 800e1f0:	461a      	mov	r2, r3
 800e1f2:	f7fd feab 	bl	800bf4c <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800e1f6:	68fb      	ldr	r3, [r7, #12]
 800e1f8:	7d1b      	ldrb	r3, [r3, #20]
 800e1fa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e1fe:	b2da      	uxtb	r2, r3
 800e200:	68fb      	ldr	r3, [r7, #12]
 800e202:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800e204:	693b      	ldr	r3, [r7, #16]
 800e206:	899b      	ldrh	r3, [r3, #12]
 800e208:	461a      	mov	r2, r3
 800e20a:	6a3b      	ldr	r3, [r7, #32]
 800e20c:	fb02 f303 	mul.w	r3, r2, r3
 800e210:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 800e212:	e04b      	b.n	800e2ac <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800e214:	68fb      	ldr	r3, [r7, #12]
 800e216:	6a1b      	ldr	r3, [r3, #32]
 800e218:	697a      	ldr	r2, [r7, #20]
 800e21a:	429a      	cmp	r2, r3
 800e21c:	d016      	beq.n	800e24c <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 800e21e:	68fb      	ldr	r3, [r7, #12]
 800e220:	699a      	ldr	r2, [r3, #24]
 800e222:	68fb      	ldr	r3, [r7, #12]
 800e224:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800e226:	429a      	cmp	r2, r3
 800e228:	d210      	bcs.n	800e24c <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800e22a:	693b      	ldr	r3, [r7, #16]
 800e22c:	7858      	ldrb	r0, [r3, #1]
 800e22e:	68fb      	ldr	r3, [r7, #12]
 800e230:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800e234:	2301      	movs	r3, #1
 800e236:	697a      	ldr	r2, [r7, #20]
 800e238:	f7fd fda8 	bl	800bd8c <disk_read>
 800e23c:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800e23e:	2b00      	cmp	r3, #0
 800e240:	d004      	beq.n	800e24c <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 800e242:	68fb      	ldr	r3, [r7, #12]
 800e244:	2201      	movs	r2, #1
 800e246:	755a      	strb	r2, [r3, #21]
 800e248:	2301      	movs	r3, #1
 800e24a:	e05a      	b.n	800e302 <f_write+0x320>
			}
#endif
			fp->sect = sect;
 800e24c:	68fb      	ldr	r3, [r7, #12]
 800e24e:	697a      	ldr	r2, [r7, #20]
 800e250:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800e252:	693b      	ldr	r3, [r7, #16]
 800e254:	899b      	ldrh	r3, [r3, #12]
 800e256:	4618      	mov	r0, r3
 800e258:	68fb      	ldr	r3, [r7, #12]
 800e25a:	699b      	ldr	r3, [r3, #24]
 800e25c:	693a      	ldr	r2, [r7, #16]
 800e25e:	8992      	ldrh	r2, [r2, #12]
 800e260:	fbb3 f1f2 	udiv	r1, r3, r2
 800e264:	fb02 f201 	mul.w	r2, r2, r1
 800e268:	1a9b      	subs	r3, r3, r2
 800e26a:	1ac3      	subs	r3, r0, r3
 800e26c:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800e26e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e270:	687b      	ldr	r3, [r7, #4]
 800e272:	429a      	cmp	r2, r3
 800e274:	d901      	bls.n	800e27a <f_write+0x298>
 800e276:	687b      	ldr	r3, [r7, #4]
 800e278:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800e27a:	68fb      	ldr	r3, [r7, #12]
 800e27c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800e280:	68fb      	ldr	r3, [r7, #12]
 800e282:	699b      	ldr	r3, [r3, #24]
 800e284:	693a      	ldr	r2, [r7, #16]
 800e286:	8992      	ldrh	r2, [r2, #12]
 800e288:	fbb3 f0f2 	udiv	r0, r3, r2
 800e28c:	fb02 f200 	mul.w	r2, r2, r0
 800e290:	1a9b      	subs	r3, r3, r2
 800e292:	440b      	add	r3, r1
 800e294:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e296:	69f9      	ldr	r1, [r7, #28]
 800e298:	4618      	mov	r0, r3
 800e29a:	f7fd fe57 	bl	800bf4c <mem_cpy>
		fp->flag |= FA_DIRTY;
 800e29e:	68fb      	ldr	r3, [r7, #12]
 800e2a0:	7d1b      	ldrb	r3, [r3, #20]
 800e2a2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800e2a6:	b2da      	uxtb	r2, r3
 800e2a8:	68fb      	ldr	r3, [r7, #12]
 800e2aa:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800e2ac:	69fa      	ldr	r2, [r7, #28]
 800e2ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e2b0:	4413      	add	r3, r2
 800e2b2:	61fb      	str	r3, [r7, #28]
 800e2b4:	68fb      	ldr	r3, [r7, #12]
 800e2b6:	699a      	ldr	r2, [r3, #24]
 800e2b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e2ba:	441a      	add	r2, r3
 800e2bc:	68fb      	ldr	r3, [r7, #12]
 800e2be:	619a      	str	r2, [r3, #24]
 800e2c0:	68fb      	ldr	r3, [r7, #12]
 800e2c2:	68da      	ldr	r2, [r3, #12]
 800e2c4:	68fb      	ldr	r3, [r7, #12]
 800e2c6:	699b      	ldr	r3, [r3, #24]
 800e2c8:	429a      	cmp	r2, r3
 800e2ca:	bf38      	it	cc
 800e2cc:	461a      	movcc	r2, r3
 800e2ce:	68fb      	ldr	r3, [r7, #12]
 800e2d0:	60da      	str	r2, [r3, #12]
 800e2d2:	683b      	ldr	r3, [r7, #0]
 800e2d4:	681a      	ldr	r2, [r3, #0]
 800e2d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e2d8:	441a      	add	r2, r3
 800e2da:	683b      	ldr	r3, [r7, #0]
 800e2dc:	601a      	str	r2, [r3, #0]
 800e2de:	687a      	ldr	r2, [r7, #4]
 800e2e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e2e2:	1ad3      	subs	r3, r2, r3
 800e2e4:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800e2e6:	687b      	ldr	r3, [r7, #4]
 800e2e8:	2b00      	cmp	r3, #0
 800e2ea:	f47f aeb5 	bne.w	800e058 <f_write+0x76>
 800e2ee:	e000      	b.n	800e2f2 <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800e2f0:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800e2f2:	68fb      	ldr	r3, [r7, #12]
 800e2f4:	7d1b      	ldrb	r3, [r3, #20]
 800e2f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e2fa:	b2da      	uxtb	r2, r3
 800e2fc:	68fb      	ldr	r3, [r7, #12]
 800e2fe:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800e300:	2300      	movs	r3, #0
}
 800e302:	4618      	mov	r0, r3
 800e304:	3730      	adds	r7, #48	; 0x30
 800e306:	46bd      	mov	sp, r7
 800e308:	bd80      	pop	{r7, pc}

0800e30a <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800e30a:	b580      	push	{r7, lr}
 800e30c:	b086      	sub	sp, #24
 800e30e:	af00      	add	r7, sp, #0
 800e310:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800e312:	687b      	ldr	r3, [r7, #4]
 800e314:	f107 0208 	add.w	r2, r7, #8
 800e318:	4611      	mov	r1, r2
 800e31a:	4618      	mov	r0, r3
 800e31c:	f7ff faba 	bl	800d894 <validate>
 800e320:	4603      	mov	r3, r0
 800e322:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800e324:	7dfb      	ldrb	r3, [r7, #23]
 800e326:	2b00      	cmp	r3, #0
 800e328:	d168      	bne.n	800e3fc <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800e32a:	687b      	ldr	r3, [r7, #4]
 800e32c:	7d1b      	ldrb	r3, [r3, #20]
 800e32e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e332:	2b00      	cmp	r3, #0
 800e334:	d062      	beq.n	800e3fc <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800e336:	687b      	ldr	r3, [r7, #4]
 800e338:	7d1b      	ldrb	r3, [r3, #20]
 800e33a:	b25b      	sxtb	r3, r3
 800e33c:	2b00      	cmp	r3, #0
 800e33e:	da15      	bge.n	800e36c <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800e340:	68bb      	ldr	r3, [r7, #8]
 800e342:	7858      	ldrb	r0, [r3, #1]
 800e344:	687b      	ldr	r3, [r7, #4]
 800e346:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800e34a:	687b      	ldr	r3, [r7, #4]
 800e34c:	6a1a      	ldr	r2, [r3, #32]
 800e34e:	2301      	movs	r3, #1
 800e350:	f7fd fd3c 	bl	800bdcc <disk_write>
 800e354:	4603      	mov	r3, r0
 800e356:	2b00      	cmp	r3, #0
 800e358:	d001      	beq.n	800e35e <f_sync+0x54>
 800e35a:	2301      	movs	r3, #1
 800e35c:	e04f      	b.n	800e3fe <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800e35e:	687b      	ldr	r3, [r7, #4]
 800e360:	7d1b      	ldrb	r3, [r3, #20]
 800e362:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e366:	b2da      	uxtb	r2, r3
 800e368:	687b      	ldr	r3, [r7, #4]
 800e36a:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800e36c:	f7fa f98a 	bl	8008684 <get_fattime>
 800e370:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800e372:	68ba      	ldr	r2, [r7, #8]
 800e374:	687b      	ldr	r3, [r7, #4]
 800e376:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e378:	4619      	mov	r1, r3
 800e37a:	4610      	mov	r0, r2
 800e37c:	f7fe f814 	bl	800c3a8 <move_window>
 800e380:	4603      	mov	r3, r0
 800e382:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800e384:	7dfb      	ldrb	r3, [r7, #23]
 800e386:	2b00      	cmp	r3, #0
 800e388:	d138      	bne.n	800e3fc <f_sync+0xf2>
					dir = fp->dir_ptr;
 800e38a:	687b      	ldr	r3, [r7, #4]
 800e38c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e38e:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800e390:	68fb      	ldr	r3, [r7, #12]
 800e392:	330b      	adds	r3, #11
 800e394:	781a      	ldrb	r2, [r3, #0]
 800e396:	68fb      	ldr	r3, [r7, #12]
 800e398:	330b      	adds	r3, #11
 800e39a:	f042 0220 	orr.w	r2, r2, #32
 800e39e:	b2d2      	uxtb	r2, r2
 800e3a0:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800e3a2:	687b      	ldr	r3, [r7, #4]
 800e3a4:	6818      	ldr	r0, [r3, #0]
 800e3a6:	687b      	ldr	r3, [r7, #4]
 800e3a8:	689b      	ldr	r3, [r3, #8]
 800e3aa:	461a      	mov	r2, r3
 800e3ac:	68f9      	ldr	r1, [r7, #12]
 800e3ae:	f7fe fda2 	bl	800cef6 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800e3b2:	68fb      	ldr	r3, [r7, #12]
 800e3b4:	f103 021c 	add.w	r2, r3, #28
 800e3b8:	687b      	ldr	r3, [r7, #4]
 800e3ba:	68db      	ldr	r3, [r3, #12]
 800e3bc:	4619      	mov	r1, r3
 800e3be:	4610      	mov	r0, r2
 800e3c0:	f7fd fd98 	bl	800bef4 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800e3c4:	68fb      	ldr	r3, [r7, #12]
 800e3c6:	3316      	adds	r3, #22
 800e3c8:	6939      	ldr	r1, [r7, #16]
 800e3ca:	4618      	mov	r0, r3
 800e3cc:	f7fd fd92 	bl	800bef4 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800e3d0:	68fb      	ldr	r3, [r7, #12]
 800e3d2:	3312      	adds	r3, #18
 800e3d4:	2100      	movs	r1, #0
 800e3d6:	4618      	mov	r0, r3
 800e3d8:	f7fd fd71 	bl	800bebe <st_word>
					fs->wflag = 1;
 800e3dc:	68bb      	ldr	r3, [r7, #8]
 800e3de:	2201      	movs	r2, #1
 800e3e0:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800e3e2:	68bb      	ldr	r3, [r7, #8]
 800e3e4:	4618      	mov	r0, r3
 800e3e6:	f7fe f80d 	bl	800c404 <sync_fs>
 800e3ea:	4603      	mov	r3, r0
 800e3ec:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800e3ee:	687b      	ldr	r3, [r7, #4]
 800e3f0:	7d1b      	ldrb	r3, [r3, #20]
 800e3f2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e3f6:	b2da      	uxtb	r2, r3
 800e3f8:	687b      	ldr	r3, [r7, #4]
 800e3fa:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800e3fc:	7dfb      	ldrb	r3, [r7, #23]
}
 800e3fe:	4618      	mov	r0, r3
 800e400:	3718      	adds	r7, #24
 800e402:	46bd      	mov	sp, r7
 800e404:	bd80      	pop	{r7, pc}

0800e406 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800e406:	b580      	push	{r7, lr}
 800e408:	b084      	sub	sp, #16
 800e40a:	af00      	add	r7, sp, #0
 800e40c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800e40e:	6878      	ldr	r0, [r7, #4]
 800e410:	f7ff ff7b 	bl	800e30a <f_sync>
 800e414:	4603      	mov	r3, r0
 800e416:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800e418:	7bfb      	ldrb	r3, [r7, #15]
 800e41a:	2b00      	cmp	r3, #0
 800e41c:	d118      	bne.n	800e450 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800e41e:	687b      	ldr	r3, [r7, #4]
 800e420:	f107 0208 	add.w	r2, r7, #8
 800e424:	4611      	mov	r1, r2
 800e426:	4618      	mov	r0, r3
 800e428:	f7ff fa34 	bl	800d894 <validate>
 800e42c:	4603      	mov	r3, r0
 800e42e:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800e430:	7bfb      	ldrb	r3, [r7, #15]
 800e432:	2b00      	cmp	r3, #0
 800e434:	d10c      	bne.n	800e450 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800e436:	687b      	ldr	r3, [r7, #4]
 800e438:	691b      	ldr	r3, [r3, #16]
 800e43a:	4618      	mov	r0, r3
 800e43c:	f7fd ff10 	bl	800c260 <dec_lock>
 800e440:	4603      	mov	r3, r0
 800e442:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800e444:	7bfb      	ldrb	r3, [r7, #15]
 800e446:	2b00      	cmp	r3, #0
 800e448:	d102      	bne.n	800e450 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800e44a:	687b      	ldr	r3, [r7, #4]
 800e44c:	2200      	movs	r2, #0
 800e44e:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800e450:	7bfb      	ldrb	r3, [r7, #15]
}
 800e452:	4618      	mov	r0, r3
 800e454:	3710      	adds	r7, #16
 800e456:	46bd      	mov	sp, r7
 800e458:	bd80      	pop	{r7, pc}

0800e45a <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 800e45a:	b580      	push	{r7, lr}
 800e45c:	b092      	sub	sp, #72	; 0x48
 800e45e:	af00      	add	r7, sp, #0
 800e460:	60f8      	str	r0, [r7, #12]
 800e462:	60b9      	str	r1, [r7, #8]
 800e464:	607a      	str	r2, [r7, #4]
	BYTE *p;
	_FDID obj;


	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 800e466:	f107 0128 	add.w	r1, r7, #40	; 0x28
 800e46a:	f107 030c 	add.w	r3, r7, #12
 800e46e:	2200      	movs	r2, #0
 800e470:	4618      	mov	r0, r3
 800e472:	f7fe ff8b 	bl	800d38c <find_volume>
 800e476:	4603      	mov	r3, r0
 800e478:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	if (res == FR_OK) {
 800e47c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800e480:	2b00      	cmp	r3, #0
 800e482:	f040 8099 	bne.w	800e5b8 <f_getfree+0x15e>
		*fatfs = fs;				/* Return ptr to the fs object */
 800e486:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e488:	687b      	ldr	r3, [r7, #4]
 800e48a:	601a      	str	r2, [r3, #0]
		/* If free_clst is valid, return it without full cluster scan */
		if (fs->free_clst <= fs->n_fatent - 2) {
 800e48c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e48e:	695a      	ldr	r2, [r3, #20]
 800e490:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e492:	699b      	ldr	r3, [r3, #24]
 800e494:	3b02      	subs	r3, #2
 800e496:	429a      	cmp	r2, r3
 800e498:	d804      	bhi.n	800e4a4 <f_getfree+0x4a>
			*nclst = fs->free_clst;
 800e49a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e49c:	695a      	ldr	r2, [r3, #20]
 800e49e:	68bb      	ldr	r3, [r7, #8]
 800e4a0:	601a      	str	r2, [r3, #0]
 800e4a2:	e089      	b.n	800e5b8 <f_getfree+0x15e>
		} else {
			/* Get number of free clusters */
			nfree = 0;
 800e4a4:	2300      	movs	r3, #0
 800e4a6:	643b      	str	r3, [r7, #64]	; 0x40
			if (fs->fs_type == FS_FAT12) {	/* FAT12: Sector unalighed FAT entries */
 800e4a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e4aa:	781b      	ldrb	r3, [r3, #0]
 800e4ac:	2b01      	cmp	r3, #1
 800e4ae:	d128      	bne.n	800e502 <f_getfree+0xa8>
				clst = 2; obj.fs = fs;
 800e4b0:	2302      	movs	r3, #2
 800e4b2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800e4b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e4b6:	617b      	str	r3, [r7, #20]
				do {
					stat = get_fat(&obj, clst);
 800e4b8:	f107 0314 	add.w	r3, r7, #20
 800e4bc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800e4be:	4618      	mov	r0, r3
 800e4c0:	f7fe f82f 	bl	800c522 <get_fat>
 800e4c4:	62f8      	str	r0, [r7, #44]	; 0x2c
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 800e4c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e4c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e4cc:	d103      	bne.n	800e4d6 <f_getfree+0x7c>
 800e4ce:	2301      	movs	r3, #1
 800e4d0:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800e4d4:	e063      	b.n	800e59e <f_getfree+0x144>
					if (stat == 1) { res = FR_INT_ERR; break; }
 800e4d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e4d8:	2b01      	cmp	r3, #1
 800e4da:	d103      	bne.n	800e4e4 <f_getfree+0x8a>
 800e4dc:	2302      	movs	r3, #2
 800e4de:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800e4e2:	e05c      	b.n	800e59e <f_getfree+0x144>
					if (stat == 0) nfree++;
 800e4e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e4e6:	2b00      	cmp	r3, #0
 800e4e8:	d102      	bne.n	800e4f0 <f_getfree+0x96>
 800e4ea:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e4ec:	3301      	adds	r3, #1
 800e4ee:	643b      	str	r3, [r7, #64]	; 0x40
				} while (++clst < fs->n_fatent);
 800e4f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e4f2:	3301      	adds	r3, #1
 800e4f4:	63fb      	str	r3, [r7, #60]	; 0x3c
 800e4f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e4f8:	699b      	ldr	r3, [r3, #24]
 800e4fa:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800e4fc:	429a      	cmp	r2, r3
 800e4fe:	d3db      	bcc.n	800e4b8 <f_getfree+0x5e>
 800e500:	e04d      	b.n	800e59e <f_getfree+0x144>
						i = (i + 1) % SS(fs);
					} while (clst);
				} else
#endif
				{	/* FAT16/32: Sector alighed FAT entries */
					clst = fs->n_fatent; sect = fs->fatbase;
 800e502:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e504:	699b      	ldr	r3, [r3, #24]
 800e506:	63fb      	str	r3, [r7, #60]	; 0x3c
 800e508:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e50a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e50c:	63bb      	str	r3, [r7, #56]	; 0x38
					i = 0; p = 0;
 800e50e:	2300      	movs	r3, #0
 800e510:	637b      	str	r3, [r7, #52]	; 0x34
 800e512:	2300      	movs	r3, #0
 800e514:	633b      	str	r3, [r7, #48]	; 0x30
					do {
						if (i == 0) {
 800e516:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e518:	2b00      	cmp	r3, #0
 800e51a:	d113      	bne.n	800e544 <f_getfree+0xea>
							res = move_window(fs, sect++);
 800e51c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e51e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e520:	1c5a      	adds	r2, r3, #1
 800e522:	63ba      	str	r2, [r7, #56]	; 0x38
 800e524:	4619      	mov	r1, r3
 800e526:	f7fd ff3f 	bl	800c3a8 <move_window>
 800e52a:	4603      	mov	r3, r0
 800e52c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
							if (res != FR_OK) break;
 800e530:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800e534:	2b00      	cmp	r3, #0
 800e536:	d131      	bne.n	800e59c <f_getfree+0x142>
							p = fs->win;
 800e538:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e53a:	3334      	adds	r3, #52	; 0x34
 800e53c:	633b      	str	r3, [r7, #48]	; 0x30
							i = SS(fs);
 800e53e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e540:	899b      	ldrh	r3, [r3, #12]
 800e542:	637b      	str	r3, [r7, #52]	; 0x34
						}
						if (fs->fs_type == FS_FAT16) {
 800e544:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e546:	781b      	ldrb	r3, [r3, #0]
 800e548:	2b02      	cmp	r3, #2
 800e54a:	d10f      	bne.n	800e56c <f_getfree+0x112>
							if (ld_word(p) == 0) nfree++;
 800e54c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e54e:	f7fd fc7b 	bl	800be48 <ld_word>
 800e552:	4603      	mov	r3, r0
 800e554:	2b00      	cmp	r3, #0
 800e556:	d102      	bne.n	800e55e <f_getfree+0x104>
 800e558:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e55a:	3301      	adds	r3, #1
 800e55c:	643b      	str	r3, [r7, #64]	; 0x40
							p += 2; i -= 2;
 800e55e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e560:	3302      	adds	r3, #2
 800e562:	633b      	str	r3, [r7, #48]	; 0x30
 800e564:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e566:	3b02      	subs	r3, #2
 800e568:	637b      	str	r3, [r7, #52]	; 0x34
 800e56a:	e010      	b.n	800e58e <f_getfree+0x134>
						} else {
							if ((ld_dword(p) & 0x0FFFFFFF) == 0) nfree++;
 800e56c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e56e:	f7fd fc83 	bl	800be78 <ld_dword>
 800e572:	4603      	mov	r3, r0
 800e574:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800e578:	2b00      	cmp	r3, #0
 800e57a:	d102      	bne.n	800e582 <f_getfree+0x128>
 800e57c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e57e:	3301      	adds	r3, #1
 800e580:	643b      	str	r3, [r7, #64]	; 0x40
							p += 4; i -= 4;
 800e582:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e584:	3304      	adds	r3, #4
 800e586:	633b      	str	r3, [r7, #48]	; 0x30
 800e588:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e58a:	3b04      	subs	r3, #4
 800e58c:	637b      	str	r3, [r7, #52]	; 0x34
						}
					} while (--clst);
 800e58e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e590:	3b01      	subs	r3, #1
 800e592:	63fb      	str	r3, [r7, #60]	; 0x3c
 800e594:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e596:	2b00      	cmp	r3, #0
 800e598:	d1bd      	bne.n	800e516 <f_getfree+0xbc>
 800e59a:	e000      	b.n	800e59e <f_getfree+0x144>
							if (res != FR_OK) break;
 800e59c:	bf00      	nop
				}
			}
			*nclst = nfree;			/* Return the free clusters */
 800e59e:	68bb      	ldr	r3, [r7, #8]
 800e5a0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800e5a2:	601a      	str	r2, [r3, #0]
			fs->free_clst = nfree;	/* Now free_clst is valid */
 800e5a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e5a6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800e5a8:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 800e5aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e5ac:	791a      	ldrb	r2, [r3, #4]
 800e5ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e5b0:	f042 0201 	orr.w	r2, r2, #1
 800e5b4:	b2d2      	uxtb	r2, r2
 800e5b6:	711a      	strb	r2, [r3, #4]
		}
	}

	LEAVE_FF(fs, res);
 800e5b8:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 800e5bc:	4618      	mov	r0, r3
 800e5be:	3748      	adds	r7, #72	; 0x48
 800e5c0:	46bd      	mov	sp, r7
 800e5c2:	bd80      	pop	{r7, pc}

0800e5c4 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800e5c4:	b480      	push	{r7}
 800e5c6:	b087      	sub	sp, #28
 800e5c8:	af00      	add	r7, sp, #0
 800e5ca:	60f8      	str	r0, [r7, #12]
 800e5cc:	60b9      	str	r1, [r7, #8]
 800e5ce:	4613      	mov	r3, r2
 800e5d0:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800e5d2:	2301      	movs	r3, #1
 800e5d4:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800e5d6:	2300      	movs	r3, #0
 800e5d8:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800e5da:	4b1f      	ldr	r3, [pc, #124]	; (800e658 <FATFS_LinkDriverEx+0x94>)
 800e5dc:	7a5b      	ldrb	r3, [r3, #9]
 800e5de:	b2db      	uxtb	r3, r3
 800e5e0:	2b00      	cmp	r3, #0
 800e5e2:	d131      	bne.n	800e648 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800e5e4:	4b1c      	ldr	r3, [pc, #112]	; (800e658 <FATFS_LinkDriverEx+0x94>)
 800e5e6:	7a5b      	ldrb	r3, [r3, #9]
 800e5e8:	b2db      	uxtb	r3, r3
 800e5ea:	461a      	mov	r2, r3
 800e5ec:	4b1a      	ldr	r3, [pc, #104]	; (800e658 <FATFS_LinkDriverEx+0x94>)
 800e5ee:	2100      	movs	r1, #0
 800e5f0:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800e5f2:	4b19      	ldr	r3, [pc, #100]	; (800e658 <FATFS_LinkDriverEx+0x94>)
 800e5f4:	7a5b      	ldrb	r3, [r3, #9]
 800e5f6:	b2db      	uxtb	r3, r3
 800e5f8:	4a17      	ldr	r2, [pc, #92]	; (800e658 <FATFS_LinkDriverEx+0x94>)
 800e5fa:	009b      	lsls	r3, r3, #2
 800e5fc:	4413      	add	r3, r2
 800e5fe:	68fa      	ldr	r2, [r7, #12]
 800e600:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800e602:	4b15      	ldr	r3, [pc, #84]	; (800e658 <FATFS_LinkDriverEx+0x94>)
 800e604:	7a5b      	ldrb	r3, [r3, #9]
 800e606:	b2db      	uxtb	r3, r3
 800e608:	461a      	mov	r2, r3
 800e60a:	4b13      	ldr	r3, [pc, #76]	; (800e658 <FATFS_LinkDriverEx+0x94>)
 800e60c:	4413      	add	r3, r2
 800e60e:	79fa      	ldrb	r2, [r7, #7]
 800e610:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800e612:	4b11      	ldr	r3, [pc, #68]	; (800e658 <FATFS_LinkDriverEx+0x94>)
 800e614:	7a5b      	ldrb	r3, [r3, #9]
 800e616:	b2db      	uxtb	r3, r3
 800e618:	1c5a      	adds	r2, r3, #1
 800e61a:	b2d1      	uxtb	r1, r2
 800e61c:	4a0e      	ldr	r2, [pc, #56]	; (800e658 <FATFS_LinkDriverEx+0x94>)
 800e61e:	7251      	strb	r1, [r2, #9]
 800e620:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800e622:	7dbb      	ldrb	r3, [r7, #22]
 800e624:	3330      	adds	r3, #48	; 0x30
 800e626:	b2da      	uxtb	r2, r3
 800e628:	68bb      	ldr	r3, [r7, #8]
 800e62a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800e62c:	68bb      	ldr	r3, [r7, #8]
 800e62e:	3301      	adds	r3, #1
 800e630:	223a      	movs	r2, #58	; 0x3a
 800e632:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800e634:	68bb      	ldr	r3, [r7, #8]
 800e636:	3302      	adds	r3, #2
 800e638:	222f      	movs	r2, #47	; 0x2f
 800e63a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800e63c:	68bb      	ldr	r3, [r7, #8]
 800e63e:	3303      	adds	r3, #3
 800e640:	2200      	movs	r2, #0
 800e642:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800e644:	2300      	movs	r3, #0
 800e646:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800e648:	7dfb      	ldrb	r3, [r7, #23]
}
 800e64a:	4618      	mov	r0, r3
 800e64c:	371c      	adds	r7, #28
 800e64e:	46bd      	mov	sp, r7
 800e650:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e654:	4770      	bx	lr
 800e656:	bf00      	nop
 800e658:	200000f4 	.word	0x200000f4

0800e65c <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800e65c:	b580      	push	{r7, lr}
 800e65e:	b082      	sub	sp, #8
 800e660:	af00      	add	r7, sp, #0
 800e662:	6078      	str	r0, [r7, #4]
 800e664:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800e666:	2200      	movs	r2, #0
 800e668:	6839      	ldr	r1, [r7, #0]
 800e66a:	6878      	ldr	r0, [r7, #4]
 800e66c:	f7ff ffaa 	bl	800e5c4 <FATFS_LinkDriverEx>
 800e670:	4603      	mov	r3, r0
}
 800e672:	4618      	mov	r0, r3
 800e674:	3708      	adds	r7, #8
 800e676:	46bd      	mov	sp, r7
 800e678:	bd80      	pop	{r7, pc}
	...

0800e67c <FATFS_UnLinkDriverEx>:
  * @param  path: pointer to the logical drive path
  * @param  lun : not used
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_UnLinkDriverEx(char *path, uint8_t lun)
{
 800e67c:	b480      	push	{r7}
 800e67e:	b085      	sub	sp, #20
 800e680:	af00      	add	r7, sp, #0
 800e682:	6078      	str	r0, [r7, #4]
 800e684:	460b      	mov	r3, r1
 800e686:	70fb      	strb	r3, [r7, #3]
  uint8_t DiskNum = 0;
 800e688:	2300      	movs	r3, #0
 800e68a:	73bb      	strb	r3, [r7, #14]
  uint8_t ret = 1;
 800e68c:	2301      	movs	r3, #1
 800e68e:	73fb      	strb	r3, [r7, #15]

  if(disk.nbr >= 1)
 800e690:	4b15      	ldr	r3, [pc, #84]	; (800e6e8 <FATFS_UnLinkDriverEx+0x6c>)
 800e692:	7a5b      	ldrb	r3, [r3, #9]
 800e694:	b2db      	uxtb	r3, r3
 800e696:	2b00      	cmp	r3, #0
 800e698:	d01e      	beq.n	800e6d8 <FATFS_UnLinkDriverEx+0x5c>
  {
    DiskNum = path[0] - '0';
 800e69a:	687b      	ldr	r3, [r7, #4]
 800e69c:	781b      	ldrb	r3, [r3, #0]
 800e69e:	3b30      	subs	r3, #48	; 0x30
 800e6a0:	73bb      	strb	r3, [r7, #14]
    if(disk.drv[DiskNum] != 0)
 800e6a2:	7bbb      	ldrb	r3, [r7, #14]
 800e6a4:	4a10      	ldr	r2, [pc, #64]	; (800e6e8 <FATFS_UnLinkDriverEx+0x6c>)
 800e6a6:	009b      	lsls	r3, r3, #2
 800e6a8:	4413      	add	r3, r2
 800e6aa:	685b      	ldr	r3, [r3, #4]
 800e6ac:	2b00      	cmp	r3, #0
 800e6ae:	d013      	beq.n	800e6d8 <FATFS_UnLinkDriverEx+0x5c>
    {
      disk.drv[DiskNum] = 0;
 800e6b0:	7bbb      	ldrb	r3, [r7, #14]
 800e6b2:	4a0d      	ldr	r2, [pc, #52]	; (800e6e8 <FATFS_UnLinkDriverEx+0x6c>)
 800e6b4:	009b      	lsls	r3, r3, #2
 800e6b6:	4413      	add	r3, r2
 800e6b8:	2200      	movs	r2, #0
 800e6ba:	605a      	str	r2, [r3, #4]
      disk.lun[DiskNum] = 0;
 800e6bc:	7bbb      	ldrb	r3, [r7, #14]
 800e6be:	4a0a      	ldr	r2, [pc, #40]	; (800e6e8 <FATFS_UnLinkDriverEx+0x6c>)
 800e6c0:	4413      	add	r3, r2
 800e6c2:	2200      	movs	r2, #0
 800e6c4:	721a      	strb	r2, [r3, #8]
      disk.nbr--;
 800e6c6:	4b08      	ldr	r3, [pc, #32]	; (800e6e8 <FATFS_UnLinkDriverEx+0x6c>)
 800e6c8:	7a5b      	ldrb	r3, [r3, #9]
 800e6ca:	b2db      	uxtb	r3, r3
 800e6cc:	3b01      	subs	r3, #1
 800e6ce:	b2da      	uxtb	r2, r3
 800e6d0:	4b05      	ldr	r3, [pc, #20]	; (800e6e8 <FATFS_UnLinkDriverEx+0x6c>)
 800e6d2:	725a      	strb	r2, [r3, #9]
      ret = 0;
 800e6d4:	2300      	movs	r3, #0
 800e6d6:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800e6d8:	7bfb      	ldrb	r3, [r7, #15]
}
 800e6da:	4618      	mov	r0, r3
 800e6dc:	3714      	adds	r7, #20
 800e6de:	46bd      	mov	sp, r7
 800e6e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6e4:	4770      	bx	lr
 800e6e6:	bf00      	nop
 800e6e8:	200000f4 	.word	0x200000f4

0800e6ec <FATFS_UnLinkDriver>:
  *         drivers.
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_UnLinkDriver(char *path)
{
 800e6ec:	b580      	push	{r7, lr}
 800e6ee:	b082      	sub	sp, #8
 800e6f0:	af00      	add	r7, sp, #0
 800e6f2:	6078      	str	r0, [r7, #4]
  return FATFS_UnLinkDriverEx(path, 0);
 800e6f4:	2100      	movs	r1, #0
 800e6f6:	6878      	ldr	r0, [r7, #4]
 800e6f8:	f7ff ffc0 	bl	800e67c <FATFS_UnLinkDriverEx>
 800e6fc:	4603      	mov	r3, r0
}
 800e6fe:	4618      	mov	r0, r3
 800e700:	3708      	adds	r7, #8
 800e702:	46bd      	mov	sp, r7
 800e704:	bd80      	pop	{r7, pc}
	...

0800e708 <__io_putchar>:
     set to 'Yes') calls __io_putchar() */
int __io_putchar(int ch)
#else
int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
{
 800e708:	b580      	push	{r7, lr}
 800e70a:	b082      	sub	sp, #8
 800e70c:	af00      	add	r7, sp, #0
 800e70e:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the UART3 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart4, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 800e710:	1d39      	adds	r1, r7, #4
 800e712:	f04f 33ff 	mov.w	r3, #4294967295
 800e716:	2201      	movs	r2, #1
 800e718:	4803      	ldr	r0, [pc, #12]	; (800e728 <__io_putchar+0x20>)
 800e71a:	f7f8 fc50 	bl	8006fbe <HAL_UART_Transmit>
  return ch;
 800e71e:	687b      	ldr	r3, [r7, #4]
}
 800e720:	4618      	mov	r0, r3
 800e722:	3708      	adds	r7, #8
 800e724:	46bd      	mov	sp, r7
 800e726:	bd80      	pop	{r7, pc}
 800e728:	2000226c 	.word	0x2000226c

0800e72c <ETX_MSC_ProcessUsbDevice>:

static FRESULT ETX_MSC_ProcessUsbDevice(void)
{
 800e72c:	b5b0      	push	{r4, r5, r7, lr}
 800e72e:	f5ad 5d04 	sub.w	sp, sp, #8448	; 0x2100
 800e732:	b084      	sub	sp, #16
 800e734:	af00      	add	r7, sp, #0
  FATFS     UsbDiskFatFs;                                 /* File system object for USB disk logical drive */
  char      UsbDiskPath[4] = {0};                         /* USB Host logical drive path */
 800e736:	f507 5386 	add.w	r3, r7, #4288	; 0x10c0
 800e73a:	f103 0310 	add.w	r3, r3, #16
 800e73e:	3b04      	subs	r3, #4
 800e740:	2200      	movs	r2, #0
 800e742:	601a      	str	r2, [r3, #0]
  FIL       file;                                         /* File object */
  FRESULT   res;                                          /* FatFs function common result code */
  uint32_t  total_space, free_space;                      /* Total Space and Free Space */
  DWORD     fre_clust;                                    /* Freee Cluster */
  uint32_t  byteswritten, bytesread;                      /* File write/read counts */
  uint8_t   wr_data[] = "Welcome to EmbeTronicX!!!";      /* Data buffer */
 800e744:	f107 0390 	add.w	r3, r7, #144	; 0x90
 800e748:	3b1c      	subs	r3, #28
 800e74a:	4a96      	ldr	r2, [pc, #600]	; (800e9a4 <ETX_MSC_ProcessUsbDevice+0x278>)
 800e74c:	461c      	mov	r4, r3
 800e74e:	4615      	mov	r5, r2
 800e750:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800e752:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800e754:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800e758:	c403      	stmia	r4!, {r0, r1}
 800e75a:	8022      	strh	r2, [r4, #0]
  uint8_t   rd_data[100];                                 /* Read buffer */
  char      file_name[] = "temp.txt";                     /* File name */
 800e75c:	f107 0310 	add.w	r3, r7, #16
 800e760:	3b0c      	subs	r3, #12
 800e762:	4a91      	ldr	r2, [pc, #580]	; (800e9a8 <ETX_MSC_ProcessUsbDevice+0x27c>)
 800e764:	ca07      	ldmia	r2, {r0, r1, r2}
 800e766:	c303      	stmia	r3!, {r0, r1}
 800e768:	701a      	strb	r2, [r3, #0]

  do
  {
    /* Register the file system object to the FatFs module */
    res = f_mount( &UsbDiskFatFs, (TCHAR const*)UsbDiskPath, 0 );
 800e76a:	f507 5386 	add.w	r3, r7, #4288	; 0x10c0
 800e76e:	f103 0310 	add.w	r3, r3, #16
 800e772:	3b04      	subs	r3, #4
 800e774:	f507 5086 	add.w	r0, r7, #4288	; 0x10c0
 800e778:	f100 0010 	add.w	r0, r0, #16
 800e77c:	2200      	movs	r2, #0
 800e77e:	4619      	mov	r1, r3
 800e780:	f7ff f8be 	bl	800d900 <f_mount>
 800e784:	4603      	mov	r3, r0
 800e786:	f507 5204 	add.w	r2, r7, #8448	; 0x2100
 800e78a:	f102 020f 	add.w	r2, r2, #15
 800e78e:	7013      	strb	r3, [r2, #0]
    if( res != FR_OK )
 800e790:	f507 5304 	add.w	r3, r7, #8448	; 0x2100
 800e794:	f103 030f 	add.w	r3, r3, #15
 800e798:	781b      	ldrb	r3, [r3, #0]
 800e79a:	2b00      	cmp	r3, #0
 800e79c:	f040 80db 	bne.w	800e956 <ETX_MSC_ProcessUsbDevice+0x22a>
      /* FatFs Init Error */
      break;
    }

    /* Check the Free Space */
    FATFS *fatFs = &UsbDiskFatFs;
 800e7a0:	f107 0310 	add.w	r3, r7, #16
 800e7a4:	3b10      	subs	r3, #16
 800e7a6:	f507 5286 	add.w	r2, r7, #4288	; 0x10c0
 800e7aa:	f102 0210 	add.w	r2, r2, #16
 800e7ae:	601a      	str	r2, [r3, #0]
    f_getfree("", &fre_clust, &fatFs);
 800e7b0:	f107 0210 	add.w	r2, r7, #16
 800e7b4:	3a10      	subs	r2, #16
 800e7b6:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 800e7ba:	3b38      	subs	r3, #56	; 0x38
 800e7bc:	4619      	mov	r1, r3
 800e7be:	487b      	ldr	r0, [pc, #492]	; (800e9ac <ETX_MSC_ProcessUsbDevice+0x280>)
 800e7c0:	f7ff fe4b 	bl	800e45a <f_getfree>
    total_space = (uint32_t)((UsbDiskFatFs.n_fatent - 2) * UsbDiskFatFs.csize * 0.5);
 800e7c4:	f507 5386 	add.w	r3, r7, #4288	; 0x10c0
 800e7c8:	f103 0310 	add.w	r3, r3, #16
 800e7cc:	699b      	ldr	r3, [r3, #24]
 800e7ce:	3b02      	subs	r3, #2
 800e7d0:	f507 5286 	add.w	r2, r7, #4288	; 0x10c0
 800e7d4:	f102 0210 	add.w	r2, r2, #16
 800e7d8:	8952      	ldrh	r2, [r2, #10]
 800e7da:	fb02 f303 	mul.w	r3, r2, r3
 800e7de:	4618      	mov	r0, r3
 800e7e0:	f7f1 ffb2 	bl	8000748 <__aeabi_ui2d>
 800e7e4:	f04f 0200 	mov.w	r2, #0
 800e7e8:	4b71      	ldr	r3, [pc, #452]	; (800e9b0 <ETX_MSC_ProcessUsbDevice+0x284>)
 800e7ea:	f7f1 fd41 	bl	8000270 <__aeabi_dmul>
 800e7ee:	4602      	mov	r2, r0
 800e7f0:	460b      	mov	r3, r1
 800e7f2:	4610      	mov	r0, r2
 800e7f4:	4619      	mov	r1, r3
 800e7f6:	f7f2 f821 	bl	800083c <__aeabi_d2uiz>
 800e7fa:	4603      	mov	r3, r0
 800e7fc:	f507 5204 	add.w	r2, r7, #8448	; 0x2100
 800e800:	f102 0208 	add.w	r2, r2, #8
 800e804:	6013      	str	r3, [r2, #0]
    free_space = (uint32_t)(fre_clust * UsbDiskFatFs.csize * 0.5);
 800e806:	f507 5386 	add.w	r3, r7, #4288	; 0x10c0
 800e80a:	f103 0310 	add.w	r3, r3, #16
 800e80e:	895b      	ldrh	r3, [r3, #10]
 800e810:	461a      	mov	r2, r3
 800e812:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 800e816:	3b38      	subs	r3, #56	; 0x38
 800e818:	681b      	ldr	r3, [r3, #0]
 800e81a:	fb03 f302 	mul.w	r3, r3, r2
 800e81e:	4618      	mov	r0, r3
 800e820:	f7f1 ff92 	bl	8000748 <__aeabi_ui2d>
 800e824:	f04f 0200 	mov.w	r2, #0
 800e828:	4b61      	ldr	r3, [pc, #388]	; (800e9b0 <ETX_MSC_ProcessUsbDevice+0x284>)
 800e82a:	f7f1 fd21 	bl	8000270 <__aeabi_dmul>
 800e82e:	4602      	mov	r2, r0
 800e830:	460b      	mov	r3, r1
 800e832:	4610      	mov	r0, r2
 800e834:	4619      	mov	r1, r3
 800e836:	f7f2 f801 	bl	800083c <__aeabi_d2uiz>
 800e83a:	4603      	mov	r3, r0
 800e83c:	f507 5204 	add.w	r2, r7, #8448	; 0x2100
 800e840:	f102 0204 	add.w	r2, r2, #4
 800e844:	6013      	str	r3, [r2, #0]
    printf("USB Device Total Space = %lu MB\n", total_space/1024);
 800e846:	f507 5304 	add.w	r3, r7, #8448	; 0x2100
 800e84a:	f103 0308 	add.w	r3, r3, #8
 800e84e:	681b      	ldr	r3, [r3, #0]
 800e850:	0a9b      	lsrs	r3, r3, #10
 800e852:	4619      	mov	r1, r3
 800e854:	4857      	ldr	r0, [pc, #348]	; (800e9b4 <ETX_MSC_ProcessUsbDevice+0x288>)
 800e856:	f000 fcf1 	bl	800f23c <iprintf>
    printf("USB Device Free Space  = %lu MB\n", free_space/1024);
 800e85a:	f507 5304 	add.w	r3, r7, #8448	; 0x2100
 800e85e:	f103 0304 	add.w	r3, r3, #4
 800e862:	681b      	ldr	r3, [r3, #0]
 800e864:	0a9b      	lsrs	r3, r3, #10
 800e866:	4619      	mov	r1, r3
 800e868:	4853      	ldr	r0, [pc, #332]	; (800e9b8 <ETX_MSC_ProcessUsbDevice+0x28c>)
 800e86a:	f000 fce7 	bl	800f23c <iprintf>

    /* Create a new text file with write access */
    res = f_open( &file, file_name, ( FA_CREATE_ALWAYS | FA_WRITE ) );
 800e86e:	f107 0110 	add.w	r1, r7, #16
 800e872:	390c      	subs	r1, #12
 800e874:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 800e878:	3b34      	subs	r3, #52	; 0x34
 800e87a:	220a      	movs	r2, #10
 800e87c:	4618      	mov	r0, r3
 800e87e:	f7ff f885 	bl	800d98c <f_open>
 800e882:	4603      	mov	r3, r0
 800e884:	f507 5204 	add.w	r2, r7, #8448	; 0x2100
 800e888:	f102 020f 	add.w	r2, r2, #15
 800e88c:	7013      	strb	r3, [r2, #0]
    if( res != FR_OK )
 800e88e:	f507 5304 	add.w	r3, r7, #8448	; 0x2100
 800e892:	f103 030f 	add.w	r3, r3, #15
 800e896:	781b      	ldrb	r3, [r3, #0]
 800e898:	2b00      	cmp	r3, #0
 800e89a:	d15e      	bne.n	800e95a <ETX_MSC_ProcessUsbDevice+0x22e>
      /* File Open Error */
      break;
    }

    /* Write the data to the text file */
    res = f_write( &file, wr_data, sizeof(wr_data), (void *)&byteswritten );
 800e89c:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 800e8a0:	3b3c      	subs	r3, #60	; 0x3c
 800e8a2:	f107 0190 	add.w	r1, r7, #144	; 0x90
 800e8a6:	391c      	subs	r1, #28
 800e8a8:	f107 00d0 	add.w	r0, r7, #208	; 0xd0
 800e8ac:	3834      	subs	r0, #52	; 0x34
 800e8ae:	221a      	movs	r2, #26
 800e8b0:	f7ff fb97 	bl	800dfe2 <f_write>
 800e8b4:	4603      	mov	r3, r0
 800e8b6:	f507 5204 	add.w	r2, r7, #8448	; 0x2100
 800e8ba:	f102 020f 	add.w	r2, r2, #15
 800e8be:	7013      	strb	r3, [r2, #0]

    /* Close the opened file */
    f_close( &file );
 800e8c0:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 800e8c4:	3b34      	subs	r3, #52	; 0x34
 800e8c6:	4618      	mov	r0, r3
 800e8c8:	f7ff fd9d 	bl	800e406 <f_close>

    if( res != FR_OK )
 800e8cc:	f507 5304 	add.w	r3, r7, #8448	; 0x2100
 800e8d0:	f103 030f 	add.w	r3, r3, #15
 800e8d4:	781b      	ldrb	r3, [r3, #0]
 800e8d6:	2b00      	cmp	r3, #0
 800e8d8:	d141      	bne.n	800e95e <ETX_MSC_ProcessUsbDevice+0x232>
    {
      /* File write Error */
      break;
    }

    printf("Data written to the USD Device\n");
 800e8da:	4838      	ldr	r0, [pc, #224]	; (800e9bc <ETX_MSC_ProcessUsbDevice+0x290>)
 800e8dc:	f000 fd4a 	bl	800f374 <puts>

    /* Open the text file object with read access */
    res = f_open( &file, file_name, FA_READ );
 800e8e0:	f107 0110 	add.w	r1, r7, #16
 800e8e4:	390c      	subs	r1, #12
 800e8e6:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 800e8ea:	3b34      	subs	r3, #52	; 0x34
 800e8ec:	2201      	movs	r2, #1
 800e8ee:	4618      	mov	r0, r3
 800e8f0:	f7ff f84c 	bl	800d98c <f_open>
 800e8f4:	4603      	mov	r3, r0
 800e8f6:	f507 5204 	add.w	r2, r7, #8448	; 0x2100
 800e8fa:	f102 020f 	add.w	r2, r2, #15
 800e8fe:	7013      	strb	r3, [r2, #0]
    if( res != FR_OK )
 800e900:	f507 5304 	add.w	r3, r7, #8448	; 0x2100
 800e904:	f103 030f 	add.w	r3, r3, #15
 800e908:	781b      	ldrb	r3, [r3, #0]
 800e90a:	2b00      	cmp	r3, #0
 800e90c:	d129      	bne.n	800e962 <ETX_MSC_ProcessUsbDevice+0x236>
      /* File Open Error */
      break;
    }

    /* Read data from the file */
    res = f_read( &file, rd_data, sizeof(wr_data), (void *)&bytesread);
 800e90e:	f107 0390 	add.w	r3, r7, #144	; 0x90
 800e912:	f107 0110 	add.w	r1, r7, #16
 800e916:	f107 00d0 	add.w	r0, r7, #208	; 0xd0
 800e91a:	3834      	subs	r0, #52	; 0x34
 800e91c:	221a      	movs	r2, #26
 800e91e:	f7ff fa01 	bl	800dd24 <f_read>
 800e922:	4603      	mov	r3, r0
 800e924:	f507 5204 	add.w	r2, r7, #8448	; 0x2100
 800e928:	f102 020f 	add.w	r2, r2, #15
 800e92c:	7013      	strb	r3, [r2, #0]

    /* Close the file */
    f_close(&file);
 800e92e:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 800e932:	3b34      	subs	r3, #52	; 0x34
 800e934:	4618      	mov	r0, r3
 800e936:	f7ff fd66 	bl	800e406 <f_close>

    if(res != FR_OK)
 800e93a:	f507 5304 	add.w	r3, r7, #8448	; 0x2100
 800e93e:	f103 030f 	add.w	r3, r3, #15
 800e942:	781b      	ldrb	r3, [r3, #0]
 800e944:	2b00      	cmp	r3, #0
 800e946:	d10e      	bne.n	800e966 <ETX_MSC_ProcessUsbDevice+0x23a>
      /* File Read Error */
      break;
    }

    /* Print the data */
    printf("Read Data : %s\n", rd_data);
 800e948:	f107 0310 	add.w	r3, r7, #16
 800e94c:	4619      	mov	r1, r3
 800e94e:	481c      	ldr	r0, [pc, #112]	; (800e9c0 <ETX_MSC_ProcessUsbDevice+0x294>)
 800e950:	f000 fc74 	bl	800f23c <iprintf>
 800e954:	e008      	b.n	800e968 <ETX_MSC_ProcessUsbDevice+0x23c>
      break;
 800e956:	bf00      	nop
 800e958:	e006      	b.n	800e968 <ETX_MSC_ProcessUsbDevice+0x23c>
      break;
 800e95a:	bf00      	nop
 800e95c:	e004      	b.n	800e968 <ETX_MSC_ProcessUsbDevice+0x23c>
      break;
 800e95e:	bf00      	nop
 800e960:	e002      	b.n	800e968 <ETX_MSC_ProcessUsbDevice+0x23c>
      break;
 800e962:	bf00      	nop
 800e964:	e000      	b.n	800e968 <ETX_MSC_ProcessUsbDevice+0x23c>
      break;
 800e966:	bf00      	nop

  } while ( 0 );

  /* Unmount the device */
  f_mount(NULL, UsbDiskPath, 0);
 800e968:	f507 5386 	add.w	r3, r7, #4288	; 0x10c0
 800e96c:	f103 0310 	add.w	r3, r3, #16
 800e970:	3b04      	subs	r3, #4
 800e972:	2200      	movs	r2, #0
 800e974:	4619      	mov	r1, r3
 800e976:	2000      	movs	r0, #0
 800e978:	f7fe ffc2 	bl	800d900 <f_mount>

  /* Unlink the USB disk driver */
  FATFS_UnLinkDriver(UsbDiskPath);
 800e97c:	f507 5386 	add.w	r3, r7, #4288	; 0x10c0
 800e980:	f103 0310 	add.w	r3, r3, #16
 800e984:	3b04      	subs	r3, #4
 800e986:	4618      	mov	r0, r3
 800e988:	f7ff feb0 	bl	800e6ec <FATFS_UnLinkDriver>

  return res;
 800e98c:	f507 5304 	add.w	r3, r7, #8448	; 0x2100
 800e990:	f103 030f 	add.w	r3, r3, #15
 800e994:	781b      	ldrb	r3, [r3, #0]
}
 800e996:	4618      	mov	r0, r3
 800e998:	f507 5704 	add.w	r7, r7, #8448	; 0x2100
 800e99c:	3710      	adds	r7, #16
 800e99e:	46bd      	mov	sp, r7
 800e9a0:	bdb0      	pop	{r4, r5, r7, pc}
 800e9a2:	bf00      	nop
 800e9a4:	08010c30 	.word	0x08010c30
 800e9a8:	08010c4c 	.word	0x08010c4c
 800e9ac:	08010bb4 	.word	0x08010bb4
 800e9b0:	3fe00000 	.word	0x3fe00000
 800e9b4:	08010bb8 	.word	0x08010bb8
 800e9b8:	08010bdc 	.word	0x08010bdc
 800e9bc:	08010c00 	.word	0x08010c00
 800e9c0:	08010c20 	.word	0x08010c20

0800e9c4 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800e9c4:	b580      	push	{r7, lr}
 800e9c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800e9c8:	2201      	movs	r2, #1
 800e9ca:	490e      	ldr	r1, [pc, #56]	; (800ea04 <MX_USB_HOST_Init+0x40>)
 800e9cc:	480e      	ldr	r0, [pc, #56]	; (800ea08 <MX_USB_HOST_Init+0x44>)
 800e9ce:	f7fb fc7b 	bl	800a2c8 <USBH_Init>
 800e9d2:	4603      	mov	r3, r0
 800e9d4:	2b00      	cmp	r3, #0
 800e9d6:	d001      	beq.n	800e9dc <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800e9d8:	f7f2 fd40 	bl	800145c <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_MSC_CLASS) != USBH_OK)
 800e9dc:	490b      	ldr	r1, [pc, #44]	; (800ea0c <MX_USB_HOST_Init+0x48>)
 800e9de:	480a      	ldr	r0, [pc, #40]	; (800ea08 <MX_USB_HOST_Init+0x44>)
 800e9e0:	f7fb fd0e 	bl	800a400 <USBH_RegisterClass>
 800e9e4:	4603      	mov	r3, r0
 800e9e6:	2b00      	cmp	r3, #0
 800e9e8:	d001      	beq.n	800e9ee <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800e9ea:	f7f2 fd37 	bl	800145c <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800e9ee:	4806      	ldr	r0, [pc, #24]	; (800ea08 <MX_USB_HOST_Init+0x44>)
 800e9f0:	f7fb fdf4 	bl	800a5dc <USBH_Start>
 800e9f4:	4603      	mov	r3, r0
 800e9f6:	2b00      	cmp	r3, #0
 800e9f8:	d001      	beq.n	800e9fe <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800e9fa:	f7f2 fd2f 	bl	800145c <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800e9fe:	bf00      	nop
 800ea00:	bd80      	pop	{r7, pc}
 800ea02:	bf00      	nop
 800ea04:	0800ea25 	.word	0x0800ea25
 800ea08:	20004320 	.word	0x20004320
 800ea0c:	20000010 	.word	0x20000010

0800ea10 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800ea10:	b580      	push	{r7, lr}
 800ea12:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800ea14:	4802      	ldr	r0, [pc, #8]	; (800ea20 <MX_USB_HOST_Process+0x10>)
 800ea16:	f7fb fdf1 	bl	800a5fc <USBH_Process>
}
 800ea1a:	bf00      	nop
 800ea1c:	bd80      	pop	{r7, pc}
 800ea1e:	bf00      	nop
 800ea20:	20004320 	.word	0x20004320

0800ea24 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800ea24:	b580      	push	{r7, lr}
 800ea26:	b082      	sub	sp, #8
 800ea28:	af00      	add	r7, sp, #0
 800ea2a:	6078      	str	r0, [r7, #4]
 800ea2c:	460b      	mov	r3, r1
 800ea2e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800ea30:	78fb      	ldrb	r3, [r7, #3]
 800ea32:	3b01      	subs	r3, #1
 800ea34:	2b04      	cmp	r3, #4
 800ea36:	d821      	bhi.n	800ea7c <USBH_UserProcess+0x58>
 800ea38:	a201      	add	r2, pc, #4	; (adr r2, 800ea40 <USBH_UserProcess+0x1c>)
 800ea3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ea3e:	bf00      	nop
 800ea40:	0800ea7d 	.word	0x0800ea7d
 800ea44:	0800ea5d 	.word	0x0800ea5d
 800ea48:	0800ea7d 	.word	0x0800ea7d
 800ea4c:	0800ea75 	.word	0x0800ea75
 800ea50:	0800ea55 	.word	0x0800ea55
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800ea54:	4b0d      	ldr	r3, [pc, #52]	; (800ea8c <USBH_UserProcess+0x68>)
 800ea56:	2203      	movs	r2, #3
 800ea58:	701a      	strb	r2, [r3, #0]
  break;
 800ea5a:	e012      	b.n	800ea82 <USBH_UserProcess+0x5e>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800ea5c:	4b0b      	ldr	r3, [pc, #44]	; (800ea8c <USBH_UserProcess+0x68>)
 800ea5e:	2202      	movs	r2, #2
 800ea60:	701a      	strb	r2, [r3, #0]
  if( ETX_MSC_ProcessUsbDevice() != FR_OK )
 800ea62:	f7ff fe63 	bl	800e72c <ETX_MSC_ProcessUsbDevice>
 800ea66:	4603      	mov	r3, r0
 800ea68:	2b00      	cmp	r3, #0
 800ea6a:	d009      	beq.n	800ea80 <USBH_UserProcess+0x5c>
  {
    printf("USB Device Process Error\n");
 800ea6c:	4808      	ldr	r0, [pc, #32]	; (800ea90 <USBH_UserProcess+0x6c>)
 800ea6e:	f000 fc81 	bl	800f374 <puts>
    /* Error : Hang Here */
    while(1);
 800ea72:	e7fe      	b.n	800ea72 <USBH_UserProcess+0x4e>
  }
  break;

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800ea74:	4b05      	ldr	r3, [pc, #20]	; (800ea8c <USBH_UserProcess+0x68>)
 800ea76:	2201      	movs	r2, #1
 800ea78:	701a      	strb	r2, [r3, #0]
  break;
 800ea7a:	e002      	b.n	800ea82 <USBH_UserProcess+0x5e>

  default:
  break;
 800ea7c:	bf00      	nop
 800ea7e:	e000      	b.n	800ea82 <USBH_UserProcess+0x5e>
  break;
 800ea80:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800ea82:	bf00      	nop
 800ea84:	3708      	adds	r7, #8
 800ea86:	46bd      	mov	sp, r7
 800ea88:	bd80      	pop	{r7, pc}
 800ea8a:	bf00      	nop
 800ea8c:	20000100 	.word	0x20000100
 800ea90:	08010c58 	.word	0x08010c58

0800ea94 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800ea94:	b580      	push	{r7, lr}
 800ea96:	b08a      	sub	sp, #40	; 0x28
 800ea98:	af00      	add	r7, sp, #0
 800ea9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ea9c:	f107 0314 	add.w	r3, r7, #20
 800eaa0:	2200      	movs	r2, #0
 800eaa2:	601a      	str	r2, [r3, #0]
 800eaa4:	605a      	str	r2, [r3, #4]
 800eaa6:	609a      	str	r2, [r3, #8]
 800eaa8:	60da      	str	r2, [r3, #12]
 800eaaa:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800eaac:	687b      	ldr	r3, [r7, #4]
 800eaae:	681b      	ldr	r3, [r3, #0]
 800eab0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800eab4:	d147      	bne.n	800eb46 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800eab6:	2300      	movs	r3, #0
 800eab8:	613b      	str	r3, [r7, #16]
 800eaba:	4b25      	ldr	r3, [pc, #148]	; (800eb50 <HAL_HCD_MspInit+0xbc>)
 800eabc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800eabe:	4a24      	ldr	r2, [pc, #144]	; (800eb50 <HAL_HCD_MspInit+0xbc>)
 800eac0:	f043 0301 	orr.w	r3, r3, #1
 800eac4:	6313      	str	r3, [r2, #48]	; 0x30
 800eac6:	4b22      	ldr	r3, [pc, #136]	; (800eb50 <HAL_HCD_MspInit+0xbc>)
 800eac8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800eaca:	f003 0301 	and.w	r3, r3, #1
 800eace:	613b      	str	r3, [r7, #16]
 800ead0:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800ead2:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ead6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800ead8:	2300      	movs	r3, #0
 800eada:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800eadc:	2300      	movs	r3, #0
 800eade:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800eae0:	f107 0314 	add.w	r3, r7, #20
 800eae4:	4619      	mov	r1, r3
 800eae6:	481b      	ldr	r0, [pc, #108]	; (800eb54 <HAL_HCD_MspInit+0xc0>)
 800eae8:	f7f5 fdbe 	bl	8004668 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800eaec:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800eaf0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800eaf2:	2302      	movs	r3, #2
 800eaf4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800eaf6:	2300      	movs	r3, #0
 800eaf8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800eafa:	2303      	movs	r3, #3
 800eafc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800eafe:	230a      	movs	r3, #10
 800eb00:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800eb02:	f107 0314 	add.w	r3, r7, #20
 800eb06:	4619      	mov	r1, r3
 800eb08:	4812      	ldr	r0, [pc, #72]	; (800eb54 <HAL_HCD_MspInit+0xc0>)
 800eb0a:	f7f5 fdad 	bl	8004668 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800eb0e:	4b10      	ldr	r3, [pc, #64]	; (800eb50 <HAL_HCD_MspInit+0xbc>)
 800eb10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800eb12:	4a0f      	ldr	r2, [pc, #60]	; (800eb50 <HAL_HCD_MspInit+0xbc>)
 800eb14:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800eb18:	6353      	str	r3, [r2, #52]	; 0x34
 800eb1a:	2300      	movs	r3, #0
 800eb1c:	60fb      	str	r3, [r7, #12]
 800eb1e:	4b0c      	ldr	r3, [pc, #48]	; (800eb50 <HAL_HCD_MspInit+0xbc>)
 800eb20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800eb22:	4a0b      	ldr	r2, [pc, #44]	; (800eb50 <HAL_HCD_MspInit+0xbc>)
 800eb24:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800eb28:	6453      	str	r3, [r2, #68]	; 0x44
 800eb2a:	4b09      	ldr	r3, [pc, #36]	; (800eb50 <HAL_HCD_MspInit+0xbc>)
 800eb2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800eb2e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800eb32:	60fb      	str	r3, [r7, #12]
 800eb34:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800eb36:	2200      	movs	r2, #0
 800eb38:	2100      	movs	r1, #0
 800eb3a:	2043      	movs	r0, #67	; 0x43
 800eb3c:	f7f3 fc25 	bl	800238a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800eb40:	2043      	movs	r0, #67	; 0x43
 800eb42:	f7f3 fc3e 	bl	80023c2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800eb46:	bf00      	nop
 800eb48:	3728      	adds	r7, #40	; 0x28
 800eb4a:	46bd      	mov	sp, r7
 800eb4c:	bd80      	pop	{r7, pc}
 800eb4e:	bf00      	nop
 800eb50:	40023800 	.word	0x40023800
 800eb54:	40020000 	.word	0x40020000

0800eb58 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800eb58:	b580      	push	{r7, lr}
 800eb5a:	b082      	sub	sp, #8
 800eb5c:	af00      	add	r7, sp, #0
 800eb5e:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800eb60:	687b      	ldr	r3, [r7, #4]
 800eb62:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800eb66:	4618      	mov	r0, r3
 800eb68:	f7fc fa67 	bl	800b03a <USBH_LL_IncTimer>
}
 800eb6c:	bf00      	nop
 800eb6e:	3708      	adds	r7, #8
 800eb70:	46bd      	mov	sp, r7
 800eb72:	bd80      	pop	{r7, pc}

0800eb74 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800eb74:	b580      	push	{r7, lr}
 800eb76:	b082      	sub	sp, #8
 800eb78:	af00      	add	r7, sp, #0
 800eb7a:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800eb7c:	687b      	ldr	r3, [r7, #4]
 800eb7e:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800eb82:	4618      	mov	r0, r3
 800eb84:	f7fc fa9f 	bl	800b0c6 <USBH_LL_Connect>
}
 800eb88:	bf00      	nop
 800eb8a:	3708      	adds	r7, #8
 800eb8c:	46bd      	mov	sp, r7
 800eb8e:	bd80      	pop	{r7, pc}

0800eb90 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800eb90:	b580      	push	{r7, lr}
 800eb92:	b082      	sub	sp, #8
 800eb94:	af00      	add	r7, sp, #0
 800eb96:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800eb98:	687b      	ldr	r3, [r7, #4]
 800eb9a:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800eb9e:	4618      	mov	r0, r3
 800eba0:	f7fc faa8 	bl	800b0f4 <USBH_LL_Disconnect>
}
 800eba4:	bf00      	nop
 800eba6:	3708      	adds	r7, #8
 800eba8:	46bd      	mov	sp, r7
 800ebaa:	bd80      	pop	{r7, pc}

0800ebac <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800ebac:	b480      	push	{r7}
 800ebae:	b083      	sub	sp, #12
 800ebb0:	af00      	add	r7, sp, #0
 800ebb2:	6078      	str	r0, [r7, #4]
 800ebb4:	460b      	mov	r3, r1
 800ebb6:	70fb      	strb	r3, [r7, #3]
 800ebb8:	4613      	mov	r3, r2
 800ebba:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800ebbc:	bf00      	nop
 800ebbe:	370c      	adds	r7, #12
 800ebc0:	46bd      	mov	sp, r7
 800ebc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebc6:	4770      	bx	lr

0800ebc8 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800ebc8:	b580      	push	{r7, lr}
 800ebca:	b082      	sub	sp, #8
 800ebcc:	af00      	add	r7, sp, #0
 800ebce:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800ebd0:	687b      	ldr	r3, [r7, #4]
 800ebd2:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800ebd6:	4618      	mov	r0, r3
 800ebd8:	f7fc fa59 	bl	800b08e <USBH_LL_PortEnabled>
}
 800ebdc:	bf00      	nop
 800ebde:	3708      	adds	r7, #8
 800ebe0:	46bd      	mov	sp, r7
 800ebe2:	bd80      	pop	{r7, pc}

0800ebe4 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800ebe4:	b580      	push	{r7, lr}
 800ebe6:	b082      	sub	sp, #8
 800ebe8:	af00      	add	r7, sp, #0
 800ebea:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800ebec:	687b      	ldr	r3, [r7, #4]
 800ebee:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800ebf2:	4618      	mov	r0, r3
 800ebf4:	f7fc fa59 	bl	800b0aa <USBH_LL_PortDisabled>
}
 800ebf8:	bf00      	nop
 800ebfa:	3708      	adds	r7, #8
 800ebfc:	46bd      	mov	sp, r7
 800ebfe:	bd80      	pop	{r7, pc}

0800ec00 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800ec00:	b580      	push	{r7, lr}
 800ec02:	b082      	sub	sp, #8
 800ec04:	af00      	add	r7, sp, #0
 800ec06:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800ec08:	687b      	ldr	r3, [r7, #4]
 800ec0a:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800ec0e:	2b01      	cmp	r3, #1
 800ec10:	d12a      	bne.n	800ec68 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800ec12:	4a18      	ldr	r2, [pc, #96]	; (800ec74 <USBH_LL_Init+0x74>)
 800ec14:	687b      	ldr	r3, [r7, #4]
 800ec16:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
  phost->pData = &hhcd_USB_OTG_FS;
 800ec1a:	687b      	ldr	r3, [r7, #4]
 800ec1c:	4a15      	ldr	r2, [pc, #84]	; (800ec74 <USBH_LL_Init+0x74>)
 800ec1e:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800ec22:	4b14      	ldr	r3, [pc, #80]	; (800ec74 <USBH_LL_Init+0x74>)
 800ec24:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800ec28:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800ec2a:	4b12      	ldr	r3, [pc, #72]	; (800ec74 <USBH_LL_Init+0x74>)
 800ec2c:	2208      	movs	r2, #8
 800ec2e:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800ec30:	4b10      	ldr	r3, [pc, #64]	; (800ec74 <USBH_LL_Init+0x74>)
 800ec32:	2201      	movs	r2, #1
 800ec34:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800ec36:	4b0f      	ldr	r3, [pc, #60]	; (800ec74 <USBH_LL_Init+0x74>)
 800ec38:	2200      	movs	r2, #0
 800ec3a:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800ec3c:	4b0d      	ldr	r3, [pc, #52]	; (800ec74 <USBH_LL_Init+0x74>)
 800ec3e:	2202      	movs	r2, #2
 800ec40:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800ec42:	4b0c      	ldr	r3, [pc, #48]	; (800ec74 <USBH_LL_Init+0x74>)
 800ec44:	2200      	movs	r2, #0
 800ec46:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800ec48:	480a      	ldr	r0, [pc, #40]	; (800ec74 <USBH_LL_Init+0x74>)
 800ec4a:	f7f5 feda 	bl	8004a02 <HAL_HCD_Init>
 800ec4e:	4603      	mov	r3, r0
 800ec50:	2b00      	cmp	r3, #0
 800ec52:	d001      	beq.n	800ec58 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800ec54:	f7f2 fc02 	bl	800145c <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800ec58:	4806      	ldr	r0, [pc, #24]	; (800ec74 <USBH_LL_Init+0x74>)
 800ec5a:	f7f6 fabe 	bl	80051da <HAL_HCD_GetCurrentFrame>
 800ec5e:	4603      	mov	r3, r0
 800ec60:	4619      	mov	r1, r3
 800ec62:	6878      	ldr	r0, [r7, #4]
 800ec64:	f7fc f9da 	bl	800b01c <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800ec68:	2300      	movs	r3, #0
}
 800ec6a:	4618      	mov	r0, r3
 800ec6c:	3708      	adds	r7, #8
 800ec6e:	46bd      	mov	sp, r7
 800ec70:	bd80      	pop	{r7, pc}
 800ec72:	bf00      	nop
 800ec74:	200046f8 	.word	0x200046f8

0800ec78 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800ec78:	b580      	push	{r7, lr}
 800ec7a:	b084      	sub	sp, #16
 800ec7c:	af00      	add	r7, sp, #0
 800ec7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ec80:	2300      	movs	r3, #0
 800ec82:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800ec84:	2300      	movs	r3, #0
 800ec86:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800ec88:	687b      	ldr	r3, [r7, #4]
 800ec8a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800ec8e:	4618      	mov	r0, r3
 800ec90:	f7f6 fa2d 	bl	80050ee <HAL_HCD_Start>
 800ec94:	4603      	mov	r3, r0
 800ec96:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800ec98:	7bfb      	ldrb	r3, [r7, #15]
 800ec9a:	4618      	mov	r0, r3
 800ec9c:	f000 f98c 	bl	800efb8 <USBH_Get_USB_Status>
 800eca0:	4603      	mov	r3, r0
 800eca2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800eca4:	7bbb      	ldrb	r3, [r7, #14]
}
 800eca6:	4618      	mov	r0, r3
 800eca8:	3710      	adds	r7, #16
 800ecaa:	46bd      	mov	sp, r7
 800ecac:	bd80      	pop	{r7, pc}

0800ecae <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800ecae:	b580      	push	{r7, lr}
 800ecb0:	b084      	sub	sp, #16
 800ecb2:	af00      	add	r7, sp, #0
 800ecb4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ecb6:	2300      	movs	r3, #0
 800ecb8:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800ecba:	2300      	movs	r3, #0
 800ecbc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800ecbe:	687b      	ldr	r3, [r7, #4]
 800ecc0:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800ecc4:	4618      	mov	r0, r3
 800ecc6:	f7f6 fa35 	bl	8005134 <HAL_HCD_Stop>
 800ecca:	4603      	mov	r3, r0
 800eccc:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800ecce:	7bfb      	ldrb	r3, [r7, #15]
 800ecd0:	4618      	mov	r0, r3
 800ecd2:	f000 f971 	bl	800efb8 <USBH_Get_USB_Status>
 800ecd6:	4603      	mov	r3, r0
 800ecd8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ecda:	7bbb      	ldrb	r3, [r7, #14]
}
 800ecdc:	4618      	mov	r0, r3
 800ecde:	3710      	adds	r7, #16
 800ece0:	46bd      	mov	sp, r7
 800ece2:	bd80      	pop	{r7, pc}

0800ece4 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800ece4:	b580      	push	{r7, lr}
 800ece6:	b084      	sub	sp, #16
 800ece8:	af00      	add	r7, sp, #0
 800ecea:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800ecec:	2301      	movs	r3, #1
 800ecee:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800ecf0:	687b      	ldr	r3, [r7, #4]
 800ecf2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800ecf6:	4618      	mov	r0, r3
 800ecf8:	f7f6 fa7d 	bl	80051f6 <HAL_HCD_GetCurrentSpeed>
 800ecfc:	4603      	mov	r3, r0
 800ecfe:	2b02      	cmp	r3, #2
 800ed00:	d00c      	beq.n	800ed1c <USBH_LL_GetSpeed+0x38>
 800ed02:	2b02      	cmp	r3, #2
 800ed04:	d80d      	bhi.n	800ed22 <USBH_LL_GetSpeed+0x3e>
 800ed06:	2b00      	cmp	r3, #0
 800ed08:	d002      	beq.n	800ed10 <USBH_LL_GetSpeed+0x2c>
 800ed0a:	2b01      	cmp	r3, #1
 800ed0c:	d003      	beq.n	800ed16 <USBH_LL_GetSpeed+0x32>
 800ed0e:	e008      	b.n	800ed22 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800ed10:	2300      	movs	r3, #0
 800ed12:	73fb      	strb	r3, [r7, #15]
    break;
 800ed14:	e008      	b.n	800ed28 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800ed16:	2301      	movs	r3, #1
 800ed18:	73fb      	strb	r3, [r7, #15]
    break;
 800ed1a:	e005      	b.n	800ed28 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800ed1c:	2302      	movs	r3, #2
 800ed1e:	73fb      	strb	r3, [r7, #15]
    break;
 800ed20:	e002      	b.n	800ed28 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800ed22:	2301      	movs	r3, #1
 800ed24:	73fb      	strb	r3, [r7, #15]
    break;
 800ed26:	bf00      	nop
  }
  return  speed;
 800ed28:	7bfb      	ldrb	r3, [r7, #15]
}
 800ed2a:	4618      	mov	r0, r3
 800ed2c:	3710      	adds	r7, #16
 800ed2e:	46bd      	mov	sp, r7
 800ed30:	bd80      	pop	{r7, pc}

0800ed32 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800ed32:	b580      	push	{r7, lr}
 800ed34:	b084      	sub	sp, #16
 800ed36:	af00      	add	r7, sp, #0
 800ed38:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ed3a:	2300      	movs	r3, #0
 800ed3c:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800ed3e:	2300      	movs	r3, #0
 800ed40:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800ed42:	687b      	ldr	r3, [r7, #4]
 800ed44:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800ed48:	4618      	mov	r0, r3
 800ed4a:	f7f6 fa10 	bl	800516e <HAL_HCD_ResetPort>
 800ed4e:	4603      	mov	r3, r0
 800ed50:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800ed52:	7bfb      	ldrb	r3, [r7, #15]
 800ed54:	4618      	mov	r0, r3
 800ed56:	f000 f92f 	bl	800efb8 <USBH_Get_USB_Status>
 800ed5a:	4603      	mov	r3, r0
 800ed5c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ed5e:	7bbb      	ldrb	r3, [r7, #14]
}
 800ed60:	4618      	mov	r0, r3
 800ed62:	3710      	adds	r7, #16
 800ed64:	46bd      	mov	sp, r7
 800ed66:	bd80      	pop	{r7, pc}

0800ed68 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800ed68:	b580      	push	{r7, lr}
 800ed6a:	b082      	sub	sp, #8
 800ed6c:	af00      	add	r7, sp, #0
 800ed6e:	6078      	str	r0, [r7, #4]
 800ed70:	460b      	mov	r3, r1
 800ed72:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800ed74:	687b      	ldr	r3, [r7, #4]
 800ed76:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800ed7a:	78fa      	ldrb	r2, [r7, #3]
 800ed7c:	4611      	mov	r1, r2
 800ed7e:	4618      	mov	r0, r3
 800ed80:	f7f6 fa17 	bl	80051b2 <HAL_HCD_HC_GetXferCount>
 800ed84:	4603      	mov	r3, r0
}
 800ed86:	4618      	mov	r0, r3
 800ed88:	3708      	adds	r7, #8
 800ed8a:	46bd      	mov	sp, r7
 800ed8c:	bd80      	pop	{r7, pc}

0800ed8e <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800ed8e:	b590      	push	{r4, r7, lr}
 800ed90:	b089      	sub	sp, #36	; 0x24
 800ed92:	af04      	add	r7, sp, #16
 800ed94:	6078      	str	r0, [r7, #4]
 800ed96:	4608      	mov	r0, r1
 800ed98:	4611      	mov	r1, r2
 800ed9a:	461a      	mov	r2, r3
 800ed9c:	4603      	mov	r3, r0
 800ed9e:	70fb      	strb	r3, [r7, #3]
 800eda0:	460b      	mov	r3, r1
 800eda2:	70bb      	strb	r3, [r7, #2]
 800eda4:	4613      	mov	r3, r2
 800eda6:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800eda8:	2300      	movs	r3, #0
 800edaa:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800edac:	2300      	movs	r3, #0
 800edae:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800edb0:	687b      	ldr	r3, [r7, #4]
 800edb2:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800edb6:	787c      	ldrb	r4, [r7, #1]
 800edb8:	78ba      	ldrb	r2, [r7, #2]
 800edba:	78f9      	ldrb	r1, [r7, #3]
 800edbc:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800edbe:	9302      	str	r3, [sp, #8]
 800edc0:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800edc4:	9301      	str	r3, [sp, #4]
 800edc6:	f897 3020 	ldrb.w	r3, [r7, #32]
 800edca:	9300      	str	r3, [sp, #0]
 800edcc:	4623      	mov	r3, r4
 800edce:	f7f5 fe7a 	bl	8004ac6 <HAL_HCD_HC_Init>
 800edd2:	4603      	mov	r3, r0
 800edd4:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800edd6:	7bfb      	ldrb	r3, [r7, #15]
 800edd8:	4618      	mov	r0, r3
 800edda:	f000 f8ed 	bl	800efb8 <USBH_Get_USB_Status>
 800edde:	4603      	mov	r3, r0
 800ede0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ede2:	7bbb      	ldrb	r3, [r7, #14]
}
 800ede4:	4618      	mov	r0, r3
 800ede6:	3714      	adds	r7, #20
 800ede8:	46bd      	mov	sp, r7
 800edea:	bd90      	pop	{r4, r7, pc}

0800edec <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800edec:	b580      	push	{r7, lr}
 800edee:	b084      	sub	sp, #16
 800edf0:	af00      	add	r7, sp, #0
 800edf2:	6078      	str	r0, [r7, #4]
 800edf4:	460b      	mov	r3, r1
 800edf6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800edf8:	2300      	movs	r3, #0
 800edfa:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800edfc:	2300      	movs	r3, #0
 800edfe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800ee00:	687b      	ldr	r3, [r7, #4]
 800ee02:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800ee06:	78fa      	ldrb	r2, [r7, #3]
 800ee08:	4611      	mov	r1, r2
 800ee0a:	4618      	mov	r0, r3
 800ee0c:	f7f5 feea 	bl	8004be4 <HAL_HCD_HC_Halt>
 800ee10:	4603      	mov	r3, r0
 800ee12:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800ee14:	7bfb      	ldrb	r3, [r7, #15]
 800ee16:	4618      	mov	r0, r3
 800ee18:	f000 f8ce 	bl	800efb8 <USBH_Get_USB_Status>
 800ee1c:	4603      	mov	r3, r0
 800ee1e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ee20:	7bbb      	ldrb	r3, [r7, #14]
}
 800ee22:	4618      	mov	r0, r3
 800ee24:	3710      	adds	r7, #16
 800ee26:	46bd      	mov	sp, r7
 800ee28:	bd80      	pop	{r7, pc}

0800ee2a <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800ee2a:	b590      	push	{r4, r7, lr}
 800ee2c:	b089      	sub	sp, #36	; 0x24
 800ee2e:	af04      	add	r7, sp, #16
 800ee30:	6078      	str	r0, [r7, #4]
 800ee32:	4608      	mov	r0, r1
 800ee34:	4611      	mov	r1, r2
 800ee36:	461a      	mov	r2, r3
 800ee38:	4603      	mov	r3, r0
 800ee3a:	70fb      	strb	r3, [r7, #3]
 800ee3c:	460b      	mov	r3, r1
 800ee3e:	70bb      	strb	r3, [r7, #2]
 800ee40:	4613      	mov	r3, r2
 800ee42:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ee44:	2300      	movs	r3, #0
 800ee46:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800ee48:	2300      	movs	r3, #0
 800ee4a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800ee4c:	687b      	ldr	r3, [r7, #4]
 800ee4e:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800ee52:	787c      	ldrb	r4, [r7, #1]
 800ee54:	78ba      	ldrb	r2, [r7, #2]
 800ee56:	78f9      	ldrb	r1, [r7, #3]
 800ee58:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800ee5c:	9303      	str	r3, [sp, #12]
 800ee5e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800ee60:	9302      	str	r3, [sp, #8]
 800ee62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ee64:	9301      	str	r3, [sp, #4]
 800ee66:	f897 3020 	ldrb.w	r3, [r7, #32]
 800ee6a:	9300      	str	r3, [sp, #0]
 800ee6c:	4623      	mov	r3, r4
 800ee6e:	f7f5 fedd 	bl	8004c2c <HAL_HCD_HC_SubmitRequest>
 800ee72:	4603      	mov	r3, r0
 800ee74:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800ee76:	7bfb      	ldrb	r3, [r7, #15]
 800ee78:	4618      	mov	r0, r3
 800ee7a:	f000 f89d 	bl	800efb8 <USBH_Get_USB_Status>
 800ee7e:	4603      	mov	r3, r0
 800ee80:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ee82:	7bbb      	ldrb	r3, [r7, #14]
}
 800ee84:	4618      	mov	r0, r3
 800ee86:	3714      	adds	r7, #20
 800ee88:	46bd      	mov	sp, r7
 800ee8a:	bd90      	pop	{r4, r7, pc}

0800ee8c <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800ee8c:	b580      	push	{r7, lr}
 800ee8e:	b082      	sub	sp, #8
 800ee90:	af00      	add	r7, sp, #0
 800ee92:	6078      	str	r0, [r7, #4]
 800ee94:	460b      	mov	r3, r1
 800ee96:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800ee98:	687b      	ldr	r3, [r7, #4]
 800ee9a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800ee9e:	78fa      	ldrb	r2, [r7, #3]
 800eea0:	4611      	mov	r1, r2
 800eea2:	4618      	mov	r0, r3
 800eea4:	f7f6 f971 	bl	800518a <HAL_HCD_HC_GetURBState>
 800eea8:	4603      	mov	r3, r0
}
 800eeaa:	4618      	mov	r0, r3
 800eeac:	3708      	adds	r7, #8
 800eeae:	46bd      	mov	sp, r7
 800eeb0:	bd80      	pop	{r7, pc}

0800eeb2 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800eeb2:	b580      	push	{r7, lr}
 800eeb4:	b082      	sub	sp, #8
 800eeb6:	af00      	add	r7, sp, #0
 800eeb8:	6078      	str	r0, [r7, #4]
 800eeba:	460b      	mov	r3, r1
 800eebc:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800eebe:	687b      	ldr	r3, [r7, #4]
 800eec0:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800eec4:	2b01      	cmp	r3, #1
 800eec6:	d103      	bne.n	800eed0 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800eec8:	78fb      	ldrb	r3, [r7, #3]
 800eeca:	4618      	mov	r0, r3
 800eecc:	f000 f8a0 	bl	800f010 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800eed0:	20c8      	movs	r0, #200	; 0xc8
 800eed2:	f7f3 f95b 	bl	800218c <HAL_Delay>
  return USBH_OK;
 800eed6:	2300      	movs	r3, #0
}
 800eed8:	4618      	mov	r0, r3
 800eeda:	3708      	adds	r7, #8
 800eedc:	46bd      	mov	sp, r7
 800eede:	bd80      	pop	{r7, pc}

0800eee0 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800eee0:	b480      	push	{r7}
 800eee2:	b085      	sub	sp, #20
 800eee4:	af00      	add	r7, sp, #0
 800eee6:	6078      	str	r0, [r7, #4]
 800eee8:	460b      	mov	r3, r1
 800eeea:	70fb      	strb	r3, [r7, #3]
 800eeec:	4613      	mov	r3, r2
 800eeee:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800eef0:	687b      	ldr	r3, [r7, #4]
 800eef2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800eef6:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800eef8:	78fb      	ldrb	r3, [r7, #3]
 800eefa:	68fa      	ldr	r2, [r7, #12]
 800eefc:	212c      	movs	r1, #44	; 0x2c
 800eefe:	fb01 f303 	mul.w	r3, r1, r3
 800ef02:	4413      	add	r3, r2
 800ef04:	333b      	adds	r3, #59	; 0x3b
 800ef06:	781b      	ldrb	r3, [r3, #0]
 800ef08:	2b00      	cmp	r3, #0
 800ef0a:	d009      	beq.n	800ef20 <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800ef0c:	78fb      	ldrb	r3, [r7, #3]
 800ef0e:	68fa      	ldr	r2, [r7, #12]
 800ef10:	212c      	movs	r1, #44	; 0x2c
 800ef12:	fb01 f303 	mul.w	r3, r1, r3
 800ef16:	4413      	add	r3, r2
 800ef18:	3354      	adds	r3, #84	; 0x54
 800ef1a:	78ba      	ldrb	r2, [r7, #2]
 800ef1c:	701a      	strb	r2, [r3, #0]
 800ef1e:	e008      	b.n	800ef32 <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800ef20:	78fb      	ldrb	r3, [r7, #3]
 800ef22:	68fa      	ldr	r2, [r7, #12]
 800ef24:	212c      	movs	r1, #44	; 0x2c
 800ef26:	fb01 f303 	mul.w	r3, r1, r3
 800ef2a:	4413      	add	r3, r2
 800ef2c:	3355      	adds	r3, #85	; 0x55
 800ef2e:	78ba      	ldrb	r2, [r7, #2]
 800ef30:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800ef32:	2300      	movs	r3, #0
}
 800ef34:	4618      	mov	r0, r3
 800ef36:	3714      	adds	r7, #20
 800ef38:	46bd      	mov	sp, r7
 800ef3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef3e:	4770      	bx	lr

0800ef40 <USBH_LL_GetToggle>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval toggle (0/1)
  */
uint8_t USBH_LL_GetToggle(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800ef40:	b480      	push	{r7}
 800ef42:	b085      	sub	sp, #20
 800ef44:	af00      	add	r7, sp, #0
 800ef46:	6078      	str	r0, [r7, #4]
 800ef48:	460b      	mov	r3, r1
 800ef4a:	70fb      	strb	r3, [r7, #3]
  uint8_t toggle = 0;
 800ef4c:	2300      	movs	r3, #0
 800ef4e:	73fb      	strb	r3, [r7, #15]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800ef50:	687b      	ldr	r3, [r7, #4]
 800ef52:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800ef56:	60bb      	str	r3, [r7, #8]

  if(pHandle->hc[pipe].ep_is_in)
 800ef58:	78fb      	ldrb	r3, [r7, #3]
 800ef5a:	68ba      	ldr	r2, [r7, #8]
 800ef5c:	212c      	movs	r1, #44	; 0x2c
 800ef5e:	fb01 f303 	mul.w	r3, r1, r3
 800ef62:	4413      	add	r3, r2
 800ef64:	333b      	adds	r3, #59	; 0x3b
 800ef66:	781b      	ldrb	r3, [r3, #0]
 800ef68:	2b00      	cmp	r3, #0
 800ef6a:	d009      	beq.n	800ef80 <USBH_LL_GetToggle+0x40>
  {
    toggle = pHandle->hc[pipe].toggle_in;
 800ef6c:	78fb      	ldrb	r3, [r7, #3]
 800ef6e:	68ba      	ldr	r2, [r7, #8]
 800ef70:	212c      	movs	r1, #44	; 0x2c
 800ef72:	fb01 f303 	mul.w	r3, r1, r3
 800ef76:	4413      	add	r3, r2
 800ef78:	3354      	adds	r3, #84	; 0x54
 800ef7a:	781b      	ldrb	r3, [r3, #0]
 800ef7c:	73fb      	strb	r3, [r7, #15]
 800ef7e:	e008      	b.n	800ef92 <USBH_LL_GetToggle+0x52>
  }
  else
  {
    toggle = pHandle->hc[pipe].toggle_out;
 800ef80:	78fb      	ldrb	r3, [r7, #3]
 800ef82:	68ba      	ldr	r2, [r7, #8]
 800ef84:	212c      	movs	r1, #44	; 0x2c
 800ef86:	fb01 f303 	mul.w	r3, r1, r3
 800ef8a:	4413      	add	r3, r2
 800ef8c:	3355      	adds	r3, #85	; 0x55
 800ef8e:	781b      	ldrb	r3, [r3, #0]
 800ef90:	73fb      	strb	r3, [r7, #15]
  }
  return toggle;
 800ef92:	7bfb      	ldrb	r3, [r7, #15]
}
 800ef94:	4618      	mov	r0, r3
 800ef96:	3714      	adds	r7, #20
 800ef98:	46bd      	mov	sp, r7
 800ef9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef9e:	4770      	bx	lr

0800efa0 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800efa0:	b580      	push	{r7, lr}
 800efa2:	b082      	sub	sp, #8
 800efa4:	af00      	add	r7, sp, #0
 800efa6:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800efa8:	6878      	ldr	r0, [r7, #4]
 800efaa:	f7f3 f8ef 	bl	800218c <HAL_Delay>
}
 800efae:	bf00      	nop
 800efb0:	3708      	adds	r7, #8
 800efb2:	46bd      	mov	sp, r7
 800efb4:	bd80      	pop	{r7, pc}
	...

0800efb8 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800efb8:	b480      	push	{r7}
 800efba:	b085      	sub	sp, #20
 800efbc:	af00      	add	r7, sp, #0
 800efbe:	4603      	mov	r3, r0
 800efc0:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800efc2:	2300      	movs	r3, #0
 800efc4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800efc6:	79fb      	ldrb	r3, [r7, #7]
 800efc8:	2b03      	cmp	r3, #3
 800efca:	d817      	bhi.n	800effc <USBH_Get_USB_Status+0x44>
 800efcc:	a201      	add	r2, pc, #4	; (adr r2, 800efd4 <USBH_Get_USB_Status+0x1c>)
 800efce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800efd2:	bf00      	nop
 800efd4:	0800efe5 	.word	0x0800efe5
 800efd8:	0800efeb 	.word	0x0800efeb
 800efdc:	0800eff1 	.word	0x0800eff1
 800efe0:	0800eff7 	.word	0x0800eff7
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800efe4:	2300      	movs	r3, #0
 800efe6:	73fb      	strb	r3, [r7, #15]
    break;
 800efe8:	e00b      	b.n	800f002 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800efea:	2302      	movs	r3, #2
 800efec:	73fb      	strb	r3, [r7, #15]
    break;
 800efee:	e008      	b.n	800f002 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800eff0:	2301      	movs	r3, #1
 800eff2:	73fb      	strb	r3, [r7, #15]
    break;
 800eff4:	e005      	b.n	800f002 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800eff6:	2302      	movs	r3, #2
 800eff8:	73fb      	strb	r3, [r7, #15]
    break;
 800effa:	e002      	b.n	800f002 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800effc:	2302      	movs	r3, #2
 800effe:	73fb      	strb	r3, [r7, #15]
    break;
 800f000:	bf00      	nop
  }
  return usb_status;
 800f002:	7bfb      	ldrb	r3, [r7, #15]
}
 800f004:	4618      	mov	r0, r3
 800f006:	3714      	adds	r7, #20
 800f008:	46bd      	mov	sp, r7
 800f00a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f00e:	4770      	bx	lr

0800f010 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800f010:	b580      	push	{r7, lr}
 800f012:	b084      	sub	sp, #16
 800f014:	af00      	add	r7, sp, #0
 800f016:	4603      	mov	r3, r0
 800f018:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800f01a:	79fb      	ldrb	r3, [r7, #7]
 800f01c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800f01e:	79fb      	ldrb	r3, [r7, #7]
 800f020:	2b00      	cmp	r3, #0
 800f022:	d102      	bne.n	800f02a <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 800f024:	2300      	movs	r3, #0
 800f026:	73fb      	strb	r3, [r7, #15]
 800f028:	e001      	b.n	800f02e <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 800f02a:	2301      	movs	r3, #1
 800f02c:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13,(GPIO_PinState)data);
 800f02e:	7bfb      	ldrb	r3, [r7, #15]
 800f030:	461a      	mov	r2, r3
 800f032:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800f036:	4803      	ldr	r0, [pc, #12]	; (800f044 <MX_DriverVbusFS+0x34>)
 800f038:	f7f5 fcca 	bl	80049d0 <HAL_GPIO_WritePin>
}
 800f03c:	bf00      	nop
 800f03e:	3710      	adds	r7, #16
 800f040:	46bd      	mov	sp, r7
 800f042:	bd80      	pop	{r7, pc}
 800f044:	40020400 	.word	0x40020400

0800f048 <__errno>:
 800f048:	4b01      	ldr	r3, [pc, #4]	; (800f050 <__errno+0x8>)
 800f04a:	6818      	ldr	r0, [r3, #0]
 800f04c:	4770      	bx	lr
 800f04e:	bf00      	nop
 800f050:	20000030 	.word	0x20000030

0800f054 <__libc_init_array>:
 800f054:	b570      	push	{r4, r5, r6, lr}
 800f056:	4d0d      	ldr	r5, [pc, #52]	; (800f08c <__libc_init_array+0x38>)
 800f058:	4c0d      	ldr	r4, [pc, #52]	; (800f090 <__libc_init_array+0x3c>)
 800f05a:	1b64      	subs	r4, r4, r5
 800f05c:	10a4      	asrs	r4, r4, #2
 800f05e:	2600      	movs	r6, #0
 800f060:	42a6      	cmp	r6, r4
 800f062:	d109      	bne.n	800f078 <__libc_init_array+0x24>
 800f064:	4d0b      	ldr	r5, [pc, #44]	; (800f094 <__libc_init_array+0x40>)
 800f066:	4c0c      	ldr	r4, [pc, #48]	; (800f098 <__libc_init_array+0x44>)
 800f068:	f001 fa2c 	bl	80104c4 <_init>
 800f06c:	1b64      	subs	r4, r4, r5
 800f06e:	10a4      	asrs	r4, r4, #2
 800f070:	2600      	movs	r6, #0
 800f072:	42a6      	cmp	r6, r4
 800f074:	d105      	bne.n	800f082 <__libc_init_array+0x2e>
 800f076:	bd70      	pop	{r4, r5, r6, pc}
 800f078:	f855 3b04 	ldr.w	r3, [r5], #4
 800f07c:	4798      	blx	r3
 800f07e:	3601      	adds	r6, #1
 800f080:	e7ee      	b.n	800f060 <__libc_init_array+0xc>
 800f082:	f855 3b04 	ldr.w	r3, [r5], #4
 800f086:	4798      	blx	r3
 800f088:	3601      	adds	r6, #1
 800f08a:	e7f2      	b.n	800f072 <__libc_init_array+0x1e>
 800f08c:	08010f3c 	.word	0x08010f3c
 800f090:	08010f3c 	.word	0x08010f3c
 800f094:	08010f3c 	.word	0x08010f3c
 800f098:	08010f40 	.word	0x08010f40

0800f09c <malloc>:
 800f09c:	4b02      	ldr	r3, [pc, #8]	; (800f0a8 <malloc+0xc>)
 800f09e:	4601      	mov	r1, r0
 800f0a0:	6818      	ldr	r0, [r3, #0]
 800f0a2:	f000 b871 	b.w	800f188 <_malloc_r>
 800f0a6:	bf00      	nop
 800f0a8:	20000030 	.word	0x20000030

0800f0ac <free>:
 800f0ac:	4b02      	ldr	r3, [pc, #8]	; (800f0b8 <free+0xc>)
 800f0ae:	4601      	mov	r1, r0
 800f0b0:	6818      	ldr	r0, [r3, #0]
 800f0b2:	f000 b819 	b.w	800f0e8 <_free_r>
 800f0b6:	bf00      	nop
 800f0b8:	20000030 	.word	0x20000030

0800f0bc <memcpy>:
 800f0bc:	440a      	add	r2, r1
 800f0be:	4291      	cmp	r1, r2
 800f0c0:	f100 33ff 	add.w	r3, r0, #4294967295
 800f0c4:	d100      	bne.n	800f0c8 <memcpy+0xc>
 800f0c6:	4770      	bx	lr
 800f0c8:	b510      	push	{r4, lr}
 800f0ca:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f0ce:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f0d2:	4291      	cmp	r1, r2
 800f0d4:	d1f9      	bne.n	800f0ca <memcpy+0xe>
 800f0d6:	bd10      	pop	{r4, pc}

0800f0d8 <memset>:
 800f0d8:	4402      	add	r2, r0
 800f0da:	4603      	mov	r3, r0
 800f0dc:	4293      	cmp	r3, r2
 800f0de:	d100      	bne.n	800f0e2 <memset+0xa>
 800f0e0:	4770      	bx	lr
 800f0e2:	f803 1b01 	strb.w	r1, [r3], #1
 800f0e6:	e7f9      	b.n	800f0dc <memset+0x4>

0800f0e8 <_free_r>:
 800f0e8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f0ea:	2900      	cmp	r1, #0
 800f0ec:	d048      	beq.n	800f180 <_free_r+0x98>
 800f0ee:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f0f2:	9001      	str	r0, [sp, #4]
 800f0f4:	2b00      	cmp	r3, #0
 800f0f6:	f1a1 0404 	sub.w	r4, r1, #4
 800f0fa:	bfb8      	it	lt
 800f0fc:	18e4      	addlt	r4, r4, r3
 800f0fe:	f000 fc4f 	bl	800f9a0 <__malloc_lock>
 800f102:	4a20      	ldr	r2, [pc, #128]	; (800f184 <_free_r+0x9c>)
 800f104:	9801      	ldr	r0, [sp, #4]
 800f106:	6813      	ldr	r3, [r2, #0]
 800f108:	4615      	mov	r5, r2
 800f10a:	b933      	cbnz	r3, 800f11a <_free_r+0x32>
 800f10c:	6063      	str	r3, [r4, #4]
 800f10e:	6014      	str	r4, [r2, #0]
 800f110:	b003      	add	sp, #12
 800f112:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f116:	f000 bc49 	b.w	800f9ac <__malloc_unlock>
 800f11a:	42a3      	cmp	r3, r4
 800f11c:	d90b      	bls.n	800f136 <_free_r+0x4e>
 800f11e:	6821      	ldr	r1, [r4, #0]
 800f120:	1862      	adds	r2, r4, r1
 800f122:	4293      	cmp	r3, r2
 800f124:	bf04      	itt	eq
 800f126:	681a      	ldreq	r2, [r3, #0]
 800f128:	685b      	ldreq	r3, [r3, #4]
 800f12a:	6063      	str	r3, [r4, #4]
 800f12c:	bf04      	itt	eq
 800f12e:	1852      	addeq	r2, r2, r1
 800f130:	6022      	streq	r2, [r4, #0]
 800f132:	602c      	str	r4, [r5, #0]
 800f134:	e7ec      	b.n	800f110 <_free_r+0x28>
 800f136:	461a      	mov	r2, r3
 800f138:	685b      	ldr	r3, [r3, #4]
 800f13a:	b10b      	cbz	r3, 800f140 <_free_r+0x58>
 800f13c:	42a3      	cmp	r3, r4
 800f13e:	d9fa      	bls.n	800f136 <_free_r+0x4e>
 800f140:	6811      	ldr	r1, [r2, #0]
 800f142:	1855      	adds	r5, r2, r1
 800f144:	42a5      	cmp	r5, r4
 800f146:	d10b      	bne.n	800f160 <_free_r+0x78>
 800f148:	6824      	ldr	r4, [r4, #0]
 800f14a:	4421      	add	r1, r4
 800f14c:	1854      	adds	r4, r2, r1
 800f14e:	42a3      	cmp	r3, r4
 800f150:	6011      	str	r1, [r2, #0]
 800f152:	d1dd      	bne.n	800f110 <_free_r+0x28>
 800f154:	681c      	ldr	r4, [r3, #0]
 800f156:	685b      	ldr	r3, [r3, #4]
 800f158:	6053      	str	r3, [r2, #4]
 800f15a:	4421      	add	r1, r4
 800f15c:	6011      	str	r1, [r2, #0]
 800f15e:	e7d7      	b.n	800f110 <_free_r+0x28>
 800f160:	d902      	bls.n	800f168 <_free_r+0x80>
 800f162:	230c      	movs	r3, #12
 800f164:	6003      	str	r3, [r0, #0]
 800f166:	e7d3      	b.n	800f110 <_free_r+0x28>
 800f168:	6825      	ldr	r5, [r4, #0]
 800f16a:	1961      	adds	r1, r4, r5
 800f16c:	428b      	cmp	r3, r1
 800f16e:	bf04      	itt	eq
 800f170:	6819      	ldreq	r1, [r3, #0]
 800f172:	685b      	ldreq	r3, [r3, #4]
 800f174:	6063      	str	r3, [r4, #4]
 800f176:	bf04      	itt	eq
 800f178:	1949      	addeq	r1, r1, r5
 800f17a:	6021      	streq	r1, [r4, #0]
 800f17c:	6054      	str	r4, [r2, #4]
 800f17e:	e7c7      	b.n	800f110 <_free_r+0x28>
 800f180:	b003      	add	sp, #12
 800f182:	bd30      	pop	{r4, r5, pc}
 800f184:	20000104 	.word	0x20000104

0800f188 <_malloc_r>:
 800f188:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f18a:	1ccd      	adds	r5, r1, #3
 800f18c:	f025 0503 	bic.w	r5, r5, #3
 800f190:	3508      	adds	r5, #8
 800f192:	2d0c      	cmp	r5, #12
 800f194:	bf38      	it	cc
 800f196:	250c      	movcc	r5, #12
 800f198:	2d00      	cmp	r5, #0
 800f19a:	4606      	mov	r6, r0
 800f19c:	db01      	blt.n	800f1a2 <_malloc_r+0x1a>
 800f19e:	42a9      	cmp	r1, r5
 800f1a0:	d903      	bls.n	800f1aa <_malloc_r+0x22>
 800f1a2:	230c      	movs	r3, #12
 800f1a4:	6033      	str	r3, [r6, #0]
 800f1a6:	2000      	movs	r0, #0
 800f1a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f1aa:	f000 fbf9 	bl	800f9a0 <__malloc_lock>
 800f1ae:	4921      	ldr	r1, [pc, #132]	; (800f234 <_malloc_r+0xac>)
 800f1b0:	680a      	ldr	r2, [r1, #0]
 800f1b2:	4614      	mov	r4, r2
 800f1b4:	b99c      	cbnz	r4, 800f1de <_malloc_r+0x56>
 800f1b6:	4f20      	ldr	r7, [pc, #128]	; (800f238 <_malloc_r+0xb0>)
 800f1b8:	683b      	ldr	r3, [r7, #0]
 800f1ba:	b923      	cbnz	r3, 800f1c6 <_malloc_r+0x3e>
 800f1bc:	4621      	mov	r1, r4
 800f1be:	4630      	mov	r0, r6
 800f1c0:	f000 f8e0 	bl	800f384 <_sbrk_r>
 800f1c4:	6038      	str	r0, [r7, #0]
 800f1c6:	4629      	mov	r1, r5
 800f1c8:	4630      	mov	r0, r6
 800f1ca:	f000 f8db 	bl	800f384 <_sbrk_r>
 800f1ce:	1c43      	adds	r3, r0, #1
 800f1d0:	d123      	bne.n	800f21a <_malloc_r+0x92>
 800f1d2:	230c      	movs	r3, #12
 800f1d4:	6033      	str	r3, [r6, #0]
 800f1d6:	4630      	mov	r0, r6
 800f1d8:	f000 fbe8 	bl	800f9ac <__malloc_unlock>
 800f1dc:	e7e3      	b.n	800f1a6 <_malloc_r+0x1e>
 800f1de:	6823      	ldr	r3, [r4, #0]
 800f1e0:	1b5b      	subs	r3, r3, r5
 800f1e2:	d417      	bmi.n	800f214 <_malloc_r+0x8c>
 800f1e4:	2b0b      	cmp	r3, #11
 800f1e6:	d903      	bls.n	800f1f0 <_malloc_r+0x68>
 800f1e8:	6023      	str	r3, [r4, #0]
 800f1ea:	441c      	add	r4, r3
 800f1ec:	6025      	str	r5, [r4, #0]
 800f1ee:	e004      	b.n	800f1fa <_malloc_r+0x72>
 800f1f0:	6863      	ldr	r3, [r4, #4]
 800f1f2:	42a2      	cmp	r2, r4
 800f1f4:	bf0c      	ite	eq
 800f1f6:	600b      	streq	r3, [r1, #0]
 800f1f8:	6053      	strne	r3, [r2, #4]
 800f1fa:	4630      	mov	r0, r6
 800f1fc:	f000 fbd6 	bl	800f9ac <__malloc_unlock>
 800f200:	f104 000b 	add.w	r0, r4, #11
 800f204:	1d23      	adds	r3, r4, #4
 800f206:	f020 0007 	bic.w	r0, r0, #7
 800f20a:	1ac2      	subs	r2, r0, r3
 800f20c:	d0cc      	beq.n	800f1a8 <_malloc_r+0x20>
 800f20e:	1a1b      	subs	r3, r3, r0
 800f210:	50a3      	str	r3, [r4, r2]
 800f212:	e7c9      	b.n	800f1a8 <_malloc_r+0x20>
 800f214:	4622      	mov	r2, r4
 800f216:	6864      	ldr	r4, [r4, #4]
 800f218:	e7cc      	b.n	800f1b4 <_malloc_r+0x2c>
 800f21a:	1cc4      	adds	r4, r0, #3
 800f21c:	f024 0403 	bic.w	r4, r4, #3
 800f220:	42a0      	cmp	r0, r4
 800f222:	d0e3      	beq.n	800f1ec <_malloc_r+0x64>
 800f224:	1a21      	subs	r1, r4, r0
 800f226:	4630      	mov	r0, r6
 800f228:	f000 f8ac 	bl	800f384 <_sbrk_r>
 800f22c:	3001      	adds	r0, #1
 800f22e:	d1dd      	bne.n	800f1ec <_malloc_r+0x64>
 800f230:	e7cf      	b.n	800f1d2 <_malloc_r+0x4a>
 800f232:	bf00      	nop
 800f234:	20000104 	.word	0x20000104
 800f238:	20000108 	.word	0x20000108

0800f23c <iprintf>:
 800f23c:	b40f      	push	{r0, r1, r2, r3}
 800f23e:	4b0a      	ldr	r3, [pc, #40]	; (800f268 <iprintf+0x2c>)
 800f240:	b513      	push	{r0, r1, r4, lr}
 800f242:	681c      	ldr	r4, [r3, #0]
 800f244:	b124      	cbz	r4, 800f250 <iprintf+0x14>
 800f246:	69a3      	ldr	r3, [r4, #24]
 800f248:	b913      	cbnz	r3, 800f250 <iprintf+0x14>
 800f24a:	4620      	mov	r0, r4
 800f24c:	f000 faa4 	bl	800f798 <__sinit>
 800f250:	ab05      	add	r3, sp, #20
 800f252:	9a04      	ldr	r2, [sp, #16]
 800f254:	68a1      	ldr	r1, [r4, #8]
 800f256:	9301      	str	r3, [sp, #4]
 800f258:	4620      	mov	r0, r4
 800f25a:	f000 fd33 	bl	800fcc4 <_vfiprintf_r>
 800f25e:	b002      	add	sp, #8
 800f260:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f264:	b004      	add	sp, #16
 800f266:	4770      	bx	lr
 800f268:	20000030 	.word	0x20000030

0800f26c <putchar>:
 800f26c:	4b09      	ldr	r3, [pc, #36]	; (800f294 <putchar+0x28>)
 800f26e:	b513      	push	{r0, r1, r4, lr}
 800f270:	681c      	ldr	r4, [r3, #0]
 800f272:	4601      	mov	r1, r0
 800f274:	b134      	cbz	r4, 800f284 <putchar+0x18>
 800f276:	69a3      	ldr	r3, [r4, #24]
 800f278:	b923      	cbnz	r3, 800f284 <putchar+0x18>
 800f27a:	9001      	str	r0, [sp, #4]
 800f27c:	4620      	mov	r0, r4
 800f27e:	f000 fa8b 	bl	800f798 <__sinit>
 800f282:	9901      	ldr	r1, [sp, #4]
 800f284:	68a2      	ldr	r2, [r4, #8]
 800f286:	4620      	mov	r0, r4
 800f288:	b002      	add	sp, #8
 800f28a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f28e:	f000 bfdd 	b.w	801024c <_putc_r>
 800f292:	bf00      	nop
 800f294:	20000030 	.word	0x20000030

0800f298 <_puts_r>:
 800f298:	b570      	push	{r4, r5, r6, lr}
 800f29a:	460e      	mov	r6, r1
 800f29c:	4605      	mov	r5, r0
 800f29e:	b118      	cbz	r0, 800f2a8 <_puts_r+0x10>
 800f2a0:	6983      	ldr	r3, [r0, #24]
 800f2a2:	b90b      	cbnz	r3, 800f2a8 <_puts_r+0x10>
 800f2a4:	f000 fa78 	bl	800f798 <__sinit>
 800f2a8:	69ab      	ldr	r3, [r5, #24]
 800f2aa:	68ac      	ldr	r4, [r5, #8]
 800f2ac:	b913      	cbnz	r3, 800f2b4 <_puts_r+0x1c>
 800f2ae:	4628      	mov	r0, r5
 800f2b0:	f000 fa72 	bl	800f798 <__sinit>
 800f2b4:	4b2c      	ldr	r3, [pc, #176]	; (800f368 <_puts_r+0xd0>)
 800f2b6:	429c      	cmp	r4, r3
 800f2b8:	d120      	bne.n	800f2fc <_puts_r+0x64>
 800f2ba:	686c      	ldr	r4, [r5, #4]
 800f2bc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f2be:	07db      	lsls	r3, r3, #31
 800f2c0:	d405      	bmi.n	800f2ce <_puts_r+0x36>
 800f2c2:	89a3      	ldrh	r3, [r4, #12]
 800f2c4:	0598      	lsls	r0, r3, #22
 800f2c6:	d402      	bmi.n	800f2ce <_puts_r+0x36>
 800f2c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f2ca:	f000 fb03 	bl	800f8d4 <__retarget_lock_acquire_recursive>
 800f2ce:	89a3      	ldrh	r3, [r4, #12]
 800f2d0:	0719      	lsls	r1, r3, #28
 800f2d2:	d51d      	bpl.n	800f310 <_puts_r+0x78>
 800f2d4:	6923      	ldr	r3, [r4, #16]
 800f2d6:	b1db      	cbz	r3, 800f310 <_puts_r+0x78>
 800f2d8:	3e01      	subs	r6, #1
 800f2da:	68a3      	ldr	r3, [r4, #8]
 800f2dc:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800f2e0:	3b01      	subs	r3, #1
 800f2e2:	60a3      	str	r3, [r4, #8]
 800f2e4:	bb39      	cbnz	r1, 800f336 <_puts_r+0x9e>
 800f2e6:	2b00      	cmp	r3, #0
 800f2e8:	da38      	bge.n	800f35c <_puts_r+0xc4>
 800f2ea:	4622      	mov	r2, r4
 800f2ec:	210a      	movs	r1, #10
 800f2ee:	4628      	mov	r0, r5
 800f2f0:	f000 f878 	bl	800f3e4 <__swbuf_r>
 800f2f4:	3001      	adds	r0, #1
 800f2f6:	d011      	beq.n	800f31c <_puts_r+0x84>
 800f2f8:	250a      	movs	r5, #10
 800f2fa:	e011      	b.n	800f320 <_puts_r+0x88>
 800f2fc:	4b1b      	ldr	r3, [pc, #108]	; (800f36c <_puts_r+0xd4>)
 800f2fe:	429c      	cmp	r4, r3
 800f300:	d101      	bne.n	800f306 <_puts_r+0x6e>
 800f302:	68ac      	ldr	r4, [r5, #8]
 800f304:	e7da      	b.n	800f2bc <_puts_r+0x24>
 800f306:	4b1a      	ldr	r3, [pc, #104]	; (800f370 <_puts_r+0xd8>)
 800f308:	429c      	cmp	r4, r3
 800f30a:	bf08      	it	eq
 800f30c:	68ec      	ldreq	r4, [r5, #12]
 800f30e:	e7d5      	b.n	800f2bc <_puts_r+0x24>
 800f310:	4621      	mov	r1, r4
 800f312:	4628      	mov	r0, r5
 800f314:	f000 f8b8 	bl	800f488 <__swsetup_r>
 800f318:	2800      	cmp	r0, #0
 800f31a:	d0dd      	beq.n	800f2d8 <_puts_r+0x40>
 800f31c:	f04f 35ff 	mov.w	r5, #4294967295
 800f320:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f322:	07da      	lsls	r2, r3, #31
 800f324:	d405      	bmi.n	800f332 <_puts_r+0x9a>
 800f326:	89a3      	ldrh	r3, [r4, #12]
 800f328:	059b      	lsls	r3, r3, #22
 800f32a:	d402      	bmi.n	800f332 <_puts_r+0x9a>
 800f32c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f32e:	f000 fad2 	bl	800f8d6 <__retarget_lock_release_recursive>
 800f332:	4628      	mov	r0, r5
 800f334:	bd70      	pop	{r4, r5, r6, pc}
 800f336:	2b00      	cmp	r3, #0
 800f338:	da04      	bge.n	800f344 <_puts_r+0xac>
 800f33a:	69a2      	ldr	r2, [r4, #24]
 800f33c:	429a      	cmp	r2, r3
 800f33e:	dc06      	bgt.n	800f34e <_puts_r+0xb6>
 800f340:	290a      	cmp	r1, #10
 800f342:	d004      	beq.n	800f34e <_puts_r+0xb6>
 800f344:	6823      	ldr	r3, [r4, #0]
 800f346:	1c5a      	adds	r2, r3, #1
 800f348:	6022      	str	r2, [r4, #0]
 800f34a:	7019      	strb	r1, [r3, #0]
 800f34c:	e7c5      	b.n	800f2da <_puts_r+0x42>
 800f34e:	4622      	mov	r2, r4
 800f350:	4628      	mov	r0, r5
 800f352:	f000 f847 	bl	800f3e4 <__swbuf_r>
 800f356:	3001      	adds	r0, #1
 800f358:	d1bf      	bne.n	800f2da <_puts_r+0x42>
 800f35a:	e7df      	b.n	800f31c <_puts_r+0x84>
 800f35c:	6823      	ldr	r3, [r4, #0]
 800f35e:	250a      	movs	r5, #10
 800f360:	1c5a      	adds	r2, r3, #1
 800f362:	6022      	str	r2, [r4, #0]
 800f364:	701d      	strb	r5, [r3, #0]
 800f366:	e7db      	b.n	800f320 <_puts_r+0x88>
 800f368:	08010ec0 	.word	0x08010ec0
 800f36c:	08010ee0 	.word	0x08010ee0
 800f370:	08010ea0 	.word	0x08010ea0

0800f374 <puts>:
 800f374:	4b02      	ldr	r3, [pc, #8]	; (800f380 <puts+0xc>)
 800f376:	4601      	mov	r1, r0
 800f378:	6818      	ldr	r0, [r3, #0]
 800f37a:	f7ff bf8d 	b.w	800f298 <_puts_r>
 800f37e:	bf00      	nop
 800f380:	20000030 	.word	0x20000030

0800f384 <_sbrk_r>:
 800f384:	b538      	push	{r3, r4, r5, lr}
 800f386:	4d06      	ldr	r5, [pc, #24]	; (800f3a0 <_sbrk_r+0x1c>)
 800f388:	2300      	movs	r3, #0
 800f38a:	4604      	mov	r4, r0
 800f38c:	4608      	mov	r0, r1
 800f38e:	602b      	str	r3, [r5, #0]
 800f390:	f7f2 fe18 	bl	8001fc4 <_sbrk>
 800f394:	1c43      	adds	r3, r0, #1
 800f396:	d102      	bne.n	800f39e <_sbrk_r+0x1a>
 800f398:	682b      	ldr	r3, [r5, #0]
 800f39a:	b103      	cbz	r3, 800f39e <_sbrk_r+0x1a>
 800f39c:	6023      	str	r3, [r4, #0]
 800f39e:	bd38      	pop	{r3, r4, r5, pc}
 800f3a0:	20004a08 	.word	0x20004a08

0800f3a4 <siprintf>:
 800f3a4:	b40e      	push	{r1, r2, r3}
 800f3a6:	b500      	push	{lr}
 800f3a8:	b09c      	sub	sp, #112	; 0x70
 800f3aa:	ab1d      	add	r3, sp, #116	; 0x74
 800f3ac:	9002      	str	r0, [sp, #8]
 800f3ae:	9006      	str	r0, [sp, #24]
 800f3b0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800f3b4:	4809      	ldr	r0, [pc, #36]	; (800f3dc <siprintf+0x38>)
 800f3b6:	9107      	str	r1, [sp, #28]
 800f3b8:	9104      	str	r1, [sp, #16]
 800f3ba:	4909      	ldr	r1, [pc, #36]	; (800f3e0 <siprintf+0x3c>)
 800f3bc:	f853 2b04 	ldr.w	r2, [r3], #4
 800f3c0:	9105      	str	r1, [sp, #20]
 800f3c2:	6800      	ldr	r0, [r0, #0]
 800f3c4:	9301      	str	r3, [sp, #4]
 800f3c6:	a902      	add	r1, sp, #8
 800f3c8:	f000 fb52 	bl	800fa70 <_svfiprintf_r>
 800f3cc:	9b02      	ldr	r3, [sp, #8]
 800f3ce:	2200      	movs	r2, #0
 800f3d0:	701a      	strb	r2, [r3, #0]
 800f3d2:	b01c      	add	sp, #112	; 0x70
 800f3d4:	f85d eb04 	ldr.w	lr, [sp], #4
 800f3d8:	b003      	add	sp, #12
 800f3da:	4770      	bx	lr
 800f3dc:	20000030 	.word	0x20000030
 800f3e0:	ffff0208 	.word	0xffff0208

0800f3e4 <__swbuf_r>:
 800f3e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f3e6:	460e      	mov	r6, r1
 800f3e8:	4614      	mov	r4, r2
 800f3ea:	4605      	mov	r5, r0
 800f3ec:	b118      	cbz	r0, 800f3f6 <__swbuf_r+0x12>
 800f3ee:	6983      	ldr	r3, [r0, #24]
 800f3f0:	b90b      	cbnz	r3, 800f3f6 <__swbuf_r+0x12>
 800f3f2:	f000 f9d1 	bl	800f798 <__sinit>
 800f3f6:	4b21      	ldr	r3, [pc, #132]	; (800f47c <__swbuf_r+0x98>)
 800f3f8:	429c      	cmp	r4, r3
 800f3fa:	d12b      	bne.n	800f454 <__swbuf_r+0x70>
 800f3fc:	686c      	ldr	r4, [r5, #4]
 800f3fe:	69a3      	ldr	r3, [r4, #24]
 800f400:	60a3      	str	r3, [r4, #8]
 800f402:	89a3      	ldrh	r3, [r4, #12]
 800f404:	071a      	lsls	r2, r3, #28
 800f406:	d52f      	bpl.n	800f468 <__swbuf_r+0x84>
 800f408:	6923      	ldr	r3, [r4, #16]
 800f40a:	b36b      	cbz	r3, 800f468 <__swbuf_r+0x84>
 800f40c:	6923      	ldr	r3, [r4, #16]
 800f40e:	6820      	ldr	r0, [r4, #0]
 800f410:	1ac0      	subs	r0, r0, r3
 800f412:	6963      	ldr	r3, [r4, #20]
 800f414:	b2f6      	uxtb	r6, r6
 800f416:	4283      	cmp	r3, r0
 800f418:	4637      	mov	r7, r6
 800f41a:	dc04      	bgt.n	800f426 <__swbuf_r+0x42>
 800f41c:	4621      	mov	r1, r4
 800f41e:	4628      	mov	r0, r5
 800f420:	f000 f926 	bl	800f670 <_fflush_r>
 800f424:	bb30      	cbnz	r0, 800f474 <__swbuf_r+0x90>
 800f426:	68a3      	ldr	r3, [r4, #8]
 800f428:	3b01      	subs	r3, #1
 800f42a:	60a3      	str	r3, [r4, #8]
 800f42c:	6823      	ldr	r3, [r4, #0]
 800f42e:	1c5a      	adds	r2, r3, #1
 800f430:	6022      	str	r2, [r4, #0]
 800f432:	701e      	strb	r6, [r3, #0]
 800f434:	6963      	ldr	r3, [r4, #20]
 800f436:	3001      	adds	r0, #1
 800f438:	4283      	cmp	r3, r0
 800f43a:	d004      	beq.n	800f446 <__swbuf_r+0x62>
 800f43c:	89a3      	ldrh	r3, [r4, #12]
 800f43e:	07db      	lsls	r3, r3, #31
 800f440:	d506      	bpl.n	800f450 <__swbuf_r+0x6c>
 800f442:	2e0a      	cmp	r6, #10
 800f444:	d104      	bne.n	800f450 <__swbuf_r+0x6c>
 800f446:	4621      	mov	r1, r4
 800f448:	4628      	mov	r0, r5
 800f44a:	f000 f911 	bl	800f670 <_fflush_r>
 800f44e:	b988      	cbnz	r0, 800f474 <__swbuf_r+0x90>
 800f450:	4638      	mov	r0, r7
 800f452:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f454:	4b0a      	ldr	r3, [pc, #40]	; (800f480 <__swbuf_r+0x9c>)
 800f456:	429c      	cmp	r4, r3
 800f458:	d101      	bne.n	800f45e <__swbuf_r+0x7a>
 800f45a:	68ac      	ldr	r4, [r5, #8]
 800f45c:	e7cf      	b.n	800f3fe <__swbuf_r+0x1a>
 800f45e:	4b09      	ldr	r3, [pc, #36]	; (800f484 <__swbuf_r+0xa0>)
 800f460:	429c      	cmp	r4, r3
 800f462:	bf08      	it	eq
 800f464:	68ec      	ldreq	r4, [r5, #12]
 800f466:	e7ca      	b.n	800f3fe <__swbuf_r+0x1a>
 800f468:	4621      	mov	r1, r4
 800f46a:	4628      	mov	r0, r5
 800f46c:	f000 f80c 	bl	800f488 <__swsetup_r>
 800f470:	2800      	cmp	r0, #0
 800f472:	d0cb      	beq.n	800f40c <__swbuf_r+0x28>
 800f474:	f04f 37ff 	mov.w	r7, #4294967295
 800f478:	e7ea      	b.n	800f450 <__swbuf_r+0x6c>
 800f47a:	bf00      	nop
 800f47c:	08010ec0 	.word	0x08010ec0
 800f480:	08010ee0 	.word	0x08010ee0
 800f484:	08010ea0 	.word	0x08010ea0

0800f488 <__swsetup_r>:
 800f488:	4b32      	ldr	r3, [pc, #200]	; (800f554 <__swsetup_r+0xcc>)
 800f48a:	b570      	push	{r4, r5, r6, lr}
 800f48c:	681d      	ldr	r5, [r3, #0]
 800f48e:	4606      	mov	r6, r0
 800f490:	460c      	mov	r4, r1
 800f492:	b125      	cbz	r5, 800f49e <__swsetup_r+0x16>
 800f494:	69ab      	ldr	r3, [r5, #24]
 800f496:	b913      	cbnz	r3, 800f49e <__swsetup_r+0x16>
 800f498:	4628      	mov	r0, r5
 800f49a:	f000 f97d 	bl	800f798 <__sinit>
 800f49e:	4b2e      	ldr	r3, [pc, #184]	; (800f558 <__swsetup_r+0xd0>)
 800f4a0:	429c      	cmp	r4, r3
 800f4a2:	d10f      	bne.n	800f4c4 <__swsetup_r+0x3c>
 800f4a4:	686c      	ldr	r4, [r5, #4]
 800f4a6:	89a3      	ldrh	r3, [r4, #12]
 800f4a8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f4ac:	0719      	lsls	r1, r3, #28
 800f4ae:	d42c      	bmi.n	800f50a <__swsetup_r+0x82>
 800f4b0:	06dd      	lsls	r5, r3, #27
 800f4b2:	d411      	bmi.n	800f4d8 <__swsetup_r+0x50>
 800f4b4:	2309      	movs	r3, #9
 800f4b6:	6033      	str	r3, [r6, #0]
 800f4b8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800f4bc:	81a3      	strh	r3, [r4, #12]
 800f4be:	f04f 30ff 	mov.w	r0, #4294967295
 800f4c2:	e03e      	b.n	800f542 <__swsetup_r+0xba>
 800f4c4:	4b25      	ldr	r3, [pc, #148]	; (800f55c <__swsetup_r+0xd4>)
 800f4c6:	429c      	cmp	r4, r3
 800f4c8:	d101      	bne.n	800f4ce <__swsetup_r+0x46>
 800f4ca:	68ac      	ldr	r4, [r5, #8]
 800f4cc:	e7eb      	b.n	800f4a6 <__swsetup_r+0x1e>
 800f4ce:	4b24      	ldr	r3, [pc, #144]	; (800f560 <__swsetup_r+0xd8>)
 800f4d0:	429c      	cmp	r4, r3
 800f4d2:	bf08      	it	eq
 800f4d4:	68ec      	ldreq	r4, [r5, #12]
 800f4d6:	e7e6      	b.n	800f4a6 <__swsetup_r+0x1e>
 800f4d8:	0758      	lsls	r0, r3, #29
 800f4da:	d512      	bpl.n	800f502 <__swsetup_r+0x7a>
 800f4dc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f4de:	b141      	cbz	r1, 800f4f2 <__swsetup_r+0x6a>
 800f4e0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f4e4:	4299      	cmp	r1, r3
 800f4e6:	d002      	beq.n	800f4ee <__swsetup_r+0x66>
 800f4e8:	4630      	mov	r0, r6
 800f4ea:	f7ff fdfd 	bl	800f0e8 <_free_r>
 800f4ee:	2300      	movs	r3, #0
 800f4f0:	6363      	str	r3, [r4, #52]	; 0x34
 800f4f2:	89a3      	ldrh	r3, [r4, #12]
 800f4f4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800f4f8:	81a3      	strh	r3, [r4, #12]
 800f4fa:	2300      	movs	r3, #0
 800f4fc:	6063      	str	r3, [r4, #4]
 800f4fe:	6923      	ldr	r3, [r4, #16]
 800f500:	6023      	str	r3, [r4, #0]
 800f502:	89a3      	ldrh	r3, [r4, #12]
 800f504:	f043 0308 	orr.w	r3, r3, #8
 800f508:	81a3      	strh	r3, [r4, #12]
 800f50a:	6923      	ldr	r3, [r4, #16]
 800f50c:	b94b      	cbnz	r3, 800f522 <__swsetup_r+0x9a>
 800f50e:	89a3      	ldrh	r3, [r4, #12]
 800f510:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800f514:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f518:	d003      	beq.n	800f522 <__swsetup_r+0x9a>
 800f51a:	4621      	mov	r1, r4
 800f51c:	4630      	mov	r0, r6
 800f51e:	f000 f9ff 	bl	800f920 <__smakebuf_r>
 800f522:	89a0      	ldrh	r0, [r4, #12]
 800f524:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f528:	f010 0301 	ands.w	r3, r0, #1
 800f52c:	d00a      	beq.n	800f544 <__swsetup_r+0xbc>
 800f52e:	2300      	movs	r3, #0
 800f530:	60a3      	str	r3, [r4, #8]
 800f532:	6963      	ldr	r3, [r4, #20]
 800f534:	425b      	negs	r3, r3
 800f536:	61a3      	str	r3, [r4, #24]
 800f538:	6923      	ldr	r3, [r4, #16]
 800f53a:	b943      	cbnz	r3, 800f54e <__swsetup_r+0xc6>
 800f53c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800f540:	d1ba      	bne.n	800f4b8 <__swsetup_r+0x30>
 800f542:	bd70      	pop	{r4, r5, r6, pc}
 800f544:	0781      	lsls	r1, r0, #30
 800f546:	bf58      	it	pl
 800f548:	6963      	ldrpl	r3, [r4, #20]
 800f54a:	60a3      	str	r3, [r4, #8]
 800f54c:	e7f4      	b.n	800f538 <__swsetup_r+0xb0>
 800f54e:	2000      	movs	r0, #0
 800f550:	e7f7      	b.n	800f542 <__swsetup_r+0xba>
 800f552:	bf00      	nop
 800f554:	20000030 	.word	0x20000030
 800f558:	08010ec0 	.word	0x08010ec0
 800f55c:	08010ee0 	.word	0x08010ee0
 800f560:	08010ea0 	.word	0x08010ea0

0800f564 <__sflush_r>:
 800f564:	898a      	ldrh	r2, [r1, #12]
 800f566:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f56a:	4605      	mov	r5, r0
 800f56c:	0710      	lsls	r0, r2, #28
 800f56e:	460c      	mov	r4, r1
 800f570:	d458      	bmi.n	800f624 <__sflush_r+0xc0>
 800f572:	684b      	ldr	r3, [r1, #4]
 800f574:	2b00      	cmp	r3, #0
 800f576:	dc05      	bgt.n	800f584 <__sflush_r+0x20>
 800f578:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800f57a:	2b00      	cmp	r3, #0
 800f57c:	dc02      	bgt.n	800f584 <__sflush_r+0x20>
 800f57e:	2000      	movs	r0, #0
 800f580:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f584:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800f586:	2e00      	cmp	r6, #0
 800f588:	d0f9      	beq.n	800f57e <__sflush_r+0x1a>
 800f58a:	2300      	movs	r3, #0
 800f58c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800f590:	682f      	ldr	r7, [r5, #0]
 800f592:	602b      	str	r3, [r5, #0]
 800f594:	d032      	beq.n	800f5fc <__sflush_r+0x98>
 800f596:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800f598:	89a3      	ldrh	r3, [r4, #12]
 800f59a:	075a      	lsls	r2, r3, #29
 800f59c:	d505      	bpl.n	800f5aa <__sflush_r+0x46>
 800f59e:	6863      	ldr	r3, [r4, #4]
 800f5a0:	1ac0      	subs	r0, r0, r3
 800f5a2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800f5a4:	b10b      	cbz	r3, 800f5aa <__sflush_r+0x46>
 800f5a6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800f5a8:	1ac0      	subs	r0, r0, r3
 800f5aa:	2300      	movs	r3, #0
 800f5ac:	4602      	mov	r2, r0
 800f5ae:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800f5b0:	6a21      	ldr	r1, [r4, #32]
 800f5b2:	4628      	mov	r0, r5
 800f5b4:	47b0      	blx	r6
 800f5b6:	1c43      	adds	r3, r0, #1
 800f5b8:	89a3      	ldrh	r3, [r4, #12]
 800f5ba:	d106      	bne.n	800f5ca <__sflush_r+0x66>
 800f5bc:	6829      	ldr	r1, [r5, #0]
 800f5be:	291d      	cmp	r1, #29
 800f5c0:	d82c      	bhi.n	800f61c <__sflush_r+0xb8>
 800f5c2:	4a2a      	ldr	r2, [pc, #168]	; (800f66c <__sflush_r+0x108>)
 800f5c4:	40ca      	lsrs	r2, r1
 800f5c6:	07d6      	lsls	r6, r2, #31
 800f5c8:	d528      	bpl.n	800f61c <__sflush_r+0xb8>
 800f5ca:	2200      	movs	r2, #0
 800f5cc:	6062      	str	r2, [r4, #4]
 800f5ce:	04d9      	lsls	r1, r3, #19
 800f5d0:	6922      	ldr	r2, [r4, #16]
 800f5d2:	6022      	str	r2, [r4, #0]
 800f5d4:	d504      	bpl.n	800f5e0 <__sflush_r+0x7c>
 800f5d6:	1c42      	adds	r2, r0, #1
 800f5d8:	d101      	bne.n	800f5de <__sflush_r+0x7a>
 800f5da:	682b      	ldr	r3, [r5, #0]
 800f5dc:	b903      	cbnz	r3, 800f5e0 <__sflush_r+0x7c>
 800f5de:	6560      	str	r0, [r4, #84]	; 0x54
 800f5e0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f5e2:	602f      	str	r7, [r5, #0]
 800f5e4:	2900      	cmp	r1, #0
 800f5e6:	d0ca      	beq.n	800f57e <__sflush_r+0x1a>
 800f5e8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f5ec:	4299      	cmp	r1, r3
 800f5ee:	d002      	beq.n	800f5f6 <__sflush_r+0x92>
 800f5f0:	4628      	mov	r0, r5
 800f5f2:	f7ff fd79 	bl	800f0e8 <_free_r>
 800f5f6:	2000      	movs	r0, #0
 800f5f8:	6360      	str	r0, [r4, #52]	; 0x34
 800f5fa:	e7c1      	b.n	800f580 <__sflush_r+0x1c>
 800f5fc:	6a21      	ldr	r1, [r4, #32]
 800f5fe:	2301      	movs	r3, #1
 800f600:	4628      	mov	r0, r5
 800f602:	47b0      	blx	r6
 800f604:	1c41      	adds	r1, r0, #1
 800f606:	d1c7      	bne.n	800f598 <__sflush_r+0x34>
 800f608:	682b      	ldr	r3, [r5, #0]
 800f60a:	2b00      	cmp	r3, #0
 800f60c:	d0c4      	beq.n	800f598 <__sflush_r+0x34>
 800f60e:	2b1d      	cmp	r3, #29
 800f610:	d001      	beq.n	800f616 <__sflush_r+0xb2>
 800f612:	2b16      	cmp	r3, #22
 800f614:	d101      	bne.n	800f61a <__sflush_r+0xb6>
 800f616:	602f      	str	r7, [r5, #0]
 800f618:	e7b1      	b.n	800f57e <__sflush_r+0x1a>
 800f61a:	89a3      	ldrh	r3, [r4, #12]
 800f61c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f620:	81a3      	strh	r3, [r4, #12]
 800f622:	e7ad      	b.n	800f580 <__sflush_r+0x1c>
 800f624:	690f      	ldr	r7, [r1, #16]
 800f626:	2f00      	cmp	r7, #0
 800f628:	d0a9      	beq.n	800f57e <__sflush_r+0x1a>
 800f62a:	0793      	lsls	r3, r2, #30
 800f62c:	680e      	ldr	r6, [r1, #0]
 800f62e:	bf08      	it	eq
 800f630:	694b      	ldreq	r3, [r1, #20]
 800f632:	600f      	str	r7, [r1, #0]
 800f634:	bf18      	it	ne
 800f636:	2300      	movne	r3, #0
 800f638:	eba6 0807 	sub.w	r8, r6, r7
 800f63c:	608b      	str	r3, [r1, #8]
 800f63e:	f1b8 0f00 	cmp.w	r8, #0
 800f642:	dd9c      	ble.n	800f57e <__sflush_r+0x1a>
 800f644:	6a21      	ldr	r1, [r4, #32]
 800f646:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800f648:	4643      	mov	r3, r8
 800f64a:	463a      	mov	r2, r7
 800f64c:	4628      	mov	r0, r5
 800f64e:	47b0      	blx	r6
 800f650:	2800      	cmp	r0, #0
 800f652:	dc06      	bgt.n	800f662 <__sflush_r+0xfe>
 800f654:	89a3      	ldrh	r3, [r4, #12]
 800f656:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f65a:	81a3      	strh	r3, [r4, #12]
 800f65c:	f04f 30ff 	mov.w	r0, #4294967295
 800f660:	e78e      	b.n	800f580 <__sflush_r+0x1c>
 800f662:	4407      	add	r7, r0
 800f664:	eba8 0800 	sub.w	r8, r8, r0
 800f668:	e7e9      	b.n	800f63e <__sflush_r+0xda>
 800f66a:	bf00      	nop
 800f66c:	20400001 	.word	0x20400001

0800f670 <_fflush_r>:
 800f670:	b538      	push	{r3, r4, r5, lr}
 800f672:	690b      	ldr	r3, [r1, #16]
 800f674:	4605      	mov	r5, r0
 800f676:	460c      	mov	r4, r1
 800f678:	b913      	cbnz	r3, 800f680 <_fflush_r+0x10>
 800f67a:	2500      	movs	r5, #0
 800f67c:	4628      	mov	r0, r5
 800f67e:	bd38      	pop	{r3, r4, r5, pc}
 800f680:	b118      	cbz	r0, 800f68a <_fflush_r+0x1a>
 800f682:	6983      	ldr	r3, [r0, #24]
 800f684:	b90b      	cbnz	r3, 800f68a <_fflush_r+0x1a>
 800f686:	f000 f887 	bl	800f798 <__sinit>
 800f68a:	4b14      	ldr	r3, [pc, #80]	; (800f6dc <_fflush_r+0x6c>)
 800f68c:	429c      	cmp	r4, r3
 800f68e:	d11b      	bne.n	800f6c8 <_fflush_r+0x58>
 800f690:	686c      	ldr	r4, [r5, #4]
 800f692:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f696:	2b00      	cmp	r3, #0
 800f698:	d0ef      	beq.n	800f67a <_fflush_r+0xa>
 800f69a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800f69c:	07d0      	lsls	r0, r2, #31
 800f69e:	d404      	bmi.n	800f6aa <_fflush_r+0x3a>
 800f6a0:	0599      	lsls	r1, r3, #22
 800f6a2:	d402      	bmi.n	800f6aa <_fflush_r+0x3a>
 800f6a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f6a6:	f000 f915 	bl	800f8d4 <__retarget_lock_acquire_recursive>
 800f6aa:	4628      	mov	r0, r5
 800f6ac:	4621      	mov	r1, r4
 800f6ae:	f7ff ff59 	bl	800f564 <__sflush_r>
 800f6b2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f6b4:	07da      	lsls	r2, r3, #31
 800f6b6:	4605      	mov	r5, r0
 800f6b8:	d4e0      	bmi.n	800f67c <_fflush_r+0xc>
 800f6ba:	89a3      	ldrh	r3, [r4, #12]
 800f6bc:	059b      	lsls	r3, r3, #22
 800f6be:	d4dd      	bmi.n	800f67c <_fflush_r+0xc>
 800f6c0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f6c2:	f000 f908 	bl	800f8d6 <__retarget_lock_release_recursive>
 800f6c6:	e7d9      	b.n	800f67c <_fflush_r+0xc>
 800f6c8:	4b05      	ldr	r3, [pc, #20]	; (800f6e0 <_fflush_r+0x70>)
 800f6ca:	429c      	cmp	r4, r3
 800f6cc:	d101      	bne.n	800f6d2 <_fflush_r+0x62>
 800f6ce:	68ac      	ldr	r4, [r5, #8]
 800f6d0:	e7df      	b.n	800f692 <_fflush_r+0x22>
 800f6d2:	4b04      	ldr	r3, [pc, #16]	; (800f6e4 <_fflush_r+0x74>)
 800f6d4:	429c      	cmp	r4, r3
 800f6d6:	bf08      	it	eq
 800f6d8:	68ec      	ldreq	r4, [r5, #12]
 800f6da:	e7da      	b.n	800f692 <_fflush_r+0x22>
 800f6dc:	08010ec0 	.word	0x08010ec0
 800f6e0:	08010ee0 	.word	0x08010ee0
 800f6e4:	08010ea0 	.word	0x08010ea0

0800f6e8 <std>:
 800f6e8:	2300      	movs	r3, #0
 800f6ea:	b510      	push	{r4, lr}
 800f6ec:	4604      	mov	r4, r0
 800f6ee:	e9c0 3300 	strd	r3, r3, [r0]
 800f6f2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800f6f6:	6083      	str	r3, [r0, #8]
 800f6f8:	8181      	strh	r1, [r0, #12]
 800f6fa:	6643      	str	r3, [r0, #100]	; 0x64
 800f6fc:	81c2      	strh	r2, [r0, #14]
 800f6fe:	6183      	str	r3, [r0, #24]
 800f700:	4619      	mov	r1, r3
 800f702:	2208      	movs	r2, #8
 800f704:	305c      	adds	r0, #92	; 0x5c
 800f706:	f7ff fce7 	bl	800f0d8 <memset>
 800f70a:	4b05      	ldr	r3, [pc, #20]	; (800f720 <std+0x38>)
 800f70c:	6263      	str	r3, [r4, #36]	; 0x24
 800f70e:	4b05      	ldr	r3, [pc, #20]	; (800f724 <std+0x3c>)
 800f710:	62a3      	str	r3, [r4, #40]	; 0x28
 800f712:	4b05      	ldr	r3, [pc, #20]	; (800f728 <std+0x40>)
 800f714:	62e3      	str	r3, [r4, #44]	; 0x2c
 800f716:	4b05      	ldr	r3, [pc, #20]	; (800f72c <std+0x44>)
 800f718:	6224      	str	r4, [r4, #32]
 800f71a:	6323      	str	r3, [r4, #48]	; 0x30
 800f71c:	bd10      	pop	{r4, pc}
 800f71e:	bf00      	nop
 800f720:	080102dd 	.word	0x080102dd
 800f724:	080102ff 	.word	0x080102ff
 800f728:	08010337 	.word	0x08010337
 800f72c:	0801035b 	.word	0x0801035b

0800f730 <_cleanup_r>:
 800f730:	4901      	ldr	r1, [pc, #4]	; (800f738 <_cleanup_r+0x8>)
 800f732:	f000 b8af 	b.w	800f894 <_fwalk_reent>
 800f736:	bf00      	nop
 800f738:	0800f671 	.word	0x0800f671

0800f73c <__sfmoreglue>:
 800f73c:	b570      	push	{r4, r5, r6, lr}
 800f73e:	1e4a      	subs	r2, r1, #1
 800f740:	2568      	movs	r5, #104	; 0x68
 800f742:	4355      	muls	r5, r2
 800f744:	460e      	mov	r6, r1
 800f746:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800f74a:	f7ff fd1d 	bl	800f188 <_malloc_r>
 800f74e:	4604      	mov	r4, r0
 800f750:	b140      	cbz	r0, 800f764 <__sfmoreglue+0x28>
 800f752:	2100      	movs	r1, #0
 800f754:	e9c0 1600 	strd	r1, r6, [r0]
 800f758:	300c      	adds	r0, #12
 800f75a:	60a0      	str	r0, [r4, #8]
 800f75c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800f760:	f7ff fcba 	bl	800f0d8 <memset>
 800f764:	4620      	mov	r0, r4
 800f766:	bd70      	pop	{r4, r5, r6, pc}

0800f768 <__sfp_lock_acquire>:
 800f768:	4801      	ldr	r0, [pc, #4]	; (800f770 <__sfp_lock_acquire+0x8>)
 800f76a:	f000 b8b3 	b.w	800f8d4 <__retarget_lock_acquire_recursive>
 800f76e:	bf00      	nop
 800f770:	20004a04 	.word	0x20004a04

0800f774 <__sfp_lock_release>:
 800f774:	4801      	ldr	r0, [pc, #4]	; (800f77c <__sfp_lock_release+0x8>)
 800f776:	f000 b8ae 	b.w	800f8d6 <__retarget_lock_release_recursive>
 800f77a:	bf00      	nop
 800f77c:	20004a04 	.word	0x20004a04

0800f780 <__sinit_lock_acquire>:
 800f780:	4801      	ldr	r0, [pc, #4]	; (800f788 <__sinit_lock_acquire+0x8>)
 800f782:	f000 b8a7 	b.w	800f8d4 <__retarget_lock_acquire_recursive>
 800f786:	bf00      	nop
 800f788:	200049ff 	.word	0x200049ff

0800f78c <__sinit_lock_release>:
 800f78c:	4801      	ldr	r0, [pc, #4]	; (800f794 <__sinit_lock_release+0x8>)
 800f78e:	f000 b8a2 	b.w	800f8d6 <__retarget_lock_release_recursive>
 800f792:	bf00      	nop
 800f794:	200049ff 	.word	0x200049ff

0800f798 <__sinit>:
 800f798:	b510      	push	{r4, lr}
 800f79a:	4604      	mov	r4, r0
 800f79c:	f7ff fff0 	bl	800f780 <__sinit_lock_acquire>
 800f7a0:	69a3      	ldr	r3, [r4, #24]
 800f7a2:	b11b      	cbz	r3, 800f7ac <__sinit+0x14>
 800f7a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f7a8:	f7ff bff0 	b.w	800f78c <__sinit_lock_release>
 800f7ac:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800f7b0:	6523      	str	r3, [r4, #80]	; 0x50
 800f7b2:	4b13      	ldr	r3, [pc, #76]	; (800f800 <__sinit+0x68>)
 800f7b4:	4a13      	ldr	r2, [pc, #76]	; (800f804 <__sinit+0x6c>)
 800f7b6:	681b      	ldr	r3, [r3, #0]
 800f7b8:	62a2      	str	r2, [r4, #40]	; 0x28
 800f7ba:	42a3      	cmp	r3, r4
 800f7bc:	bf04      	itt	eq
 800f7be:	2301      	moveq	r3, #1
 800f7c0:	61a3      	streq	r3, [r4, #24]
 800f7c2:	4620      	mov	r0, r4
 800f7c4:	f000 f820 	bl	800f808 <__sfp>
 800f7c8:	6060      	str	r0, [r4, #4]
 800f7ca:	4620      	mov	r0, r4
 800f7cc:	f000 f81c 	bl	800f808 <__sfp>
 800f7d0:	60a0      	str	r0, [r4, #8]
 800f7d2:	4620      	mov	r0, r4
 800f7d4:	f000 f818 	bl	800f808 <__sfp>
 800f7d8:	2200      	movs	r2, #0
 800f7da:	60e0      	str	r0, [r4, #12]
 800f7dc:	2104      	movs	r1, #4
 800f7de:	6860      	ldr	r0, [r4, #4]
 800f7e0:	f7ff ff82 	bl	800f6e8 <std>
 800f7e4:	68a0      	ldr	r0, [r4, #8]
 800f7e6:	2201      	movs	r2, #1
 800f7e8:	2109      	movs	r1, #9
 800f7ea:	f7ff ff7d 	bl	800f6e8 <std>
 800f7ee:	68e0      	ldr	r0, [r4, #12]
 800f7f0:	2202      	movs	r2, #2
 800f7f2:	2112      	movs	r1, #18
 800f7f4:	f7ff ff78 	bl	800f6e8 <std>
 800f7f8:	2301      	movs	r3, #1
 800f7fa:	61a3      	str	r3, [r4, #24]
 800f7fc:	e7d2      	b.n	800f7a4 <__sinit+0xc>
 800f7fe:	bf00      	nop
 800f800:	08010e9c 	.word	0x08010e9c
 800f804:	0800f731 	.word	0x0800f731

0800f808 <__sfp>:
 800f808:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f80a:	4607      	mov	r7, r0
 800f80c:	f7ff ffac 	bl	800f768 <__sfp_lock_acquire>
 800f810:	4b1e      	ldr	r3, [pc, #120]	; (800f88c <__sfp+0x84>)
 800f812:	681e      	ldr	r6, [r3, #0]
 800f814:	69b3      	ldr	r3, [r6, #24]
 800f816:	b913      	cbnz	r3, 800f81e <__sfp+0x16>
 800f818:	4630      	mov	r0, r6
 800f81a:	f7ff ffbd 	bl	800f798 <__sinit>
 800f81e:	3648      	adds	r6, #72	; 0x48
 800f820:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800f824:	3b01      	subs	r3, #1
 800f826:	d503      	bpl.n	800f830 <__sfp+0x28>
 800f828:	6833      	ldr	r3, [r6, #0]
 800f82a:	b30b      	cbz	r3, 800f870 <__sfp+0x68>
 800f82c:	6836      	ldr	r6, [r6, #0]
 800f82e:	e7f7      	b.n	800f820 <__sfp+0x18>
 800f830:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800f834:	b9d5      	cbnz	r5, 800f86c <__sfp+0x64>
 800f836:	4b16      	ldr	r3, [pc, #88]	; (800f890 <__sfp+0x88>)
 800f838:	60e3      	str	r3, [r4, #12]
 800f83a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800f83e:	6665      	str	r5, [r4, #100]	; 0x64
 800f840:	f000 f847 	bl	800f8d2 <__retarget_lock_init_recursive>
 800f844:	f7ff ff96 	bl	800f774 <__sfp_lock_release>
 800f848:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800f84c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800f850:	6025      	str	r5, [r4, #0]
 800f852:	61a5      	str	r5, [r4, #24]
 800f854:	2208      	movs	r2, #8
 800f856:	4629      	mov	r1, r5
 800f858:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800f85c:	f7ff fc3c 	bl	800f0d8 <memset>
 800f860:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800f864:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800f868:	4620      	mov	r0, r4
 800f86a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f86c:	3468      	adds	r4, #104	; 0x68
 800f86e:	e7d9      	b.n	800f824 <__sfp+0x1c>
 800f870:	2104      	movs	r1, #4
 800f872:	4638      	mov	r0, r7
 800f874:	f7ff ff62 	bl	800f73c <__sfmoreglue>
 800f878:	4604      	mov	r4, r0
 800f87a:	6030      	str	r0, [r6, #0]
 800f87c:	2800      	cmp	r0, #0
 800f87e:	d1d5      	bne.n	800f82c <__sfp+0x24>
 800f880:	f7ff ff78 	bl	800f774 <__sfp_lock_release>
 800f884:	230c      	movs	r3, #12
 800f886:	603b      	str	r3, [r7, #0]
 800f888:	e7ee      	b.n	800f868 <__sfp+0x60>
 800f88a:	bf00      	nop
 800f88c:	08010e9c 	.word	0x08010e9c
 800f890:	ffff0001 	.word	0xffff0001

0800f894 <_fwalk_reent>:
 800f894:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f898:	4606      	mov	r6, r0
 800f89a:	4688      	mov	r8, r1
 800f89c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800f8a0:	2700      	movs	r7, #0
 800f8a2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800f8a6:	f1b9 0901 	subs.w	r9, r9, #1
 800f8aa:	d505      	bpl.n	800f8b8 <_fwalk_reent+0x24>
 800f8ac:	6824      	ldr	r4, [r4, #0]
 800f8ae:	2c00      	cmp	r4, #0
 800f8b0:	d1f7      	bne.n	800f8a2 <_fwalk_reent+0xe>
 800f8b2:	4638      	mov	r0, r7
 800f8b4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f8b8:	89ab      	ldrh	r3, [r5, #12]
 800f8ba:	2b01      	cmp	r3, #1
 800f8bc:	d907      	bls.n	800f8ce <_fwalk_reent+0x3a>
 800f8be:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800f8c2:	3301      	adds	r3, #1
 800f8c4:	d003      	beq.n	800f8ce <_fwalk_reent+0x3a>
 800f8c6:	4629      	mov	r1, r5
 800f8c8:	4630      	mov	r0, r6
 800f8ca:	47c0      	blx	r8
 800f8cc:	4307      	orrs	r7, r0
 800f8ce:	3568      	adds	r5, #104	; 0x68
 800f8d0:	e7e9      	b.n	800f8a6 <_fwalk_reent+0x12>

0800f8d2 <__retarget_lock_init_recursive>:
 800f8d2:	4770      	bx	lr

0800f8d4 <__retarget_lock_acquire_recursive>:
 800f8d4:	4770      	bx	lr

0800f8d6 <__retarget_lock_release_recursive>:
 800f8d6:	4770      	bx	lr

0800f8d8 <__swhatbuf_r>:
 800f8d8:	b570      	push	{r4, r5, r6, lr}
 800f8da:	460e      	mov	r6, r1
 800f8dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f8e0:	2900      	cmp	r1, #0
 800f8e2:	b096      	sub	sp, #88	; 0x58
 800f8e4:	4614      	mov	r4, r2
 800f8e6:	461d      	mov	r5, r3
 800f8e8:	da07      	bge.n	800f8fa <__swhatbuf_r+0x22>
 800f8ea:	2300      	movs	r3, #0
 800f8ec:	602b      	str	r3, [r5, #0]
 800f8ee:	89b3      	ldrh	r3, [r6, #12]
 800f8f0:	061a      	lsls	r2, r3, #24
 800f8f2:	d410      	bmi.n	800f916 <__swhatbuf_r+0x3e>
 800f8f4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f8f8:	e00e      	b.n	800f918 <__swhatbuf_r+0x40>
 800f8fa:	466a      	mov	r2, sp
 800f8fc:	f000 fd54 	bl	80103a8 <_fstat_r>
 800f900:	2800      	cmp	r0, #0
 800f902:	dbf2      	blt.n	800f8ea <__swhatbuf_r+0x12>
 800f904:	9a01      	ldr	r2, [sp, #4]
 800f906:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800f90a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800f90e:	425a      	negs	r2, r3
 800f910:	415a      	adcs	r2, r3
 800f912:	602a      	str	r2, [r5, #0]
 800f914:	e7ee      	b.n	800f8f4 <__swhatbuf_r+0x1c>
 800f916:	2340      	movs	r3, #64	; 0x40
 800f918:	2000      	movs	r0, #0
 800f91a:	6023      	str	r3, [r4, #0]
 800f91c:	b016      	add	sp, #88	; 0x58
 800f91e:	bd70      	pop	{r4, r5, r6, pc}

0800f920 <__smakebuf_r>:
 800f920:	898b      	ldrh	r3, [r1, #12]
 800f922:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800f924:	079d      	lsls	r5, r3, #30
 800f926:	4606      	mov	r6, r0
 800f928:	460c      	mov	r4, r1
 800f92a:	d507      	bpl.n	800f93c <__smakebuf_r+0x1c>
 800f92c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800f930:	6023      	str	r3, [r4, #0]
 800f932:	6123      	str	r3, [r4, #16]
 800f934:	2301      	movs	r3, #1
 800f936:	6163      	str	r3, [r4, #20]
 800f938:	b002      	add	sp, #8
 800f93a:	bd70      	pop	{r4, r5, r6, pc}
 800f93c:	ab01      	add	r3, sp, #4
 800f93e:	466a      	mov	r2, sp
 800f940:	f7ff ffca 	bl	800f8d8 <__swhatbuf_r>
 800f944:	9900      	ldr	r1, [sp, #0]
 800f946:	4605      	mov	r5, r0
 800f948:	4630      	mov	r0, r6
 800f94a:	f7ff fc1d 	bl	800f188 <_malloc_r>
 800f94e:	b948      	cbnz	r0, 800f964 <__smakebuf_r+0x44>
 800f950:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f954:	059a      	lsls	r2, r3, #22
 800f956:	d4ef      	bmi.n	800f938 <__smakebuf_r+0x18>
 800f958:	f023 0303 	bic.w	r3, r3, #3
 800f95c:	f043 0302 	orr.w	r3, r3, #2
 800f960:	81a3      	strh	r3, [r4, #12]
 800f962:	e7e3      	b.n	800f92c <__smakebuf_r+0xc>
 800f964:	4b0d      	ldr	r3, [pc, #52]	; (800f99c <__smakebuf_r+0x7c>)
 800f966:	62b3      	str	r3, [r6, #40]	; 0x28
 800f968:	89a3      	ldrh	r3, [r4, #12]
 800f96a:	6020      	str	r0, [r4, #0]
 800f96c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f970:	81a3      	strh	r3, [r4, #12]
 800f972:	9b00      	ldr	r3, [sp, #0]
 800f974:	6163      	str	r3, [r4, #20]
 800f976:	9b01      	ldr	r3, [sp, #4]
 800f978:	6120      	str	r0, [r4, #16]
 800f97a:	b15b      	cbz	r3, 800f994 <__smakebuf_r+0x74>
 800f97c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f980:	4630      	mov	r0, r6
 800f982:	f000 fd23 	bl	80103cc <_isatty_r>
 800f986:	b128      	cbz	r0, 800f994 <__smakebuf_r+0x74>
 800f988:	89a3      	ldrh	r3, [r4, #12]
 800f98a:	f023 0303 	bic.w	r3, r3, #3
 800f98e:	f043 0301 	orr.w	r3, r3, #1
 800f992:	81a3      	strh	r3, [r4, #12]
 800f994:	89a0      	ldrh	r0, [r4, #12]
 800f996:	4305      	orrs	r5, r0
 800f998:	81a5      	strh	r5, [r4, #12]
 800f99a:	e7cd      	b.n	800f938 <__smakebuf_r+0x18>
 800f99c:	0800f731 	.word	0x0800f731

0800f9a0 <__malloc_lock>:
 800f9a0:	4801      	ldr	r0, [pc, #4]	; (800f9a8 <__malloc_lock+0x8>)
 800f9a2:	f7ff bf97 	b.w	800f8d4 <__retarget_lock_acquire_recursive>
 800f9a6:	bf00      	nop
 800f9a8:	20004a00 	.word	0x20004a00

0800f9ac <__malloc_unlock>:
 800f9ac:	4801      	ldr	r0, [pc, #4]	; (800f9b4 <__malloc_unlock+0x8>)
 800f9ae:	f7ff bf92 	b.w	800f8d6 <__retarget_lock_release_recursive>
 800f9b2:	bf00      	nop
 800f9b4:	20004a00 	.word	0x20004a00

0800f9b8 <__ssputs_r>:
 800f9b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f9bc:	688e      	ldr	r6, [r1, #8]
 800f9be:	429e      	cmp	r6, r3
 800f9c0:	4682      	mov	sl, r0
 800f9c2:	460c      	mov	r4, r1
 800f9c4:	4690      	mov	r8, r2
 800f9c6:	461f      	mov	r7, r3
 800f9c8:	d838      	bhi.n	800fa3c <__ssputs_r+0x84>
 800f9ca:	898a      	ldrh	r2, [r1, #12]
 800f9cc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800f9d0:	d032      	beq.n	800fa38 <__ssputs_r+0x80>
 800f9d2:	6825      	ldr	r5, [r4, #0]
 800f9d4:	6909      	ldr	r1, [r1, #16]
 800f9d6:	eba5 0901 	sub.w	r9, r5, r1
 800f9da:	6965      	ldr	r5, [r4, #20]
 800f9dc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f9e0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800f9e4:	3301      	adds	r3, #1
 800f9e6:	444b      	add	r3, r9
 800f9e8:	106d      	asrs	r5, r5, #1
 800f9ea:	429d      	cmp	r5, r3
 800f9ec:	bf38      	it	cc
 800f9ee:	461d      	movcc	r5, r3
 800f9f0:	0553      	lsls	r3, r2, #21
 800f9f2:	d531      	bpl.n	800fa58 <__ssputs_r+0xa0>
 800f9f4:	4629      	mov	r1, r5
 800f9f6:	f7ff fbc7 	bl	800f188 <_malloc_r>
 800f9fa:	4606      	mov	r6, r0
 800f9fc:	b950      	cbnz	r0, 800fa14 <__ssputs_r+0x5c>
 800f9fe:	230c      	movs	r3, #12
 800fa00:	f8ca 3000 	str.w	r3, [sl]
 800fa04:	89a3      	ldrh	r3, [r4, #12]
 800fa06:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fa0a:	81a3      	strh	r3, [r4, #12]
 800fa0c:	f04f 30ff 	mov.w	r0, #4294967295
 800fa10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fa14:	6921      	ldr	r1, [r4, #16]
 800fa16:	464a      	mov	r2, r9
 800fa18:	f7ff fb50 	bl	800f0bc <memcpy>
 800fa1c:	89a3      	ldrh	r3, [r4, #12]
 800fa1e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800fa22:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800fa26:	81a3      	strh	r3, [r4, #12]
 800fa28:	6126      	str	r6, [r4, #16]
 800fa2a:	6165      	str	r5, [r4, #20]
 800fa2c:	444e      	add	r6, r9
 800fa2e:	eba5 0509 	sub.w	r5, r5, r9
 800fa32:	6026      	str	r6, [r4, #0]
 800fa34:	60a5      	str	r5, [r4, #8]
 800fa36:	463e      	mov	r6, r7
 800fa38:	42be      	cmp	r6, r7
 800fa3a:	d900      	bls.n	800fa3e <__ssputs_r+0x86>
 800fa3c:	463e      	mov	r6, r7
 800fa3e:	4632      	mov	r2, r6
 800fa40:	6820      	ldr	r0, [r4, #0]
 800fa42:	4641      	mov	r1, r8
 800fa44:	f000 fce4 	bl	8010410 <memmove>
 800fa48:	68a3      	ldr	r3, [r4, #8]
 800fa4a:	6822      	ldr	r2, [r4, #0]
 800fa4c:	1b9b      	subs	r3, r3, r6
 800fa4e:	4432      	add	r2, r6
 800fa50:	60a3      	str	r3, [r4, #8]
 800fa52:	6022      	str	r2, [r4, #0]
 800fa54:	2000      	movs	r0, #0
 800fa56:	e7db      	b.n	800fa10 <__ssputs_r+0x58>
 800fa58:	462a      	mov	r2, r5
 800fa5a:	f000 fcf3 	bl	8010444 <_realloc_r>
 800fa5e:	4606      	mov	r6, r0
 800fa60:	2800      	cmp	r0, #0
 800fa62:	d1e1      	bne.n	800fa28 <__ssputs_r+0x70>
 800fa64:	6921      	ldr	r1, [r4, #16]
 800fa66:	4650      	mov	r0, sl
 800fa68:	f7ff fb3e 	bl	800f0e8 <_free_r>
 800fa6c:	e7c7      	b.n	800f9fe <__ssputs_r+0x46>
	...

0800fa70 <_svfiprintf_r>:
 800fa70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fa74:	4698      	mov	r8, r3
 800fa76:	898b      	ldrh	r3, [r1, #12]
 800fa78:	061b      	lsls	r3, r3, #24
 800fa7a:	b09d      	sub	sp, #116	; 0x74
 800fa7c:	4607      	mov	r7, r0
 800fa7e:	460d      	mov	r5, r1
 800fa80:	4614      	mov	r4, r2
 800fa82:	d50e      	bpl.n	800faa2 <_svfiprintf_r+0x32>
 800fa84:	690b      	ldr	r3, [r1, #16]
 800fa86:	b963      	cbnz	r3, 800faa2 <_svfiprintf_r+0x32>
 800fa88:	2140      	movs	r1, #64	; 0x40
 800fa8a:	f7ff fb7d 	bl	800f188 <_malloc_r>
 800fa8e:	6028      	str	r0, [r5, #0]
 800fa90:	6128      	str	r0, [r5, #16]
 800fa92:	b920      	cbnz	r0, 800fa9e <_svfiprintf_r+0x2e>
 800fa94:	230c      	movs	r3, #12
 800fa96:	603b      	str	r3, [r7, #0]
 800fa98:	f04f 30ff 	mov.w	r0, #4294967295
 800fa9c:	e0d1      	b.n	800fc42 <_svfiprintf_r+0x1d2>
 800fa9e:	2340      	movs	r3, #64	; 0x40
 800faa0:	616b      	str	r3, [r5, #20]
 800faa2:	2300      	movs	r3, #0
 800faa4:	9309      	str	r3, [sp, #36]	; 0x24
 800faa6:	2320      	movs	r3, #32
 800faa8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800faac:	f8cd 800c 	str.w	r8, [sp, #12]
 800fab0:	2330      	movs	r3, #48	; 0x30
 800fab2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800fc5c <_svfiprintf_r+0x1ec>
 800fab6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800faba:	f04f 0901 	mov.w	r9, #1
 800fabe:	4623      	mov	r3, r4
 800fac0:	469a      	mov	sl, r3
 800fac2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fac6:	b10a      	cbz	r2, 800facc <_svfiprintf_r+0x5c>
 800fac8:	2a25      	cmp	r2, #37	; 0x25
 800faca:	d1f9      	bne.n	800fac0 <_svfiprintf_r+0x50>
 800facc:	ebba 0b04 	subs.w	fp, sl, r4
 800fad0:	d00b      	beq.n	800faea <_svfiprintf_r+0x7a>
 800fad2:	465b      	mov	r3, fp
 800fad4:	4622      	mov	r2, r4
 800fad6:	4629      	mov	r1, r5
 800fad8:	4638      	mov	r0, r7
 800fada:	f7ff ff6d 	bl	800f9b8 <__ssputs_r>
 800fade:	3001      	adds	r0, #1
 800fae0:	f000 80aa 	beq.w	800fc38 <_svfiprintf_r+0x1c8>
 800fae4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800fae6:	445a      	add	r2, fp
 800fae8:	9209      	str	r2, [sp, #36]	; 0x24
 800faea:	f89a 3000 	ldrb.w	r3, [sl]
 800faee:	2b00      	cmp	r3, #0
 800faf0:	f000 80a2 	beq.w	800fc38 <_svfiprintf_r+0x1c8>
 800faf4:	2300      	movs	r3, #0
 800faf6:	f04f 32ff 	mov.w	r2, #4294967295
 800fafa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fafe:	f10a 0a01 	add.w	sl, sl, #1
 800fb02:	9304      	str	r3, [sp, #16]
 800fb04:	9307      	str	r3, [sp, #28]
 800fb06:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800fb0a:	931a      	str	r3, [sp, #104]	; 0x68
 800fb0c:	4654      	mov	r4, sl
 800fb0e:	2205      	movs	r2, #5
 800fb10:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fb14:	4851      	ldr	r0, [pc, #324]	; (800fc5c <_svfiprintf_r+0x1ec>)
 800fb16:	f7f0 fb5b 	bl	80001d0 <memchr>
 800fb1a:	9a04      	ldr	r2, [sp, #16]
 800fb1c:	b9d8      	cbnz	r0, 800fb56 <_svfiprintf_r+0xe6>
 800fb1e:	06d0      	lsls	r0, r2, #27
 800fb20:	bf44      	itt	mi
 800fb22:	2320      	movmi	r3, #32
 800fb24:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800fb28:	0711      	lsls	r1, r2, #28
 800fb2a:	bf44      	itt	mi
 800fb2c:	232b      	movmi	r3, #43	; 0x2b
 800fb2e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800fb32:	f89a 3000 	ldrb.w	r3, [sl]
 800fb36:	2b2a      	cmp	r3, #42	; 0x2a
 800fb38:	d015      	beq.n	800fb66 <_svfiprintf_r+0xf6>
 800fb3a:	9a07      	ldr	r2, [sp, #28]
 800fb3c:	4654      	mov	r4, sl
 800fb3e:	2000      	movs	r0, #0
 800fb40:	f04f 0c0a 	mov.w	ip, #10
 800fb44:	4621      	mov	r1, r4
 800fb46:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fb4a:	3b30      	subs	r3, #48	; 0x30
 800fb4c:	2b09      	cmp	r3, #9
 800fb4e:	d94e      	bls.n	800fbee <_svfiprintf_r+0x17e>
 800fb50:	b1b0      	cbz	r0, 800fb80 <_svfiprintf_r+0x110>
 800fb52:	9207      	str	r2, [sp, #28]
 800fb54:	e014      	b.n	800fb80 <_svfiprintf_r+0x110>
 800fb56:	eba0 0308 	sub.w	r3, r0, r8
 800fb5a:	fa09 f303 	lsl.w	r3, r9, r3
 800fb5e:	4313      	orrs	r3, r2
 800fb60:	9304      	str	r3, [sp, #16]
 800fb62:	46a2      	mov	sl, r4
 800fb64:	e7d2      	b.n	800fb0c <_svfiprintf_r+0x9c>
 800fb66:	9b03      	ldr	r3, [sp, #12]
 800fb68:	1d19      	adds	r1, r3, #4
 800fb6a:	681b      	ldr	r3, [r3, #0]
 800fb6c:	9103      	str	r1, [sp, #12]
 800fb6e:	2b00      	cmp	r3, #0
 800fb70:	bfbb      	ittet	lt
 800fb72:	425b      	neglt	r3, r3
 800fb74:	f042 0202 	orrlt.w	r2, r2, #2
 800fb78:	9307      	strge	r3, [sp, #28]
 800fb7a:	9307      	strlt	r3, [sp, #28]
 800fb7c:	bfb8      	it	lt
 800fb7e:	9204      	strlt	r2, [sp, #16]
 800fb80:	7823      	ldrb	r3, [r4, #0]
 800fb82:	2b2e      	cmp	r3, #46	; 0x2e
 800fb84:	d10c      	bne.n	800fba0 <_svfiprintf_r+0x130>
 800fb86:	7863      	ldrb	r3, [r4, #1]
 800fb88:	2b2a      	cmp	r3, #42	; 0x2a
 800fb8a:	d135      	bne.n	800fbf8 <_svfiprintf_r+0x188>
 800fb8c:	9b03      	ldr	r3, [sp, #12]
 800fb8e:	1d1a      	adds	r2, r3, #4
 800fb90:	681b      	ldr	r3, [r3, #0]
 800fb92:	9203      	str	r2, [sp, #12]
 800fb94:	2b00      	cmp	r3, #0
 800fb96:	bfb8      	it	lt
 800fb98:	f04f 33ff 	movlt.w	r3, #4294967295
 800fb9c:	3402      	adds	r4, #2
 800fb9e:	9305      	str	r3, [sp, #20]
 800fba0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800fc6c <_svfiprintf_r+0x1fc>
 800fba4:	7821      	ldrb	r1, [r4, #0]
 800fba6:	2203      	movs	r2, #3
 800fba8:	4650      	mov	r0, sl
 800fbaa:	f7f0 fb11 	bl	80001d0 <memchr>
 800fbae:	b140      	cbz	r0, 800fbc2 <_svfiprintf_r+0x152>
 800fbb0:	2340      	movs	r3, #64	; 0x40
 800fbb2:	eba0 000a 	sub.w	r0, r0, sl
 800fbb6:	fa03 f000 	lsl.w	r0, r3, r0
 800fbba:	9b04      	ldr	r3, [sp, #16]
 800fbbc:	4303      	orrs	r3, r0
 800fbbe:	3401      	adds	r4, #1
 800fbc0:	9304      	str	r3, [sp, #16]
 800fbc2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fbc6:	4826      	ldr	r0, [pc, #152]	; (800fc60 <_svfiprintf_r+0x1f0>)
 800fbc8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800fbcc:	2206      	movs	r2, #6
 800fbce:	f7f0 faff 	bl	80001d0 <memchr>
 800fbd2:	2800      	cmp	r0, #0
 800fbd4:	d038      	beq.n	800fc48 <_svfiprintf_r+0x1d8>
 800fbd6:	4b23      	ldr	r3, [pc, #140]	; (800fc64 <_svfiprintf_r+0x1f4>)
 800fbd8:	bb1b      	cbnz	r3, 800fc22 <_svfiprintf_r+0x1b2>
 800fbda:	9b03      	ldr	r3, [sp, #12]
 800fbdc:	3307      	adds	r3, #7
 800fbde:	f023 0307 	bic.w	r3, r3, #7
 800fbe2:	3308      	adds	r3, #8
 800fbe4:	9303      	str	r3, [sp, #12]
 800fbe6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fbe8:	4433      	add	r3, r6
 800fbea:	9309      	str	r3, [sp, #36]	; 0x24
 800fbec:	e767      	b.n	800fabe <_svfiprintf_r+0x4e>
 800fbee:	fb0c 3202 	mla	r2, ip, r2, r3
 800fbf2:	460c      	mov	r4, r1
 800fbf4:	2001      	movs	r0, #1
 800fbf6:	e7a5      	b.n	800fb44 <_svfiprintf_r+0xd4>
 800fbf8:	2300      	movs	r3, #0
 800fbfa:	3401      	adds	r4, #1
 800fbfc:	9305      	str	r3, [sp, #20]
 800fbfe:	4619      	mov	r1, r3
 800fc00:	f04f 0c0a 	mov.w	ip, #10
 800fc04:	4620      	mov	r0, r4
 800fc06:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fc0a:	3a30      	subs	r2, #48	; 0x30
 800fc0c:	2a09      	cmp	r2, #9
 800fc0e:	d903      	bls.n	800fc18 <_svfiprintf_r+0x1a8>
 800fc10:	2b00      	cmp	r3, #0
 800fc12:	d0c5      	beq.n	800fba0 <_svfiprintf_r+0x130>
 800fc14:	9105      	str	r1, [sp, #20]
 800fc16:	e7c3      	b.n	800fba0 <_svfiprintf_r+0x130>
 800fc18:	fb0c 2101 	mla	r1, ip, r1, r2
 800fc1c:	4604      	mov	r4, r0
 800fc1e:	2301      	movs	r3, #1
 800fc20:	e7f0      	b.n	800fc04 <_svfiprintf_r+0x194>
 800fc22:	ab03      	add	r3, sp, #12
 800fc24:	9300      	str	r3, [sp, #0]
 800fc26:	462a      	mov	r2, r5
 800fc28:	4b0f      	ldr	r3, [pc, #60]	; (800fc68 <_svfiprintf_r+0x1f8>)
 800fc2a:	a904      	add	r1, sp, #16
 800fc2c:	4638      	mov	r0, r7
 800fc2e:	f3af 8000 	nop.w
 800fc32:	1c42      	adds	r2, r0, #1
 800fc34:	4606      	mov	r6, r0
 800fc36:	d1d6      	bne.n	800fbe6 <_svfiprintf_r+0x176>
 800fc38:	89ab      	ldrh	r3, [r5, #12]
 800fc3a:	065b      	lsls	r3, r3, #25
 800fc3c:	f53f af2c 	bmi.w	800fa98 <_svfiprintf_r+0x28>
 800fc40:	9809      	ldr	r0, [sp, #36]	; 0x24
 800fc42:	b01d      	add	sp, #116	; 0x74
 800fc44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fc48:	ab03      	add	r3, sp, #12
 800fc4a:	9300      	str	r3, [sp, #0]
 800fc4c:	462a      	mov	r2, r5
 800fc4e:	4b06      	ldr	r3, [pc, #24]	; (800fc68 <_svfiprintf_r+0x1f8>)
 800fc50:	a904      	add	r1, sp, #16
 800fc52:	4638      	mov	r0, r7
 800fc54:	f000 f9d4 	bl	8010000 <_printf_i>
 800fc58:	e7eb      	b.n	800fc32 <_svfiprintf_r+0x1c2>
 800fc5a:	bf00      	nop
 800fc5c:	08010f00 	.word	0x08010f00
 800fc60:	08010f0a 	.word	0x08010f0a
 800fc64:	00000000 	.word	0x00000000
 800fc68:	0800f9b9 	.word	0x0800f9b9
 800fc6c:	08010f06 	.word	0x08010f06

0800fc70 <__sfputc_r>:
 800fc70:	6893      	ldr	r3, [r2, #8]
 800fc72:	3b01      	subs	r3, #1
 800fc74:	2b00      	cmp	r3, #0
 800fc76:	b410      	push	{r4}
 800fc78:	6093      	str	r3, [r2, #8]
 800fc7a:	da08      	bge.n	800fc8e <__sfputc_r+0x1e>
 800fc7c:	6994      	ldr	r4, [r2, #24]
 800fc7e:	42a3      	cmp	r3, r4
 800fc80:	db01      	blt.n	800fc86 <__sfputc_r+0x16>
 800fc82:	290a      	cmp	r1, #10
 800fc84:	d103      	bne.n	800fc8e <__sfputc_r+0x1e>
 800fc86:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fc8a:	f7ff bbab 	b.w	800f3e4 <__swbuf_r>
 800fc8e:	6813      	ldr	r3, [r2, #0]
 800fc90:	1c58      	adds	r0, r3, #1
 800fc92:	6010      	str	r0, [r2, #0]
 800fc94:	7019      	strb	r1, [r3, #0]
 800fc96:	4608      	mov	r0, r1
 800fc98:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fc9c:	4770      	bx	lr

0800fc9e <__sfputs_r>:
 800fc9e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fca0:	4606      	mov	r6, r0
 800fca2:	460f      	mov	r7, r1
 800fca4:	4614      	mov	r4, r2
 800fca6:	18d5      	adds	r5, r2, r3
 800fca8:	42ac      	cmp	r4, r5
 800fcaa:	d101      	bne.n	800fcb0 <__sfputs_r+0x12>
 800fcac:	2000      	movs	r0, #0
 800fcae:	e007      	b.n	800fcc0 <__sfputs_r+0x22>
 800fcb0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fcb4:	463a      	mov	r2, r7
 800fcb6:	4630      	mov	r0, r6
 800fcb8:	f7ff ffda 	bl	800fc70 <__sfputc_r>
 800fcbc:	1c43      	adds	r3, r0, #1
 800fcbe:	d1f3      	bne.n	800fca8 <__sfputs_r+0xa>
 800fcc0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800fcc4 <_vfiprintf_r>:
 800fcc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fcc8:	460d      	mov	r5, r1
 800fcca:	b09d      	sub	sp, #116	; 0x74
 800fccc:	4614      	mov	r4, r2
 800fcce:	4698      	mov	r8, r3
 800fcd0:	4606      	mov	r6, r0
 800fcd2:	b118      	cbz	r0, 800fcdc <_vfiprintf_r+0x18>
 800fcd4:	6983      	ldr	r3, [r0, #24]
 800fcd6:	b90b      	cbnz	r3, 800fcdc <_vfiprintf_r+0x18>
 800fcd8:	f7ff fd5e 	bl	800f798 <__sinit>
 800fcdc:	4b89      	ldr	r3, [pc, #548]	; (800ff04 <_vfiprintf_r+0x240>)
 800fcde:	429d      	cmp	r5, r3
 800fce0:	d11b      	bne.n	800fd1a <_vfiprintf_r+0x56>
 800fce2:	6875      	ldr	r5, [r6, #4]
 800fce4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800fce6:	07d9      	lsls	r1, r3, #31
 800fce8:	d405      	bmi.n	800fcf6 <_vfiprintf_r+0x32>
 800fcea:	89ab      	ldrh	r3, [r5, #12]
 800fcec:	059a      	lsls	r2, r3, #22
 800fcee:	d402      	bmi.n	800fcf6 <_vfiprintf_r+0x32>
 800fcf0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800fcf2:	f7ff fdef 	bl	800f8d4 <__retarget_lock_acquire_recursive>
 800fcf6:	89ab      	ldrh	r3, [r5, #12]
 800fcf8:	071b      	lsls	r3, r3, #28
 800fcfa:	d501      	bpl.n	800fd00 <_vfiprintf_r+0x3c>
 800fcfc:	692b      	ldr	r3, [r5, #16]
 800fcfe:	b9eb      	cbnz	r3, 800fd3c <_vfiprintf_r+0x78>
 800fd00:	4629      	mov	r1, r5
 800fd02:	4630      	mov	r0, r6
 800fd04:	f7ff fbc0 	bl	800f488 <__swsetup_r>
 800fd08:	b1c0      	cbz	r0, 800fd3c <_vfiprintf_r+0x78>
 800fd0a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800fd0c:	07dc      	lsls	r4, r3, #31
 800fd0e:	d50e      	bpl.n	800fd2e <_vfiprintf_r+0x6a>
 800fd10:	f04f 30ff 	mov.w	r0, #4294967295
 800fd14:	b01d      	add	sp, #116	; 0x74
 800fd16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fd1a:	4b7b      	ldr	r3, [pc, #492]	; (800ff08 <_vfiprintf_r+0x244>)
 800fd1c:	429d      	cmp	r5, r3
 800fd1e:	d101      	bne.n	800fd24 <_vfiprintf_r+0x60>
 800fd20:	68b5      	ldr	r5, [r6, #8]
 800fd22:	e7df      	b.n	800fce4 <_vfiprintf_r+0x20>
 800fd24:	4b79      	ldr	r3, [pc, #484]	; (800ff0c <_vfiprintf_r+0x248>)
 800fd26:	429d      	cmp	r5, r3
 800fd28:	bf08      	it	eq
 800fd2a:	68f5      	ldreq	r5, [r6, #12]
 800fd2c:	e7da      	b.n	800fce4 <_vfiprintf_r+0x20>
 800fd2e:	89ab      	ldrh	r3, [r5, #12]
 800fd30:	0598      	lsls	r0, r3, #22
 800fd32:	d4ed      	bmi.n	800fd10 <_vfiprintf_r+0x4c>
 800fd34:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800fd36:	f7ff fdce 	bl	800f8d6 <__retarget_lock_release_recursive>
 800fd3a:	e7e9      	b.n	800fd10 <_vfiprintf_r+0x4c>
 800fd3c:	2300      	movs	r3, #0
 800fd3e:	9309      	str	r3, [sp, #36]	; 0x24
 800fd40:	2320      	movs	r3, #32
 800fd42:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800fd46:	f8cd 800c 	str.w	r8, [sp, #12]
 800fd4a:	2330      	movs	r3, #48	; 0x30
 800fd4c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800ff10 <_vfiprintf_r+0x24c>
 800fd50:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800fd54:	f04f 0901 	mov.w	r9, #1
 800fd58:	4623      	mov	r3, r4
 800fd5a:	469a      	mov	sl, r3
 800fd5c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fd60:	b10a      	cbz	r2, 800fd66 <_vfiprintf_r+0xa2>
 800fd62:	2a25      	cmp	r2, #37	; 0x25
 800fd64:	d1f9      	bne.n	800fd5a <_vfiprintf_r+0x96>
 800fd66:	ebba 0b04 	subs.w	fp, sl, r4
 800fd6a:	d00b      	beq.n	800fd84 <_vfiprintf_r+0xc0>
 800fd6c:	465b      	mov	r3, fp
 800fd6e:	4622      	mov	r2, r4
 800fd70:	4629      	mov	r1, r5
 800fd72:	4630      	mov	r0, r6
 800fd74:	f7ff ff93 	bl	800fc9e <__sfputs_r>
 800fd78:	3001      	adds	r0, #1
 800fd7a:	f000 80aa 	beq.w	800fed2 <_vfiprintf_r+0x20e>
 800fd7e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800fd80:	445a      	add	r2, fp
 800fd82:	9209      	str	r2, [sp, #36]	; 0x24
 800fd84:	f89a 3000 	ldrb.w	r3, [sl]
 800fd88:	2b00      	cmp	r3, #0
 800fd8a:	f000 80a2 	beq.w	800fed2 <_vfiprintf_r+0x20e>
 800fd8e:	2300      	movs	r3, #0
 800fd90:	f04f 32ff 	mov.w	r2, #4294967295
 800fd94:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fd98:	f10a 0a01 	add.w	sl, sl, #1
 800fd9c:	9304      	str	r3, [sp, #16]
 800fd9e:	9307      	str	r3, [sp, #28]
 800fda0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800fda4:	931a      	str	r3, [sp, #104]	; 0x68
 800fda6:	4654      	mov	r4, sl
 800fda8:	2205      	movs	r2, #5
 800fdaa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fdae:	4858      	ldr	r0, [pc, #352]	; (800ff10 <_vfiprintf_r+0x24c>)
 800fdb0:	f7f0 fa0e 	bl	80001d0 <memchr>
 800fdb4:	9a04      	ldr	r2, [sp, #16]
 800fdb6:	b9d8      	cbnz	r0, 800fdf0 <_vfiprintf_r+0x12c>
 800fdb8:	06d1      	lsls	r1, r2, #27
 800fdba:	bf44      	itt	mi
 800fdbc:	2320      	movmi	r3, #32
 800fdbe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800fdc2:	0713      	lsls	r3, r2, #28
 800fdc4:	bf44      	itt	mi
 800fdc6:	232b      	movmi	r3, #43	; 0x2b
 800fdc8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800fdcc:	f89a 3000 	ldrb.w	r3, [sl]
 800fdd0:	2b2a      	cmp	r3, #42	; 0x2a
 800fdd2:	d015      	beq.n	800fe00 <_vfiprintf_r+0x13c>
 800fdd4:	9a07      	ldr	r2, [sp, #28]
 800fdd6:	4654      	mov	r4, sl
 800fdd8:	2000      	movs	r0, #0
 800fdda:	f04f 0c0a 	mov.w	ip, #10
 800fdde:	4621      	mov	r1, r4
 800fde0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fde4:	3b30      	subs	r3, #48	; 0x30
 800fde6:	2b09      	cmp	r3, #9
 800fde8:	d94e      	bls.n	800fe88 <_vfiprintf_r+0x1c4>
 800fdea:	b1b0      	cbz	r0, 800fe1a <_vfiprintf_r+0x156>
 800fdec:	9207      	str	r2, [sp, #28]
 800fdee:	e014      	b.n	800fe1a <_vfiprintf_r+0x156>
 800fdf0:	eba0 0308 	sub.w	r3, r0, r8
 800fdf4:	fa09 f303 	lsl.w	r3, r9, r3
 800fdf8:	4313      	orrs	r3, r2
 800fdfa:	9304      	str	r3, [sp, #16]
 800fdfc:	46a2      	mov	sl, r4
 800fdfe:	e7d2      	b.n	800fda6 <_vfiprintf_r+0xe2>
 800fe00:	9b03      	ldr	r3, [sp, #12]
 800fe02:	1d19      	adds	r1, r3, #4
 800fe04:	681b      	ldr	r3, [r3, #0]
 800fe06:	9103      	str	r1, [sp, #12]
 800fe08:	2b00      	cmp	r3, #0
 800fe0a:	bfbb      	ittet	lt
 800fe0c:	425b      	neglt	r3, r3
 800fe0e:	f042 0202 	orrlt.w	r2, r2, #2
 800fe12:	9307      	strge	r3, [sp, #28]
 800fe14:	9307      	strlt	r3, [sp, #28]
 800fe16:	bfb8      	it	lt
 800fe18:	9204      	strlt	r2, [sp, #16]
 800fe1a:	7823      	ldrb	r3, [r4, #0]
 800fe1c:	2b2e      	cmp	r3, #46	; 0x2e
 800fe1e:	d10c      	bne.n	800fe3a <_vfiprintf_r+0x176>
 800fe20:	7863      	ldrb	r3, [r4, #1]
 800fe22:	2b2a      	cmp	r3, #42	; 0x2a
 800fe24:	d135      	bne.n	800fe92 <_vfiprintf_r+0x1ce>
 800fe26:	9b03      	ldr	r3, [sp, #12]
 800fe28:	1d1a      	adds	r2, r3, #4
 800fe2a:	681b      	ldr	r3, [r3, #0]
 800fe2c:	9203      	str	r2, [sp, #12]
 800fe2e:	2b00      	cmp	r3, #0
 800fe30:	bfb8      	it	lt
 800fe32:	f04f 33ff 	movlt.w	r3, #4294967295
 800fe36:	3402      	adds	r4, #2
 800fe38:	9305      	str	r3, [sp, #20]
 800fe3a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800ff20 <_vfiprintf_r+0x25c>
 800fe3e:	7821      	ldrb	r1, [r4, #0]
 800fe40:	2203      	movs	r2, #3
 800fe42:	4650      	mov	r0, sl
 800fe44:	f7f0 f9c4 	bl	80001d0 <memchr>
 800fe48:	b140      	cbz	r0, 800fe5c <_vfiprintf_r+0x198>
 800fe4a:	2340      	movs	r3, #64	; 0x40
 800fe4c:	eba0 000a 	sub.w	r0, r0, sl
 800fe50:	fa03 f000 	lsl.w	r0, r3, r0
 800fe54:	9b04      	ldr	r3, [sp, #16]
 800fe56:	4303      	orrs	r3, r0
 800fe58:	3401      	adds	r4, #1
 800fe5a:	9304      	str	r3, [sp, #16]
 800fe5c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fe60:	482c      	ldr	r0, [pc, #176]	; (800ff14 <_vfiprintf_r+0x250>)
 800fe62:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800fe66:	2206      	movs	r2, #6
 800fe68:	f7f0 f9b2 	bl	80001d0 <memchr>
 800fe6c:	2800      	cmp	r0, #0
 800fe6e:	d03f      	beq.n	800fef0 <_vfiprintf_r+0x22c>
 800fe70:	4b29      	ldr	r3, [pc, #164]	; (800ff18 <_vfiprintf_r+0x254>)
 800fe72:	bb1b      	cbnz	r3, 800febc <_vfiprintf_r+0x1f8>
 800fe74:	9b03      	ldr	r3, [sp, #12]
 800fe76:	3307      	adds	r3, #7
 800fe78:	f023 0307 	bic.w	r3, r3, #7
 800fe7c:	3308      	adds	r3, #8
 800fe7e:	9303      	str	r3, [sp, #12]
 800fe80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fe82:	443b      	add	r3, r7
 800fe84:	9309      	str	r3, [sp, #36]	; 0x24
 800fe86:	e767      	b.n	800fd58 <_vfiprintf_r+0x94>
 800fe88:	fb0c 3202 	mla	r2, ip, r2, r3
 800fe8c:	460c      	mov	r4, r1
 800fe8e:	2001      	movs	r0, #1
 800fe90:	e7a5      	b.n	800fdde <_vfiprintf_r+0x11a>
 800fe92:	2300      	movs	r3, #0
 800fe94:	3401      	adds	r4, #1
 800fe96:	9305      	str	r3, [sp, #20]
 800fe98:	4619      	mov	r1, r3
 800fe9a:	f04f 0c0a 	mov.w	ip, #10
 800fe9e:	4620      	mov	r0, r4
 800fea0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fea4:	3a30      	subs	r2, #48	; 0x30
 800fea6:	2a09      	cmp	r2, #9
 800fea8:	d903      	bls.n	800feb2 <_vfiprintf_r+0x1ee>
 800feaa:	2b00      	cmp	r3, #0
 800feac:	d0c5      	beq.n	800fe3a <_vfiprintf_r+0x176>
 800feae:	9105      	str	r1, [sp, #20]
 800feb0:	e7c3      	b.n	800fe3a <_vfiprintf_r+0x176>
 800feb2:	fb0c 2101 	mla	r1, ip, r1, r2
 800feb6:	4604      	mov	r4, r0
 800feb8:	2301      	movs	r3, #1
 800feba:	e7f0      	b.n	800fe9e <_vfiprintf_r+0x1da>
 800febc:	ab03      	add	r3, sp, #12
 800febe:	9300      	str	r3, [sp, #0]
 800fec0:	462a      	mov	r2, r5
 800fec2:	4b16      	ldr	r3, [pc, #88]	; (800ff1c <_vfiprintf_r+0x258>)
 800fec4:	a904      	add	r1, sp, #16
 800fec6:	4630      	mov	r0, r6
 800fec8:	f3af 8000 	nop.w
 800fecc:	4607      	mov	r7, r0
 800fece:	1c78      	adds	r0, r7, #1
 800fed0:	d1d6      	bne.n	800fe80 <_vfiprintf_r+0x1bc>
 800fed2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800fed4:	07d9      	lsls	r1, r3, #31
 800fed6:	d405      	bmi.n	800fee4 <_vfiprintf_r+0x220>
 800fed8:	89ab      	ldrh	r3, [r5, #12]
 800feda:	059a      	lsls	r2, r3, #22
 800fedc:	d402      	bmi.n	800fee4 <_vfiprintf_r+0x220>
 800fede:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800fee0:	f7ff fcf9 	bl	800f8d6 <__retarget_lock_release_recursive>
 800fee4:	89ab      	ldrh	r3, [r5, #12]
 800fee6:	065b      	lsls	r3, r3, #25
 800fee8:	f53f af12 	bmi.w	800fd10 <_vfiprintf_r+0x4c>
 800feec:	9809      	ldr	r0, [sp, #36]	; 0x24
 800feee:	e711      	b.n	800fd14 <_vfiprintf_r+0x50>
 800fef0:	ab03      	add	r3, sp, #12
 800fef2:	9300      	str	r3, [sp, #0]
 800fef4:	462a      	mov	r2, r5
 800fef6:	4b09      	ldr	r3, [pc, #36]	; (800ff1c <_vfiprintf_r+0x258>)
 800fef8:	a904      	add	r1, sp, #16
 800fefa:	4630      	mov	r0, r6
 800fefc:	f000 f880 	bl	8010000 <_printf_i>
 800ff00:	e7e4      	b.n	800fecc <_vfiprintf_r+0x208>
 800ff02:	bf00      	nop
 800ff04:	08010ec0 	.word	0x08010ec0
 800ff08:	08010ee0 	.word	0x08010ee0
 800ff0c:	08010ea0 	.word	0x08010ea0
 800ff10:	08010f00 	.word	0x08010f00
 800ff14:	08010f0a 	.word	0x08010f0a
 800ff18:	00000000 	.word	0x00000000
 800ff1c:	0800fc9f 	.word	0x0800fc9f
 800ff20:	08010f06 	.word	0x08010f06

0800ff24 <_printf_common>:
 800ff24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ff28:	4616      	mov	r6, r2
 800ff2a:	4699      	mov	r9, r3
 800ff2c:	688a      	ldr	r2, [r1, #8]
 800ff2e:	690b      	ldr	r3, [r1, #16]
 800ff30:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800ff34:	4293      	cmp	r3, r2
 800ff36:	bfb8      	it	lt
 800ff38:	4613      	movlt	r3, r2
 800ff3a:	6033      	str	r3, [r6, #0]
 800ff3c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800ff40:	4607      	mov	r7, r0
 800ff42:	460c      	mov	r4, r1
 800ff44:	b10a      	cbz	r2, 800ff4a <_printf_common+0x26>
 800ff46:	3301      	adds	r3, #1
 800ff48:	6033      	str	r3, [r6, #0]
 800ff4a:	6823      	ldr	r3, [r4, #0]
 800ff4c:	0699      	lsls	r1, r3, #26
 800ff4e:	bf42      	ittt	mi
 800ff50:	6833      	ldrmi	r3, [r6, #0]
 800ff52:	3302      	addmi	r3, #2
 800ff54:	6033      	strmi	r3, [r6, #0]
 800ff56:	6825      	ldr	r5, [r4, #0]
 800ff58:	f015 0506 	ands.w	r5, r5, #6
 800ff5c:	d106      	bne.n	800ff6c <_printf_common+0x48>
 800ff5e:	f104 0a19 	add.w	sl, r4, #25
 800ff62:	68e3      	ldr	r3, [r4, #12]
 800ff64:	6832      	ldr	r2, [r6, #0]
 800ff66:	1a9b      	subs	r3, r3, r2
 800ff68:	42ab      	cmp	r3, r5
 800ff6a:	dc26      	bgt.n	800ffba <_printf_common+0x96>
 800ff6c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800ff70:	1e13      	subs	r3, r2, #0
 800ff72:	6822      	ldr	r2, [r4, #0]
 800ff74:	bf18      	it	ne
 800ff76:	2301      	movne	r3, #1
 800ff78:	0692      	lsls	r2, r2, #26
 800ff7a:	d42b      	bmi.n	800ffd4 <_printf_common+0xb0>
 800ff7c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ff80:	4649      	mov	r1, r9
 800ff82:	4638      	mov	r0, r7
 800ff84:	47c0      	blx	r8
 800ff86:	3001      	adds	r0, #1
 800ff88:	d01e      	beq.n	800ffc8 <_printf_common+0xa4>
 800ff8a:	6823      	ldr	r3, [r4, #0]
 800ff8c:	68e5      	ldr	r5, [r4, #12]
 800ff8e:	6832      	ldr	r2, [r6, #0]
 800ff90:	f003 0306 	and.w	r3, r3, #6
 800ff94:	2b04      	cmp	r3, #4
 800ff96:	bf08      	it	eq
 800ff98:	1aad      	subeq	r5, r5, r2
 800ff9a:	68a3      	ldr	r3, [r4, #8]
 800ff9c:	6922      	ldr	r2, [r4, #16]
 800ff9e:	bf0c      	ite	eq
 800ffa0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ffa4:	2500      	movne	r5, #0
 800ffa6:	4293      	cmp	r3, r2
 800ffa8:	bfc4      	itt	gt
 800ffaa:	1a9b      	subgt	r3, r3, r2
 800ffac:	18ed      	addgt	r5, r5, r3
 800ffae:	2600      	movs	r6, #0
 800ffb0:	341a      	adds	r4, #26
 800ffb2:	42b5      	cmp	r5, r6
 800ffb4:	d11a      	bne.n	800ffec <_printf_common+0xc8>
 800ffb6:	2000      	movs	r0, #0
 800ffb8:	e008      	b.n	800ffcc <_printf_common+0xa8>
 800ffba:	2301      	movs	r3, #1
 800ffbc:	4652      	mov	r2, sl
 800ffbe:	4649      	mov	r1, r9
 800ffc0:	4638      	mov	r0, r7
 800ffc2:	47c0      	blx	r8
 800ffc4:	3001      	adds	r0, #1
 800ffc6:	d103      	bne.n	800ffd0 <_printf_common+0xac>
 800ffc8:	f04f 30ff 	mov.w	r0, #4294967295
 800ffcc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ffd0:	3501      	adds	r5, #1
 800ffd2:	e7c6      	b.n	800ff62 <_printf_common+0x3e>
 800ffd4:	18e1      	adds	r1, r4, r3
 800ffd6:	1c5a      	adds	r2, r3, #1
 800ffd8:	2030      	movs	r0, #48	; 0x30
 800ffda:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800ffde:	4422      	add	r2, r4
 800ffe0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ffe4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ffe8:	3302      	adds	r3, #2
 800ffea:	e7c7      	b.n	800ff7c <_printf_common+0x58>
 800ffec:	2301      	movs	r3, #1
 800ffee:	4622      	mov	r2, r4
 800fff0:	4649      	mov	r1, r9
 800fff2:	4638      	mov	r0, r7
 800fff4:	47c0      	blx	r8
 800fff6:	3001      	adds	r0, #1
 800fff8:	d0e6      	beq.n	800ffc8 <_printf_common+0xa4>
 800fffa:	3601      	adds	r6, #1
 800fffc:	e7d9      	b.n	800ffb2 <_printf_common+0x8e>
	...

08010000 <_printf_i>:
 8010000:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010004:	460c      	mov	r4, r1
 8010006:	4691      	mov	r9, r2
 8010008:	7e27      	ldrb	r7, [r4, #24]
 801000a:	990c      	ldr	r1, [sp, #48]	; 0x30
 801000c:	2f78      	cmp	r7, #120	; 0x78
 801000e:	4680      	mov	r8, r0
 8010010:	469a      	mov	sl, r3
 8010012:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8010016:	d807      	bhi.n	8010028 <_printf_i+0x28>
 8010018:	2f62      	cmp	r7, #98	; 0x62
 801001a:	d80a      	bhi.n	8010032 <_printf_i+0x32>
 801001c:	2f00      	cmp	r7, #0
 801001e:	f000 80d8 	beq.w	80101d2 <_printf_i+0x1d2>
 8010022:	2f58      	cmp	r7, #88	; 0x58
 8010024:	f000 80a3 	beq.w	801016e <_printf_i+0x16e>
 8010028:	f104 0642 	add.w	r6, r4, #66	; 0x42
 801002c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8010030:	e03a      	b.n	80100a8 <_printf_i+0xa8>
 8010032:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8010036:	2b15      	cmp	r3, #21
 8010038:	d8f6      	bhi.n	8010028 <_printf_i+0x28>
 801003a:	a001      	add	r0, pc, #4	; (adr r0, 8010040 <_printf_i+0x40>)
 801003c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8010040:	08010099 	.word	0x08010099
 8010044:	080100ad 	.word	0x080100ad
 8010048:	08010029 	.word	0x08010029
 801004c:	08010029 	.word	0x08010029
 8010050:	08010029 	.word	0x08010029
 8010054:	08010029 	.word	0x08010029
 8010058:	080100ad 	.word	0x080100ad
 801005c:	08010029 	.word	0x08010029
 8010060:	08010029 	.word	0x08010029
 8010064:	08010029 	.word	0x08010029
 8010068:	08010029 	.word	0x08010029
 801006c:	080101b9 	.word	0x080101b9
 8010070:	080100dd 	.word	0x080100dd
 8010074:	0801019b 	.word	0x0801019b
 8010078:	08010029 	.word	0x08010029
 801007c:	08010029 	.word	0x08010029
 8010080:	080101db 	.word	0x080101db
 8010084:	08010029 	.word	0x08010029
 8010088:	080100dd 	.word	0x080100dd
 801008c:	08010029 	.word	0x08010029
 8010090:	08010029 	.word	0x08010029
 8010094:	080101a3 	.word	0x080101a3
 8010098:	680b      	ldr	r3, [r1, #0]
 801009a:	1d1a      	adds	r2, r3, #4
 801009c:	681b      	ldr	r3, [r3, #0]
 801009e:	600a      	str	r2, [r1, #0]
 80100a0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80100a4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80100a8:	2301      	movs	r3, #1
 80100aa:	e0a3      	b.n	80101f4 <_printf_i+0x1f4>
 80100ac:	6825      	ldr	r5, [r4, #0]
 80100ae:	6808      	ldr	r0, [r1, #0]
 80100b0:	062e      	lsls	r6, r5, #24
 80100b2:	f100 0304 	add.w	r3, r0, #4
 80100b6:	d50a      	bpl.n	80100ce <_printf_i+0xce>
 80100b8:	6805      	ldr	r5, [r0, #0]
 80100ba:	600b      	str	r3, [r1, #0]
 80100bc:	2d00      	cmp	r5, #0
 80100be:	da03      	bge.n	80100c8 <_printf_i+0xc8>
 80100c0:	232d      	movs	r3, #45	; 0x2d
 80100c2:	426d      	negs	r5, r5
 80100c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80100c8:	485e      	ldr	r0, [pc, #376]	; (8010244 <_printf_i+0x244>)
 80100ca:	230a      	movs	r3, #10
 80100cc:	e019      	b.n	8010102 <_printf_i+0x102>
 80100ce:	f015 0f40 	tst.w	r5, #64	; 0x40
 80100d2:	6805      	ldr	r5, [r0, #0]
 80100d4:	600b      	str	r3, [r1, #0]
 80100d6:	bf18      	it	ne
 80100d8:	b22d      	sxthne	r5, r5
 80100da:	e7ef      	b.n	80100bc <_printf_i+0xbc>
 80100dc:	680b      	ldr	r3, [r1, #0]
 80100de:	6825      	ldr	r5, [r4, #0]
 80100e0:	1d18      	adds	r0, r3, #4
 80100e2:	6008      	str	r0, [r1, #0]
 80100e4:	0628      	lsls	r0, r5, #24
 80100e6:	d501      	bpl.n	80100ec <_printf_i+0xec>
 80100e8:	681d      	ldr	r5, [r3, #0]
 80100ea:	e002      	b.n	80100f2 <_printf_i+0xf2>
 80100ec:	0669      	lsls	r1, r5, #25
 80100ee:	d5fb      	bpl.n	80100e8 <_printf_i+0xe8>
 80100f0:	881d      	ldrh	r5, [r3, #0]
 80100f2:	4854      	ldr	r0, [pc, #336]	; (8010244 <_printf_i+0x244>)
 80100f4:	2f6f      	cmp	r7, #111	; 0x6f
 80100f6:	bf0c      	ite	eq
 80100f8:	2308      	moveq	r3, #8
 80100fa:	230a      	movne	r3, #10
 80100fc:	2100      	movs	r1, #0
 80100fe:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8010102:	6866      	ldr	r6, [r4, #4]
 8010104:	60a6      	str	r6, [r4, #8]
 8010106:	2e00      	cmp	r6, #0
 8010108:	bfa2      	ittt	ge
 801010a:	6821      	ldrge	r1, [r4, #0]
 801010c:	f021 0104 	bicge.w	r1, r1, #4
 8010110:	6021      	strge	r1, [r4, #0]
 8010112:	b90d      	cbnz	r5, 8010118 <_printf_i+0x118>
 8010114:	2e00      	cmp	r6, #0
 8010116:	d04d      	beq.n	80101b4 <_printf_i+0x1b4>
 8010118:	4616      	mov	r6, r2
 801011a:	fbb5 f1f3 	udiv	r1, r5, r3
 801011e:	fb03 5711 	mls	r7, r3, r1, r5
 8010122:	5dc7      	ldrb	r7, [r0, r7]
 8010124:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8010128:	462f      	mov	r7, r5
 801012a:	42bb      	cmp	r3, r7
 801012c:	460d      	mov	r5, r1
 801012e:	d9f4      	bls.n	801011a <_printf_i+0x11a>
 8010130:	2b08      	cmp	r3, #8
 8010132:	d10b      	bne.n	801014c <_printf_i+0x14c>
 8010134:	6823      	ldr	r3, [r4, #0]
 8010136:	07df      	lsls	r7, r3, #31
 8010138:	d508      	bpl.n	801014c <_printf_i+0x14c>
 801013a:	6923      	ldr	r3, [r4, #16]
 801013c:	6861      	ldr	r1, [r4, #4]
 801013e:	4299      	cmp	r1, r3
 8010140:	bfde      	ittt	le
 8010142:	2330      	movle	r3, #48	; 0x30
 8010144:	f806 3c01 	strble.w	r3, [r6, #-1]
 8010148:	f106 36ff 	addle.w	r6, r6, #4294967295
 801014c:	1b92      	subs	r2, r2, r6
 801014e:	6122      	str	r2, [r4, #16]
 8010150:	f8cd a000 	str.w	sl, [sp]
 8010154:	464b      	mov	r3, r9
 8010156:	aa03      	add	r2, sp, #12
 8010158:	4621      	mov	r1, r4
 801015a:	4640      	mov	r0, r8
 801015c:	f7ff fee2 	bl	800ff24 <_printf_common>
 8010160:	3001      	adds	r0, #1
 8010162:	d14c      	bne.n	80101fe <_printf_i+0x1fe>
 8010164:	f04f 30ff 	mov.w	r0, #4294967295
 8010168:	b004      	add	sp, #16
 801016a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801016e:	4835      	ldr	r0, [pc, #212]	; (8010244 <_printf_i+0x244>)
 8010170:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8010174:	6823      	ldr	r3, [r4, #0]
 8010176:	680e      	ldr	r6, [r1, #0]
 8010178:	061f      	lsls	r7, r3, #24
 801017a:	f856 5b04 	ldr.w	r5, [r6], #4
 801017e:	600e      	str	r6, [r1, #0]
 8010180:	d514      	bpl.n	80101ac <_printf_i+0x1ac>
 8010182:	07d9      	lsls	r1, r3, #31
 8010184:	bf44      	itt	mi
 8010186:	f043 0320 	orrmi.w	r3, r3, #32
 801018a:	6023      	strmi	r3, [r4, #0]
 801018c:	b91d      	cbnz	r5, 8010196 <_printf_i+0x196>
 801018e:	6823      	ldr	r3, [r4, #0]
 8010190:	f023 0320 	bic.w	r3, r3, #32
 8010194:	6023      	str	r3, [r4, #0]
 8010196:	2310      	movs	r3, #16
 8010198:	e7b0      	b.n	80100fc <_printf_i+0xfc>
 801019a:	6823      	ldr	r3, [r4, #0]
 801019c:	f043 0320 	orr.w	r3, r3, #32
 80101a0:	6023      	str	r3, [r4, #0]
 80101a2:	2378      	movs	r3, #120	; 0x78
 80101a4:	4828      	ldr	r0, [pc, #160]	; (8010248 <_printf_i+0x248>)
 80101a6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80101aa:	e7e3      	b.n	8010174 <_printf_i+0x174>
 80101ac:	065e      	lsls	r6, r3, #25
 80101ae:	bf48      	it	mi
 80101b0:	b2ad      	uxthmi	r5, r5
 80101b2:	e7e6      	b.n	8010182 <_printf_i+0x182>
 80101b4:	4616      	mov	r6, r2
 80101b6:	e7bb      	b.n	8010130 <_printf_i+0x130>
 80101b8:	680b      	ldr	r3, [r1, #0]
 80101ba:	6826      	ldr	r6, [r4, #0]
 80101bc:	6960      	ldr	r0, [r4, #20]
 80101be:	1d1d      	adds	r5, r3, #4
 80101c0:	600d      	str	r5, [r1, #0]
 80101c2:	0635      	lsls	r5, r6, #24
 80101c4:	681b      	ldr	r3, [r3, #0]
 80101c6:	d501      	bpl.n	80101cc <_printf_i+0x1cc>
 80101c8:	6018      	str	r0, [r3, #0]
 80101ca:	e002      	b.n	80101d2 <_printf_i+0x1d2>
 80101cc:	0671      	lsls	r1, r6, #25
 80101ce:	d5fb      	bpl.n	80101c8 <_printf_i+0x1c8>
 80101d0:	8018      	strh	r0, [r3, #0]
 80101d2:	2300      	movs	r3, #0
 80101d4:	6123      	str	r3, [r4, #16]
 80101d6:	4616      	mov	r6, r2
 80101d8:	e7ba      	b.n	8010150 <_printf_i+0x150>
 80101da:	680b      	ldr	r3, [r1, #0]
 80101dc:	1d1a      	adds	r2, r3, #4
 80101de:	600a      	str	r2, [r1, #0]
 80101e0:	681e      	ldr	r6, [r3, #0]
 80101e2:	6862      	ldr	r2, [r4, #4]
 80101e4:	2100      	movs	r1, #0
 80101e6:	4630      	mov	r0, r6
 80101e8:	f7ef fff2 	bl	80001d0 <memchr>
 80101ec:	b108      	cbz	r0, 80101f2 <_printf_i+0x1f2>
 80101ee:	1b80      	subs	r0, r0, r6
 80101f0:	6060      	str	r0, [r4, #4]
 80101f2:	6863      	ldr	r3, [r4, #4]
 80101f4:	6123      	str	r3, [r4, #16]
 80101f6:	2300      	movs	r3, #0
 80101f8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80101fc:	e7a8      	b.n	8010150 <_printf_i+0x150>
 80101fe:	6923      	ldr	r3, [r4, #16]
 8010200:	4632      	mov	r2, r6
 8010202:	4649      	mov	r1, r9
 8010204:	4640      	mov	r0, r8
 8010206:	47d0      	blx	sl
 8010208:	3001      	adds	r0, #1
 801020a:	d0ab      	beq.n	8010164 <_printf_i+0x164>
 801020c:	6823      	ldr	r3, [r4, #0]
 801020e:	079b      	lsls	r3, r3, #30
 8010210:	d413      	bmi.n	801023a <_printf_i+0x23a>
 8010212:	68e0      	ldr	r0, [r4, #12]
 8010214:	9b03      	ldr	r3, [sp, #12]
 8010216:	4298      	cmp	r0, r3
 8010218:	bfb8      	it	lt
 801021a:	4618      	movlt	r0, r3
 801021c:	e7a4      	b.n	8010168 <_printf_i+0x168>
 801021e:	2301      	movs	r3, #1
 8010220:	4632      	mov	r2, r6
 8010222:	4649      	mov	r1, r9
 8010224:	4640      	mov	r0, r8
 8010226:	47d0      	blx	sl
 8010228:	3001      	adds	r0, #1
 801022a:	d09b      	beq.n	8010164 <_printf_i+0x164>
 801022c:	3501      	adds	r5, #1
 801022e:	68e3      	ldr	r3, [r4, #12]
 8010230:	9903      	ldr	r1, [sp, #12]
 8010232:	1a5b      	subs	r3, r3, r1
 8010234:	42ab      	cmp	r3, r5
 8010236:	dcf2      	bgt.n	801021e <_printf_i+0x21e>
 8010238:	e7eb      	b.n	8010212 <_printf_i+0x212>
 801023a:	2500      	movs	r5, #0
 801023c:	f104 0619 	add.w	r6, r4, #25
 8010240:	e7f5      	b.n	801022e <_printf_i+0x22e>
 8010242:	bf00      	nop
 8010244:	08010f11 	.word	0x08010f11
 8010248:	08010f22 	.word	0x08010f22

0801024c <_putc_r>:
 801024c:	b570      	push	{r4, r5, r6, lr}
 801024e:	460d      	mov	r5, r1
 8010250:	4614      	mov	r4, r2
 8010252:	4606      	mov	r6, r0
 8010254:	b118      	cbz	r0, 801025e <_putc_r+0x12>
 8010256:	6983      	ldr	r3, [r0, #24]
 8010258:	b90b      	cbnz	r3, 801025e <_putc_r+0x12>
 801025a:	f7ff fa9d 	bl	800f798 <__sinit>
 801025e:	4b1c      	ldr	r3, [pc, #112]	; (80102d0 <_putc_r+0x84>)
 8010260:	429c      	cmp	r4, r3
 8010262:	d124      	bne.n	80102ae <_putc_r+0x62>
 8010264:	6874      	ldr	r4, [r6, #4]
 8010266:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8010268:	07d8      	lsls	r0, r3, #31
 801026a:	d405      	bmi.n	8010278 <_putc_r+0x2c>
 801026c:	89a3      	ldrh	r3, [r4, #12]
 801026e:	0599      	lsls	r1, r3, #22
 8010270:	d402      	bmi.n	8010278 <_putc_r+0x2c>
 8010272:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010274:	f7ff fb2e 	bl	800f8d4 <__retarget_lock_acquire_recursive>
 8010278:	68a3      	ldr	r3, [r4, #8]
 801027a:	3b01      	subs	r3, #1
 801027c:	2b00      	cmp	r3, #0
 801027e:	60a3      	str	r3, [r4, #8]
 8010280:	da05      	bge.n	801028e <_putc_r+0x42>
 8010282:	69a2      	ldr	r2, [r4, #24]
 8010284:	4293      	cmp	r3, r2
 8010286:	db1c      	blt.n	80102c2 <_putc_r+0x76>
 8010288:	b2eb      	uxtb	r3, r5
 801028a:	2b0a      	cmp	r3, #10
 801028c:	d019      	beq.n	80102c2 <_putc_r+0x76>
 801028e:	6823      	ldr	r3, [r4, #0]
 8010290:	1c5a      	adds	r2, r3, #1
 8010292:	6022      	str	r2, [r4, #0]
 8010294:	701d      	strb	r5, [r3, #0]
 8010296:	b2ed      	uxtb	r5, r5
 8010298:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801029a:	07da      	lsls	r2, r3, #31
 801029c:	d405      	bmi.n	80102aa <_putc_r+0x5e>
 801029e:	89a3      	ldrh	r3, [r4, #12]
 80102a0:	059b      	lsls	r3, r3, #22
 80102a2:	d402      	bmi.n	80102aa <_putc_r+0x5e>
 80102a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80102a6:	f7ff fb16 	bl	800f8d6 <__retarget_lock_release_recursive>
 80102aa:	4628      	mov	r0, r5
 80102ac:	bd70      	pop	{r4, r5, r6, pc}
 80102ae:	4b09      	ldr	r3, [pc, #36]	; (80102d4 <_putc_r+0x88>)
 80102b0:	429c      	cmp	r4, r3
 80102b2:	d101      	bne.n	80102b8 <_putc_r+0x6c>
 80102b4:	68b4      	ldr	r4, [r6, #8]
 80102b6:	e7d6      	b.n	8010266 <_putc_r+0x1a>
 80102b8:	4b07      	ldr	r3, [pc, #28]	; (80102d8 <_putc_r+0x8c>)
 80102ba:	429c      	cmp	r4, r3
 80102bc:	bf08      	it	eq
 80102be:	68f4      	ldreq	r4, [r6, #12]
 80102c0:	e7d1      	b.n	8010266 <_putc_r+0x1a>
 80102c2:	4629      	mov	r1, r5
 80102c4:	4622      	mov	r2, r4
 80102c6:	4630      	mov	r0, r6
 80102c8:	f7ff f88c 	bl	800f3e4 <__swbuf_r>
 80102cc:	4605      	mov	r5, r0
 80102ce:	e7e3      	b.n	8010298 <_putc_r+0x4c>
 80102d0:	08010ec0 	.word	0x08010ec0
 80102d4:	08010ee0 	.word	0x08010ee0
 80102d8:	08010ea0 	.word	0x08010ea0

080102dc <__sread>:
 80102dc:	b510      	push	{r4, lr}
 80102de:	460c      	mov	r4, r1
 80102e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80102e4:	f000 f8d4 	bl	8010490 <_read_r>
 80102e8:	2800      	cmp	r0, #0
 80102ea:	bfab      	itete	ge
 80102ec:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80102ee:	89a3      	ldrhlt	r3, [r4, #12]
 80102f0:	181b      	addge	r3, r3, r0
 80102f2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80102f6:	bfac      	ite	ge
 80102f8:	6563      	strge	r3, [r4, #84]	; 0x54
 80102fa:	81a3      	strhlt	r3, [r4, #12]
 80102fc:	bd10      	pop	{r4, pc}

080102fe <__swrite>:
 80102fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010302:	461f      	mov	r7, r3
 8010304:	898b      	ldrh	r3, [r1, #12]
 8010306:	05db      	lsls	r3, r3, #23
 8010308:	4605      	mov	r5, r0
 801030a:	460c      	mov	r4, r1
 801030c:	4616      	mov	r6, r2
 801030e:	d505      	bpl.n	801031c <__swrite+0x1e>
 8010310:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010314:	2302      	movs	r3, #2
 8010316:	2200      	movs	r2, #0
 8010318:	f000 f868 	bl	80103ec <_lseek_r>
 801031c:	89a3      	ldrh	r3, [r4, #12]
 801031e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010322:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8010326:	81a3      	strh	r3, [r4, #12]
 8010328:	4632      	mov	r2, r6
 801032a:	463b      	mov	r3, r7
 801032c:	4628      	mov	r0, r5
 801032e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010332:	f000 b817 	b.w	8010364 <_write_r>

08010336 <__sseek>:
 8010336:	b510      	push	{r4, lr}
 8010338:	460c      	mov	r4, r1
 801033a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801033e:	f000 f855 	bl	80103ec <_lseek_r>
 8010342:	1c43      	adds	r3, r0, #1
 8010344:	89a3      	ldrh	r3, [r4, #12]
 8010346:	bf15      	itete	ne
 8010348:	6560      	strne	r0, [r4, #84]	; 0x54
 801034a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801034e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8010352:	81a3      	strheq	r3, [r4, #12]
 8010354:	bf18      	it	ne
 8010356:	81a3      	strhne	r3, [r4, #12]
 8010358:	bd10      	pop	{r4, pc}

0801035a <__sclose>:
 801035a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801035e:	f000 b813 	b.w	8010388 <_close_r>
	...

08010364 <_write_r>:
 8010364:	b538      	push	{r3, r4, r5, lr}
 8010366:	4d07      	ldr	r5, [pc, #28]	; (8010384 <_write_r+0x20>)
 8010368:	4604      	mov	r4, r0
 801036a:	4608      	mov	r0, r1
 801036c:	4611      	mov	r1, r2
 801036e:	2200      	movs	r2, #0
 8010370:	602a      	str	r2, [r5, #0]
 8010372:	461a      	mov	r2, r3
 8010374:	f7f1 fdd5 	bl	8001f22 <_write>
 8010378:	1c43      	adds	r3, r0, #1
 801037a:	d102      	bne.n	8010382 <_write_r+0x1e>
 801037c:	682b      	ldr	r3, [r5, #0]
 801037e:	b103      	cbz	r3, 8010382 <_write_r+0x1e>
 8010380:	6023      	str	r3, [r4, #0]
 8010382:	bd38      	pop	{r3, r4, r5, pc}
 8010384:	20004a08 	.word	0x20004a08

08010388 <_close_r>:
 8010388:	b538      	push	{r3, r4, r5, lr}
 801038a:	4d06      	ldr	r5, [pc, #24]	; (80103a4 <_close_r+0x1c>)
 801038c:	2300      	movs	r3, #0
 801038e:	4604      	mov	r4, r0
 8010390:	4608      	mov	r0, r1
 8010392:	602b      	str	r3, [r5, #0]
 8010394:	f7f1 fde1 	bl	8001f5a <_close>
 8010398:	1c43      	adds	r3, r0, #1
 801039a:	d102      	bne.n	80103a2 <_close_r+0x1a>
 801039c:	682b      	ldr	r3, [r5, #0]
 801039e:	b103      	cbz	r3, 80103a2 <_close_r+0x1a>
 80103a0:	6023      	str	r3, [r4, #0]
 80103a2:	bd38      	pop	{r3, r4, r5, pc}
 80103a4:	20004a08 	.word	0x20004a08

080103a8 <_fstat_r>:
 80103a8:	b538      	push	{r3, r4, r5, lr}
 80103aa:	4d07      	ldr	r5, [pc, #28]	; (80103c8 <_fstat_r+0x20>)
 80103ac:	2300      	movs	r3, #0
 80103ae:	4604      	mov	r4, r0
 80103b0:	4608      	mov	r0, r1
 80103b2:	4611      	mov	r1, r2
 80103b4:	602b      	str	r3, [r5, #0]
 80103b6:	f7f1 fddc 	bl	8001f72 <_fstat>
 80103ba:	1c43      	adds	r3, r0, #1
 80103bc:	d102      	bne.n	80103c4 <_fstat_r+0x1c>
 80103be:	682b      	ldr	r3, [r5, #0]
 80103c0:	b103      	cbz	r3, 80103c4 <_fstat_r+0x1c>
 80103c2:	6023      	str	r3, [r4, #0]
 80103c4:	bd38      	pop	{r3, r4, r5, pc}
 80103c6:	bf00      	nop
 80103c8:	20004a08 	.word	0x20004a08

080103cc <_isatty_r>:
 80103cc:	b538      	push	{r3, r4, r5, lr}
 80103ce:	4d06      	ldr	r5, [pc, #24]	; (80103e8 <_isatty_r+0x1c>)
 80103d0:	2300      	movs	r3, #0
 80103d2:	4604      	mov	r4, r0
 80103d4:	4608      	mov	r0, r1
 80103d6:	602b      	str	r3, [r5, #0]
 80103d8:	f7f1 fddb 	bl	8001f92 <_isatty>
 80103dc:	1c43      	adds	r3, r0, #1
 80103de:	d102      	bne.n	80103e6 <_isatty_r+0x1a>
 80103e0:	682b      	ldr	r3, [r5, #0]
 80103e2:	b103      	cbz	r3, 80103e6 <_isatty_r+0x1a>
 80103e4:	6023      	str	r3, [r4, #0]
 80103e6:	bd38      	pop	{r3, r4, r5, pc}
 80103e8:	20004a08 	.word	0x20004a08

080103ec <_lseek_r>:
 80103ec:	b538      	push	{r3, r4, r5, lr}
 80103ee:	4d07      	ldr	r5, [pc, #28]	; (801040c <_lseek_r+0x20>)
 80103f0:	4604      	mov	r4, r0
 80103f2:	4608      	mov	r0, r1
 80103f4:	4611      	mov	r1, r2
 80103f6:	2200      	movs	r2, #0
 80103f8:	602a      	str	r2, [r5, #0]
 80103fa:	461a      	mov	r2, r3
 80103fc:	f7f1 fdd4 	bl	8001fa8 <_lseek>
 8010400:	1c43      	adds	r3, r0, #1
 8010402:	d102      	bne.n	801040a <_lseek_r+0x1e>
 8010404:	682b      	ldr	r3, [r5, #0]
 8010406:	b103      	cbz	r3, 801040a <_lseek_r+0x1e>
 8010408:	6023      	str	r3, [r4, #0]
 801040a:	bd38      	pop	{r3, r4, r5, pc}
 801040c:	20004a08 	.word	0x20004a08

08010410 <memmove>:
 8010410:	4288      	cmp	r0, r1
 8010412:	b510      	push	{r4, lr}
 8010414:	eb01 0402 	add.w	r4, r1, r2
 8010418:	d902      	bls.n	8010420 <memmove+0x10>
 801041a:	4284      	cmp	r4, r0
 801041c:	4623      	mov	r3, r4
 801041e:	d807      	bhi.n	8010430 <memmove+0x20>
 8010420:	1e43      	subs	r3, r0, #1
 8010422:	42a1      	cmp	r1, r4
 8010424:	d008      	beq.n	8010438 <memmove+0x28>
 8010426:	f811 2b01 	ldrb.w	r2, [r1], #1
 801042a:	f803 2f01 	strb.w	r2, [r3, #1]!
 801042e:	e7f8      	b.n	8010422 <memmove+0x12>
 8010430:	4402      	add	r2, r0
 8010432:	4601      	mov	r1, r0
 8010434:	428a      	cmp	r2, r1
 8010436:	d100      	bne.n	801043a <memmove+0x2a>
 8010438:	bd10      	pop	{r4, pc}
 801043a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801043e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8010442:	e7f7      	b.n	8010434 <memmove+0x24>

08010444 <_realloc_r>:
 8010444:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010446:	4607      	mov	r7, r0
 8010448:	4614      	mov	r4, r2
 801044a:	460e      	mov	r6, r1
 801044c:	b921      	cbnz	r1, 8010458 <_realloc_r+0x14>
 801044e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8010452:	4611      	mov	r1, r2
 8010454:	f7fe be98 	b.w	800f188 <_malloc_r>
 8010458:	b922      	cbnz	r2, 8010464 <_realloc_r+0x20>
 801045a:	f7fe fe45 	bl	800f0e8 <_free_r>
 801045e:	4625      	mov	r5, r4
 8010460:	4628      	mov	r0, r5
 8010462:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010464:	f000 f826 	bl	80104b4 <_malloc_usable_size_r>
 8010468:	42a0      	cmp	r0, r4
 801046a:	d20f      	bcs.n	801048c <_realloc_r+0x48>
 801046c:	4621      	mov	r1, r4
 801046e:	4638      	mov	r0, r7
 8010470:	f7fe fe8a 	bl	800f188 <_malloc_r>
 8010474:	4605      	mov	r5, r0
 8010476:	2800      	cmp	r0, #0
 8010478:	d0f2      	beq.n	8010460 <_realloc_r+0x1c>
 801047a:	4631      	mov	r1, r6
 801047c:	4622      	mov	r2, r4
 801047e:	f7fe fe1d 	bl	800f0bc <memcpy>
 8010482:	4631      	mov	r1, r6
 8010484:	4638      	mov	r0, r7
 8010486:	f7fe fe2f 	bl	800f0e8 <_free_r>
 801048a:	e7e9      	b.n	8010460 <_realloc_r+0x1c>
 801048c:	4635      	mov	r5, r6
 801048e:	e7e7      	b.n	8010460 <_realloc_r+0x1c>

08010490 <_read_r>:
 8010490:	b538      	push	{r3, r4, r5, lr}
 8010492:	4d07      	ldr	r5, [pc, #28]	; (80104b0 <_read_r+0x20>)
 8010494:	4604      	mov	r4, r0
 8010496:	4608      	mov	r0, r1
 8010498:	4611      	mov	r1, r2
 801049a:	2200      	movs	r2, #0
 801049c:	602a      	str	r2, [r5, #0]
 801049e:	461a      	mov	r2, r3
 80104a0:	f7f1 fd22 	bl	8001ee8 <_read>
 80104a4:	1c43      	adds	r3, r0, #1
 80104a6:	d102      	bne.n	80104ae <_read_r+0x1e>
 80104a8:	682b      	ldr	r3, [r5, #0]
 80104aa:	b103      	cbz	r3, 80104ae <_read_r+0x1e>
 80104ac:	6023      	str	r3, [r4, #0]
 80104ae:	bd38      	pop	{r3, r4, r5, pc}
 80104b0:	20004a08 	.word	0x20004a08

080104b4 <_malloc_usable_size_r>:
 80104b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80104b8:	1f18      	subs	r0, r3, #4
 80104ba:	2b00      	cmp	r3, #0
 80104bc:	bfbc      	itt	lt
 80104be:	580b      	ldrlt	r3, [r1, r0]
 80104c0:	18c0      	addlt	r0, r0, r3
 80104c2:	4770      	bx	lr

080104c4 <_init>:
 80104c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80104c6:	bf00      	nop
 80104c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80104ca:	bc08      	pop	{r3}
 80104cc:	469e      	mov	lr, r3
 80104ce:	4770      	bx	lr

080104d0 <_fini>:
 80104d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80104d2:	bf00      	nop
 80104d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80104d6:	bc08      	pop	{r3}
 80104d8:	469e      	mov	lr, r3
 80104da:	4770      	bx	lr
