{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1568070219839 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1568070219840 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep  9 20:03:39 2019 " "Processing started: Mon Sep  9 20:03:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1568070219840 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070219840 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Tutorial-FPGA-NIOS-IP -c Tutorial-FPGA-NIOS-IP " "Command: quartus_map --read_settings_files=on --write_settings_files=off Tutorial-FPGA-NIOS-IP -c Tutorial-FPGA-NIOS-IP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070219840 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1568070220158 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1568070220158 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "niosHello.qsys " "Elaborating Platform Designer system entity \"niosHello.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070228944 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.09.20:03:52 Progress: Loading Tutorial-FPGA-NIOS-IP/niosHello.qsys " "2019.09.09.20:03:52 Progress: Loading Tutorial-FPGA-NIOS-IP/niosHello.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070232344 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.09.20:03:52 Progress: Reading input file " "2019.09.09.20:03:52 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070232618 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.09.20:03:52 Progress: Adding clk_0 \[clock_source 18.1\] " "2019.09.09.20:03:52 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070232713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.09.20:03:53 Progress: Parameterizing module clk_0 " "2019.09.09.20:03:53 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070233358 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.09.20:03:53 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\] " "2019.09.09.20:03:53 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070233359 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.09.20:03:53 Progress: Parameterizing module jtag_uart_0 " "2019.09.09.20:03:53 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070233421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.09.20:03:53 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\] " "2019.09.09.20:03:53 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070233423 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.09.20:03:53 Progress: Parameterizing module nios2_gen2_0 " "2019.09.09.20:03:53 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070233596 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.09.20:03:53 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\] " "2019.09.09.20:03:53 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070233601 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.09.20:03:53 Progress: Parameterizing module onchip_memory2_0 " "2019.09.09.20:03:53 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070233633 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.09.20:03:53 Progress: Adding onchip_memory2_1 \[altera_avalon_onchip_memory2 18.1\] " "2019.09.09.20:03:53 Progress: Adding onchip_memory2_1 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070233635 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.09.20:03:53 Progress: Parameterizing module onchip_memory2_1 " "2019.09.09.20:03:53 Progress: Parameterizing module onchip_memory2_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070233636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.09.20:03:53 Progress: Adding peripheral_LED_0 \[peripheral_LED 0.1\] " "2019.09.09.20:03:53 Progress: Adding peripheral_LED_0 \[peripheral_LED 0.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070233637 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.09.20:03:53 Progress: Parameterizing module peripheral_LED_0 " "2019.09.09.20:03:53 Progress: Parameterizing module peripheral_LED_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070233990 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.09.20:03:53 Progress: Adding pio_0 \[altera_avalon_pio 18.1\] " "2019.09.09.20:03:53 Progress: Adding pio_0 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070233990 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.09.20:03:54 Progress: Parameterizing module pio_0 " "2019.09.09.20:03:54 Progress: Parameterizing module pio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070234008 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.09.20:03:54 Progress: Adding pio_1 \[altera_avalon_pio 18.1\] " "2019.09.09.20:03:54 Progress: Adding pio_1 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070234008 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.09.20:03:54 Progress: Parameterizing module pio_1 " "2019.09.09.20:03:54 Progress: Parameterizing module pio_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070234009 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.09.20:03:54 Progress: Building connections " "2019.09.09.20:03:54 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070234009 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.09.20:03:54 Progress: Parameterizing connections " "2019.09.09.20:03:54 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070234051 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.09.20:03:54 Progress: Validating " "2019.09.09.20:03:54 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070234052 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.09.20:03:54 Progress: Done reading input file " "2019.09.09.20:03:54 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070234520 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosHello.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "NiosHello.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070234900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosHello.pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "NiosHello.pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070234901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosHello: Generating niosHello \"niosHello\" for QUARTUS_SYNTH " "NiosHello: Generating niosHello \"niosHello\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070235451 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'niosHello_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'niosHello_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070238435 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec /home/bruno/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /home/bruno/intelFPGA/18.1/quartus/linux64/perl/lib -I /home/bruno/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/bruno/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/bruno/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/bruno/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/bruno/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/bruno/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=niosHello_jtag_uart_0 --dir=/tmp/alt8148_8077079739860652398.dir/0002_jtag_uart_0_gen/ --quartus_dir=/home/bruno/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8148_8077079739860652398.dir/0002_jtag_uart_0_gen//niosHello_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec /home/bruno/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /home/bruno/intelFPGA/18.1/quartus/linux64/perl/lib -I /home/bruno/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/bruno/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/bruno/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/bruno/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/bruno/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/bruno/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=niosHello_jtag_uart_0 --dir=/tmp/alt8148_8077079739860652398.dir/0002_jtag_uart_0_gen/ --quartus_dir=/home/bruno/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8148_8077079739860652398.dir/0002_jtag_uart_0_gen//niosHello_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070238435 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'niosHello_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'niosHello_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070238592 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"niosHello\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"niosHello\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070238594 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"niosHello\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"niosHello\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070238640 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'niosHello_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'niosHello_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070238750 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec /home/bruno/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /home/bruno/intelFPGA/18.1/quartus/linux64/perl/lib -I /home/bruno/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/bruno/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/bruno/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/bruno/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/bruno/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/bruno/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=niosHello_onchip_memory2_0 --dir=/tmp/alt8148_8077079739860652398.dir/0003_onchip_memory2_0_gen/ --quartus_dir=/home/bruno/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8148_8077079739860652398.dir/0003_onchip_memory2_0_gen//niosHello_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec /home/bruno/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /home/bruno/intelFPGA/18.1/quartus/linux64/perl/lib -I /home/bruno/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/bruno/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/bruno/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/bruno/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/bruno/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/bruno/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=niosHello_onchip_memory2_0 --dir=/tmp/alt8148_8077079739860652398.dir/0003_onchip_memory2_0_gen/ --quartus_dir=/home/bruno/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8148_8077079739860652398.dir/0003_onchip_memory2_0_gen//niosHello_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070238750 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'niosHello_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'niosHello_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070239041 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"niosHello\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"niosHello\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070239050 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_1: Starting RTL generation for module 'niosHello_onchip_memory2_1' " "Onchip_memory2_1: Starting RTL generation for module 'niosHello_onchip_memory2_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070239144 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_1:   Generation command is \[exec /home/bruno/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /home/bruno/intelFPGA/18.1/quartus/linux64/perl/lib -I /home/bruno/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/bruno/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/bruno/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/bruno/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/bruno/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/bruno/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=niosHello_onchip_memory2_1 --dir=/tmp/alt8148_8077079739860652398.dir/0004_onchip_memory2_1_gen/ --quartus_dir=/home/bruno/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8148_8077079739860652398.dir/0004_onchip_memory2_1_gen//niosHello_onchip_memory2_1_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_1:   Generation command is \[exec /home/bruno/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /home/bruno/intelFPGA/18.1/quartus/linux64/perl/lib -I /home/bruno/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/bruno/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/bruno/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/bruno/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/bruno/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/bruno/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=niosHello_onchip_memory2_1 --dir=/tmp/alt8148_8077079739860652398.dir/0004_onchip_memory2_1_gen/ --quartus_dir=/home/bruno/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8148_8077079739860652398.dir/0004_onchip_memory2_1_gen//niosHello_onchip_memory2_1_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070239144 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_1: Done RTL generation for module 'niosHello_onchip_memory2_1' " "Onchip_memory2_1: Done RTL generation for module 'niosHello_onchip_memory2_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070239509 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_1: \"niosHello\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_1\" " "Onchip_memory2_1: \"niosHello\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070239516 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Peripheral_LED_0: \"niosHello\" instantiated peripheral_LED \"peripheral_LED_0\" " "Peripheral_LED_0: \"niosHello\" instantiated peripheral_LED \"peripheral_LED_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070239517 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_1: Starting RTL generation for module 'niosHello_pio_1' " "Pio_1: Starting RTL generation for module 'niosHello_pio_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070239615 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_1:   Generation command is \[exec /home/bruno/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /home/bruno/intelFPGA/18.1/quartus/linux64/perl/lib -I /home/bruno/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/bruno/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/bruno/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/bruno/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/bruno/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/bruno/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=niosHello_pio_1 --dir=/tmp/alt8148_8077079739860652398.dir/0006_pio_1_gen/ --quartus_dir=/home/bruno/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8148_8077079739860652398.dir/0006_pio_1_gen//niosHello_pio_1_component_configuration.pl  --do_build_sim=0  \] " "Pio_1:   Generation command is \[exec /home/bruno/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /home/bruno/intelFPGA/18.1/quartus/linux64/perl/lib -I /home/bruno/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/bruno/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/bruno/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/bruno/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/bruno/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/bruno/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=niosHello_pio_1 --dir=/tmp/alt8148_8077079739860652398.dir/0006_pio_1_gen/ --quartus_dir=/home/bruno/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8148_8077079739860652398.dir/0006_pio_1_gen//niosHello_pio_1_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070239615 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_1: Done RTL generation for module 'niosHello_pio_1' " "Pio_1: Done RTL generation for module 'niosHello_pio_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070239694 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_1: \"niosHello\" instantiated altera_avalon_pio \"pio_1\" " "Pio_1: \"niosHello\" instantiated altera_avalon_pio \"pio_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070239694 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070240126 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070240168 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070240213 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070240261 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070240302 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070240340 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"niosHello\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"niosHello\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070240838 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"niosHello\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"niosHello\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070240846 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"niosHello\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"niosHello\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070240849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'niosHello_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'niosHello_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070240867 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec /home/bruno/intelFPGA/18.1/quartus/linux64//eperlcmd -I /home/bruno/intelFPGA/18.1/quartus/linux64//perl/lib -I /home/bruno/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/bruno/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/bruno/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/bruno/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/bruno/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/bruno/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/bruno/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/bruno/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=niosHello_nios2_gen2_0_cpu --dir=/tmp/alt8148_8077079739860652398.dir/0009_cpu_gen/ --quartus_bindir=/home/bruno/intelFPGA/18.1/quartus/linux64/ --verilog --config=/tmp/alt8148_8077079739860652398.dir/0009_cpu_gen//niosHello_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec /home/bruno/intelFPGA/18.1/quartus/linux64//eperlcmd -I /home/bruno/intelFPGA/18.1/quartus/linux64//perl/lib -I /home/bruno/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/bruno/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/bruno/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/bruno/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/bruno/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/bruno/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/bruno/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/bruno/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=niosHello_nios2_gen2_0_cpu --dir=/tmp/alt8148_8077079739860652398.dir/0009_cpu_gen/ --quartus_bindir=/home/bruno/intelFPGA/18.1/quartus/linux64/ --verilog --config=/tmp/alt8148_8077079739860652398.dir/0009_cpu_gen//niosHello_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070240867 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.09.09 20:04:01 (*) Starting Nios II generation " "Cpu: # 2019.09.09 20:04:01 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070247957 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.09.09 20:04:01 (*)   Checking for plaintext license. " "Cpu: # 2019.09.09 20:04:01 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070247957 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.09.09 20:04:02 (*)   Plaintext license not found. " "Cpu: # 2019.09.09 20:04:02 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070247958 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.09.09 20:04:02 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2019.09.09 20:04:02 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070247958 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.09.09 20:04:02 (*)   Encrypted license found.  SOF will not be time-limited. " "Cpu: # 2019.09.09 20:04:02 (*)   Encrypted license found.  SOF will not be time-limited." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070247958 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.09.09 20:04:02 (*)   Elaborating CPU configuration settings " "Cpu: # 2019.09.09 20:04:02 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070247958 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.09.09 20:04:02 (*)   Creating all objects for CPU " "Cpu: # 2019.09.09 20:04:02 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070247958 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.09.09 20:04:02 (*)     Testbench " "Cpu: # 2019.09.09 20:04:02 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070247959 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.09.09 20:04:02 (*)     Instruction decoding " "Cpu: # 2019.09.09 20:04:02 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070247959 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.09.09 20:04:02 (*)       Instruction fields " "Cpu: # 2019.09.09 20:04:02 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070247959 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.09.09 20:04:02 (*)       Instruction decodes " "Cpu: # 2019.09.09 20:04:02 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070247959 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.09.09 20:04:03 (*)       Signals for RTL simulation waveforms " "Cpu: # 2019.09.09 20:04:03 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070247959 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.09.09 20:04:03 (*)       Instruction controls " "Cpu: # 2019.09.09 20:04:03 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070247959 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.09.09 20:04:03 (*)     Pipeline frontend " "Cpu: # 2019.09.09 20:04:03 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070247959 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.09.09 20:04:03 (*)     Pipeline backend " "Cpu: # 2019.09.09 20:04:03 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070247960 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.09.09 20:04:05 (*)   Generating RTL from CPU objects " "Cpu: # 2019.09.09 20:04:05 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070247960 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.09.09 20:04:07 (*)   Creating encrypted RTL " "Cpu: # 2019.09.09 20:04:07 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070247960 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.09.09 20:04:07 (*) Done Nios II generation " "Cpu: # 2019.09.09 20:04:07 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070247960 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'niosHello_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'niosHello_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070247960 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070247966 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070247967 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070247968 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070247969 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070247969 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070247970 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070247975 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070247980 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070247984 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070247988 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_0_data_master_limiter\" " "Nios2_gen2_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_0_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070247989 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/altera_avalon_sc_fifo.v " "Reusing file /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070247990 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070247995 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070248000 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070248018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070248027 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070248027 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070248031 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070248033 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070248046 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070248047 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070248056 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070248056 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070248078 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070248081 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosHello: Done \"niosHello\" with 31 modules, 52 files " "NiosHello: Done \"niosHello\" with 31 modules, 52 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070248081 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "niosHello.qsys " "Finished elaborating Platform Designer system entity \"niosHello.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070248944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/niosHello.v 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/niosHello.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello " "Found entity 1: niosHello" {  } { { "niosHello/synthesis/niosHello.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/niosHello.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070249065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070249065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "niosHello/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070249066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070249066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "niosHello/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070249066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070249066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_irq_mapper " "Found entity 1: niosHello_irq_mapper" {  } { { "niosHello/synthesis/submodules/niosHello_irq_mapper.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070249066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070249066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_mm_interconnect_0 " "Found entity 1: niosHello_mm_interconnect_0" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070249071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070249071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_mm_interconnect_0_avalon_st_adapter " "Found entity 1: niosHello_mm_interconnect_0_avalon_st_adapter" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070249072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070249072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: niosHello_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070249073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070249073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_mm_interconnect_0_rsp_mux_001 " "Found entity 1: niosHello_mm_interconnect_0_rsp_mux_001" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070249073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070249073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosHello/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "niosHello/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070249074 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "niosHello/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070249074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070249074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_mm_interconnect_0_rsp_mux " "Found entity 1: niosHello_mm_interconnect_0_rsp_mux" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070249075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070249075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_mm_interconnect_0_rsp_demux_001 " "Found entity 1: niosHello_mm_interconnect_0_rsp_demux_001" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_demux_001.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070249076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070249076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_mm_interconnect_0_rsp_demux " "Found entity 1: niosHello_mm_interconnect_0_rsp_demux" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070249076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070249076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_mm_interconnect_0_cmd_mux_001 " "Found entity 1: niosHello_mm_interconnect_0_cmd_mux_001" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_mux_001.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070249077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070249077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_mm_interconnect_0_cmd_mux " "Found entity 1: niosHello_mm_interconnect_0_cmd_mux" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070249077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070249077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_mm_interconnect_0_cmd_demux_001 " "Found entity 1: niosHello_mm_interconnect_0_cmd_demux_001" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070249078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070249078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_mm_interconnect_0_cmd_demux " "Found entity 1: niosHello_mm_interconnect_0_cmd_demux" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070249078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070249078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "niosHello/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070249080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070249080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosHello/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "niosHello/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070249081 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "niosHello/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070249081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070249081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "niosHello/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070249082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070249082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "niosHello/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070249083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070249083 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosHello_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at niosHello_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_003.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568070249083 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosHello_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at niosHello_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_003.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568070249083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_mm_interconnect_0_router_003_default_decode " "Found entity 1: niosHello_mm_interconnect_0_router_003_default_decode" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_003.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070249084 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosHello_mm_interconnect_0_router_003 " "Found entity 2: niosHello_mm_interconnect_0_router_003" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_003.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070249084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070249084 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosHello_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at niosHello_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_002.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568070249084 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosHello_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at niosHello_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_002.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568070249084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_mm_interconnect_0_router_002_default_decode " "Found entity 1: niosHello_mm_interconnect_0_router_002_default_decode" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_002.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070249085 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosHello_mm_interconnect_0_router_002 " "Found entity 2: niosHello_mm_interconnect_0_router_002" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_002.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070249085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070249085 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosHello_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at niosHello_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_001.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568070249085 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosHello_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at niosHello_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_001.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568070249085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_mm_interconnect_0_router_001_default_decode " "Found entity 1: niosHello_mm_interconnect_0_router_001_default_decode" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_001.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070249085 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosHello_mm_interconnect_0_router_001 " "Found entity 2: niosHello_mm_interconnect_0_router_001" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_001.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070249085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070249085 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosHello_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at niosHello_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568070249086 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosHello_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at niosHello_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568070249086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_mm_interconnect_0_router_default_decode " "Found entity 1: niosHello_mm_interconnect_0_router_default_decode" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070249086 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosHello_mm_interconnect_0_router " "Found entity 2: niosHello_mm_interconnect_0_router" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070249086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070249086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "niosHello/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070249088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070249088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "niosHello/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070249088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070249088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "niosHello/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070249089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070249089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "niosHello/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070249090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070249090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "niosHello/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070249091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070249091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_pio_1.v 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_pio_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_pio_1 " "Found entity 1: niosHello_pio_1" {  } { { "niosHello/synthesis/submodules/niosHello_pio_1.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_pio_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070249092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070249092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/peripheral_LED.vhd 2 1 " "Found 2 design units, including 1 entities, in source file niosHello/synthesis/submodules/peripheral_LED.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 peripheral_LED-rtl " "Found design unit 1: peripheral_LED-rtl" {  } { { "niosHello/synthesis/submodules/peripheral_LED.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_LED.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070249398 ""} { "Info" "ISGN_ENTITY_NAME" "1 peripheral_LED " "Found entity 1: peripheral_LED" {  } { { "niosHello/synthesis/submodules/peripheral_LED.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_LED.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070249398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070249398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_onchip_memory2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_onchip_memory2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_onchip_memory2_1 " "Found entity 1: niosHello_onchip_memory2_1" {  } { { "niosHello/synthesis/submodules/niosHello_onchip_memory2_1.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_onchip_memory2_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070249399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070249399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_onchip_memory2_0 " "Found entity 1: niosHello_onchip_memory2_0" {  } { { "niosHello/synthesis/submodules/niosHello_onchip_memory2_0.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070249399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070249399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_nios2_gen2_0 " "Found entity 1: niosHello_nios2_gen2_0" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070249400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070249400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_nios2_gen2_0_cpu_mult_cell " "Found entity 1: niosHello_nios2_gen2_0_cpu_mult_cell" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_mult_cell.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070249400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070249400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_nios2_gen2_0_cpu_test_bench " "Found entity 1: niosHello_nios2_gen2_0_cpu_test_bench" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_test_bench.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070249402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070249402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: niosHello_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070249402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070249402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: niosHello_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070249403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070249403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: niosHello_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070249404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070249404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: niosHello_nios2_gen2_0_cpu_ic_data_module" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070250039 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosHello_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: niosHello_nios2_gen2_0_cpu_ic_tag_module" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070250039 ""} { "Info" "ISGN_ENTITY_NAME" "3 niosHello_nios2_gen2_0_cpu_bht_module " "Found entity 3: niosHello_nios2_gen2_0_cpu_bht_module" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070250039 ""} { "Info" "ISGN_ENTITY_NAME" "4 niosHello_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: niosHello_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070250039 ""} { "Info" "ISGN_ENTITY_NAME" "5 niosHello_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: niosHello_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070250039 ""} { "Info" "ISGN_ENTITY_NAME" "6 niosHello_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: niosHello_nios2_gen2_0_cpu_dc_tag_module" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070250039 ""} { "Info" "ISGN_ENTITY_NAME" "7 niosHello_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: niosHello_nios2_gen2_0_cpu_dc_data_module" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070250039 ""} { "Info" "ISGN_ENTITY_NAME" "8 niosHello_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: niosHello_nios2_gen2_0_cpu_dc_victim_module" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070250039 ""} { "Info" "ISGN_ENTITY_NAME" "9 niosHello_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: niosHello_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070250039 ""} { "Info" "ISGN_ENTITY_NAME" "10 niosHello_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: niosHello_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070250039 ""} { "Info" "ISGN_ENTITY_NAME" "11 niosHello_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: niosHello_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070250039 ""} { "Info" "ISGN_ENTITY_NAME" "12 niosHello_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: niosHello_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070250039 ""} { "Info" "ISGN_ENTITY_NAME" "13 niosHello_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: niosHello_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070250039 ""} { "Info" "ISGN_ENTITY_NAME" "14 niosHello_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: niosHello_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070250039 ""} { "Info" "ISGN_ENTITY_NAME" "15 niosHello_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: niosHello_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070250039 ""} { "Info" "ISGN_ENTITY_NAME" "16 niosHello_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: niosHello_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070250039 ""} { "Info" "ISGN_ENTITY_NAME" "17 niosHello_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: niosHello_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070250039 ""} { "Info" "ISGN_ENTITY_NAME" "18 niosHello_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: niosHello_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070250039 ""} { "Info" "ISGN_ENTITY_NAME" "19 niosHello_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: niosHello_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070250039 ""} { "Info" "ISGN_ENTITY_NAME" "20 niosHello_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: niosHello_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070250039 ""} { "Info" "ISGN_ENTITY_NAME" "21 niosHello_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: niosHello_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070250039 ""} { "Info" "ISGN_ENTITY_NAME" "22 niosHello_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: niosHello_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070250039 ""} { "Info" "ISGN_ENTITY_NAME" "23 niosHello_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: niosHello_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070250039 ""} { "Info" "ISGN_ENTITY_NAME" "24 niosHello_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: niosHello_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070250039 ""} { "Info" "ISGN_ENTITY_NAME" "25 niosHello_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: niosHello_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070250039 ""} { "Info" "ISGN_ENTITY_NAME" "26 niosHello_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: niosHello_nios2_gen2_0_cpu_nios2_oci" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070250039 ""} { "Info" "ISGN_ENTITY_NAME" "27 niosHello_nios2_gen2_0_cpu " "Found entity 27: niosHello_nios2_gen2_0_cpu" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070250039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070250039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_jtag_uart_0_sim_scfifo_w " "Found entity 1: niosHello_jtag_uart_0_sim_scfifo_w" {  } { { "niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070250041 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosHello_jtag_uart_0_scfifo_w " "Found entity 2: niosHello_jtag_uart_0_scfifo_w" {  } { { "niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070250041 ""} { "Info" "ISGN_ENTITY_NAME" "3 niosHello_jtag_uart_0_sim_scfifo_r " "Found entity 3: niosHello_jtag_uart_0_sim_scfifo_r" {  } { { "niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070250041 ""} { "Info" "ISGN_ENTITY_NAME" "4 niosHello_jtag_uart_0_scfifo_r " "Found entity 4: niosHello_jtag_uart_0_scfifo_r" {  } { { "niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070250041 ""} { "Info" "ISGN_ENTITY_NAME" "5 niosHello_jtag_uart_0 " "Found entity 5: niosHello_jtag_uart_0" {  } { { "niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070250041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070250041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topLevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file topLevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 topLevel-rtl " "Found design unit 1: topLevel-rtl" {  } { { "topLevel.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/topLevel.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070250042 ""} { "Info" "ISGN_ENTITY_NAME" "1 topLevel " "Found entity 1: topLevel" {  } { { "topLevel.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/topLevel.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070250042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070250042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP/peripheral_LED.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IP/peripheral_LED.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 peripheral_LED-rtl " "Found design unit 1: peripheral_LED-rtl" {  } { { "IP/peripheral_LED.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/IP/peripheral_LED.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070250042 ""} { "Info" "ISGN_ENTITY_NAME" "1 peripheral_LED " "Found entity 1: peripheral_LED" {  } { { "IP/peripheral_LED.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/IP/peripheral_LED.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070250042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070250042 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/niosHello.v /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/niosHello.v " "File \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/niosHello.v\" is a duplicate of already analyzed file \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/niosHello.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1568070250042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/niosHello.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/niosHello.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070250043 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/altera_avalon_sc_fifo.v /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1568070250043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070250043 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/altera_avalon_st_pipeline_base.v /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_avalon_st_pipeline_base.v " "File \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/altera_avalon_st_pipeline_base.v\" is a duplicate of already analyzed file \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_avalon_st_pipeline_base.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1568070250043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/altera_avalon_st_pipeline_base.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070250043 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/altera_merlin_arbitrator.sv /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_merlin_arbitrator.sv " "File \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1568070250043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070250044 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/altera_merlin_burst_uncompressor.sv /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_merlin_burst_uncompressor.sv " "File \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1568070250044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070250044 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/altera_merlin_master_agent.sv /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_merlin_master_agent.sv " "File \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/altera_merlin_master_agent.sv\" is a duplicate of already analyzed file \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_merlin_master_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1568070250044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/altera_merlin_master_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070250044 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/altera_merlin_master_translator.sv /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_merlin_master_translator.sv " "File \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/altera_merlin_master_translator.sv\" is a duplicate of already analyzed file \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_merlin_master_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1568070250044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/altera_merlin_master_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070250044 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/altera_merlin_reorder_memory.sv /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_merlin_reorder_memory.sv " "File \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/altera_merlin_reorder_memory.sv\" is a duplicate of already analyzed file \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_merlin_reorder_memory.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1568070250045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/altera_merlin_reorder_memory.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/altera_merlin_reorder_memory.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070250045 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/altera_merlin_slave_agent.sv /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_merlin_slave_agent.sv " "File \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/altera_merlin_slave_agent.sv\" is a duplicate of already analyzed file \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_merlin_slave_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1568070250045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070250045 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/altera_merlin_slave_translator.sv /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_merlin_slave_translator.sv " "File \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/altera_merlin_slave_translator.sv\" is a duplicate of already analyzed file \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_merlin_slave_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1568070250045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070250045 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/altera_merlin_traffic_limiter.sv /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_merlin_traffic_limiter.sv " "File \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/altera_merlin_traffic_limiter.sv\" is a duplicate of already analyzed file \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_merlin_traffic_limiter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1568070250045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/altera_merlin_traffic_limiter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/altera_merlin_traffic_limiter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070250045 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/altera_reset_controller.v /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_reset_controller.v " "File \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1568070250046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070250046 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/altera_reset_synchronizer.v /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_reset_synchronizer.v " "File \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1568070250046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070250046 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_irq_mapper.sv /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_irq_mapper.sv " "File \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_irq_mapper.sv\" is a duplicate of already analyzed file \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_irq_mapper.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1568070250046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/niosHello_irq_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/niosHello_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070250046 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_jtag_uart_0.v /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_jtag_uart_0.v " "File \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_jtag_uart_0.v\" is a duplicate of already analyzed file \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_jtag_uart_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1568070250046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/niosHello_jtag_uart_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/niosHello_jtag_uart_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070250046 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_mm_interconnect_0.v /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v " "File \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_mm_interconnect_0.v\" is a duplicate of already analyzed file \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1568070250047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/niosHello_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/niosHello_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070250048 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_mm_interconnect_0_avalon_st_adapter.v /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_avalon_st_adapter.v " "File \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_mm_interconnect_0_avalon_st_adapter.v\" is a duplicate of already analyzed file \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_avalon_st_adapter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1568070250048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/niosHello_mm_interconnect_0_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/niosHello_mm_interconnect_0_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070250048 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "File \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" is a duplicate of already analyzed file \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1568070250048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/niosHello_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/niosHello_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070250048 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_mm_interconnect_0_cmd_demux.sv /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_demux.sv " "File \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_mm_interconnect_0_cmd_demux.sv\" is a duplicate of already analyzed file \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1568070250048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/niosHello_mm_interconnect_0_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/niosHello_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070250048 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_mm_interconnect_0_cmd_demux_001.sv /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_demux_001.sv " "File \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_mm_interconnect_0_cmd_demux_001.sv\" is a duplicate of already analyzed file \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_demux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1568070250049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/niosHello_mm_interconnect_0_cmd_demux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/niosHello_mm_interconnect_0_cmd_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070250049 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_mm_interconnect_0_cmd_mux.sv /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_mux.sv " "File \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_mm_interconnect_0_cmd_mux.sv\" is a duplicate of already analyzed file \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1568070250049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/niosHello_mm_interconnect_0_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/niosHello_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070250049 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_mm_interconnect_0_cmd_mux_001.sv /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_mux_001.sv " "File \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_mm_interconnect_0_cmd_mux_001.sv\" is a duplicate of already analyzed file \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_mux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1568070250049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/niosHello_mm_interconnect_0_cmd_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/niosHello_mm_interconnect_0_cmd_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070250049 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_mm_interconnect_0_router.sv /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router.sv " "File \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_mm_interconnect_0_router.sv\" is a duplicate of already analyzed file \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1568070250049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/niosHello_mm_interconnect_0_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/niosHello_mm_interconnect_0_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070250049 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_mm_interconnect_0_router_001.sv /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_001.sv " "File \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_mm_interconnect_0_router_001.sv\" is a duplicate of already analyzed file \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1568070250050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/niosHello_mm_interconnect_0_router_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/niosHello_mm_interconnect_0_router_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070250050 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_mm_interconnect_0_router_002.sv /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_002.sv " "File \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_mm_interconnect_0_router_002.sv\" is a duplicate of already analyzed file \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1568070250050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/niosHello_mm_interconnect_0_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/niosHello_mm_interconnect_0_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070250050 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_mm_interconnect_0_router_003.sv /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_003.sv " "File \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_mm_interconnect_0_router_003.sv\" is a duplicate of already analyzed file \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_003.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1568070250050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/niosHello_mm_interconnect_0_router_003.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/niosHello_mm_interconnect_0_router_003.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070250050 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_mm_interconnect_0_rsp_demux.sv /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_demux.sv " "File \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_mm_interconnect_0_rsp_demux.sv\" is a duplicate of already analyzed file \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1568070250050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/niosHello_mm_interconnect_0_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/niosHello_mm_interconnect_0_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070250050 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_mm_interconnect_0_rsp_demux_001.sv /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_demux_001.sv " "File \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_mm_interconnect_0_rsp_demux_001.sv\" is a duplicate of already analyzed file \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_demux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1568070250050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/niosHello_mm_interconnect_0_rsp_demux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/niosHello_mm_interconnect_0_rsp_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070250051 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_mm_interconnect_0_rsp_mux.sv /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_mux.sv " "File \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_mm_interconnect_0_rsp_mux.sv\" is a duplicate of already analyzed file \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1568070250051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/niosHello_mm_interconnect_0_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/niosHello_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070250051 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_mm_interconnect_0_rsp_mux_001.sv /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_mux_001.sv " "File \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_mm_interconnect_0_rsp_mux_001.sv\" is a duplicate of already analyzed file \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_mux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1568070250051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/niosHello_mm_interconnect_0_rsp_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/niosHello_mm_interconnect_0_rsp_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070250051 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_nios2_gen2_0.v /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0.v " "File \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_nios2_gen2_0.v\" is a duplicate of already analyzed file \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1568070250051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/niosHello_nios2_gen2_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/niosHello_nios2_gen2_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070250051 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_nios2_gen2_0_cpu.v /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v " "File \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_nios2_gen2_0_cpu.v\" is a duplicate of already analyzed file \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1568070250097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/niosHello_nios2_gen2_0_cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/niosHello_nios2_gen2_0_cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070250098 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_sysclk.v /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_sysclk.v " "File \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_sysclk.v\" is a duplicate of already analyzed file \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_sysclk.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1568070250099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_sysclk.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_sysclk.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070250099 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_tck.v /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_tck.v " "File \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_tck.v\" is a duplicate of already analyzed file \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_tck.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1568070250099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_tck.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_tck.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070250099 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_wrapper.v /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_wrapper.v " "File \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_wrapper.v\" is a duplicate of already analyzed file \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1568070250099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070250099 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_nios2_gen2_0_cpu_mult_cell.v /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_mult_cell.v " "File \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_nios2_gen2_0_cpu_mult_cell.v\" is a duplicate of already analyzed file \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_mult_cell.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1568070250100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/niosHello_nios2_gen2_0_cpu_mult_cell.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/niosHello_nios2_gen2_0_cpu_mult_cell.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070250100 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_nios2_gen2_0_cpu_test_bench.v /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_test_bench.v " "File \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_nios2_gen2_0_cpu_test_bench.v\" is a duplicate of already analyzed file \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_test_bench.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1568070250100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/niosHello_nios2_gen2_0_cpu_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/niosHello_nios2_gen2_0_cpu_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070250100 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_onchip_memory2_0.v /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_onchip_memory2_0.v " "File \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_onchip_memory2_0.v\" is a duplicate of already analyzed file \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_onchip_memory2_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1568070250100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/niosHello_onchip_memory2_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/niosHello_onchip_memory2_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070250100 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_onchip_memory2_1.v /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_onchip_memory2_1.v " "File \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_onchip_memory2_1.v\" is a duplicate of already analyzed file \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_onchip_memory2_1.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1568070250100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/niosHello_onchip_memory2_1.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/niosHello_onchip_memory2_1.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070250101 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_pio_1.v /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_pio_1.v " "File \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_pio_1.v\" is a duplicate of already analyzed file \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_pio_1.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1568070250101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/niosHello_pio_1.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/niosHello_pio_1.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070250101 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/peripheral_LED.vhd /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_LED.vhd " "File \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/peripheral_LED.vhd\" is a duplicate of already analyzed file \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_LED.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1568070250101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/peripheral_LED.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/peripheral_LED.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070250101 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "topLevel " "Elaborating entity \"topLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1568070250180 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "fpga_led_pio\[5..4\] topLevel.vhd(10) " "Using initial value X (don't care) for net \"fpga_led_pio\[5..4\]\" at topLevel.vhd(10)" {  } { { "topLevel.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/topLevel.vhd" 10 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070250181 "|topLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello niosHello:u0 " "Elaborating entity \"niosHello\" for hierarchy \"niosHello:u0\"" {  } { { "topLevel.vhd" "u0" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/topLevel.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070250192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_jtag_uart_0 niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"niosHello_jtag_uart_0\" for hierarchy \"niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\"" {  } { { "niosHello/synthesis/niosHello.v" "jtag_uart_0" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/niosHello.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070250208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_jtag_uart_0_scfifo_w niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|niosHello_jtag_uart_0_scfifo_w:the_niosHello_jtag_uart_0_scfifo_w " "Elaborating entity \"niosHello_jtag_uart_0_scfifo_w\" for hierarchy \"niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|niosHello_jtag_uart_0_scfifo_w:the_niosHello_jtag_uart_0_scfifo_w\"" {  } { { "niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" "the_niosHello_jtag_uart_0_scfifo_w" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070250215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|niosHello_jtag_uart_0_scfifo_w:the_niosHello_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|niosHello_jtag_uart_0_scfifo_w:the_niosHello_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" "wfifo" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070250629 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|niosHello_jtag_uart_0_scfifo_w:the_niosHello_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|niosHello_jtag_uart_0_scfifo_w:the_niosHello_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070250632 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|niosHello_jtag_uart_0_scfifo_w:the_niosHello_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|niosHello_jtag_uart_0_scfifo_w:the_niosHello_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070250632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070250632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070250632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070250632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070250632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070250632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070250632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070250632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070250632 ""}  } { { "niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1568070250632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070250738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070250738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|niosHello_jtag_uart_0_scfifo_w:the_niosHello_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|niosHello_jtag_uart_0_scfifo_w:the_niosHello_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070250738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070250742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070250742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|niosHello_jtag_uart_0_scfifo_w:the_niosHello_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|niosHello_jtag_uart_0_scfifo_w:the_niosHello_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070250743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070250746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070250746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|niosHello_jtag_uart_0_scfifo_w:the_niosHello_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|niosHello_jtag_uart_0_scfifo_w:the_niosHello_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070250747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070250787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070250787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|niosHello_jtag_uart_0_scfifo_w:the_niosHello_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|niosHello_jtag_uart_0_scfifo_w:the_niosHello_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070250788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070250936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070250936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|niosHello_jtag_uart_0_scfifo_w:the_niosHello_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|niosHello_jtag_uart_0_scfifo_w:the_niosHello_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070250937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070250989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070250989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|niosHello_jtag_uart_0_scfifo_w:the_niosHello_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|niosHello_jtag_uart_0_scfifo_w:the_niosHello_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070250990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_jtag_uart_0_scfifo_r niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|niosHello_jtag_uart_0_scfifo_r:the_niosHello_jtag_uart_0_scfifo_r " "Elaborating entity \"niosHello_jtag_uart_0_scfifo_r\" for hierarchy \"niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|niosHello_jtag_uart_0_scfifo_r:the_niosHello_jtag_uart_0_scfifo_r\"" {  } { { "niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" "the_niosHello_jtag_uart_0_scfifo_r" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070250996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosHello_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosHello_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" "niosHello_jtag_uart_0_alt_jtag_atlantic" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070251241 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosHello_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosHello_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070251253 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosHello_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosHello_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070251253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070251253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070251253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070251253 ""}  } { { "niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1568070251253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosHello_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosHello_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070251501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosHello_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosHello_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070251680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0 niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"niosHello_nios2_gen2_0\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\"" {  } { { "niosHello/synthesis/niosHello.v" "nios2_gen2_0" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/niosHello.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070251728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu " "Elaborating entity \"niosHello_nios2_gen2_0_cpu\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0.v" "cpu" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070251782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_test_bench niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_test_bench:the_niosHello_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_test_bench\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_test_bench:the_niosHello_nios2_gen2_0_cpu_test_bench\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "the_niosHello_nios2_gen2_0_cpu_test_bench" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 5972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070252114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_ic_data_module niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_ic_data_module:niosHello_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_ic_data_module:niosHello_nios2_gen2_0_cpu_ic_data\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "niosHello_nios2_gen2_0_cpu_ic_data" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 6974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070252170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_ic_data_module:niosHello_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_ic_data_module:niosHello_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070252190 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_ic_data_module:niosHello_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_ic_data_module:niosHello_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070252197 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_ic_data_module:niosHello_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_ic_data_module:niosHello_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252197 ""}  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1568070252197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/altsyncram_spj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070252231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070252231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_ic_data_module:niosHello_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_ic_data_module:niosHello_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070252232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_ic_tag_module niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_ic_tag_module:niosHello_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_ic_tag_module:niosHello_nios2_gen2_0_cpu_ic_tag\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "niosHello_nios2_gen2_0_cpu_ic_tag" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 7040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070252293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_ic_tag_module:niosHello_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_ic_tag_module:niosHello_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070252299 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_ic_tag_module:niosHello_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_ic_tag_module:niosHello_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070252305 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_ic_tag_module:niosHello_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_ic_tag_module:niosHello_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 15 " "Parameter \"width_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 15 " "Parameter \"width_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252306 ""}  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1568070252306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rgj1 " "Found entity 1: altsyncram_rgj1" {  } { { "db/altsyncram_rgj1.tdf" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/altsyncram_rgj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070252337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070252337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rgj1 niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_ic_tag_module:niosHello_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_rgj1:auto_generated " "Elaborating entity \"altsyncram_rgj1\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_ic_tag_module:niosHello_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_rgj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070252338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_bht_module niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_bht_module:niosHello_nios2_gen2_0_cpu_bht " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_bht_module\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_bht_module:niosHello_nios2_gen2_0_cpu_bht\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "niosHello_nios2_gen2_0_cpu_bht" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 7238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070252393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_bht_module:niosHello_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_bht_module:niosHello_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070252399 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_bht_module:niosHello_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_bht_module:niosHello_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070252405 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_bht_module:niosHello_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_bht_module:niosHello_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252405 ""}  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1568070252405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdj1 " "Found entity 1: altsyncram_pdj1" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/altsyncram_pdj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070252434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070252434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdj1 niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_bht_module:niosHello_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated " "Elaborating entity \"altsyncram_pdj1\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_bht_module:niosHello_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070252435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_register_bank_a_module niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_register_bank_a_module:niosHello_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_register_bank_a_module:niosHello_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "niosHello_nios2_gen2_0_cpu_register_bank_a" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 8195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070252484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_register_bank_a_module:niosHello_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_register_bank_a_module:niosHello_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070252491 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_register_bank_a_module:niosHello_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_register_bank_a_module:niosHello_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070252497 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_register_bank_a_module:niosHello_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_register_bank_a_module:niosHello_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252497 ""}  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1568070252497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/altsyncram_voi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070252531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070252531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_register_bank_a_module:niosHello_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_register_bank_a_module:niosHello_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070252532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_register_bank_b_module niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_register_bank_b_module:niosHello_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_register_bank_b_module:niosHello_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "niosHello_nios2_gen2_0_cpu_register_bank_b" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 8213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070252589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_mult_cell niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "the_niosHello_nios2_gen2_0_cpu_mult_cell" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 8798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070252599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070252664 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_mult_cell.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070252672 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Instantiated megafunction \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEV " "Parameter \"selected_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252672 ""}  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_mult_cell.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1568070252672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_37p2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_37p2 " "Found entity 1: altera_mult_add_37p2" {  } { { "db/altera_mult_add_37p2.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/altera_mult_add_37p2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070252714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070252714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_37p2 niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated " "Elaborating entity \"altera_mult_add_37p2\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070252716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "altera_mult_add_rtl1" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070252752 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070252793 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_sclr NONE " "Parameter \"accum_sload_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_sclr NONE " "Parameter \"accum_sload_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_sclr NONE " "Parameter \"addnsub1_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_sclr NONE " "Parameter \"addnsub1_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_sclr NONE " "Parameter \"addnsub3_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_sclr NONE " "Parameter \"addnsub3_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr1 NONE " "Parameter \"addnsub_multiplier_latency_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr3 NONE " "Parameter \"addnsub_multiplier_latency_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr1 NONE " "Parameter \"addnsub_multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr3 NONE " "Parameter \"addnsub_multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_sclr NONE " "Parameter \"chainout_round_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_sclr NONE " "Parameter \"chainout_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_sclr NONE " "Parameter \"chainout_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_sclr NONE " "Parameter \"chainout_saturate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_sclr NONE " "Parameter \"chainout_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_sclr NONE " "Parameter \"chainout_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_sclr NONE " "Parameter \"chainout_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_sclr NONE " "Parameter \"coefsel0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_sclr NONE " "Parameter \"coefsel0_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_sclr NONE " "Parameter \"coefsel1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_sclr NONE " "Parameter \"coefsel1_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_sclr NONE " "Parameter \"coefsel2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_sclr NONE " "Parameter \"coefsel2_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_sclr NONE " "Parameter \"coefsel3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_sclr NONE " "Parameter \"coefsel3_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_sclr NONE " "Parameter \"input_a0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_sclr NONE " "Parameter \"input_a1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_sclr NONE " "Parameter \"input_a2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_sclr NONE " "Parameter \"input_a3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_sclr NONE " "Parameter \"input_b0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_sclr NONE " "Parameter \"input_b1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_sclr NONE " "Parameter \"input_b2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_sclr NONE " "Parameter \"input_b3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_sclr NONE " "Parameter \"input_c0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_sclr NONE " "Parameter \"input_c1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_sclr NONE " "Parameter \"input_c2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_sclr NONE " "Parameter \"input_c3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a0 NONE " "Parameter \"input_sclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a1 NONE " "Parameter \"input_sclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a2 NONE " "Parameter \"input_sclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a3 NONE " "Parameter \"input_sclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b0 NONE " "Parameter \"input_sclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b1 NONE " "Parameter \"input_sclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b2 NONE " "Parameter \"input_sclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b3 NONE " "Parameter \"input_sclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c0 NONE " "Parameter \"input_sclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c1 NONE " "Parameter \"input_sclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c2 NONE " "Parameter \"input_sclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c3 NONE " "Parameter \"input_sclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_sclr NONE " "Parameter \"loadconst_control_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_sclr NONE " "Parameter \"mult01_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_sclr ACLR0 " "Parameter \"mult01_saturation_sclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_sclr NONE " "Parameter \"mult23_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_sclr NONE " "Parameter \"mult23_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr0 NONE " "Parameter \"multiplier_sclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr1 NONE " "Parameter \"multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr2 NONE " "Parameter \"multiplier_sclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr3 NONE " "Parameter \"multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_sclr NONE " "Parameter \"negate_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_sclr NONE " "Parameter \"negate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_sclr NONE " "Parameter \"output_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_sclr NONE " "Parameter \"output_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_sclr NONE " "Parameter \"output_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_sclr NONE " "Parameter \"output_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_sclr NONE " "Parameter \"output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_sclr NONE " "Parameter \"rotate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_sclr NONE " "Parameter \"rotate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_sclr NONE " "Parameter \"rotate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_sclr NONE " "Parameter \"scanouta_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone V " "Parameter \"selected_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_sclr NONE " "Parameter \"shift_right_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_sclr NONE " "Parameter \"shift_right_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_sclr NONE " "Parameter \"shift_right_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_a NONE " "Parameter \"signed_latency_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_b NONE " "Parameter \"signed_latency_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_a NONE " "Parameter \"signed_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_b NONE " "Parameter \"signed_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr1 NONE " "Parameter \"systolic_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr3 NONE " "Parameter \"systolic_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_sclr NONE " "Parameter \"zero_chainout_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_sclr NONE " "Parameter \"zero_loopback_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_sclr NONE " "Parameter \"zero_loopback_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_sclr NONE " "Parameter \"zero_loopback_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070252794 ""}  } { { "db/altera_mult_add_37p2.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1568070252794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070252799 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070252801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070252805 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070252812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070252813 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070252816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070252823 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070252825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070252849 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070252856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070252858 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070252860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070252868 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070252869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070252877 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070252886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070252887 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070252894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070252895 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070252897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070252905 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070252907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070252971 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070252980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070252996 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070253001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070253003 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070253006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070253012 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070253021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070253023 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070253025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070253032 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070253034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070253041 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070253044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_dc_tag_module niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_dc_tag_module:niosHello_nios2_gen2_0_cpu_dc_tag " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_dc_tag_module\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_dc_tag_module:niosHello_nios2_gen2_0_cpu_dc_tag\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "niosHello_nios2_gen2_0_cpu_dc_tag" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 9220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070253439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_dc_tag_module:niosHello_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_dc_tag_module:niosHello_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070253446 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_dc_tag_module:niosHello_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_dc_tag_module:niosHello_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070253452 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_dc_tag_module:niosHello_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_dc_tag_module:niosHello_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070253452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070253452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070253452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070253452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070253452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070253452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070253452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070253452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070253452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070253452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070253452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070253452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070253452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070253452 ""}  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1568070253452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3pi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3pi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3pi1 " "Found entity 1: altsyncram_3pi1" {  } { { "db/altsyncram_3pi1.tdf" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/altsyncram_3pi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070253485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070253485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3pi1 niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_dc_tag_module:niosHello_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_3pi1:auto_generated " "Elaborating entity \"altsyncram_3pi1\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_dc_tag_module:niosHello_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_3pi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070253485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_dc_data_module niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_dc_data_module:niosHello_nios2_gen2_0_cpu_dc_data " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_dc_data_module\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_dc_data_module:niosHello_nios2_gen2_0_cpu_dc_data\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "niosHello_nios2_gen2_0_cpu_dc_data" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 9286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070253537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_dc_data_module:niosHello_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_dc_data_module:niosHello_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070253544 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_dc_data_module:niosHello_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_dc_data_module:niosHello_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070253551 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_dc_data_module:niosHello_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_dc_data_module:niosHello_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070253551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070253551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070253551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070253551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070253551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070253551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070253551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070253551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070253551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070253551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070253551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070253551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070253551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070253551 ""}  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1568070253551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4kl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4kl1 " "Found entity 1: altsyncram_4kl1" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/altsyncram_4kl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070253587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070253587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4kl1 niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_dc_data_module:niosHello_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated " "Elaborating entity \"altsyncram_4kl1\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_dc_data_module:niosHello_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070253588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_dc_victim_module niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_dc_victim_module:niosHello_nios2_gen2_0_cpu_dc_victim " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_dc_victim_module\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_dc_victim_module:niosHello_nios2_gen2_0_cpu_dc_victim\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "niosHello_nios2_gen2_0_cpu_dc_victim" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 9398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070253648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_dc_victim_module:niosHello_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_dc_victim_module:niosHello_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070253655 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_dc_victim_module:niosHello_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_dc_victim_module:niosHello_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070253661 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_dc_victim_module:niosHello_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Instantiated megafunction \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_dc_victim_module:niosHello_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070253661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070253661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070253661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070253661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070253661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070253661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070253661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070253661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070253661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070253661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070253661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070253661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070253661 ""}  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1568070253661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/altsyncram_baj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070253697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070253697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_dc_victim_module:niosHello_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_dc_victim_module:niosHello_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070253697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_nios2_oci niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "the_niosHello_nios2_gen2_0_cpu_nios2_oci" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 10151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070253756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_nios2_oci_debug niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_debug:the_niosHello_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_debug:the_niosHello_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "the_niosHello_nios2_gen2_0_cpu_nios2_oci_debug" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070253819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_debug:the_niosHello_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_debug:the_niosHello_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070253830 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_debug:the_niosHello_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_debug:the_niosHello_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070253833 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_debug:the_niosHello_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_debug:the_niosHello_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070253833 ""}  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1568070253833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_nios2_oci_break niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_break:the_niosHello_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_break:the_niosHello_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "the_niosHello_nios2_gen2_0_cpu_nios2_oci_break" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070253879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_nios2_oci_xbrk niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_xbrk:the_niosHello_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_xbrk:the_niosHello_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "the_niosHello_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070253966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_nios2_oci_dbrk niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_dbrk:the_niosHello_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_dbrk:the_niosHello_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "the_niosHello_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070254015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_nios2_oci_itrace niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_itrace:the_niosHello_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_itrace:the_niosHello_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "the_niosHello_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070254064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_nios2_oci_dtrace niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_dtrace:the_niosHello_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_dtrace:the_niosHello_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "the_niosHello_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070254113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_nios2_oci_td_mode niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_dtrace:the_niosHello_nios2_gen2_0_cpu_nios2_oci_dtrace\|niosHello_nios2_gen2_0_cpu_nios2_oci_td_mode:niosHello_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_dtrace:the_niosHello_nios2_gen2_0_cpu_nios2_oci_dtrace\|niosHello_nios2_gen2_0_cpu_nios2_oci_td_mode:niosHello_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "niosHello_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070254213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_nios2_oci_fifo niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosHello_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosHello_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "the_niosHello_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070254260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosHello_nios2_gen2_0_cpu_nios2_oci_fifo\|niosHello_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_niosHello_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosHello_nios2_gen2_0_cpu_nios2_oci_fifo\|niosHello_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_niosHello_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "the_niosHello_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070254328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosHello_nios2_gen2_0_cpu_nios2_oci_fifo\|niosHello_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_niosHello_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosHello_nios2_gen2_0_cpu_nios2_oci_fifo\|niosHello_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_niosHello_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "the_niosHello_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070254375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosHello_nios2_gen2_0_cpu_nios2_oci_fifo\|niosHello_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_niosHello_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosHello_nios2_gen2_0_cpu_nios2_oci_fifo\|niosHello_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_niosHello_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "the_niosHello_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070254422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_nios2_oci_pib niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_pib:the_niosHello_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_pib:the_niosHello_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "the_niosHello_nios2_gen2_0_cpu_nios2_oci_pib" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070254469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_nios2_oci_im niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_im:the_niosHello_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_im:the_niosHello_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "the_niosHello_nios2_gen2_0_cpu_nios2_oci_im" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070254516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_nios2_avalon_reg niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosHello_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosHello_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "the_niosHello_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070254565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_nios2_ocimem niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_ocimem:the_niosHello_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_ocimem:the_niosHello_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "the_niosHello_nios2_gen2_0_cpu_nios2_ocimem" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070254615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_ociram_sp_ram_module niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_ocimem:the_niosHello_nios2_gen2_0_cpu_nios2_ocimem\|niosHello_nios2_gen2_0_cpu_ociram_sp_ram_module:niosHello_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_ocimem:the_niosHello_nios2_gen2_0_cpu_nios2_ocimem\|niosHello_nios2_gen2_0_cpu_ociram_sp_ram_module:niosHello_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "niosHello_nios2_gen2_0_cpu_ociram_sp_ram" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070254672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_ocimem:the_niosHello_nios2_gen2_0_cpu_nios2_ocimem\|niosHello_nios2_gen2_0_cpu_ociram_sp_ram_module:niosHello_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_ocimem:the_niosHello_nios2_gen2_0_cpu_nios2_ocimem\|niosHello_nios2_gen2_0_cpu_ociram_sp_ram_module:niosHello_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070254679 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_ocimem:the_niosHello_nios2_gen2_0_cpu_nios2_ocimem\|niosHello_nios2_gen2_0_cpu_ociram_sp_ram_module:niosHello_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_ocimem:the_niosHello_nios2_gen2_0_cpu_nios2_ocimem\|niosHello_nios2_gen2_0_cpu_ociram_sp_ram_module:niosHello_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070254686 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_ocimem:the_niosHello_nios2_gen2_0_cpu_nios2_ocimem\|niosHello_nios2_gen2_0_cpu_ociram_sp_ram_module:niosHello_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_ocimem:the_niosHello_nios2_gen2_0_cpu_nios2_ocimem\|niosHello_nios2_gen2_0_cpu_ociram_sp_ram_module:niosHello_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070254686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070254686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070254686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070254686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070254686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070254686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070254686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070254686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070254686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070254686 ""}  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1568070254686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070254739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070254739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_ocimem:the_niosHello_nios2_gen2_0_cpu_nios2_ocimem\|niosHello_nios2_gen2_0_cpu_ociram_sp_ram_module:niosHello_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_ocimem:the_niosHello_nios2_gen2_0_cpu_nios2_ocimem\|niosHello_nios2_gen2_0_cpu_ociram_sp_ram_module:niosHello_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070254740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_debug_slave_wrapper niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosHello_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosHello_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "the_niosHello_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070254767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_debug_slave_tck niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosHello_nios2_gen2_0_cpu_debug_slave_wrapper\|niosHello_nios2_gen2_0_cpu_debug_slave_tck:the_niosHello_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosHello_nios2_gen2_0_cpu_debug_slave_wrapper\|niosHello_nios2_gen2_0_cpu_debug_slave_tck:the_niosHello_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_niosHello_nios2_gen2_0_cpu_debug_slave_tck" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070254778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_debug_slave_sysclk niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosHello_nios2_gen2_0_cpu_debug_slave_wrapper\|niosHello_nios2_gen2_0_cpu_debug_slave_sysclk:the_niosHello_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosHello_nios2_gen2_0_cpu_debug_slave_wrapper\|niosHello_nios2_gen2_0_cpu_debug_slave_sysclk:the_niosHello_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_niosHello_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070254808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosHello_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosHello_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosHello_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosHello_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_wrapper.v" "niosHello_nios2_gen2_0_cpu_debug_slave_phy" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070254839 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosHello_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosHello_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosHello_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosHello_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070254844 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosHello_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosHello_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosHello_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosHello_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070254844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070254844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070254844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070254844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070254844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070254844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070254844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070254844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070254844 ""}  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1568070254844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosHello_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosHello_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosHello_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosHello_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070254846 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosHello_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosHello_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosHello_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosHello_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosHello_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosHello_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosHello_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosHello_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070254852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosHello_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosHello_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosHello_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosHello_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070254854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosHello_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosHello_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosHello_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosHello_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070254862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_onchip_memory2_0 niosHello:u0\|niosHello_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"niosHello_onchip_memory2_0\" for hierarchy \"niosHello:u0\|niosHello_onchip_memory2_0:onchip_memory2_0\"" {  } { { "niosHello/synthesis/niosHello.v" "onchip_memory2_0" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/niosHello.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070254872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosHello:u0\|niosHello_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosHello:u0\|niosHello_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "niosHello/synthesis/submodules/niosHello_onchip_memory2_0.v" "the_altsyncram" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070254886 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosHello:u0\|niosHello_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "niosHello/synthesis/submodules/niosHello_onchip_memory2_0.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070254898 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosHello:u0\|niosHello_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"niosHello:u0\|niosHello_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070254898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file niosHello_onchip_memory2_0.hex " "Parameter \"init_file\" = \"niosHello_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070254898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070254898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 25000 " "Parameter \"maximum_depth\" = \"25000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070254898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 25000 " "Parameter \"numwords_a\" = \"25000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070254898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070254898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070254898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070254898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070254898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070254898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070254898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070254898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070254898 ""}  } { { "niosHello/synthesis/submodules/niosHello_onchip_memory2_0.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1568070254898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8ln1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8ln1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8ln1 " "Found entity 1: altsyncram_8ln1" {  } { { "db/altsyncram_8ln1.tdf" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/altsyncram_8ln1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070254993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070254993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8ln1 niosHello:u0\|niosHello_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_8ln1:auto_generated " "Elaborating entity \"altsyncram_8ln1\" for hierarchy \"niosHello:u0\|niosHello_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_8ln1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070254994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/decode_8la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070256323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070256323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la niosHello:u0\|niosHello_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_8ln1:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"niosHello:u0\|niosHello_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_8ln1:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_8ln1.tdf" "decode3" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/altsyncram_8ln1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070256325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/mux_5hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070256399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070256399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb niosHello:u0\|niosHello_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_8ln1:auto_generated\|mux_5hb:mux2 " "Elaborating entity \"mux_5hb\" for hierarchy \"niosHello:u0\|niosHello_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_8ln1:auto_generated\|mux_5hb:mux2\"" {  } { { "db/altsyncram_8ln1.tdf" "mux2" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/altsyncram_8ln1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070256401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_onchip_memory2_1 niosHello:u0\|niosHello_onchip_memory2_1:onchip_memory2_1 " "Elaborating entity \"niosHello_onchip_memory2_1\" for hierarchy \"niosHello:u0\|niosHello_onchip_memory2_1:onchip_memory2_1\"" {  } { { "niosHello/synthesis/niosHello.v" "onchip_memory2_1" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/niosHello.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070256495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosHello:u0\|niosHello_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosHello:u0\|niosHello_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\"" {  } { { "niosHello/synthesis/submodules/niosHello_onchip_memory2_1.v" "the_altsyncram" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_onchip_memory2_1.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070256509 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosHello:u0\|niosHello_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\"" {  } { { "niosHello/synthesis/submodules/niosHello_onchip_memory2_1.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_onchip_memory2_1.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070256520 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosHello:u0\|niosHello_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram " "Instantiated megafunction \"niosHello:u0\|niosHello_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070256521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file niosHello_onchip_memory2_1.hex " "Parameter \"init_file\" = \"niosHello_onchip_memory2_1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070256521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070256521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 30000 " "Parameter \"maximum_depth\" = \"30000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070256521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 30000 " "Parameter \"numwords_a\" = \"30000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070256521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070256521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070256521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070256521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070256521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070256521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070256521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070256521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568070256521 ""}  } { { "niosHello/synthesis/submodules/niosHello_onchip_memory2_1.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_onchip_memory2_1.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1568070256521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1ln1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1ln1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1ln1 " "Found entity 1: altsyncram_1ln1" {  } { { "db/altsyncram_1ln1.tdf" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/altsyncram_1ln1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070256617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070256617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1ln1 niosHello:u0\|niosHello_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_1ln1:auto_generated " "Elaborating entity \"altsyncram_1ln1\" for hierarchy \"niosHello:u0\|niosHello_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_1ln1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070256618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "peripheral_LED niosHello:u0\|peripheral_LED:peripheral_led_0 " "Elaborating entity \"peripheral_LED\" for hierarchy \"niosHello:u0\|peripheral_LED:peripheral_led_0\"" {  } { { "niosHello/synthesis/niosHello.v" "peripheral_led_0" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/niosHello.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070257434 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "avs_readdata peripheral_LED.vhd(22) " "VHDL Signal Declaration warning at peripheral_LED.vhd(22): used explicit default value for signal \"avs_readdata\" because signal was never assigned a value" {  } { { "niosHello/synthesis/submodules/peripheral_LED.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_LED.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1568070257435 "|topLevel|niosHello:u0|peripheral_LED:peripheral_led_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset peripheral_LED.vhd(33) " "VHDL Process Statement warning at peripheral_LED.vhd(33): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "niosHello/synthesis/submodules/peripheral_LED.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_LED.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1568070257435 "|topLevel|niosHello:u0|peripheral_LED:peripheral_led_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_pio_1 niosHello:u0\|niosHello_pio_1:pio_1 " "Elaborating entity \"niosHello_pio_1\" for hierarchy \"niosHello:u0\|niosHello_pio_1:pio_1\"" {  } { { "niosHello/synthesis/niosHello.v" "pio_1" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/niosHello.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070257438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_mm_interconnect_0 niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"niosHello_mm_interconnect_0\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\"" {  } { { "niosHello/synthesis/niosHello.v" "mm_interconnect_0" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/niosHello.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070257442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070257603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070257611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070257620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:peripheral_led_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:peripheral_led_0_avalon_slave_0_translator\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "peripheral_led_0_avalon_slave_0_translator" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070257629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070257639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070257648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_1_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_1_s1_translator\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "pio_1_s1_translator" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070257657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 1106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070257667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 1187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070257675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 1271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070257683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "niosHello/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070257695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 1312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070257703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_mm_interconnect_0_router niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_router:router " "Elaborating entity \"niosHello_mm_interconnect_0_router\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_router:router\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "router" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 1953 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070257738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_mm_interconnect_0_router_default_decode niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_router:router\|niosHello_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"niosHello_mm_interconnect_0_router_default_decode\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_router:router\|niosHello_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070257755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_mm_interconnect_0_router_001 niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"niosHello_mm_interconnect_0_router_001\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_router_001:router_001\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "router_001" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 1969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070257757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_mm_interconnect_0_router_001_default_decode niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_router_001:router_001\|niosHello_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"niosHello_mm_interconnect_0_router_001_default_decode\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_router_001:router_001\|niosHello_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070257770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_mm_interconnect_0_router_002 niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"niosHello_mm_interconnect_0_router_002\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_router_002:router_002\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "router_002" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 1985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070257772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_mm_interconnect_0_router_002_default_decode niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_router_002:router_002\|niosHello_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"niosHello_mm_interconnect_0_router_002_default_decode\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_router_002:router_002\|niosHello_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070257777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_mm_interconnect_0_router_003 niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"niosHello_mm_interconnect_0_router_003\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_router_003:router_003\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "router_003" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 2001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070257779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_mm_interconnect_0_router_003_default_decode niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_router_003:router_003\|niosHello_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"niosHello_mm_interconnect_0_router_003_default_decode\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_router_003:router_003\|niosHello_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070257784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "nios2_gen2_0_data_master_limiter" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 2115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070257792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_mm_interconnect_0_cmd_demux niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"niosHello_mm_interconnect_0_cmd_demux\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "cmd_demux" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 2212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070257822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_mm_interconnect_0_cmd_demux_001 niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"niosHello_mm_interconnect_0_cmd_demux_001\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 2241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070257832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_mm_interconnect_0_cmd_mux niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"niosHello_mm_interconnect_0_cmd_mux\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "cmd_mux" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 2258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070257839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_mm_interconnect_0_cmd_mux_001 niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"niosHello_mm_interconnect_0_cmd_mux_001\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "cmd_mux_001" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 2281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070257843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070257852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "niosHello/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070257855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_mm_interconnect_0_rsp_demux niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"niosHello_mm_interconnect_0_rsp_demux\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "rsp_demux" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 2378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070257864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_mm_interconnect_0_rsp_demux_001 niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"niosHello_mm_interconnect_0_rsp_demux_001\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "rsp_demux_001" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 2401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070257868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_mm_interconnect_0_rsp_mux niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"niosHello_mm_interconnect_0_rsp_mux\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "rsp_mux" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 2528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070257876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070257897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "niosHello/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070257900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_mm_interconnect_0_rsp_mux_001 niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"niosHello_mm_interconnect_0_rsp_mux_001\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 2557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070257902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070257913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "niosHello/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070257916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_mm_interconnect_0_avalon_st_adapter niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"niosHello_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 2586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070257920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_mm_interconnect_0_avalon_st_adapter_error_adapter_0 niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|niosHello_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"niosHello_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|niosHello_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070257923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_irq_mapper niosHello:u0\|niosHello_irq_mapper:irq_mapper " "Elaborating entity \"niosHello_irq_mapper\" for hierarchy \"niosHello:u0\|niosHello_irq_mapper:irq_mapper\"" {  } { { "niosHello/synthesis/niosHello.v" "irq_mapper" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/niosHello.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070257933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller niosHello:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"niosHello:u0\|altera_reset_controller:rst_controller\"" {  } { { "niosHello/synthesis/niosHello.v" "rst_controller" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/niosHello.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070257935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer niosHello:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"niosHello:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "niosHello/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070257940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer niosHello:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"niosHello:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "niosHello/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070257942 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_niosHello_nios2_gen2_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_niosHello_nios2_gen2_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "the_niosHello_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1568070259279 "|topLevel|niosHello:u0|niosHello_nios2_gen2_0:nios2_gen2_0|niosHello_nios2_gen2_0_cpu:cpu|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci|niosHello_nios2_gen2_0_cpu_nios2_oci_itrace:the_niosHello_nios2_gen2_0_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1568070260262 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.09.09.20:04:23 Progress: Loading sldf68f3bfc/alt_sld_fab_wrapper_hw.tcl " "2019.09.09.20:04:23 Progress: Loading sldf68f3bfc/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070263844 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070265948 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070266145 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070267322 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070267609 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070267900 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070268226 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070268239 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070268240 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1568070268997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf68f3bfc/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf68f3bfc/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldf68f3bfc/alt_sld_fab.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/sldf68f3bfc/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070269291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070269291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf68f3bfc/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf68f3bfc/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldf68f3bfc/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/sldf68f3bfc/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070269426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070269426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf68f3bfc/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf68f3bfc/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldf68f3bfc/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/sldf68f3bfc/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070269427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070269427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf68f3bfc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf68f3bfc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldf68f3bfc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/sldf68f3bfc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070269530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070269530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf68f3bfc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldf68f3bfc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldf68f3bfc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/sldf68f3bfc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070269658 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldf68f3bfc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/sldf68f3bfc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070269658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070269658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf68f3bfc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf68f3bfc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldf68f3bfc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/sldf68f3bfc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568070269773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070269773 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1568070275048 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "fpga_led_pio\[4\] GND " "Pin \"fpga_led_pio\[4\]\" is stuck at GND" {  } { { "topLevel.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/topLevel.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568070276784 "|topLevel|fpga_led_pio[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fpga_led_pio\[5\] GND " "Pin \"fpga_led_pio\[5\]\" is stuck at GND" {  } { { "topLevel.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/topLevel.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568070276784 "|topLevel|fpga_led_pio[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1568070276784 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070277062 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "48 " "48 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1568070278886 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070279238 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/output_files/Tutorial-FPGA-NIOS-IP.map.smsg " "Generated suppressed messages file /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/output_files/Tutorial-FPGA-NIOS-IP.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070279807 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1568070281407 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568070281407 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3659 " "Implemented 3659 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1568070282594 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1568070282594 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3147 " "Implemented 3147 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1568070282594 ""} { "Info" "ICUT_CUT_TM_RAMS" "491 " "Implemented 491 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1568070282594 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1568070282594 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1568070282594 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1214 " "Peak virtual memory: 1214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1568070282629 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep  9 20:04:42 2019 " "Processing ended: Mon Sep  9 20:04:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1568070282629 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:03 " "Elapsed time: 00:01:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1568070282629 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:04 " "Total CPU time (on all processors): 00:02:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1568070282629 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1568070282629 ""}
