// Seed: 2235205364
module module_0 (
    output uwire id_0,
    output uwire id_1,
    input wire id_2,
    output tri1 id_3,
    output tri id_4,
    input supply1 id_5,
    output tri0 id_6,
    output wire id_7,
    input wire id_8,
    input supply1 id_9,
    output uwire id_10
);
  logic [1 : -1] id_12;
  wire id_13;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    output wire id_2
);
  parameter id_4 = -1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_1,
      id_0,
      id_2
  );
  logic id_5;
endmodule
