{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 28 10:52:21 2023 " "Info: Processing started: Tue Nov 28 10:52:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AdderSubtractor -c AdderSubtractor --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off AdderSubtractor -c AdderSubtractor --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addersubtractor.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file addersubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AdderSubtractor-AdderSubtractor_arc " "Info: Found design unit 1: AdderSubtractor-AdderSubtractor_arc" {  } { { "AdderSubtractor.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/AdderSubtractor.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 AdderSubtractor " "Info: Found entity 1: AdderSubtractor" {  } { { "AdderSubtractor.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/AdderSubtractor.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-FSM_arc " "Info: Found design unit 1: FSM-FSM_arc" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Info: Found entity 1: FSM" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "AdderSubtractor " "Info: Elaborating entity \"AdderSubtractor\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Out_int AdderSubtractor.vhd(94) " "Warning (10492): VHDL Process Statement warning at AdderSubtractor.vhd(94): signal \"Out_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AdderSubtractor.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/AdderSubtractor.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Out_int AdderSubtractor.vhd(95) " "Warning (10492): VHDL Process Statement warning at AdderSubtractor.vhd(95): signal \"Out_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AdderSubtractor.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/AdderSubtractor.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Out_int AdderSubtractor.vhd(98) " "Warning (10492): VHDL Process Statement warning at AdderSubtractor.vhd(98): signal \"Out_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AdderSubtractor.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/AdderSubtractor.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:FSM_AdderSubtractor " "Info: Elaborating entity \"FSM\" for hierarchy \"FSM:FSM_AdderSubtractor\"" {  } { { "AdderSubtractor.vhd" "FSM_AdderSubtractor" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/AdderSubtractor.vhd" 63 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pin FSM.vhd(84) " "Warning (10492): VHDL Process Statement warning at FSM.vhd(84): signal \"Pin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Qin FSM.vhd(85) " "Warning (10492): VHDL Process Statement warning at FSM.vhd(85): signal \"Qin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "P FSM.vhd(79) " "Warning (10631): VHDL Process Statement warning at FSM.vhd(79): inferring latch(es) for signal or variable \"P\", which holds its previous value in one or more paths through the process" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Q FSM.vhd(79) " "Warning (10631): VHDL Process Statement warning at FSM.vhd(79): inferring latch(es) for signal or variable \"Q\", which holds its previous value in one or more paths through the process" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[0\] FSM.vhd(79) " "Info (10041): Inferred latch for \"Q\[0\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[1\] FSM.vhd(79) " "Info (10041): Inferred latch for \"Q\[1\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[2\] FSM.vhd(79) " "Info (10041): Inferred latch for \"Q\[2\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[3\] FSM.vhd(79) " "Info (10041): Inferred latch for \"Q\[3\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[4\] FSM.vhd(79) " "Info (10041): Inferred latch for \"Q\[4\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[5\] FSM.vhd(79) " "Info (10041): Inferred latch for \"Q\[5\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[6\] FSM.vhd(79) " "Info (10041): Inferred latch for \"Q\[6\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[7\] FSM.vhd(79) " "Info (10041): Inferred latch for \"Q\[7\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[8\] FSM.vhd(79) " "Info (10041): Inferred latch for \"Q\[8\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[9\] FSM.vhd(79) " "Info (10041): Inferred latch for \"Q\[9\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[10\] FSM.vhd(79) " "Info (10041): Inferred latch for \"Q\[10\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[11\] FSM.vhd(79) " "Info (10041): Inferred latch for \"Q\[11\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[12\] FSM.vhd(79) " "Info (10041): Inferred latch for \"Q\[12\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[13\] FSM.vhd(79) " "Info (10041): Inferred latch for \"Q\[13\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[14\] FSM.vhd(79) " "Info (10041): Inferred latch for \"Q\[14\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[15\] FSM.vhd(79) " "Info (10041): Inferred latch for \"Q\[15\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[16\] FSM.vhd(79) " "Info (10041): Inferred latch for \"Q\[16\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[17\] FSM.vhd(79) " "Info (10041): Inferred latch for \"Q\[17\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[18\] FSM.vhd(79) " "Info (10041): Inferred latch for \"Q\[18\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[19\] FSM.vhd(79) " "Info (10041): Inferred latch for \"Q\[19\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[20\] FSM.vhd(79) " "Info (10041): Inferred latch for \"Q\[20\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[21\] FSM.vhd(79) " "Info (10041): Inferred latch for \"Q\[21\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[22\] FSM.vhd(79) " "Info (10041): Inferred latch for \"Q\[22\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[23\] FSM.vhd(79) " "Info (10041): Inferred latch for \"Q\[23\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[24\] FSM.vhd(79) " "Info (10041): Inferred latch for \"Q\[24\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[25\] FSM.vhd(79) " "Info (10041): Inferred latch for \"Q\[25\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[26\] FSM.vhd(79) " "Info (10041): Inferred latch for \"Q\[26\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[27\] FSM.vhd(79) " "Info (10041): Inferred latch for \"Q\[27\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[28\] FSM.vhd(79) " "Info (10041): Inferred latch for \"Q\[28\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[29\] FSM.vhd(79) " "Info (10041): Inferred latch for \"Q\[29\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[30\] FSM.vhd(79) " "Info (10041): Inferred latch for \"Q\[30\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[31\] FSM.vhd(79) " "Info (10041): Inferred latch for \"Q\[31\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[32\] FSM.vhd(79) " "Info (10041): Inferred latch for \"Q\[32\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[33\] FSM.vhd(79) " "Info (10041): Inferred latch for \"Q\[33\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[34\] FSM.vhd(79) " "Info (10041): Inferred latch for \"Q\[34\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[35\] FSM.vhd(79) " "Info (10041): Inferred latch for \"Q\[35\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[36\] FSM.vhd(79) " "Info (10041): Inferred latch for \"Q\[36\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[37\] FSM.vhd(79) " "Info (10041): Inferred latch for \"Q\[37\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[38\] FSM.vhd(79) " "Info (10041): Inferred latch for \"Q\[38\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[39\] FSM.vhd(79) " "Info (10041): Inferred latch for \"Q\[39\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[0\] FSM.vhd(79) " "Info (10041): Inferred latch for \"P\[0\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[1\] FSM.vhd(79) " "Info (10041): Inferred latch for \"P\[1\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[2\] FSM.vhd(79) " "Info (10041): Inferred latch for \"P\[2\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[3\] FSM.vhd(79) " "Info (10041): Inferred latch for \"P\[3\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[4\] FSM.vhd(79) " "Info (10041): Inferred latch for \"P\[4\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[5\] FSM.vhd(79) " "Info (10041): Inferred latch for \"P\[5\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[6\] FSM.vhd(79) " "Info (10041): Inferred latch for \"P\[6\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[7\] FSM.vhd(79) " "Info (10041): Inferred latch for \"P\[7\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[8\] FSM.vhd(79) " "Info (10041): Inferred latch for \"P\[8\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[9\] FSM.vhd(79) " "Info (10041): Inferred latch for \"P\[9\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[10\] FSM.vhd(79) " "Info (10041): Inferred latch for \"P\[10\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[11\] FSM.vhd(79) " "Info (10041): Inferred latch for \"P\[11\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[12\] FSM.vhd(79) " "Info (10041): Inferred latch for \"P\[12\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[13\] FSM.vhd(79) " "Info (10041): Inferred latch for \"P\[13\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[14\] FSM.vhd(79) " "Info (10041): Inferred latch for \"P\[14\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[15\] FSM.vhd(79) " "Info (10041): Inferred latch for \"P\[15\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[16\] FSM.vhd(79) " "Info (10041): Inferred latch for \"P\[16\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[17\] FSM.vhd(79) " "Info (10041): Inferred latch for \"P\[17\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[18\] FSM.vhd(79) " "Info (10041): Inferred latch for \"P\[18\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[19\] FSM.vhd(79) " "Info (10041): Inferred latch for \"P\[19\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[20\] FSM.vhd(79) " "Info (10041): Inferred latch for \"P\[20\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[21\] FSM.vhd(79) " "Info (10041): Inferred latch for \"P\[21\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[22\] FSM.vhd(79) " "Info (10041): Inferred latch for \"P\[22\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[23\] FSM.vhd(79) " "Info (10041): Inferred latch for \"P\[23\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[24\] FSM.vhd(79) " "Info (10041): Inferred latch for \"P\[24\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[25\] FSM.vhd(79) " "Info (10041): Inferred latch for \"P\[25\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[26\] FSM.vhd(79) " "Info (10041): Inferred latch for \"P\[26\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[27\] FSM.vhd(79) " "Info (10041): Inferred latch for \"P\[27\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[28\] FSM.vhd(79) " "Info (10041): Inferred latch for \"P\[28\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[29\] FSM.vhd(79) " "Info (10041): Inferred latch for \"P\[29\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[30\] FSM.vhd(79) " "Info (10041): Inferred latch for \"P\[30\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[31\] FSM.vhd(79) " "Info (10041): Inferred latch for \"P\[31\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[32\] FSM.vhd(79) " "Info (10041): Inferred latch for \"P\[32\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[33\] FSM.vhd(79) " "Info (10041): Inferred latch for \"P\[33\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[34\] FSM.vhd(79) " "Info (10041): Inferred latch for \"P\[34\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[35\] FSM.vhd(79) " "Info (10041): Inferred latch for \"P\[35\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[36\] FSM.vhd(79) " "Info (10041): Inferred latch for \"P\[36\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[37\] FSM.vhd(79) " "Info (10041): Inferred latch for \"P\[37\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[38\] FSM.vhd(79) " "Info (10041): Inferred latch for \"P\[38\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[39\] FSM.vhd(79) " "Info (10041): Inferred latch for \"P\[39\]\" at FSM.vhd(79)" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "mux21.vhd 2 1 " "Warning: Using design file mux21.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux21-Behavior " "Info: Found design unit 1: mux21-Behavior" {  } { { "mux21.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/mux21.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux21 " "Info: Found entity 1: mux21" {  } { { "mux21.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/mux21.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21 FSM:FSM_AdderSubtractor\|mux21:OUTP " "Info: Elaborating entity \"mux21\" for hierarchy \"FSM:FSM_AdderSubtractor\|mux21:OUTP\"" {  } { { "FSM.vhd" "OUTP" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 67 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "s2comp.vhd 2 1 " "Warning: Using design file s2comp.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 S2Comp-S2Compp_arc " "Info: Found design unit 1: S2Comp-S2Compp_arc" {  } { { "s2comp.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/s2comp.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 S2Comp " "Info: Found entity 1: S2Comp" {  } { { "s2comp.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/s2comp.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S2Comp FSM:FSM_AdderSubtractor\|S2Comp:COMP_P " "Info: Elaborating entity \"S2Comp\" for hierarchy \"FSM:FSM_AdderSubtractor\|S2Comp:COMP_P\"" {  } { { "FSM.vhd" "COMP_P" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 72 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "adderfsm.vhd 2 1 " "Warning: Using design file adderfsm.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adderFSM-adderFSM_arc " "Info: Found design unit 1: adderFSM-adderFSM_arc" {  } { { "adderfsm.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/adderfsm.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 adderFSM " "Info: Found entity 1: adderFSM" {  } { { "adderfsm.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/adderfsm.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adderFSM adderFSM:AdderFSMBlok " "Info: Elaborating entity \"adderFSM\" for hierarchy \"adderFSM:AdderFSMBlok\"" {  } { { "AdderSubtractor.vhd" "AdderFSMBlok" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/AdderSubtractor.vhd" 79 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "high adderfsm.vhd(43) " "Warning (10540): VHDL Signal Declaration warning at adderfsm.vhd(43): used explicit default value for signal \"high\" because signal was never assigned a value" {  } { { "adderfsm.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/adderfsm.vhd" 43 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "low adderfsm.vhd(44) " "Warning (10540): VHDL Signal Declaration warning at adderfsm.vhd(44): used explicit default value for signal \"low\" because signal was never assigned a value" {  } { { "adderfsm.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/adderfsm.vhd" 44 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count adderfsm.vhd(135) " "Warning (10492): VHDL Process Statement warning at adderfsm.vhd(135): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adderfsm.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/adderfsm.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "QA adderfsm.vhd(152) " "Warning (10492): VHDL Process Statement warning at adderfsm.vhd(152): signal \"QA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adderfsm.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/adderfsm.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "QB adderfsm.vhd(152) " "Warning (10492): VHDL Process Statement warning at adderfsm.vhd(152): signal \"QB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adderfsm.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/adderfsm.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "QA adderfsm.vhd(157) " "Warning (10492): VHDL Process Statement warning at adderfsm.vhd(157): signal \"QA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adderfsm.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/adderfsm.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "QB adderfsm.vhd(157) " "Warning (10492): VHDL Process Statement warning at adderfsm.vhd(157): signal \"QB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adderfsm.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/adderfsm.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "QA adderfsm.vhd(162) " "Warning (10492): VHDL Process Statement warning at adderfsm.vhd(162): signal \"QA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adderfsm.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/adderfsm.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "QB adderfsm.vhd(162) " "Warning (10492): VHDL Process Statement warning at adderfsm.vhd(162): signal \"QB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adderfsm.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/adderfsm.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "QA adderfsm.vhd(167) " "Warning (10492): VHDL Process Statement warning at adderfsm.vhd(167): signal \"QA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adderfsm.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/adderfsm.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "QB adderfsm.vhd(167) " "Warning (10492): VHDL Process Statement warning at adderfsm.vhd(167): signal \"QB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adderfsm.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/adderfsm.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "registerserial.vhd 2 1 " "Warning: Using design file registerserial.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterSerial-register_arc " "Info: Found design unit 1: RegisterSerial-register_arc" {  } { { "registerserial.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/registerserial.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegisterSerial " "Info: Found entity 1: RegisterSerial" {  } { { "registerserial.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/registerserial.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterSerial adderFSM:AdderFSMBlok\|RegisterSerial:RegA " "Info: Elaborating entity \"RegisterSerial\" for hierarchy \"adderFSM:AdderFSMBlok\|RegisterSerial:RegA\"" {  } { { "adderfsm.vhd" "RegA" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/adderfsm.vhd" 52 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 22 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "244 " "Info: Peak virtual memory: 244 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 28 10:52:23 2023 " "Info: Processing ended: Tue Nov 28 10:52:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
