5 18 101 4 main.adder
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (adder1) 2 -i (main.adder.bit0) 2 -vcd (merge8.2b.vcd) 2 -o (merge8.2b.cdd) 2 -v (merge8.2b.v) 2 -y (lib) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
15 main 0
15 main.adder 0
3 0 adder1 "main.adder.bit0" 0 lib/adder1.v 1 18 1
2 1 1 15 f000f 2 100c 0 0 1 1 b
2 2 1 15 b000b 1 1004 0 0 1 1 a
2 3 2 15 b000f 2 10cc 1 2 1 18 0 1 1 1 0 0
2 4 1 15 70007 0 1410 0 0 1 1 z
2 5 35 15 7000f 3 e 3 4
2 6 1 16 f000f 2 100c 0 0 1 1 b
2 7 1 16 b000b 1 1004 0 0 1 1 a
2 8 8 16 b000f 2 10c4 6 7 1 18 0 1 1 1 0 0
2 9 1 16 70007 0 1410 0 0 1 1 c
2 10 35 16 7000f 2 6 8 9
1 a 1 8 7 1 0 0 0 1 17 1 1 0 0 0 0
1 b 2 9 7 1 0 0 0 1 17 1 1 0 1 0 0
1 c 3 10 20008 1 0 0 0 1 17 1 1 0 0 0 0
1 z 4 11 20009 1 0 0 0 1 17 1 1 0 1 0 0
4 5 15 7 f 5 5 5
4 10 16 7 f 10 10 10
