library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity note_mux is
	port 
	(
		entrada : in	std_logic_vector(7 downto 0);
		sel : in	std_logic_vector(7 downto 0);
		salida : out std_logic
	);

end entity;

architecture rtl of note_mux is
begin

	with sel select:
		salida <= entrada(0)	when	"00000001",
					 entrada(1) when	"00000010",
					 entrada(2) when	"00000100",
					 entrada(3) when	"00001000",
					 entrada(4) when	"00010000",
					 entrada(5) when	"00100000",
					 entrada(6)	when	"01000000",
					 entrada(7)	when	"10000000",
					 "00000000" when others;
end rtl;
