module fmmu_test1(
    input [31:0] sub_address,
    input [7:0] sub_len,
    input subdv,
   // input clk,
   // input RSTN,
    input [15:0] fmmu_physical_address_start,
    input [31:0] fmmu_logic_address_start,
    input [7:0] fmmu_logic_length,
    output reg [15:0] bus_address,
    output reg [7:0] fmmu_map_address_len
);
always@(sub_address or subdv or sub_len or fmmu_logic_address_start or fmmu_logic_length or fmmu_physical_address_start)begin

    bus_address = 16'b0;
    fmmu_map_address_len = 16'b0;
    if(subdv)
        // åˆ¤æ–­å­æŠ¥æ–‡é?»è¾‘åœ°å€åŒºä¸fmmué€»è¾‘åœ°å€åŒºçš„äº¤æ¥
        if(sub_address + {16'b0, sub_len} <= fmmu_logic_address_start || 
            sub_address >=  fmmu_logic_address_start + fmmu_logic_length )
            // ä¸fmmuæ˜ å°„
            bus_address = 16'b0;
        else if((sub_address >= fmmu_logic_address_start) && 
                (sub_address + {16'b0, sub_len} <= fmmu_logic_address_start + fmmu_logic_length))
            // å…¨éƒ¨æ˜ å°„ (æ³¨æ„ä½æ•°)
            begin
                bus_address =  sub_address - fmmu_logic_address_start + fmmu_physical_address_start;
                fmmu_map_address_len = sub_len;
            end
        else if(sub_address + {16'b0, sub_len} > fmmu_logic_address_start &&
                sub_address + {16'b0, sub_len} <= fmmu_logic_address_start + fmmu_logic_length && 
                sub_address < fmmu_logic_address_start)
            // éƒ¨åˆ†æ˜ å°„
            begin
                bus_address = fmmu_physical_address_start;
                fmmu_map_address_len = sub_address + {16'b0, sub_len} - fmmu_logic_address_start;
            end
        else if(sub_address >= fmmu_logic_address_start && 
                sub_address < fmmu_logic_address_start + fmmu_logic_length &&
                sub_address + {16'b0, sub_len} > fmmu_logic_address_start + fmmu_logic_length)
            // éƒ¨åˆ†æ˜ å°„
            begin
                bus_address = sub_address - fmmu_logic_address_start + fmmu_physical_address_start;
                fmmu_map_address_len = fmmu_logic_address_start + fmmu_logic_length - sub_address;
            end 
        else if(sub_address <= fmmu_logic_address_start && 
                sub_address + {16'b0, sub_len} >= fmmu_logic_address_start + fmmu_logic_length)
            // éƒ¨åˆ†æ˜ å°„
            begin
                bus_address = fmmu_physical_address_start;
                fmmu_map_address_len = fmmu_logic_length;
            end
    else
        begin
            bus_address = 16'b0;
            fmmu_map_address_len = 16'b0;
        end
end
endmodule