Startpoint: _20588_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _21686_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout       Cap      Slew     Delay      Time   Description
-------------------------------------------------------------------------------------
                    0.0000    0.0000    0.0000   clock clk (rise edge)
                              0.0000    0.0000   clock network delay (ideal)
                    0.0000    0.0000    0.0000 ^ _20588_/CLK (sky130_fd_sc_hd__dfxtp_1)
                    0.0241    0.1699    0.1699 ^ _20588_/Q (sky130_fd_sc_hd__dfxtp_1)
     1    0.0017                                 cntlr.core.CPU_Xreg_value_a5[17][0] (net)
                    0.0241    0.0000    0.1699 ^ _21686_/D (sky130_fd_sc_hd__dfxtp_1)
                                        0.1699   data arrival time

                    0.0000    0.0000    0.0000   clock clk (rise edge)
                              0.0000    0.0000   clock network delay (ideal)
                              0.0000    0.0000   clock reconvergence pessimism
                                        0.0000 ^ _21686_/CLK (sky130_fd_sc_hd__dfxtp_1)
                             -0.0176   -0.0176   library hold time
                                       -0.0176   data required time
-------------------------------------------------------------------------------------
                                       -0.0176   data required time
                                       -0.1699   data arrival time
-------------------------------------------------------------------------------------
                                        0.1875   slack (MET)


Startpoint: _21814_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _21110_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout       Cap      Slew     Delay      Time   Description
-------------------------------------------------------------------------------------
                    0.0000    0.0000    0.0000   clock clk (rise edge)
                              0.0000    0.0000   clock network delay (ideal)
                    0.0000    0.0000    0.0000 ^ _21814_/CLK (sky130_fd_sc_hd__dfxtp_1)
                    1.9749    1.5102    1.5102 ^ _21814_/Q (sky130_fd_sc_hd__dfxtp_1)
   113    0.2819                                 cntlr.core.CPU_reset_a3 (net)
                    1.9749    0.0000    1.5102 ^ _16633_/A (sky130_fd_sc_hd__clkinv_1)
                    5.9639    7.0322    8.5424 v _16633_/Y (sky130_fd_sc_hd__clkinv_1)
   913    1.5318                                 _2052_ (net)
                    5.9639    0.0000    8.5424 v _18710_/B (sky130_fd_sc_hd__nand3_1)
                    0.5676    1.1848    9.7272 ^ _18710_/Y (sky130_fd_sc_hd__nand3_1)
     1    0.0017                                 _1000_ (net)
                    0.5676    0.0000    9.7272 ^ _21110_/D (sky130_fd_sc_hd__dfxtp_1)
                                        9.7272   data arrival time

                    0.0000   10.0000   10.0000   clock clk (rise edge)
                              0.0000   10.0000   clock network delay (ideal)
                              0.0000   10.0000   clock reconvergence pessimism
                                       10.0000 ^ _21110_/CLK (sky130_fd_sc_hd__dfxtp_1)
                             -0.0699    9.9301   library setup time
                                        9.9301   data required time
-------------------------------------------------------------------------------------
                                        9.9301   data required time
                                       -9.7272   data arrival time
-------------------------------------------------------------------------------------
                                        0.2030   slack (MET)


