{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1746143564635 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746143564636 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May  1 17:52:44 2025 " "Processing started: Thu May  1 17:52:44 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746143564636 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1746143564636 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Tarea1 -c Tarea1 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Tarea1 -c Tarea1 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1746143564636 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1746143564851 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1746143564851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "tb.sv" "" { Text "C:/Users/AlePene/Documents/GitHub/ASM_Tarea1/tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746143569663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746143569663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_estructural.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor_estructural.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_estructural " "Found entity 1: xor_estructural" {  } { { "xor_estructural.sv" "" { Text "C:/Users/AlePene/Documents/GitHub/ASM_Tarea1/xor_estructural.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746143569664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746143569664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_parcial.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador_parcial.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador_parcial " "Found entity 1: sumador_parcial" {  } { { "sumador_parcial.sv" "" { Text "C:/Users/AlePene/Documents/GitHub/ASM_Tarea1/sumador_parcial.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746143569665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746143569665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.sv 1 1 " "Found 1 design units, including 1 entities, in source file flipflop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "flipflop.sv" "" { Text "C:/Users/AlePene/Documents/GitHub/ASM_Tarea1/flipflop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746143569665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746143569665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador_7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file decodificador_7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decodificador_7seg " "Found entity 1: decodificador_7seg" {  } { { "decodificador_7seg.sv" "" { Text "C:/Users/AlePene/Documents/GitHub/ASM_Tarea1/decodificador_7seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746143569666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746143569666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/Users/AlePene/Documents/GitHub/ASM_Tarea1/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746143569667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746143569667 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1746143569681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador_parcial sumador_parcial:SP " "Elaborating entity \"sumador_parcial\" for hierarchy \"sumador_parcial:SP\"" {  } { { "top.sv" "SP" { Text "C:/Users/AlePene/Documents/GitHub/ASM_Tarea1/top.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1746143569682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_estructural sumador_parcial:SP\|xor_estructural:xor0_2 " "Elaborating entity \"xor_estructural\" for hierarchy \"sumador_parcial:SP\|xor_estructural:xor0_2\"" {  } { { "sumador_parcial.sv" "xor0_2" { Text "C:/Users/AlePene/Documents/GitHub/ASM_Tarea1/sumador_parcial.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1746143569685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop flipflop:FF " "Elaborating entity \"flipflop\" for hierarchy \"flipflop:FF\"" {  } { { "top.sv" "FF" { Text "C:/Users/AlePene/Documents/GitHub/ASM_Tarea1/top.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1746143569686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador_7seg decodificador_7seg:seg7 " "Elaborating entity \"decodificador_7seg\" for hierarchy \"decodificador_7seg:seg7\"" {  } { { "top.sv" "seg7" { Text "C:/Users/AlePene/Documents/GitHub/ASM_Tarea1/top.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1746143569687 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746143569721 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May  1 17:52:49 2025 " "Processing ended: Thu May  1 17:52:49 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746143569721 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746143569721 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746143569721 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1746143569721 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 1  " "Quartus Prime Flow was successful. 0 errors, 1 warning" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1746143570336 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1746143570609 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746143570609 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May  1 17:52:50 2025 " "Processing started: Thu May  1 17:52:50 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746143570609 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1746143570609 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim Tarea1 Tarea1 " "Command: quartus_sh -t c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim Tarea1 Tarea1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1746143570609 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim Tarea1 Tarea1 " "Quartus(args): --rtl_sim Tarea1 Tarea1" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1746143570609 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1746143570690 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1746143570746 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim software" 0 0 "Shell" 0 0 1746143570746 ""}
{ "Warning" "0" "" "Warning: File Tarea1_run_msim_rtl_verilog.do already exists - backing up current file as Tarea1_run_msim_rtl_verilog.do.bak5" {  } {  } 0 0 "Warning: File Tarea1_run_msim_rtl_verilog.do already exists - backing up current file as Tarea1_run_msim_rtl_verilog.do.bak5" 0 0 "Shell" 0 0 1746143570802 ""}
{ "Info" "0" "" "Info: Generated ModelSim script file C:/Users/AlePene/Documents/GitHub/ASM_Tarea1/simulation/modelsim/Tarea1_run_msim_rtl_verilog.do" {  } { { "C:/Users/AlePene/Documents/GitHub/ASM_Tarea1/simulation/modelsim/Tarea1_run_msim_rtl_verilog.do" "0" { Text "C:/Users/AlePene/Documents/GitHub/ASM_Tarea1/simulation/modelsim/Tarea1_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim script file C:/Users/AlePene/Documents/GitHub/ASM_Tarea1/simulation/modelsim/Tarea1_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1746143570809 ""}
{ "Info" "0" "" "Info: Spawning ModelSim Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim Simulation software " 0 0 "Shell" 0 0 1746143570809 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim Simulation software" 0 0 "Shell" 0 0 1746143570811 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1746143570812 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/AlePene/Documents/GitHub/ASM_Tarea1/Tarea1_nativelink_simulation.rpt" {  } { { "C:/Users/AlePene/Documents/GitHub/ASM_Tarea1/Tarea1_nativelink_simulation.rpt" "0" { Text "C:/Users/AlePene/Documents/GitHub/ASM_Tarea1/Tarea1_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/AlePene/Documents/GitHub/ASM_Tarea1/Tarea1_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1746143570812 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1746143570812 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746143570812 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May  1 17:52:50 2025 " "Processing ended: Thu May  1 17:52:50 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746143570812 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746143570812 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746143570812 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1746143570812 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 2 s " "Quartus Prime Flow was successful. 0 errors, 2 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1746143638582 ""}
