EESchema Schematic File Version 4
LIBS:quokka-cache
EELAYER 26 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 10
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 1100 900  1600 850 
U 5A9C14CE
F0 "Power" 50
F1 "sub_power.sch" 50
$EndSheet
$Sheet
S 7500 1350 1950 1000
U 5A9C14E5
F0 "Microcontroller" 50
F1 "sub_micro.sch" 50
$EndSheet
$Sheet
S 4750 3050 750  550 
U 5A9C14FD
F0 "GPIO" 50
F1 "sub_gpio.sch" 50
F2 "6502_DATA[7:0]" T L 4750 3100 50 
F3 "6502_R~W" B L 4750 3300 50 
F4 "6502_ADDR[0]" B L 4750 3200 50 
F5 "GPIO_~cs" O L 4750 3500 50 
F6 "6502_~RES" B L 4750 3400 50 
$EndSheet
$Sheet
S 8350 4850 2450 900 
U 5A9C150A
F0 "Display" 50
F1 "sub_display.sch" 50
$EndSheet
$Sheet
S 8150 3500 600  350 
U 5A9C1519
F0 "Keyboard" 50
F1 "sub_keyboard.sch" 50
F2 "column[5:0]" I L 8150 3600 50 
F3 "row[4:0]" O L 8150 3750 50 
$EndSheet
Wire Bus Line
	7400 3950 7750 3950
Wire Bus Line
	7750 3950 7750 3600
Wire Bus Line
	7750 3600 8150 3600
Wire Bus Line
	7850 3750 7850 4050
Wire Bus Line
	7850 4050 7400 4050
Wire Bus Line
	8150 3750 7850 3750
$Sheet
S 2150 2000 950  1650
U 5AA38978
F0 "Bus Expansion" 50
F1 "expansion.sch" 50
F2 "6502_DATA[7:0]" U R 3100 2050 50 
F3 "6502_ADDR[19:0]" U R 3100 2150 50 
F4 "6502_R~W" U R 3100 2250 50 
F5 "6502_RDY" U R 3100 2350 50 
F6 "6502_PHI1" U R 3100 2450 50 
F7 "6502_PHI0" U R 3100 2550 50 
F8 "6502_PHI2" U R 3100 2650 50 
F9 "6502_~IRQ" U R 3100 2750 50 
F10 "6502_~NMI" U R 3100 2850 50 
F11 "6502_~RES" U R 3100 2950 50 
F12 "6502_SO" U R 3100 3050 50 
F13 "OPT1_~cs" U R 3100 3300 50 
F14 "OPT2_~cs" U R 3100 3400 50 
F15 "6502_SYNC" U R 3100 3150 50 
F16 "FPGA_Expansion[7:0]" B R 3100 3550 50 
$EndSheet
$Sheet
S 4750 2300 800  450 
U 5AA3897D
F0 "RAM" 50
F1 "ram.sch" 50
F2 "6502_DATA[7:0]" T L 4750 2350 50 
F3 "6502_ADDR[19:0]" I L 4750 2450 50 
F4 "6502_R~W" I L 4750 2550 50 
F5 "RAM_~cs" I L 4750 2650 50 
$EndSheet
$Sheet
S 4750 3850 2650 2150
U 5A9C14F1
F0 "FPGA" 50
F1 "sub_fpga.sch" 50
F2 "KBD_col[0:5]" O R 7400 3950 50 
F3 "KBD_row[0:4]" I R 7400 4050 50 
F4 "6502_DATA[7:0]" T L 4750 3950 50 
F5 "6502_RDY" B L 4750 4250 50 
F6 "6502_PHI1" B L 4750 4350 50 
F7 "6502_PHI0" B L 4750 4450 50 
F8 "6502_PHI2" B L 4750 4550 50 
F9 "6502_SO" B L 4750 4950 50 
F10 "6502_ADDR[19:0]" B L 4750 4050 50 
F11 "6502_R~W" B L 4750 4150 50 
F12 "6502_~IRQ" B L 4750 4650 50 
F13 "6502_~NMI" B L 4750 4750 50 
F14 "6502_~RES" B L 4750 4850 50 
F15 "RAM_~cs" O L 4750 5200 50 
F16 "GPIO_~cs" O L 4750 5300 50 
F17 "OPT1_~cs" O L 4750 5400 50 
F18 "OPT2_~cs" O L 4750 5500 50 
F19 "6502_SYNC" B L 4750 5050 50 
F20 "Physical6502_~RES" B L 4750 5650 50 
F21 "Physical6502_~BusEnable" O L 4750 5750 50 
F22 "FPGA_Expansion[7:0]" B L 4750 5900 50 
$EndSheet
$Sheet
S 2300 3900 800  1500
U 5A9C14D9
F0 "6502" 50
F1 "sub_6502.sch" 50
F2 "6502_DATA[7:0]" T R 3100 3950 50 
F3 "6502_ADDR[15:0]" T R 3100 4050 50 
F4 "6502_R~W" T R 3100 4150 50 
F5 "6502_RDY" I R 3100 4250 50 
F6 "6502_PHI1" T R 3100 4350 50 
F7 "6502_PHI0" I R 3100 4450 50 
F8 "6502_PHI2" T R 3100 4550 50 
F9 "6502_~IRQ" I R 3100 4650 50 
F10 "6502_~NMI" I R 3100 4750 50 
F11 "6502_~RES" I R 3100 5200 50 
F12 "6502_SO" I R 3100 4950 50 
F13 "~BusEnable" I R 3100 5300 50 
F14 "6502_SYNC" T R 3100 5050 50 
$EndSheet
Text Label 1050 2400 2    50   ~ 0
6502_DATA
Wire Bus Line
	600  2400 1050 2400
Wire Bus Line
	600  2500 1050 2500
Wire Wire Line
	600  2600 1050 2600
Wire Wire Line
	600  2700 1050 2700
Wire Wire Line
	600  2800 1050 2800
Wire Wire Line
	600  2900 1050 2900
Wire Wire Line
	600  3000 1050 3000
Wire Wire Line
	600  3100 1050 3100
Wire Wire Line
	600  3200 1050 3200
Wire Wire Line
	600  3300 1050 3300
Wire Wire Line
	600  3400 1050 3400
Wire Wire Line
	600  3500 1050 3500
Wire Wire Line
	600  3650 1050 3650
Text Label 1050 2500 2    50   ~ 0
6502_DATA
Text Label 1050 2600 2    50   ~ 0
6502_DATA
Text Label 1050 2700 2    50   ~ 0
6502_DATA
Text Label 1050 2800 2    50   ~ 0
6502_DATA
Text Label 1050 2900 2    50   ~ 0
6502_DATA
Text Label 1050 3000 2    50   ~ 0
6502_DATA
Text Label 1050 3100 2    50   ~ 0
6502_DATA
Text Label 1050 3200 2    50   ~ 0
6502_DATA
Text Label 1050 3300 2    50   ~ 0
6502_DATA
Text Label 1050 3400 2    50   ~ 0
6502_DATA
Text Label 1050 3500 2    50   ~ 0
6502_DATA
Text Label 1050 3650 2    50   ~ 0
6502_DATA
Wire Bus Line
	4750 3950 4300 3950
Wire Bus Line
	3100 4050 4200 4050
Wire Wire Line
	4750 4150 4100 4150
Wire Wire Line
	3100 4250 4000 4250
Wire Wire Line
	4750 4350 3900 4350
Wire Wire Line
	3100 4450 3800 4450
Wire Wire Line
	4750 4550 3700 4550
Wire Wire Line
	3100 4650 3600 4650
Wire Wire Line
	4750 4750 3500 4750
Wire Wire Line
	4750 4950 3300 4950
Wire Wire Line
	3100 5050 3200 5050
Wire Wire Line
	3100 3150 3200 3150
Wire Wire Line
	3200 3150 3200 5050
Connection ~ 3200 5050
Wire Wire Line
	3200 5050 4750 5050
Connection ~ 3300 4950
Wire Wire Line
	3300 4950 3100 4950
Wire Wire Line
	3300 3050 3100 3050
Wire Wire Line
	3300 3050 3300 4950
Wire Wire Line
	3100 2950 3400 2950
Wire Wire Line
	3400 2950 3400 4850
Wire Wire Line
	3400 4850 4750 4850
Wire Wire Line
	3100 2850 3500 2850
Wire Wire Line
	3500 2850 3500 4750
Connection ~ 3500 4750
Wire Wire Line
	3500 4750 3100 4750
Wire Wire Line
	3100 2750 3600 2750
Wire Wire Line
	3600 2750 3600 4650
Connection ~ 3600 4650
Wire Wire Line
	3600 4650 4750 4650
Wire Wire Line
	3700 4550 3700 2650
Wire Wire Line
	3700 2650 3100 2650
Connection ~ 3700 4550
Wire Wire Line
	3700 4550 3100 4550
Wire Wire Line
	3100 2550 3800 2550
Wire Wire Line
	3800 2550 3800 4450
Connection ~ 3800 4450
Wire Wire Line
	3800 4450 4750 4450
Wire Wire Line
	3900 4350 3900 2450
Wire Wire Line
	3900 2450 3100 2450
Connection ~ 3900 4350
Wire Wire Line
	3900 4350 3100 4350
Wire Wire Line
	3100 2350 4000 2350
Wire Wire Line
	4000 2350 4000 4250
Connection ~ 4000 4250
Wire Wire Line
	4000 4250 4750 4250
Wire Wire Line
	4100 4150 4100 3300
Wire Wire Line
	4100 2250 3100 2250
Connection ~ 4100 4150
Wire Wire Line
	4100 4150 3100 4150
Wire Bus Line
	4200 4050 4200 3200
Wire Bus Line
	4200 2150 3100 2150
Connection ~ 4200 4050
Wire Bus Line
	4200 4050 4750 4050
Wire Bus Line
	3100 2050 4300 2050
Wire Bus Line
	4300 2050 4300 2350
Connection ~ 4300 3950
Wire Bus Line
	4300 3950 3100 3950
Wire Bus Line
	4750 2350 4300 2350
Connection ~ 4300 2350
Wire Bus Line
	4300 2350 4300 3100
Wire Bus Line
	4750 3100 4300 3100
Connection ~ 4300 3100
Wire Bus Line
	4300 3100 4300 3950
Wire Bus Line
	4750 3200 4200 3200
Connection ~ 4200 3200
Wire Bus Line
	4200 3200 4200 2450
Wire Bus Line
	4750 2450 4200 2450
Connection ~ 4200 2450
Wire Bus Line
	4200 2450 4200 2150
Wire Wire Line
	4750 2550 4100 2550
Connection ~ 4100 2550
Wire Wire Line
	4100 2550 4100 2250
Wire Wire Line
	4750 3300 4100 3300
Connection ~ 4100 3300
Wire Wire Line
	4100 3300 4100 2550
Wire Wire Line
	4750 2650 4450 2650
Wire Wire Line
	4750 3500 4450 3500
Wire Wire Line
	4750 3400 4450 3400
Wire Wire Line
	4750 5650 3550 5650
Wire Wire Line
	3550 5650 3550 5200
Wire Wire Line
	3550 5200 3100 5200
Wire Wire Line
	3100 5300 3450 5300
Wire Wire Line
	3450 5300 3450 5750
Wire Wire Line
	3450 5750 4750 5750
$EndSCHEMATC
