{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1655312899589 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655312899592 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 15 18:08:19 2022 " "Processing started: Wed Jun 15 18:08:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655312899592 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312899592 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_D8M_VIP -c DE10_LITE_D8M_VIP " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_D8M_VIP -c DE10_LITE_D8M_VIP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312899592 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1655312899942 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1655312899942 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "Qsys.qsys " "Elaborating Platform Designer system entity \"Qsys.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312910551 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.15.18:08:35 Progress: Loading DE10_LITE_D8M_VIP_16/Qsys.qsys " "2022.06.15.18:08:35 Progress: Loading DE10_LITE_D8M_VIP_16/Qsys.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312915176 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.15.18:08:35 Progress: Reading input file " "2022.06.15.18:08:35 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312915584 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.15.18:08:35 Progress: Adding EEE_IMGPROC_0 \[EEE_IMGPROC 1.0\] " "2022.06.15.18:08:35 Progress: Adding EEE_IMGPROC_0 \[EEE_IMGPROC 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312915709 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.15.18:08:37 Progress: Parameterizing module EEE_IMGPROC_0 " "2022.06.15.18:08:37 Progress: Parameterizing module EEE_IMGPROC_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312917690 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.15.18:08:37 Progress: Adding TERASIC_AUTO_FOCUS_0 \[TERASIC_AUTO_FOCUS 1.0\] " "2022.06.15.18:08:37 Progress: Adding TERASIC_AUTO_FOCUS_0 \[TERASIC_AUTO_FOCUS 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312917693 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.15.18:08:37 Progress: Parameterizing module TERASIC_AUTO_FOCUS_0 " "2022.06.15.18:08:37 Progress: Parameterizing module TERASIC_AUTO_FOCUS_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312917736 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.15.18:08:37 Progress: Adding TERASIC_CAMERA_0 \[TERASIC_CAMERA 1.0\] " "2022.06.15.18:08:37 Progress: Adding TERASIC_CAMERA_0 \[TERASIC_CAMERA 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312917737 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.15.18:08:39 Progress: Parameterizing module TERASIC_CAMERA_0 " "2022.06.15.18:08:39 Progress: Parameterizing module TERASIC_CAMERA_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312919003 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.15.18:08:39 Progress: Adding alt_vip_itc_0 \[alt_vip_itc 14.0\] " "2022.06.15.18:08:39 Progress: Adding alt_vip_itc_0 \[alt_vip_itc 14.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312919004 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.15.18:08:39 Progress: Parameterizing module alt_vip_itc_0 " "2022.06.15.18:08:39 Progress: Parameterizing module alt_vip_itc_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312919048 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.15.18:08:39 Progress: Adding alt_vip_vfb_0 \[alt_vip_vfb 13.1\] " "2022.06.15.18:08:39 Progress: Adding alt_vip_vfb_0 \[alt_vip_vfb 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312919051 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.15.18:08:40 Progress: Parameterizing module alt_vip_vfb_0 " "2022.06.15.18:08:40 Progress: Parameterizing module alt_vip_vfb_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312920609 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.15.18:08:40 Progress: Adding altpll_0 \[altpll 18.1\] " "2022.06.15.18:08:40 Progress: Adding altpll_0 \[altpll 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312920674 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.15.18:08:40 Progress: Parameterizing module altpll_0 " "2022.06.15.18:08:40 Progress: Parameterizing module altpll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312920699 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.15.18:08:40 Progress: Adding clk_50 \[clock_source 18.1\] " "2022.06.15.18:08:40 Progress: Adding clk_50 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312920702 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.15.18:08:40 Progress: Parameterizing module clk_50 " "2022.06.15.18:08:40 Progress: Parameterizing module clk_50" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312920805 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.15.18:08:40 Progress: Adding fifo_1 \[altera_avalon_fifo 18.1\] " "2022.06.15.18:08:40 Progress: Adding fifo_1 \[altera_avalon_fifo 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312920806 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.15.18:08:40 Progress: Parameterizing module fifo_1 " "2022.06.15.18:08:40 Progress: Parameterizing module fifo_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312920819 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.15.18:08:40 Progress: Adding fifo_2 \[altera_avalon_fifo 18.1\] " "2022.06.15.18:08:40 Progress: Adding fifo_2 \[altera_avalon_fifo 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312920820 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.15.18:08:40 Progress: Parameterizing module fifo_2 " "2022.06.15.18:08:40 Progress: Parameterizing module fifo_2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312920820 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.15.18:08:40 Progress: Adding fifo_3 \[altera_avalon_fifo 18.1\] " "2022.06.15.18:08:40 Progress: Adding fifo_3 \[altera_avalon_fifo 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312920821 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.15.18:08:40 Progress: Parameterizing module fifo_3 " "2022.06.15.18:08:40 Progress: Parameterizing module fifo_3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312920822 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.15.18:08:40 Progress: Adding fifo_4 \[altera_avalon_fifo 18.1\] " "2022.06.15.18:08:40 Progress: Adding fifo_4 \[altera_avalon_fifo 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312920823 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.15.18:08:40 Progress: Parameterizing module fifo_4 " "2022.06.15.18:08:40 Progress: Parameterizing module fifo_4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312920823 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.15.18:08:40 Progress: Adding i2c_opencores_camera \[i2c_opencores 12.0\] " "2022.06.15.18:08:40 Progress: Adding i2c_opencores_camera \[i2c_opencores 12.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312920824 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.15.18:08:40 Progress: Parameterizing module i2c_opencores_camera " "2022.06.15.18:08:40 Progress: Parameterizing module i2c_opencores_camera" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312920861 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.15.18:08:40 Progress: Adding i2c_opencores_mipi \[i2c_opencores 12.0\] " "2022.06.15.18:08:40 Progress: Adding i2c_opencores_mipi \[i2c_opencores 12.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312920862 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.15.18:08:40 Progress: Parameterizing module i2c_opencores_mipi " "2022.06.15.18:08:40 Progress: Parameterizing module i2c_opencores_mipi" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312920863 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.15.18:08:40 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2022.06.15.18:08:40 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312920863 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.15.18:08:40 Progress: Parameterizing module jtag_uart " "2022.06.15.18:08:40 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312920873 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.15.18:08:40 Progress: Adding key \[altera_avalon_pio 18.1\] " "2022.06.15.18:08:40 Progress: Adding key \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312920874 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.15.18:08:40 Progress: Parameterizing module key " "2022.06.15.18:08:40 Progress: Parameterizing module key" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312920883 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.15.18:08:40 Progress: Adding led \[altera_avalon_pio 18.1\] " "2022.06.15.18:08:40 Progress: Adding led \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312920884 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.15.18:08:40 Progress: Parameterizing module led " "2022.06.15.18:08:40 Progress: Parameterizing module led" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312920885 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.15.18:08:40 Progress: Adding mipi_pwdn_n \[altera_avalon_pio 18.1\] " "2022.06.15.18:08:40 Progress: Adding mipi_pwdn_n \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312920885 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.15.18:08:40 Progress: Parameterizing module mipi_pwdn_n " "2022.06.15.18:08:40 Progress: Parameterizing module mipi_pwdn_n" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312920886 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.15.18:08:40 Progress: Adding mipi_reset_n \[altera_avalon_pio 18.1\] " "2022.06.15.18:08:40 Progress: Adding mipi_reset_n \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312920886 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.15.18:08:40 Progress: Parameterizing module mipi_reset_n " "2022.06.15.18:08:40 Progress: Parameterizing module mipi_reset_n" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312920887 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.15.18:08:40 Progress: Adding nios2_gen2 \[altera_nios2_gen2 18.1\] " "2022.06.15.18:08:40 Progress: Adding nios2_gen2 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312920888 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.15.18:08:40 Progress: Parameterizing module nios2_gen2 " "2022.06.15.18:08:40 Progress: Parameterizing module nios2_gen2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312920958 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.15.18:08:40 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\] " "2022.06.15.18:08:40 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312920961 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.15.18:08:40 Progress: Parameterizing module onchip_memory2_0 " "2022.06.15.18:08:40 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312920979 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.15.18:08:40 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.1\] " "2022.06.15.18:08:40 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312920980 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.15.18:08:40 Progress: Parameterizing module sdram " "2022.06.15.18:08:40 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312920995 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.15.18:08:40 Progress: Adding sw \[altera_avalon_pio 18.1\] " "2022.06.15.18:08:40 Progress: Adding sw \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312920996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.15.18:08:40 Progress: Parameterizing module sw " "2022.06.15.18:08:40 Progress: Parameterizing module sw" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312920997 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.15.18:08:40 Progress: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\] " "2022.06.15.18:08:40 Progress: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312920998 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.15.18:08:41 Progress: Parameterizing module sysid_qsys " "2022.06.15.18:08:41 Progress: Parameterizing module sysid_qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312921012 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.15.18:08:41 Progress: Adding timer \[altera_avalon_timer 18.1\] " "2022.06.15.18:08:41 Progress: Adding timer \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312921013 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.15.18:08:41 Progress: Parameterizing module timer " "2022.06.15.18:08:41 Progress: Parameterizing module timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312921034 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.15.18:08:41 Progress: Adding uart_0 \[altera_avalon_uart 18.1\] " "2022.06.15.18:08:41 Progress: Adding uart_0 \[altera_avalon_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312921035 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.15.18:08:41 Progress: Parameterizing module uart_0 " "2022.06.15.18:08:41 Progress: Parameterizing module uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312921045 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.15.18:08:41 Progress: Building connections " "2022.06.15.18:08:41 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312921046 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.15.18:08:41 Progress: Parameterizing connections " "2022.06.15.18:08:41 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312921101 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.15.18:08:41 Progress: Validating " "2022.06.15.18:08:41 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312921104 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.15.18:08:41 Progress: Done reading input file " "2022.06.15.18:08:41 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312921711 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.alt_vip_vfb_0: The Frame Buffer will no longer be available after 16.1, please upgrade to Frame Buffer II. " "Qsys.alt_vip_vfb_0: The Frame Buffer will no longer be available after 16.1, please upgrade to Frame Buffer II." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312922282 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Qsys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312922283 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Qsys.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312922283 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Qsys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312922284 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Qsys.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312922284 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Qsys.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312922284 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.sysid_qsys: Time stamp will be automatically updated when this component is generated. " "Qsys.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312922284 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.EEE_IMGPROC_0.avalon_streaming_source_1/fifo_1.in: Max channel is 0 for source and 1 for sink. Avalon-ST Adapter will be inserted.. " "Qsys.EEE_IMGPROC_0.avalon_streaming_source_1/fifo_1.in: Max channel is 0 for source and 1 for sink. Avalon-ST Adapter will be inserted.." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312922285 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.EEE_IMGPROC_0.avalon_streaming_source_1/fifo_1.in: The sink has a channel signal of 1 bits, but the source does not. Avalon-ST Adapter will be inserted. " "Qsys.EEE_IMGPROC_0.avalon_streaming_source_1/fifo_1.in: The sink has a channel signal of 1 bits, but the source does not. Avalon-ST Adapter will be inserted." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312922285 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.EEE_IMGPROC_0.avalon_streaming_source_1/fifo_1.in: The source has a ready signal of 1 bits, but the sink does not. Avalon-ST Adapter will be inserted. " "Qsys.EEE_IMGPROC_0.avalon_streaming_source_1/fifo_1.in: The source has a ready signal of 1 bits, but the sink does not. Avalon-ST Adapter will be inserted." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312922285 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.EEE_IMGPROC_0.avalon_streaming_source_2/fifo_2.in: Max channel is 0 for source and 1 for sink. Avalon-ST Adapter will be inserted.. " "Qsys.EEE_IMGPROC_0.avalon_streaming_source_2/fifo_2.in: Max channel is 0 for source and 1 for sink. Avalon-ST Adapter will be inserted.." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312922285 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.EEE_IMGPROC_0.avalon_streaming_source_2/fifo_2.in: The sink has a channel signal of 1 bits, but the source does not. Avalon-ST Adapter will be inserted. " "Qsys.EEE_IMGPROC_0.avalon_streaming_source_2/fifo_2.in: The sink has a channel signal of 1 bits, but the source does not. Avalon-ST Adapter will be inserted." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312922285 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.EEE_IMGPROC_0.avalon_streaming_source_2/fifo_2.in: The source has a ready signal of 1 bits, but the sink does not. Avalon-ST Adapter will be inserted. " "Qsys.EEE_IMGPROC_0.avalon_streaming_source_2/fifo_2.in: The source has a ready signal of 1 bits, but the sink does not. Avalon-ST Adapter will be inserted." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312922286 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.EEE_IMGPROC_0.avalon_streaming_source_3/fifo_3.in: Max channel is 0 for source and 1 for sink. Avalon-ST Adapter will be inserted.. " "Qsys.EEE_IMGPROC_0.avalon_streaming_source_3/fifo_3.in: Max channel is 0 for source and 1 for sink. Avalon-ST Adapter will be inserted.." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312922286 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.EEE_IMGPROC_0.avalon_streaming_source_3/fifo_3.in: The sink has a channel signal of 1 bits, but the source does not. Avalon-ST Adapter will be inserted. " "Qsys.EEE_IMGPROC_0.avalon_streaming_source_3/fifo_3.in: The sink has a channel signal of 1 bits, but the source does not. Avalon-ST Adapter will be inserted." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312922286 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.EEE_IMGPROC_0.avalon_streaming_source_3/fifo_3.in: The source has a ready signal of 1 bits, but the sink does not. Avalon-ST Adapter will be inserted. " "Qsys.EEE_IMGPROC_0.avalon_streaming_source_3/fifo_3.in: The source has a ready signal of 1 bits, but the sink does not. Avalon-ST Adapter will be inserted." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312922287 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.EEE_IMGPROC_0.avalon_streaming_source_4/fifo_4.in: Max channel is 0 for source and 1 for sink. Avalon-ST Adapter will be inserted.. " "Qsys.EEE_IMGPROC_0.avalon_streaming_source_4/fifo_4.in: Max channel is 0 for source and 1 for sink. Avalon-ST Adapter will be inserted.." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312922287 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.EEE_IMGPROC_0.avalon_streaming_source_4/fifo_4.in: The sink has a channel signal of 1 bits, but the source does not. Avalon-ST Adapter will be inserted. " "Qsys.EEE_IMGPROC_0.avalon_streaming_source_4/fifo_4.in: The sink has a channel signal of 1 bits, but the source does not. Avalon-ST Adapter will be inserted." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312922287 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.EEE_IMGPROC_0.avalon_streaming_source_4/fifo_4.in: The source has a ready signal of 1 bits, but the sink does not. Avalon-ST Adapter will be inserted. " "Qsys.EEE_IMGPROC_0.avalon_streaming_source_4/fifo_4.in: The source has a ready signal of 1 bits, but the sink does not. Avalon-ST Adapter will be inserted." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312922288 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.fifo_1.out/EEE_IMGPROC_0.avalon_streaming_sink_1: Max channel is 1 for source and 0 for sink. Avalon-ST Adapter will be inserted.. " "Qsys.fifo_1.out/EEE_IMGPROC_0.avalon_streaming_sink_1: Max channel is 1 for source and 0 for sink. Avalon-ST Adapter will be inserted.." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312922288 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.fifo_1.out/EEE_IMGPROC_0.avalon_streaming_sink_1: The source has a channel signal of 1 bits, but the sink does not. Avalon-ST Adapter will be inserted. " "Qsys.fifo_1.out/EEE_IMGPROC_0.avalon_streaming_sink_1: The source has a channel signal of 1 bits, but the sink does not. Avalon-ST Adapter will be inserted." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312922288 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.fifo_1.out/EEE_IMGPROC_0.avalon_streaming_sink_1: The sink has a ready signal of 1 bits, but the source does not. Avalon-ST Adapter will be inserted. " "Qsys.fifo_1.out/EEE_IMGPROC_0.avalon_streaming_sink_1: The sink has a ready signal of 1 bits, but the source does not. Avalon-ST Adapter will be inserted." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312922289 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.fifo_2.out/EEE_IMGPROC_0.avalon_streaming_sink_2: Max channel is 1 for source and 0 for sink. Avalon-ST Adapter will be inserted.. " "Qsys.fifo_2.out/EEE_IMGPROC_0.avalon_streaming_sink_2: Max channel is 1 for source and 0 for sink. Avalon-ST Adapter will be inserted.." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312922289 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.fifo_2.out/EEE_IMGPROC_0.avalon_streaming_sink_2: The source has a channel signal of 1 bits, but the sink does not. Avalon-ST Adapter will be inserted. " "Qsys.fifo_2.out/EEE_IMGPROC_0.avalon_streaming_sink_2: The source has a channel signal of 1 bits, but the sink does not. Avalon-ST Adapter will be inserted." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312922289 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.fifo_2.out/EEE_IMGPROC_0.avalon_streaming_sink_2: The sink has a ready signal of 1 bits, but the source does not. Avalon-ST Adapter will be inserted. " "Qsys.fifo_2.out/EEE_IMGPROC_0.avalon_streaming_sink_2: The sink has a ready signal of 1 bits, but the source does not. Avalon-ST Adapter will be inserted." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312922290 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.fifo_3.out/EEE_IMGPROC_0.avalon_streaming_sink_3: Max channel is 1 for source and 0 for sink. Avalon-ST Adapter will be inserted.. " "Qsys.fifo_3.out/EEE_IMGPROC_0.avalon_streaming_sink_3: Max channel is 1 for source and 0 for sink. Avalon-ST Adapter will be inserted.." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312922290 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.fifo_3.out/EEE_IMGPROC_0.avalon_streaming_sink_3: The source has a channel signal of 1 bits, but the sink does not. Avalon-ST Adapter will be inserted. " "Qsys.fifo_3.out/EEE_IMGPROC_0.avalon_streaming_sink_3: The source has a channel signal of 1 bits, but the sink does not. Avalon-ST Adapter will be inserted." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312922290 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.fifo_3.out/EEE_IMGPROC_0.avalon_streaming_sink_3: The sink has a ready signal of 1 bits, but the source does not. Avalon-ST Adapter will be inserted. " "Qsys.fifo_3.out/EEE_IMGPROC_0.avalon_streaming_sink_3: The sink has a ready signal of 1 bits, but the source does not. Avalon-ST Adapter will be inserted." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312922290 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.fifo_4.out/EEE_IMGPROC_0.avalon_streaming_sink_4: Max channel is 1 for source and 0 for sink. Avalon-ST Adapter will be inserted.. " "Qsys.fifo_4.out/EEE_IMGPROC_0.avalon_streaming_sink_4: Max channel is 1 for source and 0 for sink. Avalon-ST Adapter will be inserted.." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312922290 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.fifo_4.out/EEE_IMGPROC_0.avalon_streaming_sink_4: The source has a channel signal of 1 bits, but the sink does not. Avalon-ST Adapter will be inserted. " "Qsys.fifo_4.out/EEE_IMGPROC_0.avalon_streaming_sink_4: The source has a channel signal of 1 bits, but the sink does not. Avalon-ST Adapter will be inserted." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312922291 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.fifo_4.out/EEE_IMGPROC_0.avalon_streaming_sink_4: The sink has a ready signal of 1 bits, but the source does not. Avalon-ST Adapter will be inserted. " "Qsys.fifo_4.out/EEE_IMGPROC_0.avalon_streaming_sink_4: The sink has a ready signal of 1 bits, but the source does not. Avalon-ST Adapter will be inserted." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312922291 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys: Generating Qsys \"Qsys\" for QUARTUS_SYNTH " "Qsys: Generating Qsys \"Qsys\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312923213 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0 " "Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312924767 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src15 and cmd_mux_015.sink0 " "Inserting clock-crossing logic between cmd_demux.src15 and cmd_mux_015.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312924777 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5 " "Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312924781 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_015.src0 and rsp_mux.sink15 " "Inserting clock-crossing logic between rsp_demux_015.src0 and rsp_mux.sink15" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312924785 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting channel_adapter: channel_adapter_0 " "Avalon_st_adapter: Inserting channel_adapter: channel_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312926117 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting timing_adapter: timing_adapter_0 " "Avalon_st_adapter: Inserting timing_adapter: timing_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312926154 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting channel_adapter: channel_adapter_0 " "Avalon_st_adapter_001: Inserting channel_adapter: channel_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312926243 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting timing_adapter: timing_adapter_0 " "Avalon_st_adapter_001: Inserting timing_adapter: timing_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312926252 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting channel_adapter: channel_adapter_0 " "Avalon_st_adapter_002: Inserting channel_adapter: channel_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312926318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting timing_adapter: timing_adapter_0 " "Avalon_st_adapter_002: Inserting timing_adapter: timing_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312926326 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting channel_adapter: channel_adapter_0 " "Avalon_st_adapter_003: Inserting channel_adapter: channel_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312926386 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting timing_adapter: timing_adapter_0 " "Avalon_st_adapter_003: Inserting timing_adapter: timing_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312926393 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting channel_adapter: channel_adapter_0 " "Avalon_st_adapter_004: Inserting channel_adapter: channel_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312926475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting timing_adapter: timing_adapter_0 " "Avalon_st_adapter_004: Inserting timing_adapter: timing_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312926483 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting channel_adapter: channel_adapter_0 " "Avalon_st_adapter_005: Inserting channel_adapter: channel_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312926536 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting timing_adapter: timing_adapter_0 " "Avalon_st_adapter_005: Inserting timing_adapter: timing_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312926545 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting channel_adapter: channel_adapter_0 " "Avalon_st_adapter_006: Inserting channel_adapter: channel_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312926600 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting timing_adapter: timing_adapter_0 " "Avalon_st_adapter_006: Inserting timing_adapter: timing_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312926609 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting channel_adapter: channel_adapter_0 " "Avalon_st_adapter_007: Inserting channel_adapter: channel_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312926670 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting timing_adapter: timing_adapter_0 " "Avalon_st_adapter_007: Inserting timing_adapter: timing_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312926678 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "EEE_IMGPROC_0: \"Qsys\" instantiated EEE_IMGPROC \"EEE_IMGPROC_0\" " "EEE_IMGPROC_0: \"Qsys\" instantiated EEE_IMGPROC \"EEE_IMGPROC_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312928866 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TERASIC_AUTO_FOCUS_0: \"Qsys\" instantiated TERASIC_AUTO_FOCUS \"TERASIC_AUTO_FOCUS_0\" " "TERASIC_AUTO_FOCUS_0: \"Qsys\" instantiated TERASIC_AUTO_FOCUS \"TERASIC_AUTO_FOCUS_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312928867 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TERASIC_CAMERA_0: \"Qsys\" instantiated TERASIC_CAMERA \"TERASIC_CAMERA_0\" " "TERASIC_CAMERA_0: \"Qsys\" instantiated TERASIC_CAMERA \"TERASIC_CAMERA_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312930110 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_vip_itc_0: \"Qsys\" instantiated alt_vip_itc \"alt_vip_itc_0\" " "Alt_vip_itc_0: \"Qsys\" instantiated alt_vip_itc \"alt_vip_itc_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312932574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_vip_vfb_0: \"Qsys\" instantiated alt_vip_vfb \"alt_vip_vfb_0\" " "Alt_vip_vfb_0: \"Qsys\" instantiated alt_vip_vfb \"alt_vip_vfb_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312937155 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll_0: \"Qsys\" instantiated altpll \"altpll_0\" " "Altpll_0: \"Qsys\" instantiated altpll \"altpll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312937950 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_1: Starting RTL generation for module 'Qsys_fifo_1' " "Fifo_1: Starting RTL generation for module 'Qsys_fifo_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312937954 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_1:   Generation command is \[exec /home/ishaan/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/ishaan/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/ishaan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/ishaan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/ishaan/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/ishaan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/ishaan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- /home/ishaan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=Qsys_fifo_1 --dir=/tmp/alt9158_6032044353773361385.dir/0010_fifo_1_gen/ --quartus_dir=/home/ishaan/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9158_6032044353773361385.dir/0010_fifo_1_gen//Qsys_fifo_1_component_configuration.pl  --do_build_sim=0  \] " "Fifo_1:   Generation command is \[exec /home/ishaan/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/ishaan/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/ishaan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/ishaan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/ishaan/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/ishaan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/ishaan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- /home/ishaan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=Qsys_fifo_1 --dir=/tmp/alt9158_6032044353773361385.dir/0010_fifo_1_gen/ --quartus_dir=/home/ishaan/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9158_6032044353773361385.dir/0010_fifo_1_gen//Qsys_fifo_1_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312937954 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_1: Done RTL generation for module 'Qsys_fifo_1' " "Fifo_1: Done RTL generation for module 'Qsys_fifo_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312938073 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_1: \"Qsys\" instantiated altera_avalon_fifo \"fifo_1\" " "Fifo_1: \"Qsys\" instantiated altera_avalon_fifo \"fifo_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312938074 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "I2c_opencores_camera: \"Qsys\" instantiated i2c_opencores \"i2c_opencores_camera\" " "I2c_opencores_camera: \"Qsys\" instantiated i2c_opencores \"i2c_opencores_camera\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312938075 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'Qsys_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'Qsys_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312938078 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec /home/ishaan/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/ishaan/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/ishaan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/ishaan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/ishaan/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/ishaan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/ishaan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/ishaan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Qsys_jtag_uart --dir=/tmp/alt9158_6032044353773361385.dir/0012_jtag_uart_gen/ --quartus_dir=/home/ishaan/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9158_6032044353773361385.dir/0012_jtag_uart_gen//Qsys_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec /home/ishaan/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/ishaan/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/ishaan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/ishaan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/ishaan/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/ishaan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/ishaan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/ishaan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Qsys_jtag_uart --dir=/tmp/alt9158_6032044353773361385.dir/0012_jtag_uart_gen/ --quartus_dir=/home/ishaan/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9158_6032044353773361385.dir/0012_jtag_uart_gen//Qsys_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312938078 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'Qsys_jtag_uart' " "Jtag_uart: Done RTL generation for module 'Qsys_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312938207 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"Qsys\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"Qsys\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312938208 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: Starting RTL generation for module 'Qsys_key' " "Key: Starting RTL generation for module 'Qsys_key'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312938210 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key:   Generation command is \[exec /home/ishaan/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/ishaan/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/ishaan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/ishaan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/ishaan/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/ishaan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/ishaan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/ishaan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_key --dir=/tmp/alt9158_6032044353773361385.dir/0013_key_gen/ --quartus_dir=/home/ishaan/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9158_6032044353773361385.dir/0013_key_gen//Qsys_key_component_configuration.pl  --do_build_sim=0  \] " "Key:   Generation command is \[exec /home/ishaan/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/ishaan/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/ishaan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/ishaan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/ishaan/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/ishaan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/ishaan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/ishaan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_key --dir=/tmp/alt9158_6032044353773361385.dir/0013_key_gen/ --quartus_dir=/home/ishaan/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9158_6032044353773361385.dir/0013_key_gen//Qsys_key_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312938210 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: Done RTL generation for module 'Qsys_key' " "Key: Done RTL generation for module 'Qsys_key'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312938312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: \"Qsys\" instantiated altera_avalon_pio \"key\" " "Key: \"Qsys\" instantiated altera_avalon_pio \"key\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312938313 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: Starting RTL generation for module 'Qsys_led' " "Led: Starting RTL generation for module 'Qsys_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312938316 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led:   Generation command is \[exec /home/ishaan/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/ishaan/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/ishaan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/ishaan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/ishaan/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/ishaan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/ishaan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/ishaan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_led --dir=/tmp/alt9158_6032044353773361385.dir/0014_led_gen/ --quartus_dir=/home/ishaan/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9158_6032044353773361385.dir/0014_led_gen//Qsys_led_component_configuration.pl  --do_build_sim=0  \] " "Led:   Generation command is \[exec /home/ishaan/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/ishaan/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/ishaan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/ishaan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/ishaan/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/ishaan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/ishaan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/ishaan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_led --dir=/tmp/alt9158_6032044353773361385.dir/0014_led_gen/ --quartus_dir=/home/ishaan/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9158_6032044353773361385.dir/0014_led_gen//Qsys_led_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312938317 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: Done RTL generation for module 'Qsys_led' " "Led: Done RTL generation for module 'Qsys_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312938407 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: \"Qsys\" instantiated altera_avalon_pio \"led\" " "Led: \"Qsys\" instantiated altera_avalon_pio \"led\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312938408 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mipi_pwdn_n: Starting RTL generation for module 'Qsys_mipi_pwdn_n' " "Mipi_pwdn_n: Starting RTL generation for module 'Qsys_mipi_pwdn_n'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312938409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mipi_pwdn_n:   Generation command is \[exec /home/ishaan/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/ishaan/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/ishaan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/ishaan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/ishaan/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/ishaan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/ishaan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/ishaan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_mipi_pwdn_n --dir=/tmp/alt9158_6032044353773361385.dir/0015_mipi_pwdn_n_gen/ --quartus_dir=/home/ishaan/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9158_6032044353773361385.dir/0015_mipi_pwdn_n_gen//Qsys_mipi_pwdn_n_component_configuration.pl  --do_build_sim=0  \] " "Mipi_pwdn_n:   Generation command is \[exec /home/ishaan/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/ishaan/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/ishaan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/ishaan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/ishaan/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/ishaan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/ishaan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/ishaan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_mipi_pwdn_n --dir=/tmp/alt9158_6032044353773361385.dir/0015_mipi_pwdn_n_gen/ --quartus_dir=/home/ishaan/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9158_6032044353773361385.dir/0015_mipi_pwdn_n_gen//Qsys_mipi_pwdn_n_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312938409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mipi_pwdn_n: Done RTL generation for module 'Qsys_mipi_pwdn_n' " "Mipi_pwdn_n: Done RTL generation for module 'Qsys_mipi_pwdn_n'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312938514 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mipi_pwdn_n: \"Qsys\" instantiated altera_avalon_pio \"mipi_pwdn_n\" " "Mipi_pwdn_n: \"Qsys\" instantiated altera_avalon_pio \"mipi_pwdn_n\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312938515 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2: \"Qsys\" instantiated altera_nios2_gen2 \"nios2_gen2\" " "Nios2_gen2: \"Qsys\" instantiated altera_nios2_gen2 \"nios2_gen2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312938578 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'Qsys_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'Qsys_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312938579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec /home/ishaan/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/ishaan/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/ishaan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/ishaan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/ishaan/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/ishaan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/ishaan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/ishaan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Qsys_onchip_memory2_0 --dir=/tmp/alt9158_6032044353773361385.dir/0016_onchip_memory2_0_gen/ --quartus_dir=/home/ishaan/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9158_6032044353773361385.dir/0016_onchip_memory2_0_gen//Qsys_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec /home/ishaan/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/ishaan/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/ishaan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/ishaan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/ishaan/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/ishaan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/ishaan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/ishaan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Qsys_onchip_memory2_0 --dir=/tmp/alt9158_6032044353773361385.dir/0016_onchip_memory2_0_gen/ --quartus_dir=/home/ishaan/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9158_6032044353773361385.dir/0016_onchip_memory2_0_gen//Qsys_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312938580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'Qsys_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'Qsys_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312938679 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"Qsys\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"Qsys\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312938680 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'Qsys_sdram' " "Sdram: Starting RTL generation for module 'Qsys_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312938683 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec /home/ishaan/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/ishaan/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/ishaan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/ishaan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/ishaan/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/ishaan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/ishaan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/ishaan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Qsys_sdram --dir=/tmp/alt9158_6032044353773361385.dir/0017_sdram_gen/ --quartus_dir=/home/ishaan/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9158_6032044353773361385.dir/0017_sdram_gen//Qsys_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec /home/ishaan/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/ishaan/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/ishaan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/ishaan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/ishaan/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/ishaan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/ishaan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/ishaan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Qsys_sdram --dir=/tmp/alt9158_6032044353773361385.dir/0017_sdram_gen/ --quartus_dir=/home/ishaan/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9158_6032044353773361385.dir/0017_sdram_gen//Qsys_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312938683 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'Qsys_sdram' " "Sdram: Done RTL generation for module 'Qsys_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312938923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"Qsys\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"Qsys\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312938925 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw: Starting RTL generation for module 'Qsys_sw' " "Sw: Starting RTL generation for module 'Qsys_sw'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312938927 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw:   Generation command is \[exec /home/ishaan/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/ishaan/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/ishaan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/ishaan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/ishaan/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/ishaan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/ishaan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/ishaan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_sw --dir=/tmp/alt9158_6032044353773361385.dir/0018_sw_gen/ --quartus_dir=/home/ishaan/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9158_6032044353773361385.dir/0018_sw_gen//Qsys_sw_component_configuration.pl  --do_build_sim=0  \] " "Sw:   Generation command is \[exec /home/ishaan/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/ishaan/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/ishaan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/ishaan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/ishaan/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/ishaan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/ishaan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/ishaan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_sw --dir=/tmp/alt9158_6032044353773361385.dir/0018_sw_gen/ --quartus_dir=/home/ishaan/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9158_6032044353773361385.dir/0018_sw_gen//Qsys_sw_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312938927 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw: Done RTL generation for module 'Qsys_sw' " "Sw: Done RTL generation for module 'Qsys_sw'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312939015 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw: \"Qsys\" instantiated altera_avalon_pio \"sw\" " "Sw: \"Qsys\" instantiated altera_avalon_pio \"sw\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312939016 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys: \"Qsys\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\" " "Sysid_qsys: \"Qsys\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312939019 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: Starting RTL generation for module 'Qsys_timer' " "Timer: Starting RTL generation for module 'Qsys_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312939022 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer:   Generation command is \[exec /home/ishaan/intelFPGA_lite/18.1/quartus/linux64//perl/bin/perl -I /home/ishaan/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/ishaan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/ishaan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/ishaan/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/ishaan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/ishaan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/ishaan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Qsys_timer --dir=/tmp/alt9158_6032044353773361385.dir/0020_timer_gen/ --quartus_dir=/home/ishaan/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9158_6032044353773361385.dir/0020_timer_gen//Qsys_timer_component_configuration.pl  --do_build_sim=0  \] " "Timer:   Generation command is \[exec /home/ishaan/intelFPGA_lite/18.1/quartus/linux64//perl/bin/perl -I /home/ishaan/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/ishaan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/ishaan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/ishaan/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/ishaan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/ishaan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/ishaan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Qsys_timer --dir=/tmp/alt9158_6032044353773361385.dir/0020_timer_gen/ --quartus_dir=/home/ishaan/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9158_6032044353773361385.dir/0020_timer_gen//Qsys_timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312939022 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: Done RTL generation for module 'Qsys_timer' " "Timer: Done RTL generation for module 'Qsys_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312939144 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: \"Qsys\" instantiated altera_avalon_timer \"timer\" " "Timer: \"Qsys\" instantiated altera_avalon_timer \"timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312939145 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: Starting RTL generation for module 'Qsys_uart_0' " "Uart_0: Starting RTL generation for module 'Qsys_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312939147 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0:   Generation command is \[exec /home/ishaan/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/ishaan/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/ishaan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/ishaan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/ishaan/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/ishaan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/ishaan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- /home/ishaan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=Qsys_uart_0 --dir=/tmp/alt9158_6032044353773361385.dir/0021_uart_0_gen/ --quartus_dir=/home/ishaan/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9158_6032044353773361385.dir/0021_uart_0_gen//Qsys_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Uart_0:   Generation command is \[exec /home/ishaan/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/ishaan/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/ishaan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/ishaan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/ishaan/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/ishaan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/ishaan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- /home/ishaan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=Qsys_uart_0 --dir=/tmp/alt9158_6032044353773361385.dir/0021_uart_0_gen/ --quartus_dir=/home/ishaan/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9158_6032044353773361385.dir/0021_uart_0_gen//Qsys_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312939147 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: Done RTL generation for module 'Qsys_uart_0' " "Uart_0: Done RTL generation for module 'Qsys_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312939369 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: \"Qsys\" instantiated altera_avalon_uart \"uart_0\" " "Uart_0: \"Qsys\" instantiated altera_avalon_uart \"uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312939370 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312940283 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312940332 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312940365 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312940395 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312940429 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312940480 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312940514 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312940566 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312940602 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312940630 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312940662 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312940702 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312940743 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312940795 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312940837 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312940876 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"Qsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"Qsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312941527 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312941691 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"Qsys\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"Qsys\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312941806 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"Qsys\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"Qsys\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312941810 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"Qsys\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"Qsys\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312941841 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: \"Qsys\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_004\" " "Avalon_st_adapter_004: \"Qsys\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312941873 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"Qsys\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"Qsys\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312941876 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Vfb_writer_packet_write_address_au_l_muxinst: \"alt_vip_vfb_0\" instantiated alt_cusp_muxbin2 \"vfb_writer_packet_write_address_au_l_muxinst\" " "Vfb_writer_packet_write_address_au_l_muxinst: \"alt_vip_vfb_0\" instantiated alt_cusp_muxbin2 \"vfb_writer_packet_write_address_au_l_muxinst\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312941878 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Vfb_writer_packet_write_address_au: \"alt_vip_vfb_0\" instantiated alt_au \"vfb_writer_packet_write_address_au\" " "Vfb_writer_packet_write_address_au: \"alt_vip_vfb_0\" instantiated alt_au \"vfb_writer_packet_write_address_au\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312941880 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Vfb_writer_overflow_flag_reg: \"alt_vip_vfb_0\" instantiated alt_reg \"vfb_writer_overflow_flag_reg\" " "Vfb_writer_overflow_flag_reg: \"alt_vip_vfb_0\" instantiated alt_reg \"vfb_writer_overflow_flag_reg\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312941882 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_package.vhd " "Reusing file /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_package.vhd" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312941885 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Vfb_writer_length_counter_au_enable_muxinst: \"alt_vip_vfb_0\" instantiated alt_cusp_muxhot16 \"vfb_writer_length_counter_au_enable_muxinst\" " "Vfb_writer_length_counter_au_enable_muxinst: \"alt_vip_vfb_0\" instantiated alt_cusp_muxhot16 \"vfb_writer_length_counter_au_enable_muxinst\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312941886 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Din: \"alt_vip_vfb_0\" instantiated alt_avalon_st_input \"din\" " "Din: \"alt_vip_vfb_0\" instantiated alt_avalon_st_input \"din\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312941888 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_package.vhd " "Reusing file /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_package.vhd" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312941889 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dout: \"alt_vip_vfb_0\" instantiated alt_avalon_st_output \"dout\" " "Dout: \"alt_vip_vfb_0\" instantiated alt_avalon_st_output \"dout\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312941891 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_package.vhd " "Reusing file /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_package.vhd" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312941891 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Read_master: \"alt_vip_vfb_0\" instantiated alt_avalon_mm_bursting_master_fifo \"read_master\" " "Read_master: \"alt_vip_vfb_0\" instantiated alt_avalon_mm_bursting_master_fifo \"read_master\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312941895 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_package.vhd " "Reusing file /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_package.vhd" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312941895 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Read_master_pull: \"alt_vip_vfb_0\" instantiated alt_cusp_pulling_width_adapter \"read_master_pull\" " "Read_master_pull: \"alt_vip_vfb_0\" instantiated alt_cusp_pulling_width_adapter \"read_master_pull\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312941897 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_package.vhd " "Reusing file /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_package.vhd" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312941898 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Write_master_push: \"alt_vip_vfb_0\" instantiated alt_cusp_pushing_width_adapter \"write_master_push\" " "Write_master_push: \"alt_vip_vfb_0\" instantiated alt_cusp_pushing_width_adapter \"write_master_push\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312941899 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_package.vhd " "Reusing file /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_package.vhd" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312941900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pc0: \"alt_vip_vfb_0\" instantiated alt_pc \"pc0\" " "Pc0: \"alt_vip_vfb_0\" instantiated alt_pc \"pc0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312941902 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_package.vhd " "Reusing file /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_package.vhd" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312941902 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fu_id_4494_line325_93: \"alt_vip_vfb_0\" instantiated alt_cmp \"fu_id_4494_line325_93\" " "Fu_id_4494_line325_93: \"alt_vip_vfb_0\" instantiated alt_cmp \"fu_id_4494_line325_93\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312941904 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_package.vhd " "Reusing file /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_package.vhd" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312941904 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Clocksource: \"alt_vip_vfb_0\" instantiated alt_cusp_testbench_clock \"clocksource\" " "Clocksource: \"alt_vip_vfb_0\" instantiated alt_cusp_testbench_clock \"clocksource\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312941906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_package.vhd " "Reusing file /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_package.vhd" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312941906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'Qsys_nios2_gen2_cpu' " "Cpu: Starting RTL generation for module 'Qsys_nios2_gen2_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312941917 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec /home/ishaan/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /home/ishaan/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/ishaan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/ishaan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/ishaan/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/ishaan/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/ishaan/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/ishaan/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/ishaan/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/ishaan/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Qsys_nios2_gen2_cpu --dir=/tmp/alt9158_6032044353773361385.dir/0024_cpu_gen/ --quartus_bindir=/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt9158_6032044353773361385.dir/0024_cpu_gen//Qsys_nios2_gen2_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec /home/ishaan/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /home/ishaan/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/ishaan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/ishaan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/ishaan/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/ishaan/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/ishaan/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/ishaan/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/ishaan/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/ishaan/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Qsys_nios2_gen2_cpu --dir=/tmp/alt9158_6032044353773361385.dir/0024_cpu_gen/ --quartus_bindir=/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt9158_6032044353773361385.dir/0024_cpu_gen//Qsys_nios2_gen2_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312941917 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.15 18:09:02 (*) Starting Nios II generation " "Cpu: # 2022.06.15 18:09:02 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312947031 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.15 18:09:02 (*)   Checking for plaintext license. " "Cpu: # 2022.06.15 18:09:02 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312947032 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.15 18:09:02 (*)   Couldn't query license setup in Quartus directory /home/ishaan/intelFPGA_lite/18.1/quartus/linux64/ " "Cpu: # 2022.06.15 18:09:02 (*)   Couldn't query license setup in Quartus directory /home/ishaan/intelFPGA_lite/18.1/quartus/linux64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312947032 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.15 18:09:02 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2022.06.15 18:09:02 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312947033 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.15 18:09:02 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2022.06.15 18:09:02 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312947033 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.15 18:09:02 (*)   Plaintext license not found. " "Cpu: # 2022.06.15 18:09:02 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312947034 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.15 18:09:02 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2022.06.15 18:09:02 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312947035 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.15 18:09:02 (*)   Couldn't query license setup in Quartus directory /home/ishaan/intelFPGA_lite/18.1/quartus/linux64/ " "Cpu: # 2022.06.15 18:09:02 (*)   Couldn't query license setup in Quartus directory /home/ishaan/intelFPGA_lite/18.1/quartus/linux64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312947036 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.15 18:09:02 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2022.06.15 18:09:02 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312947037 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.15 18:09:02 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2022.06.15 18:09:02 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312947037 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.15 18:09:02 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2022.06.15 18:09:02 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312947038 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.15 18:09:02 (*)   Elaborating CPU configuration settings " "Cpu: # 2022.06.15 18:09:02 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312947038 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.15 18:09:02 (*)   Creating all objects for CPU " "Cpu: # 2022.06.15 18:09:02 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312947039 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.15 18:09:02 (*)     Testbench " "Cpu: # 2022.06.15 18:09:02 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312947039 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.15 18:09:03 (*)     Instruction decoding " "Cpu: # 2022.06.15 18:09:03 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312947040 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.15 18:09:03 (*)       Instruction fields " "Cpu: # 2022.06.15 18:09:03 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312947040 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.15 18:09:03 (*)       Instruction decodes " "Cpu: # 2022.06.15 18:09:03 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312947041 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.15 18:09:03 (*)       Signals for RTL simulation waveforms " "Cpu: # 2022.06.15 18:09:03 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312947041 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.15 18:09:03 (*)       Instruction controls " "Cpu: # 2022.06.15 18:09:03 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312947041 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.15 18:09:03 (*)     Pipeline frontend " "Cpu: # 2022.06.15 18:09:03 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312947041 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.15 18:09:03 (*)     Pipeline backend " "Cpu: # 2022.06.15 18:09:03 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312947041 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.15 18:09:05 (*)   Generating RTL from CPU objects " "Cpu: # 2022.06.15 18:09:05 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312947042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.15 18:09:06 (*)   Creating encrypted RTL " "Cpu: # 2022.06.15 18:09:06 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312947042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.15 18:09:07 (*) Done Nios II generation " "Cpu: # 2022.06.15 18:09:07 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312947042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'Qsys_nios2_gen2_cpu' " "Cpu: Done RTL generation for module 'Qsys_nios2_gen2_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312947042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312947053 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_data_master_translator\" " "Nios2_gen2_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312947061 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312947062 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_data_master_agent\" " "Nios2_gen2_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312947063 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312947065 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312947066 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312947073 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312947080 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312947090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\" " "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312947103 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_data_master_limiter\" " "Nios2_gen2_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312947106 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_avalon_sc_fifo.v " "Reusing file /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312947107 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312947114 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312947117 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312947125 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\" " "Cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312947135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312947136 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312947139 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\" " "Rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312947142 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_005: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_005\" " "Rsp_demux_005: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312947148 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312947166 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312947167 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312947174 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312947174 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312947175 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_avalon_st_pipeline_base.v " "Reusing file /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312947176 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312947199 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312947207 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312947214 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_burst_adapter: \"mm_interconnect_1\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\" " "Sdram_s1_burst_adapter: \"mm_interconnect_1\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312947226 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_avalon_st_pipeline_base.v " "Reusing file /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312947229 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312947231 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312947239 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312947239 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312947242 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312947249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312947250 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_rsp_width_adapter: \"mm_interconnect_1\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\" " "Sdram_s1_rsp_width_adapter: \"mm_interconnect_1\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312947252 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_address_alignment.sv " "Reusing file /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312947253 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312947253 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312947280 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Channel_adapter_0: \"avalon_st_adapter\" instantiated channel_adapter \"channel_adapter_0\" " "Channel_adapter_0: \"avalon_st_adapter\" instantiated channel_adapter \"channel_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312947283 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timing_adapter_0: \"avalon_st_adapter\" instantiated timing_adapter \"timing_adapter_0\" " "Timing_adapter_0: \"avalon_st_adapter\" instantiated timing_adapter \"timing_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312947288 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Channel_adapter_0: \"avalon_st_adapter_004\" instantiated channel_adapter \"channel_adapter_0\" " "Channel_adapter_0: \"avalon_st_adapter_004\" instantiated channel_adapter \"channel_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312947291 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timing_adapter_0: \"avalon_st_adapter_004\" instantiated timing_adapter \"timing_adapter_0\" " "Timing_adapter_0: \"avalon_st_adapter_004\" instantiated timing_adapter \"timing_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312947295 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312947299 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312947302 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys: Done \"Qsys\" with 75 modules, 150 files " "Qsys: Done \"Qsys\" with 75 modules, 150 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312947302 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "Qsys.qsys " "Finished elaborating Platform Designer system entity \"Qsys.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312948741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/EEE_IMGPROC/RGB_TO_HSV.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/EEE_IMGPROC/RGB_TO_HSV.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RGB_TO_HSV " "Found entity 1: RGB_TO_HSV" {  } { { "ip/EEE_IMGPROC/RGB_TO_HSV.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/RGB_TO_HSV.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312948926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312948926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/EEE_IMGPROC/SHIFT_EXPOSED.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/EEE_IMGPROC/SHIFT_EXPOSED.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFT_EXPOSED " "Found entity 1: SHIFT_EXPOSED" {  } { { "ip/EEE_IMGPROC/SHIFT_EXPOSED.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/SHIFT_EXPOSED.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312948927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312948927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/EEE_IMGPROC/SHIFT_REGGAE.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/EEE_IMGPROC/SHIFT_REGGAE.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFT_REGGAE " "Found entity 1: SHIFT_REGGAE" {  } { { "ip/EEE_IMGPROC/SHIFT_REGGAE.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/SHIFT_REGGAE.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312948928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312948928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/EEE_IMGPROC/RING_BUFFER.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/EEE_IMGPROC/RING_BUFFER.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RING_BUFFER " "Found entity 1: RING_BUFFER" {  } { { "ip/EEE_IMGPROC/RING_BUFFER.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/RING_BUFFER.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312948929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312948929 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "EEE_IMGPROC.sv(535) " "Verilog HDL information at EEE_IMGPROC.sv(535): always construct contains both blocking and non-blocking assignments" {  } { { "ip/EEE_IMGPROC/EEE_IMGPROC.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/EEE_IMGPROC.sv" 535 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1655312948930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/EEE_IMGPROC/EEE_IMGPROC.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/EEE_IMGPROC/EEE_IMGPROC.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EEE_IMGPROC " "Found entity 1: EEE_IMGPROC" {  } { { "ip/EEE_IMGPROC/EEE_IMGPROC.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/EEE_IMGPROC.sv" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312948931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312948931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FpsMonitor.v 1 1 " "Found 1 design units, including 1 entities, in source file FpsMonitor.v" { { "Info" "ISGN_ENTITY_NAME" "1 FpsMonitor " "Found entity 1: FpsMonitor" {  } { { "FpsMonitor.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/FpsMonitor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312948931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312948931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE10_LITE_D8M_VIP.v 1 1 " "Found 1 design units, including 1 entities, in source file DE10_LITE_D8M_VIP.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_D8M_VIP " "Found entity 1: DE10_LITE_D8M_VIP" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312948932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312948932 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "STREAM_REG_TEST.v(14) " "Verilog HDL information at STREAM_REG_TEST.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "ip/EEE_IMGPROC/STREAM_REG_TEST.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/STREAM_REG_TEST.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1655312948933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/EEE_IMGPROC/STREAM_REG_TEST.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/EEE_IMGPROC/STREAM_REG_TEST.v" { { "Info" "ISGN_ENTITY_NAME" "1 STREAM_REG_TEST " "Found entity 1: STREAM_REG_TEST" {  } { { "ip/EEE_IMGPROC/STREAM_REG_TEST.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/STREAM_REG_TEST.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312948933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312948933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/EEE_IMGPROC/MSG_FIFO.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/EEE_IMGPROC/MSG_FIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSG_FIFO " "Found entity 1: MSG_FIFO" {  } { { "ip/EEE_IMGPROC/MSG_FIFO.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/MSG_FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312948934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312948934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/EEE_IMGPROC/STREAM_REG.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/EEE_IMGPROC/STREAM_REG.v" { { "Info" "ISGN_ENTITY_NAME" "1 STREAM_REG " "Found entity 1: STREAM_REG" {  } { { "ip/EEE_IMGPROC/STREAM_REG.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/STREAM_REG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312948935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312948935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file multi_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 multi_divider " "Found entity 1: multi_divider" {  } { { "multi_divider.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/multi_divider.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312948935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312948935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/Qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/Qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys " "Found entity 1: Qsys" {  } { { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312948938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312948938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Bayer2RGB.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Bayer2RGB.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bayer2RGB " "Found entity 1: Bayer2RGB" {  } { { "db/ip/Qsys/submodules/Bayer2RGB.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Bayer2RGB.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312948938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312948938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Bayer_LineBuffer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Bayer_LineBuffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bayer_LineBuffer " "Found entity 1: Bayer_LineBuffer" {  } { { "db/ip/Qsys/submodules/Bayer_LineBuffer.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Bayer_LineBuffer.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312948939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312948939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/CAMERA_Bayer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/CAMERA_Bayer.v" { { "Info" "ISGN_ENTITY_NAME" "1 CAMERA_Bayer " "Found entity 1: CAMERA_Bayer" {  } { { "db/ip/Qsys/submodules/CAMERA_Bayer.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/CAMERA_Bayer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312948940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312948940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/CAMERA_RGB.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/CAMERA_RGB.v" { { "Info" "ISGN_ENTITY_NAME" "1 CAMERA_RGB " "Found entity 1: CAMERA_RGB" {  } { { "db/ip/Qsys/submodules/CAMERA_RGB.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/CAMERA_RGB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312948940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312948940 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "EEE_IMGPROC.sv(535) " "Verilog HDL information at EEE_IMGPROC.sv(535): always construct contains both blocking and non-blocking assignments" {  } { { "db/ip/Qsys/submodules/EEE_IMGPROC.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/EEE_IMGPROC.sv" 535 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1655312948942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/EEE_IMGPROC.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/EEE_IMGPROC.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EEE_IMGPROC " "Found entity 1: EEE_IMGPROC" {  } { { "db/ip/Qsys/submodules/EEE_IMGPROC.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/EEE_IMGPROC.sv" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312948942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312948942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/F_VCM.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/F_VCM.v" { { "Info" "ISGN_ENTITY_NAME" "1 F_VCM " "Found entity 1: F_VCM" {  } { { "db/ip/Qsys/submodules/F_VCM.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/F_VCM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312948943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312948943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/I2C_VCM_Config.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/I2C_VCM_Config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_VCM_Config " "Found entity 1: I2C_VCM_Config" {  } { { "db/ip/Qsys/submodules/I2C_VCM_Config.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/I2C_VCM_Config.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312948944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312948944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/I2C_VCM_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/I2C_VCM_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_VCM_Controller " "Found entity 1: I2C_VCM_Controller" {  } { { "db/ip/Qsys/submodules/I2C_VCM_Controller.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/I2C_VCM_Controller.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312948944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312948944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Qsys_alt_vip_vfb_0-rtl " "Found design unit 1: Qsys_alt_vip_vfb_0-rtl" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312949720 ""} { "Info" "ISGN_ENTITY_NAME" "1 Qsys_alt_vip_vfb_0 " "Found entity 1: Qsys_alt_vip_vfb_0" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312949720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312949720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Qsys_alt_vip_vfb_0_tb-rtl " "Found design unit 1: Qsys_alt_vip_vfb_0_tb-rtl" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0_tb.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312949721 ""} { "Info" "ISGN_ENTITY_NAME" "1 Qsys_alt_vip_vfb_0_tb " "Found entity 1: Qsys_alt_vip_vfb_0_tb" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0_tb.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0_tb.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312949721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312949721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/Qsys/submodules/Qsys_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_altpll_0_dffpipe_l2c " "Found entity 1: Qsys_altpll_0_dffpipe_l2c" {  } { { "db/ip/Qsys/submodules/Qsys_altpll_0.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312949723 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_altpll_0_stdsync_sv6 " "Found entity 2: Qsys_altpll_0_stdsync_sv6" {  } { { "db/ip/Qsys/submodules/Qsys_altpll_0.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312949723 ""} { "Info" "ISGN_ENTITY_NAME" "3 Qsys_altpll_0_altpll_u3t2 " "Found entity 3: Qsys_altpll_0_altpll_u3t2" {  } { { "db/ip/Qsys/submodules/Qsys_altpll_0.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_altpll_0.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312949723 ""} { "Info" "ISGN_ENTITY_NAME" "4 Qsys_altpll_0 " "Found entity 4: Qsys_altpll_0" {  } { { "db/ip/Qsys/submodules/Qsys_altpll_0.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_altpll_0.v" 229 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312949723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312949723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_avalon_st_adapter " "Found entity 1: Qsys_avalon_st_adapter" {  } { { "db/ip/Qsys/submodules/Qsys_avalon_st_adapter.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312949724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312949724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_avalon_st_adapter_004.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_avalon_st_adapter_004.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_avalon_st_adapter_004 " "Found entity 1: Qsys_avalon_st_adapter_004" {  } { { "db/ip/Qsys/submodules/Qsys_avalon_st_adapter_004.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_avalon_st_adapter_004.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312949724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312949724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_avalon_st_adapter_004_channel_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_avalon_st_adapter_004_channel_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_avalon_st_adapter_004_channel_adapter_0 " "Found entity 1: Qsys_avalon_st_adapter_004_channel_adapter_0" {  } { { "db/ip/Qsys/submodules/Qsys_avalon_st_adapter_004_channel_adapter_0.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_avalon_st_adapter_004_channel_adapter_0.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312949725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312949725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_avalon_st_adapter_004_timing_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_avalon_st_adapter_004_timing_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_avalon_st_adapter_004_timing_adapter_0 " "Found entity 1: Qsys_avalon_st_adapter_004_timing_adapter_0" {  } { { "db/ip/Qsys/submodules/Qsys_avalon_st_adapter_004_timing_adapter_0.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_avalon_st_adapter_004_timing_adapter_0.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312949726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312949726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_avalon_st_adapter_channel_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_avalon_st_adapter_channel_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_avalon_st_adapter_channel_adapter_0 " "Found entity 1: Qsys_avalon_st_adapter_channel_adapter_0" {  } { { "db/ip/Qsys/submodules/Qsys_avalon_st_adapter_channel_adapter_0.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_avalon_st_adapter_channel_adapter_0.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312949726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312949726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_avalon_st_adapter_timing_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_avalon_st_adapter_timing_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_avalon_st_adapter_timing_adapter_0 " "Found entity 1: Qsys_avalon_st_adapter_timing_adapter_0" {  } { { "db/ip/Qsys/submodules/Qsys_avalon_st_adapter_timing_adapter_0.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_avalon_st_adapter_timing_adapter_0.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312949727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312949727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_fifo_1.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/Qsys/submodules/Qsys_fifo_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_fifo_1_single_clock_fifo " "Found entity 1: Qsys_fifo_1_single_clock_fifo" {  } { { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312949728 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_fifo_1_scfifo_with_controls " "Found entity 2: Qsys_fifo_1_scfifo_with_controls" {  } { { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312949728 ""} { "Info" "ISGN_ENTITY_NAME" "3 Qsys_fifo_1 " "Found entity 3: Qsys_fifo_1" {  } { { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312949728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312949728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_irq_mapper " "Found entity 1: Qsys_irq_mapper" {  } { { "db/ip/Qsys/submodules/Qsys_irq_mapper.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312949729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312949729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/Qsys/submodules/Qsys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_jtag_uart_sim_scfifo_w " "Found entity 1: Qsys_jtag_uart_sim_scfifo_w" {  } { { "db/ip/Qsys/submodules/Qsys_jtag_uart.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312949730 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_jtag_uart_scfifo_w " "Found entity 2: Qsys_jtag_uart_scfifo_w" {  } { { "db/ip/Qsys/submodules/Qsys_jtag_uart.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312949730 ""} { "Info" "ISGN_ENTITY_NAME" "3 Qsys_jtag_uart_sim_scfifo_r " "Found entity 3: Qsys_jtag_uart_sim_scfifo_r" {  } { { "db/ip/Qsys/submodules/Qsys_jtag_uart.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312949730 ""} { "Info" "ISGN_ENTITY_NAME" "4 Qsys_jtag_uart_scfifo_r " "Found entity 4: Qsys_jtag_uart_scfifo_r" {  } { { "db/ip/Qsys/submodules/Qsys_jtag_uart.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312949730 ""} { "Info" "ISGN_ENTITY_NAME" "5 Qsys_jtag_uart " "Found entity 5: Qsys_jtag_uart" {  } { { "db/ip/Qsys/submodules/Qsys_jtag_uart.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312949730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312949730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_key.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_key " "Found entity 1: Qsys_key" {  } { { "db/ip/Qsys/submodules/Qsys_key.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312949731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312949731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_led.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_led " "Found entity 1: Qsys_led" {  } { { "db/ip/Qsys/submodules/Qsys_led.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312949731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312949731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_mipi_pwdn_n.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_mipi_pwdn_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mipi_pwdn_n " "Found entity 1: Qsys_mipi_pwdn_n" {  } { { "db/ip/Qsys/submodules/Qsys_mipi_pwdn_n.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mipi_pwdn_n.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312949732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312949732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0 " "Found entity 1: Qsys_mm_interconnect_0" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312949741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312949741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Qsys_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312949742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312949742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312949743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312949743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_cmd_demux " "Found entity 1: Qsys_mm_interconnect_0_cmd_demux" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312949744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312949744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_cmd_demux_001 " "Found entity 1: Qsys_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312949744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312949744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_cmd_mux " "Found entity 1: Qsys_mm_interconnect_0_cmd_mux" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312949745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312949745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_cmd_mux_004 " "Found entity 1: Qsys_mm_interconnect_0_cmd_mux_004" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_cmd_mux_004.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312949746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312949746 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Qsys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Qsys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655312949746 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Qsys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Qsys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655312949746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_router_default_decode " "Found entity 1: Qsys_mm_interconnect_0_router_default_decode" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312949747 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_mm_interconnect_0_router " "Found entity 2: Qsys_mm_interconnect_0_router" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312949747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312949747 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Qsys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at Qsys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655312949747 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Qsys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at Qsys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655312949747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_router_001_default_decode " "Found entity 1: Qsys_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312949748 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_mm_interconnect_0_router_001 " "Found entity 2: Qsys_mm_interconnect_0_router_001" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312949748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312949748 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Qsys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at Qsys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router_002.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655312949748 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Qsys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at Qsys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router_002.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655312949749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_router_002_default_decode " "Found entity 1: Qsys_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router_002.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312949749 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_mm_interconnect_0_router_002 " "Found entity 2: Qsys_mm_interconnect_0_router_002" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router_002.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312949749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312949749 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Qsys_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at Qsys_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router_006.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655312949750 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Qsys_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at Qsys_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router_006.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655312949750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_router_006_default_decode " "Found entity 1: Qsys_mm_interconnect_0_router_006_default_decode" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router_006.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312949750 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_mm_interconnect_0_router_006 " "Found entity 2: Qsys_mm_interconnect_0_router_006" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router_006.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312949750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312949750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_rsp_demux " "Found entity 1: Qsys_mm_interconnect_0_rsp_demux" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312949751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312949751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_rsp_demux_004 " "Found entity 1: Qsys_mm_interconnect_0_rsp_demux_004" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_rsp_demux_004.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312949752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312949752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_rsp_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_mm_interconnect_0_rsp_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_rsp_demux_005 " "Found entity 1: Qsys_mm_interconnect_0_rsp_demux_005" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_rsp_demux_005.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0_rsp_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312949752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312949752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_rsp_mux " "Found entity 1: Qsys_mm_interconnect_0_rsp_mux" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312949754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312949754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_rsp_mux_001 " "Found entity 1: Qsys_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312949754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312949754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_1 " "Found entity 1: Qsys_mm_interconnect_1" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312949757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312949757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_mm_interconnect_1_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_mm_interconnect_1_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_1_avalon_st_adapter " "Found entity 1: Qsys_mm_interconnect_1_avalon_st_adapter" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_1_avalon_st_adapter.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_1_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312949758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312949758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0 " "Found entity 1: Qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312949758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312949758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_1_cmd_demux " "Found entity 1: Qsys_mm_interconnect_1_cmd_demux" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_1_cmd_demux.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312949759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312949759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_1_cmd_mux " "Found entity 1: Qsys_mm_interconnect_1_cmd_mux" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_1_cmd_mux.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312949760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312949760 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Qsys_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at Qsys_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_1_router.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655312949761 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Qsys_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at Qsys_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_1_router.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655312949761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/Qsys/submodules/Qsys_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_1_router_default_decode " "Found entity 1: Qsys_mm_interconnect_1_router_default_decode" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_1_router.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312949761 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_mm_interconnect_1_router " "Found entity 2: Qsys_mm_interconnect_1_router" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_1_router.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312949761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312949761 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Qsys_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at Qsys_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_1_router_002.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655312949762 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Qsys_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at Qsys_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_1_router_002.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655312949762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/Qsys/submodules/Qsys_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_1_router_002_default_decode " "Found entity 1: Qsys_mm_interconnect_1_router_002_default_decode" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_1_router_002.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312949762 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_mm_interconnect_1_router_002 " "Found entity 2: Qsys_mm_interconnect_1_router_002" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_1_router_002.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312949762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312949762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_1_rsp_demux " "Found entity 1: Qsys_mm_interconnect_1_rsp_demux" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_1_rsp_demux.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312949763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312949763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_1_rsp_mux " "Found entity 1: Qsys_mm_interconnect_1_rsp_mux" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_1_rsp_mux.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312949764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312949764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_nios2_gen2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_nios2_gen2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_nios2_gen2 " "Found entity 1: Qsys_nios2_gen2" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312949764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312949764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_nios2_gen2_cpu_ic_data_module " "Found entity 1: Qsys_nios2_gen2_cpu_ic_data_module" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950358 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_nios2_gen2_cpu_ic_tag_module " "Found entity 2: Qsys_nios2_gen2_cpu_ic_tag_module" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950358 ""} { "Info" "ISGN_ENTITY_NAME" "3 Qsys_nios2_gen2_cpu_bht_module " "Found entity 3: Qsys_nios2_gen2_cpu_bht_module" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950358 ""} { "Info" "ISGN_ENTITY_NAME" "4 Qsys_nios2_gen2_cpu_register_bank_a_module " "Found entity 4: Qsys_nios2_gen2_cpu_register_bank_a_module" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950358 ""} { "Info" "ISGN_ENTITY_NAME" "5 Qsys_nios2_gen2_cpu_register_bank_b_module " "Found entity 5: Qsys_nios2_gen2_cpu_register_bank_b_module" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950358 ""} { "Info" "ISGN_ENTITY_NAME" "6 Qsys_nios2_gen2_cpu_dc_tag_module " "Found entity 6: Qsys_nios2_gen2_cpu_dc_tag_module" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950358 ""} { "Info" "ISGN_ENTITY_NAME" "7 Qsys_nios2_gen2_cpu_dc_data_module " "Found entity 7: Qsys_nios2_gen2_cpu_dc_data_module" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950358 ""} { "Info" "ISGN_ENTITY_NAME" "8 Qsys_nios2_gen2_cpu_dc_victim_module " "Found entity 8: Qsys_nios2_gen2_cpu_dc_victim_module" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950358 ""} { "Info" "ISGN_ENTITY_NAME" "9 Qsys_nios2_gen2_cpu_nios2_oci_debug " "Found entity 9: Qsys_nios2_gen2_cpu_nios2_oci_debug" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950358 ""} { "Info" "ISGN_ENTITY_NAME" "10 Qsys_nios2_gen2_cpu_nios2_oci_break " "Found entity 10: Qsys_nios2_gen2_cpu_nios2_oci_break" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950358 ""} { "Info" "ISGN_ENTITY_NAME" "11 Qsys_nios2_gen2_cpu_nios2_oci_xbrk " "Found entity 11: Qsys_nios2_gen2_cpu_nios2_oci_xbrk" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950358 ""} { "Info" "ISGN_ENTITY_NAME" "12 Qsys_nios2_gen2_cpu_nios2_oci_dbrk " "Found entity 12: Qsys_nios2_gen2_cpu_nios2_oci_dbrk" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950358 ""} { "Info" "ISGN_ENTITY_NAME" "13 Qsys_nios2_gen2_cpu_nios2_oci_itrace " "Found entity 13: Qsys_nios2_gen2_cpu_nios2_oci_itrace" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950358 ""} { "Info" "ISGN_ENTITY_NAME" "14 Qsys_nios2_gen2_cpu_nios2_oci_td_mode " "Found entity 14: Qsys_nios2_gen2_cpu_nios2_oci_td_mode" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950358 ""} { "Info" "ISGN_ENTITY_NAME" "15 Qsys_nios2_gen2_cpu_nios2_oci_dtrace " "Found entity 15: Qsys_nios2_gen2_cpu_nios2_oci_dtrace" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950358 ""} { "Info" "ISGN_ENTITY_NAME" "16 Qsys_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: Qsys_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950358 ""} { "Info" "ISGN_ENTITY_NAME" "17 Qsys_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: Qsys_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950358 ""} { "Info" "ISGN_ENTITY_NAME" "18 Qsys_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: Qsys_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950358 ""} { "Info" "ISGN_ENTITY_NAME" "19 Qsys_nios2_gen2_cpu_nios2_oci_fifo " "Found entity 19: Qsys_nios2_gen2_cpu_nios2_oci_fifo" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950358 ""} { "Info" "ISGN_ENTITY_NAME" "20 Qsys_nios2_gen2_cpu_nios2_oci_pib " "Found entity 20: Qsys_nios2_gen2_cpu_nios2_oci_pib" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950358 ""} { "Info" "ISGN_ENTITY_NAME" "21 Qsys_nios2_gen2_cpu_nios2_oci_im " "Found entity 21: Qsys_nios2_gen2_cpu_nios2_oci_im" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950358 ""} { "Info" "ISGN_ENTITY_NAME" "22 Qsys_nios2_gen2_cpu_nios2_performance_monitors " "Found entity 22: Qsys_nios2_gen2_cpu_nios2_performance_monitors" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950358 ""} { "Info" "ISGN_ENTITY_NAME" "23 Qsys_nios2_gen2_cpu_nios2_avalon_reg " "Found entity 23: Qsys_nios2_gen2_cpu_nios2_avalon_reg" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950358 ""} { "Info" "ISGN_ENTITY_NAME" "24 Qsys_nios2_gen2_cpu_ociram_sp_ram_module " "Found entity 24: Qsys_nios2_gen2_cpu_ociram_sp_ram_module" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950358 ""} { "Info" "ISGN_ENTITY_NAME" "25 Qsys_nios2_gen2_cpu_nios2_ocimem " "Found entity 25: Qsys_nios2_gen2_cpu_nios2_ocimem" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950358 ""} { "Info" "ISGN_ENTITY_NAME" "26 Qsys_nios2_gen2_cpu_nios2_oci " "Found entity 26: Qsys_nios2_gen2_cpu_nios2_oci" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950358 ""} { "Info" "ISGN_ENTITY_NAME" "27 Qsys_nios2_gen2_cpu " "Found entity 27: Qsys_nios2_gen2_cpu" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_nios2_gen2_cpu_debug_slave_sysclk " "Found entity 1: Qsys_nios2_gen2_cpu_debug_slave_sysclk" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu_debug_slave_sysclk.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_nios2_gen2_cpu_debug_slave_tck " "Found entity 1: Qsys_nios2_gen2_cpu_debug_slave_tck" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu_debug_slave_tck.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_nios2_gen2_cpu_debug_slave_wrapper " "Found entity 1: Qsys_nios2_gen2_cpu_debug_slave_wrapper" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu_debug_slave_wrapper.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_nios2_gen2_cpu_mult_cell " "Found entity 1: Qsys_nios2_gen2_cpu_mult_cell" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu_mult_cell.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_nios2_gen2_cpu_test_bench " "Found entity 1: Qsys_nios2_gen2_cpu_test_bench" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu_test_bench.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_onchip_memory2_0 " "Found entity 1: Qsys_onchip_memory2_0" {  } { { "db/ip/Qsys/submodules/Qsys_onchip_memory2_0.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/Qsys/submodules/Qsys_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_sdram_input_efifo_module " "Found entity 1: Qsys_sdram_input_efifo_module" {  } { { "db/ip/Qsys/submodules/Qsys_sdram.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950366 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_sdram " "Found entity 2: Qsys_sdram" {  } { { "db/ip/Qsys/submodules/Qsys_sdram.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950366 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Qsys_sdram_test_component.v(236) " "Verilog HDL warning at Qsys_sdram_test_component.v(236): extended using \"x\" or \"z\"" {  } { { "db/ip/Qsys/submodules/Qsys_sdram_test_component.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_sdram_test_component.v" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1655312950367 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Qsys_sdram_test_component.v(237) " "Verilog HDL warning at Qsys_sdram_test_component.v(237): extended using \"x\" or \"z\"" {  } { { "db/ip/Qsys/submodules/Qsys_sdram_test_component.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_sdram_test_component.v" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1655312950367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/Qsys/submodules/Qsys_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_sdram_test_component_ram_module " "Found entity 1: Qsys_sdram_test_component_ram_module" {  } { { "db/ip/Qsys/submodules/Qsys_sdram_test_component.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_sdram_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950368 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_sdram_test_component " "Found entity 2: Qsys_sdram_test_component" {  } { { "db/ip/Qsys/submodules/Qsys_sdram_test_component.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_sdram_test_component.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_sw " "Found entity 1: Qsys_sw" {  } { { "db/ip/Qsys/submodules/Qsys_sw.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_sysid_qsys " "Found entity 1: Qsys_sysid_qsys" {  } { { "db/ip/Qsys/submodules/Qsys_sysid_qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_sysid_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_timer " "Found entity 1: Qsys_timer" {  } { { "db/ip/Qsys/submodules/Qsys_timer.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/Qsys/submodules/Qsys_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_uart_0_tx " "Found entity 1: Qsys_uart_0_tx" {  } { { "db/ip/Qsys/submodules/Qsys_uart_0.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950372 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_uart_0_rx_stimulus_source " "Found entity 2: Qsys_uart_0_rx_stimulus_source" {  } { { "db/ip/Qsys/submodules/Qsys_uart_0.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_uart_0.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950372 ""} { "Info" "ISGN_ENTITY_NAME" "3 Qsys_uart_0_rx " "Found entity 3: Qsys_uart_0_rx" {  } { { "db/ip/Qsys/submodules/Qsys_uart_0.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_uart_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950372 ""} { "Info" "ISGN_ENTITY_NAME" "4 Qsys_uart_0_regs " "Found entity 4: Qsys_uart_0_regs" {  } { { "db/ip/Qsys/submodules/Qsys_uart_0.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_uart_0.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950372 ""} { "Info" "ISGN_ENTITY_NAME" "5 Qsys_uart_0 " "Found entity 5: Qsys_uart_0" {  } { { "db/ip/Qsys/submodules/Qsys_uart_0.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_uart_0.v" 793 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/TERASIC_AUTO_FOCUS.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/TERASIC_AUTO_FOCUS.v" { { "Info" "ISGN_ENTITY_NAME" "1 TERASIC_AUTO_FOCUS " "Found entity 1: TERASIC_AUTO_FOCUS" {  } { { "db/ip/Qsys/submodules/TERASIC_AUTO_FOCUS.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/TERASIC_AUTO_FOCUS.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/TERASIC_CAMERA.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/TERASIC_CAMERA.v" { { "Info" "ISGN_ENTITY_NAME" "1 TERASIC_CAMERA " "Found entity 1: TERASIC_CAMERA" {  } { { "db/ip/Qsys/submodules/TERASIC_CAMERA.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/TERASIC_CAMERA.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/VCM_CTRL_P.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/VCM_CTRL_P.v" { { "Info" "ISGN_ENTITY_NAME" "1 VCM_CTRL_P " "Found entity 1: VCM_CTRL_P" {  } { { "db/ip/Qsys/submodules/VCM_CTRL_P.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/VCM_CTRL_P.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/add2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/add2.v" { { "Info" "ISGN_ENTITY_NAME" "1 add2 " "Found entity 1: add2" {  } { { "db/ip/Qsys/submodules/add2.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/add2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/add4.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/add4.v" { { "Info" "ISGN_ENTITY_NAME" "1 add4 " "Found entity 1: add4" {  } { { "db/ip/Qsys/submodules/add4.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/add4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/alt_cusp181_addsubcarry.vhd 4 2 " "Found 4 design units, including 2 entities, in source file db/ip/Qsys/submodules/alt_cusp181_addsubcarry.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_asc_carrypropagator-WYSI " "Found design unit 1: alt_cusp181_asc_carrypropagator-WYSI" {  } { { "db/ip/Qsys/submodules/alt_cusp181_addsubcarry.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_addsubcarry.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950377 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alt_cusp181_addsubcarry-RTL " "Found design unit 2: alt_cusp181_addsubcarry-RTL" {  } { { "db/ip/Qsys/submodules/alt_cusp181_addsubcarry.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_addsubcarry.vhd" 155 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950377 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_asc_carrypropagator " "Found entity 1: alt_cusp181_asc_carrypropagator" {  } { { "db/ip/Qsys/submodules/alt_cusp181_addsubcarry.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_addsubcarry.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950377 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_cusp181_addsubcarry " "Found entity 2: alt_cusp181_addsubcarry" {  } { { "db/ip/Qsys/submodules/alt_cusp181_addsubcarry.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_addsubcarry.vhd" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/alt_cusp181_atlantic_reporter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_cusp181_atlantic_reporter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_atlantic_reporter-rtl " "Found design unit 1: alt_cusp181_atlantic_reporter-rtl" {  } { { "db/ip/Qsys/submodules/alt_cusp181_atlantic_reporter.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_atlantic_reporter.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950378 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_atlantic_reporter " "Found entity 1: alt_cusp181_atlantic_reporter" {  } { { "db/ip/Qsys/submodules/alt_cusp181_atlantic_reporter.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_atlantic_reporter.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/alt_cusp181_au.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_cusp181_au.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALT_CUSP181_AU-rtl " "Found design unit 1: ALT_CUSP181_AU-rtl" {  } { { "db/ip/Qsys/submodules/alt_cusp181_au.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_au.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950378 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALT_CUSP181_AU " "Found entity 1: ALT_CUSP181_AU" {  } { { "db/ip/Qsys/submodules/alt_cusp181_au.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_au.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_avalon_mm_bursting_master_fifo-rtl " "Found design unit 1: alt_cusp181_avalon_mm_bursting_master_fifo-rtl" {  } { { "db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950380 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_avalon_mm_bursting_master_fifo " "Found entity 1: alt_cusp181_avalon_mm_bursting_master_fifo" {  } { { "db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/alt_cusp181_avalon_st_input.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_cusp181_avalon_st_input.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_avalon_st_input-rtl " "Found design unit 1: alt_cusp181_avalon_st_input-rtl" {  } { { "db/ip/Qsys/submodules/alt_cusp181_avalon_st_input.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_st_input.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950381 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_avalon_st_input " "Found entity 1: alt_cusp181_avalon_st_input" {  } { { "db/ip/Qsys/submodules/alt_cusp181_avalon_st_input.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_st_input.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/alt_cusp181_avalon_st_output.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_cusp181_avalon_st_output.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALT_CUSP181_AVALON_ST_OUTPUT-rtl " "Found design unit 1: ALT_CUSP181_AVALON_ST_OUTPUT-rtl" {  } { { "db/ip/Qsys/submodules/alt_cusp181_avalon_st_output.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_st_output.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950382 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALT_CUSP181_AVALON_ST_OUTPUT " "Found entity 1: ALT_CUSP181_AVALON_ST_OUTPUT" {  } { { "db/ip/Qsys/submodules/alt_cusp181_avalon_st_output.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_st_output.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/alt_cusp181_clock_reset.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_cusp181_clock_reset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_clock_reset-rtl " "Found design unit 1: alt_cusp181_clock_reset-rtl" {  } { { "db/ip/Qsys/submodules/alt_cusp181_clock_reset.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_clock_reset.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950382 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_clock_reset " "Found entity 1: alt_cusp181_clock_reset" {  } { { "db/ip/Qsys/submodules/alt_cusp181_clock_reset.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_clock_reset.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/alt_cusp181_cmp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_cusp181_cmp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_cmp-rtl " "Found design unit 1: alt_cusp181_cmp-rtl" {  } { { "db/ip/Qsys/submodules/alt_cusp181_cmp.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_cmp.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950383 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_cmp " "Found entity 1: alt_cusp181_cmp" {  } { { "db/ip/Qsys/submodules/alt_cusp181_cmp.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_cmp.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/alt_cusp181_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_cusp181_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_fifo-rtl " "Found design unit 1: alt_cusp181_fifo-rtl" {  } { { "db/ip/Qsys/submodules/alt_cusp181_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950384 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_fifo " "Found entity 1: alt_cusp181_fifo" {  } { { "db/ip/Qsys/submodules/alt_cusp181_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/alt_cusp181_fifo_usedw_calculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_cusp181_fifo_usedw_calculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_fifo_usedw_calculator-rtl " "Found design unit 1: alt_cusp181_fifo_usedw_calculator-rtl" {  } { { "db/ip/Qsys/submodules/alt_cusp181_fifo_usedw_calculator.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_fifo_usedw_calculator.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950385 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_fifo_usedw_calculator " "Found entity 1: alt_cusp181_fifo_usedw_calculator" {  } { { "db/ip/Qsys/submodules/alt_cusp181_fifo_usedw_calculator.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_fifo_usedw_calculator.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/alt_cusp181_general_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_cusp181_general_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_general_fifo-rtl " "Found design unit 1: alt_cusp181_general_fifo-rtl" {  } { { "db/ip/Qsys/submodules/alt_cusp181_general_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_general_fifo.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950385 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_general_fifo " "Found entity 1: alt_cusp181_general_fifo" {  } { { "db/ip/Qsys/submodules/alt_cusp181_general_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_general_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/alt_cusp181_gray_clock_crosser.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_cusp181_gray_clock_crosser.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_gray_clock_crosser-rtl " "Found design unit 1: alt_cusp181_gray_clock_crosser-rtl" {  } { { "db/ip/Qsys/submodules/alt_cusp181_gray_clock_crosser.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_gray_clock_crosser.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950386 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_gray_clock_crosser " "Found entity 1: alt_cusp181_gray_clock_crosser" {  } { { "db/ip/Qsys/submodules/alt_cusp181_gray_clock_crosser.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_gray_clock_crosser.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/alt_cusp181_logic_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_cusp181_logic_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_logic_fifo-rtl " "Found design unit 1: alt_cusp181_logic_fifo-rtl" {  } { { "db/ip/Qsys/submodules/alt_cusp181_logic_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_logic_fifo.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950387 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_logic_fifo " "Found entity 1: alt_cusp181_logic_fifo" {  } { { "db/ip/Qsys/submodules/alt_cusp181_logic_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_logic_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/alt_cusp181_muxbin2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_cusp181_muxbin2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_muxbin2-rtl " "Found design unit 1: alt_cusp181_muxbin2-rtl" {  } { { "db/ip/Qsys/submodules/alt_cusp181_muxbin2.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_muxbin2.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950387 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_muxbin2 " "Found entity 1: alt_cusp181_muxbin2" {  } { { "db/ip/Qsys/submodules/alt_cusp181_muxbin2.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_muxbin2.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/alt_cusp181_muxhot16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_cusp181_muxhot16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_muxhot16-rtl " "Found design unit 1: alt_cusp181_muxhot16-rtl" {  } { { "db/ip/Qsys/submodules/alt_cusp181_muxhot16.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_muxhot16.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950388 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_muxhot16 " "Found entity 1: alt_cusp181_muxhot16" {  } { { "db/ip/Qsys/submodules/alt_cusp181_muxhot16.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_muxhot16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/alt_cusp181_one_bit_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_cusp181_one_bit_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_one_bit_delay-rtl " "Found design unit 1: alt_cusp181_one_bit_delay-rtl" {  } { { "db/ip/Qsys/submodules/alt_cusp181_one_bit_delay.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_one_bit_delay.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950389 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_one_bit_delay " "Found entity 1: alt_cusp181_one_bit_delay" {  } { { "db/ip/Qsys/submodules/alt_cusp181_one_bit_delay.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_one_bit_delay.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/alt_cusp181_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file db/ip/Qsys/submodules/alt_cusp181_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALT_CUSP181_PACKAGE (altera) " "Found design unit 1: ALT_CUSP181_PACKAGE (altera)" {  } { { "db/ip/Qsys/submodules/alt_cusp181_package.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_package.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950394 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ALT_CUSP181_PACKAGE-body " "Found design unit 2: ALT_CUSP181_PACKAGE-body" {  } { { "db/ip/Qsys/submodules/alt_cusp181_package.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_package.vhd" 3655 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/alt_cusp181_pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_cusp181_pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_pc-syn " "Found design unit 1: alt_cusp181_pc-syn" {  } { { "db/ip/Qsys/submodules/alt_cusp181_pc.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_pc.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950395 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_pc " "Found entity 1: alt_cusp181_pc" {  } { { "db/ip/Qsys/submodules/alt_cusp181_pc.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_pc.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/alt_cusp181_pulling_width_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_cusp181_pulling_width_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_pulling_width_adapter-rtl " "Found design unit 1: alt_cusp181_pulling_width_adapter-rtl" {  } { { "db/ip/Qsys/submodules/alt_cusp181_pulling_width_adapter.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_pulling_width_adapter.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950396 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_pulling_width_adapter " "Found entity 1: alt_cusp181_pulling_width_adapter" {  } { { "db/ip/Qsys/submodules/alt_cusp181_pulling_width_adapter.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_pulling_width_adapter.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/alt_cusp181_pushing_width_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_cusp181_pushing_width_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_pushing_width_adapter-rtl " "Found design unit 1: alt_cusp181_pushing_width_adapter-rtl" {  } { { "db/ip/Qsys/submodules/alt_cusp181_pushing_width_adapter.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_pushing_width_adapter.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950396 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_pushing_width_adapter " "Found entity 1: alt_cusp181_pushing_width_adapter" {  } { { "db/ip/Qsys/submodules/alt_cusp181_pushing_width_adapter.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_pushing_width_adapter.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/alt_cusp181_ram_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_cusp181_ram_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_ram_fifo-rtl " "Found design unit 1: alt_cusp181_ram_fifo-rtl" {  } { { "db/ip/Qsys/submodules/alt_cusp181_ram_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_ram_fifo.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950397 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_ram_fifo " "Found entity 1: alt_cusp181_ram_fifo" {  } { { "db/ip/Qsys/submodules/alt_cusp181_ram_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_ram_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/alt_cusp181_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_cusp181_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_reg-rtl " "Found design unit 1: alt_cusp181_reg-rtl" {  } { { "db/ip/Qsys/submodules/alt_cusp181_reg.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_reg.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950398 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_reg " "Found entity 1: alt_cusp181_reg" {  } { { "db/ip/Qsys/submodules/alt_cusp181_reg.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_reg.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/alt_cusp181_std_logic_vector_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_cusp181_std_logic_vector_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_std_logic_vector_delay-rtl " "Found design unit 1: alt_cusp181_std_logic_vector_delay-rtl" {  } { { "db/ip/Qsys/submodules/alt_cusp181_std_logic_vector_delay.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_std_logic_vector_delay.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950399 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_std_logic_vector_delay " "Found entity 1: alt_cusp181_std_logic_vector_delay" {  } { { "db/ip/Qsys/submodules/alt_cusp181_std_logic_vector_delay.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_std_logic_vector_delay.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950399 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TRS trs alt_vipitc131_IS2Vid.sv(99) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(99): object \"TRS\" differs only in case from object \"trs\" in the same scope" {  } { { "db/ip/Qsys/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_IS2Vid.sv" 99 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655312950401 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTERLACED interlaced alt_vipitc131_IS2Vid.sv(63) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(63): object \"INTERLACED\" differs only in case from object \"interlaced\" in the same scope" {  } { { "db/ip/Qsys/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_IS2Vid.sv" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655312950401 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AP_LINE ap_line alt_vipitc131_IS2Vid.sv(64) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(64): object \"AP_LINE\" differs only in case from object \"ap_line\" in the same scope" {  } { { "db/ip/Qsys/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_IS2Vid.sv" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655312950401 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "H_BLANK h_blank alt_vipitc131_IS2Vid.sv(72) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(72): object \"H_BLANK\" differs only in case from object \"h_blank\" in the same scope" {  } { { "db/ip/Qsys/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_IS2Vid.sv" 72 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655312950401 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_RISING_EDGE f_rising_edge alt_vipitc131_IS2Vid.sv(82) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(82): object \"F_RISING_EDGE\" differs only in case from object \"f_rising_edge\" in the same scope" {  } { { "db/ip/Qsys/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_IS2Vid.sv" 82 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655312950401 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_FALLING_EDGE f_falling_edge alt_vipitc131_IS2Vid.sv(83) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(83): object \"F_FALLING_EDGE\" differs only in case from object \"f_falling_edge\" in the same scope" {  } { { "db/ip/Qsys/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_IS2Vid.sv" 83 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655312950401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/alt_vipitc131_IS2Vid.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_vipitc131_IS2Vid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid " "Found entity 1: alt_vipitc131_IS2Vid" {  } { { "db/ip/Qsys/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_IS2Vid.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/alt_vipitc131_IS2Vid_calculate_mode.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_vipitc131_IS2Vid_calculate_mode.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_calculate_mode " "Found entity 1: alt_vipitc131_IS2Vid_calculate_mode" {  } { { "db/ip/Qsys/submodules/alt_vipitc131_IS2Vid_calculate_mode.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_IS2Vid_calculate_mode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/alt_vipitc131_IS2Vid_control.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_vipitc131_IS2Vid_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_control " "Found entity 1: alt_vipitc131_IS2Vid_control" {  } { { "db/ip/Qsys/submodules/alt_vipitc131_IS2Vid_control.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_IS2Vid_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950403 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alt_vipitc131_IS2Vid_mode_banks.sv(413) " "Verilog HDL information at alt_vipitc131_IS2Vid_mode_banks.sv(413): always construct contains both blocking and non-blocking assignments" {  } { { "db/ip/Qsys/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 413 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1655312950404 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTERLACED interlaced alt_vipitc131_IS2Vid_mode_banks.sv(8) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid_mode_banks.sv(8): object \"INTERLACED\" differs only in case from object \"interlaced\" in the same scope" {  } { { "db/ip/Qsys/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655312950404 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AP_LINE ap_line alt_vipitc131_IS2Vid_mode_banks.sv(21) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid_mode_banks.sv(21): object \"AP_LINE\" differs only in case from object \"ap_line\" in the same scope" {  } { { "db/ip/Qsys/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655312950404 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_RISING_EDGE f_rising_edge alt_vipitc131_IS2Vid_mode_banks.sv(23) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid_mode_banks.sv(23): object \"F_RISING_EDGE\" differs only in case from object \"f_rising_edge\" in the same scope" {  } { { "db/ip/Qsys/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655312950404 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_FALLING_EDGE f_falling_edge alt_vipitc131_IS2Vid_mode_banks.sv(24) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid_mode_banks.sv(24): object \"F_FALLING_EDGE\" differs only in case from object \"f_falling_edge\" in the same scope" {  } { { "db/ip/Qsys/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655312950404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/alt_vipitc131_IS2Vid_mode_banks.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_mode_banks " "Found entity 1: alt_vipitc131_IS2Vid_mode_banks" {  } { { "db/ip/Qsys/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/alt_vipitc131_IS2Vid_statemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_vipitc131_IS2Vid_statemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_statemachine " "Found entity 1: alt_vipitc131_IS2Vid_statemachine" {  } { { "db/ip/Qsys/submodules/alt_vipitc131_IS2Vid_statemachine.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_IS2Vid_statemachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/alt_vipitc131_IS2Vid_sync_compare.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_vipitc131_IS2Vid_sync_compare.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_sync_compare " "Found entity 1: alt_vipitc131_IS2Vid_sync_compare" {  } { { "db/ip/Qsys/submodules/alt_vipitc131_IS2Vid_sync_compare.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_IS2Vid_sync_compare.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/alt_vipitc131_common_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_vipitc131_common_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_fifo " "Found entity 1: alt_vipitc131_common_fifo" {  } { { "db/ip/Qsys/submodules/alt_vipitc131_common_fifo.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_common_fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/alt_vipitc131_common_frame_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_vipitc131_common_frame_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_frame_counter " "Found entity 1: alt_vipitc131_common_frame_counter" {  } { { "db/ip/Qsys/submodules/alt_vipitc131_common_frame_counter.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_common_frame_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950408 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MAX_COUNT max_count alt_vipitc131_common_generic_count.v(3) " "Verilog HDL Declaration information at alt_vipitc131_common_generic_count.v(3): object \"MAX_COUNT\" differs only in case from object \"max_count\" in the same scope" {  } { { "db/ip/Qsys/submodules/alt_vipitc131_common_generic_count.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_common_generic_count.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655312950408 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RESET_VALUE reset_value alt_vipitc131_common_generic_count.v(4) " "Verilog HDL Declaration information at alt_vipitc131_common_generic_count.v(4): object \"RESET_VALUE\" differs only in case from object \"reset_value\" in the same scope" {  } { { "db/ip/Qsys/submodules/alt_vipitc131_common_generic_count.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_common_generic_count.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655312950408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/alt_vipitc131_common_generic_count.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_vipitc131_common_generic_count.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_generic_count " "Found entity 1: alt_vipitc131_common_generic_count" {  } { { "db/ip/Qsys/submodules/alt_vipitc131_common_generic_count.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_common_generic_count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/alt_vipitc131_common_sample_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_vipitc131_common_sample_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_sample_counter " "Found entity 1: alt_vipitc131_common_sample_counter" {  } { { "db/ip/Qsys/submodules/alt_vipitc131_common_sample_counter.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_common_sample_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/alt_vipitc131_common_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_vipitc131_common_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_sync " "Found entity 1: alt_vipitc131_common_sync" {  } { { "db/ip/Qsys/submodules/alt_vipitc131_common_sync.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_common_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950410 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alt_vipitc131_common_sync_generation.v(59) " "Verilog HDL information at alt_vipitc131_common_sync_generation.v(59): always construct contains both blocking and non-blocking assignments" {  } { { "db/ip/Qsys/submodules/alt_vipitc131_common_sync_generation.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_common_sync_generation.v" 59 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1655312950411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/alt_vipitc131_common_sync_generation.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_vipitc131_common_sync_generation.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_sync_generation " "Found entity 1: alt_vipitc131_common_sync_generation" {  } { { "db/ip/Qsys/submodules/alt_vipitc131_common_sync_generation.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_common_sync_generation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/alt_vipitc131_common_to_binary.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_vipitc131_common_to_binary.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_to_binary " "Found entity 1: alt_vipitc131_common_to_binary" {  } { { "db/ip/Qsys/submodules/alt_vipitc131_common_to_binary.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_common_to_binary.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/alt_vipitc131_common_trigger_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_vipitc131_common_trigger_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_trigger_sync " "Found entity 1: alt_vipitc131_common_trigger_sync" {  } { { "db/ip/Qsys/submodules/alt_vipitc131_common_trigger_sync.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_common_trigger_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/Qsys/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/Qsys/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/Qsys/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/Qsys/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/Qsys/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/Qsys/submodules/altera_default_burst_converter.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/Qsys/submodules/altera_incr_burst_converter.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/Qsys/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/Qsys/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/Qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950421 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/Qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/Qsys/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/Qsys/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/Qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950424 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/Qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950424 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/Qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950424 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/Qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950424 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/Qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950424 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/Qsys/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655312950427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/Qsys/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/Qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/Qsys/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/Qsys/submodules/altera_merlin_master_agent.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/Qsys/submodules/altera_merlin_master_translator.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/Qsys/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/Qsys/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950433 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/Qsys/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/Qsys/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/Qsys/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/Qsys/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/Qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/Qsys/submodules/altera_reset_controller.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/Qsys/submodules/altera_reset_synchronizer.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/Qsys/submodules/altera_std_synchronizer_nocut.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950443 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/Qsys/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655312950443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/Qsys/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/i2c_master_bit_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/i2c_master_bit_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_bit_ctrl " "Found entity 1: i2c_master_bit_ctrl" {  } { { "db/ip/Qsys/submodules/i2c_master_bit_ctrl.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/i2c_master_bit_ctrl.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/i2c_master_byte_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/i2c_master_byte_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_byte_ctrl " "Found entity 1: i2c_master_byte_ctrl" {  } { { "db/ip/Qsys/submodules/i2c_master_byte_ctrl.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/i2c_master_byte_ctrl.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/i2c_master_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/Qsys/submodules/i2c_master_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/i2c_master_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/i2c_master_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_top " "Found entity 1: i2c_master_top" {  } { { "db/ip/Qsys/submodules/i2c_master_top.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/i2c_master_top.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/i2c_opencores.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/i2c_opencores.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_opencores " "Found entity 1: i2c_opencores" {  } { { "db/ip/Qsys/submodules/i2c_opencores.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/i2c_opencores.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/rgb_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/rgb_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgb_fifo " "Found entity 1: rgb_fifo" {  } { { "db/ip/Qsys/submodules/rgb_fifo.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/rgb_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950449 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Qsys_sdram.v(318) " "Verilog HDL or VHDL warning at Qsys_sdram.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/Qsys/submodules/Qsys_sdram.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1655312950525 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Qsys_sdram.v(328) " "Verilog HDL or VHDL warning at Qsys_sdram.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/Qsys/submodules/Qsys_sdram.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1655312950526 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Qsys_sdram.v(338) " "Verilog HDL or VHDL warning at Qsys_sdram.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/Qsys/submodules/Qsys_sdram.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1655312950526 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Qsys_sdram.v(682) " "Verilog HDL or VHDL warning at Qsys_sdram.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/Qsys/submodules/Qsys_sdram.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1655312950527 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_LITE_D8M_VIP " "Elaborating entity \"DE10_LITE_D8M_VIP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1655312950650 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR DE10_LITE_D8M_VIP.v(40) " "Output port \"LEDR\" at DE10_LITE_D8M_VIP.v(40) has no driver" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1655312950652 "|DE10_LITE_D8M_VIP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_CS_N DE10_LITE_D8M_VIP.v(53) " "Output port \"GSENSOR_CS_N\" at DE10_LITE_D8M_VIP.v(53) has no driver" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1655312950652 "|DE10_LITE_D8M_VIP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_SCLK DE10_LITE_D8M_VIP.v(55) " "Output port \"GSENSOR_SCLK\" at DE10_LITE_D8M_VIP.v(55) has no driver" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1655312950652 "|DE10_LITE_D8M_VIP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MIPI_MCLK DE10_LITE_D8M_VIP.v(70) " "Output port \"MIPI_MCLK\" at DE10_LITE_D8M_VIP.v(70) has no driver" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1655312950652 "|DE10_LITE_D8M_VIP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys Qsys:u0 " "Elaborating entity \"Qsys\" for hierarchy \"Qsys:u0\"" {  } { { "DE10_LITE_D8M_VIP.v" "u0" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312950660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EEE_IMGPROC Qsys:u0\|EEE_IMGPROC:eee_imgproc_0 " "Elaborating entity \"EEE_IMGPROC\" for hierarchy \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\"" {  } { { "db/ip/Qsys/Qsys.v" "eee_imgproc_0" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312950716 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_pixel_r_s0 EEE_IMGPROC.sv(488) " "Verilog HDL or VHDL warning at EEE_IMGPROC.sv(488): object \"out_pixel_r_s0\" assigned a value but never read" {  } { { "db/ip/Qsys/submodules/EEE_IMGPROC.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/EEE_IMGPROC.sv" 488 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655312950718 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_pixel_g_s0 EEE_IMGPROC.sv(489) " "Verilog HDL or VHDL warning at EEE_IMGPROC.sv(489): object \"out_pixel_g_s0\" assigned a value but never read" {  } { { "db/ip/Qsys/submodules/EEE_IMGPROC.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/EEE_IMGPROC.sv" 489 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655312950718 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_pixel_b_s0 EEE_IMGPROC.sv(490) " "Verilog HDL or VHDL warning at EEE_IMGPROC.sv(490): object \"out_pixel_b_s0\" assigned a value but never read" {  } { { "db/ip/Qsys/submodules/EEE_IMGPROC.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/EEE_IMGPROC.sv" 490 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655312950718 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_pixel_r_s1 EEE_IMGPROC.sv(492) " "Verilog HDL or VHDL warning at EEE_IMGPROC.sv(492): object \"out_pixel_r_s1\" assigned a value but never read" {  } { { "db/ip/Qsys/submodules/EEE_IMGPROC.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/EEE_IMGPROC.sv" 492 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655312950718 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_pixel_g_s1 EEE_IMGPROC.sv(493) " "Verilog HDL or VHDL warning at EEE_IMGPROC.sv(493): object \"out_pixel_g_s1\" assigned a value but never read" {  } { { "db/ip/Qsys/submodules/EEE_IMGPROC.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/EEE_IMGPROC.sv" 493 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655312950718 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_pixel_b_s1 EEE_IMGPROC.sv(494) " "Verilog HDL or VHDL warning at EEE_IMGPROC.sv(494): object \"out_pixel_b_s1\" assigned a value but never read" {  } { { "db/ip/Qsys/submodules/EEE_IMGPROC.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/EEE_IMGPROC.sv" 494 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655312950718 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_pixel_r_s2 EEE_IMGPROC.sv(496) " "Verilog HDL or VHDL warning at EEE_IMGPROC.sv(496): object \"out_pixel_r_s2\" assigned a value but never read" {  } { { "db/ip/Qsys/submodules/EEE_IMGPROC.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/EEE_IMGPROC.sv" 496 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655312950718 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_pixel_g_s2 EEE_IMGPROC.sv(497) " "Verilog HDL or VHDL warning at EEE_IMGPROC.sv(497): object \"out_pixel_g_s2\" assigned a value but never read" {  } { { "db/ip/Qsys/submodules/EEE_IMGPROC.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/EEE_IMGPROC.sv" 497 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655312950718 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_pixel_b_s2 EEE_IMGPROC.sv(498) " "Verilog HDL or VHDL warning at EEE_IMGPROC.sv(498): object \"out_pixel_b_s2\" assigned a value but never read" {  } { { "db/ip/Qsys/submodules/EEE_IMGPROC.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/EEE_IMGPROC.sv" 498 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655312950718 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_pixel_r_s3 EEE_IMGPROC.sv(500) " "Verilog HDL or VHDL warning at EEE_IMGPROC.sv(500): object \"out_pixel_r_s3\" assigned a value but never read" {  } { { "db/ip/Qsys/submodules/EEE_IMGPROC.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/EEE_IMGPROC.sv" 500 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655312950718 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_pixel_g_s3 EEE_IMGPROC.sv(501) " "Verilog HDL or VHDL warning at EEE_IMGPROC.sv(501): object \"out_pixel_g_s3\" assigned a value but never read" {  } { { "db/ip/Qsys/submodules/EEE_IMGPROC.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/EEE_IMGPROC.sv" 501 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655312950719 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_pixel_b_s3 EEE_IMGPROC.sv(502) " "Verilog HDL or VHDL warning at EEE_IMGPROC.sv(502): object \"out_pixel_b_s3\" assigned a value but never read" {  } { { "db/ip/Qsys/submodules/EEE_IMGPROC.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/EEE_IMGPROC.sv" 502 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655312950719 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_pixel_r_s4 EEE_IMGPROC.sv(504) " "Verilog HDL or VHDL warning at EEE_IMGPROC.sv(504): object \"out_pixel_r_s4\" assigned a value but never read" {  } { { "db/ip/Qsys/submodules/EEE_IMGPROC.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/EEE_IMGPROC.sv" 504 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655312950719 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_pixel_g_s4 EEE_IMGPROC.sv(505) " "Verilog HDL or VHDL warning at EEE_IMGPROC.sv(505): object \"out_pixel_g_s4\" assigned a value but never read" {  } { { "db/ip/Qsys/submodules/EEE_IMGPROC.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/EEE_IMGPROC.sv" 505 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655312950719 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_pixel_b_s4 EEE_IMGPROC.sv(506) " "Verilog HDL or VHDL warning at EEE_IMGPROC.sv(506): object \"out_pixel_b_s4\" assigned a value but never read" {  } { { "db/ip/Qsys/submodules/EEE_IMGPROC.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/EEE_IMGPROC.sv" 506 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655312950719 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "p_offset EEE_IMGPROC.sv(534) " "Verilog HDL or VHDL warning at EEE_IMGPROC.sv(534): object \"p_offset\" assigned a value but never read" {  } { { "db/ip/Qsys/submodules/EEE_IMGPROC.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/EEE_IMGPROC.sv" 534 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655312950719 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 11 EEE_IMGPROC.sv(248) " "Verilog HDL assignment warning at EEE_IMGPROC.sv(248): truncated value with size 13 to match size of target (11)" {  } { { "db/ip/Qsys/submodules/EEE_IMGPROC.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/EEE_IMGPROC.sv" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655312950720 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 11 EEE_IMGPROC.sv(250) " "Verilog HDL assignment warning at EEE_IMGPROC.sv(250): truncated value with size 13 to match size of target (11)" {  } { { "db/ip/Qsys/submodules/EEE_IMGPROC.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/EEE_IMGPROC.sv" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655312950720 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 EEE_IMGPROC.sv(270) " "Verilog HDL assignment warning at EEE_IMGPROC.sv(270): truncated value with size 32 to match size of target (8)" {  } { { "db/ip/Qsys/submodules/EEE_IMGPROC.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/EEE_IMGPROC.sv" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655312950720 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 EEE_IMGPROC.sv(274) " "Verilog HDL assignment warning at EEE_IMGPROC.sv(274): truncated value with size 32 to match size of target (8)" {  } { { "db/ip/Qsys/submodules/EEE_IMGPROC.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/EEE_IMGPROC.sv" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655312950720 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 24 EEE_IMGPROC.sv(804) " "Verilog HDL assignment warning at EEE_IMGPROC.sv(804): truncated value with size 26 to match size of target (24)" {  } { { "db/ip/Qsys/submodules/EEE_IMGPROC.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/EEE_IMGPROC.sv" 804 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655312950728 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSG_FIFO Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MSG_FIFO:MSG_FIFO_inst " "Elaborating entity \"MSG_FIFO\" for hierarchy \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MSG_FIFO:MSG_FIFO_inst\"" {  } { { "db/ip/Qsys/submodules/EEE_IMGPROC.sv" "MSG_FIFO_inst" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/EEE_IMGPROC.sv" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312950771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MSG_FIFO:MSG_FIFO_inst\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MSG_FIFO:MSG_FIFO_inst\|scfifo:scfifo_component\"" {  } { { "ip/EEE_IMGPROC/MSG_FIFO.v" "scfifo_component" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/MSG_FIFO.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312950902 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MSG_FIFO:MSG_FIFO_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MSG_FIFO:MSG_FIFO_inst\|scfifo:scfifo_component\"" {  } { { "ip/EEE_IMGPROC/MSG_FIFO.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/MSG_FIFO.v" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312950907 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MSG_FIFO:MSG_FIFO_inst\|scfifo:scfifo_component " "Instantiated megafunction \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MSG_FIFO:MSG_FIFO_inst\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312950907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312950907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312950907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312950907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312950907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312950907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312950907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312950907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312950907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312950907 ""}  } { { "ip/EEE_IMGPROC/MSG_FIFO.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/MSG_FIFO.v" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655312950907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9a21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9a21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9a21 " "Found entity 1: scfifo_9a21" {  } { { "db/scfifo_9a21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_9a21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9a21 Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MSG_FIFO:MSG_FIFO_inst\|scfifo:scfifo_component\|scfifo_9a21:auto_generated " "Elaborating entity \"scfifo_9a21\" for hierarchy \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MSG_FIFO:MSG_FIFO_inst\|scfifo:scfifo_component\|scfifo_9a21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312950936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_s121.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_s121.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_s121 " "Found entity 1: a_dpfifo_s121" {  } { { "db/a_dpfifo_s121.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_s121.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_s121 Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MSG_FIFO:MSG_FIFO_inst\|scfifo:scfifo_component\|scfifo_9a21:auto_generated\|a_dpfifo_s121:dpfifo " "Elaborating entity \"a_dpfifo_s121\" for hierarchy \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MSG_FIFO:MSG_FIFO_inst\|scfifo:scfifo_component\|scfifo_9a21:auto_generated\|a_dpfifo_s121:dpfifo\"" {  } { { "db/scfifo_9a21.tdf" "dpfifo" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_9a21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312950942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_38b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_38b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_38b1 " "Found entity 1: altsyncram_38b1" {  } { { "db/altsyncram_38b1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_38b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312950976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312950976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_38b1 Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MSG_FIFO:MSG_FIFO_inst\|scfifo:scfifo_component\|scfifo_9a21:auto_generated\|a_dpfifo_s121:dpfifo\|altsyncram_38b1:FIFOram " "Elaborating entity \"altsyncram_38b1\" for hierarchy \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MSG_FIFO:MSG_FIFO_inst\|scfifo:scfifo_component\|scfifo_9a21:auto_generated\|a_dpfifo_s121:dpfifo\|altsyncram_38b1:FIFOram\"" {  } { { "db/a_dpfifo_s121.tdf" "FIFOram" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_s121.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312950977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b78.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b78.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b78 " "Found entity 1: cmpr_b78" {  } { { "db/cmpr_b78.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/cmpr_b78.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312951015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312951015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b78 Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MSG_FIFO:MSG_FIFO_inst\|scfifo:scfifo_component\|scfifo_9a21:auto_generated\|a_dpfifo_s121:dpfifo\|cmpr_b78:almost_full_comparer " "Elaborating entity \"cmpr_b78\" for hierarchy \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MSG_FIFO:MSG_FIFO_inst\|scfifo:scfifo_component\|scfifo_9a21:auto_generated\|a_dpfifo_s121:dpfifo\|cmpr_b78:almost_full_comparer\"" {  } { { "db/a_dpfifo_s121.tdf" "almost_full_comparer" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_s121.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312951017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b78 Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MSG_FIFO:MSG_FIFO_inst\|scfifo:scfifo_component\|scfifo_9a21:auto_generated\|a_dpfifo_s121:dpfifo\|cmpr_b78:three_comparison " "Elaborating entity \"cmpr_b78\" for hierarchy \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MSG_FIFO:MSG_FIFO_inst\|scfifo:scfifo_component\|scfifo_9a21:auto_generated\|a_dpfifo_s121:dpfifo\|cmpr_b78:three_comparison\"" {  } { { "db/a_dpfifo_s121.tdf" "three_comparison" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_s121.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312951020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mka " "Found entity 1: cntr_mka" {  } { { "db/cntr_mka.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/cntr_mka.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312951047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312951047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mka Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MSG_FIFO:MSG_FIFO_inst\|scfifo:scfifo_component\|scfifo_9a21:auto_generated\|a_dpfifo_s121:dpfifo\|cntr_mka:rd_ptr_msb " "Elaborating entity \"cntr_mka\" for hierarchy \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MSG_FIFO:MSG_FIFO_inst\|scfifo:scfifo_component\|scfifo_9a21:auto_generated\|a_dpfifo_s121:dpfifo\|cntr_mka:rd_ptr_msb\"" {  } { { "db/a_dpfifo_s121.tdf" "rd_ptr_msb" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_s121.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312951048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3l6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3l6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3l6 " "Found entity 1: cntr_3l6" {  } { { "db/cntr_3l6.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/cntr_3l6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312951075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312951075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3l6 Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MSG_FIFO:MSG_FIFO_inst\|scfifo:scfifo_component\|scfifo_9a21:auto_generated\|a_dpfifo_s121:dpfifo\|cntr_3l6:usedw_counter " "Elaborating entity \"cntr_3l6\" for hierarchy \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MSG_FIFO:MSG_FIFO_inst\|scfifo:scfifo_component\|scfifo_9a21:auto_generated\|a_dpfifo_s121:dpfifo\|cntr_3l6:usedw_counter\"" {  } { { "db/a_dpfifo_s121.tdf" "usedw_counter" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_s121.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312951077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_nka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_nka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_nka " "Found entity 1: cntr_nka" {  } { { "db/cntr_nka.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/cntr_nka.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312951106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312951106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_nka Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MSG_FIFO:MSG_FIFO_inst\|scfifo:scfifo_component\|scfifo_9a21:auto_generated\|a_dpfifo_s121:dpfifo\|cntr_nka:wr_ptr " "Elaborating entity \"cntr_nka\" for hierarchy \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MSG_FIFO:MSG_FIFO_inst\|scfifo:scfifo_component\|scfifo_9a21:auto_generated\|a_dpfifo_s121:dpfifo\|cntr_nka:wr_ptr\"" {  } { { "db/a_dpfifo_s121.tdf" "wr_ptr" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_s121.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312951107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "STREAM_REG Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|STREAM_REG:in_reg " "Elaborating entity \"STREAM_REG\" for hierarchy \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|STREAM_REG:in_reg\"" {  } { { "db/ip/Qsys/submodules/EEE_IMGPROC.sv" "in_reg" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/EEE_IMGPROC.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312951113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFT_EXPOSED Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|SHIFT_EXPOSED:shift_exposed_1 " "Elaborating entity \"SHIFT_EXPOSED\" for hierarchy \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|SHIFT_EXPOSED:shift_exposed_1\"" {  } { { "db/ip/Qsys/submodules/EEE_IMGPROC.sv" "shift_exposed_1" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/EEE_IMGPROC.sv" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312951118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFT_REGGAE Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|SHIFT_REGGAE:shift_reg_1 " "Elaborating entity \"SHIFT_REGGAE\" for hierarchy \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|SHIFT_REGGAE:shift_reg_1\"" {  } { { "db/ip/Qsys/submodules/EEE_IMGPROC.sv" "shift_reg_1" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/EEE_IMGPROC.sv" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312951158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TERASIC_AUTO_FOCUS Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0 " "Elaborating entity \"TERASIC_AUTO_FOCUS\" for hierarchy \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\"" {  } { { "db/ip/Qsys/Qsys.v" "terasic_auto_focus_0" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312951438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VCM_CTRL_P Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl " "Elaborating entity \"VCM_CTRL_P\" for hierarchy \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\"" {  } { { "db/ip/Qsys/submodules/TERASIC_AUTO_FOCUS.v" "vcm_ctrl" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/TERASIC_AUTO_FOCUS.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312951465 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 VCM_CTRL_P.v(29) " "Verilog HDL assignment warning at VCM_CTRL_P.v(29): truncated value with size 32 to match size of target (18)" {  } { { "db/ip/Qsys/submodules/VCM_CTRL_P.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/VCM_CTRL_P.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655312951466 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VCM_CTRL_P.v(55) " "Verilog HDL assignment warning at VCM_CTRL_P.v(55): truncated value with size 32 to match size of target (8)" {  } { { "db/ip/Qsys/submodules/VCM_CTRL_P.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/VCM_CTRL_P.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655312951466 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "F_VCM Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f " "Elaborating entity \"F_VCM\" for hierarchy \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\"" {  } { { "db/ip/Qsys/submodules/VCM_CTRL_P.v" "f" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/VCM_CTRL_P.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312951482 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 F_VCM.v(43) " "Verilog HDL assignment warning at F_VCM.v(43): truncated value with size 32 to match size of target (11)" {  } { { "db/ip/Qsys/submodules/F_VCM.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/F_VCM.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655312951482 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_VCM_Config Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c " "Elaborating entity \"I2C_VCM_Config\" for hierarchy \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\"" {  } { { "db/ip/Qsys/submodules/TERASIC_AUTO_FOCUS.v" "vcm_i2c" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/TERASIC_AUTO_FOCUS.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312951487 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_VCM_Config.v(86) " "Verilog HDL assignment warning at I2C_VCM_Config.v(86): truncated value with size 32 to match size of target (16)" {  } { { "db/ip/Qsys/submodules/I2C_VCM_Config.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/I2C_VCM_Config.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655312951488 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_VCM_Controller Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|I2C_VCM_Controller:u0 " "Elaborating entity \"I2C_VCM_Controller\" for hierarchy \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|I2C_VCM_Controller:u0\"" {  } { { "db/ip/Qsys/submodules/I2C_VCM_Config.v" "u0" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/I2C_VCM_Config.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312951494 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_VCM_Controller.v(73) " "Verilog HDL assignment warning at I2C_VCM_Controller.v(73): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/Qsys/submodules/I2C_VCM_Controller.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/I2C_VCM_Controller.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655312951494 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_VCM_Controller.v(72) " "Verilog HDL assignment warning at I2C_VCM_Controller.v(72): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/Qsys/submodules/I2C_VCM_Controller.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/I2C_VCM_Controller.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655312951494 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_VCM_Controller.v(71) " "Verilog HDL assignment warning at I2C_VCM_Controller.v(71): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/Qsys/submodules/I2C_VCM_Controller.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/I2C_VCM_Controller.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655312951495 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 I2C_VCM_Controller.v(85) " "Verilog HDL assignment warning at I2C_VCM_Controller.v(85): truncated value with size 32 to match size of target (7)" {  } { { "db/ip/Qsys/submodules/I2C_VCM_Controller.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/I2C_VCM_Controller.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655312951495 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TERASIC_CAMERA Qsys:u0\|TERASIC_CAMERA:terasic_camera_0 " "Elaborating entity \"TERASIC_CAMERA\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\"" {  } { { "db/ip/Qsys/Qsys.v" "terasic_camera_0" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312951504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CAMERA_RGB Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst " "Elaborating entity \"CAMERA_RGB\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\"" {  } { { "db/ip/Qsys/submodules/TERASIC_CAMERA.v" "CAMERA_RGB_inst" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/TERASIC_CAMERA.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312951512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CAMERA_Bayer Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|CAMERA_Bayer:CAMERA_Bayer_inst " "Elaborating entity \"CAMERA_Bayer\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|CAMERA_Bayer:CAMERA_Bayer_inst\"" {  } { { "db/ip/Qsys/submodules/CAMERA_RGB.v" "CAMERA_Bayer_inst" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/CAMERA_RGB.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312951516 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 CAMERA_Bayer.v(61) " "Verilog HDL assignment warning at CAMERA_Bayer.v(61): truncated value with size 32 to match size of target (12)" {  } { { "db/ip/Qsys/submodules/CAMERA_Bayer.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/CAMERA_Bayer.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655312951517 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 CAMERA_Bayer.v(90) " "Verilog HDL assignment warning at CAMERA_Bayer.v(90): truncated value with size 32 to match size of target (12)" {  } { { "db/ip/Qsys/submodules/CAMERA_Bayer.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/CAMERA_Bayer.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655312951517 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bayer2RGB Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst " "Elaborating entity \"Bayer2RGB\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\"" {  } { { "db/ip/Qsys/submodules/CAMERA_RGB.v" "Bayer2RGB_inst" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/CAMERA_RGB.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312951525 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 12 Bayer2RGB.v(167) " "Verilog HDL assignment warning at Bayer2RGB.v(167): truncated value with size 14 to match size of target (12)" {  } { { "db/ip/Qsys/submodules/Bayer2RGB.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Bayer2RGB.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655312951527 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Bayer2RGB.v(288) " "Verilog HDL assignment warning at Bayer2RGB.v(288): truncated value with size 32 to match size of target (20)" {  } { { "db/ip/Qsys/submodules/Bayer2RGB.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Bayer2RGB.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655312951528 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bayer_LineBuffer Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst " "Elaborating entity \"Bayer_LineBuffer\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\"" {  } { { "db/ip/Qsys/submodules/Bayer2RGB.v" "Bayer_LineBuffer_Inst" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Bayer2RGB.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312951542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborating entity \"altshift_taps\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "db/ip/Qsys/submodules/Bayer_LineBuffer.v" "ALTSHIFT_TAPS_component" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Bayer_LineBuffer.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312951597 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborated megafunction instantiation \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "db/ip/Qsys/submodules/Bayer_LineBuffer.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Bayer_LineBuffer.v" 67 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312951599 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component " "Instantiated megafunction \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312951599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M4K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312951599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312951599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 3 " "Parameter \"number_of_taps\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312951599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_state CLEARED " "Parameter \"power_up_state\" = \"CLEARED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312951599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 640 " "Parameter \"tap_distance\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312951599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 12 " "Parameter \"width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312951599 ""}  } { { "db/ip/Qsys/submodules/Bayer_LineBuffer.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Bayer_LineBuffer.v" 67 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655312951599 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family MAX 10 does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family MAX 10 does not have M4K blocks -- using available memory blocks" {  } { { "db/shift_taps_3021.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/shift_taps_3021.tdf" 63 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312951625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_3021.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_3021.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_3021 " "Found entity 1: shift_taps_3021" {  } { { "db/shift_taps_3021.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/shift_taps_3021.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312951625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312951625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_3021 Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_3021:auto_generated " "Elaborating entity \"shift_taps_3021\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_3021:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312951626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cic1 " "Found entity 1: altsyncram_cic1" {  } { { "db/altsyncram_cic1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_cic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312951658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312951658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cic1 Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_3021:auto_generated\|altsyncram_cic1:altsyncram2 " "Elaborating entity \"altsyncram_cic1\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_3021:auto_generated\|altsyncram_cic1:altsyncram2\"" {  } { { "db/shift_taps_3021.tdf" "altsyncram2" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/shift_taps_3021.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312951659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p8f " "Found entity 1: cntr_p8f" {  } { { "db/cntr_p8f.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/cntr_p8f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312951703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312951703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_p8f Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_3021:auto_generated\|cntr_p8f:cntr1 " "Elaborating entity \"cntr_p8f\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_3021:auto_generated\|cntr_p8f:cntr1\"" {  } { { "db/shift_taps_3021.tdf" "cntr1" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/shift_taps_3021.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312951704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tsb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tsb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tsb " "Found entity 1: cmpr_tsb" {  } { { "db/cmpr_tsb.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/cmpr_tsb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312951733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312951733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_tsb Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_3021:auto_generated\|cntr_p8f:cntr1\|cmpr_tsb:cmpr6 " "Elaborating entity \"cmpr_tsb\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_3021:auto_generated\|cntr_p8f:cntr1\|cmpr_tsb:cmpr6\"" {  } { { "db/cntr_p8f.tdf" "cmpr6" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/cntr_p8f.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312951734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fog.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fog.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fog " "Found entity 1: cntr_fog" {  } { { "db/cntr_fog.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/cntr_fog.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312951762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312951762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fog Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_3021:auto_generated\|cntr_fog:cntr3 " "Elaborating entity \"cntr_fog\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_3021:auto_generated\|cntr_fog:cntr3\"" {  } { { "db/shift_taps_3021.tdf" "cntr3" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/shift_taps_3021.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312951764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add4 Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1 " "Elaborating entity \"add4\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\"" {  } { { "db/ip/Qsys/submodules/Bayer2RGB.v" "add4_avg1" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Bayer2RGB.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312951770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_add Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component " "Elaborating entity \"parallel_add\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component\"" {  } { { "db/ip/Qsys/submodules/add4.v" "parallel_add_component" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/add4.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312951784 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component " "Elaborated megafunction instantiation \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component\"" {  } { { "db/ip/Qsys/submodules/add4.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/add4.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312951788 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component " "Instantiated megafunction \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "msw_subtract NO " "Parameter \"msw_subtract\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312951788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 0 " "Parameter \"pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312951788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation UNSIGNED " "Parameter \"representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312951788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "result_alignment LSB " "Parameter \"result_alignment\" = \"LSB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312951788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift 0 " "Parameter \"shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312951788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "size 4 " "Parameter \"size\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312951788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 12 " "Parameter \"width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312951788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthr 14 " "Parameter \"widthr\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312951788 ""}  } { { "db/ip/Qsys/submodules/add4.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/add4.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655312951788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/par_add_1ae.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/par_add_1ae.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 par_add_1ae " "Found entity 1: par_add_1ae" {  } { { "db/par_add_1ae.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/par_add_1ae.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312951815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312951815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "par_add_1ae Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component\|par_add_1ae:auto_generated " "Elaborating entity \"par_add_1ae\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component\|par_add_1ae:auto_generated\"" {  } { { "parallel_add.tdf" "auto_generated" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/parallel_add.tdf" 147 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312951816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add2 Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3 " "Elaborating entity \"add2\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\"" {  } { { "db/ip/Qsys/submodules/Bayer2RGB.v" "add2_avg3" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Bayer2RGB.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312951826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_add Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component " "Elaborating entity \"parallel_add\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component\"" {  } { { "db/ip/Qsys/submodules/add2.v" "parallel_add_component" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/add2.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312951831 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component " "Elaborated megafunction instantiation \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component\"" {  } { { "db/ip/Qsys/submodules/add2.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/add2.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312951835 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component " "Instantiated megafunction \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "msw_subtract NO " "Parameter \"msw_subtract\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312951835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 0 " "Parameter \"pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312951835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation UNSIGNED " "Parameter \"representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312951835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "result_alignment LSB " "Parameter \"result_alignment\" = \"LSB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312951835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift 0 " "Parameter \"shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312951835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "size 2 " "Parameter \"size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312951835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 12 " "Parameter \"width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312951835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthr 13 " "Parameter \"widthr\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312951835 ""}  } { { "db/ip/Qsys/submodules/add2.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/add2.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655312951835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/par_add_u9e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/par_add_u9e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 par_add_u9e " "Found entity 1: par_add_u9e" {  } { { "db/par_add_u9e.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/par_add_u9e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312951861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312951861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "par_add_u9e Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component\|par_add_u9e:auto_generated " "Elaborating entity \"par_add_u9e\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component\|par_add_u9e:auto_generated\"" {  } { { "parallel_add.tdf" "auto_generated" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/parallel_add.tdf" 147 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312951862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb_fifo Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst " "Elaborating entity \"rgb_fifo\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\"" {  } { { "db/ip/Qsys/submodules/TERASIC_CAMERA.v" "rgb_fifo_inst" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/TERASIC_CAMERA.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312951872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "db/ip/Qsys/submodules/rgb_fifo.v" "dcfifo_component" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/rgb_fifo.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312952033 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "db/ip/Qsys/submodules/rgb_fifo.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/rgb_fifo.v" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312952039 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312952039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312952039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312952039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312952039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 26 " "Parameter \"lpm_width\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312952039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312952039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312952039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312952039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312952039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312952039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312952039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312952039 ""}  } { { "db/ip/Qsys/submodules/rgb_fifo.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/rgb_fifo.v" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655312952039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_6kh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_6kh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_6kh1 " "Found entity 1: dcfifo_6kh1" {  } { { "db/dcfifo_6kh1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/dcfifo_6kh1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312952067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312952067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_6kh1 Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6kh1:auto_generated " "Elaborating entity \"dcfifo_6kh1\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6kh1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312952068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_uh6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_uh6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_uh6 " "Found entity 1: a_graycounter_uh6" {  } { { "db/a_graycounter_uh6.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_graycounter_uh6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312952098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312952098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_uh6 Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6kh1:auto_generated\|a_graycounter_uh6:rdptr_g1p " "Elaborating entity \"a_graycounter_uh6\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6kh1:auto_generated\|a_graycounter_uh6:rdptr_g1p\"" {  } { { "db/dcfifo_6kh1.tdf" "rdptr_g1p" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/dcfifo_6kh1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312952100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_qvb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_qvb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_qvb " "Found entity 1: a_graycounter_qvb" {  } { { "db/a_graycounter_qvb.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_graycounter_qvb.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312952128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312952128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_qvb Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6kh1:auto_generated\|a_graycounter_qvb:wrptr_g1p " "Elaborating entity \"a_graycounter_qvb\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6kh1:auto_generated\|a_graycounter_qvb:wrptr_g1p\"" {  } { { "db/dcfifo_6kh1.tdf" "wrptr_g1p" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/dcfifo_6kh1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312952130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r541.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r541.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r541 " "Found entity 1: altsyncram_r541" {  } { { "db/altsyncram_r541.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_r541.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312952161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312952161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r541 Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6kh1:auto_generated\|altsyncram_r541:fifo_ram " "Elaborating entity \"altsyncram_r541\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6kh1:auto_generated\|altsyncram_r541:fifo_ram\"" {  } { { "db/dcfifo_6kh1.tdf" "fifo_ram" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/dcfifo_6kh1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312952163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_bpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_bpl " "Found entity 1: alt_synch_pipe_bpl" {  } { { "db/alt_synch_pipe_bpl.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/alt_synch_pipe_bpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312952178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312952178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_bpl Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6kh1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_bpl\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6kh1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp\"" {  } { { "db/dcfifo_6kh1.tdf" "rs_dgwp" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/dcfifo_6kh1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312952179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/dffpipe_se9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312952185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312952185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6kh1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp\|dffpipe_se9:dffpipe12 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6kh1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp\|dffpipe_se9:dffpipe12\"" {  } { { "db/alt_synch_pipe_bpl.tdf" "dffpipe12" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/alt_synch_pipe_bpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312952187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_cpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_cpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_cpl " "Found entity 1: alt_synch_pipe_cpl" {  } { { "db/alt_synch_pipe_cpl.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/alt_synch_pipe_cpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312952192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312952192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_cpl Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6kh1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_cpl\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6kh1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\"" {  } { { "db/dcfifo_6kh1.tdf" "ws_dgrp" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/dcfifo_6kh1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312952194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_te9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_te9 " "Found entity 1: dffpipe_te9" {  } { { "db/dffpipe_te9.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/dffpipe_te9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312952199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312952199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_te9 Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6kh1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\|dffpipe_te9:dffpipe15 " "Elaborating entity \"dffpipe_te9\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6kh1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\|dffpipe_te9:dffpipe15\"" {  } { { "db/alt_synch_pipe_cpl.tdf" "dffpipe15" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/alt_synch_pipe_cpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312952201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_3h5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_3h5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_3h5 " "Found entity 1: cmpr_3h5" {  } { { "db/cmpr_3h5.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/cmpr_3h5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312952228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312952228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_3h5 Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6kh1:auto_generated\|cmpr_3h5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_3h5\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6kh1:auto_generated\|cmpr_3h5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_6kh1.tdf" "rdempty_eq_comp1_lsb" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/dcfifo_6kh1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312952230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2h5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_2h5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2h5 " "Found entity 1: cmpr_2h5" {  } { { "db/cmpr_2h5.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/cmpr_2h5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312952256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312952256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2h5 Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6kh1:auto_generated\|cmpr_2h5:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_2h5\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6kh1:auto_generated\|cmpr_2h5:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_6kh1.tdf" "rdempty_eq_comp1_msb" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/dcfifo_6kh1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312952258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9d7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9d7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9d7 " "Found entity 1: mux_9d7" {  } { { "db/mux_9d7.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/mux_9d7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312952293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312952293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9d7 Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6kh1:auto_generated\|mux_9d7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_9d7\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6kh1:auto_generated\|mux_9d7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_6kh1.tdf" "rdemp_eq_comp_lsb_mux" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/dcfifo_6kh1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312952294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0 " "Elaborating entity \"alt_vipitc131_IS2Vid\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\"" {  } { { "db/ip/Qsys/Qsys.v" "alt_vip_itc_0" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312952303 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_of_vsync alt_vipitc131_IS2Vid.sv(299) " "Verilog HDL or VHDL warning at alt_vipitc131_IS2Vid.sv(299): object \"start_of_vsync\" assigned a value but never read" {  } { { "db/ip/Qsys/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_IS2Vid.sv" 299 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655312952322 "|DE10_LITE_D8M_VIP|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_sync Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:enable_resync_sync " "Elaborating entity \"alt_vipitc131_common_sync\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:enable_resync_sync\"" {  } { { "db/ip/Qsys/submodules/alt_vipitc131_IS2Vid.sv" "enable_resync_sync" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_IS2Vid.sv" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312952353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_trigger_sync Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync " "Elaborating entity \"alt_vipitc131_common_trigger_sync\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\"" {  } { { "db/ip/Qsys/submodules/alt_vipitc131_IS2Vid.sv" "mode_change_trigger_sync" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_IS2Vid.sv" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312952358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_control Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_control:control " "Elaborating entity \"alt_vipitc131_IS2Vid_control\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_control:control\"" {  } { { "db/ip/Qsys/submodules/alt_vipitc131_IS2Vid.sv" "control" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_IS2Vid.sv" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312952363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_mode_banks Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks " "Elaborating entity \"alt_vipitc131_IS2Vid_mode_banks\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks\"" {  } { { "db/ip/Qsys/submodules/alt_vipitc131_IS2Vid.sv" "mode_banks" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_IS2Vid.sv" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312952368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_calculate_mode Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks\|alt_vipitc131_IS2Vid_calculate_mode:u_calculate_mode " "Elaborating entity \"alt_vipitc131_IS2Vid_calculate_mode\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks\|alt_vipitc131_IS2Vid_calculate_mode:u_calculate_mode\"" {  } { { "db/ip/Qsys/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "u_calculate_mode" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312952385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_generic_count Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:h_counter " "Elaborating entity \"alt_vipitc131_common_generic_count\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:h_counter\"" {  } { { "db/ip/Qsys/submodules/alt_vipitc131_IS2Vid.sv" "h_counter" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_IS2Vid.sv" 607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312952399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_generic_count Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:v_counter " "Elaborating entity \"alt_vipitc131_common_generic_count\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:v_counter\"" {  } { { "db/ip/Qsys/submodules/alt_vipitc131_IS2Vid.sv" "v_counter" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_IS2Vid.sv" 619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312952404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_sync Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:genlock_enable_sync " "Elaborating entity \"alt_vipitc131_common_sync\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:genlock_enable_sync\"" {  } { { "db/ip/Qsys/submodules/alt_vipitc131_IS2Vid.sv" "genlock_enable_sync" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_IS2Vid.sv" 722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312952412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_fifo Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo " "Elaborating entity \"alt_vipitc131_common_fifo\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\"" {  } { { "db/ip/Qsys/submodules/alt_vipitc131_IS2Vid.sv" "input_fifo" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_IS2Vid.sv" 944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312952417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo " "Elaborating entity \"dcfifo\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\"" {  } { { "db/ip/Qsys/submodules/alt_vipitc131_common_fifo.v" "input_fifo" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312952564 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo " "Elaborated megafunction instantiation \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\"" {  } { { "db/ip/Qsys/submodules/alt_vipitc131_common_fifo.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312952569 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo " "Instantiated megafunction \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7, " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312952569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 644 " "Parameter \"lpm_numwords\" = \"644\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312952569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312952569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312952569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Parameter \"lpm_width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312952569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312952569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312952569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312952569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312952569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312952569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312952569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312952569 ""}  } { { "db/ip/Qsys/submodules/alt_vipitc131_common_fifo.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655312952569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_isj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_isj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_isj1 " "Found entity 1: dcfifo_isj1" {  } { { "db/dcfifo_isj1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/dcfifo_isj1.tdf" 46 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312952596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312952596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_isj1 Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated " "Elaborating entity \"dcfifo_isj1\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312952598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_tsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_tsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_tsa " "Found entity 1: a_gray2bin_tsa" {  } { { "db/a_gray2bin_tsa.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_gray2bin_tsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312952605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312952605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_tsa Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|a_gray2bin_tsa:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_tsa\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|a_gray2bin_tsa:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_isj1.tdf" "rdptr_g_gray2bin" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/dcfifo_isj1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312952607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_sh6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_sh6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_sh6 " "Found entity 1: a_graycounter_sh6" {  } { { "db/a_graycounter_sh6.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_graycounter_sh6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312952637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312952637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_sh6 Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|a_graycounter_sh6:rdptr_g1p " "Elaborating entity \"a_graycounter_sh6\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|a_graycounter_sh6:rdptr_g1p\"" {  } { { "db/dcfifo_isj1.tdf" "rdptr_g1p" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/dcfifo_isj1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312952638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ovb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ovb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ovb " "Found entity 1: a_graycounter_ovb" {  } { { "db/a_graycounter_ovb.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_graycounter_ovb.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312952666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312952666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ovb Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|a_graycounter_ovb:wrptr_g1p " "Elaborating entity \"a_graycounter_ovb\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|a_graycounter_ovb:wrptr_g1p\"" {  } { { "db/dcfifo_isj1.tdf" "wrptr_g1p" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/dcfifo_isj1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312952668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uc61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uc61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uc61 " "Found entity 1: altsyncram_uc61" {  } { { "db/altsyncram_uc61.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_uc61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312952699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312952699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uc61 Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|altsyncram_uc61:fifo_ram " "Elaborating entity \"altsyncram_uc61\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|altsyncram_uc61:fifo_ram\"" {  } { { "db/dcfifo_isj1.tdf" "fifo_ram" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/dcfifo_isj1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312952701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/dffpipe_3dc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312952714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312952714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|dffpipe_3dc:rdaclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|dffpipe_3dc:rdaclr\"" {  } { { "db/dcfifo_isj1.tdf" "rdaclr" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/dcfifo_isj1.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312952715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312952721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312952721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|dffpipe_pe9:rs_brp " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|dffpipe_pe9:rs_brp\"" {  } { { "db/dcfifo_isj1.tdf" "rs_brp" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/dcfifo_isj1.tdf" 87 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312952722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_9pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_9pl " "Found entity 1: alt_synch_pipe_9pl" {  } { { "db/alt_synch_pipe_9pl.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/alt_synch_pipe_9pl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312952728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312952728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_9pl Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_9pl\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\"" {  } { { "db/dcfifo_isj1.tdf" "rs_dgwp" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/dcfifo_isj1.tdf" 89 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312952730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312952735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312952735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\|dffpipe_qe9:dffpipe15 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\|dffpipe_qe9:dffpipe15\"" {  } { { "db/alt_synch_pipe_9pl.tdf" "dffpipe15" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/alt_synch_pipe_9pl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312952737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_apl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_apl " "Found entity 1: alt_synch_pipe_apl" {  } { { "db/alt_synch_pipe_apl.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/alt_synch_pipe_apl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312952745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312952745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_apl Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|alt_synch_pipe_apl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_apl\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|alt_synch_pipe_apl:ws_dgrp\"" {  } { { "db/dcfifo_isj1.tdf" "ws_dgrp" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/dcfifo_isj1.tdf" 92 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312952747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312952751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312952751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|alt_synch_pipe_apl:ws_dgrp\|dffpipe_re9:dffpipe18 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|alt_synch_pipe_apl:ws_dgrp\|dffpipe_re9:dffpipe18\"" {  } { { "db/alt_synch_pipe_apl.tdf" "dffpipe18" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/alt_synch_pipe_apl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312952753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_1h5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_1h5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_1h5 " "Found entity 1: cmpr_1h5" {  } { { "db/cmpr_1h5.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/cmpr_1h5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312952783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312952783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1h5 Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|cmpr_1h5:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_1h5\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|cmpr_1h5:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_isj1.tdf" "rdempty_eq_comp1_msb" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/dcfifo_isj1.tdf" 100 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312952785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_statemachine Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_statemachine:statemachine " "Elaborating entity \"alt_vipitc131_IS2Vid_statemachine\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_statemachine:statemachine\"" {  } { { "db/ip/Qsys/submodules/alt_vipitc131_IS2Vid.sv" "statemachine" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_IS2Vid.sv" 1093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312952803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_alt_vip_vfb_0 Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0 " "Elaborating entity \"Qsys_alt_vip_vfb_0\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\"" {  } { { "db/ip/Qsys/Qsys.v" "alt_vip_vfb_0" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312952851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_muxbin2 Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_muxbin2:vfb_writer_packet_write_address_au_l_muxinst " "Elaborating entity \"alt_cusp181_muxbin2\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_muxbin2:vfb_writer_packet_write_address_au_l_muxinst\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_writer_packet_write_address_au_l_muxinst" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 1041 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_muxbin2 Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_muxbin2:vfb_writer_packet_write_address_au_sload_muxinst " "Elaborating entity \"alt_cusp181_muxbin2\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_muxbin2:vfb_writer_packet_write_address_au_sload_muxinst\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_writer_packet_write_address_au_sload_muxinst" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 1055 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_au Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_au:vfb_writer_packet_write_address_au " "Elaborating entity \"alt_cusp181_au\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_au:vfb_writer_packet_write_address_au\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_writer_packet_write_address_au" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 1067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_au Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_au:vfb_writer_first_packet_id_au " "Elaborating entity \"alt_cusp181_au\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_au:vfb_writer_first_packet_id_au\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_writer_first_packet_id_au" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 1123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_au Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_au:vfb_writer_next_to_last_packet_id_au " "Elaborating entity \"alt_cusp181_au\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_au:vfb_writer_next_to_last_packet_id_au\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_writer_next_to_last_packet_id_au" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 1169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_au Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_au:vfb_writer_overflow_trigger_au " "Elaborating entity \"alt_cusp181_au\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_au:vfb_writer_overflow_trigger_au\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_writer_overflow_trigger_au" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 1211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:vfb_writer_overflow_flag_reg " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:vfb_writer_overflow_flag_reg\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_writer_overflow_flag_reg" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 1257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_muxhot16 Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_muxhot16:vfb_writer_length_counter_au_enable_muxinst " "Elaborating entity \"alt_cusp181_muxhot16\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_muxhot16:vfb_writer_length_counter_au_enable_muxinst\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_writer_length_counter_au_enable_muxinst" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 1282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_au Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_au:vfb_writer_length_counter_au " "Elaborating entity \"alt_cusp181_au\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_au:vfb_writer_length_counter_au\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_writer_length_counter_au" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 1299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_au Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_au:vfb_writer_word_counter_au " "Elaborating entity \"alt_cusp181_au\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_au:vfb_writer_word_counter_au\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_writer_word_counter_au" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 1357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_au Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_au:vfb_writer_word_counter_trigger_au " "Elaborating entity \"alt_cusp181_au\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_au:vfb_writer_word_counter_trigger_au\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_writer_word_counter_trigger_au" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 1418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:vfb_writer_field_width_reg " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:vfb_writer_field_width_reg\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_writer_field_width_reg" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 1446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:vfb_writer_field_height_reg " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:vfb_writer_field_height_reg\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_writer_field_height_reg" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 1469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_muxbin2 Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_muxbin2:vfb_writer_field_interlace_reg_d_muxinst " "Elaborating entity \"alt_cusp181_muxbin2\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_muxbin2:vfb_writer_field_interlace_reg_d_muxinst\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_writer_field_interlace_reg_d_muxinst" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 1494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:vfb_writer_field_interlace_reg " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:vfb_writer_field_interlace_reg\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_writer_field_interlace_reg" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 1520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_muxhot16 Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_muxhot16:vfb_writer_write_address_au_enable_trigger_muxinst " "Elaborating entity \"alt_cusp181_muxhot16\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_muxhot16:vfb_writer_write_address_au_enable_trigger_muxinst\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_writer_write_address_au_enable_trigger_muxinst" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_au Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_au:vfb_writer_write_address_au " "Elaborating entity \"alt_cusp181_au\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_au:vfb_writer_write_address_au\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_writer_write_address_au" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 1573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:vfb_writer_just_read_reg " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:vfb_writer_just_read_reg\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_writer_just_read_reg" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 1617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_au Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_au:vfb_reader_read_address_au " "Elaborating entity \"alt_cusp181_au\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_au:vfb_reader_read_address_au\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_reader_read_address_au" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 1640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_au Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_au:vfb_reader_packet_read_address_au " "Elaborating entity \"alt_cusp181_au\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_au:vfb_reader_packet_read_address_au\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_reader_packet_read_address_au" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 1683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_au Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_au:vfb_reader_current_packet_id_au " "Elaborating entity \"alt_cusp181_au\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_au:vfb_reader_current_packet_id_au\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_reader_current_packet_id_au" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 1733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_muxhot16 Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_muxhot16:din_takeb_trigger_muxinst " "Elaborating entity \"alt_cusp181_muxhot16\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_muxhot16:din_takeb_trigger_muxinst\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "din_takeb_trigger_muxinst" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 1759 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_avalon_st_input Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_st_input:din " "Elaborating entity \"alt_cusp181_avalon_st_input\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_st_input:din\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "din" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 1774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_muxhot16 Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_muxhot16:dout_wdata_muxinst " "Elaborating entity \"alt_cusp181_muxhot16\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_muxhot16:dout_wdata_muxinst\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "dout_wdata_muxinst" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 1827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_avalon_st_output Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_st_output:dout " "Elaborating entity \"alt_cusp181_avalon_st_output\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_st_output:dout\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "dout" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 1871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_muxbin2 Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_muxbin2:read_master_len_be_muxinst " "Elaborating entity \"alt_cusp181_muxbin2\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_muxbin2:read_master_len_be_muxinst\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "read_master_len_be_muxinst" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 1936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_avalon_mm_bursting_master_fifo Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:read_master " "Elaborating entity \"alt_cusp181_avalon_mm_bursting_master_fifo\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:read_master\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "read_master" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 1948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953293 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_wrusedw alt_cusp181_avalon_mm_bursting_master_fifo.vhd(175) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(175): object \"wdata_fifo_wrusedw\" assigned a value but never read" {  } { { "db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 175 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655312953295 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_full alt_cusp181_avalon_mm_bursting_master_fifo.vhd(176) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(176): object \"wdata_fifo_full\" assigned a value but never read" {  } { { "db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 176 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655312953295 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_almost_full alt_cusp181_avalon_mm_bursting_master_fifo.vhd(177) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(177): object \"wdata_fifo_almost_full\" assigned a value but never read" {  } { { "db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 177 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655312953295 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_empty alt_cusp181_avalon_mm_bursting_master_fifo.vhd(179) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(179): object \"wdata_fifo_empty\" assigned a value but never read" {  } { { "db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655312953295 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_almost_empty alt_cusp181_avalon_mm_bursting_master_fifo.vhd(180) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(180): object \"wdata_fifo_almost_empty\" assigned a value but never read" {  } { { "db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 180 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655312953295 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_wrreq alt_cusp181_avalon_mm_bursting_master_fifo.vhd(181) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(181): object \"wdata_fifo_wrreq\" assigned a value but never read" {  } { { "db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655312953295 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_data alt_cusp181_avalon_mm_bursting_master_fifo.vhd(182) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(182): object \"wdata_fifo_data\" assigned a value but never read" {  } { { "db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655312953295 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_rdreq alt_cusp181_avalon_mm_bursting_master_fifo.vhd(183) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(183): object \"wdata_fifo_rdreq\" assigned a value but never read" {  } { { "db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 183 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655312953296 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_q alt_cusp181_avalon_mm_bursting_master_fifo.vhd(184) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(184): object \"wdata_fifo_q\" assigned a value but never read" {  } { { "db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 184 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655312953296 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_empty_next alt_cusp181_avalon_mm_bursting_master_fifo.vhd(186) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(186): object \"wdata_fifo_empty_next\" assigned a value but never read" {  } { { "db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655312953296 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_full alt_cusp181_avalon_mm_bursting_master_fifo.vhd(190) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(190): object \"rdata_fifo_full\" assigned a value but never read" {  } { { "db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 190 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655312953296 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_almost_full alt_cusp181_avalon_mm_bursting_master_fifo.vhd(191) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(191): object \"rdata_fifo_almost_full\" assigned a value but never read" {  } { { "db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 191 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655312953296 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_rdusedw alt_cusp181_avalon_mm_bursting_master_fifo.vhd(192) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(192): object \"rdata_fifo_rdusedw\" assigned a value but never read" {  } { { "db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 192 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655312953296 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_almost_empty alt_cusp181_avalon_mm_bursting_master_fifo.vhd(194) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(194): object \"rdata_fifo_almost_empty\" assigned a value but never read" {  } { { "db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655312953296 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_wrusedw alt_cusp181_avalon_mm_bursting_master_fifo.vhd(209) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(209): object \"cmd_fifo_wrusedw\" assigned a value but never read" {  } { { "db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 209 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655312953296 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_almost_full alt_cusp181_avalon_mm_bursting_master_fifo.vhd(211) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(211): object \"cmd_fifo_almost_full\" assigned a value but never read" {  } { { "db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 211 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655312953296 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_rdusedw alt_cusp181_avalon_mm_bursting_master_fifo.vhd(212) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(212): object \"cmd_fifo_rdusedw\" assigned a value but never read" {  } { { "db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 212 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655312953296 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_almost_empty alt_cusp181_avalon_mm_bursting_master_fifo.vhd(214) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(214): object \"cmd_fifo_almost_empty\" assigned a value but never read" {  } { { "db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655312953296 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writing alt_cusp181_avalon_mm_bursting_master_fifo.vhd(226) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(226): object \"writing\" assigned a value but never read" {  } { { "db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 226 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655312953297 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reading alt_cusp181_avalon_mm_bursting_master_fifo.vhd(226) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(226): object \"reading\" assigned a value but never read" {  } { { "db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 226 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655312953297 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_en alt_cusp181_avalon_mm_bursting_master_fifo.vhd(236) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(236): object \"wdata_en\" assigned a value but never read" {  } { { "db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 236 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655312953297 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:read_master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_general_fifo Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:read_master\|alt_cusp181_general_fifo:\\read_used_gen_gen:rdata_fifo " "Elaborating entity \"alt_cusp181_general_fifo\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:read_master\|alt_cusp181_general_fifo:\\read_used_gen_gen:rdata_fifo\"" {  } { { "db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "\\read_used_gen_gen:rdata_fifo" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953323 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_fifo_empty alt_cusp181_general_fifo.vhd(232) " "Verilog HDL or VHDL warning at alt_cusp181_general_fifo.vhd(232): object \"ram_fifo_empty\" assigned a value but never read" {  } { { "db/ip/Qsys/submodules/alt_cusp181_general_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_general_fifo.vhd" 232 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655312953325 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:read_master|alt_cusp181_general_fifo:ead_used_gen_gen:rdata_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_fifo_usedw_calculator Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:read_master\|alt_cusp181_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp181_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_cusp181_fifo_usedw_calculator\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:read_master\|alt_cusp181_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp181_fifo_usedw_calculator:usedw_calculator\"" {  } { { "db/ip/Qsys/submodules/alt_cusp181_general_fifo.vhd" "usedw_calculator" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_general_fifo.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_one_bit_delay Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:read_master\|alt_cusp181_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp181_fifo_usedw_calculator:usedw_calculator\|alt_cusp181_one_bit_delay:\\single_clock_gen:rdreq_delayer " "Elaborating entity \"alt_cusp181_one_bit_delay\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:read_master\|alt_cusp181_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp181_fifo_usedw_calculator:usedw_calculator\|alt_cusp181_one_bit_delay:\\single_clock_gen:rdreq_delayer\"" {  } { { "db/ip/Qsys/submodules/alt_cusp181_fifo_usedw_calculator.vhd" "\\single_clock_gen:rdreq_delayer" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_fifo_usedw_calculator.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_one_bit_delay Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:read_master\|alt_cusp181_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp181_fifo_usedw_calculator:usedw_calculator\|alt_cusp181_one_bit_delay:\\single_clock_gen:wrreq_delayer " "Elaborating entity \"alt_cusp181_one_bit_delay\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:read_master\|alt_cusp181_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp181_fifo_usedw_calculator:usedw_calculator\|alt_cusp181_one_bit_delay:\\single_clock_gen:wrreq_delayer\"" {  } { { "db/ip/Qsys/submodules/alt_cusp181_fifo_usedw_calculator.vhd" "\\single_clock_gen:wrreq_delayer" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_fifo_usedw_calculator.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_ram_fifo Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:read_master\|alt_cusp181_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo " "Elaborating entity \"alt_cusp181_ram_fifo\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:read_master\|alt_cusp181_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\"" {  } { { "db/ip/Qsys/submodules/alt_cusp181_general_fifo.vhd" "\\dual_clock_or_large_gen:ram_fifo" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_general_fifo.vhd" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953345 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_a_q alt_cusp181_ram_fifo.vhd(130) " "Verilog HDL or VHDL warning at alt_cusp181_ram_fifo.vhd(130): object \"port_a_q\" assigned a value but never read" {  } { { "db/ip/Qsys/submodules/alt_cusp181_ram_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_ram_fifo.vhd" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655312953345 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:read_master|alt_cusp181_general_fifo:ead_used_gen_gen:rdata_fifo|alt_cusp181_ram_fifo:dual_clock_or_large_gen:ram_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:read_master\|alt_cusp181_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:read_master\|alt_cusp181_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "db/ip/Qsys/submodules/alt_cusp181_ram_fifo.vhd" "ram" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_ram_fifo.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c5l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c5l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c5l1 " "Found entity 1: altsyncram_c5l1" {  } { { "db/altsyncram_c5l1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_c5l1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312953411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312953411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c5l1 Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:read_master\|alt_cusp181_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_c5l1:auto_generated " "Elaborating entity \"altsyncram_c5l1\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:read_master\|alt_cusp181_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_c5l1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953412 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "data_b " "Variable or input pin \"data_b\" is defined but never used." {  } { { "db/altsyncram_c5l1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_c5l1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/Qsys/submodules/alt_cusp181_ram_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_ram_fifo.vhd" 145 0 0 } } { "db/ip/Qsys/submodules/alt_cusp181_general_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_general_fifo.vhd" 237 0 0 } } { "db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 1948 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 474 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1655312953413 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:read_master|alt_cusp181_general_fifo:ead_used_gen_gen:rdata_fifo|alt_cusp181_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_c5l1:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_general_fifo Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:read_master\|alt_cusp181_general_fifo:cmd_fifo " "Elaborating entity \"alt_cusp181_general_fifo\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:read_master\|alt_cusp181_general_fifo:cmd_fifo\"" {  } { { "db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "cmd_fifo" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_fifo_usedw_calculator Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:read_master\|alt_cusp181_general_fifo:cmd_fifo\|alt_cusp181_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_cusp181_fifo_usedw_calculator\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:read_master\|alt_cusp181_general_fifo:cmd_fifo\|alt_cusp181_fifo_usedw_calculator:usedw_calculator\"" {  } { { "db/ip/Qsys/submodules/alt_cusp181_general_fifo.vhd" "usedw_calculator" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_general_fifo.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_logic_fifo Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:read_master\|alt_cusp181_general_fifo:cmd_fifo\|alt_cusp181_logic_fifo:\\single_clock_small_gen:logic_fifo " "Elaborating entity \"alt_cusp181_logic_fifo\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:read_master\|alt_cusp181_general_fifo:cmd_fifo\|alt_cusp181_logic_fifo:\\single_clock_small_gen:logic_fifo\"" {  } { { "db/ip/Qsys/submodules/alt_cusp181_general_fifo.vhd" "\\single_clock_small_gen:logic_fifo" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_general_fifo.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_pulling_width_adapter Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_pulling_width_adapter:read_master_pull " "Elaborating entity \"alt_cusp181_pulling_width_adapter\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_pulling_width_adapter:read_master_pull\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "read_master_pull" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 2018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953458 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_cusp181_pulling_width_adapter.vhd(98) " "VHDL Subtype or Type Declaration warning at alt_cusp181_pulling_width_adapter.vhd(98): subtype or type has null range" {  } { { "db/ip/Qsys/submodules/alt_cusp181_pulling_width_adapter.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_pulling_width_adapter.vhd" 98 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1655312953458 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_pulling_width_adapter:read_master_pull"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_cusp181_pulling_width_adapter.vhd(98) " "VHDL warning at alt_cusp181_pulling_width_adapter.vhd(98): ignored assignment of value to null range" {  } { { "db/ip/Qsys/submodules/alt_cusp181_pulling_width_adapter.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_pulling_width_adapter.vhd" 98 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1655312953458 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_pulling_width_adapter:read_master_pull"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_cusp181_pulling_width_adapter.vhd(110) " "VHDL Subtype or Type Declaration warning at alt_cusp181_pulling_width_adapter.vhd(110): subtype or type has null range" {  } { { "db/ip/Qsys/submodules/alt_cusp181_pulling_width_adapter.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_pulling_width_adapter.vhd" 110 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1655312953459 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_pulling_width_adapter:read_master_pull"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_cusp181_pulling_width_adapter.vhd(114) " "VHDL Subtype or Type Declaration warning at alt_cusp181_pulling_width_adapter.vhd(114): subtype or type has null range" {  } { { "db/ip/Qsys/submodules/alt_cusp181_pulling_width_adapter.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_pulling_width_adapter.vhd" 114 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1655312953459 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_pulling_width_adapter:read_master_pull"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_cusp181_pulling_width_adapter.vhd(114) " "VHDL warning at alt_cusp181_pulling_width_adapter.vhd(114): ignored assignment of value to null range" {  } { { "db/ip/Qsys/submodules/alt_cusp181_pulling_width_adapter.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_pulling_width_adapter.vhd" 114 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1655312953459 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_pulling_width_adapter:read_master_pull"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_cusp181_pulling_width_adapter.vhd(143) " "VHDL Subtype or Type Declaration warning at alt_cusp181_pulling_width_adapter.vhd(143): subtype or type has null range" {  } { { "db/ip/Qsys/submodules/alt_cusp181_pulling_width_adapter.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_pulling_width_adapter.vhd" 143 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1655312953459 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_pulling_width_adapter:read_master_pull"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_avalon_mm_bursting_master_fifo Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:write_master " "Elaborating entity \"alt_cusp181_avalon_mm_bursting_master_fifo\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:write_master\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "write_master" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953467 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_wrusedw alt_cusp181_avalon_mm_bursting_master_fifo.vhd(175) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(175): object \"wdata_fifo_wrusedw\" assigned a value but never read" {  } { { "db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 175 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655312953469 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_almost_full alt_cusp181_avalon_mm_bursting_master_fifo.vhd(177) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(177): object \"wdata_fifo_almost_full\" assigned a value but never read" {  } { { "db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 177 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655312953469 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_empty_next alt_cusp181_avalon_mm_bursting_master_fifo.vhd(186) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(186): object \"wdata_fifo_empty_next\" assigned a value but never read" {  } { { "db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655312953470 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_wrusedw alt_cusp181_avalon_mm_bursting_master_fifo.vhd(189) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(189): object \"rdata_fifo_wrusedw\" assigned a value but never read" {  } { { "db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655312953470 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_full alt_cusp181_avalon_mm_bursting_master_fifo.vhd(190) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(190): object \"rdata_fifo_full\" assigned a value but never read" {  } { { "db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 190 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655312953470 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_almost_full alt_cusp181_avalon_mm_bursting_master_fifo.vhd(191) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(191): object \"rdata_fifo_almost_full\" assigned a value but never read" {  } { { "db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 191 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655312953470 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_rdusedw alt_cusp181_avalon_mm_bursting_master_fifo.vhd(192) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(192): object \"rdata_fifo_rdusedw\" assigned a value but never read" {  } { { "db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 192 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655312953470 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_empty alt_cusp181_avalon_mm_bursting_master_fifo.vhd(193) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(193): object \"rdata_fifo_empty\" assigned a value but never read" {  } { { "db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 193 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655312953470 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_almost_empty alt_cusp181_avalon_mm_bursting_master_fifo.vhd(194) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(194): object \"rdata_fifo_almost_empty\" assigned a value but never read" {  } { { "db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655312953470 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_wrreq alt_cusp181_avalon_mm_bursting_master_fifo.vhd(195) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(195): object \"rdata_fifo_wrreq\" assigned a value but never read" {  } { { "db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655312953470 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_data alt_cusp181_avalon_mm_bursting_master_fifo.vhd(196) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(196): object \"rdata_fifo_data\" assigned a value but never read" {  } { { "db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655312953470 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_rdreq alt_cusp181_avalon_mm_bursting_master_fifo.vhd(197) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(197): object \"rdata_fifo_rdreq\" assigned a value but never read" {  } { { "db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655312953470 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_q alt_cusp181_avalon_mm_bursting_master_fifo.vhd(198) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(198): object \"rdata_fifo_q\" assigned a value but never read" {  } { { "db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655312953470 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_wrusedw_safe alt_cusp181_avalon_mm_bursting_master_fifo.vhd(201) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(201): object \"rdata_fifo_wrusedw_safe\" assigned a value but never read" {  } { { "db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655312953470 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_has_space_next_threshold alt_cusp181_avalon_mm_bursting_master_fifo.vhd(202) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(202): object \"rdata_fifo_has_space_next_threshold\" assigned a value but never read" {  } { { "db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655312953470 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_has_space_next alt_cusp181_avalon_mm_bursting_master_fifo.vhd(203) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(203): object \"rdata_fifo_has_space_next\" assigned a value but never read" {  } { { "db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 203 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655312953470 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rdata_fifo_space_available alt_cusp181_avalon_mm_bursting_master_fifo.vhd(204) " "VHDL Signal Declaration warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(204): used explicit default value for signal \"rdata_fifo_space_available\" because signal was never assigned a value" {  } { { "db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 204 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1655312953470 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_wrusedw alt_cusp181_avalon_mm_bursting_master_fifo.vhd(209) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(209): object \"cmd_fifo_wrusedw\" assigned a value but never read" {  } { { "db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 209 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655312953470 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_almost_full alt_cusp181_avalon_mm_bursting_master_fifo.vhd(211) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(211): object \"cmd_fifo_almost_full\" assigned a value but never read" {  } { { "db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 211 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655312953471 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_rdusedw alt_cusp181_avalon_mm_bursting_master_fifo.vhd(212) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(212): object \"cmd_fifo_rdusedw\" assigned a value but never read" {  } { { "db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 212 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655312953471 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_almost_empty alt_cusp181_avalon_mm_bursting_master_fifo.vhd(214) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(214): object \"cmd_fifo_almost_empty\" assigned a value but never read" {  } { { "db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655312953471 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reading alt_cusp181_avalon_mm_bursting_master_fifo.vhd(226) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(226): object \"reading\" assigned a value but never read" {  } { { "db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 226 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655312953471 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_en alt_cusp181_avalon_mm_bursting_master_fifo.vhd(236) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(236): object \"rdata_en\" assigned a value but never read" {  } { { "db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 236 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655312953471 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_general_fifo Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:write_master\|alt_cusp181_general_fifo:cmd_fifo " "Elaborating entity \"alt_cusp181_general_fifo\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:write_master\|alt_cusp181_general_fifo:cmd_fifo\"" {  } { { "db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "cmd_fifo" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953517 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdreq_delay alt_cusp181_general_fifo.vhd(111) " "Verilog HDL or VHDL warning at alt_cusp181_general_fifo.vhd(111): object \"rdreq_delay\" assigned a value but never read" {  } { { "db/ip/Qsys/submodules/alt_cusp181_general_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_general_fifo.vhd" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655312953518 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master|alt_cusp181_general_fifo:cmd_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "logic_fifo_full alt_cusp181_general_fifo.vhd(268) " "Verilog HDL or VHDL warning at alt_cusp181_general_fifo.vhd(268): object \"logic_fifo_full\" assigned a value but never read" {  } { { "db/ip/Qsys/submodules/alt_cusp181_general_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_general_fifo.vhd" 268 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655312953519 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master|alt_cusp181_general_fifo:cmd_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_fifo_usedw_calculator Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:write_master\|alt_cusp181_general_fifo:cmd_fifo\|alt_cusp181_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_cusp181_fifo_usedw_calculator\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:write_master\|alt_cusp181_general_fifo:cmd_fifo\|alt_cusp181_fifo_usedw_calculator:usedw_calculator\"" {  } { { "db/ip/Qsys/submodules/alt_cusp181_general_fifo.vhd" "usedw_calculator" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_general_fifo.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_one_bit_delay Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:write_master\|alt_cusp181_general_fifo:cmd_fifo\|alt_cusp181_fifo_usedw_calculator:usedw_calculator\|alt_cusp181_one_bit_delay:\\single_clock_gen:wrreq_delayer " "Elaborating entity \"alt_cusp181_one_bit_delay\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:write_master\|alt_cusp181_general_fifo:cmd_fifo\|alt_cusp181_fifo_usedw_calculator:usedw_calculator\|alt_cusp181_one_bit_delay:\\single_clock_gen:wrreq_delayer\"" {  } { { "db/ip/Qsys/submodules/alt_cusp181_fifo_usedw_calculator.vhd" "\\single_clock_gen:wrreq_delayer" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_fifo_usedw_calculator.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_ram_fifo Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:write_master\|alt_cusp181_general_fifo:cmd_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo " "Elaborating entity \"alt_cusp181_ram_fifo\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:write_master\|alt_cusp181_general_fifo:cmd_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\"" {  } { { "db/ip/Qsys/submodules/alt_cusp181_general_fifo.vhd" "\\dual_clock_or_large_gen:ram_fifo" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_general_fifo.vhd" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953537 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_a_q alt_cusp181_ram_fifo.vhd(130) " "Verilog HDL or VHDL warning at alt_cusp181_ram_fifo.vhd(130): object \"port_a_q\" assigned a value but never read" {  } { { "db/ip/Qsys/submodules/alt_cusp181_ram_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_ram_fifo.vhd" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655312953538 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master|alt_cusp181_general_fifo:cmd_fifo|alt_cusp181_ram_fifo:dual_clock_or_large_gen:ram_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:write_master\|alt_cusp181_general_fifo:cmd_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:write_master\|alt_cusp181_general_fifo:cmd_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "db/ip/Qsys/submodules/alt_cusp181_ram_fifo.vhd" "ram" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_ram_fifo.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_80l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_80l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_80l1 " "Found entity 1: altsyncram_80l1" {  } { { "db/altsyncram_80l1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_80l1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312953589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312953589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_80l1 Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:write_master\|alt_cusp181_general_fifo:cmd_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_80l1:auto_generated " "Elaborating entity \"altsyncram_80l1\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:write_master\|alt_cusp181_general_fifo:cmd_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_80l1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953590 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "data_b " "Variable or input pin \"data_b\" is defined but never used." {  } { { "db/altsyncram_80l1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_80l1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/Qsys/submodules/alt_cusp181_ram_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_ram_fifo.vhd" 145 0 0 } } { "db/ip/Qsys/submodules/alt_cusp181_general_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_general_fifo.vhd" 237 0 0 } } { "db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 2074 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 474 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1655312953591 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master|alt_cusp181_general_fifo:cmd_fifo|alt_cusp181_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_80l1:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_fifo_usedw_calculator Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:write_master\|alt_cusp181_general_fifo:cmd_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|alt_cusp181_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_cusp181_fifo_usedw_calculator\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:write_master\|alt_cusp181_general_fifo:cmd_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|alt_cusp181_fifo_usedw_calculator:usedw_calculator\"" {  } { { "db/ip/Qsys/submodules/alt_cusp181_ram_fifo.vhd" "usedw_calculator" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_ram_fifo.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_logic_fifo Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:write_master\|alt_cusp181_general_fifo:cmd_fifo\|alt_cusp181_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo " "Elaborating entity \"alt_cusp181_logic_fifo\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:write_master\|alt_cusp181_general_fifo:cmd_fifo\|alt_cusp181_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo\"" {  } { { "db/ip/Qsys/submodules/alt_cusp181_general_fifo.vhd" "\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_general_fifo.vhd" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_fifo_usedw_calculator Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:write_master\|alt_cusp181_general_fifo:cmd_fifo\|alt_cusp181_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo\|alt_cusp181_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_cusp181_fifo_usedw_calculator\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:write_master\|alt_cusp181_general_fifo:cmd_fifo\|alt_cusp181_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo\|alt_cusp181_fifo_usedw_calculator:usedw_calculator\"" {  } { { "db/ip/Qsys/submodules/alt_cusp181_logic_fifo.vhd" "usedw_calculator" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_logic_fifo.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_one_bit_delay Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:write_master\|alt_cusp181_general_fifo:cmd_fifo\|alt_cusp181_one_bit_delay:\\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer " "Elaborating entity \"alt_cusp181_one_bit_delay\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:write_master\|alt_cusp181_general_fifo:cmd_fifo\|alt_cusp181_one_bit_delay:\\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer\"" {  } { { "db/ip/Qsys/submodules/alt_cusp181_general_fifo.vhd" "\\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_general_fifo.vhd" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_muxbin2 Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_muxbin2:write_master_push_input_muxinst " "Elaborating entity \"alt_cusp181_muxbin2\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_muxbin2:write_master_push_input_muxinst\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "write_master_push_input_muxinst" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_pushing_width_adapter Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_pushing_width_adapter:write_master_push " "Elaborating entity \"alt_cusp181_pushing_width_adapter\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_pushing_width_adapter:write_master_push\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "write_master_push" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 2157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_muxbin2 Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_muxbin2:vfb_writer_packets_sample_length_reg_d_muxinst " "Elaborating entity \"alt_cusp181_muxbin2\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_muxbin2:vfb_writer_packets_sample_length_reg_d_muxinst\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_writer_packets_sample_length_reg_d_muxinst" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 2184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:vfb_writer_packets_sample_length_reg " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:vfb_writer_packets_sample_length_reg\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_writer_packets_sample_length_reg" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 2210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:vfb_writer_packets_word_length_reg " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:vfb_writer_packets_word_length_reg\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_writer_packets_word_length_reg" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 2261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:msg_packets_sample_length_reg " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:msg_packets_sample_length_reg\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "msg_packets_sample_length_reg" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 2284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:msg_packets_word_length_reg " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:msg_packets_word_length_reg\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "msg_packets_word_length_reg" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 2307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:packetdimensions_reg " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:packetdimensions_reg\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "packetdimensions_reg" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 2344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:packetdimensions_reg_131 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:packetdimensions_reg_131\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "packetdimensions_reg_131" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 2381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:packetdimensions_reg_1312 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:packetdimensions_reg_1312\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "packetdimensions_reg_1312" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 2418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:packetdimensions_reg_1313 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:packetdimensions_reg_1313\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "packetdimensions_reg_1313" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 2455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:output_reg " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:output_reg\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "output_reg" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 2492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:output_reg_153 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:output_reg_153\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "output_reg_153" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 2529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:output_reg_1532 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:output_reg_1532\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "output_reg_1532" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 2566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:output_reg_1533 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:output_reg_1533\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "output_reg_1533" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 2603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:output_reg_1534 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:output_reg_1534\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "output_reg_1534" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 2640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:output_reg_1535 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:output_reg_1535\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "output_reg_1535" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 2677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:output_reg_1536 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:output_reg_1536\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "output_reg_1536" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 2700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:output_reg_1537 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:output_reg_1537\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "output_reg_1537" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 2723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:output_reg_1538 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:output_reg_1538\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "output_reg_1538" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 2746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_muxhot16 Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_muxhot16:pc0_usenextpc_trigger_muxinst " "Elaborating entity \"alt_cusp181_muxhot16\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_muxhot16:pc0_usenextpc_trigger_muxinst\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "pc0_usenextpc_trigger_muxinst" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 2767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_pc Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_pc:pc0 " "Elaborating entity \"alt_cusp181_pc\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_pc:pc0\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "pc0" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 2801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953732 ""}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_cusp181_pc.vhd(30) " "VHDL warning at alt_cusp181_pc.vhd(30): ignored assignment of value to null range" {  } { { "db/ip/Qsys/submodules/alt_cusp181_pc.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_pc.vhd" 30 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1655312953732 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_pc:pc0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_pc:pc0\|LPM_COUNTER:\\d2:lpm_counter_component " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_pc:pc0\|LPM_COUNTER:\\d2:lpm_counter_component\"" {  } { { "db/ip/Qsys/submodules/alt_cusp181_pc.vhd" "\\d2:lpm_counter_component" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_pc.vhd" 606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qll " "Found entity 1: cntr_qll" {  } { { "db/cntr_qll.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/cntr_qll.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312953784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312953784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qll Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_pc:pc0\|LPM_COUNTER:\\d2:lpm_counter_component\|cntr_qll:auto_generated " "Elaborating entity \"cntr_qll\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_pc:pc0\|LPM_COUNTER:\\d2:lpm_counter_component\|cntr_qll:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_muxhot16 Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_muxhot16:pc1_usenextpc_trigger_muxinst " "Elaborating entity \"alt_cusp181_muxhot16\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_muxhot16:pc1_usenextpc_trigger_muxinst\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "pc1_usenextpc_trigger_muxinst" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 2921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_pc Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_pc:pc1 " "Elaborating entity \"alt_cusp181_pc\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_pc:pc1\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "pc1" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 2958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953797 ""}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_cusp181_pc.vhd(30) " "VHDL warning at alt_cusp181_pc.vhd(30): ignored assignment of value to null range" {  } { { "db/ip/Qsys/submodules/alt_cusp181_pc.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_pc.vhd" 30 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1655312953797 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_pc:pc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_muxbin2 Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_muxbin2:msg_buffer_reply_id_3148_line162_d_muxinst " "Elaborating entity \"alt_cusp181_muxbin2\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_muxbin2:msg_buffer_reply_id_3148_line162_d_muxinst\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "msg_buffer_reply_id_3148_line162_d_muxinst" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 3077 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:msg_buffer_reply_id_3148_line162 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:msg_buffer_reply_id_3148_line162\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "msg_buffer_reply_id_3148_line162" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 3089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:msg_buffer_id_3153_line170 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:msg_buffer_id_3153_line170\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "msg_buffer_id_3153_line170" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 3126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_muxbin2 Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_muxbin2:msg_field_width_id_3157_line172_d_muxinst " "Elaborating entity \"alt_cusp181_muxbin2\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_muxbin2:msg_field_width_id_3157_line172_d_muxinst\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "msg_field_width_id_3157_line172_d_muxinst" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:msg_field_width_id_3157_line172 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:msg_field_width_id_3157_line172\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "msg_field_width_id_3157_line172" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 3163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:msg_field_height_id_3161_line174 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:msg_field_height_id_3161_line174\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "msg_field_height_id_3161_line174" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 3200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:msg_field_interlace_id_3165_line176 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:msg_field_interlace_id_3165_line176\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "msg_field_interlace_id_3165_line176" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 3237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:msg_samples_in_field_id_3169_line178 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:msg_samples_in_field_id_3169_line178\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "msg_samples_in_field_id_3169_line178" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 3274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:msg_words_in_field_id_3173_line180 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:msg_words_in_field_id_3173_line180\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "msg_words_in_field_id_3173_line180" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 3311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:msg_first_packet_id_3177_line222 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:msg_first_packet_id_3177_line222\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "msg_first_packet_id_3177_line222" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 3348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:msg_next_to_last_packet_id_3181_line223 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:msg_next_to_last_packet_id_3181_line223\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "msg_next_to_last_packet_id_3181_line223" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 3385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:vfb_writer_buffer_id_3185_line228 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:vfb_writer_buffer_id_3185_line228\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_writer_buffer_id_3185_line228" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 3408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:write_to_read_buf_id_3188_line153 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:write_to_read_buf_id_3188_line153\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "write_to_read_buf_id_3188_line153" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 3431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:write_to_read_ack_id_3191_line164 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:write_to_read_ack_id_3191_line164\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "write_to_read_ack_id_3191_line164" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 3454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:vfb_writer_packet_base_address_0_id_3194_line204 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:vfb_writer_packet_base_address_0_id_3194_line204\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_writer_packet_base_address_0_id_3194_line204" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 3477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:isnotimagedata_0_id_3196_line144 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:isnotimagedata_0_id_3196_line144\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "isnotimagedata_0_id_3196_line144" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 3500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:iscontrolpacket_0_id_3198_line202 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:iscontrolpacket_0_id_3198_line202\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "iscontrolpacket_0_id_3198_line202" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 3523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:no_last_burst_0_id_3200_line301 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:no_last_burst_0_id_3200_line301\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "no_last_burst_0_id_3200_line301" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 3546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:no_last_burst_0_id_3204_line585 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:no_last_burst_0_id_3204_line585\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "no_last_burst_0_id_3204_line585" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 3569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:cond588_0_id_3206 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:cond588_0_id_3206\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "cond588_0_id_3206" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 3592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:drop_0_id_3208_line345 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:drop_0_id_3208_line345\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "drop_0_id_3208_line345" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 3615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:loop_repeat_0_id_3210_line367 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:loop_repeat_0_id_3210_line367\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "loop_repeat_0_id_3210_line367" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 3638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:burst_trigger_0_id_3212_line563 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:burst_trigger_0_id_3212_line563\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "burst_trigger_0_id_3212_line563" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 3661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:cond568_0_id_3214 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:cond568_0_id_3214\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "cond568_0_id_3214" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 3684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:cond290_0_id_3218 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:cond290_0_id_3218\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "cond290_0_id_3218" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 3707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:vfb_reader_buffer_id_3220_line865 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:vfb_reader_buffer_id_3220_line865\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_reader_buffer_id_3220_line865" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 3730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:read_to_write_ack_id_3223_line156 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:read_to_write_ack_id_3223_line156\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "read_to_write_ack_id_3223_line156" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 3753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:read_to_write_buf_id_3226_line160 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:read_to_write_buf_id_3226_line160\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "read_to_write_buf_id_3226_line160" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 3776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:vfb_reader_field_width_0_id_3229_line773 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:vfb_reader_field_width_0_id_3229_line773\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_reader_field_width_0_id_3229_line773" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 3799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:vfb_reader_samples_in_field_0_id_3231_line889 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:vfb_reader_samples_in_field_0_id_3231_line889\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_reader_samples_in_field_0_id_3231_line889" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 3822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:vfb_reader_field_height_0_id_3233_line775 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:vfb_reader_field_height_0_id_3233_line775\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_reader_field_height_0_id_3233_line775" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 3845 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:vfb_reader_words_in_field_0_id_3235_line891 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:vfb_reader_words_in_field_0_id_3235_line891\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_reader_words_in_field_0_id_3235_line891" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 3868 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:vfb_reader_field_interlace_0_id_3237_line777 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:vfb_reader_field_interlace_0_id_3237_line777\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_reader_field_interlace_0_id_3237_line777" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 3891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:vfb_reader_next_to_last_packet_id_0_id_3239_line876 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:vfb_reader_next_to_last_packet_id_0_id_3239_line876\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_reader_next_to_last_packet_id_0_id_3239_line876" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 3914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:reader_packets_sample_length_0_id_3241_line878 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:reader_packets_sample_length_0_id_3241_line878\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "reader_packets_sample_length_0_id_3241_line878" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 3937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:reader_packets_word_length_0_id_3243_line880 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:reader_packets_word_length_0_id_3243_line880\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "reader_packets_word_length_0_id_3243_line880" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 3960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:vfb_reader_packet_base_address_0_id_3245_line873 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:vfb_reader_packet_base_address_0_id_3245_line873\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_reader_packet_base_address_0_id_3245_line873" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 3983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_au Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_au:wrap_packet_id_id_3247_line1077 " "Elaborating entity \"alt_cusp181_au\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_au:wrap_packet_id_id_3247_line1077\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "wrap_packet_id_id_3247_line1077" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 4010 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:vfb_reader_length_cnt_3_id_3250_line897 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:vfb_reader_length_cnt_3_id_3250_line897\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_reader_length_cnt_3_id_3250_line897" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 4038 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:vfb_reader_word_cnt_0_id_3252_line898 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:vfb_reader_word_cnt_0_id_3252_line898\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_reader_word_cnt_0_id_3252_line898" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_au Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_au:vfb_reader_length_cnt_4_id_3254_line897 " "Elaborating entity \"alt_cusp181_au\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_au:vfb_reader_length_cnt_4_id_3254_line897\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_reader_length_cnt_4_id_3254_line897" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 4084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_muxbin2 Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_muxbin2:vfb_reader_length_cnt_id_3256_line897_a_muxinst " "Elaborating entity \"alt_cusp181_muxbin2\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_muxbin2:vfb_reader_length_cnt_id_3256_line897_a_muxinst\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_reader_length_cnt_id_3256_line897_a_muxinst" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 4114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_au Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_au:vfb_reader_length_cnt_id_3256_line897 " "Elaborating entity \"alt_cusp181_au\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_au:vfb_reader_length_cnt_id_3256_line897\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_reader_length_cnt_id_3256_line897" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 4126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:repeat_0_id_3259_line1140 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:repeat_0_id_3259_line1140\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "repeat_0_id_3259_line1140" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 4154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:loop_repeat_0_id_3261_line1148 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:loop_repeat_0_id_3261_line1148\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "loop_repeat_0_id_3261_line1148" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 4177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:cond1203_0_id_3263 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:cond1203_0_id_3263\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "cond1203_0_id_3263" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 4200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312953997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_au Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_au:vfb_reader_length_cnt_id_3265_line897 " "Elaborating entity \"alt_cusp181_au\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_au:vfb_reader_length_cnt_id_3265_line897\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_reader_length_cnt_id_3265_line897" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 4237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312954001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:cond1113_0_id_3268 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:cond1113_0_id_3268\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "cond1113_0_id_3268" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 4265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312954008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_cmp Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_cmp:fu_id_4494_line325_93 " "Elaborating entity \"alt_cusp181_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_cmp:fu_id_4494_line325_93\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "fu_id_4494_line325_93" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 4284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312954012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_cmp Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_cmp:fu_id_4510_line325_52 " "Elaborating entity \"alt_cusp181_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_cmp:fu_id_4510_line325_52\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "fu_id_4510_line325_52" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 4301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312954016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_cmp Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_cmp:fu_id_4526_line201_52 " "Elaborating entity \"alt_cusp181_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_cmp:fu_id_4526_line201_52\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "fu_id_4526_line201_52" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 4318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312954019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_cmp Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_cmp:fu_id_4696_line202_58 " "Elaborating entity \"alt_cusp181_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_cmp:fu_id_4696_line202_58\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "fu_id_4696_line202_58" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 4335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312954024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_cmp Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_cmp:fu_id_4890_line330_94 " "Elaborating entity \"alt_cusp181_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_cmp:fu_id_4890_line330_94\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "fu_id_4890_line330_94" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 4352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312954029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_cmp Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_cmp:fu_id_4899_line331_96 " "Elaborating entity \"alt_cusp181_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_cmp:fu_id_4899_line331_96\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "fu_id_4899_line331_96" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 4369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312954033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_cmp Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_cmp:fu_id_4982_line639_55 " "Elaborating entity \"alt_cusp181_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_cmp:fu_id_4982_line639_55\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "fu_id_4982_line639_55" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 4386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312954036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_cmp Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_cmp:fu_id_5210_line696_38 " "Elaborating entity \"alt_cusp181_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_cmp:fu_id_5210_line696_38\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "fu_id_5210_line696_38" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 4403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312954041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_cmp Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_cmp:fu_id_5669_line510_66 " "Elaborating entity \"alt_cusp181_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_cmp:fu_id_5669_line510_66\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "fu_id_5669_line510_66" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 4420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312954046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_cmp Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_cmp:fu_id_5804_line563_105 " "Elaborating entity \"alt_cusp181_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_cmp:fu_id_5804_line563_105\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "fu_id_5804_line563_105" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 4437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312954051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_cmp Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_cmp:fu_id_5987_line933_38 " "Elaborating entity \"alt_cusp181_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_cmp:fu_id_5987_line933_38\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "fu_id_5987_line933_38" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 4454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312954054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_cmp Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_cmp:fu_id_6225_line1062_114 " "Elaborating entity \"alt_cusp181_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_cmp:fu_id_6225_line1062_114\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "fu_id_6225_line1062_114" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 4471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312954059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_cmp Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_cmp:fu_id_6241_line1063_112 " "Elaborating entity \"alt_cusp181_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_cmp:fu_id_6241_line1063_112\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "fu_id_6241_line1063_112" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 4488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312954063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_cmp Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_cmp:fu_id_6257_line1078_53 " "Elaborating entity \"alt_cusp181_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_cmp:fu_id_6257_line1078_53\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "fu_id_6257_line1078_53" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 4505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312954067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_cmp Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_cmp:fu_id_6266_line1094_53 " "Elaborating entity \"alt_cusp181_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_cmp:fu_id_6266_line1094_53\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "fu_id_6266_line1094_53" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 4522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312954071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_cmp Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_cmp:fu_id_6323_line1188_29 " "Elaborating entity \"alt_cusp181_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_cmp:fu_id_6323_line1188_29\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "fu_id_6323_line1188_29" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 4539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312954074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_cmp Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_cmp:fu_id_6458_line1248_53 " "Elaborating entity \"alt_cusp181_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_cmp:fu_id_6458_line1248_53\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "fu_id_6458_line1248_53" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 4556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312954079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_cmp Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_cmp:fu_id_6704_line1126_52 " "Elaborating entity \"alt_cusp181_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_cmp:fu_id_6704_line1126_52\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "fu_id_6704_line1126_52" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 4573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312954084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:ispreviousendpacket_0_comb_id_7828 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:ispreviousendpacket_0_comb_id_7828\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "ispreviousendpacket_0_comb_id_7828" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 4844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312954088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:justreadqueue_1_1_comb_id_7831 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:justreadqueue_1_1_comb_id_7831\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "justreadqueue_1_1_comb_id_7831" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 4867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312954091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:justreadqueue_2_1_comb_id_7834 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:justreadqueue_2_1_comb_id_7834\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "justreadqueue_2_1_comb_id_7834" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 4890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312954096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:justreadqueue_1_2_comb_id_7837 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:justreadqueue_1_2_comb_id_7837\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "justreadqueue_1_2_comb_id_7837" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 4913 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312954100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:ispreviousendpacket_1_comb_id_7840 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:ispreviousendpacket_1_comb_id_7840\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "ispreviousendpacket_1_comb_id_7840" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 4936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312954104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:justreadaccesswire_3_comb_id_7843 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:justreadaccesswire_3_comb_id_7843\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "justreadaccesswire_3_comb_id_7843" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 4959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312954108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:justreadaccesswire_4_comb_id_7846 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:justreadaccesswire_4_comb_id_7846\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "justreadaccesswire_4_comb_id_7846" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 4982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312954113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:justreadqueue_1_4_comb_id_7849 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:justreadqueue_1_4_comb_id_7849\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "justreadqueue_1_4_comb_id_7849" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 5005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312954119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:justreadqueue_2_2_comb_id_7852 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:justreadqueue_2_2_comb_id_7852\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "justreadqueue_2_2_comb_id_7852" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 5028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312954123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:justreadqueue_1_5_comb_id_7855 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:justreadqueue_1_5_comb_id_7855\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "justreadqueue_1_5_comb_id_7855" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 5051 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312954127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:ispreviousendpacket_2_comb_id_7858 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:ispreviousendpacket_2_comb_id_7858\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "ispreviousendpacket_2_comb_id_7858" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 5074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312954131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:justreadaccesswire_6_comb_id_7861 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:justreadaccesswire_6_comb_id_7861\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "justreadaccesswire_6_comb_id_7861" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 5097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312954135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:justreadaccesswire_7_comb_id_7864 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:justreadaccesswire_7_comb_id_7864\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "justreadaccesswire_7_comb_id_7864" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 5120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312954140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:justreadqueue_1_7_comb_id_7867 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:justreadqueue_1_7_comb_id_7867\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "justreadqueue_1_7_comb_id_7867" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 5143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312954145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:justreadqueue_2_3_comb_id_7870 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:justreadqueue_2_3_comb_id_7870\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "justreadqueue_2_3_comb_id_7870" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 5166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312954149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:justreadqueue_1_8_comb_id_7873 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:justreadqueue_1_8_comb_id_7873\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "justreadqueue_1_8_comb_id_7873" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 5189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312954153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:word_counter_trigger_flag_0_comb_id_7876 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:word_counter_trigger_flag_0_comb_id_7876\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "word_counter_trigger_flag_0_comb_id_7876" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 5212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312954157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:op_2226_comb_id_7879 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:op_2226_comb_id_7879\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "op_2226_comb_id_7879" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 5235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312954161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:op_2226_comb_0_id_7882 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:op_2226_comb_0_id_7882\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "op_2226_comb_0_id_7882" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 5258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312954165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:op_4405_comb_id_7885 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:op_4405_comb_id_7885\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "op_4405_comb_id_7885" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 5281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312954169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:op_4407_comb_id_7888 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:op_4407_comb_id_7888\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "op_4407_comb_id_7888" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 5304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312954173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:op_3252_comb_id_7894 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:op_3252_comb_id_7894\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "op_3252_comb_id_7894" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 5327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312954176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:op_3252_comb_0_id_7897 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:op_3252_comb_0_id_7897\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "op_3252_comb_0_id_7897" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 5350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312954180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:op_4420_comb_id_7900 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:op_4420_comb_id_7900\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "op_4420_comb_id_7900" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 5373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312954184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:op_4421_comb_id_7903 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:op_4421_comb_id_7903\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "op_4421_comb_id_7903" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 5396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312954187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:cond1113_0_stage_1_id_7906 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:cond1113_0_stage_1_id_7906\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "cond1113_0_stage_1_id_7906" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 5419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312954191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:cond1113_0_stage_2_id_7909 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:cond1113_0_stage_2_id_7909\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "cond1113_0_stage_2_id_7909" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 5442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312954195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:cond1113_0_stage_3_id_7912 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:cond1113_0_stage_3_id_7912\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "cond1113_0_stage_3_id_7912" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 5465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312954199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:empty_image_0_comb_id_7915 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:empty_image_0_comb_id_7915\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "empty_image_0_comb_id_7915" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 5488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312954202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:cond1203_0_stage_1_id_7918 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:cond1203_0_stage_1_id_7918\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "cond1203_0_stage_1_id_7918" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 5511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312954205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:cond1203_0_stage_2_id_7921 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:cond1203_0_stage_2_id_7921\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "cond1203_0_stage_2_id_7921" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 5534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312954208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:cond1203_0_stage_3_id_7924 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:cond1203_0_stage_3_id_7924\"" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "cond1203_0_stage_3_id_7924" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 5557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312954212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_altpll_0 Qsys:u0\|Qsys_altpll_0:altpll_0 " "Elaborating entity \"Qsys_altpll_0\" for hierarchy \"Qsys:u0\|Qsys_altpll_0:altpll_0\"" {  } { { "db/ip/Qsys/Qsys.v" "altpll_0" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312954215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_altpll_0_stdsync_sv6 Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"Qsys_altpll_0_stdsync_sv6\" for hierarchy \"Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "db/ip/Qsys/submodules/Qsys_altpll_0.v" "stdsync2" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_altpll_0.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312954220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_altpll_0_dffpipe_l2c Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_stdsync_sv6:stdsync2\|Qsys_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"Qsys_altpll_0_dffpipe_l2c\" for hierarchy \"Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_stdsync_sv6:stdsync2\|Qsys_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "db/ip/Qsys/submodules/Qsys_altpll_0.v" "dffpipe3" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_altpll_0.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312954222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_altpll_0_altpll_u3t2 Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1 " "Elaborating entity \"Qsys_altpll_0_altpll_u3t2\" for hierarchy \"Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\"" {  } { { "db/ip/Qsys/submodules/Qsys_altpll_0.v" "sd1" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_altpll_0.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312954226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_fifo_1 Qsys:u0\|Qsys_fifo_1:fifo_1 " "Elaborating entity \"Qsys_fifo_1\" for hierarchy \"Qsys:u0\|Qsys_fifo_1:fifo_1\"" {  } { { "db/ip/Qsys/Qsys.v" "fifo_1" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312954231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_fifo_1_scfifo_with_controls Qsys:u0\|Qsys_fifo_1:fifo_1\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls " "Elaborating entity \"Qsys_fifo_1_scfifo_with_controls\" for hierarchy \"Qsys:u0\|Qsys_fifo_1:fifo_1\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\"" {  } { { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "the_scfifo_with_controls" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312954235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_fifo_1_single_clock_fifo Qsys:u0\|Qsys_fifo_1:fifo_1\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo " "Elaborating entity \"Qsys_fifo_1_single_clock_fifo\" for hierarchy \"Qsys:u0\|Qsys_fifo_1:fifo_1\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\"" {  } { { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "the_scfifo" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312954238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Qsys:u0\|Qsys_fifo_1:fifo_1\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborating entity \"scfifo\" for hierarchy \"Qsys:u0\|Qsys_fifo_1:fifo_1\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "single_clock_fifo" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312954378 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys:u0\|Qsys_fifo_1:fifo_1\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborated megafunction instantiation \"Qsys:u0\|Qsys_fifo_1:fifo_1\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312954381 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys:u0\|Qsys_fifo_1:fifo_1\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Instantiated megafunction \"Qsys:u0\|Qsys_fifo_1:fifo_1\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312954381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX10 " "Parameter \"intended_device_family\" = \"MAX10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312954381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312954381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312954381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312954381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 35 " "Parameter \"lpm_width\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312954381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312954381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312954381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312954381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312954381 ""}  } { { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655312954381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_v721.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_v721.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_v721 " "Found entity 1: scfifo_v721" {  } { { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312954407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312954407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_v721 Qsys:u0\|Qsys_fifo_1:fifo_1\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated " "Elaborating entity \"scfifo_v721\" for hierarchy \"Qsys:u0\|Qsys_fifo_1:fifo_1\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312954409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_6e21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_6e21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_6e21 " "Found entity 1: a_dpfifo_6e21" {  } { { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312954414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312954414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_6e21 Qsys:u0\|Qsys_fifo_1:fifo_1\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo " "Elaborating entity \"a_dpfifo_6e21\" for hierarchy \"Qsys:u0\|Qsys_fifo_1:fifo_1\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\"" {  } { { "db/scfifo_v721.tdf" "dpfifo" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312954415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_t7e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_t7e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_t7e " "Found entity 1: a_fefifo_t7e" {  } { { "db/a_fefifo_t7e.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_fefifo_t7e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312954420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312954420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_t7e Qsys:u0\|Qsys_fifo_1:fifo_1\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|a_fefifo_t7e:fifo_state " "Elaborating entity \"a_fefifo_t7e\" for hierarchy \"Qsys:u0\|Qsys_fifo_1:fifo_1\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|a_fefifo_t7e:fifo_state\"" {  } { { "db/a_dpfifo_6e21.tdf" "fifo_state" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312954422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_637.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_637.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_637 " "Found entity 1: cntr_637" {  } { { "db/cntr_637.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/cntr_637.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312954449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312954449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_637 Qsys:u0\|Qsys_fifo_1:fifo_1\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|a_fefifo_t7e:fifo_state\|cntr_637:count_usedw " "Elaborating entity \"cntr_637\" for hierarchy \"Qsys:u0\|Qsys_fifo_1:fifo_1\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|a_fefifo_t7e:fifo_state\|cntr_637:count_usedw\"" {  } { { "db/a_fefifo_t7e.tdf" "count_usedw" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_fefifo_t7e.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312954451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a2m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a2m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a2m1 " "Found entity 1: altsyncram_a2m1" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312954485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312954485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a2m1 Qsys:u0\|Qsys_fifo_1:fifo_1\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram " "Elaborating entity \"altsyncram_a2m1\" for hierarchy \"Qsys:u0\|Qsys_fifo_1:fifo_1\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\"" {  } { { "db/a_dpfifo_6e21.tdf" "FIFOram" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312954486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_q2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_q2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_q2b " "Found entity 1: cntr_q2b" {  } { { "db/cntr_q2b.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/cntr_q2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312954523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312954523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_q2b Qsys:u0\|Qsys_fifo_1:fifo_1\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|cntr_q2b:rd_ptr_count " "Elaborating entity \"cntr_q2b\" for hierarchy \"Qsys:u0\|Qsys_fifo_1:fifo_1\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|cntr_q2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_6e21.tdf" "rd_ptr_count" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312954525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_opencores Qsys:u0\|i2c_opencores:i2c_opencores_camera " "Elaborating entity \"i2c_opencores\" for hierarchy \"Qsys:u0\|i2c_opencores:i2c_opencores_camera\"" {  } { { "db/ip/Qsys/Qsys.v" "i2c_opencores_camera" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312954846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_top Qsys:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst " "Elaborating entity \"i2c_master_top\" for hierarchy \"Qsys:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\"" {  } { { "db/ip/Qsys/submodules/i2c_opencores.v" "i2c_master_top_inst" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/i2c_opencores.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312954850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_byte_ctrl Qsys:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller " "Elaborating entity \"i2c_master_byte_ctrl\" for hierarchy \"Qsys:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\"" {  } { { "db/ip/Qsys/submodules/i2c_master_top.v" "byte_controller" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/i2c_master_top.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312954859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_bit_ctrl Qsys:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller " "Elaborating entity \"i2c_master_bit_ctrl\" for hierarchy \"Qsys:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\"" {  } { { "db/ip/Qsys/submodules/i2c_master_byte_ctrl.v" "bit_controller" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/i2c_master_byte_ctrl.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312954868 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_master_bit_ctrl.v(361) " "Verilog HDL Case Statement information at i2c_master_bit_ctrl.v(361): all case item expressions in this case statement are onehot" {  } { { "db/ip/Qsys/submodules/i2c_master_bit_ctrl.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/i2c_master_bit_ctrl.v" 361 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1655312954869 "|DE10_LITE_D8M_VIP|Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_jtag_uart Qsys:u0\|Qsys_jtag_uart:jtag_uart " "Elaborating entity \"Qsys_jtag_uart\" for hierarchy \"Qsys:u0\|Qsys_jtag_uart:jtag_uart\"" {  } { { "db/ip/Qsys/Qsys.v" "jtag_uart" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312954884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_jtag_uart_scfifo_w Qsys:u0\|Qsys_jtag_uart:jtag_uart\|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w " "Elaborating entity \"Qsys_jtag_uart_scfifo_w\" for hierarchy \"Qsys:u0\|Qsys_jtag_uart:jtag_uart\|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w\"" {  } { { "db/ip/Qsys/submodules/Qsys_jtag_uart.v" "the_Qsys_jtag_uart_scfifo_w" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312954891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Qsys:u0\|Qsys_jtag_uart:jtag_uart\|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"Qsys:u0\|Qsys_jtag_uart:jtag_uart\|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/Qsys/submodules/Qsys_jtag_uart.v" "wfifo" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312954986 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys:u0\|Qsys_jtag_uart:jtag_uart\|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"Qsys:u0\|Qsys_jtag_uart:jtag_uart\|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/Qsys/submodules/Qsys_jtag_uart.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312954989 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys:u0\|Qsys_jtag_uart:jtag_uart\|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"Qsys:u0\|Qsys_jtag_uart:jtag_uart\|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312954990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312954990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312954990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312954990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312954990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312954990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312954990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312954990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312954990 ""}  } { { "db/ip/Qsys/submodules/Qsys_jtag_uart.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655312954990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312955015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312955015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 Qsys:u0\|Qsys_jtag_uart:jtag_uart\|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"Qsys:u0\|Qsys_jtag_uart:jtag_uart\|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312955017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312955021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312955021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 Qsys:u0\|Qsys_jtag_uart:jtag_uart\|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"Qsys:u0\|Qsys_jtag_uart:jtag_uart\|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312955023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312955028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312955028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf Qsys:u0\|Qsys_jtag_uart:jtag_uart\|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"Qsys:u0\|Qsys_jtag_uart:jtag_uart\|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312955029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312955056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312955056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 Qsys:u0\|Qsys_jtag_uart:jtag_uart\|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"Qsys:u0\|Qsys_jtag_uart:jtag_uart\|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312955059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312955090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312955090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 Qsys:u0\|Qsys_jtag_uart:jtag_uart\|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"Qsys:u0\|Qsys_jtag_uart:jtag_uart\|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312955091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312955123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312955123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b Qsys:u0\|Qsys_jtag_uart:jtag_uart\|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"Qsys:u0\|Qsys_jtag_uart:jtag_uart\|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312955125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_jtag_uart_scfifo_r Qsys:u0\|Qsys_jtag_uart:jtag_uart\|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r " "Elaborating entity \"Qsys_jtag_uart_scfifo_r\" for hierarchy \"Qsys:u0\|Qsys_jtag_uart:jtag_uart\|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r\"" {  } { { "db/ip/Qsys/submodules/Qsys_jtag_uart.v" "the_Qsys_jtag_uart_scfifo_r" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312955131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic Qsys:u0\|Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"Qsys:u0\|Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/Qsys/submodules/Qsys_jtag_uart.v" "Qsys_jtag_uart_alt_jtag_atlantic" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312955355 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys:u0\|Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Qsys:u0\|Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/Qsys/submodules/Qsys_jtag_uart.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312955373 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys:u0\|Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"Qsys:u0\|Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312955373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312955373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312955373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312955373 ""}  } { { "db/ip/Qsys/submodules/Qsys_jtag_uart.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655312955373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Qsys:u0\|Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Qsys:u0\|Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312955517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Qsys:u0\|Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Qsys:u0\|Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312955662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_key Qsys:u0\|Qsys_key:key " "Elaborating entity \"Qsys_key\" for hierarchy \"Qsys:u0\|Qsys_key:key\"" {  } { { "db/ip/Qsys/Qsys.v" "key" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312955709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_led Qsys:u0\|Qsys_led:led " "Elaborating entity \"Qsys_led\" for hierarchy \"Qsys:u0\|Qsys_led:led\"" {  } { { "db/ip/Qsys/Qsys.v" "led" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312955713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mipi_pwdn_n Qsys:u0\|Qsys_mipi_pwdn_n:mipi_pwdn_n " "Elaborating entity \"Qsys_mipi_pwdn_n\" for hierarchy \"Qsys:u0\|Qsys_mipi_pwdn_n:mipi_pwdn_n\"" {  } { { "db/ip/Qsys/Qsys.v" "mipi_pwdn_n" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312955718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2 Qsys:u0\|Qsys_nios2_gen2:nios2_gen2 " "Elaborating entity \"Qsys_nios2_gen2\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\"" {  } { { "db/ip/Qsys/Qsys.v" "nios2_gen2" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312955722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu " "Elaborating entity \"Qsys_nios2_gen2_cpu\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\"" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2.v" "cpu" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312955773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_test_bench Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_test_bench:the_Qsys_nios2_gen2_cpu_test_bench " "Elaborating entity \"Qsys_nios2_gen2_cpu_test_bench\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_test_bench:the_Qsys_nios2_gen2_cpu_test_bench\"" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "the_Qsys_nios2_gen2_cpu_test_bench" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 6000 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312956207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_ic_data_module Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_ic_data_module:Qsys_nios2_gen2_cpu_ic_data " "Elaborating entity \"Qsys_nios2_gen2_cpu_ic_data_module\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_ic_data_module:Qsys_nios2_gen2_cpu_ic_data\"" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "Qsys_nios2_gen2_cpu_ic_data" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 7002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312956262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_ic_data_module:Qsys_nios2_gen2_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_ic_data_module:Qsys_nios2_gen2_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "the_altsyncram" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312956270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2uc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2uc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2uc1 " "Found entity 1: altsyncram_2uc1" {  } { { "db/altsyncram_2uc1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_2uc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312956310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312956310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2uc1 Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_ic_data_module:Qsys_nios2_gen2_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated " "Elaborating entity \"altsyncram_2uc1\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_ic_data_module:Qsys_nios2_gen2_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312956311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_ic_tag_module Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_ic_tag_module:Qsys_nios2_gen2_cpu_ic_tag " "Elaborating entity \"Qsys_nios2_gen2_cpu_ic_tag_module\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_ic_tag_module:Qsys_nios2_gen2_cpu_ic_tag\"" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "Qsys_nios2_gen2_cpu_ic_tag" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 7068 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312956368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_ic_tag_module:Qsys_nios2_gen2_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_ic_tag_module:Qsys_nios2_gen2_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "the_altsyncram" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312956376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1lc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1lc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1lc1 " "Found entity 1: altsyncram_1lc1" {  } { { "db/altsyncram_1lc1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_1lc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312956413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312956413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1lc1 Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_ic_tag_module:Qsys_nios2_gen2_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_1lc1:auto_generated " "Elaborating entity \"altsyncram_1lc1\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_ic_tag_module:Qsys_nios2_gen2_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_1lc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312956415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_bht_module Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_bht_module:Qsys_nios2_gen2_cpu_bht " "Elaborating entity \"Qsys_nios2_gen2_cpu_bht_module\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_bht_module:Qsys_nios2_gen2_cpu_bht\"" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "Qsys_nios2_gen2_cpu_bht" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 7266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312956466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_bht_module:Qsys_nios2_gen2_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_bht_module:Qsys_nios2_gen2_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "the_altsyncram" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312956473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vhc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vhc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vhc1 " "Found entity 1: altsyncram_vhc1" {  } { { "db/altsyncram_vhc1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_vhc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312956510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312956510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vhc1 Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_bht_module:Qsys_nios2_gen2_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated " "Elaborating entity \"altsyncram_vhc1\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_bht_module:Qsys_nios2_gen2_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312956512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_register_bank_a_module Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_register_bank_a_module:Qsys_nios2_gen2_cpu_register_bank_a " "Elaborating entity \"Qsys_nios2_gen2_cpu_register_bank_a_module\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_register_bank_a_module:Qsys_nios2_gen2_cpu_register_bank_a\"" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "Qsys_nios2_gen2_cpu_register_bank_a" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 8223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312956559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_register_bank_a_module:Qsys_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_register_bank_a_module:Qsys_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "the_altsyncram" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312956567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5tb1 " "Found entity 1: altsyncram_5tb1" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_5tb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312956608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312956608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5tb1 Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_register_bank_a_module:Qsys_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated " "Elaborating entity \"altsyncram_5tb1\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_register_bank_a_module:Qsys_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312956609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_register_bank_b_module Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_register_bank_b_module:Qsys_nios2_gen2_cpu_register_bank_b " "Elaborating entity \"Qsys_nios2_gen2_cpu_register_bank_b_module\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_register_bank_b_module:Qsys_nios2_gen2_cpu_register_bank_b\"" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "Qsys_nios2_gen2_cpu_register_bank_b" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 8241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312956665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_mult_cell Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell " "Elaborating entity \"Qsys_nios2_gen2_cpu_mult_cell\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\"" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "the_Qsys_nios2_gen2_cpu_mult_cell" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 8826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312956678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu_mult_cell.v" "the_altmult_add_p1" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312956692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_bbo2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_bbo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_bbo2 " "Found entity 1: altera_mult_add_bbo2" {  } { { "db/altera_mult_add_bbo2.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altera_mult_add_bbo2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312956725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312956725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_bbo2 Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated " "Elaborating entity \"altera_mult_add_bbo2\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312956727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_bbo2.v" "altera_mult_add_rtl1" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altera_mult_add_bbo2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312956757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312956799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312956807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312956816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312956828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312956859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312956870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312956882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312956894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312956906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312956915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312956927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312957005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312957033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312957042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312957053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312957066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312957079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312957091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_dc_tag_module Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_dc_tag_module:Qsys_nios2_gen2_cpu_dc_tag " "Elaborating entity \"Qsys_nios2_gen2_cpu_dc_tag_module\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_dc_tag_module:Qsys_nios2_gen2_cpu_dc_tag\"" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "Qsys_nios2_gen2_cpu_dc_tag" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 9248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312957544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_dc_tag_module:Qsys_nios2_gen2_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_dc_tag_module:Qsys_nios2_gen2_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "the_altsyncram" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312957551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tb1 " "Found entity 1: altsyncram_9tb1" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_9tb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312957586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312957586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tb1 Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_dc_tag_module:Qsys_nios2_gen2_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_9tb1:auto_generated " "Elaborating entity \"altsyncram_9tb1\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_dc_tag_module:Qsys_nios2_gen2_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_9tb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312957588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_dc_data_module Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_dc_data_module:Qsys_nios2_gen2_cpu_dc_data " "Elaborating entity \"Qsys_nios2_gen2_cpu_dc_data_module\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_dc_data_module:Qsys_nios2_gen2_cpu_dc_data\"" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "Qsys_nios2_gen2_cpu_dc_data" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 9314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312957636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_dc_data_module:Qsys_nios2_gen2_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_dc_data_module:Qsys_nios2_gen2_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "the_altsyncram" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312957645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aoe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aoe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aoe1 " "Found entity 1: altsyncram_aoe1" {  } { { "db/altsyncram_aoe1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_aoe1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312957682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312957682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aoe1 Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_dc_data_module:Qsys_nios2_gen2_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated " "Elaborating entity \"altsyncram_aoe1\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_dc_data_module:Qsys_nios2_gen2_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312957684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_dc_victim_module Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_dc_victim_module:Qsys_nios2_gen2_cpu_dc_victim " "Elaborating entity \"Qsys_nios2_gen2_cpu_dc_victim_module\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_dc_victim_module:Qsys_nios2_gen2_cpu_dc_victim\"" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "Qsys_nios2_gen2_cpu_dc_victim" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 9426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312957741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_dc_victim_module:Qsys_nios2_gen2_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_dc_victim_module:Qsys_nios2_gen2_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "the_altsyncram" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312957749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hec1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hec1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hec1 " "Found entity 1: altsyncram_hec1" {  } { { "db/altsyncram_hec1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_hec1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312957788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312957788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hec1 Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_dc_victim_module:Qsys_nios2_gen2_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated " "Elaborating entity \"altsyncram_hec1\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_dc_victim_module:Qsys_nios2_gen2_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312957789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_nios2_oci Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci " "Elaborating entity \"Qsys_nios2_gen2_cpu_nios2_oci\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\"" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "the_Qsys_nios2_gen2_cpu_nios2_oci" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 10283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312957844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_nios2_oci_debug Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_cpu_nios2_oci_debug " "Elaborating entity \"Qsys_nios2_gen2_cpu_nios2_oci_debug\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_cpu_nios2_oci_debug\"" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "the_Qsys_nios2_gen2_cpu_nios2_oci_debug" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312957908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "the_altera_std_synchronizer" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312957919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_nios2_oci_break Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_break:the_Qsys_nios2_gen2_cpu_nios2_oci_break " "Elaborating entity \"Qsys_nios2_gen2_cpu_nios2_oci_break\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_break:the_Qsys_nios2_gen2_cpu_nios2_oci_break\"" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "the_Qsys_nios2_gen2_cpu_nios2_oci_break" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312957964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_nios2_oci_xbrk Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_xbrk:the_Qsys_nios2_gen2_cpu_nios2_oci_xbrk " "Elaborating entity \"Qsys_nios2_gen2_cpu_nios2_oci_xbrk\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_xbrk:the_Qsys_nios2_gen2_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "the_Qsys_nios2_gen2_cpu_nios2_oci_xbrk" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312958046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_nios2_oci_dbrk Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_dbrk:the_Qsys_nios2_gen2_cpu_nios2_oci_dbrk " "Elaborating entity \"Qsys_nios2_gen2_cpu_nios2_oci_dbrk\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_dbrk:the_Qsys_nios2_gen2_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "the_Qsys_nios2_gen2_cpu_nios2_oci_dbrk" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312958093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_nios2_oci_itrace Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_itrace:the_Qsys_nios2_gen2_cpu_nios2_oci_itrace " "Elaborating entity \"Qsys_nios2_gen2_cpu_nios2_oci_itrace\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_itrace:the_Qsys_nios2_gen2_cpu_nios2_oci_itrace\"" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "the_Qsys_nios2_gen2_cpu_nios2_oci_itrace" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312958139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_nios2_oci_dtrace Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_dtrace:the_Qsys_nios2_gen2_cpu_nios2_oci_dtrace " "Elaborating entity \"Qsys_nios2_gen2_cpu_nios2_oci_dtrace\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_dtrace:the_Qsys_nios2_gen2_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "the_Qsys_nios2_gen2_cpu_nios2_oci_dtrace" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312958187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_nios2_oci_td_mode Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_dtrace:the_Qsys_nios2_gen2_cpu_nios2_oci_dtrace\|Qsys_nios2_gen2_cpu_nios2_oci_td_mode:Qsys_nios2_gen2_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Qsys_nios2_gen2_cpu_nios2_oci_td_mode\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_dtrace:the_Qsys_nios2_gen2_cpu_nios2_oci_dtrace\|Qsys_nios2_gen2_cpu_nios2_oci_td_mode:Qsys_nios2_gen2_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "Qsys_nios2_gen2_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312958272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_nios2_oci_fifo Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_fifo:the_Qsys_nios2_gen2_cpu_nios2_oci_fifo " "Elaborating entity \"Qsys_nios2_gen2_cpu_nios2_oci_fifo\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_fifo:the_Qsys_nios2_gen2_cpu_nios2_oci_fifo\"" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "the_Qsys_nios2_gen2_cpu_nios2_oci_fifo" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312958316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_fifo:the_Qsys_nios2_gen2_cpu_nios2_oci_fifo\|Qsys_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt:the_Qsys_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"Qsys_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_fifo:the_Qsys_nios2_gen2_cpu_nios2_oci_fifo\|Qsys_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt:the_Qsys_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "the_Qsys_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312958381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_fifo:the_Qsys_nios2_gen2_cpu_nios2_oci_fifo\|Qsys_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc:the_Qsys_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"Qsys_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_fifo:the_Qsys_nios2_gen2_cpu_nios2_oci_fifo\|Qsys_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc:the_Qsys_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "the_Qsys_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312958424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_fifo:the_Qsys_nios2_gen2_cpu_nios2_oci_fifo\|Qsys_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc:the_Qsys_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"Qsys_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_fifo:the_Qsys_nios2_gen2_cpu_nios2_oci_fifo\|Qsys_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc:the_Qsys_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "the_Qsys_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312958468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_nios2_oci_pib Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_pib:the_Qsys_nios2_gen2_cpu_nios2_oci_pib " "Elaborating entity \"Qsys_nios2_gen2_cpu_nios2_oci_pib\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_pib:the_Qsys_nios2_gen2_cpu_nios2_oci_pib\"" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "the_Qsys_nios2_gen2_cpu_nios2_oci_pib" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312958513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_nios2_oci_im Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_im:the_Qsys_nios2_gen2_cpu_nios2_oci_im " "Elaborating entity \"Qsys_nios2_gen2_cpu_nios2_oci_im\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_im:the_Qsys_nios2_gen2_cpu_nios2_oci_im\"" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "the_Qsys_nios2_gen2_cpu_nios2_oci_im" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312958557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_nios2_avalon_reg Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg " "Elaborating entity \"Qsys_nios2_gen2_cpu_nios2_avalon_reg\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg\"" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "the_Qsys_nios2_gen2_cpu_nios2_avalon_reg" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312958606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_nios2_ocimem Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_ocimem:the_Qsys_nios2_gen2_cpu_nios2_ocimem " "Elaborating entity \"Qsys_nios2_gen2_cpu_nios2_ocimem\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_ocimem:the_Qsys_nios2_gen2_cpu_nios2_ocimem\"" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "the_Qsys_nios2_gen2_cpu_nios2_ocimem" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312958652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_ociram_sp_ram_module Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_ocimem:the_Qsys_nios2_gen2_cpu_nios2_ocimem\|Qsys_nios2_gen2_cpu_ociram_sp_ram_module:Qsys_nios2_gen2_cpu_ociram_sp_ram " "Elaborating entity \"Qsys_nios2_gen2_cpu_ociram_sp_ram_module\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_ocimem:the_Qsys_nios2_gen2_cpu_nios2_ocimem\|Qsys_nios2_gen2_cpu_ociram_sp_ram_module:Qsys_nios2_gen2_cpu_ociram_sp_ram\"" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "Qsys_nios2_gen2_cpu_ociram_sp_ram" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312958728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_ocimem:the_Qsys_nios2_gen2_cpu_nios2_ocimem\|Qsys_nios2_gen2_cpu_ociram_sp_ram_module:Qsys_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_ocimem:the_Qsys_nios2_gen2_cpu_nios2_ocimem\|Qsys_nios2_gen2_cpu_ociram_sp_ram_module:Qsys_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "the_altsyncram" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312958736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312958775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312958775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_ocimem:the_Qsys_nios2_gen2_cpu_nios2_ocimem\|Qsys_nios2_gen2_cpu_ociram_sp_ram_module:Qsys_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_ocimem:the_Qsys_nios2_gen2_cpu_nios2_ocimem\|Qsys_nios2_gen2_cpu_ociram_sp_ram_module:Qsys_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312958777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_debug_slave_wrapper Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper " "Elaborating entity \"Qsys_nios2_gen2_cpu_debug_slave_wrapper\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper\"" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "the_Qsys_nios2_gen2_cpu_debug_slave_wrapper" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312958792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_debug_slave_tck Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper\|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck " "Elaborating entity \"Qsys_nios2_gen2_cpu_debug_slave_tck\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper\|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck\"" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu_debug_slave_wrapper.v" "the_Qsys_nios2_gen2_cpu_debug_slave_tck" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312958798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_debug_slave_sysclk Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper\|Qsys_nios2_gen2_cpu_debug_slave_sysclk:the_Qsys_nios2_gen2_cpu_debug_slave_sysclk " "Elaborating entity \"Qsys_nios2_gen2_cpu_debug_slave_sysclk\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper\|Qsys_nios2_gen2_cpu_debug_slave_sysclk:the_Qsys_nios2_gen2_cpu_debug_slave_sysclk\"" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu_debug_slave_wrapper.v" "the_Qsys_nios2_gen2_cpu_debug_slave_sysclk" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312958832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_nios2_gen2_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_nios2_gen2_cpu_debug_slave_phy\"" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu_debug_slave_wrapper.v" "Qsys_nios2_gen2_cpu_debug_slave_phy" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312958868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312958873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312958879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312958885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_onchip_memory2_0 Qsys:u0\|Qsys_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"Qsys_onchip_memory2_0\" for hierarchy \"Qsys:u0\|Qsys_onchip_memory2_0:onchip_memory2_0\"" {  } { { "db/ip/Qsys/Qsys.v" "onchip_memory2_0" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312958892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys:u0\|Qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys:u0\|Qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/Qsys/submodules/Qsys_onchip_memory2_0.v" "the_altsyncram" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312958900 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys:u0\|Qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Qsys:u0\|Qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/Qsys/submodules/Qsys_onchip_memory2_0.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312958909 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys:u0\|Qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"Qsys:u0\|Qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312958909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312958909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312958909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32768 " "Parameter \"maximum_depth\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312958909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312958909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312958909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312958909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312958909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312958909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312958909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312958909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312958909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312958909 ""}  } { { "db/ip/Qsys/submodules/Qsys_onchip_memory2_0.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655312958909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pc1 " "Found entity 1: altsyncram_7pc1" {  } { { "db/altsyncram_7pc1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_7pc1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312958947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312958947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pc1 Qsys:u0\|Qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_7pc1:auto_generated " "Elaborating entity \"altsyncram_7pc1\" for hierarchy \"Qsys:u0\|Qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_7pc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312958948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c7a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c7a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c7a " "Found entity 1: decode_c7a" {  } { { "db/decode_c7a.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/decode_c7a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312959009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312959009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c7a Qsys:u0\|Qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_7pc1:auto_generated\|decode_c7a:decode3 " "Elaborating entity \"decode_c7a\" for hierarchy \"Qsys:u0\|Qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_7pc1:auto_generated\|decode_c7a:decode3\"" {  } { { "db/altsyncram_7pc1.tdf" "decode3" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_7pc1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312959010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_93b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_93b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_93b " "Found entity 1: mux_93b" {  } { { "db/mux_93b.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/mux_93b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312959039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312959039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_93b Qsys:u0\|Qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_7pc1:auto_generated\|mux_93b:mux2 " "Elaborating entity \"mux_93b\" for hierarchy \"Qsys:u0\|Qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_7pc1:auto_generated\|mux_93b:mux2\"" {  } { { "db/altsyncram_7pc1.tdf" "mux2" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_7pc1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312959040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_sdram Qsys:u0\|Qsys_sdram:sdram " "Elaborating entity \"Qsys_sdram\" for hierarchy \"Qsys:u0\|Qsys_sdram:sdram\"" {  } { { "db/ip/Qsys/Qsys.v" "sdram" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312959048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_sdram_input_efifo_module Qsys:u0\|Qsys_sdram:sdram\|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module " "Elaborating entity \"Qsys_sdram_input_efifo_module\" for hierarchy \"Qsys:u0\|Qsys_sdram:sdram\|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module\"" {  } { { "db/ip/Qsys/submodules/Qsys_sdram.v" "the_Qsys_sdram_input_efifo_module" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312959111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_sw Qsys:u0\|Qsys_sw:sw " "Elaborating entity \"Qsys_sw\" for hierarchy \"Qsys:u0\|Qsys_sw:sw\"" {  } { { "db/ip/Qsys/Qsys.v" "sw" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312959121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_sysid_qsys Qsys:u0\|Qsys_sysid_qsys:sysid_qsys " "Elaborating entity \"Qsys_sysid_qsys\" for hierarchy \"Qsys:u0\|Qsys_sysid_qsys:sysid_qsys\"" {  } { { "db/ip/Qsys/Qsys.v" "sysid_qsys" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312959126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_timer Qsys:u0\|Qsys_timer:timer " "Elaborating entity \"Qsys_timer\" for hierarchy \"Qsys:u0\|Qsys_timer:timer\"" {  } { { "db/ip/Qsys/Qsys.v" "timer" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 737 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312959129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_uart_0 Qsys:u0\|Qsys_uart_0:uart_0 " "Elaborating entity \"Qsys_uart_0\" for hierarchy \"Qsys:u0\|Qsys_uart_0:uart_0\"" {  } { { "db/ip/Qsys/Qsys.v" "uart_0" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312959142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_uart_0_tx Qsys:u0\|Qsys_uart_0:uart_0\|Qsys_uart_0_tx:the_Qsys_uart_0_tx " "Elaborating entity \"Qsys_uart_0_tx\" for hierarchy \"Qsys:u0\|Qsys_uart_0:uart_0\|Qsys_uart_0_tx:the_Qsys_uart_0_tx\"" {  } { { "db/ip/Qsys/submodules/Qsys_uart_0.v" "the_Qsys_uart_0_tx" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_uart_0.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312959147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_uart_0_rx Qsys:u0\|Qsys_uart_0:uart_0\|Qsys_uart_0_rx:the_Qsys_uart_0_rx " "Elaborating entity \"Qsys_uart_0_rx\" for hierarchy \"Qsys:u0\|Qsys_uart_0:uart_0\|Qsys_uart_0_rx:the_Qsys_uart_0_rx\"" {  } { { "db/ip/Qsys/submodules/Qsys_uart_0.v" "the_Qsys_uart_0_rx" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_uart_0.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312959153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_uart_0_rx_stimulus_source Qsys:u0\|Qsys_uart_0:uart_0\|Qsys_uart_0_rx:the_Qsys_uart_0_rx\|Qsys_uart_0_rx_stimulus_source:the_Qsys_uart_0_rx_stimulus_source " "Elaborating entity \"Qsys_uart_0_rx_stimulus_source\" for hierarchy \"Qsys:u0\|Qsys_uart_0:uart_0\|Qsys_uart_0_rx:the_Qsys_uart_0_rx\|Qsys_uart_0_rx_stimulus_source:the_Qsys_uart_0_rx_stimulus_source\"" {  } { { "db/ip/Qsys/submodules/Qsys_uart_0.v" "the_Qsys_uart_0_rx_stimulus_source" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_uart_0.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312959161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_uart_0_regs Qsys:u0\|Qsys_uart_0:uart_0\|Qsys_uart_0_regs:the_Qsys_uart_0_regs " "Elaborating entity \"Qsys_uart_0_regs\" for hierarchy \"Qsys:u0\|Qsys_uart_0:uart_0\|Qsys_uart_0_regs:the_Qsys_uart_0_regs\"" {  } { { "db/ip/Qsys/submodules/Qsys_uart_0.v" "the_Qsys_uart_0_regs" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_uart_0.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312959165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0 Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Qsys_mm_interconnect_0\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/Qsys/Qsys.v" "mm_interconnect_0" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312959173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_data_master_translator\"" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0.v" "nios2_gen2_data_master_translator" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0.v" 1220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312959546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_instruction_master_translator\"" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0.v" "nios2_gen2_instruction_master_translator" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0.v" 1280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312959555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0.v" 1344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312959565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_opencores_mipi_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_opencores_mipi_avalon_slave_0_translator\"" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0.v" "i2c_opencores_mipi_avalon_slave_0_translator" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0.v" 1408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312959576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator\"" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0.v" "sysid_qsys_control_slave_translator" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0.v" 1536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312959587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator\"" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0.v" "nios2_gen2_debug_mem_slave_translator" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0.v" 1600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312959599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:terasic_auto_focus_0_mm_ctrl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:terasic_auto_focus_0_mm_ctrl_translator\"" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0.v" "terasic_auto_focus_0_mm_ctrl_translator" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0.v" 1664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312959609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator\"" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0.v" "altpll_0_pll_slave_translator" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0.v" 1728 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312959621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0.v" 1792 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312959632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0.v" "timer_s1_translator" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0.v" 1856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312959643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator\"" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0.v" "led_s1_translator" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0.v" 1920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312959654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_0_s1_translator\"" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0.v" "uart_0_s1_translator" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0.v" 2240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312959669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_data_master_agent\"" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0.v" "nios2_gen2_data_master_agent" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0.v" 2385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312959682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_instruction_master_agent\"" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0.v" "nios2_gen2_instruction_master_agent" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0.v" 2466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312959692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0.v" 2550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312959701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/Qsys/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312959714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0.v" 2591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312959724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo\"" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0.v" "terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0.v" 3257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312959763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_router Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_router:router " "Elaborating entity \"Qsys_mm_interconnect_0_router\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_router:router\"" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0.v" "router" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0.v" 4564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312959809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_router_default_decode Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_router:router\|Qsys_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Qsys_mm_interconnect_0_router_default_decode\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_router:router\|Qsys_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router.sv" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312959835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_router_001 Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"Qsys_mm_interconnect_0_router_001\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0.v" "router_001" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0.v" 4580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312959838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_router_001_default_decode Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_router_001:router_001\|Qsys_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"Qsys_mm_interconnect_0_router_001_default_decode\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_router_001:router_001\|Qsys_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312959851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_router_002 Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"Qsys_mm_interconnect_0_router_002\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0.v" "router_002" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0.v" 4596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312959854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_router_002_default_decode Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_router_002:router_002\|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"Qsys_mm_interconnect_0_router_002_default_decode\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_router_002:router_002\|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312959860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_router_006 Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"Qsys_mm_interconnect_0_router_006\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_router_006:router_006\"" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0.v" "router_006" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0.v" 4660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312959866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_router_006_default_decode Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_router_006:router_006\|Qsys_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"Qsys_mm_interconnect_0_router_006_default_decode\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_router_006:router_006\|Qsys_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312959872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_data_master_limiter\"" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0.v" "nios2_gen2_data_master_limiter" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0.v" 4886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312959886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_instruction_master_limiter\"" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0.v" "nios2_gen2_instruction_master_limiter" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0.v" 4936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312959899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_cmd_demux Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Qsys_mm_interconnect_0_cmd_demux\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0.v" "cmd_demux" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0.v" 5043 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312959911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_cmd_demux_001 Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"Qsys_mm_interconnect_0_cmd_demux_001\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0.v" 5066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312959933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_cmd_mux Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Qsys_mm_interconnect_0_cmd_mux\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0.v" "cmd_mux" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0.v" 5083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312959938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_cmd_mux_004 Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_004 " "Elaborating entity \"Qsys_mm_interconnect_0_cmd_mux_004\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_004\"" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0.v" "cmd_mux_004" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0.v" 5157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312959944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_cmd_mux_004.sv" "arb" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0_cmd_mux_004.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312959955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/Qsys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312959959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_rsp_demux Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"Qsys_mm_interconnect_0_rsp_demux\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0.v" "rsp_demux" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0.v" 5367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312959969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_rsp_demux_004 Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_rsp_demux_004:rsp_demux_004 " "Elaborating entity \"Qsys_mm_interconnect_0_rsp_demux_004\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_rsp_demux_004:rsp_demux_004\"" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0.v" "rsp_demux_004" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0.v" 5441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312959975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_rsp_demux_005 Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_rsp_demux_005:rsp_demux_005 " "Elaborating entity \"Qsys_mm_interconnect_0_rsp_demux_005\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_rsp_demux_005:rsp_demux_005\"" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0.v" "rsp_demux_005" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0.v" 5458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312959982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_rsp_mux Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Qsys_mm_interconnect_0_rsp_mux\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0.v" "rsp_mux" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0.v" 5741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312959992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0_rsp_mux.sv" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312960053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/Qsys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312960058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_rsp_mux_001 Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"Qsys_mm_interconnect_0_rsp_mux_001\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0.v" 5764 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312960062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312960073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0.v" "crosser" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0.v" 5798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312960078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "db/ip/Qsys/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312960087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/Qsys/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312960131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_avalon_st_adapter Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Qsys_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0.v" 5929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312960146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312960150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_1 Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"Qsys_mm_interconnect_1\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\"" {  } { { "db/ip/Qsys/Qsys.v" "mm_interconnect_1" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312960169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator\"" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_1.v" "alt_vip_vfb_0_read_master_translator" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_1.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312960240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:alt_vip_vfb_0_write_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:alt_vip_vfb_0_write_master_translator\"" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_1.v" "alt_vip_vfb_0_write_master_translator" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_1.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312960254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_1.v" "sdram_s1_translator" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_1.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312960269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:alt_vip_vfb_0_read_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:alt_vip_vfb_0_read_master_agent\"" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_1.v" "alt_vip_vfb_0_read_master_agent" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_1.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312960280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:alt_vip_vfb_0_write_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:alt_vip_vfb_0_write_master_agent\"" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_1.v" "alt_vip_vfb_0_write_master_agent" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_1.v" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312960290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_1.v" "sdram_s1_agent" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_1.v" 609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312960300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/Qsys/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312960312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_1.v" "sdram_s1_agent_rsp_fifo" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_1.v" 650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312960325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_1.v" "sdram_s1_agent_rdata_fifo" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_1.v" 691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312960395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_1_router Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_router:router " "Elaborating entity \"Qsys_mm_interconnect_1_router\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_router:router\"" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_1.v" "router" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_1.v" 707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312960408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_1_router_default_decode Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_router:router\|Qsys_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"Qsys_mm_interconnect_1_router_default_decode\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_router:router\|Qsys_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_1_router.sv" "the_default_decode" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_1_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312960424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_1_router_002 Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"Qsys_mm_interconnect_1_router_002\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_router_002:router_002\"" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_1.v" "router_002" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_1.v" 739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312960428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_1_router_002_default_decode Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_router_002:router_002\|Qsys_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"Qsys_mm_interconnect_1_router_002_default_decode\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_router_002:router_002\|Qsys_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_1_router_002.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312960433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_1.v" "sdram_s1_burst_adapter" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_1.v" 789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312960437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "db/ip/Qsys/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312960444 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 altera_merlin_burst_adapter_13_1.sv(790) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 5 to match size of target (1)" {  } { { "db/ip/Qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655312960450 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/Qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312960479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "db/ip/Qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312960486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "db/ip/Qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312960489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "db/ip/Qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312960495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "db/ip/Qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312960499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_1_cmd_demux Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"Qsys_mm_interconnect_1_cmd_demux\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_1.v" "cmd_demux" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_1.v" 806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312960513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_1_cmd_mux Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"Qsys_mm_interconnect_1_cmd_mux\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_1.v" "cmd_mux" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_1.v" 846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312960518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_1_rsp_demux Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"Qsys_mm_interconnect_1_rsp_demux\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_1.v" "rsp_demux" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_1.v" 869 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312960532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_1_rsp_mux Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"Qsys_mm_interconnect_1_rsp_mux\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_1.v" "rsp_mux" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_1.v" 886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312960539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_1.v" "sdram_s1_rsp_width_adapter" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_1.v" 969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312960544 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/Qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655312960553 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/Qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655312960553 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/Qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655312960553 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_1.v" "sdram_s1_cmd_width_adapter" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_1.v" 1035 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312960585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_1_avalon_st_adapter Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Qsys_mm_interconnect_1_avalon_st_adapter\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_1.v" "avalon_st_adapter" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_1.v" 1064 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312960611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0 Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|Qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|Qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_1_avalon_st_adapter.v" "error_adapter_0" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_1_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312960615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_irq_mapper Qsys:u0\|Qsys_irq_mapper:irq_mapper " "Elaborating entity \"Qsys_irq_mapper\" for hierarchy \"Qsys:u0\|Qsys_irq_mapper:irq_mapper\"" {  } { { "db/ip/Qsys/Qsys.v" "irq_mapper" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312960619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_avalon_st_adapter Qsys:u0\|Qsys_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Qsys_avalon_st_adapter\" for hierarchy \"Qsys:u0\|Qsys_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/Qsys/Qsys.v" "avalon_st_adapter" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 926 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312960622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_avalon_st_adapter_channel_adapter_0 Qsys:u0\|Qsys_avalon_st_adapter:avalon_st_adapter\|Qsys_avalon_st_adapter_channel_adapter_0:channel_adapter_0 " "Elaborating entity \"Qsys_avalon_st_adapter_channel_adapter_0\" for hierarchy \"Qsys:u0\|Qsys_avalon_st_adapter:avalon_st_adapter\|Qsys_avalon_st_adapter_channel_adapter_0:channel_adapter_0\"" {  } { { "db/ip/Qsys/submodules/Qsys_avalon_st_adapter.v" "channel_adapter_0" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_avalon_st_adapter.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312960627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_avalon_st_adapter_timing_adapter_0 Qsys:u0\|Qsys_avalon_st_adapter:avalon_st_adapter\|Qsys_avalon_st_adapter_timing_adapter_0:timing_adapter_0 " "Elaborating entity \"Qsys_avalon_st_adapter_timing_adapter_0\" for hierarchy \"Qsys:u0\|Qsys_avalon_st_adapter:avalon_st_adapter\|Qsys_avalon_st_adapter_timing_adapter_0:timing_adapter_0\"" {  } { { "db/ip/Qsys/submodules/Qsys_avalon_st_adapter.v" "timing_adapter_0" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_avalon_st_adapter.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312960631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_avalon_st_adapter_004 Qsys:u0\|Qsys_avalon_st_adapter_004:avalon_st_adapter_004 " "Elaborating entity \"Qsys_avalon_st_adapter_004\" for hierarchy \"Qsys:u0\|Qsys_avalon_st_adapter_004:avalon_st_adapter_004\"" {  } { { "db/ip/Qsys/Qsys.v" "avalon_st_adapter_004" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 1054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312960638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_avalon_st_adapter_004_channel_adapter_0 Qsys:u0\|Qsys_avalon_st_adapter_004:avalon_st_adapter_004\|Qsys_avalon_st_adapter_004_channel_adapter_0:channel_adapter_0 " "Elaborating entity \"Qsys_avalon_st_adapter_004_channel_adapter_0\" for hierarchy \"Qsys:u0\|Qsys_avalon_st_adapter_004:avalon_st_adapter_004\|Qsys_avalon_st_adapter_004_channel_adapter_0:channel_adapter_0\"" {  } { { "db/ip/Qsys/submodules/Qsys_avalon_st_adapter_004.v" "channel_adapter_0" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_avalon_st_adapter_004.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312960643 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel Qsys_avalon_st_adapter_004_channel_adapter_0.sv(76) " "Verilog HDL or VHDL warning at Qsys_avalon_st_adapter_004_channel_adapter_0.sv(76): object \"out_channel\" assigned a value but never read" {  } { { "db/ip/Qsys/submodules/Qsys_avalon_st_adapter_004_channel_adapter_0.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_avalon_st_adapter_004_channel_adapter_0.sv" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655312960643 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_avalon_st_adapter_004:avalon_st_adapter_004|Qsys_avalon_st_adapter_004_channel_adapter_0:channel_adapter_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_avalon_st_adapter_004_timing_adapter_0 Qsys:u0\|Qsys_avalon_st_adapter_004:avalon_st_adapter_004\|Qsys_avalon_st_adapter_004_timing_adapter_0:timing_adapter_0 " "Elaborating entity \"Qsys_avalon_st_adapter_004_timing_adapter_0\" for hierarchy \"Qsys:u0\|Qsys_avalon_st_adapter_004:avalon_st_adapter_004\|Qsys_avalon_st_adapter_004_timing_adapter_0:timing_adapter_0\"" {  } { { "db/ip/Qsys/submodules/Qsys_avalon_st_adapter_004.v" "timing_adapter_0" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_avalon_st_adapter_004.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312960647 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready Qsys_avalon_st_adapter_004_timing_adapter_0.sv(86) " "Verilog HDL or VHDL warning at Qsys_avalon_st_adapter_004_timing_adapter_0.sv(86): object \"in_ready\" assigned a value but never read" {  } { { "db/ip/Qsys/submodules/Qsys_avalon_st_adapter_004_timing_adapter_0.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_avalon_st_adapter_004_timing_adapter_0.sv" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655312960647 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_avalon_st_adapter_004:avalon_st_adapter_004|Qsys_avalon_st_adapter_004_timing_adapter_0:timing_adapter_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Qsys:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Qsys:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/Qsys/Qsys.v" "rst_controller" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 1213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312960655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/Qsys/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312960660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/Qsys/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312960663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Qsys:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Qsys:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/Qsys/Qsys.v" "rst_controller_001" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 1276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312960668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Qsys:u0\|altera_reset_controller:rst_controller_003 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Qsys:u0\|altera_reset_controller:rst_controller_003\"" {  } { { "db/ip/Qsys/Qsys.v" "rst_controller_003" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 1402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312960676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FpsMonitor FpsMonitor:uFps " "Elaborating entity \"FpsMonitor\" for hierarchy \"FpsMonitor:uFps\"" {  } { { "DE10_LITE_D8M_VIP.v" "uFps" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312960686 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_Qsys_nios2_gen2_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_Qsys_nios2_gen2_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "the_Qsys_nios2_gen2_cpu_nios2_oci_itrace" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1655312963450 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_itrace:the_Qsys_nios2_gen2_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1655312964558 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.06.15.18:09:29 Progress: Loading sld2d1b536e/alt_sld_fab_wrapper_hw.tcl " "2022.06.15.18:09:29 Progress: Loading sld2d1b536e/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312969010 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312971102 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312971317 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312972189 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312972293 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312972400 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312972520 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312972525 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312972526 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1655312973216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2d1b536e/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2d1b536e/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld2d1b536e/alt_sld_fab.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/sld2d1b536e/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312973480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312973480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312973586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312973586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312973587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312973587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312973659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312973659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312973751 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312973751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312973751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312973830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312973830 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_4\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[0\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_4\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 39 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 561 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_4|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_4\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[1\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_4\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 69 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 561 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_4|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_4\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[2\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_4\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 99 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 561 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_4|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_4\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[3\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_4\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 129 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 561 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_4|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_4\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[4\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_4\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 159 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 561 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_4|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_4\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[5\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_4\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 189 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 561 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_4|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_4\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[6\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_4\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 219 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 561 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_4|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_4\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[7\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_4\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 249 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 561 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_4|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_4\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[8\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_4\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 279 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 561 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_4|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_4\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[9\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_4\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 309 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 561 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_4|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_4\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[10\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_4\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 339 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 561 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_4|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_4\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[11\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_4\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 369 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 561 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_4|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_4\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[12\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_4\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 399 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 561 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_4|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_4\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[13\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_4\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 429 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 561 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_4|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_4\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[14\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_4\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 459 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 561 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_4|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_4\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[15\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_4\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 489 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 561 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_4|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_4\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[16\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_4\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 519 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 561 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_4|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_4\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[17\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_4\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 549 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 561 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_4|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_4\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[18\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_4\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 579 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 561 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_4|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_4\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[19\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_4\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 609 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 561 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_4|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_4\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[20\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_4\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 639 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 561 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_4|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_4\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[21\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_4\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 669 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 561 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_4|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_4\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[22\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_4\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 699 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 561 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_4|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_4\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[23\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_4\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 729 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 561 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_4|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_4\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[24\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_4\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 759 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 561 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_4|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_4\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[25\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_4\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 789 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 561 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_4|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_4\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[26\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_4\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 819 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 561 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_4|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_4\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[27\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_4\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 849 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 561 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_4|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_4\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[28\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_4\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 879 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 561 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_4|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_4\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[29\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_4\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 909 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 561 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_4|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_4\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[30\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_4\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 939 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 561 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_4|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_4\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[31\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_4\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 969 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 561 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_4|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_4\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[32\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_4\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 999 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 561 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_4|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_4\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[33\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_4\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 1029 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 561 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_4|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_4\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[34\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_4\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 1059 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 561 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_4|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_3\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[0\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_3\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 39 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 546 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_3|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_3\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[1\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_3\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 69 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 546 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_3|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_3\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[2\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_3\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 99 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 546 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_3|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_3\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[3\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_3\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 129 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 546 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_3|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_3\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[4\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_3\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 159 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 546 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_3|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_3\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[5\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_3\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 189 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 546 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_3|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_3\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[6\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_3\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 219 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 546 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_3|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_3\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[7\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_3\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 249 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 546 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_3|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_3\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[8\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_3\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 279 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 546 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_3|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_3\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[9\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_3\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 309 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 546 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_3|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_3\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[10\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_3\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 339 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 546 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_3|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_3\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[11\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_3\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 369 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 546 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_3|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_3\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[12\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_3\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 399 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 546 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_3|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_3\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[13\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_3\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 429 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 546 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_3|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_3\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[14\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_3\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 459 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 546 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_3|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_3\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[15\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_3\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 489 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 546 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_3|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_3\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[16\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_3\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 519 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 546 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_3|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_3\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[17\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_3\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 549 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 546 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_3|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_3\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[18\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_3\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 579 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 546 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_3|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_3\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[19\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_3\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 609 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 546 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_3|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_3\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[20\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_3\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 639 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 546 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_3|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_3\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[21\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_3\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 669 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 546 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_3|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_3\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[22\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_3\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 699 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 546 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_3|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_3\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[23\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_3\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 729 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 546 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_3|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_3\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[24\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_3\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 759 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 546 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_3|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_3\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[25\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_3\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 789 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 546 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_3|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_3\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[26\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_3\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 819 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 546 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_3|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_3\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[27\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_3\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 849 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 546 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_3|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_3\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[28\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_3\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 879 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 546 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_3|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_3\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[29\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_3\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 909 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 546 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_3|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_3\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[30\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_3\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 939 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 546 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_3|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_3\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[31\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_3\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 969 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 546 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_3|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_3\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[32\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_3\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 999 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 546 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_3|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_3\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[33\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_3\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 1029 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 546 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_3|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_3\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[34\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_3\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 1059 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 546 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_3|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_2\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[0\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_2\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 39 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 531 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_2|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_2\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[1\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_2\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 69 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 531 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_2|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_2\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[2\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_2\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 99 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 531 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_2|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_2\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[3\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_2\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 129 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 531 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_2|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_2\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[4\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_2\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 159 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 531 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_2|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_2\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[5\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_2\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 189 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 531 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_2|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_2\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[6\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_2\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 219 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 531 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_2|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_2\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[7\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_2\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 249 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 531 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_2|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_2\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[8\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_2\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 279 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 531 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_2|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_2\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[9\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_2\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 309 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 531 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_2|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_2\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[10\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_2\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 339 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 531 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_2|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_2\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[11\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_2\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 369 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 531 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_2|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_2\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[12\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_2\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 399 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 531 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_2|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_2\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[13\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_2\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 429 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 531 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_2|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_2\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[14\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_2\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 459 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 531 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_2|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_2\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[15\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_2\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 489 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 531 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_2|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_2\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[16\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_2\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 519 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 531 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_2|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_2\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[17\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_2\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 549 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 531 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_2|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_2\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[18\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_2\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 579 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 531 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_2|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_2\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[19\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_2\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 609 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 531 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_2|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_2\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[20\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_2\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 639 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 531 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_2|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_2\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[21\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_2\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 669 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 531 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_2|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_2\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[22\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_2\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 699 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 531 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_2|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_2\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[23\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_2\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 729 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 531 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_2|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_2\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[24\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_2\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 759 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 531 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_2|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_2\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[25\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_2\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 789 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 531 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_2|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_2\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[26\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_2\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 819 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 531 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_2|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_2\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[27\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_2\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 849 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 531 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_2|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_2\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[28\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_2\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 879 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 531 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_2|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_2\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[29\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_2\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 909 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 531 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_2|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_2\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[30\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_2\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 939 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 531 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_2|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_2\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[31\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_2\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 969 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 531 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_2|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_2\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[32\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_2\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 999 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 531 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_2|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_2\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[33\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_2\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 1029 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 531 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_2|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_2\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[34\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_2\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 1059 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 531 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_2|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_1\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[24\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_1\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 759 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 516 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_1|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_1\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[25\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_1\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 789 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 516 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_1|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_1\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[26\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_1\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 819 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 516 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_1|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_1\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[27\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_1\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 849 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 516 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_1|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_1\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[28\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_1\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 879 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 516 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_1|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_1\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[29\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_1\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 909 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 516 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_1|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_1\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[30\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_1\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 939 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 516 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_1|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_1\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[31\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_1\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 969 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 516 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_1|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_fifo_1:fifo_1\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[32\] " "Synthesized away node \"Qsys:u0\|Qsys_fifo_1:fifo_1\|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls\|Qsys_fifo_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_v721:auto_generated\|a_dpfifo_6e21:dpfifo\|altsyncram_a2m1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_a2m1.tdf" 999 2 0 } } { "db/a_dpfifo_6e21.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_dpfifo_6e21.tdf" 42 2 0 } } { "db/scfifo_v721.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/scfifo_v721.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 59 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 123 0 0 } } { "db/ip/Qsys/submodules/Qsys_fifo_1.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_fifo_1.v" 195 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 516 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_fifo_1:fifo_1|Qsys_fifo_1_scfifo_with_controls:the_scfifo_with_controls|Qsys_fifo_1_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_v721:auto_generated|a_dpfifo_6e21:dpfifo|altsyncram_a2m1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|altsyncram_uc61:fifo_ram\|q_b\[9\] " "Synthesized away node \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|altsyncram_uc61:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_uc61.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_uc61.tdf" 329 2 0 } } { "db/dcfifo_isj1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/dcfifo_isj1.tdf" 67 2 0 } } { "dcfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "db/ip/Qsys/submodules/alt_vipitc131_common_fifo.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } } { "db/ip/Qsys/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_IS2Vid.sv" 944 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 448 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|altsyncram_uc61:fifo_ram|ram_block11a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|altsyncram_uc61:fifo_ram\|q_b\[10\] " "Synthesized away node \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|altsyncram_uc61:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_uc61.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_uc61.tdf" 361 2 0 } } { "db/dcfifo_isj1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/dcfifo_isj1.tdf" 67 2 0 } } { "dcfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "db/ip/Qsys/submodules/alt_vipitc131_common_fifo.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } } { "db/ip/Qsys/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_IS2Vid.sv" 944 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 448 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|altsyncram_uc61:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|altsyncram_uc61:fifo_ram\|q_b\[11\] " "Synthesized away node \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|altsyncram_uc61:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_uc61.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_uc61.tdf" 393 2 0 } } { "db/dcfifo_isj1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/dcfifo_isj1.tdf" 67 2 0 } } { "dcfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "db/ip/Qsys/submodules/alt_vipitc131_common_fifo.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } } { "db/ip/Qsys/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_IS2Vid.sv" 944 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 448 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|altsyncram_uc61:fifo_ram|ram_block11a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|altsyncram_uc61:fifo_ram\|q_b\[12\] " "Synthesized away node \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|altsyncram_uc61:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_uc61.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_uc61.tdf" 425 2 0 } } { "db/dcfifo_isj1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/dcfifo_isj1.tdf" 67 2 0 } } { "dcfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "db/ip/Qsys/submodules/alt_vipitc131_common_fifo.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } } { "db/ip/Qsys/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_IS2Vid.sv" 944 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 448 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|altsyncram_uc61:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|altsyncram_uc61:fifo_ram\|q_b\[17\] " "Synthesized away node \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|altsyncram_uc61:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_uc61.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_uc61.tdf" 585 2 0 } } { "db/dcfifo_isj1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/dcfifo_isj1.tdf" 67 2 0 } } { "dcfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "db/ip/Qsys/submodules/alt_vipitc131_common_fifo.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } } { "db/ip/Qsys/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_IS2Vid.sv" 944 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 448 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|altsyncram_uc61:fifo_ram|ram_block11a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|altsyncram_uc61:fifo_ram\|q_b\[18\] " "Synthesized away node \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|altsyncram_uc61:fifo_ram\|q_b\[18\]\"" {  } { { "db/altsyncram_uc61.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_uc61.tdf" 617 2 0 } } { "db/dcfifo_isj1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/dcfifo_isj1.tdf" 67 2 0 } } { "dcfifo.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "db/ip/Qsys/submodules/alt_vipitc131_common_fifo.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } } { "db/ip/Qsys/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_IS2Vid.sv" 944 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 448 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|altsyncram_uc61:fifo_ram|ram_block11a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:write_master\|alt_cusp181_general_fifo:cmd_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_80l1:auto_generated\|q_b\[5\] " "Synthesized away node \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:write_master\|alt_cusp181_general_fifo:cmd_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_80l1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_80l1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_80l1.tdf" 201 2 0 } } { "altsyncram.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/Qsys/submodules/alt_cusp181_ram_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_ram_fifo.vhd" 145 0 0 } } { "db/ip/Qsys/submodules/alt_cusp181_general_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_general_fifo.vhd" 237 0 0 } } { "db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 2074 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 474 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master|alt_cusp181_general_fifo:cmd_fifo|alt_cusp181_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_80l1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:write_master\|alt_cusp181_general_fifo:cmd_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_80l1:auto_generated\|q_b\[6\] " "Synthesized away node \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:write_master\|alt_cusp181_general_fifo:cmd_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_80l1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_80l1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_80l1.tdf" 233 2 0 } } { "altsyncram.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/Qsys/submodules/alt_cusp181_ram_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_ram_fifo.vhd" 145 0 0 } } { "db/ip/Qsys/submodules/alt_cusp181_general_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_general_fifo.vhd" 237 0 0 } } { "db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 2074 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 474 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master|alt_cusp181_general_fifo:cmd_fifo|alt_cusp181_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_80l1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:read_master\|alt_cusp181_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_c5l1:auto_generated\|q_b\[24\] " "Synthesized away node \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:read_master\|alt_cusp181_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_c5l1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_c5l1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_c5l1.tdf" 809 2 0 } } { "altsyncram.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/Qsys/submodules/alt_cusp181_ram_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_ram_fifo.vhd" 145 0 0 } } { "db/ip/Qsys/submodules/alt_cusp181_general_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_general_fifo.vhd" 237 0 0 } } { "db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 1948 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 474 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:read_master|alt_cusp181_general_fifo:ead_used_gen_gen:rdata_fifo|alt_cusp181_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_c5l1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:read_master\|alt_cusp181_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_c5l1:auto_generated\|q_b\[25\] " "Synthesized away node \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:read_master\|alt_cusp181_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_c5l1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_c5l1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_c5l1.tdf" 841 2 0 } } { "altsyncram.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/Qsys/submodules/alt_cusp181_ram_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_ram_fifo.vhd" 145 0 0 } } { "db/ip/Qsys/submodules/alt_cusp181_general_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_general_fifo.vhd" 237 0 0 } } { "db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 1948 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 474 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:read_master|alt_cusp181_general_fifo:ead_used_gen_gen:rdata_fifo|alt_cusp181_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_c5l1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:read_master\|alt_cusp181_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_c5l1:auto_generated\|q_b\[26\] " "Synthesized away node \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:read_master\|alt_cusp181_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_c5l1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_c5l1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_c5l1.tdf" 873 2 0 } } { "altsyncram.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/Qsys/submodules/alt_cusp181_ram_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_ram_fifo.vhd" 145 0 0 } } { "db/ip/Qsys/submodules/alt_cusp181_general_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_general_fifo.vhd" 237 0 0 } } { "db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 1948 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 474 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:read_master|alt_cusp181_general_fifo:ead_used_gen_gen:rdata_fifo|alt_cusp181_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_c5l1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:read_master\|alt_cusp181_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_c5l1:auto_generated\|q_b\[27\] " "Synthesized away node \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:read_master\|alt_cusp181_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_c5l1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_c5l1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_c5l1.tdf" 905 2 0 } } { "altsyncram.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/Qsys/submodules/alt_cusp181_ram_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_ram_fifo.vhd" 145 0 0 } } { "db/ip/Qsys/submodules/alt_cusp181_general_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_general_fifo.vhd" 237 0 0 } } { "db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 1948 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 474 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:read_master|alt_cusp181_general_fifo:ead_used_gen_gen:rdata_fifo|alt_cusp181_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_c5l1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:read_master\|alt_cusp181_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_c5l1:auto_generated\|q_b\[28\] " "Synthesized away node \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:read_master\|alt_cusp181_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_c5l1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_c5l1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_c5l1.tdf" 937 2 0 } } { "altsyncram.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/Qsys/submodules/alt_cusp181_ram_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_ram_fifo.vhd" 145 0 0 } } { "db/ip/Qsys/submodules/alt_cusp181_general_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_general_fifo.vhd" 237 0 0 } } { "db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 1948 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 474 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:read_master|alt_cusp181_general_fifo:ead_used_gen_gen:rdata_fifo|alt_cusp181_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_c5l1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:read_master\|alt_cusp181_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_c5l1:auto_generated\|q_b\[29\] " "Synthesized away node \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:read_master\|alt_cusp181_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_c5l1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_c5l1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_c5l1.tdf" 969 2 0 } } { "altsyncram.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/Qsys/submodules/alt_cusp181_ram_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_ram_fifo.vhd" 145 0 0 } } { "db/ip/Qsys/submodules/alt_cusp181_general_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_general_fifo.vhd" 237 0 0 } } { "db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 1948 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 474 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:read_master|alt_cusp181_general_fifo:ead_used_gen_gen:rdata_fifo|alt_cusp181_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_c5l1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:read_master\|alt_cusp181_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_c5l1:auto_generated\|q_b\[30\] " "Synthesized away node \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:read_master\|alt_cusp181_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_c5l1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_c5l1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_c5l1.tdf" 1001 2 0 } } { "altsyncram.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/Qsys/submodules/alt_cusp181_ram_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_ram_fifo.vhd" 145 0 0 } } { "db/ip/Qsys/submodules/alt_cusp181_general_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_general_fifo.vhd" 237 0 0 } } { "db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 1948 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 474 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:read_master|alt_cusp181_general_fifo:ead_used_gen_gen:rdata_fifo|alt_cusp181_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_c5l1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:read_master\|alt_cusp181_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_c5l1:auto_generated\|q_b\[31\] " "Synthesized away node \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:read_master\|alt_cusp181_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_c5l1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_c5l1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_c5l1.tdf" 1033 2 0 } } { "altsyncram.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/Qsys/submodules/alt_cusp181_ram_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_ram_fifo.vhd" 145 0 0 } } { "db/ip/Qsys/submodules/alt_cusp181_general_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_general_fifo.vhd" 237 0 0 } } { "db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 1948 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 474 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312975857 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:read_master|alt_cusp181_general_fifo:ead_used_gen_gen:rdata_fifo|alt_cusp181_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_c5l1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1655312975857 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1655312975857 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "280 " "Ignored 280 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "280 " "Ignored 280 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1655312976979 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1655312976979 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "db/ip/Qsys/submodules/altera_avalon_sc_fifo.v" "mem" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1655312982877 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1655312982877 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:write_master\|alt_cusp181_general_fifo:cmd_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_80l1:auto_generated\|q_b\[36\] " "Synthesized away node \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:write_master\|alt_cusp181_general_fifo:cmd_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_80l1:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_80l1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_80l1.tdf" 1193 2 0 } } { "altsyncram.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/Qsys/submodules/alt_cusp181_ram_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_ram_fifo.vhd" 145 0 0 } } { "db/ip/Qsys/submodules/alt_cusp181_general_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_general_fifo.vhd" 237 0 0 } } { "db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 2074 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 474 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312990331 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master|alt_cusp181_general_fifo:cmd_fifo|alt_cusp181_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_80l1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:write_master\|alt_cusp181_general_fifo:cmd_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_80l1:auto_generated\|q_b\[35\] " "Synthesized away node \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:write_master\|alt_cusp181_general_fifo:cmd_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_80l1:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_80l1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_80l1.tdf" 1161 2 0 } } { "altsyncram.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/Qsys/submodules/alt_cusp181_ram_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_ram_fifo.vhd" 145 0 0 } } { "db/ip/Qsys/submodules/alt_cusp181_general_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_general_fifo.vhd" 237 0 0 } } { "db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 2074 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 474 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312990331 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master|alt_cusp181_general_fifo:cmd_fifo|alt_cusp181_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_80l1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:write_master\|alt_cusp181_general_fifo:cmd_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_80l1:auto_generated\|q_b\[34\] " "Synthesized away node \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:write_master\|alt_cusp181_general_fifo:cmd_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_80l1:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_80l1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_80l1.tdf" 1129 2 0 } } { "altsyncram.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/Qsys/submodules/alt_cusp181_ram_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_ram_fifo.vhd" 145 0 0 } } { "db/ip/Qsys/submodules/alt_cusp181_general_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_general_fifo.vhd" 237 0 0 } } { "db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 2074 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 474 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312990331 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master|alt_cusp181_general_fifo:cmd_fifo|alt_cusp181_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_80l1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:write_master\|alt_cusp181_general_fifo:cmd_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_80l1:auto_generated\|q_b\[33\] " "Synthesized away node \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:write_master\|alt_cusp181_general_fifo:cmd_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_80l1:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_80l1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_80l1.tdf" 1097 2 0 } } { "altsyncram.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/Qsys/submodules/alt_cusp181_ram_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_ram_fifo.vhd" 145 0 0 } } { "db/ip/Qsys/submodules/alt_cusp181_general_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_general_fifo.vhd" 237 0 0 } } { "db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 2074 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 474 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312990331 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master|alt_cusp181_general_fifo:cmd_fifo|alt_cusp181_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_80l1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:write_master\|alt_cusp181_general_fifo:cmd_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_80l1:auto_generated\|q_b\[32\] " "Synthesized away node \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:write_master\|alt_cusp181_general_fifo:cmd_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_80l1:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_80l1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_80l1.tdf" 1065 2 0 } } { "altsyncram.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/Qsys/submodules/alt_cusp181_ram_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_ram_fifo.vhd" 145 0 0 } } { "db/ip/Qsys/submodules/alt_cusp181_general_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_general_fifo.vhd" 237 0 0 } } { "db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 2074 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 474 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312990331 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master|alt_cusp181_general_fifo:cmd_fifo|alt_cusp181_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_80l1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:write_master\|alt_cusp181_general_fifo:cmd_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_80l1:auto_generated\|q_b\[31\] " "Synthesized away node \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:write_master\|alt_cusp181_general_fifo:cmd_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_80l1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_80l1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/altsyncram_80l1.tdf" 1033 2 0 } } { "altsyncram.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/Qsys/submodules/alt_cusp181_ram_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_ram_fifo.vhd" 145 0 0 } } { "db/ip/Qsys/submodules/alt_cusp181_general_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_general_fifo.vhd" 237 0 0 } } { "db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 2074 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 474 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312990331 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master|alt_cusp181_general_fifo:cmd_fifo|alt_cusp181_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_80l1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1655312990331 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1655312990331 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312991160 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312991160 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312991160 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|Mult1\"" {  } { { "db/ip/Qsys/submodules/VCM_CTRL_P.v" "Mult1" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/VCM_CTRL_P.v" 29 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312991160 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|Mult0\"" {  } { { "db/ip/Qsys/submodules/VCM_CTRL_P.v" "Mult0" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/VCM_CTRL_P.v" 29 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312991160 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|Mult2\"" {  } { { "db/ip/Qsys/submodules/VCM_CTRL_P.v" "Mult2" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/VCM_CTRL_P.v" 29 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655312991160 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1655312991160 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312991195 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312991195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312991195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312991195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312991195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312991195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312991195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312991195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312991195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312991195 ""}  } { { "altera_mult_add_rtl.v" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655312991195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9401.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9401.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9401 " "Found entity 1: mult_9401" {  } { { "db/mult_9401.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/mult_9401.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312991222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312991222 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312991235 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312991236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312991236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312991236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312991236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312991236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312991236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312991236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312991236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312991236 ""}  } { { "altera_mult_add_rtl.v" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655312991236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9b01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9b01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9b01 " "Found entity 1: mult_9b01" {  } { { "db/mult_9b01.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/mult_9b01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312991263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312991263 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult1\"" {  } { { "db/ip/Qsys/submodules/VCM_CTRL_P.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/VCM_CTRL_P.v" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312991290 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult1 " "Instantiated megafunction \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312991290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312991290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312991290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312991290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312991290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312991290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312991290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312991290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312991290 ""}  } { { "db/ip/Qsys/submodules/VCM_CTRL_P.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/VCM_CTRL_P.v" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655312991290 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult1\|multcore:mult_core Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "db/ip/Qsys/submodules/VCM_CTRL_P.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/VCM_CTRL_P.v" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312991315 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "db/ip/Qsys/submodules/VCM_CTRL_P.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/VCM_CTRL_P.v" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312991326 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "db/ip/Qsys/submodules/VCM_CTRL_P.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/VCM_CTRL_P.v" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312991344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_brg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_brg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_brg " "Found entity 1: add_sub_brg" {  } { { "db/add_sub_brg.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/add_sub_brg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312991372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312991372 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult1\|altshift:external_latency_ffs Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "db/ip/Qsys/submodules/VCM_CTRL_P.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/VCM_CTRL_P.v" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312991381 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult0\"" {  } { { "db/ip/Qsys/submodules/VCM_CTRL_P.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/VCM_CTRL_P.v" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312991395 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult0 " "Instantiated megafunction \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312991395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312991395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312991395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312991395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312991395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312991395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312991395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312991395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312991395 ""}  } { { "db/ip/Qsys/submodules/VCM_CTRL_P.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/VCM_CTRL_P.v" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655312991395 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult0\|multcore:mult_core Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "db/ip/Qsys/submodules/VCM_CTRL_P.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/VCM_CTRL_P.v" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312991407 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "db/ip/Qsys/submodules/VCM_CTRL_P.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/VCM_CTRL_P.v" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312991413 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "db/ip/Qsys/submodules/VCM_CTRL_P.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/VCM_CTRL_P.v" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312991422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_arg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_arg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_arg " "Found entity 1: add_sub_arg" {  } { { "db/add_sub_arg.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/add_sub_arg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312991449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312991449 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult0\|altshift:external_latency_ffs Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "db/ip/Qsys/submodules/VCM_CTRL_P.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/VCM_CTRL_P.v" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312991455 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult2\"" {  } { { "db/ip/Qsys/submodules/VCM_CTRL_P.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/VCM_CTRL_P.v" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312991470 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult2 " "Instantiated megafunction \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312991470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312991470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312991470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312991470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312991470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312991470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312991470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312991470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655312991470 ""}  } { { "db/ip/Qsys/submodules/VCM_CTRL_P.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/VCM_CTRL_P.v" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655312991470 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult2\|multcore:mult_core Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "db/ip/Qsys/submodules/VCM_CTRL_P.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/VCM_CTRL_P.v" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312991483 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "db/ip/Qsys/submodules/VCM_CTRL_P.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/VCM_CTRL_P.v" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312991489 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "db/ip/Qsys/submodules/VCM_CTRL_P.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/VCM_CTRL_P.v" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312991497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1qg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1qg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1qg " "Found entity 1: add_sub_1qg" {  } { { "db/add_sub_1qg.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/add_sub_1qg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655312991524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655312991524 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult2\|altshift:external_latency_ffs Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "db/ip/Qsys/submodules/VCM_CTRL_P.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/VCM_CTRL_P.v" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655312991530 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1655312993655 ""} { "Warning" "WSGN_FOUND_OCP_CORE" "Signal Tap " "\"Signal Tap\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1655312993655 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1655312993655 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "alt_vip_vfb " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature alt_vip_vfb" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "Frame Buffer MegaCore will be disabled after the timeout is reached " "Frame Buffer MegaCore will be disabled after the timeout is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1655312993797 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1655312993797 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1655312993797 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1655312993797 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1655312993797 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1655312993798 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1655312993798 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "17 " "17 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1655312993825 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[0\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[0\]\" and its non-tri-state driver." {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1655312994178 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1655312994178 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1655312994178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDI " "bidirectional pin \"GSENSOR_SDI\" has no driver" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1655312994178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDO " "bidirectional pin \"GSENSOR_SDO\" has no driver" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1655312994178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1655312994178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1655312994178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1655312994178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1655312994178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1655312994178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1655312994178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1655312994178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1655312994178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1655312994178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1655312994178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1655312994178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1655312994178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1655312994178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1655312994178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1655312994178 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1655312994178 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/Qsys/submodules/Qsys_sdram.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_sdram.v" 442 -1 0 } } { "db/ip/Qsys/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_IS2Vid.sv" 374 -1 0 } } { "db/ip/Qsys/submodules/alt_cusp181_avalon_st_output.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_st_output.vhd" 60 -1 0 } } { "db/ip/Qsys/submodules/altera_reset_synchronizer.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/Qsys/submodules/Qsys_sdram.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_sdram.v" 356 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "db/ip/Qsys/submodules/Qsys_uart_0.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_uart_0.v" 44 -1 0 } } { "db/dcfifo_isj1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/dcfifo_isj1.tdf" 69 2 0 } } { "db/dcfifo_isj1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/dcfifo_isj1.tdf" 73 2 0 } } { "db/ip/Qsys/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_IS2Vid.sv" 366 -1 0 } } { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 5662 -1 0 } } { "db/ip/Qsys/submodules/alt_cusp181_fifo_usedw_calculator.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_fifo_usedw_calculator.vhd" 160 -1 0 } } { "db/ip/Qsys/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "db/ip/Qsys/submodules/Qsys_sdram.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_sdram.v" 306 -1 0 } } { "db/a_graycounter_sh6.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_graycounter_sh6.tdf" 32 2 0 } } { "db/ip/Qsys/submodules/Qsys_jtag_uart.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_jtag_uart.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "db/ip/Qsys/submodules/Qsys_uart_0.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_uart_0.v" 61 -1 0 } } { "db/ip/Qsys/submodules/I2C_VCM_Controller.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/I2C_VCM_Controller.v" 66 -1 0 } } { "db/ip/Qsys/submodules/I2C_VCM_Controller.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/I2C_VCM_Controller.v" 82 -1 0 } } { "db/ip/Qsys/submodules/I2C_VCM_Controller.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/I2C_VCM_Controller.v" 65 -1 0 } } { "db/ip/Qsys/submodules/alt_cusp181_pc.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_pc.vhd" 405 -1 0 } } { "db/a_graycounter_ovb.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_graycounter_ovb.tdf" 32 2 0 } } { "db/a_graycounter_sh6.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_graycounter_sh6.tdf" 46 2 0 } } { "db/ip/Qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 7672 -1 0 } } { "db/ip/Qsys/submodules/Qsys_jtag_uart.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_jtag_uart.v" 398 -1 0 } } { "db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 637 -1 0 } } { "db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 263 -1 0 } } { "db/ip/Qsys/submodules/Qsys_mm_interconnect_1_cmd_mux.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_1_cmd_mux.sv" 190 -1 0 } } { "db/a_graycounter_ovb.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_graycounter_ovb.tdf" 46 2 0 } } { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 2618 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "db/ip/Qsys/submodules/I2C_VCM_Controller.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/I2C_VCM_Controller.v" 61 -1 0 } } { "db/ip/Qsys/submodules/alt_cusp181_reg.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_reg.vhd" 49 -1 0 } } { "db/ip/Qsys/submodules/alt_cusp181_logic_fifo.vhd" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_logic_fifo.vhd" 121 -1 0 } } { "db/ip/Qsys/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 4045 -1 0 } } { "db/ip/Qsys/submodules/Qsys_uart_0.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_uart_0.v" 43 -1 0 } } { "db/ip/Qsys/submodules/Qsys_uart_0.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_uart_0.v" 42 -1 0 } } { "db/ip/Qsys/submodules/TERASIC_AUTO_FOCUS.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/TERASIC_AUTO_FOCUS.v" 175 -1 0 } } { "db/ip/Qsys/submodules/I2C_VCM_Config.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/I2C_VCM_Config.v" 107 -1 0 } } { "db/dcfifo_6kh1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/dcfifo_6kh1.tdf" 57 2 0 } } { "db/dcfifo_6kh1.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/dcfifo_6kh1.tdf" 61 2 0 } } { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 5924 -1 0 } } { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 7681 -1 0 } } { "db/ip/Qsys/submodules/Qsys_timer.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_timer.v" 167 -1 0 } } { "db/a_graycounter_uh6.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_graycounter_uh6.tdf" 32 2 0 } } { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 5843 -1 0 } } { "db/ip/Qsys/submodules/Qsys_altpll_0.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_altpll_0.v" 284 -1 0 } } { "db/a_graycounter_uh6.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_graycounter_uh6.tdf" 48 2 0 } } { "db/a_graycounter_qvb.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_graycounter_qvb.tdf" 32 2 0 } } { "db/a_graycounter_qvb.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/a_graycounter_qvb.tdf" 48 2 0 } } { "db/shift_taps_3021.tdf" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/shift_taps_3021.tdf" 39 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1655312994339 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1655312994340 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[2\] Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[2\]~_emulated Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[2\]~1 " "Register \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[2\]\" is converted into an equivalent circuit using register \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[2\]~_emulated\" and latch \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[2\]~1\"" {  } { { "db/ip/Qsys/submodules/F_VCM.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/F_VCM.v" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1655312994342 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[4\] Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[4\]~_emulated Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[4\]~5 " "Register \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[4\]\" is converted into an equivalent circuit using register \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[4\]~_emulated\" and latch \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[4\]~5\"" {  } { { "db/ip/Qsys/submodules/F_VCM.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/F_VCM.v" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1655312994342 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[5\] Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[5\]~_emulated Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[5\]~9 " "Register \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[5\]\" is converted into an equivalent circuit using register \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[5\]~_emulated\" and latch \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[5\]~9\"" {  } { { "db/ip/Qsys/submodules/F_VCM.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/F_VCM.v" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1655312994342 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[1\] Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[1\]~_emulated Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[1\]~13 " "Register \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[1\]\" is converted into an equivalent circuit using register \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[1\]~_emulated\" and latch \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[1\]~13\"" {  } { { "db/ip/Qsys/submodules/F_VCM.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/F_VCM.v" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1655312994342 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[0\] Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[0\]~_emulated Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[0\]~17 " "Register \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[0\]\" is converted into an equivalent circuit using register \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[0\]~_emulated\" and latch \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[0\]~17\"" {  } { { "db/ip/Qsys/submodules/F_VCM.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/F_VCM.v" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1655312994342 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[7\] Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[7\]~_emulated Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[7\]~21 " "Register \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[7\]\" is converted into an equivalent circuit using register \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[7\]~_emulated\" and latch \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[7\]~21\"" {  } { { "db/ip/Qsys/submodules/F_VCM.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/F_VCM.v" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1655312994342 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[6\] Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[6\]~_emulated Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[6\]~25 " "Register \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[6\]\" is converted into an equivalent circuit using register \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[6\]~_emulated\" and latch \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[6\]~25\"" {  } { { "db/ip/Qsys/submodules/F_VCM.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/F_VCM.v" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1655312994342 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[3\] Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[3\]~_emulated Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[3\]~29 " "Register \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[3\]\" is converted into an equivalent circuit using register \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[3\]~_emulated\" and latch \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[3\]~29\"" {  } { { "db/ip/Qsys/submodules/F_VCM.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/F_VCM.v" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1655312994342 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[9\] Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[9\]~_emulated Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[9\]~33 " "Register \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[9\]\" is converted into an equivalent circuit using register \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[9\]~_emulated\" and latch \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[9\]~33\"" {  } { { "db/ip/Qsys/submodules/F_VCM.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/F_VCM.v" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1655312994342 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[8\] Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[8\]~_emulated Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[8\]~37 " "Register \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[8\]\" is converted into an equivalent circuit using register \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[8\]~_emulated\" and latch \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[8\]~37\"" {  } { { "db/ip/Qsys/submodules/F_VCM.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/F_VCM.v" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1655312994342 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[10\] Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[10\]~_emulated Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[10\]~41 " "Register \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[10\]\" is converted into an equivalent circuit using register \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[10\]~_emulated\" and latch \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[10\]~41\"" {  } { { "db/ip/Qsys/submodules/F_VCM.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/F_VCM.v" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1655312994342 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[10]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1655312994342 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[0\]~synth " "Node \"ARDUINO_IO\[0\]~synth\"" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655313002629 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1655313002629 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655313002630 "|DE10_LITE_D8M_VIP|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655313002630 "|DE10_LITE_D8M_VIP|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655313002630 "|DE10_LITE_D8M_VIP|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655313002630 "|DE10_LITE_D8M_VIP|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655313002630 "|DE10_LITE_D8M_VIP|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655313002630 "|DE10_LITE_D8M_VIP|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655313002630 "|DE10_LITE_D8M_VIP|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655313002630 "|DE10_LITE_D8M_VIP|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655313002630 "|DE10_LITE_D8M_VIP|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655313002630 "|DE10_LITE_D8M_VIP|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655313002630 "|DE10_LITE_D8M_VIP|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655313002630 "|DE10_LITE_D8M_VIP|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655313002630 "|DE10_LITE_D8M_VIP|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655313002630 "|DE10_LITE_D8M_VIP|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655313002630 "|DE10_LITE_D8M_VIP|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655313002630 "|DE10_LITE_D8M_VIP|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655313002630 "|DE10_LITE_D8M_VIP|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655313002630 "|DE10_LITE_D8M_VIP|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655313002630 "|DE10_LITE_D8M_VIP|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655313002630 "|DE10_LITE_D8M_VIP|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655313002630 "|DE10_LITE_D8M_VIP|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655313002630 "|DE10_LITE_D8M_VIP|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655313002630 "|DE10_LITE_D8M_VIP|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655313002630 "|DE10_LITE_D8M_VIP|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655313002630 "|DE10_LITE_D8M_VIP|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655313002630 "|DE10_LITE_D8M_VIP|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655313002630 "|DE10_LITE_D8M_VIP|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655313002630 "|DE10_LITE_D8M_VIP|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655313002630 "|DE10_LITE_D8M_VIP|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655313002630 "|DE10_LITE_D8M_VIP|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655313002630 "|DE10_LITE_D8M_VIP|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655313002630 "|DE10_LITE_D8M_VIP|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655313002630 "|DE10_LITE_D8M_VIP|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655313002630 "|DE10_LITE_D8M_VIP|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655313002630 "|DE10_LITE_D8M_VIP|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655313002630 "|DE10_LITE_D8M_VIP|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655313002630 "|DE10_LITE_D8M_VIP|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655313002630 "|DE10_LITE_D8M_VIP|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655313002630 "|DE10_LITE_D8M_VIP|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655313002630 "|DE10_LITE_D8M_VIP|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655313002630 "|DE10_LITE_D8M_VIP|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655313002630 "|DE10_LITE_D8M_VIP|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655313002630 "|DE10_LITE_D8M_VIP|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655313002630 "|DE10_LITE_D8M_VIP|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655313002630 "|DE10_LITE_D8M_VIP|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655313002630 "|DE10_LITE_D8M_VIP|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655313002630 "|DE10_LITE_D8M_VIP|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_CS_N GND " "Pin \"GSENSOR_CS_N\" is stuck at GND" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655313002630 "|DE10_LITE_D8M_VIP|GSENSOR_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_SCLK GND " "Pin \"GSENSOR_SCLK\" is stuck at GND" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655313002630 "|DE10_LITE_D8M_VIP|GSENSOR_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "MIPI_CS_n GND " "Pin \"MIPI_CS_n\" is stuck at GND" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655313002630 "|DE10_LITE_D8M_VIP|MIPI_CS_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "MIPI_MCLK GND " "Pin \"MIPI_MCLK\" is stuck at GND" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655313002630 "|DE10_LITE_D8M_VIP|MIPI_MCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1655313002630 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655313003955 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6623 " "6623 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1655313013636 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "Qsys:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|scl_o " "Logic cell \"Qsys:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|scl_o\"" {  } { { "db/ip/Qsys/submodules/i2c_master_bit_ctrl.v" "scl_o" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/i2c_master_bit_ctrl.v" 159 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1655313013783 ""} { "Info" "ISCL_SCL_CELL_NAME" "Qsys:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sda_o " "Logic cell \"Qsys:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sda_o\"" {  } { { "db/ip/Qsys/submodules/i2c_master_bit_ctrl.v" "sda_o" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/i2c_master_bit_ctrl.v" 163 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1655313013783 ""} { "Info" "ISCL_SCL_CELL_NAME" "Qsys:u0\|i2c_opencores:i2c_opencores_mipi\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|scl_o " "Logic cell \"Qsys:u0\|i2c_opencores:i2c_opencores_mipi\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|scl_o\"" {  } { { "db/ip/Qsys/submodules/i2c_master_bit_ctrl.v" "scl_o" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/i2c_master_bit_ctrl.v" 159 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1655313013783 ""} { "Info" "ISCL_SCL_CELL_NAME" "Qsys:u0\|i2c_opencores:i2c_opencores_mipi\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sda_o " "Logic cell \"Qsys:u0\|i2c_opencores:i2c_opencores_mipi\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sda_o\"" {  } { { "db/ip/Qsys/submodules/i2c_master_bit_ctrl.v" "sda_o" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/i2c_master_bit_ctrl.v" 163 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1655313013783 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1655313013783 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655313014375 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1655313014705 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1655313014705 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655313014887 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/output_files/DE10_LITE_D8M_VIP.map.smsg " "Generated suppressed messages file /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/output_files/DE10_LITE_D8M_VIP.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655313016081 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1655313018738 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655313018738 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|pll7 compensate_clock clock0 CLK\[0\] " "PLL \"Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|pll7\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "db/ip/Qsys/submodules/Qsys_altpll_0.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_altpll_0.v" 150 -1 0 } } { "db/ip/Qsys/submodules/Qsys_altpll_0.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_altpll_0.v" 306 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 501 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1655313019553 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|pll7 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|pll7\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/ip/Qsys/submodules/Qsys_altpll_0.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_altpll_0.v" 150 -1 0 } } { "db/ip/Qsys/submodules/Qsys_altpll_0.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_altpll_0.v" 306 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 501 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1655313019554 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655313020650 "|DE10_LITE_D8M_VIP|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[1\] " "No output dependent on input pin \"GSENSOR_INT\[1\]\"" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655313020650 "|DE10_LITE_D8M_VIP|GSENSOR_INT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[2\] " "No output dependent on input pin \"GSENSOR_INT\[2\]\"" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655313020650 "|DE10_LITE_D8M_VIP|GSENSOR_INT[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1655313020650 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19994 " "Implemented 19994 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1655313020651 ""} { "Info" "ICUT_CUT_TM_OPINS" "103 " "Implemented 103 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1655313020651 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "39 " "Implemented 39 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1655313020651 ""} { "Info" "ICUT_CUT_TM_LCELLS" "19224 " "Implemented 19224 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1655313020651 ""} { "Info" "ICUT_CUT_TM_RAMS" "587 " "Implemented 587 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1655313020651 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1655313020651 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1655313020651 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1655313020651 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 353 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 353 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1466 " "Peak virtual memory: 1466 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655313020780 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 15 18:10:20 2022 " "Processing ended: Wed Jun 15 18:10:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655313020780 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:01 " "Elapsed time: 00:02:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655313020780 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:49 " "Total CPU time (on all processors): 00:03:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655313020780 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1655313020780 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1655313021614 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655313021617 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 15 18:10:21 2022 " "Processing started: Wed Jun 15 18:10:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655313021617 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1655313021617 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE10_LITE_D8M_VIP -c DE10_LITE_D8M_VIP " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE10_LITE_D8M_VIP -c DE10_LITE_D8M_VIP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1655313021617 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1655313021650 ""}
{ "Info" "0" "" "Project  = DE10_LITE_D8M_VIP" {  } {  } 0 0 "Project  = DE10_LITE_D8M_VIP" 0 0 "Fitter" 0 0 1655313021651 ""}
{ "Info" "0" "" "Revision = DE10_LITE_D8M_VIP" {  } {  } 0 0 "Revision = DE10_LITE_D8M_VIP" 0 0 "Fitter" 0 0 1655313021651 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1655313021928 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1655313021928 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE10_LITE_D8M_VIP 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"DE10_LITE_D8M_VIP\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1655313022032 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1655313022064 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1655313022064 ""}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|pll7 clock2 " "Compensate clock of PLL \"Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|pll7\" has been set to clock2" {  } { { "db/ip/Qsys/submodules/Qsys_altpll_0.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_altpll_0.v" 150 -1 0 } } { "" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 6992 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15564 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "Fitter" 0 -1 1655313022110 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|pll7 MAX 10 PLL " "Implemented PLL \"Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|pll7\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|wire_pll7_clk\[1\] 2 1 270 7500 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 270 degrees (7500 ps) for Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|wire_pll7_clk\[1\] port" {  } { { "db/ip/Qsys/submodules/Qsys_altpll_0.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_altpll_0.v" 150 -1 0 } } { "" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 6993 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1655313022116 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|wire_pll7_clk\[2\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|wire_pll7_clk\[2\] port" {  } { { "db/ip/Qsys/submodules/Qsys_altpll_0.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_altpll_0.v" 150 -1 0 } } { "" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 6994 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1655313022116 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|wire_pll7_clk\[3\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|wire_pll7_clk\[3\] port" {  } { { "db/ip/Qsys/submodules/Qsys_altpll_0.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_altpll_0.v" 150 -1 0 } } { "" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 6995 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1655313022116 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|wire_pll7_clk\[4\] 2 5 0 0 " "Implementing clock multiplication of 2, clock division of 5, and phase shift of 0 degrees (0 ps) for Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|wire_pll7_clk\[4\] port" {  } { { "db/ip/Qsys/submodules/Qsys_altpll_0.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_altpll_0.v" 150 -1 0 } } { "" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 6996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1655313022116 ""}  } { { "db/ip/Qsys/submodules/Qsys_altpll_0.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_altpll_0.v" 150 -1 0 } } { "" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 6992 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1655313022116 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1655313022537 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1655313022546 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1655313022993 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1655313022993 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1655313022993 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1655313022993 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1655313022993 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1655313022993 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1655313022993 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1655313022993 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1655313022993 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1655313022993 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1655313022993 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1655313022993 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 50627 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1655313023033 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 50629 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1655313023033 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 50631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1655313023033 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 50633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1655313023033 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1655313023033 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1655313023034 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1655313023034 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1655313023034 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1655313023034 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1655313023046 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1655313025586 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "The Timing Analyzer is analyzing 11 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1655313028495 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical AMGP4450_0\] " "set_disable_timing \[get_cells -hierarchical AMGP4450_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313028519 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_0\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313028519 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_1\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313028519 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_2\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313028519 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_3\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313028519 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_4\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313028519 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_5\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313028519 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_6\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313028519 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_7\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313028519 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\] " "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313028519 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1655313028519 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313028519 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313028519 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313028519 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313028519 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313028519 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313028519 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313028519 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313028519 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313028519 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313028519 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313028519 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313028519 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313028520 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313028520 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313028520 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313028520 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313028520 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313028520 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313028520 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313028520 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313028520 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313028520 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313028520 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313028520 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313028520 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313028520 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1655313028519 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_vipitc131_common_sync " "Entity alt_vipitc131_common_sync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313028520 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313028520 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1655313028520 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313028520 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1655313028520 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_6kh1 " "Entity dcfifo_6kh1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313028520 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313028520 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1655313028520 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_isj1 " "Entity dcfifo_isj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe18\|dffe19a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe18\|dffe19a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313028520 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe15\|dffe16a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313028520 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1655313028520 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313028520 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1655313028520 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313028520 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313028520 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1655313028520 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1655313028519 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_LITE_D8M_VIP.SDC " "Reading SDC File: 'DE10_LITE_D8M_VIP.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1655313029006 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase 270.00 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase 270.00 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1655313029029 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[2\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[2\]\} " "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[2\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1655313029029 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[3\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[3\]\} " "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[3\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1655313029029 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -multiply_by 2 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[4\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[4\]\} " "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -multiply_by 2 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[4\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1655313029029 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1655313029029 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1655313029029 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_LITE_D8M_VIP.SDC 80 clk_vga_ext clock " "Ignored filter at DE10_LITE_D8M_VIP.SDC(80): clk_vga_ext could not be matched with a clock" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.SDC" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.SDC" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1655313029031 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_LITE_D8M_VIP.SDC 80 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_LITE_D8M_VIP.SDC(80): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga_ext  0.3 \[get_ports \{VGA_R* VGA_G* VGA_B* VGA_HS VGA_VS\}\] " "set_output_delay -max -clock clk_vga_ext  0.3 \[get_ports \{VGA_R* VGA_G* VGA_B* VGA_HS VGA_VS\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.SDC" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.SDC" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313029031 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.SDC" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.SDC" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1655313029031 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_LITE_D8M_VIP.SDC 81 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_LITE_D8M_VIP.SDC(81): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga_ext -1.6 \[get_ports \{VGA_R* VGA_G* VGA_B* VGA_HS VGA_VS\}\] " "set_output_delay -min -clock clk_vga_ext -1.6 \[get_ports \{VGA_R* VGA_G* VGA_B* VGA_HS VGA_VS\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.SDC" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.SDC" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313029031 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.SDC" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.SDC" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1655313029031 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.sdc " "Reading SDC File: '/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1655313029032 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc " "Reading SDC File: '/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1655313029069 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1655313029088 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 64 u0\|alt_vip_itc_0\|mode_banks\|u_calculate_mode_dynamic\|* net " "Ignored filter at alt_vipitc131_cvo.sdc(64): u0\|alt_vip_itc_0\|mode_banks\|u_calculate_mode_dynamic\|* could not be matched with a net" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1655313029122 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path alt_vipitc131_cvo.sdc 64 Argument <through> is an empty collection " "Ignored set_multicycle_path at alt_vipitc131_cvo.sdc(64): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 2 " "set_multicycle_path -setup -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 2" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313029123 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1655313029123 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path alt_vipitc131_cvo.sdc 65 Argument <through> is an empty collection " "Ignored set_multicycle_path at alt_vipitc131_cvo.sdc(65): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -hold -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 1 " "set_multicycle_path -hold -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 1" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313029123 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1655313029123 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 68 *alt_vipitc131_IS2Vid:*\|is_mode_match\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(68): *alt_vipitc131_IS2Vid:*\|is_mode_match\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1655313029127 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_mode_match\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_mode_match\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313029127 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1655313029127 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 69 *alt_vipitc131_IS2Vid:*\|is_interlaced\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(69): *alt_vipitc131_IS2Vid:*\|is_interlaced\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1655313029132 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 69 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(69): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_interlaced\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_interlaced\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313029132 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1655313029132 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 70 *alt_vipitc131_IS2Vid:*\|is_serial_output\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(70): *alt_vipitc131_IS2Vid:*\|is_serial_output\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1655313029140 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_serial_output\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_serial_output\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313029140 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1655313029140 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 71 *alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(71): *alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1655313029149 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313029149 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1655313029149 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 72 *alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(72): *alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1655313029158 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313029158 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1655313029158 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 73 *alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(73): *alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1655313029167 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313029167 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1655313029167 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 74 *alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(74): *alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1655313029175 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313029175 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1655313029175 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 75 *alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(75): *alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1655313029183 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 75 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(75): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313029183 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1655313029183 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 76 *alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(76): *alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1655313029189 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313029189 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1655313029189 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 77 *alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(77): *alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1655313029194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 77 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(77): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313029194 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1655313029194 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 78 *alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(78): *alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1655313029199 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313029199 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1655313029199 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 79 *alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(79): *alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1655313029204 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(79): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313029205 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1655313029205 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 80 *alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(80): *alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1655313029210 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313029210 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1655313029210 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 81 *alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(81): *alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1655313029215 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 81 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(81): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313029215 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1655313029215 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 82 *alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(82): *alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1655313029221 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313029222 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1655313029222 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 83 *alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(83): *alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1655313029227 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 83 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(83): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313029227 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1655313029227 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 84 *alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(84): *alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1655313029233 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313029233 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1655313029233 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 85 *alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(85): *alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1655313029238 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 85 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(85): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313029238 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1655313029238 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 86 *alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(86): *alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1655313029243 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313029243 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1655313029243 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 87 *alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(87): *alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[* could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1655313029248 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(87): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[*\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313029248 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1655313029248 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 88 *alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(88): *alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[* could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1655313029253 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(88): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[*\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313029254 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1655313029254 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 89 *alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(89): *alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[* could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1655313029258 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 89 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(89): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[*\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313029259 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1655313029259 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 90 *alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(90): *alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[* could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1655313029263 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[*\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313029263 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1655313029263 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 91 *alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(91): *alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[* could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1655313029269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[*\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313029269 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1655313029269 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 92 *alt_vipitc131_IS2Vid:*\|is_anc_line\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(92): *alt_vipitc131_IS2Vid:*\|is_anc_line\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1655313029274 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 92 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(92): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_anc_line\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_anc_line\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313029275 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1655313029275 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 93 *alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(93): *alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1655313029280 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 93 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(93): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313029280 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1655313029280 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 94 *alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(94): *alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1655313029285 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313029286 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1655313029286 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 95 *alt_vipitc131_IS2Vid:*\|dirty_mode\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(95): *alt_vipitc131_IS2Vid:*\|dirty_mode\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1655313029291 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|dirty_mode\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|dirty_mode\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313029291 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1655313029291 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 98 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(98): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 98 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1655313029301 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 98 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(98): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313029302 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1655313029302 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 99 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(99): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 99 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1655313029307 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 99 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(99): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313029307 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1655313029307 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 101 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(101): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1655313029317 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 101 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(101): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313029318 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1655313029318 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 102 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(102): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 102 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1655313029326 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 102 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(102): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313029326 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1655313029326 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 103 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(103): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 103 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1655313029331 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 103 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(103): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313029331 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1655313029331 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 104 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(104): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 104 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1655313029336 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 104 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(104): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313029336 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1655313029336 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 105 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(105): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 105 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1655313029341 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 105 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(105): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313029342 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1655313029342 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 106 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(106): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 106 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1655313029346 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 106 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(106): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313029347 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1655313029347 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 107 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(107): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 107 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1655313029351 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 107 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(107): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313029352 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1655313029352 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 108 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(108): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 108 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1655313029357 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 108 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(108): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313029357 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1655313029357 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: '/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1655313029357 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_reset_controller.sdc " "Reading SDC File: '/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1655313029371 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP181_AVALON_ST_OUTPUT:dout\|startofpacket " "Node: Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP181_AVALON_ST_OUTPUT:dout\|startofpacket was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|GO_F Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP181_AVALON_ST_OUTPUT:dout\|startofpacket " "Register Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|GO_F is being clocked by Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP181_AVALON_ST_OUTPUT:dout\|startofpacket" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1655313029476 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1655313029476 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP181_AVALON_ST_OUTPUT:dout|startofpacket"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C " "Node: Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[10\]~41 Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C " "Latch Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[10\]~41 is being clocked by Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1655313029476 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1655313029476 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|V_C"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK " "Node: Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|I2C_VCM_Controller:u0\|SD_COUNTER\[0\] Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK " "Register Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|I2C_VCM_Controller:u0\|SD_COUNTER\[0\] is being clocked by Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1655313029476 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1655313029476 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|mI2C_CTRL_CLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1655313029514 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1655313029514 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1655313029888 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1655313029895 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 11 clocks " "Found 11 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1655313029895 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1655313029895 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000   ADC_CLK_10 " " 100.000   ADC_CLK_10" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1655313029895 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1655313029895 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 clk_dram_ext " "  10.000 clk_dram_ext" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1655313029895 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK1_50 " "  20.000 MAX10_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1655313029895 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK2_50 " "  20.000 MAX10_CLK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1655313029895 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 MIPI_PIXEL_CLK " "  40.000 MIPI_PIXEL_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1655313029895 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 MIPI_PIXEL_CLK_ext " "  40.000 MIPI_PIXEL_CLK_ext" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1655313029895 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\] " "  10.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1655313029895 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\] " "  10.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1655313029895 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\] " "  40.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1655313029895 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  50.000 u0\|altpll_0\|sd1\|pll7\|clk\[4\] " "  50.000 u0\|altpll_0\|sd1\|pll7\|clk\[4\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1655313029895 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1655313029895 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1655313031807 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK " "Destination node Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK" {  } { { "db/ip/Qsys/submodules/I2C_VCM_Config.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/I2C_VCM_Config.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 10488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655313031807 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1655313031807 ""}  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 50584 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1655313031807 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|wire_pll7_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|wire_pll7_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1655313031807 ""}  } { { "db/ip/Qsys/submodules/Qsys_altpll_0.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_altpll_0.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 6992 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1655313031807 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|wire_pll7_clk\[2\] (placed in counter C0 of PLL_1) " "Automatically promoted node Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|wire_pll7_clk\[2\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1655313031807 ""}  } { { "db/ip/Qsys/submodules/Qsys_altpll_0.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_altpll_0.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 6992 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1655313031807 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|wire_pll7_clk\[3\] (placed in counter C1 of PLL_1) " "Automatically promoted node Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|wire_pll7_clk\[3\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1655313031807 ""}  } { { "db/ip/Qsys/submodules/Qsys_altpll_0.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_altpll_0.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 6992 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1655313031807 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|wire_pll7_clk\[4\] (placed in counter C3 of PLL_1) " "Automatically promoted node Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|wire_pll7_clk\[4\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1655313031807 ""}  } { { "db/ip/Qsys/submodules/Qsys_altpll_0.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_altpll_0.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 6992 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1655313031807 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK2_50~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R38p, DIFFOUT_R38p, High_Speed)) " "Automatically promoted node MAX10_CLK2_50~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R38p, DIFFOUT_R38p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1655313031807 ""}  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 50585 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1655313031807 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1655313031807 ""}  } { { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 49663 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1655313031807 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK  " "Automatically promoted node Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1655313031807 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|I2C_VCM_Controller:u0\|comb~1 " "Destination node Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|I2C_VCM_Controller:u0\|comb~1" {  } { { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 22557 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655313031807 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK~0 " "Destination node Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK~0" {  } { { "db/ip/Qsys/submodules/I2C_VCM_Config.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/I2C_VCM_Config.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 23583 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655313031807 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1655313031807 ""}  } { { "db/ip/Qsys/submodules/I2C_VCM_Config.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/I2C_VCM_Config.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 10488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1655313031807 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|comb~0  " "Automatically promoted node Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1655313031807 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C " "Destination node Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C" {  } { { "db/ip/Qsys/submodules/F_VCM.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/F_VCM.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 10536 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655313031807 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|rVS " "Destination node Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|rVS" {  } { { "db/ip/Qsys/submodules/VCM_CTRL_P.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/VCM_CTRL_P.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 10699 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655313031807 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|STEP_UP\[4\]~0 " "Destination node Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|STEP_UP\[4\]~0" {  } { { "db/ip/Qsys/submodules/VCM_CTRL_P.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/VCM_CTRL_P.v" 53 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 27213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655313031807 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|always0~1 " "Destination node Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|always0~1" {  } { { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 28049 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655313031807 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1655313031807 ""}  } { { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 20782 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1655313031807 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1655313031808 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7~0" {  } { { "pzdyqx.vhd" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 49918 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655313031808 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1655313031808 ""}  } { { "pzdyqx.vhd" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7" } } } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 49748 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1655313031808 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|ZNXJ5711_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|ZNXJ5711_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1655313031808 ""}  } { { "pzdyqx.vhd" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd" 829 -1 0 } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|ZNXJ5711_0" } } } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 49770 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1655313031808 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C  " "Automatically promoted node Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1655313031808 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP\[2\]~0 " "Destination node Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP\[2\]~0" {  } { { "db/ip/Qsys/submodules/F_VCM.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/F_VCM.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 26003 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655313031808 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP\[4\]~1 " "Destination node Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP\[4\]~1" {  } { { "db/ip/Qsys/submodules/F_VCM.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/F_VCM.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 26005 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655313031808 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP\[5\]~2 " "Destination node Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP\[5\]~2" {  } { { "db/ip/Qsys/submodules/F_VCM.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/F_VCM.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 26007 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655313031808 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP\[1\]~3 " "Destination node Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP\[1\]~3" {  } { { "db/ip/Qsys/submodules/F_VCM.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/F_VCM.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 26009 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655313031808 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP\[0\]~4 " "Destination node Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP\[0\]~4" {  } { { "db/ip/Qsys/submodules/F_VCM.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/F_VCM.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 26011 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655313031808 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP\[7\]~5 " "Destination node Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP\[7\]~5" {  } { { "db/ip/Qsys/submodules/F_VCM.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/F_VCM.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 26013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655313031808 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP\[3\]~6 " "Destination node Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP\[3\]~6" {  } { { "db/ip/Qsys/submodules/F_VCM.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/F_VCM.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 26015 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655313031808 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP\[6\]~7 " "Destination node Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP\[6\]~7" {  } { { "db/ip/Qsys/submodules/F_VCM.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/F_VCM.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 26017 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655313031808 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP\[9\]~8 " "Destination node Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP\[9\]~8" {  } { { "db/ip/Qsys/submodules/F_VCM.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/F_VCM.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 26019 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655313031808 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP\[8\]~9 " "Destination node Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP\[8\]~9" {  } { { "db/ip/Qsys/submodules/F_VCM.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/F_VCM.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 26021 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655313031808 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1655313031808 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1655313031808 ""}  } { { "db/ip/Qsys/submodules/F_VCM.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/F_VCM.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 10536 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1655313031808 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|r01038uv1mgcqkxzh2i4cwr9q8h49tn~0  " "Automatically promoted node Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|r01038uv1mgcqkxzh2i4cwr9q8h49tn~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1655313031808 ""}  } { { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 20774 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1655313031808 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1655313031808 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "/home/ishaan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 3749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655313031808 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1655313031808 ""}  } { { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 20776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1655313031808 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node Qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1655313031808 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|focus_mode " "Destination node Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|focus_mode" {  } { { "db/ip/Qsys/submodules/TERASIC_AUTO_FOCUS.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/TERASIC_AUTO_FOCUS.v" 80 -1 0 } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|focus_mode" } } } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 10821 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655313031808 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|process_start " "Destination node Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|process_start" {  } { { "db/ip/Qsys/submodules/TERASIC_AUTO_FOCUS.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/TERASIC_AUTO_FOCUS.v" 79 -1 0 } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|process_start" } } } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 10822 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655313031808 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|STREAM_REG:out_reg\|data_valid " "Destination node Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|STREAM_REG:out_reg\|data_valid" {  } { { "ip/EEE_IMGPROC/STREAM_REG.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/STREAM_REG.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 20743 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655313031808 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|STREAM_REG:in_reg\|data_valid " "Destination node Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|STREAM_REG:in_reg\|data_valid" {  } { { "ip/EEE_IMGPROC/STREAM_REG.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/STREAM_REG.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 14323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655313031808 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|s_readdata\[0\] " "Destination node Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|s_readdata\[0\]" {  } { { "db/ip/Qsys/submodules/EEE_IMGPROC.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/EEE_IMGPROC.sv" 822 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 14584 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655313031808 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|s_readdata\[8\] " "Destination node Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|s_readdata\[8\]" {  } { { "db/ip/Qsys/submodules/EEE_IMGPROC.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/EEE_IMGPROC.sv" 822 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 14575 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655313031808 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|s_readdata\[1\] " "Destination node Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|s_readdata\[1\]" {  } { { "db/ip/Qsys/submodules/EEE_IMGPROC.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/EEE_IMGPROC.sv" 822 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 14583 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655313031808 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|s_readdata\[9\] " "Destination node Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|s_readdata\[9\]" {  } { { "db/ip/Qsys/submodules/EEE_IMGPROC.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/EEE_IMGPROC.sv" 822 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 14574 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655313031808 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|s_readdata\[2\] " "Destination node Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|s_readdata\[2\]" {  } { { "db/ip/Qsys/submodules/EEE_IMGPROC.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/EEE_IMGPROC.sv" 822 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 14582 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655313031808 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|s_readdata\[10\] " "Destination node Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|s_readdata\[10\]" {  } { { "db/ip/Qsys/submodules/EEE_IMGPROC.sv" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/EEE_IMGPROC.sv" 822 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 14573 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655313031808 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1655313031808 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1655313031808 ""}  } { { "db/ip/Qsys/submodules/altera_reset_synchronizer.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1655313031808 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Qsys:u0\|altera_reset_controller:rst_controller_003\|r_sync_rst  " "Automatically promoted node Qsys:u0\|altera_reset_controller:rst_controller_003\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1655313031809 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|i2c_opencores:i2c_opencores_mipi\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|al " "Destination node Qsys:u0\|i2c_opencores:i2c_opencores_mipi\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|al" {  } { { "db/ip/Qsys/submodules/i2c_master_bit_ctrl.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/i2c_master_bit_ctrl.v" 150 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 15717 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655313031809 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|al " "Destination node Qsys:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|al" {  } { { "db/ip/Qsys/submodules/i2c_master_bit_ctrl.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/i2c_master_bit_ctrl.v" 150 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 6724 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655313031809 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|i2c_opencores:i2c_opencores_mipi\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|clk_en " "Destination node Qsys:u0\|i2c_opencores:i2c_opencores_mipi\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|clk_en" {  } { { "db/ip/Qsys/submodules/i2c_master_bit_ctrl.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/i2c_master_bit_ctrl.v" 175 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 15691 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655313031809 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|i2c_opencores:i2c_opencores_mipi\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sto_condition " "Destination node Qsys:u0\|i2c_opencores:i2c_opencores_mipi\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sto_condition" {  } { { "db/ip/Qsys/submodules/i2c_master_bit_ctrl.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/i2c_master_bit_ctrl.v" 228 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 15714 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655313031809 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|i2c_opencores:i2c_opencores_mipi\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|cmd_stop " "Destination node Qsys:u0\|i2c_opencores:i2c_opencores_mipi\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|cmd_stop" {  } { { "db/ip/Qsys/submodules/i2c_master_bit_ctrl.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/i2c_master_bit_ctrl.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 15716 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655313031809 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|clk_en " "Destination node Qsys:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|clk_en" {  } { { "db/ip/Qsys/submodules/i2c_master_bit_ctrl.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/i2c_master_bit_ctrl.v" 175 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 6714 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655313031809 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sto_condition " "Destination node Qsys:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sto_condition" {  } { { "db/ip/Qsys/submodules/i2c_master_bit_ctrl.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/i2c_master_bit_ctrl.v" 228 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 6721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655313031809 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|cmd_stop " "Destination node Qsys:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|cmd_stop" {  } { { "db/ip/Qsys/submodules/i2c_master_bit_ctrl.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/i2c_master_bit_ctrl.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 6723 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655313031809 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|i2c_opencores:i2c_opencores_mipi\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|sr\[7\] " "Destination node Qsys:u0\|i2c_opencores:i2c_opencores_mipi\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|sr\[7\]" {  } { { "db/ip/Qsys/submodules/i2c_master_byte_ctrl.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/i2c_master_byte_ctrl.v" 176 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 15763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655313031809 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|i2c_opencores:i2c_opencores_mipi\|i2c_master_top:i2c_master_top_inst\|cr\[3\] " "Destination node Qsys:u0\|i2c_opencores:i2c_opencores_mipi\|i2c_master_top:i2c_master_top_inst\|cr\[3\]" {  } { { "db/ip/Qsys/submodules/i2c_master_top.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/i2c_master_top.v" 200 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 15850 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655313031809 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1655313031809 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1655313031809 ""}  } { { "db/ip/Qsys/submodules/altera_reset_controller.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1655313031809 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_cpu_nios2_oci_debug\|resetrequest  " "Automatically promoted node Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1655313031809 ""}  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 597 -1 0 } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_cpu_nios2_oci_debug\|resetrequest" } } } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 3754 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1655313031809 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Qsys:u0\|Qsys_altpll_0:altpll_0\|prev_reset  " "Automatically promoted node Qsys:u0\|Qsys_altpll_0:altpll_0\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1655313031809 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|Qsys_altpll_0:altpll_0\|readdata\[0\]~1 " "Destination node Qsys:u0\|Qsys_altpll_0:altpll_0\|readdata\[0\]~1" {  } { { "db/ip/Qsys/submodules/Qsys_altpll_0.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_altpll_0.v" 270 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 27786 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655313031809 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1655313031809 ""}  } { { "db/ip/Qsys/submodules/Qsys_altpll_0.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_altpll_0.v" 286 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 7023 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1655313031809 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1655313033914 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1655313035178 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1655313035225 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1655313035228 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1655313035289 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1655313035403 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1655313035404 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1655313035404 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1655313035404 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1655313035404 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1655313035404 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1655313035404 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1655313035404 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1655313035404 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1655313035404 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1655313035404 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1655313035404 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1655313035404 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1655313035404 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1655313035404 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1655313035404 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1655313035404 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1655313035404 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1655313035404 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1655313035404 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1655313035404 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1655313035404 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1655313035404 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1655313035508 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1655313037132 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1655313040060 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 Block RAM " "Packed 10 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1655313040123 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier block " "Packed 48 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1655313040123 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier output " "Packed 64 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1655313040123 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1655313040123 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "51 I/O Output Buffer " "Packed 51 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1655313040123 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "82 " "Created 82 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1655313040123 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1655313040123 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|pll7 clk\[1\] DRAM_CLK~output " "PLL \"Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|pll7\" output port clk\[1\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/ip/Qsys/submodules/Qsys_altpll_0.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_altpll_0.v" 150 -1 0 } } { "db/ip/Qsys/submodules/Qsys_altpll_0.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_altpll_0.v" 306 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 501 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 20 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1655313040554 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|pll7 clk\[4\] MIPI_REFCLK~output " "PLL \"Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|pll7\" output port clk\[4\] feeds output pin \"MIPI_REFCLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/ip/Qsys/submodules/Qsys_altpll_0.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_altpll_0.v" 150 -1 0 } } { "db/ip/Qsys/submodules/Qsys_altpll_0.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_altpll_0.v" 306 0 0 } } { "db/ip/Qsys/Qsys.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 501 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 75 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1655313040555 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:21 " "Fitter preparation operations ending: elapsed time is 00:00:21" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655313043161 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1655313043207 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1655313045683 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1655313047025 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655313051167 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1655313051408 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1655313089148 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:38 " "Fitter placement operations ending: elapsed time is 00:00:38" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655313089148 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1655313092521 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1655313093534 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X56_Y33 X66_Y43 " "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X56_Y33 to location X66_Y43" {  } { { "loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 1 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X56_Y33 to location X66_Y43"} { { 12 { 0 ""} 56 33 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1655313111812 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1655313111812 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:31 " "Fitter routing operations ending: elapsed time is 00:00:31" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655313126354 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 32.05 " "Total time spent on timing analysis during the Fitter is 32.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1655313127017 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1655313127197 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1655313129826 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1655313129836 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1655313133106 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1655313134092 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:12 " "Fitter post-fit operations ending: elapsed time is 00:00:12" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655313139339 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1655313142399 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "69 MAX 10 " "69 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_CLK_10 3.3-V LVTTL N5 " "Pin ADC_CLK_10 uses I/O standard 3.3-V LVTTL at N5" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ADC_CLK_10 } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1655313142683 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT\[1\] 3.3-V LVTTL Y14 " "Pin GSENSOR_INT\[1\] uses I/O standard 3.3-V LVTTL at Y14" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_INT[1] } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1655313142683 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT\[2\] 3.3-V LVTTL Y13 " "Pin GSENSOR_INT\[2\] uses I/O standard 3.3-V LVTTL at Y13" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_INT[2] } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1655313142683 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDI 3.3-V LVTTL V11 " "Pin GSENSOR_SDI uses I/O standard 3.3-V LVTTL at V11" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_SDI } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1655313142683 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDO 3.3-V LVTTL V12 " "Pin GSENSOR_SDO uses I/O standard 3.3-V LVTTL at V12" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_SDO } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1655313142683 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[2\] 3.3-V LVTTL AB7 " "Pin ARDUINO_IO\[2\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1655313142683 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[3\] 3.3-V LVTTL AB8 " "Pin ARDUINO_IO\[3\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1655313142683 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[4\] 3.3-V LVTTL AB9 " "Pin ARDUINO_IO\[4\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1655313142683 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[5\] 3.3-V LVTTL Y10 " "Pin ARDUINO_IO\[5\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1655313142683 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[6\] 3.3-V LVTTL AA11 " "Pin ARDUINO_IO\[6\] uses I/O standard 3.3-V LVTTL at AA11" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1655313142683 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[7\] 3.3-V LVTTL AA12 " "Pin ARDUINO_IO\[7\] uses I/O standard 3.3-V LVTTL at AA12" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1655313142683 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[8\] 3.3-V LVTTL AB17 " "Pin ARDUINO_IO\[8\] uses I/O standard 3.3-V LVTTL at AB17" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1655313142683 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[9\] 3.3-V LVTTL AA17 " "Pin ARDUINO_IO\[9\] uses I/O standard 3.3-V LVTTL at AA17" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1655313142683 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[10\] 3.3-V LVTTL AB19 " "Pin ARDUINO_IO\[10\] uses I/O standard 3.3-V LVTTL at AB19" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1655313142683 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[11\] 3.3-V LVTTL AA19 " "Pin ARDUINO_IO\[11\] uses I/O standard 3.3-V LVTTL at AA19" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1655313142683 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[12\] 3.3-V LVTTL Y19 " "Pin ARDUINO_IO\[12\] uses I/O standard 3.3-V LVTTL at Y19" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1655313142683 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[13\] 3.3-V LVTTL AB20 " "Pin ARDUINO_IO\[13\] uses I/O standard 3.3-V LVTTL at AB20" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1655313142683 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[14\] 3.3-V LVTTL AB21 " "Pin ARDUINO_IO\[14\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1655313142683 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[15\] 3.3-V LVTTL AA20 " "Pin ARDUINO_IO\[15\] uses I/O standard 3.3-V LVTTL at AA20" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1655313142683 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_RESET_N 3.3-V LVTTL F16 " "Pin ARDUINO_RESET_N uses I/O standard 3.3-V LVTTL at F16" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1655313142683 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL Y21 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at Y21" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[0] } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1655313142683 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL Y20 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at Y20" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[1] } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1655313142683 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL AA22 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[2] } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1655313142683 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL AA21 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AA21" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[3] } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1655313142683 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL Y22 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at Y22" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[4] } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1655313142683 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL W22 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at W22" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[5] } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1655313142683 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL W20 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at W20" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[6] } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1655313142683 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL V21 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at V21" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[7] } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1655313142683 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL P21 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at P21" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[8] } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1655313142683 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL J22 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at J22" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[9] } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1655313142683 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL H21 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at H21" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[10] } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1655313142683 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL H22 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at H22" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[11] } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1655313142683 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL G22 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at G22" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[12] } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1655313142683 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL G20 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at G20" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[13] } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1655313142683 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL G19 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at G19" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[14] } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1655313142683 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL F22 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at F22" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[15] } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1655313142683 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[0\] 3.3-V LVTTL AB5 " "Pin ARDUINO_IO\[0\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1655313142683 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[1\] 3.3-V LVTTL AB6 " "Pin ARDUINO_IO\[1\] uses I/O standard 3.3-V LVTTL at AB6" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1655313142683 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CAMERA_I2C_SCL 3.3-V LVTTL AA7 " "Pin CAMERA_I2C_SCL uses I/O standard 3.3-V LVTTL at AA7" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { CAMERA_I2C_SCL } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CAMERA_I2C_SCL" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1655313142683 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CAMERA_I2C_SDA 3.3-V LVTTL Y6 " "Pin CAMERA_I2C_SDA uses I/O standard 3.3-V LVTTL at Y6" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { CAMERA_I2C_SDA } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CAMERA_I2C_SDA" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1655313142683 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_I2C_SCL 3.3-V LVTTL AA5 " "Pin MIPI_I2C_SCL uses I/O standard 3.3-V LVTTL at AA5" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MIPI_I2C_SCL } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MIPI_I2C_SCL" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1655313142683 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_I2C_SDA 3.3-V LVTTL Y4 " "Pin MIPI_I2C_SDA uses I/O standard 3.3-V LVTTL at Y4" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MIPI_I2C_SDA } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MIPI_I2C_SDA" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1655313142683 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL P11 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1655313142683 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK2_50 3.3-V LVTTL N14 " "Pin MAX10_CLK2_50 uses I/O standard 3.3-V LVTTL at N14" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MAX10_CLK2_50 } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1655313142683 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_VS 3.3-V LVTTL AB10 " "Pin MIPI_PIXEL_VS uses I/O standard 3.3-V LVTTL at AB10" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MIPI_PIXEL_VS } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_VS" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1655313142683 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_CLK 3.3-V LVTTL W10 " "Pin MIPI_PIXEL_CLK uses I/O standard 3.3-V LVTTL at W10" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MIPI_PIXEL_CLK } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_CLK" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1655313142683 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3 V Schmitt Trigger B8 " "Pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1655313142683 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[0] } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1655313142683 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL B14 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[8] } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1655313142683 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[5] } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1655313142683 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[4] } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1655313142683 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[3] } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1655313142683 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[2] } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1655313142683 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3 V Schmitt Trigger A7 " "Pin KEY\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { KEY[1] } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1655313142683 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[1] } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1655313142683 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL F15 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[9] } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1655313142683 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[6] } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1655313142683 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[7] } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1655313142683 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_HS 3.3-V LVTTL AA9 " "Pin MIPI_PIXEL_HS uses I/O standard 3.3-V LVTTL at AA9" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MIPI_PIXEL_HS } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_HS" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1655313142683 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[4\] 3.3-V LVTTL W7 " "Pin MIPI_PIXEL_D\[4\] uses I/O standard 3.3-V LVTTL at W7" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MIPI_PIXEL_D[4] } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[4\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1655313142683 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[3\] 3.3-V LVTTL V7 " "Pin MIPI_PIXEL_D\[3\] uses I/O standard 3.3-V LVTTL at V7" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MIPI_PIXEL_D[3] } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[3\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1655313142683 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[2\] 3.3-V LVTTL W8 " "Pin MIPI_PIXEL_D\[2\] uses I/O standard 3.3-V LVTTL at W8" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MIPI_PIXEL_D[2] } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[2\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1655313142683 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[1\] 3.3-V LVTTL V8 " "Pin MIPI_PIXEL_D\[1\] uses I/O standard 3.3-V LVTTL at V8" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MIPI_PIXEL_D[1] } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[1\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1655313142683 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[0\] 3.3-V LVTTL W9 " "Pin MIPI_PIXEL_D\[0\] uses I/O standard 3.3-V LVTTL at W9" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MIPI_PIXEL_D[0] } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[0\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1655313142683 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[5\] 3.3-V LVTTL W6 " "Pin MIPI_PIXEL_D\[5\] uses I/O standard 3.3-V LVTTL at W6" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MIPI_PIXEL_D[5] } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[5\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1655313142683 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[6\] 3.3-V LVTTL V5 " "Pin MIPI_PIXEL_D\[6\] uses I/O standard 3.3-V LVTTL at V5" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MIPI_PIXEL_D[6] } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[6\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1655313142683 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[7\] 3.3-V LVTTL W5 " "Pin MIPI_PIXEL_D\[7\] uses I/O standard 3.3-V LVTTL at W5" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MIPI_PIXEL_D[7] } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[7\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1655313142683 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[8\] 3.3-V LVTTL AA15 " "Pin MIPI_PIXEL_D\[8\] uses I/O standard 3.3-V LVTTL at AA15" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MIPI_PIXEL_D[8] } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[8\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1655313142683 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[9\] 3.3-V LVTTL AA14 " "Pin MIPI_PIXEL_D\[9\] uses I/O standard 3.3-V LVTTL at AA14" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MIPI_PIXEL_D[9] } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[9\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1655313142683 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1655313142683 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "19 " "Following 19 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDI a permanently disabled " "Pin GSENSOR_SDI has a permanently disabled output enable" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_SDI } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1655313142685 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDO a permanently disabled " "Pin GSENSOR_SDO has a permanently disabled output enable" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_SDO } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1655313142685 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[2\] a permanently disabled " "Pin ARDUINO_IO\[2\] has a permanently disabled output enable" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1655313142685 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[3\] a permanently disabled " "Pin ARDUINO_IO\[3\] has a permanently disabled output enable" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1655313142685 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[4\] a permanently disabled " "Pin ARDUINO_IO\[4\] has a permanently disabled output enable" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1655313142685 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[5\] a permanently disabled " "Pin ARDUINO_IO\[5\] has a permanently disabled output enable" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1655313142685 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[6\] a permanently disabled " "Pin ARDUINO_IO\[6\] has a permanently disabled output enable" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1655313142685 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[7\] a permanently disabled " "Pin ARDUINO_IO\[7\] has a permanently disabled output enable" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1655313142685 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[8\] a permanently disabled " "Pin ARDUINO_IO\[8\] has a permanently disabled output enable" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1655313142685 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[9\] a permanently disabled " "Pin ARDUINO_IO\[9\] has a permanently disabled output enable" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1655313142685 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[10\] a permanently disabled " "Pin ARDUINO_IO\[10\] has a permanently disabled output enable" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1655313142685 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[11\] a permanently disabled " "Pin ARDUINO_IO\[11\] has a permanently disabled output enable" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1655313142685 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[12\] a permanently disabled " "Pin ARDUINO_IO\[12\] has a permanently disabled output enable" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1655313142685 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[13\] a permanently disabled " "Pin ARDUINO_IO\[13\] has a permanently disabled output enable" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1655313142685 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[14\] a permanently disabled " "Pin ARDUINO_IO\[14\] has a permanently disabled output enable" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1655313142685 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[15\] a permanently disabled " "Pin ARDUINO_IO\[15\] has a permanently disabled output enable" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1655313142685 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_RESET_N a permanently disabled " "Pin ARDUINO_RESET_N has a permanently disabled output enable" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1655313142685 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[0\] a permanently enabled " "Pin ARDUINO_IO\[0\] has a permanently enabled output enable" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1655313142685 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[1\] a permanently disabled " "Pin ARDUINO_IO\[1\] has a permanently disabled output enable" {  } { { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ishaan/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1655313142685 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1655313142685 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/output_files/DE10_LITE_D8M_VIP.fit.smsg " "Generated suppressed messages file /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/output_files/DE10_LITE_D8M_VIP.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1655313144039 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 97 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 97 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2908 " "Peak virtual memory: 2908 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655313147290 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 15 18:12:27 2022 " "Processing ended: Wed Jun 15 18:12:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655313147290 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:06 " "Elapsed time: 00:02:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655313147290 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:04 " "Total CPU time (on all processors): 00:05:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655313147290 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1655313147290 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1655313148101 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655313148104 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 15 18:12:27 2022 " "Processing started: Wed Jun 15 18:12:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655313148104 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1655313148104 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE10_LITE_D8M_VIP -c DE10_LITE_D8M_VIP " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE10_LITE_D8M_VIP -c DE10_LITE_D8M_VIP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1655313148105 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1655313148527 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1655313150850 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1655313150904 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1655313150908 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "869 " "Peak virtual memory: 869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655313151260 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 15 18:12:31 2022 " "Processing ended: Wed Jun 15 18:12:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655313151260 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655313151260 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655313151260 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1655313151260 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1655313151496 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1655313152022 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655313152024 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 15 18:12:31 2022 " "Processing started: Wed Jun 15 18:12:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655313152024 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1655313152024 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE10_LITE_D8M_VIP -c DE10_LITE_D8M_VIP " "Command: quartus_sta DE10_LITE_D8M_VIP -c DE10_LITE_D8M_VIP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1655313152024 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1655313152062 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1655313152443 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1655313152444 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655313152478 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655313152478 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "The Timing Analyzer is analyzing 11 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1655313153228 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical AMGP4450_0\] " "set_disable_timing \[get_cells -hierarchical AMGP4450_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313153621 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_0\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313153621 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_1\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313153621 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_2\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313153621 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_3\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313153621 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_4\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313153621 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_5\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313153621 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_6\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313153621 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_7\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313153621 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\] " "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313153621 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1655313153621 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313153621 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313153621 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313153621 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313153621 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313153621 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313153621 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313153621 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313153621 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313153621 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313153621 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313153621 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313153621 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313153621 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313153621 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313153621 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313153621 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313153621 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313153621 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313153621 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313153621 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313153621 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313153621 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313153621 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313153621 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313153621 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313153621 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1655313153621 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_vipitc131_common_sync " "Entity alt_vipitc131_common_sync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313153621 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313153621 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1655313153621 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313153621 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1655313153621 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_6kh1 " "Entity dcfifo_6kh1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313153621 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313153621 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1655313153621 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_isj1 " "Entity dcfifo_isj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe18\|dffe19a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe18\|dffe19a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313153621 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe15\|dffe16a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313153621 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1655313153621 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313153621 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1655313153621 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313153621 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655313153621 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1655313153621 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1655313153621 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_LITE_D8M_VIP.SDC " "Reading SDC File: 'DE10_LITE_D8M_VIP.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1655313154107 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase 270.00 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase 270.00 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1655313154114 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[2\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[2\]\} " "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[2\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1655313154114 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[3\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[3\]\} " "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[3\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1655313154114 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -multiply_by 2 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[4\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[4\]\} " "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -multiply_by 2 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[4\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1655313154114 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1655313154114 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1655313154114 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_LITE_D8M_VIP.SDC 80 clk_vga_ext clock " "Ignored filter at DE10_LITE_D8M_VIP.SDC(80): clk_vga_ext could not be matched with a clock" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.SDC" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.SDC" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154115 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_LITE_D8M_VIP.SDC 80 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_LITE_D8M_VIP.SDC(80): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga_ext  0.3 \[get_ports \{VGA_R* VGA_G* VGA_B* VGA_HS VGA_VS\}\] " "set_output_delay -max -clock clk_vga_ext  0.3 \[get_ports \{VGA_R* VGA_G* VGA_B* VGA_HS VGA_VS\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.SDC" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.SDC" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313154115 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.SDC" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.SDC" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154115 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_LITE_D8M_VIP.SDC 81 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_LITE_D8M_VIP.SDC(81): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga_ext -1.6 \[get_ports \{VGA_R* VGA_G* VGA_B* VGA_HS VGA_VS\}\] " "set_output_delay -min -clock clk_vga_ext -1.6 \[get_ports \{VGA_R* VGA_G* VGA_B* VGA_HS VGA_VS\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.SDC" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.SDC" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313154116 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.SDC" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.SDC" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154116 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.sdc " "Reading SDC File: '/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1655313154117 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc " "Reading SDC File: '/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1655313154144 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Timing Analyzer" 0 0 1655313154160 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 64 u0\|alt_vip_itc_0\|mode_banks\|u_calculate_mode_dynamic\|* net " "Ignored filter at alt_vipitc131_cvo.sdc(64): u0\|alt_vip_itc_0\|mode_banks\|u_calculate_mode_dynamic\|* could not be matched with a net" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154198 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path alt_vipitc131_cvo.sdc 64 Argument <through> is an empty collection " "Ignored set_multicycle_path at alt_vipitc131_cvo.sdc(64): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 2 " "set_multicycle_path -setup -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 2" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313154199 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154199 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path alt_vipitc131_cvo.sdc 65 Argument <through> is an empty collection " "Ignored set_multicycle_path at alt_vipitc131_cvo.sdc(65): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -hold -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 1 " "set_multicycle_path -hold -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 1" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313154199 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154199 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 68 *alt_vipitc131_IS2Vid:*\|is_mode_match\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(68): *alt_vipitc131_IS2Vid:*\|is_mode_match\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154203 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_mode_match\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_mode_match\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313154203 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154203 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 69 *alt_vipitc131_IS2Vid:*\|is_interlaced\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(69): *alt_vipitc131_IS2Vid:*\|is_interlaced\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154206 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 69 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(69): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_interlaced\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_interlaced\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313154207 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154207 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 70 *alt_vipitc131_IS2Vid:*\|is_serial_output\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(70): *alt_vipitc131_IS2Vid:*\|is_serial_output\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154210 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_serial_output\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_serial_output\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313154211 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154211 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 71 *alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(71): *alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313154214 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154214 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 72 *alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(72): *alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154218 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313154218 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154218 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 73 *alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(73): *alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154221 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313154221 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154221 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 74 *alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(74): *alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154225 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313154225 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154225 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 75 *alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(75): *alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154229 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 75 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(75): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313154229 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154229 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 76 *alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(76): *alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154232 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313154232 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154232 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 77 *alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(77): *alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154236 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 77 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(77): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313154236 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154236 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 78 *alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(78): *alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154239 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313154240 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154240 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 79 *alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(79): *alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154243 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(79): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313154243 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154243 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 80 *alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(80): *alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154246 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313154247 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154247 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 81 *alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(81): *alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154250 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 81 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(81): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313154250 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154250 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 82 *alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(82): *alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154254 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313154254 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154254 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 83 *alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(83): *alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154258 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 83 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(83): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313154258 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154258 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 84 *alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(84): *alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154261 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313154261 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154261 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 85 *alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(85): *alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154265 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 85 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(85): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313154265 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154265 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 86 *alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(86): *alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154268 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313154269 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154269 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 87 *alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(87): *alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[* could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154272 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(87): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[*\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313154272 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154272 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 88 *alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(88): *alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[* could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154276 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(88): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[*\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313154276 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154276 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 89 *alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(89): *alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[* could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154279 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 89 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(89): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[*\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313154279 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154279 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 90 *alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(90): *alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[* could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154283 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[*\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313154283 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154283 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 91 *alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(91): *alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[* could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154287 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[*\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313154287 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154287 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 92 *alt_vipitc131_IS2Vid:*\|is_anc_line\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(92): *alt_vipitc131_IS2Vid:*\|is_anc_line\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154290 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 92 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(92): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_anc_line\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_anc_line\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313154290 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154290 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 93 *alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(93): *alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154294 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 93 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(93): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313154294 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154294 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 94 *alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(94): *alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154298 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313154298 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154298 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 95 *alt_vipitc131_IS2Vid:*\|dirty_mode\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(95): *alt_vipitc131_IS2Vid:*\|dirty_mode\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154301 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|dirty_mode\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|dirty_mode\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313154302 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154302 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 98 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(98): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 98 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154308 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 98 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(98): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313154309 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154309 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 99 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(99): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 99 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154312 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 99 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(99): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313154312 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154312 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 101 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(101): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154319 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 101 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(101): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313154319 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154319 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 102 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(102): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 102 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154323 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 102 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(102): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313154323 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154323 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 103 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(103): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 103 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154326 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 103 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(103): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313154327 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154327 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 104 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(104): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 104 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154330 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 104 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(104): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313154330 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154330 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 105 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(105): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 105 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154333 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 105 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(105): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313154333 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154333 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 106 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(106): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 106 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154337 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 106 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(106): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313154337 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154337 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 107 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(107): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 107 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154340 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 107 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(107): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313154340 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154340 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 108 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(108): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 108 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154344 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 108 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(108): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655313154344 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655313154344 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: '/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1655313154345 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_reset_controller.sdc " "Reading SDC File: '/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1655313154356 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP181_AVALON_ST_OUTPUT:dout\|startofpacket " "Node: Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP181_AVALON_ST_OUTPUT:dout\|startofpacket was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP181_AVALON_ST_OUTPUT:dout\|startofpacket " "Register Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C is being clocked by Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP181_AVALON_ST_OUTPUT:dout\|startofpacket" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1655313154446 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1655313154446 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP181_AVALON_ST_OUTPUT:dout|startofpacket"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C " "Node: Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[10\]~41 Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C " "Latch Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[10\]~41 is being clocked by Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1655313154446 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1655313154446 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|V_C"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK " "Node: Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|I2C_VCM_Controller:u0\|SD_COUNTER\[0\] Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK " "Register Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|I2C_VCM_Controller:u0\|SD_COUNTER\[0\] is being clocked by Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1655313154446 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1655313154446 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|mI2C_CTRL_CLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1655313154479 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1655313154479 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1655313154658 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1655313154663 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1655313154680 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1655313154885 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.956 " "Worst-case setup slack is 0.956" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313154996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313154996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.956               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\]  " "    0.956               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313154996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.927               0.000 clk_dram_ext  " "    3.927               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313154996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.014               0.000 MAX10_CLK1_50  " "    6.014               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313154996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.094               0.000 MAX10_CLK2_50  " "    9.094               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313154996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.975               0.000 MIPI_PIXEL_CLK  " "   11.975               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313154996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.178               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\]  " "   30.178               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313154996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.292               0.000 altera_reserved_tck  " "   45.292               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313154996 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655313154996 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.282 " "Worst-case hold slack is 0.282" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313155096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313155096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.282               0.000 MAX10_CLK1_50  " "    0.282               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313155096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 altera_reserved_tck  " "    0.339               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313155096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\]  " "    0.340               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313155096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\]  " "    0.342               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313155096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 MAX10_CLK2_50  " "    0.348               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313155096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 MIPI_PIXEL_CLK  " "    0.378               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313155096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.177               0.000 clk_dram_ext  " "    2.177               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313155096 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655313155096 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.555 " "Worst-case recovery slack is 2.555" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313155143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313155143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.555               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\]  " "    2.555               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313155143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.630               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\]  " "    3.630               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313155143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.333               0.000 MAX10_CLK1_50  " "    4.333               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313155143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.649               0.000 MIPI_PIXEL_CLK  " "   36.649               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313155143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.495               0.000 altera_reserved_tck  " "   47.495               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313155143 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655313155143 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.923 " "Worst-case removal slack is 0.923" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313155186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313155186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.923               0.000 altera_reserved_tck  " "    0.923               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313155186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.930               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\]  " "    0.930               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313155186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.936               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\]  " "    0.936               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313155186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.135               0.000 MAX10_CLK1_50  " "    1.135               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313155186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.020               0.000 MIPI_PIXEL_CLK  " "    2.020               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313155186 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655313155186 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.675 " "Worst-case minimum pulse width slack is 4.675" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313155200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313155200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.675               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\]  " "    4.675               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313155200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.853               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    4.853               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313155200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.790               0.000 clk_dram_ext  " "    5.790               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313155200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.434               0.000 MAX10_CLK1_50  " "    9.434               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313155200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.659               0.000 MAX10_CLK2_50  " "    9.659               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313155200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.541               0.000 MIPI_PIXEL_CLK  " "   19.541               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313155200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.703               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\]  " "   19.703               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313155200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.623               0.000 altera_reserved_tck  " "   49.623               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313155200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313155200 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655313155200 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 81 synchronizer chains. " "Report Metastability: Found 81 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655313155325 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655313155325 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 81 " "Number of Synchronizer Chains Found: 81" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655313155325 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655313155325 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.222 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.222" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655313155325 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 12.563 ns " "Worst Case Available Settling Time: 12.563 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655313155325 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655313155325 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655313155325 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655313155325 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655313155325 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655313155325 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1655313155325 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1655313155330 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1655313155372 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1655313158729 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP181_AVALON_ST_OUTPUT:dout\|startofpacket " "Node: Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP181_AVALON_ST_OUTPUT:dout\|startofpacket was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP181_AVALON_ST_OUTPUT:dout\|startofpacket " "Register Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C is being clocked by Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP181_AVALON_ST_OUTPUT:dout\|startofpacket" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1655313159426 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1655313159426 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP181_AVALON_ST_OUTPUT:dout|startofpacket"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C " "Node: Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[10\]~41 Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C " "Latch Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[10\]~41 is being clocked by Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1655313159426 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1655313159426 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|V_C"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK " "Node: Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|I2C_VCM_Controller:u0\|SD_COUNTER\[0\] Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK " "Register Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|I2C_VCM_Controller:u0\|SD_COUNTER\[0\] is being clocked by Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1655313159426 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1655313159426 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|mI2C_CTRL_CLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1655313159456 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1655313159456 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1655313159456 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.699 " "Worst-case setup slack is 1.699" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313159762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313159762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.699               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\]  " "    1.699               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313159762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.045               0.000 clk_dram_ext  " "    4.045               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313159762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.122               0.000 MAX10_CLK1_50  " "    7.122               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313159762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.576               0.000 MAX10_CLK2_50  " "    9.576               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313159762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.646               0.000 MIPI_PIXEL_CLK  " "   12.646               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313159762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.962               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\]  " "   30.962               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313159762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.624               0.000 altera_reserved_tck  " "   45.624               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313159762 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655313159762 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.279 " "Worst-case hold slack is 0.279" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313159891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313159891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.279               0.000 MAX10_CLK1_50  " "    0.279               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313159891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 altera_reserved_tck  " "    0.305               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313159891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\]  " "    0.305               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313159891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\]  " "    0.307               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313159891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 MAX10_CLK2_50  " "    0.312               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313159891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 MIPI_PIXEL_CLK  " "    0.338               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313159891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.124               0.000 clk_dram_ext  " "    2.124               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313159891 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655313159891 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.088 " "Worst-case recovery slack is 3.088" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313159951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313159951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.088               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\]  " "    3.088               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313159951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.066               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\]  " "    4.066               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313159951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.478               0.000 MAX10_CLK1_50  " "    4.478               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313159951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.882               0.000 MIPI_PIXEL_CLK  " "   36.882               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313159951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.666               0.000 altera_reserved_tck  " "   47.666               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313159951 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655313159951 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.846 " "Worst-case removal slack is 0.846" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313160016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313160016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.846               0.000 altera_reserved_tck  " "    0.846               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313160016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.857               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\]  " "    0.857               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313160016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.862               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\]  " "    0.862               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313160016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.032               0.000 MAX10_CLK1_50  " "    1.032               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313160016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.820               0.000 MIPI_PIXEL_CLK  " "    1.820               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313160016 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655313160016 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.686 " "Worst-case minimum pulse width slack is 4.686" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313160043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313160043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.686               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\]  " "    4.686               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313160043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.876               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    4.876               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313160043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.790               0.000 clk_dram_ext  " "    5.790               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313160043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.445               0.000 MAX10_CLK1_50  " "    9.445               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313160043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.669               0.000 MAX10_CLK2_50  " "    9.669               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313160043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.606               0.000 MIPI_PIXEL_CLK  " "   19.606               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313160043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.698               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\]  " "   19.698               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313160043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.651               0.000 altera_reserved_tck  " "   49.651               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313160043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313160043 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655313160043 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 81 synchronizer chains. " "Report Metastability: Found 81 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655313160186 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655313160186 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 81 " "Number of Synchronizer Chains Found: 81" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655313160186 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655313160186 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.222 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.222" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655313160186 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 13.151 ns " "Worst Case Available Settling Time: 13.151 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655313160186 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655313160186 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655313160186 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655313160186 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655313160186 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655313160186 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1655313160186 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1655313160191 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP181_AVALON_ST_OUTPUT:dout\|startofpacket " "Node: Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP181_AVALON_ST_OUTPUT:dout\|startofpacket was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP181_AVALON_ST_OUTPUT:dout\|startofpacket " "Register Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C is being clocked by Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP181_AVALON_ST_OUTPUT:dout\|startofpacket" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1655313160656 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1655313160656 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP181_AVALON_ST_OUTPUT:dout|startofpacket"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C " "Node: Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[10\]~41 Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C " "Latch Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[10\]~41 is being clocked by Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1655313160656 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1655313160656 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|V_C"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK " "Node: Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|I2C_VCM_Controller:u0\|SD_COUNTER\[0\] Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK " "Register Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|I2C_VCM_Controller:u0\|SD_COUNTER\[0\] is being clocked by Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1655313160656 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1655313160656 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|mI2C_CTRL_CLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1655313160690 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1655313160690 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1655313160690 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.002 " "Worst-case setup slack is 4.002" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313160789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313160789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.002               0.000 clk_dram_ext  " "    4.002               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313160789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.072               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\]  " "    4.072               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313160789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.430               0.000 MAX10_CLK2_50  " "   11.430               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313160789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.374               0.000 MIPI_PIXEL_CLK  " "   13.374               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313160789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.626               0.000 MAX10_CLK1_50  " "   13.626               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313160789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.846               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\]  " "   35.846               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313160789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.279               0.000 altera_reserved_tck  " "   48.279               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313160789 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655313160789 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.117 " "Worst-case hold slack is 0.117" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313160890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313160890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.117               0.000 MAX10_CLK1_50  " "    0.117               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313160890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 altera_reserved_tck  " "    0.147               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313160890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\]  " "    0.147               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313160890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\]  " "    0.149               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313160890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 MAX10_CLK2_50  " "    0.152               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313160890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.165               0.000 MIPI_PIXEL_CLK  " "    0.165               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313160890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.838               0.000 clk_dram_ext  " "    1.838               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313160890 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655313160890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.387 " "Worst-case recovery slack is 6.387" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313160945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313160945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.387               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\]  " "    6.387               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313160945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.805               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\]  " "    6.805               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313160945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.953               0.000 MAX10_CLK1_50  " "    6.953               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313160945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   38.452               0.000 MIPI_PIXEL_CLK  " "   38.452               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313160945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.092               0.000 altera_reserved_tck  " "   49.092               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313160945 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655313160945 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.406 " "Worst-case removal slack is 0.406" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313161008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313161008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.406               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\]  " "    0.406               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313161008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.410               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\]  " "    0.410               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313161008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.413               0.000 altera_reserved_tck  " "    0.413               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313161008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.483               0.000 MAX10_CLK1_50  " "    0.483               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313161008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.899               0.000 MIPI_PIXEL_CLK  " "    0.899               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313161008 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655313161008 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.000 " "Worst-case minimum pulse width slack is 2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313161031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313161031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 clk_dram_ext  " "    2.000               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313161031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    2.000               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313161031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.713               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\]  " "    4.713               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313161031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.263               0.000 MAX10_CLK1_50  " "    9.263               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313161031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.331               0.000 MAX10_CLK2_50  " "    9.331               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313161031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.173               0.000 MIPI_PIXEL_CLK  " "   19.173               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313161031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.729               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\]  " "   19.729               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313161031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.414               0.000 altera_reserved_tck  " "   49.414               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313161031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655313161031 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655313161031 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 81 synchronizer chains. " "Report Metastability: Found 81 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655313161168 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655313161168 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 81 " "Number of Synchronizer Chains Found: 81" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655313161168 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655313161168 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.222 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.222" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655313161168 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 16.747 ns " "Worst Case Available Settling Time: 16.747 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655313161168 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655313161168 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655313161168 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655313161168 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655313161168 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655313161168 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1655313161168 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1655313162158 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1655313162159 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 93 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 93 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1244 " "Peak virtual memory: 1244 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655313162304 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 15 18:12:42 2022 " "Processing ended: Wed Jun 15 18:12:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655313162304 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655313162304 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655313162304 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1655313162304 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 544 s " "Quartus Prime Full Compilation was successful. 0 errors, 544 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1655313162548 ""}
