# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do SCP_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/iliescua/Desktop/CE1921/SCP/regfile.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:52 on Apr 29,2018
# vcom -reportprogress 300 -93 -work work C:/Users/iliescua/Desktop/CE1921/SCP/regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity regfile
# -- Compiling architecture bdf_type of regfile
# End time: 14:29:52 on Apr 29,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/iliescua/Desktop/CE1921/SCP/reg32.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:52 on Apr 29,2018
# vcom -reportprogress 300 -93 -work work C:/Users/iliescua/Desktop/CE1921/SCP/reg32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reg32
# -- Compiling architecture Behavioral of reg32
# End time: 14:29:52 on Apr 29,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/iliescua/Desktop/CE1921/SCP/bmux16to1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:52 on Apr 29,2018
# vcom -reportprogress 300 -93 -work work C:/Users/iliescua/Desktop/CE1921/SCP/bmux16to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity bmux16to1
# -- Compiling architecture Dataflow of bmux16to1
# ** Error: C:/Users/iliescua/Desktop/CE1921/SCP/bmux16to1.vhd(16): (vcom-1339) Selected signal assignment choices cover only 16 out of 6561 cases.
# ** Error: C:/Users/iliescua/Desktop/CE1921/SCP/bmux16to1.vhd(33): VHDL Compiler exiting
# End time: 14:29:52 on Apr 29,2018, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./SCP_run_msim_rtl_vhdl.do line 10
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/Users/iliescua/Desktop/CE1921/SCP/bmux16to1.vhd}"
