verilog xil_defaultlib "../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/acf8/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/acf8/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/acf8/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_axis_subset_converter_0_1/hdl/tdata_design_1_axis_subset_converter_0_1.v" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/acf8/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_axis_subset_converter_0_1/hdl/tuser_design_1_axis_subset_converter_0_1.v" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/acf8/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_axis_subset_converter_0_1/hdl/tstrb_design_1_axis_subset_converter_0_1.v" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/acf8/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_axis_subset_converter_0_1/hdl/tkeep_design_1_axis_subset_converter_0_1.v" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/acf8/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_axis_subset_converter_0_1/hdl/tid_design_1_axis_subset_converter_0_1.v" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/acf8/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_axis_subset_converter_0_1/hdl/tdest_design_1_axis_subset_converter_0_1.v" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/acf8/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_axis_subset_converter_0_1/hdl/tlast_design_1_axis_subset_converter_0_1.v" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/acf8/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_axis_subset_converter_0_1/hdl/top_design_1_axis_subset_converter_0_1.v" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/acf8/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_axis_subset_converter_0_1/sim/design_1_axis_subset_converter_0_1.v" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/acf8/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_gnd_1/sim/design_1_gnd_1.v" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/acf8/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_v_axi4s_vid_out_0_1/sim/design_1_v_axi4s_vid_out_0_1.v" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/acf8/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/0131/hdl/verilog/CrappyButFreeChromaResampler.v" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/acf8/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_v_cresample_0_1/sim/design_1_v_cresample_0_1.v" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/acf8/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_vcc_1/sim/design_1_vcc_1.v" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/acf8/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/acf8/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/hdl/design_1.v" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/acf8/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/15ee/hdl/verilog/getVal.v" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/acf8/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/15ee/hdl/verilog/sobel_filter.v" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/acf8/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/15ee/hdl/verilog/sobel_filter_AXILiteS_s_axi.v" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/acf8/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/15ee/hdl/verilog/sobel_filter_gmem2_m_axi.v" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/acf8/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/15ee/hdl/verilog/sobel_filter_gmem_m_axi.v" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/acf8/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/15ee/hdl/verilog/sobel_filter_mac_bkb.v" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/acf8/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/15ee/hdl/verilog/sobel_filter_x_op.v" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/acf8/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/15ee/hdl/verilog/sobel_filter_y_op.v" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/acf8/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_sobel_filter_0_4/sim/design_1_sobel_filter_0_4.v" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/acf8/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/bd_afc3.v" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/acf8/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/sim/bd_afc3_s00a2s_0.sv" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/acf8/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/sim/bd_afc3_m00s2a_0.sv" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/acf8/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/sim/bd_afc3_m00e_0.sv" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/acf8/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/sim/bd_afc3_sarn_0.sv" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/acf8/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/sim/bd_afc3_srn_0.sv" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/acf8/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/sim/bd_afc3_sawn_0.sv" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/acf8/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/sim/bd_afc3_swn_0.sv" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/acf8/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/sim/bd_afc3_sbn_0.sv" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/acf8/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/sim/bd_afc3_s00mmu_0.sv" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/acf8/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/sim/bd_afc3_s00tr_0.sv" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/acf8/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/sim/bd_afc3_s00sic_0.sv" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/acf8/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/sim/bd_afc3_one_0.v" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/acf8/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_axi_smc_0/sim/design_1_axi_smc_0.v" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/acf8/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/hdl/bd_a878.v" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/acf8/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_5/sim/bd_a878_s00a2s_0.sv" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/acf8/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_11/sim/bd_a878_m00s2a_0.sv" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/acf8/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_12/sim/bd_a878_m00e_0.sv" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/acf8/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_6/sim/bd_a878_sarn_0.sv" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/acf8/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_7/sim/bd_a878_srn_0.sv" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/acf8/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_8/sim/bd_a878_sawn_0.sv" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/acf8/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_9/sim/bd_a878_swn_0.sv" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/acf8/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_10/sim/bd_a878_sbn_0.sv" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/acf8/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_2/sim/bd_a878_s00mmu_0.sv" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/acf8/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_3/sim/bd_a878_s00tr_0.sv" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/acf8/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_4/sim/bd_a878_s00sic_0.sv" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/acf8/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_0/sim/bd_a878_one_0.v" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/acf8/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_axi_smc_1_0/sim/design_1_axi_smc_1_0.v" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/acf8/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/acf8/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_cc_0/sim/design_1_auto_cc_0.v" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/acf8/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/acf8/hdl" --include "../../../../TP4.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "glbl.v"
nosort
