// Seed: 529602512
module module_0 (
    input supply1 id_0,
    output supply0 id_1,
    input supply1 id_2,
    input tri id_3,
    input wor id_4,
    input tri1 id_5,
    output tri id_6
);
  assign id_6 = 1'd0;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 id_1,
    output supply0 id_2,
    input wor id_3,
    output uwire id_4,
    input wor id_5,
    input uwire id_6
);
  logic [7:0] id_8;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_5,
      id_0,
      id_6,
      id_6,
      id_4
  );
  assign id_8[1] = id_8;
  wire id_9;
  ;
  wire [1 : 1] id_10;
endmodule
