$date
	Tue Apr  5 08:05:55 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module MUX_tb $end
$var wire 8 ! output_mux [7:0] $end
$var reg 8 " input_1 [7:0] $end
$var reg 8 # input_2 [7:0] $end
$var reg 1 $ select_mux $end
$scope module m1 $end
$var wire 8 % input_1 [7:0] $end
$var wire 8 & input_2 [7:0] $end
$var wire 1 $ select_mux $end
$var reg 8 ' output_mux [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
bx &
bx %
x$
bx #
bx "
bx !
$end
#1
b1100111 !
b1100111 '
0$
b1100000 #
b1100000 &
b1100111 "
b1100111 %
#6
b1100000 !
b1100000 '
1$
#11
