// Seed: 202804463
module module_0 (
    input  tri   id_0,
    input  tri   id_1,
    input  wand  id_2,
    output wire  id_3,
    input  uwire id_4
);
  assign id_3 = id_0;
  module_2 modCall_1 (
      id_3,
      id_3
  );
endmodule
module module_1 (
    output tri id_0,
    input wire id_1,
    input tri0 id_2,
    input tri0 id_3,
    input tri id_4,
    output uwire id_5,
    input tri1 id_6,
    input supply1 id_7
);
  wire id_9 = |1;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_0,
      id_3
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    output uwire id_0,
    output tri   id_1
);
  assign module_0.id_0 = 0;
  wire id_3 = id_3;
  tri0 id_4;
  wire id_6;
  assign id_4 = 1;
  assign id_5 = 1;
endmodule
