#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000200d3642db0 .scope module, "SimpleRISC_Processor" "SimpleRISC_Processor" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_00000200d3730088 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000200d36f2470_0 .net/2u *"_ivl_0", 31 0, L_00000200d3730088;  1 drivers
v00000200d36f25b0_0 .net *"_ivl_11", 0 0, L_00000200d36f6cf0;  1 drivers
v00000200d36f2ab0_0 .net *"_ivl_12", 15 0, L_00000200d36f6f70;  1 drivers
v00000200d36f28d0_0 .net *"_ivl_15", 15 0, L_00000200d36f7a10;  1 drivers
L_00000200d3730160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000200d36f2fb0_0 .net/2u *"_ivl_18", 1 0, L_00000200d3730160;  1 drivers
v00000200d36f2290_0 .net *"_ivl_20", 0 0, L_00000200d36f7dd0;  1 drivers
L_00000200d37301a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000200d36f3870_0 .net/2u *"_ivl_22", 1 0, L_00000200d37301a8;  1 drivers
v00000200d36f3b90_0 .net *"_ivl_24", 0 0, L_00000200d36f7650;  1 drivers
L_00000200d37301f0 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v00000200d36f2650_0 .net *"_ivl_26", 31 0, L_00000200d37301f0;  1 drivers
v00000200d36f26f0_0 .net *"_ivl_28", 31 0, L_00000200d36f7790;  1 drivers
L_00000200d37302c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000200d36f2330_0 .net/2u *"_ivl_32", 1 0, L_00000200d37302c8;  1 drivers
v00000200d36f39b0_0 .net *"_ivl_34", 0 0, L_00000200d36f7d30;  1 drivers
L_00000200d3730310 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000200d36f3c30_0 .net/2u *"_ivl_36", 1 0, L_00000200d3730310;  1 drivers
v00000200d36f32d0_0 .net *"_ivl_38", 0 0, L_00000200d36f7f10;  1 drivers
L_00000200d3730358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000200d36f2bf0_0 .net/2u *"_ivl_40", 1 0, L_00000200d3730358;  1 drivers
v00000200d36f2970_0 .net *"_ivl_42", 0 0, L_00000200d36f8050;  1 drivers
L_00000200d37303a0 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v00000200d36f2c90_0 .net *"_ivl_44", 31 0, L_00000200d37303a0;  1 drivers
v00000200d36f2d30_0 .net *"_ivl_46", 31 0, L_00000200d36f80f0;  1 drivers
v00000200d36f3a50_0 .net *"_ivl_48", 31 0, L_00000200d36f8190;  1 drivers
L_00000200d37303e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000200d36f20b0_0 .net/2u *"_ivl_52", 1 0, L_00000200d37303e8;  1 drivers
v00000200d36f3370_0 .net *"_ivl_54", 0 0, L_00000200d37088b0;  1 drivers
v00000200d36f3690_0 .net *"_ivl_57", 4 0, L_00000200d37098f0;  1 drivers
L_00000200d3730430 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000200d36f2dd0_0 .net/2u *"_ivl_58", 1 0, L_00000200d3730430;  1 drivers
v00000200d36f2510_0 .net *"_ivl_60", 0 0, L_00000200d37093f0;  1 drivers
v00000200d36f2f10_0 .net *"_ivl_63", 4 0, L_00000200d3709df0;  1 drivers
L_00000200d3730478 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000200d36f3230_0 .net/2u *"_ivl_64", 1 0, L_00000200d3730478;  1 drivers
v00000200d36f3050_0 .net *"_ivl_66", 0 0, L_00000200d370a1b0;  1 drivers
L_00000200d37304c0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000200d36f2150_0 .net/2u *"_ivl_68", 4 0, L_00000200d37304c0;  1 drivers
L_00000200d3730508 .functor BUFT 1, C4<xxxxx>, C4<0>, C4<0>, C4<0>;
v00000200d36f3190_0 .net *"_ivl_70", 4 0, L_00000200d3730508;  1 drivers
v00000200d36f3af0_0 .net *"_ivl_72", 4 0, L_00000200d3708810;  1 drivers
v00000200d36f34b0_0 .net *"_ivl_74", 4 0, L_00000200d3709c10;  1 drivers
v00000200d36f35f0_0 .net *"_ivl_80", 31 0, L_00000200d370a390;  1 drivers
v00000200d36f3730_0 .net "alu_control", 3 0, v00000200d369a340_0;  1 drivers
v00000200d36f37d0_0 .net "alu_in2", 31 0, L_00000200d36f6b10;  1 drivers
v00000200d36f8230_0 .net "alu_out", 31 0, v00000200d369b740_0;  1 drivers
v00000200d36f7290_0 .net "alu_src", 1 0, v00000200d369a980_0;  1 drivers
v00000200d36f7470_0 .net "branch", 0 0, v00000200d369a5c0_0;  1 drivers
v00000200d36f6d90_0 .net "branch_target", 31 0, L_00000200d370a6b0;  1 drivers
o00000200d36a0b38 .functor BUFZ 1, C4<z>; HiZ drive
v00000200d36f8370_0 .net "clk", 0 0, o00000200d36a0b38;  0 drivers
v00000200d36f82d0_0 .net "imm_ext", 31 0, L_00000200d36f7010;  1 drivers
v00000200d36f6890_0 .net "instruction", 31 0, L_00000200d368d030;  1 drivers
v00000200d36f6930_0 .net "isRet", 0 0, v00000200d369aca0_0;  1 drivers
v00000200d36f7bf0_0 .net "jump", 0 0, v00000200d369b240_0;  1 drivers
v00000200d36f7c90_0 .net "mem_data_out", 31 0, L_00000200d36f7b50;  1 drivers
v00000200d36f70b0_0 .net "mem_read", 0 0, v00000200d369b1a0_0;  1 drivers
v00000200d36f6bb0_0 .net "mem_to_reg", 1 0, v00000200d369bb00_0;  1 drivers
v00000200d36f8410_0 .net "mem_write", 0 0, v00000200d369aa20_0;  1 drivers
v00000200d36f84b0_0 .net "next_pc", 31 0, L_00000200d3708c70;  1 drivers
v00000200d36f6c50_0 .net "pc", 31 0, v00000200d3671000_0;  1 drivers
v00000200d36f8690_0 .net "pc_plus4", 31 0, L_00000200d36f7e70;  1 drivers
v00000200d36f6e30_0 .net "reg_data1", 31 0, L_00000200d368d500;  1 drivers
v00000200d36f8550_0 .net "reg_data2", 31 0, L_00000200d368cd20;  1 drivers
v00000200d36f85f0_0 .net "reg_dst", 1 0, v00000200d369b380_0;  1 drivers
v00000200d36f7150_0 .net "reg_write", 0 0, v00000200d369ade0_0;  1 drivers
v00000200d36f69d0_0 .net "reg_write_dest", 4 0, L_00000200d3708950;  1 drivers
o00000200d36a0e38 .functor BUFZ 1, C4<z>; HiZ drive
v00000200d36f6a70_0 .net "reset", 0 0, o00000200d36a0e38;  0 drivers
v00000200d36f71f0_0 .net "write_data", 31 0, L_00000200d3709d50;  1 drivers
L_00000200d36f7e70 .arith/sum 32, v00000200d3671000_0, L_00000200d3730088;
L_00000200d36f78d0 .part L_00000200d368d030, 24, 8;
L_00000200d36f6ed0 .part L_00000200d368d030, 19, 5;
L_00000200d36f67f0 .part L_00000200d368d030, 14, 5;
L_00000200d36f6cf0 .part L_00000200d368d030, 15, 1;
LS_00000200d36f6f70_0_0 .concat [ 1 1 1 1], L_00000200d36f6cf0, L_00000200d36f6cf0, L_00000200d36f6cf0, L_00000200d36f6cf0;
LS_00000200d36f6f70_0_4 .concat [ 1 1 1 1], L_00000200d36f6cf0, L_00000200d36f6cf0, L_00000200d36f6cf0, L_00000200d36f6cf0;
LS_00000200d36f6f70_0_8 .concat [ 1 1 1 1], L_00000200d36f6cf0, L_00000200d36f6cf0, L_00000200d36f6cf0, L_00000200d36f6cf0;
LS_00000200d36f6f70_0_12 .concat [ 1 1 1 1], L_00000200d36f6cf0, L_00000200d36f6cf0, L_00000200d36f6cf0, L_00000200d36f6cf0;
L_00000200d36f6f70 .concat [ 4 4 4 4], LS_00000200d36f6f70_0_0, LS_00000200d36f6f70_0_4, LS_00000200d36f6f70_0_8, LS_00000200d36f6f70_0_12;
L_00000200d36f7a10 .part L_00000200d368d030, 0, 16;
L_00000200d36f7010 .concat [ 16 16 0 0], L_00000200d36f7a10, L_00000200d36f6f70;
L_00000200d36f7dd0 .cmp/eq 2, v00000200d369a980_0, L_00000200d3730160;
L_00000200d36f7650 .cmp/eq 2, v00000200d369a980_0, L_00000200d37301a8;
L_00000200d36f7790 .functor MUXZ 32, L_00000200d37301f0, L_00000200d36f7010, L_00000200d36f7650, C4<>;
L_00000200d36f6b10 .functor MUXZ 32, L_00000200d36f7790, L_00000200d368cd20, L_00000200d36f7dd0, C4<>;
L_00000200d36f7d30 .cmp/eq 2, v00000200d369bb00_0, L_00000200d37302c8;
L_00000200d36f7f10 .cmp/eq 2, v00000200d369bb00_0, L_00000200d3730310;
L_00000200d36f8050 .cmp/eq 2, v00000200d369bb00_0, L_00000200d3730358;
L_00000200d36f80f0 .functor MUXZ 32, L_00000200d37303a0, L_00000200d36f7e70, L_00000200d36f8050, C4<>;
L_00000200d36f8190 .functor MUXZ 32, L_00000200d36f80f0, L_00000200d36f7b50, L_00000200d36f7f10, C4<>;
L_00000200d3709d50 .functor MUXZ 32, L_00000200d36f8190, v00000200d369b740_0, L_00000200d36f7d30, C4<>;
L_00000200d37088b0 .cmp/eq 2, v00000200d369b380_0, L_00000200d37303e8;
L_00000200d37098f0 .part L_00000200d368d030, 14, 5;
L_00000200d37093f0 .cmp/eq 2, v00000200d369b380_0, L_00000200d3730430;
L_00000200d3709df0 .part L_00000200d368d030, 9, 5;
L_00000200d370a1b0 .cmp/eq 2, v00000200d369b380_0, L_00000200d3730478;
L_00000200d3708810 .functor MUXZ 5, L_00000200d3730508, L_00000200d37304c0, L_00000200d370a1b0, C4<>;
L_00000200d3709c10 .functor MUXZ 5, L_00000200d3708810, L_00000200d3709df0, L_00000200d37093f0, C4<>;
L_00000200d3708950 .functor MUXZ 5, L_00000200d3709c10, L_00000200d37098f0, L_00000200d37088b0, C4<>;
L_00000200d370a6b0 .arith/sum 32, v00000200d3671000_0, L_00000200d36f7010;
L_00000200d370a390 .functor MUXZ 32, L_00000200d36f7e70, L_00000200d370a6b0, v00000200d369a5c0_0, C4<>;
L_00000200d3708c70 .functor MUXZ 32, L_00000200d370a390, L_00000200d368d500, v00000200d369aca0_0, C4<>;
S_00000200d3642f40 .scope module, "alu" "ALU" 2 66, 3 1 0, S_00000200d3642db0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "alu_control";
    .port_info 3 /OUTPUT 32 "result";
v00000200d369ba60_0 .net "a", 31 0, L_00000200d368d500;  alias, 1 drivers
v00000200d369b100_0 .net "alu_control", 3 0, v00000200d369a340_0;  alias, 1 drivers
v00000200d369a2a0_0 .net "b", 31 0, L_00000200d36f6b10;  alias, 1 drivers
v00000200d369b740_0 .var "result", 31 0;
E_00000200d36990d0 .event anyedge, v00000200d369b100_0, v00000200d369ba60_0, v00000200d369a2a0_0;
S_00000200d367f190 .scope module, "cu" "ControlUnit" 2 31, 4 1 0, S_00000200d3642db0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "opcode";
    .port_info 1 /OUTPUT 2 "reg_dst";
    .port_info 2 /OUTPUT 2 "alu_src";
    .port_info 3 /OUTPUT 2 "mem_to_reg";
    .port_info 4 /OUTPUT 1 "reg_write";
    .port_info 5 /OUTPUT 1 "mem_read";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "branch";
    .port_info 8 /OUTPUT 1 "jump";
    .port_info 9 /OUTPUT 1 "isRet";
    .port_info 10 /OUTPUT 4 "alu_control";
v00000200d369a340_0 .var "alu_control", 3 0;
v00000200d369a980_0 .var "alu_src", 1 0;
v00000200d369a5c0_0 .var "branch", 0 0;
v00000200d369aca0_0 .var "isRet", 0 0;
v00000200d369b240_0 .var "jump", 0 0;
v00000200d369b1a0_0 .var "mem_read", 0 0;
v00000200d369bb00_0 .var "mem_to_reg", 1 0;
v00000200d369aa20_0 .var "mem_write", 0 0;
v00000200d369b2e0_0 .net "opcode", 7 0, L_00000200d36f78d0;  1 drivers
v00000200d369b380_0 .var "reg_dst", 1 0;
v00000200d369ade0_0 .var "reg_write", 0 0;
E_00000200d3698890 .event anyedge, v00000200d369b2e0_0;
S_00000200d367f320 .scope module, "dmem" "DataMemory" 2 74, 5 1 0, S_00000200d3642db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "addr";
    .port_info 2 /INPUT 32 "write_data";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /INPUT 1 "mem_write";
    .port_info 5 /OUTPUT 32 "read_data";
v00000200d369bc40_0 .net *"_ivl_0", 31 0, L_00000200d36f7ab0;  1 drivers
v00000200d369aac0_0 .net *"_ivl_3", 7 0, L_00000200d36f7830;  1 drivers
v00000200d3699da0_0 .net *"_ivl_4", 9 0, L_00000200d36f7970;  1 drivers
L_00000200d3730238 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000200d369b560_0 .net *"_ivl_7", 1 0, L_00000200d3730238;  1 drivers
L_00000200d3730280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000200d369ab60_0 .net/2u *"_ivl_8", 31 0, L_00000200d3730280;  1 drivers
v00000200d369a480_0 .net "addr", 31 0, v00000200d369b740_0;  alias, 1 drivers
v00000200d369ad40_0 .net "clk", 0 0, o00000200d36a0b38;  alias, 0 drivers
v00000200d3699ee0_0 .net "mem_read", 0 0, v00000200d369b1a0_0;  alias, 1 drivers
v00000200d369b420_0 .net "mem_write", 0 0, v00000200d369aa20_0;  alias, 1 drivers
v00000200d369a520 .array "memory", 255 0, 31 0;
v00000200d369b6a0_0 .net "read_data", 31 0, L_00000200d36f7b50;  alias, 1 drivers
v00000200d369a200_0 .net "write_data", 31 0, L_00000200d368cd20;  alias, 1 drivers
E_00000200d3698e90 .event posedge, v00000200d369ad40_0;
L_00000200d36f7ab0 .array/port v00000200d369a520, L_00000200d36f7970;
L_00000200d36f7830 .part v00000200d369b740_0, 2, 8;
L_00000200d36f7970 .concat [ 8 2 0 0], L_00000200d36f7830, L_00000200d3730238;
L_00000200d36f7b50 .functor MUXZ 32, L_00000200d3730280, L_00000200d36f7ab0, v00000200d369b1a0_0, C4<>;
S_00000200d367f4b0 .scope module, "imem" "InstructionMemory" 2 23, 6 1 0, S_00000200d3642db0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instruction";
L_00000200d368d030 .functor BUFZ 32, L_00000200d36f7330, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000200d3699f80_0 .net *"_ivl_0", 31 0, L_00000200d36f7330;  1 drivers
v00000200d369ae80_0 .net *"_ivl_3", 7 0, L_00000200d36f7510;  1 drivers
v00000200d369a0c0_0 .net "addr", 31 0, v00000200d3671000_0;  alias, 1 drivers
v00000200d369a020_0 .net "instruction", 31 0, L_00000200d368d030;  alias, 1 drivers
v00000200d369b7e0 .array "memory", 15 0, 31 0;
L_00000200d36f7330 .array/port v00000200d369b7e0, L_00000200d36f7510;
L_00000200d36f7510 .part v00000200d3671000_0, 2, 8;
S_00000200d3689900 .scope module, "pc_reg" "PC" 2 15, 7 1 0, S_00000200d3642db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "next_pc";
    .port_info 3 /OUTPUT 32 "pc";
v00000200d369a660_0 .net "clk", 0 0, o00000200d36a0b38;  alias, 0 drivers
v00000200d369ac00_0 .net "next_pc", 31 0, L_00000200d3708c70;  alias, 1 drivers
v00000200d3671000_0 .var "pc", 31 0;
v00000200d36f1e30_0 .net "reset", 0 0, o00000200d36a0e38;  alias, 0 drivers
E_00000200d3698d50 .event posedge, v00000200d36f1e30_0, v00000200d369ad40_0;
S_00000200d36f3df0 .scope module, "rf" "RegisterFile" 2 46, 8 1 0, S_00000200d3642db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reg_write";
    .port_info 2 /INPUT 5 "rs";
    .port_info 3 /INPUT 5 "rt";
    .port_info 4 /INPUT 5 "rd";
    .port_info 5 /INPUT 32 "write_data";
    .port_info 6 /OUTPUT 32 "reg_data1";
    .port_info 7 /OUTPUT 32 "reg_data2";
L_00000200d368d500 .functor BUFZ 32, L_00000200d36f73d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000200d368cd20 .functor BUFZ 32, L_00000200d36f7fb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000200d36f23d0_0 .net *"_ivl_0", 31 0, L_00000200d36f73d0;  1 drivers
v00000200d36f2a10_0 .net *"_ivl_10", 6 0, L_00000200d36f76f0;  1 drivers
L_00000200d3730118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000200d36f3cd0_0 .net *"_ivl_13", 1 0, L_00000200d3730118;  1 drivers
v00000200d36f30f0_0 .net *"_ivl_2", 6 0, L_00000200d36f75b0;  1 drivers
L_00000200d37300d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000200d36f2b50_0 .net *"_ivl_5", 1 0, L_00000200d37300d0;  1 drivers
v00000200d36f1f70_0 .net *"_ivl_8", 31 0, L_00000200d36f7fb0;  1 drivers
v00000200d36f1ed0_0 .net "clk", 0 0, o00000200d36a0b38;  alias, 0 drivers
v00000200d36f2010_0 .net "rd", 4 0, L_00000200d3708950;  alias, 1 drivers
v00000200d36f3410_0 .net "reg_data1", 31 0, L_00000200d368d500;  alias, 1 drivers
v00000200d36f2e70_0 .net "reg_data2", 31 0, L_00000200d368cd20;  alias, 1 drivers
v00000200d36f21f0_0 .net "reg_write", 0 0, v00000200d369ade0_0;  alias, 1 drivers
v00000200d36f3910 .array "registers", 31 0, 31 0;
v00000200d36f2830_0 .net "rs", 4 0, L_00000200d36f6ed0;  1 drivers
v00000200d36f2790_0 .net "rt", 4 0, L_00000200d36f67f0;  1 drivers
v00000200d36f3550_0 .net "write_data", 31 0, L_00000200d3709d50;  alias, 1 drivers
L_00000200d36f73d0 .array/port v00000200d36f3910, L_00000200d36f75b0;
L_00000200d36f75b0 .concat [ 5 2 0 0], L_00000200d36f6ed0, L_00000200d37300d0;
L_00000200d36f7fb0 .array/port v00000200d36f3910, L_00000200d36f76f0;
L_00000200d36f76f0 .concat [ 5 2 0 0], L_00000200d36f67f0, L_00000200d3730118;
    .scope S_00000200d3689900;
T_0 ;
    %wait E_00000200d3698d50;
    %load/vec4 v00000200d36f1e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000200d3671000_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000200d369ac00_0;
    %assign/vec4 v00000200d3671000_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000200d367f4b0;
T_1 ;
    %vpi_call 6 6 "$readmemh", "instructions.mem", v00000200d369b7e0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_00000200d367f190;
T_2 ;
    %wait E_00000200d3698890;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000200d369b380_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000200d369a980_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000200d369bb00_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000200d369ade0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000200d369b1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000200d369aa20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000200d369a5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000200d369b240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000200d369aca0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000200d369a340_0, 0, 4;
    %load/vec4 v00000200d369b2e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %jmp T_2.7;
T_2.0 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000200d369b380_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000200d369a980_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000200d369a340_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000200d369ade0_0, 0, 1;
    %jmp T_2.7;
T_2.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000200d369b380_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000200d369a980_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000200d369a340_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000200d369ade0_0, 0, 1;
    %jmp T_2.7;
T_2.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000200d369b380_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000200d369a980_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000200d369a340_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000200d369b1a0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000200d369bb00_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000200d369ade0_0, 0, 1;
    %jmp T_2.7;
T_2.3 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000200d369a980_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000200d369a340_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000200d369aa20_0, 0, 1;
    %jmp T_2.7;
T_2.4 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000200d369a340_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000200d369a5c0_0, 0, 1;
    %jmp T_2.7;
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000200d369b240_0, 0, 1;
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000200d369aca0_0, 0, 1;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000200d36f3df0;
T_3 ;
    %wait E_00000200d3698e90;
    %load/vec4 v00000200d36f21f0_0;
    %load/vec4 v00000200d36f2010_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v00000200d36f3550_0;
    %load/vec4 v00000200d36f2010_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200d36f3910, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000200d3642f40;
T_4 ;
    %wait E_00000200d36990d0;
    %load/vec4 v00000200d369b100_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000200d369b740_0, 0, 32;
    %jmp T_4.6;
T_4.0 ;
    %load/vec4 v00000200d369ba60_0;
    %load/vec4 v00000200d369a2a0_0;
    %add;
    %store/vec4 v00000200d369b740_0, 0, 32;
    %jmp T_4.6;
T_4.1 ;
    %load/vec4 v00000200d369ba60_0;
    %load/vec4 v00000200d369a2a0_0;
    %sub;
    %store/vec4 v00000200d369b740_0, 0, 32;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v00000200d369ba60_0;
    %load/vec4 v00000200d369a2a0_0;
    %and;
    %store/vec4 v00000200d369b740_0, 0, 32;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v00000200d369ba60_0;
    %load/vec4 v00000200d369a2a0_0;
    %or;
    %store/vec4 v00000200d369b740_0, 0, 32;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v00000200d369ba60_0;
    %load/vec4 v00000200d369a2a0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.8, 8;
T_4.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.8, 8;
 ; End of false expr.
    %blend;
T_4.8;
    %store/vec4 v00000200d369b740_0, 0, 32;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000200d367f320;
T_5 ;
    %wait E_00000200d3698e90;
    %load/vec4 v00000200d369b420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000200d369a200_0;
    %load/vec4 v00000200d369a480_0;
    %parti/s 8, 2, 3;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200d369a520, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "SimpleRISC_Processor.v";
    "ALU.v";
    "ControlUnit.v";
    "DataMemory.v";
    "InstructionMemory.v";
    "PC.v";
    "RegisterFile.v";
