Analysis & Synthesis report for counter_schematic_top
Thu Jan 14 18:48:20 2016
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Source assignments for sld_signaltap:auto_signaltap_0
  6. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
  7. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                             ;
+-----------------------------+--------------------------------------------+
; Analysis & Synthesis Status ; Failed - Thu Jan 14 18:48:20 2016          ;
; Quartus II 64-Bit Version   ; 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name               ; counter_schematic_top                      ;
; Top-level Entity Name       ; count_down_schematic                       ;
; Family                      ; Cyclone V                                  ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                  ;
; Total registers             ; N/A until Partition Merge                  ;
; Total pins                  ; N/A until Partition Merge                  ;
; Total virtual pins          ; N/A until Partition Merge                  ;
; Total block memory bits     ; N/A until Partition Merge                  ;
; Total PLLs                  ; N/A until Partition Merge                  ;
; Total DLLs                  ; N/A until Partition Merge                  ;
+-----------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                  ;
+---------------------------------------------------------------------------------+----------------------+-----------------------+
; Option                                                                          ; Setting              ; Default Value         ;
+---------------------------------------------------------------------------------+----------------------+-----------------------+
; Device                                                                          ; 5CSEMA5F31C6         ;                       ;
; Top-level entity name                                                           ; count_down_schematic ; counter_schematic_top ;
; Family name                                                                     ; Cyclone V            ; Cyclone V             ;
; Use smart compilation                                                           ; Off                  ; Off                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                   ; On                    ;
; Enable compact report table                                                     ; Off                  ; Off                   ;
; Restructure Multiplexers                                                        ; Auto                 ; Auto                  ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                  ; Off                   ;
; Create Debugging Nodes for IP Cores                                             ; Off                  ; Off                   ;
; Preserve fewer node names                                                       ; On                   ; On                    ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                  ; Off                   ;
; Verilog Version                                                                 ; Verilog_2001         ; Verilog_2001          ;
; VHDL Version                                                                    ; VHDL_1993            ; VHDL_1993             ;
; State Machine Processing                                                        ; Auto                 ; Auto                  ;
; Safe State Machine                                                              ; Off                  ; Off                   ;
; Extract Verilog State Machines                                                  ; On                   ; On                    ;
; Extract VHDL State Machines                                                     ; On                   ; On                    ;
; Ignore Verilog initial constructs                                               ; Off                  ; Off                   ;
; Iteration limit for constant Verilog loops                                      ; 5000                 ; 5000                  ;
; Iteration limit for non-constant Verilog loops                                  ; 250                  ; 250                   ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                   ; On                    ;
; Infer RAMs from Raw Logic                                                       ; On                   ; On                    ;
; Parallel Synthesis                                                              ; On                   ; On                    ;
; DSP Block Balancing                                                             ; Auto                 ; Auto                  ;
; NOT Gate Push-Back                                                              ; On                   ; On                    ;
; Power-Up Don't Care                                                             ; On                   ; On                    ;
; Remove Redundant Logic Cells                                                    ; Off                  ; Off                   ;
; Remove Duplicate Registers                                                      ; On                   ; On                    ;
; Ignore CARRY Buffers                                                            ; Off                  ; Off                   ;
; Ignore CASCADE Buffers                                                          ; Off                  ; Off                   ;
; Ignore GLOBAL Buffers                                                           ; Off                  ; Off                   ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                  ; Off                   ;
; Ignore LCELL Buffers                                                            ; Off                  ; Off                   ;
; Ignore SOFT Buffers                                                             ; On                   ; On                    ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                  ; Off                   ;
; Optimization Technique                                                          ; Balanced             ; Balanced              ;
; Carry Chain Length                                                              ; 70                   ; 70                    ;
; Auto Carry Chains                                                               ; On                   ; On                    ;
; Auto Open-Drain Pins                                                            ; On                   ; On                    ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                  ; Off                   ;
; Auto ROM Replacement                                                            ; On                   ; On                    ;
; Auto RAM Replacement                                                            ; On                   ; On                    ;
; Auto DSP Block Replacement                                                      ; On                   ; On                    ;
; Auto Shift Register Replacement                                                 ; Auto                 ; Auto                  ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                 ; Auto                  ;
; Auto Clock Enable Replacement                                                   ; On                   ; On                    ;
; Strict RAM Replacement                                                          ; Off                  ; Off                   ;
; Allow Synchronous Control Signals                                               ; On                   ; On                    ;
; Force Use of Synchronous Clear Signals                                          ; Off                  ; Off                   ;
; Auto Resource Sharing                                                           ; Off                  ; Off                   ;
; Allow Any RAM Size For Recognition                                              ; Off                  ; Off                   ;
; Allow Any ROM Size For Recognition                                              ; Off                  ; Off                   ;
; Allow Any Shift Register Size For Recognition                                   ; Off                  ; Off                   ;
; Use LogicLock Constraints during Resource Balancing                             ; On                   ; On                    ;
; Ignore translate_off and synthesis_off directives                               ; Off                  ; Off                   ;
; Timing-Driven Synthesis                                                         ; On                   ; On                    ;
; Report Parameter Settings                                                       ; On                   ; On                    ;
; Report Source Assignments                                                       ; On                   ; On                    ;
; Report Connectivity Checks                                                      ; On                   ; On                    ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                  ; Off                   ;
; Synchronization Register Chain Length                                           ; 3                    ; 3                     ;
; PowerPlay Power Optimization                                                    ; Normal compilation   ; Normal compilation    ;
; HDL message level                                                               ; Level2               ; Level2                ;
; Suppress Register Optimization Related Messages                                 ; Off                  ; Off                   ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                 ; 5000                  ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                 ; 5000                  ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                  ; 100                   ;
; Clock MUX Protection                                                            ; On                   ; On                    ;
; Auto Gated Clock Conversion                                                     ; Off                  ; Off                   ;
; Block Design Naming                                                             ; Auto                 ; Auto                  ;
; SDC constraint protection                                                       ; Off                  ; Off                   ;
; Synthesis Effort                                                                ; Auto                 ; Auto                  ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                   ; On                    ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                  ; Off                   ;
; Analysis & Synthesis Message Level                                              ; Medium               ; Medium                ;
; Disable Register Merging Across Hierarchies                                     ; Auto                 ; Auto                  ;
; Resource Aware Inference For Block RAM                                          ; On                   ; On                    ;
; Synthesis Seed                                                                  ; 1                    ; 1                     ;
; Automatic Parallel Synthesis                                                    ; On                   ; On                    ;
; Partial Reconfiguration Bitstream ID                                            ; Off                  ; Off                   ;
+---------------------------------------------------------------------------------+----------------------+-----------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                              ;
+-------------------------------------------------+-----------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                     ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                             ; String         ;
; sld_node_info                                   ; 805334528                                                 ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                         ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                         ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                         ; Signed Integer ;
; sld_data_bits                                   ; 11                                                        ; Untyped        ;
; sld_trigger_bits                                ; 11                                                        ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                        ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                     ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                     ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                         ; Untyped        ;
; sld_sample_depth                                ; 1024                                                      ; Untyped        ;
; sld_segment_size                                ; 1024                                                      ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                      ; Untyped        ;
; sld_state_bits                                  ; 11                                                        ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                         ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                         ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                         ; Signed Integer ;
; sld_trigger_level                               ; 1                                                         ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                         ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                         ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                         ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                         ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                         ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                  ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                         ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                         ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                      ; String         ;
; sld_inversion_mask_length                       ; 57                                                        ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                         ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                 ; String         ;
; sld_state_flow_use_generated                    ; 0                                                         ; Untyped        ;
; sld_current_resource_width                      ; 1                                                         ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                       ; Untyped        ;
; sld_storage_qualifier_bits                      ; 11                                                        ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                         ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                       ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                         ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                     ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                         ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
    Info: Processing started: Thu Jan 14 18:48:16 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off counter_schematic_top -c counter_schematic_top
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file count_down_schematic.bdf
    Info (12023): Found entity 1: count_down_schematic
Info (12021): Found 1 design units, including 1 entities, in source file top_counter_down_schematic_struct.v
    Info (12023): Found entity 1: top_counter_down_schematic_struct
Info (12127): Elaborating entity "count_down_schematic" for the top level hierarchy
Warning (275011): Block or symbol "AND2" of instance "inst13" overlaps another block or symbol
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8784.tdf
    Info (12023): Found entity 1: altsyncram_8784
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_blc.tdf
    Info (12023): Found entity 1: mux_blc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_s8i.tdf
    Info (12023): Found entity 1: cntr_s8i
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_q1j.tdf
    Info (12023): Found entity 1: cntr_q1j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u8i.tdf
    Info (12023): Found entity 1: cntr_u8i
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Error (265013): Can't open SignalTap II Logic Analyzer. Verify that the license file exists and is stored in the correct location. If you are using the Quartus II Web Edition software, you must turn on the TalkBack feature to use the SignalTap II Logic Analyzer.
Error (12154): Can't elaborate inferred hierarchy "sld_hub:auto_hub"
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings
    Error: Peak virtual memory: 673 megabytes
    Error: Processing ended: Thu Jan 14 18:48:21 2016
    Error: Elapsed time: 00:00:05
    Error: Total CPU time (on all processors): 00:00:04


