$version Generated by VerilatedVcd $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 M A $end
  $var wire  1 N B $end
  $var wire  1 O C $end
  $var wire  1 P D $end
  $var wire  1 G clk $end
  $var wire  3 K flip_flop_configuration_word [2:0] $end
  $var wire  6 I input_configuration_word [5:0] $end
  $var wire 16 J lut_configuration_word [15:0] $end
  $var wire  2 L output_configuration_word [1:0] $end
  $var wire  1 H reset $end
  $var wire  1 Q x $end
  $var wire  1 R y $end
  $scope module CLB $end
   $var wire  1 M A $end
   $var wire  1 N B $end
   $var wire  1 O C $end
   $var wire  1 P D $end
   $var wire  3 ( bot_lut_inps [2:0] $end
   $var wire  8 , bot_lut_mask [7:0] $end
   $var wire  1 G clk $end
   $var wire  1 ) f $end
   $var wire  3 K flip_flop_configuration_word [2:0] $end
   $var wire  1 * g $end
   $var wire  3 T ic_bot [2:0] $end
   $var wire  3 S ic_top [2:0] $end
   $var wire  6 I input_configuration_word [5:0] $end
   $var wire  1 # inputs[0] $end
   $var wire  1 $ inputs[1] $end
   $var wire  1 % inputs[2] $end
   $var wire  1 & inputs[3] $end
   $var wire 16 J lut_configuration_word [15:0] $end
   $var wire  2 L output_configuration_word [1:0] $end
   $var wire  1 H reset $end
   $var wire  3 ' top_lut_inps [2:0] $end
   $var wire  8 + top_lut_mask [7:0] $end
   $var wire  1 Q x $end
   $var wire  1 R y $end
   $scope module bot_lut $end
    $var wire  1 - a $end
    $var wire  1 . b $end
    $var wire  1 / c $end
    $var wire  8 , mask [7:0] $end
    $var wire  1 * out $end
    $var wire  1 0 sel2[0] $end
    $var wire  1 1 sel2[1] $end
    $var wire  1 2 sel2[2] $end
    $var wire  1 3 sel2[3] $end
   $upscope $end
   $scope module gen_p1[0] $end
    $scope module p1 $end
     $var wire  1 4 a $end
     $var wire  1 5 b $end
     $var wire  1 G clk $end
     $var wire  1 6 out $end
     $var wire  1 H reset $end
     $var wire  1 U sel $end
     $var wire  1 7 sel_bit $end
    $upscope $end
   $upscope $end
   $scope module gen_p1[1] $end
    $scope module p1 $end
     $var wire  1 5 a $end
     $var wire  1 8 b $end
     $var wire  1 G clk $end
     $var wire  1 9 out $end
     $var wire  1 H reset $end
     $var wire  1 V sel $end
     $var wire  1 : sel_bit $end
    $upscope $end
   $upscope $end
   $scope module gen_p1[2] $end
    $scope module p1 $end
     $var wire  1 8 a $end
     $var wire  1 ; b $end
     $var wire  1 G clk $end
     $var wire  1 < out $end
     $var wire  1 H reset $end
     $var wire  1 W sel $end
     $var wire  1 = sel_bit $end
    $upscope $end
   $upscope $end
   $scope module gen_p2[0] $end
    $scope module p2 $end
     $var wire  1 4 a $end
     $var wire  1 5 b $end
     $var wire  1 G clk $end
     $var wire  1 - out $end
     $var wire  1 H reset $end
     $var wire  1 X sel $end
     $var wire  1 > sel_bit $end
    $upscope $end
   $upscope $end
   $scope module gen_p2[1] $end
    $scope module p2 $end
     $var wire  1 5 a $end
     $var wire  1 8 b $end
     $var wire  1 G clk $end
     $var wire  1 . out $end
     $var wire  1 H reset $end
     $var wire  1 Y sel $end
     $var wire  1 ? sel_bit $end
    $upscope $end
   $upscope $end
   $scope module gen_p2[2] $end
    $scope module p2 $end
     $var wire  1 8 a $end
     $var wire  1 ; b $end
     $var wire  1 G clk $end
     $var wire  1 / out $end
     $var wire  1 H reset $end
     $var wire  1 Z sel $end
     $var wire  1 @ sel_bit $end
    $upscope $end
   $upscope $end
   $scope module p3 $end
    $var wire  1 ) a $end
    $var wire  1 * b $end
    $var wire  1 G clk $end
    $var wire  1 Q out $end
    $var wire  1 H reset $end
    $var wire  1 [ sel $end
    $var wire  1 A sel_bit $end
   $upscope $end
   $scope module p4 $end
    $var wire  1 ) a $end
    $var wire  1 * b $end
    $var wire  1 G clk $end
    $var wire  1 R out $end
    $var wire  1 H reset $end
    $var wire  1 \ sel $end
    $var wire  1 B sel_bit $end
   $upscope $end
   $scope module top_lut $end
    $var wire  1 6 a $end
    $var wire  1 9 b $end
    $var wire  1 < c $end
    $var wire  8 + mask [7:0] $end
    $var wire  1 ) out $end
    $var wire  1 C sel2[0] $end
    $var wire  1 D sel2[1] $end
    $var wire  1 E sel2[2] $end
    $var wire  1 F sel2[3] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
0&
b000 '
b000 (
0)
0*
b00000000 +
b00000000 ,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
b000000 I
b0000000000000000 J
b000 K
b00 L
0M
0N
0O
0P
0Q
0R
b000 S
b000 T
0U
0V
0W
0X
0Y
0Z
0[
0\
#1
1G
1H
#2
0G
#3
1G
#4
0G
#5
1G
#6
0G
#7
1G
#8
0G
#9
1G
#10
0G
#11
1G
0H
b110011 I
b1101100011011000 J
b101 K
b01 L
1M
1N
1O
1P
b011 S
b110 T
1U
1V
1Y
1Z
1[
#12
0G
#13
1#
1$
1%
1&
b111 '
b111 (
1)
1*
b11011000 +
b11011000 ,
1-
1.
1/
11
13
14
15
16
17
18
19
1:
1;
1<
1?
1@
1A
1D
1F
1G
1Q
1R
#14
0G
#15
1G
b100111 I
b000 K
b11 L
0M
0O
b111 S
b100 T
1W
0Y
1\
#16
0G
#17
0#
0%
b101 '
b110 (
0)
0-
04
08
09
1=
0?
1B
1G
b100100 I
b010 K
b10 L
0P
b100 S
0U
0V
0[
#18
0G
#19
0&
b010 '
b010 (
0*
0/
01
12
06
07
19
0:
0;
0<
0A
0D
1E
1G
b001100 I
b100 K
1M
1O
0Q
0R
b001 T
1X
0Z
#20
0G
#21
1#
1%
b011 '
b111 (
1)
1*
1-
1/
11
02
14
16
18
1>
0@
1G
b101101 I
b111 K
b01 L
0M
1Q
1R
b101 S
b101 T
1U
1Z
1[
0\
#22
0G
#23
0#
b011 (
0/
01
12
04
17
1@
1A
0B
1G
b101110 I
b11 L
1M
0N
0O
b110 S
0U
1V
1\
#24
0G
#25
1#
0$
0%
b001 '
b000 (
0*
0-
0.
14
05
07
08
09
1:
1B
1G
b100110 I
b110 K
b01 L
0M
1O
0Q
0R
b100 T
0X
0\
#26
0G
#27
0#
1%
b010 '
0)
04
06
18
19
0>
0B
1G
b011110 I
b000 K
b10 L
1M
0O
1P
b011 T
1X
1Y
0Z
0[
1\
#28
0G
#29
1#
0%
1&
b101 '
14
16
08
09
1;
1<
1>
1?
0@
0A
1B
1D
0E
1G
b101011 I
b010 K
b11 L
0M
1N
1O
b011 S
b101 T
1U
0W
0Y
1Z
1[
#30
0G
#31
0#
1$
1%
b111 '
b111 (
1)
1*
1-
1.
1/
11
02
04
15
17
18
19
0=
0?
1@
1A
1G
b100011 I
b100 K
b01 L
1M
0N
1Q
1R
b100 T
0X
0\
#32
0G
#33
1#
0$
b110 '
b101 (
0*
0.
14
05
06
0>
0B
1G
b000100 I
b000 K
b10 L
0M
0O
0Q
b100 S
b000 T
0U
0V
1W
0Z
0[
1\
#34
0G
#35
0#
0%
b100 '
b000 (
0)
0-
0/
01
12
04
07
08
09
0:
1=
0@
0A
1B
1G
0R
#36
0G
#37
1G
b010011 I
b111 K
b01 L
1M
b011 S
b010 T
1U
1V
0W
1Y
1[
0\
#38
0G
#39
1#
b000 '
b001 (
1*
1-
14
17
1:
0<
0=
1?
1A
0B
0D
1E
1G
b110101 I
b001 K
0M
1O
1Q
b101 S
b110 T
0V
1W
1Z
#40
0G
#41
0#
1%
b100 '
b110 (
0-
1.
1/
11
02
04
18
0:
1<
1=
1@
1D
0E
1G
b101100 I
b100 K
b10 L
1M
b100 S
b101 T
0U
1X
0Y
0[
1\
#42
0G
#43
1#
b101 '
b100 (
0*
0.
14
16
07
1>
0?
0A
1B
1G
0Q
#44
0G
#45
1G
b111000 I
b010 K
b00 L
b000 S
b111 T
0W
1Y
0\
#46
0G
#47
b110 (
1*
1.
0=
1?
0B
1G
b010110 I
b000 K
b01 L
0M
1N
b110 S
b010 T
1V
1W
0X
0Z
1[
#48
0G
#49
0#
1$
b110 '
1)
04
15
06
19
1:
1=
0>
0@
1A
1G
b011001 I
b001 K
b11 L
0O
0P
1Q
1R
b001 S
b011 T
1U
0V
0W
1X
1\
