# RISCV-single-cycle-cpu
A 32-bit RISC-V single-cycle CPU implemented in Verilog HDL, supporting a subset of the RV32I instruction set. This synthesizable design includes a complete datapath and control unit, suitable for simulation use 
