// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module acc (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_ready,
        ap_done,
        ap_continue,
        ap_idle,
        start_out,
        start_write,
        simConfig_rowsToSimulate_V_dout,
        simConfig_rowsToSimulate_V_empty_n,
        simConfig_rowsToSimulate_V_read,
        simConfig_BLOCK_NUMBERS_V_dout,
        simConfig_BLOCK_NUMBERS_V_empty_n,
        simConfig_BLOCK_NUMBERS_V_read,
        simConfig_rowsToSimulate_V_out_din,
        simConfig_rowsToSimulate_V_out_full_n,
        simConfig_rowsToSimulate_V_out_write,
        simConfig_BLOCK_NUMBERS_V_out_din,
        simConfig_BLOCK_NUMBERS_V_out_full_n,
        simConfig_BLOCK_NUMBERS_V_out_write,
        F_V_data_0_dout,
        F_V_data_0_empty_n,
        F_V_data_0_read,
        F_V_data_1_dout,
        F_V_data_1_empty_n,
        F_V_data_1_read,
        F_V_data_2_dout,
        F_V_data_2_empty_n,
        F_V_data_2_read,
        F_V_data_3_dout,
        F_V_data_3_empty_n,
        F_V_data_3_read,
        V_V_data_0_dout,
        V_V_data_0_empty_n,
        V_V_data_0_read,
        V_V_data_1_dout,
        V_V_data_1_empty_n,
        V_V_data_1_read,
        V_V_data_2_dout,
        V_V_data_2_empty_n,
        V_V_data_2_read,
        V_V_data_3_dout,
        V_V_data_3_empty_n,
        V_V_data_3_read,
        C_data_V_data_0_dout,
        C_data_V_data_0_empty_n,
        C_data_V_data_0_read,
        C_data_V_data_1_dout,
        C_data_V_data_1_empty_n,
        C_data_V_data_1_read,
        C_data_V_data_2_dout,
        C_data_V_data_2_empty_n,
        C_data_V_data_2_read,
        C_data_V_data_3_dout,
        C_data_V_data_3_empty_n,
        C_data_V_data_3_read,
        F_acc_V_data_0_din,
        F_acc_V_data_0_full_n,
        F_acc_V_data_0_write,
        F_acc_V_data_1_din,
        F_acc_V_data_1_full_n,
        F_acc_V_data_1_write,
        F_acc_V_data_2_din,
        F_acc_V_data_2_full_n,
        F_acc_V_data_2_write,
        F_acc_V_data_3_din,
        F_acc_V_data_3_full_n,
        F_acc_V_data_3_write,
        V_acc_V_data_0_din,
        V_acc_V_data_0_full_n,
        V_acc_V_data_0_write,
        V_acc_V_data_1_din,
        V_acc_V_data_1_full_n,
        V_acc_V_data_1_write,
        V_acc_V_data_2_din,
        V_acc_V_data_2_full_n,
        V_acc_V_data_2_write,
        V_acc_V_data_3_din,
        V_acc_V_data_3_full_n,
        V_acc_V_data_3_write
);

parameter    ap_ST_fsm_state1 = 16'b1;
parameter    ap_ST_fsm_state2 = 16'b10;
parameter    ap_ST_fsm_state3 = 16'b100;
parameter    ap_ST_fsm_state4 = 16'b1000;
parameter    ap_ST_fsm_state5 = 16'b10000;
parameter    ap_ST_fsm_state6 = 16'b100000;
parameter    ap_ST_fsm_state7 = 16'b1000000;
parameter    ap_ST_fsm_pp0_stage0 = 16'b10000000;
parameter    ap_ST_fsm_pp0_stage1 = 16'b100000000;
parameter    ap_ST_fsm_pp0_stage2 = 16'b1000000000;
parameter    ap_ST_fsm_pp0_stage3 = 16'b10000000000;
parameter    ap_ST_fsm_pp0_stage4 = 16'b100000000000;
parameter    ap_ST_fsm_pp0_stage5 = 16'b1000000000000;
parameter    ap_ST_fsm_pp0_stage6 = 16'b10000000000000;
parameter    ap_ST_fsm_pp0_stage7 = 16'b100000000000000;
parameter    ap_ST_fsm_state38 = 16'b1000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv54_0 = 54'b000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv54_1 = 54'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_F = 32'b1111;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_ready;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   start_out;
output   start_write;
input  [26:0] simConfig_rowsToSimulate_V_dout;
input   simConfig_rowsToSimulate_V_empty_n;
output   simConfig_rowsToSimulate_V_read;
input  [26:0] simConfig_BLOCK_NUMBERS_V_dout;
input   simConfig_BLOCK_NUMBERS_V_empty_n;
output   simConfig_BLOCK_NUMBERS_V_read;
output  [26:0] simConfig_rowsToSimulate_V_out_din;
input   simConfig_rowsToSimulate_V_out_full_n;
output   simConfig_rowsToSimulate_V_out_write;
output  [26:0] simConfig_BLOCK_NUMBERS_V_out_din;
input   simConfig_BLOCK_NUMBERS_V_out_full_n;
output   simConfig_BLOCK_NUMBERS_V_out_write;
input  [31:0] F_V_data_0_dout;
input   F_V_data_0_empty_n;
output   F_V_data_0_read;
input  [31:0] F_V_data_1_dout;
input   F_V_data_1_empty_n;
output   F_V_data_1_read;
input  [31:0] F_V_data_2_dout;
input   F_V_data_2_empty_n;
output   F_V_data_2_read;
input  [31:0] F_V_data_3_dout;
input   F_V_data_3_empty_n;
output   F_V_data_3_read;
input  [31:0] V_V_data_0_dout;
input   V_V_data_0_empty_n;
output   V_V_data_0_read;
input  [31:0] V_V_data_1_dout;
input   V_V_data_1_empty_n;
output   V_V_data_1_read;
input  [31:0] V_V_data_2_dout;
input   V_V_data_2_empty_n;
output   V_V_data_2_read;
input  [31:0] V_V_data_3_dout;
input   V_V_data_3_empty_n;
output   V_V_data_3_read;
input  [31:0] C_data_V_data_0_dout;
input   C_data_V_data_0_empty_n;
output   C_data_V_data_0_read;
input  [31:0] C_data_V_data_1_dout;
input   C_data_V_data_1_empty_n;
output   C_data_V_data_1_read;
input  [31:0] C_data_V_data_2_dout;
input   C_data_V_data_2_empty_n;
output   C_data_V_data_2_read;
input  [31:0] C_data_V_data_3_dout;
input   C_data_V_data_3_empty_n;
output   C_data_V_data_3_read;
output  [31:0] F_acc_V_data_0_din;
input   F_acc_V_data_0_full_n;
output   F_acc_V_data_0_write;
output  [31:0] F_acc_V_data_1_din;
input   F_acc_V_data_1_full_n;
output   F_acc_V_data_1_write;
output  [31:0] F_acc_V_data_2_din;
input   F_acc_V_data_2_full_n;
output   F_acc_V_data_2_write;
output  [31:0] F_acc_V_data_3_din;
input   F_acc_V_data_3_full_n;
output   F_acc_V_data_3_write;
output  [31:0] V_acc_V_data_0_din;
input   V_acc_V_data_0_full_n;
output   V_acc_V_data_0_write;
output  [31:0] V_acc_V_data_1_din;
input   V_acc_V_data_1_full_n;
output   V_acc_V_data_1_write;
output  [31:0] V_acc_V_data_2_din;
input   V_acc_V_data_2_full_n;
output   V_acc_V_data_2_write;
output  [31:0] V_acc_V_data_3_din;
input   V_acc_V_data_3_full_n;
output   V_acc_V_data_3_write;

reg ap_done;
reg ap_idle;
reg simConfig_rowsToSimulate_V_read;
reg simConfig_BLOCK_NUMBERS_V_read;
reg simConfig_rowsToSimulate_V_out_write;
reg simConfig_BLOCK_NUMBERS_V_out_write;
reg F_V_data_0_read;
reg F_V_data_1_read;
reg F_V_data_2_read;
reg F_V_data_3_read;
reg V_V_data_0_read;
reg V_V_data_1_read;
reg V_V_data_2_read;
reg V_V_data_3_read;

reg    real_start;
reg    real_start_status_reg;
reg    internal_ap_ready;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [15:0] ap_CS_fsm;
wire   [0:0] ap_CS_fsm_state1;
reg    start_once_reg;
reg    start_control_reg;
reg    simConfig_rowsToSimulate_V_blk_n;
reg    simConfig_BLOCK_NUMBERS_V_blk_n;
reg    simConfig_rowsToSimulate_V_out_blk_n;
reg    simConfig_BLOCK_NUMBERS_V_out_blk_n;
wire    grp_readCalcData_fu_179_F_V_data_0_blk_n;
reg    F_V_data_0_blk_n;
wire   [0:0] ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
reg   [0:0] exitcond_flatten_reg_315;
wire   [0:0] ap_CS_fsm_pp0_stage2;
wire   [0:0] ap_CS_fsm_pp0_stage3;
wire   [0:0] ap_CS_fsm_pp0_stage4;
wire    grp_readCalcData_fu_179_F_V_data_1_blk_n;
reg    F_V_data_1_blk_n;
wire    grp_readCalcData_fu_179_F_V_data_2_blk_n;
reg    F_V_data_2_blk_n;
wire    grp_readCalcData_fu_179_F_V_data_3_blk_n;
reg    F_V_data_3_blk_n;
wire    grp_readCalcData_fu_179_V_V_data_0_blk_n;
reg    V_V_data_0_blk_n;
wire    grp_readCalcData_fu_179_V_V_data_1_blk_n;
reg    V_V_data_1_blk_n;
wire    grp_readCalcData_fu_179_V_V_data_2_blk_n;
reg    V_V_data_2_blk_n;
wire    grp_readCalcData_fu_179_V_V_data_3_blk_n;
reg    V_V_data_3_blk_n;
reg    C_data_V_data_0_blk_n;
wire   [0:0] ap_CS_fsm_pp0_stage5;
wire   [0:0] ap_CS_fsm_pp0_stage6;
reg    C_data_V_data_1_blk_n;
reg    C_data_V_data_2_blk_n;
reg    C_data_V_data_3_blk_n;
reg    F_acc_V_data_0_blk_n;
reg    ap_enable_reg_pp0_iter3;
reg   [0:0] ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_315;
reg    F_acc_V_data_1_blk_n;
reg    F_acc_V_data_2_blk_n;
reg    F_acc_V_data_3_blk_n;
reg    V_acc_V_data_0_blk_n;
reg    V_acc_V_data_1_blk_n;
reg    V_acc_V_data_2_blk_n;
reg    V_acc_V_data_3_blk_n;
reg   [53:0] indvar_flatten_reg_168;
reg    ap_condition_267;
wire   [53:0] grp_fu_283_p2;
reg   [53:0] bound_reg_310;
wire   [0:0] ap_CS_fsm_state7;
wire   [0:0] exitcond_flatten_fu_289_p2;
wire   [0:0] ap_CS_fsm_pp0_stage0;
reg   [0:0] ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_315;
reg   [0:0] ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_315;
wire   [53:0] indvar_flatten_next_fu_294_p2;
reg   [53:0] indvar_flatten_next_reg_319;
reg   [31:0] F_vector_data_0_reg_324;
wire    C_data_V_data_00_status;
reg    ap_condition_316;
reg   [31:0] F_vector_data_1_reg_329;
reg   [31:0] F_vector_data_2_reg_334;
reg   [31:0] F_vector_data_3_reg_339;
reg   [31:0] V_vector_data_0_reg_344;
reg   [31:0] V_vector_data_1_reg_349;
reg   [31:0] V_vector_data_2_reg_354;
reg   [31:0] V_vector_data_3_reg_359;
reg   [31:0] tmp_data_0_5_reg_364;
reg   [31:0] tmp_data_1_5_reg_369;
reg   [31:0] tmp_data_2_5_reg_374;
reg   [31:0] tmp_data_3_5_reg_379;
reg   [31:0] F_vector_data_0_1_reg_384;
reg    ap_condition_312;
reg   [31:0] F_vector_data_1_1_reg_389;
reg   [31:0] F_vector_data_2_1_reg_394;
reg   [31:0] F_vector_data_3_1_reg_399;
reg   [31:0] V_vector_data_0_1_reg_404;
reg   [31:0] V_vector_data_1_1_reg_409;
reg   [31:0] V_vector_data_2_1_reg_414;
reg   [31:0] V_vector_data_3_1_reg_419;
reg   [31:0] tmp_data_0_6_reg_424;
reg   [31:0] tmp_data_1_6_reg_429;
reg   [31:0] tmp_data_2_6_reg_434;
reg   [31:0] tmp_data_3_6_reg_439;
reg   [31:0] F_vector_data_0_2_reg_444;
reg   [31:0] F_vector_data_1_2_reg_449;
reg   [31:0] F_vector_data_2_2_reg_454;
reg   [31:0] F_vector_data_3_2_reg_459;
reg   [31:0] V_vector_data_0_2_reg_464;
reg   [31:0] V_vector_data_1_2_reg_469;
reg   [31:0] V_vector_data_2_2_reg_474;
reg   [31:0] V_vector_data_3_2_reg_479;
reg   [31:0] F_vector_data_0_3_reg_484;
reg   [31:0] F_vector_data_1_3_reg_489;
reg   [31:0] F_vector_data_2_3_reg_494;
reg   [31:0] F_vector_data_3_3_reg_499;
reg   [31:0] V_vector_data_0_3_reg_504;
reg   [31:0] V_vector_data_1_3_reg_509;
reg   [31:0] V_vector_data_2_3_reg_514;
reg   [31:0] V_vector_data_3_3_reg_519;
wire   [31:0] grp_fu_211_p2;
reg   [31:0] tmp_i_i_i_reg_524;
wire    F_acc_V_data_01_status;
wire    V_acc_V_data_01_status;
reg    ap_condition_392;
wire   [31:0] grp_fu_215_p2;
reg   [31:0] tmp_1_i_i_i_reg_529;
wire   [31:0] grp_fu_219_p2;
reg   [31:0] tmp_2_i_i_i_reg_534;
wire   [31:0] grp_fu_223_p2;
reg   [31:0] tmp_3_i_i_i_reg_539;
reg   [31:0] tmp_data_0_7_reg_544;
reg   [31:0] tmp_data_1_7_reg_549;
reg   [31:0] tmp_data_2_7_reg_554;
reg   [31:0] tmp_data_3_7_reg_559;
reg   [31:0] tmp_i204_i_i_reg_564;
reg   [31:0] tmp_1_i205_i_i_reg_569;
reg   [31:0] tmp_2_i206_i_i_reg_574;
reg   [31:0] tmp_3_i207_i_i_reg_579;
reg   [31:0] tmp_data_0_8_reg_584;
reg   [31:0] tmp_data_1_8_reg_589;
reg   [31:0] tmp_data_2_8_reg_594;
reg   [31:0] tmp_data_3_8_reg_599;
reg   [31:0] tmp_i223_i_i_reg_604;
wire   [0:0] ap_CS_fsm_pp0_stage7;
reg   [31:0] tmp_1_i224_i_i_reg_609;
reg   [31:0] tmp_2_i225_i_i_reg_614;
reg   [31:0] tmp_3_i226_i_i_reg_619;
reg   [31:0] tmp_i230_i_i_reg_624;
reg    ap_enable_reg_pp0_iter1;
reg   [31:0] tmp_1_i231_i_i_reg_629;
reg   [31:0] tmp_2_i232_i_i_reg_634;
reg   [31:0] tmp_3_i233_i_i_reg_639;
reg   [31:0] tmp_i249_i_i_reg_644;
reg   [31:0] tmp_1_i250_i_i_reg_649;
reg   [31:0] tmp_2_i251_i_i_reg_654;
reg   [31:0] tmp_3_i252_i_i_reg_659;
reg   [31:0] tmp_i256_i_i_reg_664;
reg   [31:0] tmp_1_i257_i_i_reg_669;
reg   [31:0] tmp_2_i258_i_i_reg_674;
reg   [31:0] tmp_3_i259_i_i_reg_679;
reg   [31:0] tmp_i275_i_i_reg_684;
reg   [31:0] tmp_1_i276_i_i_reg_689;
reg   [31:0] tmp_2_i277_i_i_reg_694;
reg   [31:0] tmp_3_i278_i_i_reg_699;
reg   [31:0] tmp_i282_i_i_reg_704;
reg   [31:0] tmp_1_i283_i_i_reg_709;
reg   [31:0] tmp_2_i284_i_i_reg_714;
reg   [31:0] tmp_3_i285_i_i_reg_719;
wire   [31:0] grp_fu_199_p2;
reg   [31:0] dataTemp1_reg_724;
wire   [31:0] grp_fu_203_p2;
reg   [31:0] dataTemp2_reg_729;
reg   [31:0] dataTemp1_1_reg_734;
reg   [31:0] dataTemp2_1_reg_739;
reg   [31:0] dataTemp1_2_reg_744;
reg   [31:0] dataTemp2_2_reg_749;
reg   [31:0] dataTemp1_3_reg_754;
reg    ap_enable_reg_pp0_iter2;
reg   [31:0] dataTemp2_3_reg_759;
reg   [31:0] dataTemp1_4_reg_764;
reg   [31:0] dataTemp2_4_reg_769;
reg   [31:0] dataTemp1_5_reg_774;
reg   [31:0] dataTemp2_5_reg_779;
reg   [31:0] dataTemp1_6_reg_784;
reg   [31:0] dataTemp2_6_reg_789;
reg   [31:0] dataTemp1_7_reg_794;
reg   [31:0] dataTemp2_7_reg_799;
wire   [31:0] grp_fu_207_p2;
reg   [31:0] tmp_data_0_reg_804;
reg   [31:0] tmp_data_0_4_reg_809;
reg   [31:0] tmp_data_1_reg_814;
reg   [31:0] tmp_data_1_4_reg_819;
reg   [31:0] tmp_data_2_reg_824;
reg   [31:0] tmp_data_2_4_reg_829;
reg   [31:0] tmp_data_3_reg_834;
reg   [31:0] tmp_data_3_4_reg_839;
wire    grp_readCalcData_fu_179_ap_start;
wire    grp_readCalcData_fu_179_ap_done;
wire    grp_readCalcData_fu_179_ap_idle;
wire    grp_readCalcData_fu_179_ap_ready;
wire    grp_readCalcData_fu_179_F_V_data_0_read;
wire    grp_readCalcData_fu_179_F_V_data_1_read;
wire    grp_readCalcData_fu_179_F_V_data_2_read;
wire    grp_readCalcData_fu_179_F_V_data_3_read;
wire    grp_readCalcData_fu_179_V_V_data_0_read;
wire    grp_readCalcData_fu_179_V_V_data_1_read;
wire    grp_readCalcData_fu_179_V_V_data_2_read;
wire    grp_readCalcData_fu_179_V_V_data_3_read;
wire   [31:0] grp_readCalcData_fu_179_ap_return_0;
wire   [31:0] grp_readCalcData_fu_179_ap_return_1;
wire   [31:0] grp_readCalcData_fu_179_ap_return_2;
wire   [31:0] grp_readCalcData_fu_179_ap_return_3;
wire   [31:0] grp_readCalcData_fu_179_ap_return_4;
wire   [31:0] grp_readCalcData_fu_179_ap_return_5;
wire   [31:0] grp_readCalcData_fu_179_ap_return_6;
wire   [31:0] grp_readCalcData_fu_179_ap_return_7;
reg    grp_readCalcData_fu_179_ap_ce;
reg   [53:0] indvar_flatten_phi_fu_172_p4;
reg    ap_reg_grp_readCalcData_fu_179_ap_start;
reg    C_data_V_data_00_update;
reg    F_acc_V_data_01_update;
reg    V_acc_V_data_01_update;
reg   [31:0] grp_fu_199_p0;
reg   [31:0] grp_fu_199_p1;
reg   [31:0] grp_fu_203_p0;
reg   [31:0] grp_fu_203_p1;
reg   [31:0] grp_fu_207_p0;
reg   [31:0] grp_fu_207_p1;
reg   [31:0] grp_fu_211_p0;
reg   [31:0] grp_fu_211_p1;
reg   [31:0] grp_fu_215_p0;
reg   [31:0] grp_fu_215_p1;
reg   [31:0] grp_fu_219_p0;
reg   [31:0] grp_fu_219_p1;
reg   [31:0] grp_fu_223_p0;
reg   [31:0] grp_fu_223_p1;
wire   [26:0] grp_fu_283_p0;
wire   [26:0] grp_fu_283_p1;
reg    grp_fu_199_ce;
reg    grp_fu_203_ce;
reg    grp_fu_207_ce;
reg    grp_fu_211_ce;
reg    grp_fu_215_ce;
reg    grp_fu_219_ce;
reg    grp_fu_223_ce;
reg    grp_fu_283_ce;
wire   [0:0] ap_CS_fsm_state2;
wire   [0:0] ap_CS_fsm_state3;
wire   [0:0] ap_CS_fsm_state4;
wire   [0:0] ap_CS_fsm_state5;
wire   [0:0] ap_CS_fsm_state6;
wire   [0:0] ap_CS_fsm_state38;
reg   [15:0] ap_NS_fsm;
wire   [53:0] grp_fu_283_p00;
wire   [53:0] grp_fu_283_p10;

// power-on initialization
initial begin
#0 real_start_status_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 16'b1;
#0 start_once_reg = 1'b0;
#0 start_control_reg = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_reg_grp_readCalcData_fu_179_ap_start = 1'b0;
end

readCalcData grp_readCalcData_fu_179(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_readCalcData_fu_179_ap_start),
    .ap_done(grp_readCalcData_fu_179_ap_done),
    .ap_idle(grp_readCalcData_fu_179_ap_idle),
    .ap_ready(grp_readCalcData_fu_179_ap_ready),
    .F_V_data_0_dout(F_V_data_0_dout),
    .F_V_data_0_empty_n(F_V_data_0_empty_n),
    .F_V_data_0_read(grp_readCalcData_fu_179_F_V_data_0_read),
    .F_V_data_1_dout(F_V_data_1_dout),
    .F_V_data_1_empty_n(F_V_data_1_empty_n),
    .F_V_data_1_read(grp_readCalcData_fu_179_F_V_data_1_read),
    .F_V_data_2_dout(F_V_data_2_dout),
    .F_V_data_2_empty_n(F_V_data_2_empty_n),
    .F_V_data_2_read(grp_readCalcData_fu_179_F_V_data_2_read),
    .F_V_data_3_dout(F_V_data_3_dout),
    .F_V_data_3_empty_n(F_V_data_3_empty_n),
    .F_V_data_3_read(grp_readCalcData_fu_179_F_V_data_3_read),
    .V_V_data_0_dout(V_V_data_0_dout),
    .V_V_data_0_empty_n(V_V_data_0_empty_n),
    .V_V_data_0_read(grp_readCalcData_fu_179_V_V_data_0_read),
    .V_V_data_1_dout(V_V_data_1_dout),
    .V_V_data_1_empty_n(V_V_data_1_empty_n),
    .V_V_data_1_read(grp_readCalcData_fu_179_V_V_data_1_read),
    .V_V_data_2_dout(V_V_data_2_dout),
    .V_V_data_2_empty_n(V_V_data_2_empty_n),
    .V_V_data_2_read(grp_readCalcData_fu_179_V_V_data_2_read),
    .V_V_data_3_dout(V_V_data_3_dout),
    .V_V_data_3_empty_n(V_V_data_3_empty_n),
    .V_V_data_3_read(grp_readCalcData_fu_179_V_V_data_3_read),
    .ap_return_0(grp_readCalcData_fu_179_ap_return_0),
    .ap_return_1(grp_readCalcData_fu_179_ap_return_1),
    .ap_return_2(grp_readCalcData_fu_179_ap_return_2),
    .ap_return_3(grp_readCalcData_fu_179_ap_return_3),
    .ap_return_4(grp_readCalcData_fu_179_ap_return_4),
    .ap_return_5(grp_readCalcData_fu_179_ap_return_5),
    .ap_return_6(grp_readCalcData_fu_179_ap_return_6),
    .ap_return_7(grp_readCalcData_fu_179_ap_return_7),
    .F_V_data_0_blk_n(grp_readCalcData_fu_179_F_V_data_0_blk_n),
    .F_V_data_1_blk_n(grp_readCalcData_fu_179_F_V_data_1_blk_n),
    .F_V_data_2_blk_n(grp_readCalcData_fu_179_F_V_data_2_blk_n),
    .F_V_data_3_blk_n(grp_readCalcData_fu_179_F_V_data_3_blk_n),
    .V_V_data_0_blk_n(grp_readCalcData_fu_179_V_V_data_0_blk_n),
    .V_V_data_1_blk_n(grp_readCalcData_fu_179_V_V_data_1_blk_n),
    .V_V_data_2_blk_n(grp_readCalcData_fu_179_V_V_data_2_blk_n),
    .V_V_data_3_blk_n(grp_readCalcData_fu_179_V_V_data_3_blk_n),
    .ap_ce(grp_readCalcData_fu_179_ap_ce)
);

GapJunctionIP_fadvdy #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
GapJunctionIP_fadvdy_U156(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_199_p0),
    .din1(grp_fu_199_p1),
    .ce(grp_fu_199_ce),
    .dout(grp_fu_199_p2)
);

GapJunctionIP_fadvdy #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
GapJunctionIP_fadvdy_U157(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_203_p0),
    .din1(grp_fu_203_p1),
    .ce(grp_fu_203_ce),
    .dout(grp_fu_203_p2)
);

GapJunctionIP_fadvdy #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
GapJunctionIP_fadvdy_U158(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_207_p0),
    .din1(grp_fu_207_p1),
    .ce(grp_fu_207_ce),
    .dout(grp_fu_207_p2)
);

GapJunctionIP_fmusc4 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
GapJunctionIP_fmusc4_x_U159(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_211_p0),
    .din1(grp_fu_211_p1),
    .ce(grp_fu_211_ce),
    .dout(grp_fu_211_p2)
);

GapJunctionIP_fmusc4 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
GapJunctionIP_fmusc4_x_U160(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_215_p0),
    .din1(grp_fu_215_p1),
    .ce(grp_fu_215_ce),
    .dout(grp_fu_215_p2)
);

GapJunctionIP_fmusc4 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
GapJunctionIP_fmusc4_x_U161(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_219_p0),
    .din1(grp_fu_219_p1),
    .ce(grp_fu_219_ce),
    .dout(grp_fu_219_p2)
);

GapJunctionIP_fmusc4 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
GapJunctionIP_fmusc4_x_U162(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_223_p0),
    .din1(grp_fu_223_p1),
    .ce(grp_fu_223_ce),
    .dout(grp_fu_223_p2)
);

GapJunctionIP_mulwdI #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .dout_WIDTH( 54 ))
GapJunctionIP_mulwdI_U163(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_283_p0),
    .din1(grp_fu_283_p1),
    .ce(grp_fu_283_ce),
    .dout(grp_fu_283_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_continue)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state38)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(1'b0 == exitcond_flatten_fu_289_p2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state7)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end else if (((1'b1 == ap_CS_fsm_state7) | ((1'b1 == ap_CS_fsm_pp0_stage7) & ~(exitcond_flatten_reg_315 == 1'b0)))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end else if ((1'b1 == ap_CS_fsm_state7)) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_readCalcData_fu_179_ap_start <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_condition_316 == 1'b1))) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_condition_312 == 1'b1))) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_condition_316 == 1'b1))) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == exitcond_flatten_fu_289_p2)))) begin
            ap_reg_grp_readCalcData_fu_179_ap_start <= 1'b1;
        end else if ((1'b1 == grp_readCalcData_fu_179_ap_ready)) begin
            ap_reg_grp_readCalcData_fu_179_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        real_start_status_reg <= 1'b0;
    end else begin
        if (~(1'b0 == start_full_n)) begin
            real_start_status_reg <= 1'b0;
        end else if (((1'b0 == start_full_n) & (1'b1 == internal_ap_ready))) begin
            real_start_status_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_control_reg <= 1'b0;
    end else begin
        if (((1'b1 == real_start) & ((1'b1 == internal_ap_ready) | (1'b0 == start_once_reg)))) begin
            start_control_reg <= 1'b1;
        end else if (((1'b1 == start_control_reg) & (1'b1 == start_full_n))) begin
            start_control_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if ((1'b1 == real_start)) begin
            start_once_reg <= 1'b1;
        end else if ((1'b0 == ap_start)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        indvar_flatten_reg_168 <= indvar_flatten_next_reg_319;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        indvar_flatten_reg_168 <= ap_const_lv54_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_condition_312 == 1'b1)))) begin
        F_vector_data_0_1_reg_384 <= grp_readCalcData_fu_179_ap_return_0;
        F_vector_data_1_1_reg_389 <= grp_readCalcData_fu_179_ap_return_1;
        F_vector_data_2_1_reg_394 <= grp_readCalcData_fu_179_ap_return_2;
        F_vector_data_3_1_reg_399 <= grp_readCalcData_fu_179_ap_return_3;
        V_vector_data_0_1_reg_404 <= grp_readCalcData_fu_179_ap_return_4;
        V_vector_data_1_1_reg_409 <= grp_readCalcData_fu_179_ap_return_5;
        V_vector_data_2_1_reg_414 <= grp_readCalcData_fu_179_ap_return_6;
        V_vector_data_3_1_reg_419 <= grp_readCalcData_fu_179_ap_return_7;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_condition_316 == 1'b1)))) begin
        F_vector_data_0_2_reg_444 <= grp_readCalcData_fu_179_ap_return_0;
        F_vector_data_1_2_reg_449 <= grp_readCalcData_fu_179_ap_return_1;
        F_vector_data_2_2_reg_454 <= grp_readCalcData_fu_179_ap_return_2;
        F_vector_data_3_2_reg_459 <= grp_readCalcData_fu_179_ap_return_3;
        V_vector_data_0_2_reg_464 <= grp_readCalcData_fu_179_ap_return_4;
        V_vector_data_1_2_reg_469 <= grp_readCalcData_fu_179_ap_return_5;
        V_vector_data_2_2_reg_474 <= grp_readCalcData_fu_179_ap_return_6;
        V_vector_data_3_2_reg_479 <= grp_readCalcData_fu_179_ap_return_7;
        tmp_data_0_6_reg_424 <= C_data_V_data_0_dout;
        tmp_data_1_6_reg_429 <= C_data_V_data_1_dout;
        tmp_data_2_6_reg_434 <= C_data_V_data_2_dout;
        tmp_data_3_6_reg_439 <= C_data_V_data_3_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_condition_312 == 1'b1)))) begin
        F_vector_data_0_3_reg_484 <= grp_readCalcData_fu_179_ap_return_0;
        F_vector_data_1_3_reg_489 <= grp_readCalcData_fu_179_ap_return_1;
        F_vector_data_2_3_reg_494 <= grp_readCalcData_fu_179_ap_return_2;
        F_vector_data_3_3_reg_499 <= grp_readCalcData_fu_179_ap_return_3;
        V_vector_data_0_3_reg_504 <= grp_readCalcData_fu_179_ap_return_4;
        V_vector_data_1_3_reg_509 <= grp_readCalcData_fu_179_ap_return_5;
        V_vector_data_2_3_reg_514 <= grp_readCalcData_fu_179_ap_return_6;
        V_vector_data_3_3_reg_519 <= grp_readCalcData_fu_179_ap_return_7;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_condition_316 == 1'b1)))) begin
        F_vector_data_0_reg_324 <= grp_readCalcData_fu_179_ap_return_0;
        F_vector_data_1_reg_329 <= grp_readCalcData_fu_179_ap_return_1;
        F_vector_data_2_reg_334 <= grp_readCalcData_fu_179_ap_return_2;
        F_vector_data_3_reg_339 <= grp_readCalcData_fu_179_ap_return_3;
        V_vector_data_0_reg_344 <= grp_readCalcData_fu_179_ap_return_4;
        V_vector_data_1_reg_349 <= grp_readCalcData_fu_179_ap_return_5;
        V_vector_data_2_reg_354 <= grp_readCalcData_fu_179_ap_return_6;
        V_vector_data_3_reg_359 <= grp_readCalcData_fu_179_ap_return_7;
        tmp_data_0_5_reg_364 <= C_data_V_data_0_dout;
        tmp_data_1_5_reg_369 <= C_data_V_data_1_dout;
        tmp_data_2_5_reg_374 <= C_data_V_data_2_dout;
        tmp_data_3_5_reg_379 <= C_data_V_data_3_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_315 <= exitcond_flatten_reg_315;
        ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_315 <= ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_315;
        ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_315 <= ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_315;
        exitcond_flatten_reg_315 <= exitcond_flatten_fu_289_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        bound_reg_310 <= grp_fu_283_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (C_data_V_data_00_status == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_315))) begin
        dataTemp1_1_reg_734 <= grp_fu_199_p2;
        dataTemp2_1_reg_739 <= grp_fu_203_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_315))) begin
        dataTemp1_2_reg_744 <= grp_fu_199_p2;
        dataTemp2_2_reg_749 <= grp_fu_203_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_315) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        dataTemp1_3_reg_754 <= grp_fu_199_p2;
        dataTemp2_3_reg_759 <= grp_fu_203_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_condition_316 == 1'b1)) & (1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_315))) begin
        dataTemp1_4_reg_764 <= grp_fu_199_p2;
        dataTemp2_4_reg_769 <= grp_fu_203_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_condition_312 == 1'b1)) & (1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_315))) begin
        dataTemp1_5_reg_774 <= grp_fu_199_p2;
        dataTemp2_5_reg_779 <= grp_fu_203_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_condition_316 == 1'b1)) & (1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_315))) begin
        dataTemp1_6_reg_784 <= grp_fu_199_p2;
        dataTemp2_6_reg_789 <= grp_fu_203_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_condition_312 == 1'b1)) & (1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_315))) begin
        dataTemp1_7_reg_794 <= grp_fu_199_p2;
        dataTemp2_7_reg_799 <= grp_fu_203_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & ~(((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (C_data_V_data_00_status == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter3) & (ap_condition_392 == 1'b1))) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_315))) begin
        dataTemp1_reg_724 <= grp_fu_199_p2;
        dataTemp2_reg_729 <= grp_fu_203_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_next_reg_319 <= indvar_flatten_next_fu_294_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage6) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (C_data_V_data_00_status == 1'b0)))) begin
        tmp_1_i205_i_i_reg_569 <= grp_fu_215_p2;
        tmp_2_i206_i_i_reg_574 <= grp_fu_219_p2;
        tmp_3_i207_i_i_reg_579 <= grp_fu_223_p2;
        tmp_data_0_8_reg_584 <= C_data_V_data_0_dout;
        tmp_data_1_8_reg_589 <= C_data_V_data_1_dout;
        tmp_data_2_8_reg_594 <= C_data_V_data_2_dout;
        tmp_data_3_8_reg_599 <= C_data_V_data_3_dout;
        tmp_i204_i_i_reg_564 <= grp_fu_211_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        tmp_1_i224_i_i_reg_609 <= grp_fu_215_p2;
        tmp_2_i225_i_i_reg_614 <= grp_fu_219_p2;
        tmp_3_i226_i_i_reg_619 <= grp_fu_223_p2;
        tmp_i223_i_i_reg_604 <= grp_fu_211_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        tmp_1_i231_i_i_reg_629 <= grp_fu_215_p2;
        tmp_2_i232_i_i_reg_634 <= grp_fu_219_p2;
        tmp_3_i233_i_i_reg_639 <= grp_fu_223_p2;
        tmp_i230_i_i_reg_624 <= grp_fu_211_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_condition_316 == 1'b1)) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_315))) begin
        tmp_1_i250_i_i_reg_649 <= grp_fu_215_p2;
        tmp_2_i251_i_i_reg_654 <= grp_fu_219_p2;
        tmp_3_i252_i_i_reg_659 <= grp_fu_223_p2;
        tmp_i249_i_i_reg_644 <= grp_fu_211_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_condition_312 == 1'b1)) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_315))) begin
        tmp_1_i257_i_i_reg_669 <= grp_fu_215_p2;
        tmp_2_i258_i_i_reg_674 <= grp_fu_219_p2;
        tmp_3_i259_i_i_reg_679 <= grp_fu_223_p2;
        tmp_i256_i_i_reg_664 <= grp_fu_211_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_condition_316 == 1'b1)) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_315))) begin
        tmp_1_i276_i_i_reg_689 <= grp_fu_215_p2;
        tmp_2_i277_i_i_reg_694 <= grp_fu_219_p2;
        tmp_3_i278_i_i_reg_699 <= grp_fu_223_p2;
        tmp_i275_i_i_reg_684 <= grp_fu_211_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_condition_312 == 1'b1)) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_315))) begin
        tmp_1_i283_i_i_reg_709 <= grp_fu_215_p2;
        tmp_2_i284_i_i_reg_714 <= grp_fu_219_p2;
        tmp_3_i285_i_i_reg_719 <= grp_fu_223_p2;
        tmp_i282_i_i_reg_704 <= grp_fu_211_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5) & ~(((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (C_data_V_data_00_status == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter3) & (ap_condition_392 == 1'b1))))) begin
        tmp_1_i_i_i_reg_529 <= grp_fu_215_p2;
        tmp_2_i_i_i_reg_534 <= grp_fu_219_p2;
        tmp_3_i_i_i_reg_539 <= grp_fu_223_p2;
        tmp_data_0_7_reg_544 <= C_data_V_data_0_dout;
        tmp_data_1_7_reg_549 <= C_data_V_data_1_dout;
        tmp_data_2_7_reg_554 <= C_data_V_data_2_dout;
        tmp_data_3_7_reg_559 <= C_data_V_data_3_dout;
        tmp_i_i_i_reg_524 <= grp_fu_211_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (C_data_V_data_00_status == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_315))) begin
        tmp_data_0_4_reg_809 <= grp_fu_207_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & ~(((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (C_data_V_data_00_status == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter3) & (ap_condition_392 == 1'b1))) & (1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_315))) begin
        tmp_data_0_reg_804 <= grp_fu_207_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_315))) begin
        tmp_data_1_4_reg_819 <= grp_fu_207_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_315))) begin
        tmp_data_1_reg_814 <= grp_fu_207_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_315) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_condition_312 == 1'b1)))) begin
        tmp_data_2_4_reg_829 <= grp_fu_207_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_315) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_condition_316 == 1'b1)))) begin
        tmp_data_2_reg_824 <= grp_fu_207_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_315) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_condition_312 == 1'b1)))) begin
        tmp_data_3_4_reg_839 <= grp_fu_207_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_315) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_condition_316 == 1'b1)))) begin
        tmp_data_3_reg_834 <= grp_fu_207_p2;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_condition_316 == 1'b1))) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_condition_316 == 1'b1))) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5) & ~(((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (C_data_V_data_00_status == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter3) & (ap_condition_392 == 1'b1)))) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage6) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (C_data_V_data_00_status == 1'b0))))) begin
        C_data_V_data_00_update = 1'b1;
    end else begin
        C_data_V_data_00_update = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        C_data_V_data_0_blk_n = C_data_V_data_0_empty_n;
    end else begin
        C_data_V_data_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        C_data_V_data_1_blk_n = C_data_V_data_1_empty_n;
    end else begin
        C_data_V_data_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        C_data_V_data_2_blk_n = C_data_V_data_2_empty_n;
    end else begin
        C_data_V_data_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        C_data_V_data_3_blk_n = C_data_V_data_3_empty_n;
    end else begin
        C_data_V_data_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        F_V_data_0_blk_n = grp_readCalcData_fu_179_F_V_data_0_blk_n;
    end else begin
        F_V_data_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        F_V_data_0_read = grp_readCalcData_fu_179_F_V_data_0_read;
    end else begin
        F_V_data_0_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        F_V_data_1_blk_n = grp_readCalcData_fu_179_F_V_data_1_blk_n;
    end else begin
        F_V_data_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        F_V_data_1_read = grp_readCalcData_fu_179_F_V_data_1_read;
    end else begin
        F_V_data_1_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        F_V_data_2_blk_n = grp_readCalcData_fu_179_F_V_data_2_blk_n;
    end else begin
        F_V_data_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        F_V_data_2_read = grp_readCalcData_fu_179_F_V_data_2_read;
    end else begin
        F_V_data_2_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        F_V_data_3_blk_n = grp_readCalcData_fu_179_F_V_data_3_blk_n;
    end else begin
        F_V_data_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        F_V_data_3_read = grp_readCalcData_fu_179_F_V_data_3_read;
    end else begin
        F_V_data_3_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_315) & ~(((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (C_data_V_data_00_status == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter3) & (ap_condition_392 == 1'b1))))) begin
        F_acc_V_data_01_update = 1'b1;
    end else begin
        F_acc_V_data_01_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_315))) begin
        F_acc_V_data_0_blk_n = F_acc_V_data_0_full_n;
    end else begin
        F_acc_V_data_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_315))) begin
        F_acc_V_data_1_blk_n = F_acc_V_data_1_full_n;
    end else begin
        F_acc_V_data_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_315))) begin
        F_acc_V_data_2_blk_n = F_acc_V_data_2_full_n;
    end else begin
        F_acc_V_data_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_315))) begin
        F_acc_V_data_3_blk_n = F_acc_V_data_3_full_n;
    end else begin
        F_acc_V_data_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        V_V_data_0_blk_n = grp_readCalcData_fu_179_V_V_data_0_blk_n;
    end else begin
        V_V_data_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        V_V_data_0_read = grp_readCalcData_fu_179_V_V_data_0_read;
    end else begin
        V_V_data_0_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        V_V_data_1_blk_n = grp_readCalcData_fu_179_V_V_data_1_blk_n;
    end else begin
        V_V_data_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        V_V_data_1_read = grp_readCalcData_fu_179_V_V_data_1_read;
    end else begin
        V_V_data_1_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        V_V_data_2_blk_n = grp_readCalcData_fu_179_V_V_data_2_blk_n;
    end else begin
        V_V_data_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        V_V_data_2_read = grp_readCalcData_fu_179_V_V_data_2_read;
    end else begin
        V_V_data_2_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        V_V_data_3_blk_n = grp_readCalcData_fu_179_V_V_data_3_blk_n;
    end else begin
        V_V_data_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        V_V_data_3_read = grp_readCalcData_fu_179_V_V_data_3_read;
    end else begin
        V_V_data_3_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_315) & ~(((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (C_data_V_data_00_status == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter3) & (ap_condition_392 == 1'b1))))) begin
        V_acc_V_data_01_update = 1'b1;
    end else begin
        V_acc_V_data_01_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_315))) begin
        V_acc_V_data_0_blk_n = V_acc_V_data_0_full_n;
    end else begin
        V_acc_V_data_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_315))) begin
        V_acc_V_data_1_blk_n = V_acc_V_data_1_full_n;
    end else begin
        V_acc_V_data_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_315))) begin
        V_acc_V_data_2_blk_n = V_acc_V_data_2_full_n;
    end else begin
        V_acc_V_data_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_315))) begin
        V_acc_V_data_3_blk_n = V_acc_V_data_3_full_n;
    end else begin
        V_acc_V_data_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_done_reg) | (1'b1 == ap_CS_fsm_state38))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == real_start) & (ap_CS_fsm_state1 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) | (1'b1 == ap_CS_fsm_pp0_stage7) | ((1'b1 == ap_CS_fsm_pp0_stage6) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (C_data_V_data_00_status == 1'b0))) | ((1'b1 == ap_CS_fsm_pp0_stage1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_condition_316 == 1'b1))) | ((1'b1 == ap_CS_fsm_pp0_stage2) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_condition_312 == 1'b1))) | ((1'b1 == ap_CS_fsm_pp0_stage3) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_condition_316 == 1'b1))) | ((1'b1 == ap_CS_fsm_pp0_stage4) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_condition_312 == 1'b1))) | ((1'b1 == ap_CS_fsm_pp0_stage5) & ~(((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (C_data_V_data_00_status == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter3) & (ap_condition_392 == 1'b1)))))) begin
        grp_fu_199_ce = 1'b1;
    end else begin
        grp_fu_199_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_199_p0 = tmp_i282_i_i_reg_704;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_199_p0 = tmp_i275_i_i_reg_684;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_199_p0 = tmp_i256_i_i_reg_664;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_199_p0 = tmp_i249_i_i_reg_644;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_199_p0 = tmp_i230_i_i_reg_624;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_199_p0 = tmp_i223_i_i_reg_604;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_199_p0 = tmp_i204_i_i_reg_564;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_199_p0 = tmp_i_i_i_reg_524;
    end else begin
        grp_fu_199_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_199_p1 = tmp_1_i283_i_i_reg_709;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_199_p1 = tmp_1_i276_i_i_reg_689;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_199_p1 = tmp_1_i257_i_i_reg_669;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_199_p1 = tmp_1_i250_i_i_reg_649;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_199_p1 = tmp_1_i231_i_i_reg_629;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_199_p1 = tmp_1_i224_i_i_reg_609;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_199_p1 = tmp_1_i205_i_i_reg_569;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_199_p1 = tmp_1_i_i_i_reg_529;
    end else begin
        grp_fu_199_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) | (1'b1 == ap_CS_fsm_pp0_stage7) | ((1'b1 == ap_CS_fsm_pp0_stage6) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (C_data_V_data_00_status == 1'b0))) | ((1'b1 == ap_CS_fsm_pp0_stage1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_condition_316 == 1'b1))) | ((1'b1 == ap_CS_fsm_pp0_stage2) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_condition_312 == 1'b1))) | ((1'b1 == ap_CS_fsm_pp0_stage3) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_condition_316 == 1'b1))) | ((1'b1 == ap_CS_fsm_pp0_stage4) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_condition_312 == 1'b1))) | ((1'b1 == ap_CS_fsm_pp0_stage5) & ~(((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (C_data_V_data_00_status == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter3) & (ap_condition_392 == 1'b1)))))) begin
        grp_fu_203_ce = 1'b1;
    end else begin
        grp_fu_203_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_203_p0 = tmp_2_i284_i_i_reg_714;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_203_p0 = tmp_2_i277_i_i_reg_694;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_203_p0 = tmp_2_i258_i_i_reg_674;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_203_p0 = tmp_2_i251_i_i_reg_654;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_203_p0 = tmp_2_i232_i_i_reg_634;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_203_p0 = tmp_2_i225_i_i_reg_614;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_203_p0 = tmp_2_i206_i_i_reg_574;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_203_p0 = tmp_2_i_i_i_reg_534;
    end else begin
        grp_fu_203_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_203_p1 = tmp_3_i285_i_i_reg_719;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_203_p1 = tmp_3_i278_i_i_reg_699;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_203_p1 = tmp_3_i259_i_i_reg_679;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_203_p1 = tmp_3_i252_i_i_reg_659;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_203_p1 = tmp_3_i233_i_i_reg_639;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_203_p1 = tmp_3_i226_i_i_reg_619;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_203_p1 = tmp_3_i207_i_i_reg_579;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_203_p1 = tmp_3_i_i_i_reg_539;
    end else begin
        grp_fu_203_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) | (1'b1 == ap_CS_fsm_pp0_stage7) | ((1'b1 == ap_CS_fsm_pp0_stage6) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (C_data_V_data_00_status == 1'b0))) | ((1'b1 == ap_CS_fsm_pp0_stage1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_condition_316 == 1'b1))) | ((1'b1 == ap_CS_fsm_pp0_stage2) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_condition_312 == 1'b1))) | ((1'b1 == ap_CS_fsm_pp0_stage3) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_condition_316 == 1'b1))) | ((1'b1 == ap_CS_fsm_pp0_stage4) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_condition_312 == 1'b1))) | ((1'b1 == ap_CS_fsm_pp0_stage5) & ~(((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (C_data_V_data_00_status == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter3) & (ap_condition_392 == 1'b1)))))) begin
        grp_fu_207_ce = 1'b1;
    end else begin
        grp_fu_207_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_207_p0 = dataTemp1_7_reg_794;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_207_p0 = dataTemp1_6_reg_784;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_207_p0 = dataTemp1_5_reg_774;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_207_p0 = dataTemp1_4_reg_764;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_207_p0 = dataTemp1_3_reg_754;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_207_p0 = dataTemp1_2_reg_744;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_207_p0 = dataTemp1_1_reg_734;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_207_p0 = dataTemp1_reg_724;
    end else begin
        grp_fu_207_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_207_p1 = dataTemp2_7_reg_799;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_207_p1 = dataTemp2_6_reg_789;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_207_p1 = dataTemp2_5_reg_779;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_207_p1 = dataTemp2_4_reg_769;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_207_p1 = dataTemp2_3_reg_759;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_207_p1 = dataTemp2_2_reg_749;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_207_p1 = dataTemp2_1_reg_739;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_207_p1 = dataTemp2_reg_729;
    end else begin
        grp_fu_207_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) | (1'b1 == ap_CS_fsm_pp0_stage7) | ((1'b1 == ap_CS_fsm_pp0_stage6) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (C_data_V_data_00_status == 1'b0))) | ((1'b1 == ap_CS_fsm_pp0_stage1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_condition_316 == 1'b1))) | ((1'b1 == ap_CS_fsm_pp0_stage2) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_condition_312 == 1'b1))) | ((1'b1 == ap_CS_fsm_pp0_stage3) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_condition_316 == 1'b1))) | ((1'b1 == ap_CS_fsm_pp0_stage4) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_condition_312 == 1'b1))) | ((1'b1 == ap_CS_fsm_pp0_stage5) & ~(((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (C_data_V_data_00_status == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter3) & (ap_condition_392 == 1'b1)))))) begin
        grp_fu_211_ce = 1'b1;
    end else begin
        grp_fu_211_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_211_p0 = V_vector_data_0_3_reg_504;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_211_p0 = F_vector_data_0_3_reg_484;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_211_p0 = V_vector_data_0_2_reg_464;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_211_p0 = F_vector_data_0_2_reg_444;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_211_p0 = V_vector_data_0_1_reg_404;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_211_p0 = F_vector_data_0_1_reg_384;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_211_p0 = V_vector_data_0_reg_344;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_211_p0 = F_vector_data_0_reg_324;
    end else begin
        grp_fu_211_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        grp_fu_211_p1 = tmp_data_0_8_reg_584;
    end else if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        grp_fu_211_p1 = tmp_data_0_7_reg_544;
    end else if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_211_p1 = tmp_data_0_6_reg_424;
    end else if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_211_p1 = tmp_data_0_5_reg_364;
    end else begin
        grp_fu_211_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) | (1'b1 == ap_CS_fsm_pp0_stage7) | ((1'b1 == ap_CS_fsm_pp0_stage6) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (C_data_V_data_00_status == 1'b0))) | ((1'b1 == ap_CS_fsm_pp0_stage1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_condition_316 == 1'b1))) | ((1'b1 == ap_CS_fsm_pp0_stage2) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_condition_312 == 1'b1))) | ((1'b1 == ap_CS_fsm_pp0_stage3) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_condition_316 == 1'b1))) | ((1'b1 == ap_CS_fsm_pp0_stage4) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_condition_312 == 1'b1))) | ((1'b1 == ap_CS_fsm_pp0_stage5) & ~(((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (C_data_V_data_00_status == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter3) & (ap_condition_392 == 1'b1)))))) begin
        grp_fu_215_ce = 1'b1;
    end else begin
        grp_fu_215_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_215_p0 = V_vector_data_1_3_reg_509;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_215_p0 = F_vector_data_1_3_reg_489;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_215_p0 = V_vector_data_1_2_reg_469;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_215_p0 = F_vector_data_1_2_reg_449;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_215_p0 = V_vector_data_1_1_reg_409;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_215_p0 = F_vector_data_1_1_reg_389;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_215_p0 = V_vector_data_1_reg_349;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_215_p0 = F_vector_data_1_reg_329;
    end else begin
        grp_fu_215_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        grp_fu_215_p1 = tmp_data_1_8_reg_589;
    end else if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        grp_fu_215_p1 = tmp_data_1_7_reg_549;
    end else if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_215_p1 = tmp_data_1_6_reg_429;
    end else if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_215_p1 = tmp_data_1_5_reg_369;
    end else begin
        grp_fu_215_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) | (1'b1 == ap_CS_fsm_pp0_stage7) | ((1'b1 == ap_CS_fsm_pp0_stage6) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (C_data_V_data_00_status == 1'b0))) | ((1'b1 == ap_CS_fsm_pp0_stage1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_condition_316 == 1'b1))) | ((1'b1 == ap_CS_fsm_pp0_stage2) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_condition_312 == 1'b1))) | ((1'b1 == ap_CS_fsm_pp0_stage3) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_condition_316 == 1'b1))) | ((1'b1 == ap_CS_fsm_pp0_stage4) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_condition_312 == 1'b1))) | ((1'b1 == ap_CS_fsm_pp0_stage5) & ~(((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (C_data_V_data_00_status == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter3) & (ap_condition_392 == 1'b1)))))) begin
        grp_fu_219_ce = 1'b1;
    end else begin
        grp_fu_219_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_219_p0 = V_vector_data_2_3_reg_514;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_219_p0 = F_vector_data_2_3_reg_494;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_219_p0 = V_vector_data_2_2_reg_474;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_219_p0 = F_vector_data_2_2_reg_454;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_219_p0 = V_vector_data_2_1_reg_414;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_219_p0 = F_vector_data_2_1_reg_394;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_219_p0 = V_vector_data_2_reg_354;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_219_p0 = F_vector_data_2_reg_334;
    end else begin
        grp_fu_219_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        grp_fu_219_p1 = tmp_data_2_8_reg_594;
    end else if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        grp_fu_219_p1 = tmp_data_2_7_reg_554;
    end else if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_219_p1 = tmp_data_2_6_reg_434;
    end else if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_219_p1 = tmp_data_2_5_reg_374;
    end else begin
        grp_fu_219_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) | (1'b1 == ap_CS_fsm_pp0_stage7) | ((1'b1 == ap_CS_fsm_pp0_stage6) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (C_data_V_data_00_status == 1'b0))) | ((1'b1 == ap_CS_fsm_pp0_stage1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_condition_316 == 1'b1))) | ((1'b1 == ap_CS_fsm_pp0_stage2) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_condition_312 == 1'b1))) | ((1'b1 == ap_CS_fsm_pp0_stage3) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_condition_316 == 1'b1))) | ((1'b1 == ap_CS_fsm_pp0_stage4) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_condition_312 == 1'b1))) | ((1'b1 == ap_CS_fsm_pp0_stage5) & ~(((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (C_data_V_data_00_status == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter3) & (ap_condition_392 == 1'b1)))))) begin
        grp_fu_223_ce = 1'b1;
    end else begin
        grp_fu_223_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_223_p0 = V_vector_data_3_3_reg_519;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_223_p0 = F_vector_data_3_3_reg_499;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_223_p0 = V_vector_data_3_2_reg_479;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_223_p0 = F_vector_data_3_2_reg_459;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_223_p0 = V_vector_data_3_1_reg_419;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_223_p0 = F_vector_data_3_1_reg_399;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_223_p0 = V_vector_data_3_reg_359;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_223_p0 = F_vector_data_3_reg_339;
    end else begin
        grp_fu_223_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        grp_fu_223_p1 = tmp_data_3_8_reg_599;
    end else if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        grp_fu_223_p1 = tmp_data_3_7_reg_559;
    end else if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_223_p1 = tmp_data_3_6_reg_439;
    end else if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_223_p1 = tmp_data_3_5_reg_379;
    end else begin
        grp_fu_223_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_CS_fsm_state1 == 1'b1) & ~(ap_condition_267 == 1'b1)) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state6))) begin
        grp_fu_283_ce = 1'b1;
    end else begin
        grp_fu_283_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_flatten_reg_315 == 1'b0) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (C_data_V_data_00_status == 1'b0))) | ((exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (C_data_V_data_00_status == 1'b0))) | ((exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_readCalcData_fu_179_ap_ce = 1'b1;
    end else begin
        grp_readCalcData_fu_179_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_315 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        indvar_flatten_phi_fu_172_p4 = indvar_flatten_next_reg_319;
    end else begin
        indvar_flatten_phi_fu_172_p4 = indvar_flatten_reg_168;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == real_start_status_reg)) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_state1 == 1'b1) & ~((real_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        simConfig_BLOCK_NUMBERS_V_blk_n = simConfig_BLOCK_NUMBERS_V_empty_n;
    end else begin
        simConfig_BLOCK_NUMBERS_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_state1 == 1'b1) & ~((real_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        simConfig_BLOCK_NUMBERS_V_out_blk_n = simConfig_BLOCK_NUMBERS_V_out_full_n;
    end else begin
        simConfig_BLOCK_NUMBERS_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_condition_267 == 1'b1))) begin
        simConfig_BLOCK_NUMBERS_V_out_write = 1'b1;
    end else begin
        simConfig_BLOCK_NUMBERS_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_condition_267 == 1'b1))) begin
        simConfig_BLOCK_NUMBERS_V_read = 1'b1;
    end else begin
        simConfig_BLOCK_NUMBERS_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_state1 == 1'b1) & ~((real_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        simConfig_rowsToSimulate_V_blk_n = simConfig_rowsToSimulate_V_empty_n;
    end else begin
        simConfig_rowsToSimulate_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_state1 == 1'b1) & ~((real_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        simConfig_rowsToSimulate_V_out_blk_n = simConfig_rowsToSimulate_V_out_full_n;
    end else begin
        simConfig_rowsToSimulate_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_condition_267 == 1'b1))) begin
        simConfig_rowsToSimulate_V_out_write = 1'b1;
    end else begin
        simConfig_rowsToSimulate_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_condition_267 == 1'b1))) begin
        simConfig_rowsToSimulate_V_read = 1'b1;
    end else begin
        simConfig_rowsToSimulate_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (~(ap_condition_267 == 1'b1)) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b1 == ap_enable_reg_pp0_iter0) & ~(1'b0 == exitcond_flatten_fu_289_p2) & ~(1'b1 == ap_enable_reg_pp0_iter1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if (~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_condition_316 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if (~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_condition_312 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if (~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_condition_316 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if (~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_condition_312 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((~(((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (C_data_V_data_00_status == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter3) & (ap_condition_392 == 1'b1))) & ~((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (C_data_V_data_00_status == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter3) & (ap_condition_392 == 1'b1))) & ~(1'b1 == ap_enable_reg_pp0_iter2)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (C_data_V_data_00_status == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter3) & (ap_condition_392 == 1'b1))) & ~(1'b1 == ap_enable_reg_pp0_iter2))) begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if (~((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_315 == 1'b0) & (C_data_V_data_00_status == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign C_data_V_data_00_status = (C_data_V_data_0_empty_n & C_data_V_data_1_empty_n & C_data_V_data_2_empty_n & C_data_V_data_3_empty_n);

assign C_data_V_data_0_read = C_data_V_data_00_update;

assign C_data_V_data_1_read = C_data_V_data_00_update;

assign C_data_V_data_2_read = C_data_V_data_00_update;

assign C_data_V_data_3_read = C_data_V_data_00_update;

assign F_acc_V_data_01_status = (F_acc_V_data_0_full_n & F_acc_V_data_1_full_n & F_acc_V_data_2_full_n & F_acc_V_data_3_full_n);

assign F_acc_V_data_0_din = tmp_data_0_reg_804;

assign F_acc_V_data_0_write = F_acc_V_data_01_update;

assign F_acc_V_data_1_din = tmp_data_1_reg_814;

assign F_acc_V_data_1_write = F_acc_V_data_01_update;

assign F_acc_V_data_2_din = tmp_data_2_reg_824;

assign F_acc_V_data_2_write = F_acc_V_data_01_update;

assign F_acc_V_data_3_din = tmp_data_3_reg_834;

assign F_acc_V_data_3_write = F_acc_V_data_01_update;

assign V_acc_V_data_01_status = (V_acc_V_data_0_full_n & V_acc_V_data_1_full_n & V_acc_V_data_2_full_n & V_acc_V_data_3_full_n);

assign V_acc_V_data_0_din = tmp_data_0_4_reg_809;

assign V_acc_V_data_0_write = V_acc_V_data_01_update;

assign V_acc_V_data_1_din = tmp_data_1_4_reg_819;

assign V_acc_V_data_1_write = V_acc_V_data_01_update;

assign V_acc_V_data_2_din = tmp_data_2_4_reg_829;

assign V_acc_V_data_2_write = V_acc_V_data_01_update;

assign V_acc_V_data_3_din = tmp_data_3_4_reg_839;

assign V_acc_V_data_3_write = V_acc_V_data_01_update;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[ap_const_lv32_7];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[ap_const_lv32_8];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[ap_const_lv32_9];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[ap_const_lv32_A];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[ap_const_lv32_B];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[ap_const_lv32_C];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[ap_const_lv32_D];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[ap_const_lv32_E];

assign ap_CS_fsm_state1 = ap_CS_fsm[ap_const_lv32_0];

assign ap_CS_fsm_state2 = ap_CS_fsm[ap_const_lv32_1];

assign ap_CS_fsm_state3 = ap_CS_fsm[ap_const_lv32_2];

assign ap_CS_fsm_state38 = ap_CS_fsm[ap_const_lv32_F];

assign ap_CS_fsm_state4 = ap_CS_fsm[ap_const_lv32_3];

assign ap_CS_fsm_state5 = ap_CS_fsm[ap_const_lv32_4];

assign ap_CS_fsm_state6 = ap_CS_fsm[ap_const_lv32_5];

assign ap_CS_fsm_state7 = ap_CS_fsm[ap_const_lv32_6];

always @ (*) begin
    ap_condition_267 = ((real_start == 1'b0) | (ap_done_reg == 1'b1) | (simConfig_rowsToSimulate_V_empty_n == 1'b0) | (simConfig_BLOCK_NUMBERS_V_empty_n == 1'b0) | (simConfig_rowsToSimulate_V_out_full_n == 1'b0) | (simConfig_BLOCK_NUMBERS_V_out_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_312 = ((exitcond_flatten_reg_315 == 1'b0) & ((grp_readCalcData_fu_179_F_V_data_0_blk_n == 1'b0) | (grp_readCalcData_fu_179_F_V_data_1_blk_n == 1'b0) | (grp_readCalcData_fu_179_F_V_data_2_blk_n == 1'b0) | (grp_readCalcData_fu_179_F_V_data_3_blk_n == 1'b0) | (grp_readCalcData_fu_179_V_V_data_0_blk_n == 1'b0) | (grp_readCalcData_fu_179_V_V_data_1_blk_n == 1'b0) | (grp_readCalcData_fu_179_V_V_data_2_blk_n == 1'b0) | (grp_readCalcData_fu_179_V_V_data_3_blk_n == 1'b0)));
end

always @ (*) begin
    ap_condition_316 = (((exitcond_flatten_reg_315 == 1'b0) & ((grp_readCalcData_fu_179_F_V_data_0_blk_n == 1'b0) | (grp_readCalcData_fu_179_F_V_data_1_blk_n == 1'b0) | (grp_readCalcData_fu_179_F_V_data_2_blk_n == 1'b0) | (grp_readCalcData_fu_179_F_V_data_3_blk_n == 1'b0) | (grp_readCalcData_fu_179_V_V_data_0_blk_n == 1'b0) | (grp_readCalcData_fu_179_V_V_data_1_blk_n == 1'b0) | (grp_readCalcData_fu_179_V_V_data_2_blk_n == 1'b0) | (grp_readCalcData_fu_179_V_V_data_3_blk_n == 1'b0))) | ((exitcond_flatten_reg_315 == 1'b0) & (C_data_V_data_00_status == 1'b0)));
end

always @ (*) begin
    ap_condition_392 = (((1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_315) & (F_acc_V_data_01_status == 1'b0)) | ((1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_315) & (V_acc_V_data_01_status == 1'b0)));
end

assign ap_ready = internal_ap_ready;

assign exitcond_flatten_fu_289_p2 = ((indvar_flatten_phi_fu_172_p4 == bound_reg_310) ? 1'b1 : 1'b0);

assign grp_fu_283_p0 = grp_fu_283_p00;

assign grp_fu_283_p00 = simConfig_BLOCK_NUMBERS_V_dout;

assign grp_fu_283_p1 = grp_fu_283_p10;

assign grp_fu_283_p10 = simConfig_rowsToSimulate_V_dout;

assign grp_readCalcData_fu_179_ap_start = ap_reg_grp_readCalcData_fu_179_ap_start;

assign indvar_flatten_next_fu_294_p2 = (indvar_flatten_phi_fu_172_p4 + ap_const_lv54_1);

assign simConfig_BLOCK_NUMBERS_V_out_din = simConfig_BLOCK_NUMBERS_V_dout;

assign simConfig_rowsToSimulate_V_out_din = simConfig_rowsToSimulate_V_dout;

assign start_out = real_start;

assign start_write = (ap_start & start_control_reg);

endmodule //acc
