timestamp=1696529868756

[~A]
LastVerilogToplevel=testbench_day7
ModifyID=1
Version=74
design.sv_testbench.sv=0*556*1082

[~MFT]
0=5|0work.mgf|1082|0
1=3|1work.mgf|1551|0
3=6|3work.mgf|1129|0

[$root]
A/$root=22|||1*0
BinL64/$root=3*0
SLP=3*106
Version=2022.04.117 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|c73a565f2ade592f8ac1c68f484c9216bca16bfa07c6a2c217bffd4ecca9cdcf

[day7]
A/day7=22|../design.sv|2|1*390
BinL64/day7=3*174
R=../design.sv|2
SLP=3*279
Version=2022.04.117 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|734a2c9a9c80b96768ca0d8609c32d936d36d1cfad8ded420b35fbf406338165

[testbench_day7]
A/testbench_day7=22|../testbench.sv|1|1*1551
BinL64/testbench_day7=3*387
R=../testbench.sv|1
SLP=3*1129
Version=2022.04.117 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|531db976bd1c37256c42b0035752a35f6a18ac258a164f16a347bbdfb1aa746ce37002907e2a5c76dbf8fc879c428cd7

[~U]
$root=12|0*0|
day7=12|0*182|
testbench_day7=12|0*379||0x10
