Asystemonachiporsystemonchip(SoC,/\xcb\x8c\xc9\x9bs\xcb\x8co\xca\x8a\xcb\x88si\xcb\x90/es-oh-SEEor/s\xc9\x92k/sock)[nb1]isanintegratedcircuit(alsoknownasa"chip")thatintegratesallcomponentsofacomputerorotherelectronicsystem.Thesecomponentstypicallyincludeacentralprocessingunit(CPU),memory,input/outputportsandsecondarystorage–allonasinglesubstrate.Itmaycontaindigital,analog,mixed-signal,andoftenradiofrequencysignalprocessingfunctions,dependingontheapplication.Astheyareintegratedonasingleelectronicsubstrate,SoCsconsumemuchlesspowerandtakeupmuchlessareathanmulti-chipdesignswithequivalentfunctionality.Becauseofthis,SoCsareverycommoninthemobilecomputingandedgecomputingmarkets.[1][2]SystemsonchiparecommonlyusedinembeddedsystemsandtheInternetofThings.\nSystemsonChipareincontrasttothecommontraditionalmotherboard-basedPCarchitecture,whichseparatescomponentsbasedonfunctionandconnectsthemthroughacentralinterfacingcircuitboard.[nb2]Whereasamotherboardhousesandconnectsdetachableorreplaceablecomponents,SoCsintegrateallofthesecomponentsintoasingleintegratedcircuit,asifallthesefunctionswerebuiltintothemotherboard.AnSoCwilltypicallyintegrateaCPU,graphicsandmemoryinterfaces,[nb3]hard-diskandUSBconnectivity,[nb4]random-accessandread-onlymemoriesandsecondarystorageonasinglecircuitdie,whereasamotherboardwouldconnectthesemodulesasdiscretecomponentsorexpansioncards.\nMoretightlyintegratedcomputersystemdesignsimproveperformanceandreducepowerconsumptionaswellassemiconductordieareaneededforanequivalentdesigncomposedofdiscretemodules,atthecostofreducedreplaceabilityofcomponents.Bydefinition,SoCdesignsarefullyornearlyfullyintegratedacrossdifferentcomponentmodules.Forthesereasons,therehasbeenageneraltrendtowardstighterintegrationofcomponentsinthecomputerhardwareindustry,inpartduetotheinfluenceofSoCsandlessonslearnedfromthemobileandembeddedcomputingmarkets.Systems-on-Chipcanbeviewedaspartofalargertrendtowardsembeddedcomputingandhardwareacceleration.\n\nAnSoCintegratesamicrocontrollerormicroprocessorwithadvancedperipheralslikegraphicsprocessingunit(GPU),Wi-Fimodule,oroneormorecoprocessors.Similartohowamicrocontrollerintegratesamicroprocessorwithperipheralcircuitsandmemory,anSoCcanbeseenasintegratingamicrocontrollerwithevenmoreadvancedperipherals.Ingeneral,therearefourdistinguishabletypesofSoCs:\nSystems-on-chipcanbeappliedtoanycomputingtask.However,theyaretypicallyusedinmobilecomputingsuchastablets,smartphones,smartwatchesandnetbooksaswellasembeddedsystemsandinapplicationswherepreviouslymicrocontrollerswouldbeused.\nWherepreviouslyonlymicrocontrollerscouldbeused,SoCsarerisingtoprominenceintheembeddedsystemsmarket.Tightersystemintegrationoffersbetterreliabilityandmeantimebetweenfailure,andSoCsoffermoreadvancedfunctionalityandcomputingpowerthanmicrocontrollers.[3]ApplicationsincludeAIacceleration,embeddedmachinevision,[4]datacollection,telemetry,vectorprocessingandambientintelligence.Oftenembeddedsystems-on-chiptargettheinternetofthings,industrialinternetofthingsandedgecomputingmarkets.\nMobilecomputingbasedSoCstypicallybundleprocessors,memories,on-chipcaches,wirelessnetworkingcapabilitiesandoftendigitalcamerahardwareandfirmware.SomemobilecomputingSoCsinclude:\nSystems-on-chiparebeingappliedtopersonalcomputersasof2018.[6]TheyareparticularlyappliedtolaptopsandtabletPCs.Tabletandlaptopmanufacturershavelearnedlessonsfromembeddedsystemsandsmartphonemarketsincludingaboutreducedpowerconsumption,betterperformanceandreliabilityfromtighterintegrationofhardwareandfirmwaremodules,andLTEandotherwirelessnetworkcommunicationsintegratedonchip(integratednetworkinterfacecontrollers).[8]\nARMbased:\nx86based:\nAnSoCconsistsofhardwarefunctionalunits,includingmicroprocessorsthatrunsoftwarecode,aswellasacommunicationssubsystemtoconnect,control,directandinterfacebetweenthesefunctionalmodules.\nAnSoCmusthaveatleastoneprocessorcore,butwilltypicallyhavemore.Processorcorescanbeamicrocontroller,microprocessor(\xce\xbcP),[9]digitalsignalprocessor(DSP)orapplication-specificinstructionsetprocessor(ASIP)core.[10]ASIPshaveinstructionsetsthatarecustomizedforanapplicationdomainanddesignedtobemoreefficientthangeneral-purposeinstructionsforaspecifictypeofworkload.MultiprocessorSoCshavemorethanoneprocessorcorebydefinition.\nWhethersingle-core,multi-coreormanycore,SoCprocessorcorestypicallyuseRISCinstructionsetarchitectures.RISCarchitecturesareadvantageousoverCISCprocessorsforsystems-on-chipbecausetheyrequirelessdigitallogic,andthereforelesspowerandareaonboard,andintheembeddedandmobilecomputingmarketstheseareoftenhighlyconstrained.Inparticular,SoCprocessorcoresoftenusetheARMarchitecturebecauseitisasoftprocessorspecifiedasanIPcoreandmorepowerefficientthanx86.[9]\nSystems-on-chipmusthavesemiconductormemoryblockstoperformtheircomputation,asdomicrocontrollersandotherembeddedsystems.Dependingontheapplication,SoCmemorymayformamemoryhierarchyandcachehierarchy.Inthemobilecomputingmarket,thisiscommon,butinmanylow-powerembeddedmicrocontrollersthisisnotnecessary.\nMemorytechnologiesforSoCsincluderead-onlymemory(ROM),random-accessmemory(RAM),electricallyerasableprogrammableROM(EEPROM)andflashmemory.[9]Asinothercomputersystems,RAMcanbesubdividedintorelativelyfasterbutmoreexpensivestaticRAM(SRAM)andtheslowerbutcheaperdynamicRAM(DRAM).WhenaSoChasacachehierarchy,SRAMwillusuallybeusedtoimplementprocessorregistersandcores\'L1cacheswhereasDRAMwillbeusedforlowerlevelsofthecachehierarchyincludingmainmemory."Mainmemory"maybespecifictoasingleprocessor(whichcanbemulti-core)whentheSoChasmultipleprocessors,inwhichcaseitisdistributedmemoryandmustbesentvia\xc2\xa7 Intermodulecommunicationon-chiptobeaccessedbyadifferentprocessor.[10]Forfurtherdiscussionofmulti-processingmemoryissues,seecachecoherenceandmemorylatency.\nSoCsincludeexternalinterfaces,typicallyforcommunicationprotocols.TheseareoftenbaseduponindustrystandardssuchasUSB,FireWire,Ethernet,USART,SPI,HDMI,I\xc2\xb2C,etc.Theseinterfaceswilldifferaccordingtotheintendedapplication.WirelessnetworkingprotocolssuchasWi-Fi,Bluetooth,6LoWPANandnear-fieldcommunicationmayalsobesupported.\nWhenneeded,SoCsincludeanaloginterfacesincludinganalog-to-digitalanddigital-to-analogconverters,oftenforsignalprocessing.Thesemaybeabletointerfacewithdifferenttypesofsensorsoractuators,includingsmarttransducers.Theymayinterfacewithapplication-specificmodulesorshields.[nb5]OrtheymaybeinternaltotheSoC,suchasifananalogsensorisbuiltintotheSoCanditsreadingsmustbeconvertedtodigitalsignalsformathematicalprocessing.\nDigitalsignalprocessor(DSP)coresareoftenincludedonsystems-on-chip.Theyperformsignalprocessingoperationsinsystems-on-chipforsensors,actuators,datacollection,dataanalysisandmultimediaprocessing.DSPcorestypicallyfeatureverylonginstructionword(VLIW)andsingleinstruction,multipledata(SIMD)instructionsetarchitectures,andarethereforehighlyamenabletoexploitinginstruction-levelparallelismthroughparallelprocessingandsuperscalarexecution.[10]:4DSPcoresmostoftenfeatureapplication-specificinstructions,andassucharetypicallyapplication-specificinstruction-setprocessors(ASIP).Suchapplication-specificinstructionscorrespondtodedicatedhardwarefunctionalunitsthatcomputethoseinstructions.\nTypicalDSPinstructionsincludemultiply-accumulate,FastFouriertransform,fusedmultiply-add,andconvolutions.\nAswithothercomputersystems,SoCsrequiretimingsourcestogenerateclocksignals,controlexecutionofSoCfunctionsandprovidetimecontexttosignalprocessingapplicationsoftheSoC,ifneeded.Populartimesourcesarecrystaloscillatorsandphase-lockedloops.\nSystem-on-chipperipheralsincludingcounter-timers,real-timetimersandpower-onresetgenerators.SoCsalsoincludevoltageregulatorsandpowermanagementcircuits.\nSystems-on-chipcomprisemanyexecutionunits.Theseunitsmustoftensenddataandinstructionsbackandforth.Becauseofthis,allbutthemosttrivialSoCsrequirecommunicationssubsystems.Originally,aswithothermicrocomputertechnologies,databusarchitectureswereused,butrecentlydesignsbasedonsparseintercommunicationnetworksknownasnetworks-on-chip(NoC)haverisentoprominenceandareforecasttoovertakebusarchitecturesforSoCdesigninthenearfuture.[11]\nHistorically,asharedglobalcomputerbustypicallyconnectedthedifferentcomponents,alsocalled"blocks"oftheSystem-on-Chip.[11]Averycommonbusforsystem-on-chipcommunicationsisARM\'sroyalty-freeAdvancedMicrocontrollerBusArchitecture(AMBA)standard.\nDirectmemoryaccesscontrollersroutedatadirectlybetweenexternalinterfacesandSoCmemory,bypassingtheCPUorcontrolunit,therebyincreasingthedatathroughputofthesystem-on-chip.Thisissimilartosomedevicedriversofperipheralsoncomponent-basedmulti-chipmodulePCarchitectures.\nComputerbusesarelimitedinscalability,supportingonlyuptotensofcores(multicore)onasinglechip.[11]:xiiiWiredelayisnotscalableduetocontinuedminiaturization,systemperformancedoesnotscalewiththenumberofcoresattached,theSoC\'soperatingfrequencymustdecreasewitheachadditionalcoreattachedforpowertobesustainable,andlongwiresconsumelargeamountsofelectricalpower.Thesechallengesareprohibitivetosupportingmanycoresystemsonchip.[11]:xiii\nInthelate2010s,atrendofsystems-on-chipimplementingcommunicationssubsystemsintermsofanetwork-liketopologyinsteadofbus-basedprotocolshasemerged.AtrendtowardsmoreprocessorcoresonSoCshascausedon-chipcommunicationefficiencytobecomeoneofthekeyfactorsindeterminingtheoverallsystemperformanceandcost.[11]:xiiiThishasledtotheemergenceofinterconnectionnetworkswithrouter-basedpacketswitchingknownas"networksonchip"(NoCs)toovercomethebottlenecksofbus-basednetworks.[11]:xiii\nNetworks-on-chiphaveadvantagesincludingdestination-andapplication-specificrouting,greaterpowerefficiencyandreducedpossibilityofbuscontention.Network-on-chiparchitecturestakeinspirationfromnetworkingprotocolslikeTCPandtheInternetprotocolsuiteforon-chipcommunication,[11]althoughtheytypicallyhavefewernetworklayers.Optimalnetwork-on-chipnetworkarchitecturesareanongoingareaofmuchresearchinterest.NoCarchitecturesrangefromtraditionaldistributedcomputingnetworktopologiessuchastorus,hypercube,meshesandtreenetworkstogeneticalgorithmschedulingtorandomizedalgorithmssuchasrandomwalkswithbranchingandrandomizedtimetolive(TTL).\nManySoCresearchersconsiderNoCarchitecturestobethefutureofsystem-on-chipdesignbecausetheyhavebeenshowntoefficientlymeetpowerandthroughputneedsofSoCdesigns.CurrentNoCarchitecturesaretwo-dimensional.2DICdesignhaslimitedfloorplanningchoicesasthenumberofcoresinSoCsincrease,soasthree-dimensionalintegratedcircuits(3DICs)emerge,SoCdesignerslooktobuildthree-dimensionalon-chipnetworksknownas3DNoCs.[11]\nAsystemonchipconsistsofboththehardware,describedin\xc2\xa7 Structure,andthesoftwarecontrollingthemicrocontroller,microprocessorordigitalsignalprocessorcores,peripheralsandinterfaces.ThedesignflowforanSoCaimstodevelopthishardwareandsoftwareatthesametime,alsoknownasarchitecturalco-design.Thedesignflowmustalsotakeintoaccountoptimizations(\xc2\xa7 Optimizationgoals)andconstraints.\nMostSoCsaredevelopedfrompre-qualifiedhardwarecomponentIPcorespecificationsforthehardwareelementsandexecutionunits,collectively"blocks",describedabove,togetherwithsoftwaredevicedriversthatmaycontroltheiroperation.Ofparticularimportancearetheprotocolstacksthatdriveindustry-standardinterfaceslikeUSB.Thehardwareblocksareputtogetherusingcomputer-aideddesigntools,specificallyelectronicdesignautomationtools;thesoftwaremodulesareintegratedusingasoftwareintegrateddevelopmentenvironment.\nSystems-on-chipcomponentsarealsooftendesignedinhigh-levelprogramminglanguagessuchasC++,MATLABorSystemCandconvertedtoRTLdesignsthroughhigh-levelsynthesis(HLS)toolssuchasCtoHDLorflowtoHDL.[12]HLSproductscalled"algorithmicsynthesis"allowdesignerstouseC++tomodelandsynthesizesystem,circuit,softwareandverificationlevelsallinonehighlevellanguagecommonlyknowntocomputerengineersinamannerindependentoftimescales,whicharetypicallyspecifiedinHDL.[13]Othercomponentscanremainsoftwareandbecompiledandembeddedontosoft-coreprocessorsincludedintheSoCasmodulesinHDLasIPcores.\nOncethearchitectureoftheSoChasbeendefined,anynewhardwareelementsarewritteninanabstracthardwaredescriptionlanguagetermedregistertransferlevel(RTL)whichdefinesthecircuitbehavior,orsynthesizedintoRTLfromahighlevellanguagethroughhigh-levelsynthesis.TheseelementsareconnectedtogetherinahardwaredescriptionlanguagetocreatethefullSoCdesign.Thelogicspecifiedtoconnectthesecomponentsandconvertbetweenpossiblydifferentinterfacesprovidedbydifferentvendorsiscalledgluelogic.\nChipsareverifiedforlogicalcorrectnessbeforebeingsenttoasemiconductorfoundry.Thisprocessiscalledfunctionalverificationanditaccountsforasignificantportionofthetimeandenergyexpendedinthechipdesignlifecycle,oftenquotedas70%.[14][15]Withthegrowingcomplexityofchips,hardwareverificationlanguageslikeSystemVerilog,SystemC,e,andOpenVeraarebeingused.Bugsfoundintheverificationstagearereportedtothedesigner.\nTraditionally,engineershaveemployedsimulationacceleration,emulationorprototypingonreprogrammablehardwaretoverifyanddebughardwareandsoftwareforSoCdesignspriortothefinalizationofthedesign,knownastape-out.Field-programmablegatearrays(FPGAs)arefavoredforprototypingsystems-on-chipbecauseFPGAprototypesarereprogrammable,allowdebuggingandaremoreflexiblethanapplication-specificintegratedcircuits(ASICs).[16][17]\nWithhighcapacityandfastcompilationtime,simulationaccelerationandemulationarepowerfultechnologiesthatprovidewidevisibilityintosystems.Bothtechnologies,however,operateslowly,ontheorderofMHz,whichmaybesignificantlyslower\xe2\x80\x93upto100timesslower\xe2\x80\x93thantheSoC\'soperatingfrequency.AccelerationandemulationboxesarealsoverylargeandexpensiveatoverUS$1million.[citationneeded]\nFPGAprototypes,incontrast,useFPGAsdirectlytoenableengineerstovalidateandtestat,orcloseto,asystem\xe2\x80\x99sfulloperatingfrequencywithreal-worldstimuli.ToolssuchasCertus[18]areusedtoinsertprobesintheFPGARTLthatmakesignalsavailableforobservation.Thisisusedtodebughardware,firmwareandsoftwareinteractionsacrossmultipleFPGAswithcapabilitiessimilartoalogicanalyzer.\nInparallel,thehardwareelementsaregroupedandpassedthroughaprocessoflogicsynthesis,duringwhichperformanceconstraints,suchasoperationalfrequencyandexpectedsignaldelays,areapplied.Thisgeneratesanoutputknownasanetlistdescribingthedesignasaphysicalcircuitanditsinterconnections.ThesenetlistsarecombinedwiththegluelogicconnectingthecomponentstoproducetheschematicdescriptionoftheSoCasacircuitwhichcanbeprintedontoachip.Thisprocessisknownasplaceandrouteandprecedestape-outintheeventthattheSoCsareproducedasapplication-specificintegratedcircuits(ASIC).\nSystems-on-chipmustoptimizepoweruse,areaondie,communication,positioningforlocalitybetweenmodularunitsandotherfactors.Optimizationisnecessarilyadesigngoalofsystems-on-chip.Ifoptimizationwasnotnecessary,theengineerswoulduseamulti-chipmodulearchitecturewithoutaccountingfortheareautilization,powerconsumptionorperformanceofthesystemtothesameextent.\nCommonoptimizationtargetsforsystem-on-chipdesignsfollow,withexplanationsofeach.Ingeneral,optimizinganyofthesequantitiesmaybeahardcombinatorialoptimizationproblem,andcanindeedbeNP-hardfairlyeasily.Therefore,sophisticatedoptimizationalgorithmsareoftenrequiredanditmaybepracticaltouseapproximationalgorithmsorheuristicsinsomecases.Additionally,mostSoCdesignscontainmultiplevariablestooptimizesimultaneously,soParetoefficientsolutionsaresoughtafterinSoCdesign.Oftentimesthegoalsofoptimizingsomeofthesequantitiesaredirectlyatodds,furtheraddingcomplexitytodesignoptimizationofsystems-on-chipandintroducingtrade-offsinsystemdesign.\nForbroadercoverageoftrade-offsandrequirementsanalysis,seerequirementsengineering.\nSystems-on-chipareoptimizedtominimizetheelectricalpowerusedtoperformtheSoC\'sfunctions.MostSoCsmustuselowpower.SoCsystemsoftenrequirelongbatterylife(suchassmartphones),canpotentiallyspendingmonthsoryearswithoutapowersourceneedingtomaintainautonomousfunction,andoftenarelimitedinpowerusebyahighnumberofembeddedSoCsbeingnetworkedtogetherinanarea.Additionally,energycostscanbehighandconservingenergywillreducethetotalcostofownershipoftheSoC.Finally,wasteheatfromhighenergyconsumptioncandamageothercircuitcomponentsiftoomuchheatisdissipated,givinganotherpragmaticreasontoconserveenergy.Theamountofenergyusedinacircuitistheintegralofpowerconsumedwithrespecttotime,andtheaveragerateofpowerconsumptionistheproductofcurrentbyvoltage.Equivalently,byOhm\'slaw,poweriscurrentsquaredtimesresistanceorvoltagesquareddividedbyresistance:\n\n\n\n\nP\n=\nI\nV\n=\n\n\n\nV\n\n2\n\n\nR\n\n\n=\n\n\nI\n\n2\n\n\n\n\nR\n\n\n\n{\\displaystyleP=IV={\\frac{V^{2}}{R}}={I^{2}}{R}}\n\nSystems-on-chiparefrequentlyembeddedinportabledevicessuchassmartphones,GPSnavigationdevices,digitalwatches(includingsmartwatches)andnetbooks.Customerswantlongbatterylivesformobilecomputingdevices,anotherreasonthatpowerconsumptionmustbeminimizedinsystems-on-chip.Multimediaapplicationsareoftenexecutedonthesedevices,includingvideogames,videostreaming,imageprocessing;allofwhichhavegrownincomputationalcomplexityinrecentyearswithuserdemandsandexpectationsforhigher-qualitymultimedia.Computationismoredemandingasexpectationsmovetowards3Dvideoathighresolutionwithmultiplestandards,soSoCsperformingmultimediatasksmustbecomputationallycapableplatformwhilebeinglowpowertorunoffastandardmobilebattery.[10]:3\nSoCsareoptimizedtomaximizepowerefficiencyinperformanceperwatt:maximizetheperformanceoftheSoCgivenabudgetofpowerusage.Manyapplicationssuchasedgecomputing,distributedprocessingandambientintelligencerequireacertainlevelofcomputationalperformance,butpowerislimitedinmostSoCenvironments.TheARMarchitecturehasgreaterperformanceperwattthanx86inembeddedsystems,soitispreferredoverx86formostSoCapplicationsrequiringanembeddedprocessor.\nSoCdesignsareoptimizedtominimizewasteheatoutputonthechip.Aswithotherintegratedcircuits,heatgeneratedduetohighpowerdensityarethebottlenecktofurtherminiaturizationofcomponents.[19]:1Thepowerdensitiesofhighspeedintegratedcircuits,particularlymicroprocessorsandincludingSoCs,havebecomehighlyuneven.Toomuchwasteheatcandamagecircuitsanderodereliabilityofthecircuitovertime.Hightemperaturesandthermalstressnegativelyimpactreliability,stressmigration,decreasedmeantimebetweenfailures,electromigration,wirebonding,metastabilityandotherperformancedegradationoftheSoCovertime.[19]:2-9\nInparticular,mostSoCsareinasmallphysicalareaorvolumeandthereforetheeffectsofwasteheatarecompoundedbecausethereislittleroomforittodiffuseoutofthesystem.BecauseofhightransistorcountsonmoderndevicesduetoMoore\'slaw,oftentimesalayoutofsufficientthroughputandhightransistordensityisphysicallyrealizablefromfabricationprocessesbutwouldresultinunacceptablyhighamountsofheatinthecircuit\'svolume.[19]:1\nThesethermaleffectsforceSoCandotherchipdesignerstoapplyconservativedesignmargins,creatinglessperformantdevicestomitigatetheriskofcatastrophicfailure.Duetoincreasedtransistordensitiesaslengthscalesgetsmaller,eachprocessgenerationproducesmoreheatoutputthanthelast.Compoundingthisproblem,system-on-chiparchitecturesareusuallyheterogeneous,creatingspatiallyinhomogeneousheatfluxes,whicharecannotbeeffectivelymitigatedbyuniformpassivecooling.[19]:1\nSoCsareoptimizedtomaximizecomputationalandcommunicationsthroughput.\nSoCsareoptimizedtominimizelatencyforsomeoralloftheirfunctions.Thiscanbeaccomplishedbylayingoutelementswithproperproximityandlocalitytoeach-othertominimizetheinterconnectiondelaysandmaximizethespeedatwhichdataiscommunicatedbetweenmodules,functionalunitsandmemories.Ingeneral,optimizingtominimizelatencyisanNP-completeproblemequivalenttothebooleansatisfiabilityproblem.\nFortasksrunningonprocessorcores,latencyandthroughputcanbeimprovedwith\xc2\xa7 Taskscheduling.Sometasksruninapplication-specifichardwareunits,however,andeventaskschedulingmaynotbesufficienttooptimizeallsoftware-basedtaskstomeettimingandthroughputconstraints.\nSystemsonchiparemodeledwithstandardhardwareverificationandvalidationtechniques,butadditionaltechniquesareusedtomodelandoptimizeSoCdesignalternativestomakethesystemoptimalwithrespecttomultiple-criteriadecisionanalysisontheaboveoptimizationtargets.\nTaskschedulingisanimportantactivityinanycomputersystemwithmultipleprocessesorthreadssharingasingleprocessorcore.Itisimportanttoreduce\xc2\xa7 Latencyandincrease\xc2\xa7 ThroughputforembeddedsoftwarerunningonanSoC\'s\xc2\xa7 Processorcores.Noteveryimportantcomputingactivityinasystem-on-chipisperformedinsoftwarerunningonon-chipprocessors,butschedulingcandrasticallyimproveperformanceofsoftware-basedtasksandothertasksinvolvingsharedresources.\nSoCsoftenscheduletasksaccordingtonetworkschedulingandrandomizedschedulingalgorithms.\nHardwareandsoftwaretasksareoftenpipelinedinprocessordesign.Pipeliningisanimportantprincipleforspeedupincomputerarchitecture.TheyarefrequentlyusedinGPUs(graphicspipeline)andRISCprocessors(evolutionsoftheclassicRISCpipeline),butarealsoappliedtoapplication-specifictaskssuchasdigitalsignalprocessingandmultimediamanipulationsinthecontextofsystems-on-chip.[10]\nSystems-on-chipareoftenanalyzedthoughprobabilisticmodels,Queueingtheory\xc2\xa7 QueueingnetworksandMarkovchains.Forinstance,Little\'slawallowsSoCstatesandNoCbufferstobemodeledasarrivalprocessesandanalyzedthroughPoissonrandomvariablesandPoissonprocesses.\nSoCsareoftenmodeledwithMarkovchains,bothdiscretetimeandcontinuoustimevariants.Markovchainmodelingallowsasymptoticanalysisofthesystem-on-chip\'ssteadystatedistributionofpower,heat,latencyandotherfactorstoallowdesigndecisionstobeoptimizedforthecommoncase.\nThenetlistsdescribedaboveareusedasthebasisforthephysicaldesign(placeandroute)flowtoconvertthedesigners\'intentintothedesignoftheSoC.Throughoutthisconversionprocess,thedesignisanalyzedwithstatictimingmodeling,simulationandothertoolstoensurethatitmeetsthespecifiedoperationalparameterssuchasfrequency,powerconsumptionanddissipation,functionalintegrity(asdescribedintheregistertransferlevelcode)andelectricalintegrity.\nWhenallknownbugshavebeenrectifiedandthesehavebeenre-verifiedandallphysicaldesignchecksaredone,thephysicaldesignfilesdescribingeachlayerofthechiparesenttothefoundry\'smaskshopwhereafullsetofglasslithographicmaskswillbeetched.ThesearesenttoawaferfabricationplanttocreatetheSoCdicebeforepackagingandtesting.\nSoCscanbefabricatedbyseveraltechnologies,including:\nASICsconsumelesspowerandarefasterthanFPGAsbutcannotbereprogrammedandareexpensivetomanufacture.FPGAdesignsaremoresuitableforlowervolumedesigns,butafterenoughunitsofproductionASICsreducethetotalcostofownership.[20]\nSoCdesignsconsumelesspowerandhavealowercostandhigherreliabilitythanthemulti-chipsystemsthattheyreplace.Withfewerpackagesinthesystem,assemblycostsarereducedaswell.\nHowever,likemostvery-large-scaleintegration(VLSI)designs,thetotalcost[clarificationneeded]ishigherforonelargechipthanforthesamefunctionalitydistributedoverseveralsmallerchips,becauseofloweryields[clarificationneeded]andhighernon-recurringengineeringcosts.\nWhenitisnotfeasibletoconstructanSoCforaparticularapplication,analternativeisasysteminpackage(SiP)comprisinganumberofchipsinasinglepackage.Whenproducedinlargevolumes,SoCismorecost-effectivethanSiPbecauseitspackagingissimpler.[21]AnotherreasonsSiPmaybepreferrediswasteheatmaybetoohighinasystem-on-chipforagivenpurposebecausefunctionalcomponentsaretooclosetogether,andinanSiPheatwilldissipatebetterfromdifferentfunctionalmodulesbeingphysicallyfurtherapart.\nSoCresearchanddevelopmentoftencomparesmanyoptions.Benchmarks,suchasCOSMIC,[22]aredevelopedtohelpsuchevaluations.\n