synthesis:  version Diamond (64-bit) 3.11.0.396.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.
Tue Nov 17 15:19:36 2020


Command Line:  synthesis -f buttonInput_impl1_lattice.synproj -gui -msgset C:/Users/10352/vhdl-labs/lab1_button_input/promote.xml 

Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is CSBGA132.
The -d option is LCMXO2-4000HC.
Using package CSBGA132.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-4000HC

### Package : CSBGA132

### Speed   : 4

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = Key_Table.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/lscc/diamond/3.11_x64/ispfpga/xo2c00/data (searchpath added)
-p C:/Users/10352/vhdl-labs/lab1_button_input/impl1 (searchpath added)
-p C:/Users/10352/vhdl-labs/lab1_button_input (searchpath added)
VHDL library = work
VHDL design file = C:/Users/10352/vhdl-labs/lab1_button_input/key_input.vhd
NGD file = buttonInput_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "C:/Users/10352/vhdl-labs/lab1_button_input/impl1". VHDL-1504
Analyzing VHDL file c:/users/10352/vhdl-labs/lab1_button_input/key_input.vhd. VHDL-1481
INFO - synthesis: c:/users/10352/vhdl-labs/lab1_button_input/key_input.vhd(4): analyzing entity key_table. VHDL-1012
INFO - synthesis: c:/users/10352/vhdl-labs/lab1_button_input/key_input.vhd(17): analyzing architecture key_table_arch. VHDL-1010
unit Key_Table is not yet analyzed. VHDL-1485
WARNING - synthesis: c:/users/10352/vhdl-labs/lab1_button_input/key_input.vhd(48): case statement does not cover all choices. 'others' clause is needed. VHDL-1037
unit Key_Table is not yet analyzed. VHDL-1485
c:/users/10352/vhdl-labs/lab1_button_input/key_input.vhd(4): executing Key_Table(Key_Table_arch)

WARNING - synthesis: c:/users/10352/vhdl-labs/lab1_button_input/key_input.vhd(48): case statement does not cover all choices. 'others' clause is needed. VHDL-1037
WARNING - synthesis: c:/users/10352/vhdl-labs/lab1_button_input/key_input.vhd(15): replacing existing netlist Key_Table(Key_Table_arch). VHDL-1205
Top module name (VHDL): Key_Table
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Top-level module name = Key_Table.
WARNING - synthesis: c:/users/10352/vhdl-labs/lab1_button_input/key_input.vhd(103): Register seg_82 is stuck at Zero. VDB-5013



GSR will not be inferred because no asynchronous signal was found in the netlist.
WARNING - synthesis: Initial value found on instance apa_77 will be ignored.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in Key_Table_drc.log.
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file buttonInput_impl1.ngd.

################### Begin Area Report (Key_Table)######################
Number of register bits => 58 of 4635 (1 % )
CCU2D => 8
FD1P3AX => 31
FD1P3IX => 3
FD1S3AX => 14
FD1S3IX => 10
GSR => 1
IB => 9
INV => 1
LUT4 => 128
OB => 16
PFUMX => 2
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : apa, loads : 37
  Net : clk_c, loads : 18
Clock Enable Nets
Number of Clock Enables: 9
Top 9 highest fanout Clock Enables:
  Net : a_to_g_6__N_78, loads : 7
  Net : apa_enable_5, loads : 6
  Net : apa_N_10, loads : 5
  Net : key_out_15__N_60, loads : 4
  Net : key_out_15__N_45, loads : 4
  Net : apa_enable_8, loads : 4
  Net : key_out_15__N_50, loads : 4
  Net : key_out_15__N_55, loads : 4
  Net : clk_c_enable_1, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : key_out_11, loads : 15
  Net : num_cnt_0, loads : 13
  Net : key_out_8, loads : 13
  Net : key_out_5, loads : 13
  Net : num_cnt_1, loads : 12
  Net : key_out_9, loads : 12
  Net : key_out_4, loads : 12
  Net : key_out_0, loads : 12
  Net : num_cnt_2, loads : 11
  Net : key_out_14, loads : 11
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets clk_c]                   |  200.000 MHz|  118.540 MHz|     5 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets apa]                     |  200.000 MHz|   59.214 MHz|    10 *
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.


Peak Memory Usage: 79.453  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.219  secs
--------------------------------------------------------------
