Classic Timing Analyzer report for Lab2
Mon Dec 21 13:32:33 2015
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'Clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                        ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------------------------------------------+-----------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                ; To                                      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------------------------------------------+-----------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 7.680 ns                         ; In                                                                  ; dataPath:DP|memRAM:part2|REGISTER[0][5] ; --         ; Clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.499 ns                         ; dataPath:DP|instructionSetOperation:part3|register:ARegister|out[6] ; Output[6]                               ; Clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.924 ns                        ; In                                                                  ; dataPath:DP|memRAM:part2|REGISTER[7][2] ; --         ; Clock    ; 0            ;
; Clock Setup: 'Clock'         ; N/A   ; None          ; 144.65 MHz ( period = 6.913 ns ) ; controlUnit:CU|state.decode                                         ; dataPath:DP|memRAM:part2|Q[3]           ; Clock      ; Clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                     ;                                         ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------------------------------------------+-----------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clock'                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                          ; To                                                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 144.65 MHz ( period = 6.913 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|Q[3]                                                ; Clock      ; Clock    ; None                        ; None                      ; 6.679 ns                ;
; N/A                                     ; 144.84 MHz ( period = 6.904 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|Q[3]                                                ; Clock      ; Clock    ; None                        ; None                      ; 6.670 ns                ;
; N/A                                     ; 147.45 MHz ( period = 6.782 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[2]  ; dataPath:DP|memRAM:part2|Q[3]                                                ; Clock      ; Clock    ; None                        ; None                      ; 6.547 ns                ;
; N/A                                     ; 148.85 MHz ( period = 6.718 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|Q[5]                                                ; Clock      ; Clock    ; None                        ; None                      ; 6.474 ns                ;
; N/A                                     ; 148.90 MHz ( period = 6.716 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|Q[2]                                                ; Clock      ; Clock    ; None                        ; None                      ; 6.483 ns                ;
; N/A                                     ; 149.05 MHz ( period = 6.709 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|Q[5]                                                ; Clock      ; Clock    ; None                        ; None                      ; 6.465 ns                ;
; N/A                                     ; 149.10 MHz ( period = 6.707 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|Q[2]                                                ; Clock      ; Clock    ; None                        ; None                      ; 6.474 ns                ;
; N/A                                     ; 149.34 MHz ( period = 6.696 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; dataPath:DP|memRAM:part2|Q[3]                                                ; Clock      ; Clock    ; None                        ; None                      ; 6.461 ns                ;
; N/A                                     ; 153.54 MHz ( period = 6.513 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|Q[1]                                                ; Clock      ; Clock    ; None                        ; None                      ; 6.280 ns                ;
; N/A                                     ; 153.75 MHz ( period = 6.504 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|Q[1]                                                ; Clock      ; Clock    ; None                        ; None                      ; 6.271 ns                ;
; N/A                                     ; 153.82 MHz ( period = 6.501 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; dataPath:DP|memRAM:part2|Q[5]                                                ; Clock      ; Clock    ; None                        ; None                      ; 6.256 ns                ;
; N/A                                     ; 153.87 MHz ( period = 6.499 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; dataPath:DP|memRAM:part2|Q[2]                                                ; Clock      ; Clock    ; None                        ; None                      ; 6.265 ns                ;
; N/A                                     ; 154.04 MHz ( period = 6.492 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|Q[6]                                                ; Clock      ; Clock    ; None                        ; None                      ; 6.248 ns                ;
; N/A                                     ; 154.08 MHz ( period = 6.490 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[2]  ; dataPath:DP|memRAM:part2|Q[6]                                                ; Clock      ; Clock    ; None                        ; None                      ; 6.245 ns                ;
; N/A                                     ; 154.08 MHz ( period = 6.490 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|Q[4]                                                ; Clock      ; Clock    ; None                        ; None                      ; 6.257 ns                ;
; N/A                                     ; 154.30 MHz ( period = 6.481 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|Q[4]                                                ; Clock      ; Clock    ; None                        ; None                      ; 6.248 ns                ;
; N/A                                     ; 154.37 MHz ( period = 6.478 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|Q[6]                                                ; Clock      ; Clock    ; None                        ; None                      ; 6.234 ns                ;
; N/A                                     ; 157.13 MHz ( period = 6.364 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[2]  ; dataPath:DP|memRAM:part2|Q[0]                                                ; Clock      ; Clock    ; None                        ; None                      ; 6.118 ns                ;
; N/A                                     ; 158.38 MHz ( period = 6.314 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[4]  ; dataPath:DP|memRAM:part2|Q[6]                                                ; Clock      ; Clock    ; None                        ; None                      ; 6.069 ns                ;
; N/A                                     ; 158.50 MHz ( period = 6.309 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|Q[0]                                                ; Clock      ; Clock    ; None                        ; None                      ; 6.064 ns                ;
; N/A                                     ; 158.81 MHz ( period = 6.297 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|Q[0]                                                ; Clock      ; Clock    ; None                        ; None                      ; 6.052 ns                ;
; N/A                                     ; 158.83 MHz ( period = 6.296 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; dataPath:DP|memRAM:part2|Q[1]                                                ; Clock      ; Clock    ; None                        ; None                      ; 6.062 ns                ;
; N/A                                     ; 159.16 MHz ( period = 6.283 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|Q[7]                                                ; Clock      ; Clock    ; None                        ; None                      ; 6.048 ns                ;
; N/A                                     ; 159.31 MHz ( period = 6.277 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[2]  ; dataPath:DP|memRAM:part2|Q[1]                                                ; Clock      ; Clock    ; None                        ; None                      ; 6.043 ns                ;
; N/A                                     ; 159.36 MHz ( period = 6.275 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:eightBitsRegister|out[1] ; dataPath:DP|memRAM:part2|Q[3]                                                ; Clock      ; Clock    ; None                        ; None                      ; 6.041 ns                ;
; N/A                                     ; 159.39 MHz ( period = 6.274 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|Q[7]                                                ; Clock      ; Clock    ; None                        ; None                      ; 6.039 ns                ;
; N/A                                     ; 159.41 MHz ( period = 6.273 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; dataPath:DP|memRAM:part2|Q[4]                                                ; Clock      ; Clock    ; None                        ; None                      ; 6.039 ns                ;
; N/A                                     ; 159.44 MHz ( period = 6.272 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[3]  ; dataPath:DP|memRAM:part2|Q[6]                                                ; Clock      ; Clock    ; None                        ; None                      ; 6.027 ns                ;
; N/A                                     ; 160.13 MHz ( period = 6.245 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[2]  ; dataPath:DP|memRAM:part2|Q[5]                                                ; Clock      ; Clock    ; None                        ; None                      ; 6.000 ns                ;
; N/A                                     ; 160.41 MHz ( period = 6.234 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; dataPath:DP|memRAM:part2|Q[6]                                                ; Clock      ; Clock    ; None                        ; None                      ; 5.989 ns                ;
; N/A                                     ; 161.08 MHz ( period = 6.208 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[3]  ; dataPath:DP|memRAM:part2|Q[4]                                                ; Clock      ; Clock    ; None                        ; None                      ; 5.974 ns                ;
; N/A                                     ; 161.42 MHz ( period = 6.195 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[3]  ; dataPath:DP|memRAM:part2|Q[2]                                                ; Clock      ; Clock    ; None                        ; None                      ; 5.961 ns                ;
; N/A                                     ; 161.76 MHz ( period = 6.182 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[3]  ; dataPath:DP|memRAM:part2|Q[1]                                                ; Clock      ; Clock    ; None                        ; None                      ; 5.948 ns                ;
; N/A                                     ; 161.76 MHz ( period = 6.182 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[3]  ; dataPath:DP|memRAM:part2|Q[3]                                                ; Clock      ; Clock    ; None                        ; None                      ; 5.947 ns                ;
; N/A                                     ; 163.03 MHz ( period = 6.134 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[2]  ; dataPath:DP|memRAM:part2|Q[7]                                                ; Clock      ; Clock    ; None                        ; None                      ; 5.898 ns                ;
; N/A                                     ; 163.99 MHz ( period = 6.098 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[2]  ; dataPath:DP|memRAM:part2|Q[2]                                                ; Clock      ; Clock    ; None                        ; None                      ; 5.864 ns                ;
; N/A                                     ; 164.34 MHz ( period = 6.085 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:eightBitsRegister|out[2] ; dataPath:DP|memRAM:part2|Q[3]                                                ; Clock      ; Clock    ; None                        ; None                      ; 5.851 ns                ;
; N/A                                     ; 164.45 MHz ( period = 6.081 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[7][0]                                      ; Clock      ; Clock    ; None                        ; None                      ; 5.838 ns                ;
; N/A                                     ; 164.45 MHz ( period = 6.081 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[7][6]                                      ; Clock      ; Clock    ; None                        ; None                      ; 5.838 ns                ;
; N/A                                     ; 164.45 MHz ( period = 6.081 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[7][7]                                      ; Clock      ; Clock    ; None                        ; None                      ; 5.838 ns                ;
; N/A                                     ; 164.45 MHz ( period = 6.081 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[7][5]                                      ; Clock      ; Clock    ; None                        ; None                      ; 5.838 ns                ;
; N/A                                     ; 164.45 MHz ( period = 6.081 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[7][4]                                      ; Clock      ; Clock    ; None                        ; None                      ; 5.838 ns                ;
; N/A                                     ; 164.45 MHz ( period = 6.081 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[7][1]                                      ; Clock      ; Clock    ; None                        ; None                      ; 5.838 ns                ;
; N/A                                     ; 164.45 MHz ( period = 6.081 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[7][2]                                      ; Clock      ; Clock    ; None                        ; None                      ; 5.838 ns                ;
; N/A                                     ; 164.47 MHz ( period = 6.080 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:eightBitsRegister|out[1] ; dataPath:DP|memRAM:part2|Q[5]                                                ; Clock      ; Clock    ; None                        ; None                      ; 5.836 ns                ;
; N/A                                     ; 164.50 MHz ( period = 6.079 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; dataPath:DP|memRAM:part2|Q[0]                                                ; Clock      ; Clock    ; None                        ; None                      ; 5.833 ns                ;
; N/A                                     ; 164.53 MHz ( period = 6.078 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:eightBitsRegister|out[1] ; dataPath:DP|memRAM:part2|Q[2]                                                ; Clock      ; Clock    ; None                        ; None                      ; 5.845 ns                ;
; N/A                                     ; 164.69 MHz ( period = 6.072 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|REGISTER[7][0]                                      ; Clock      ; Clock    ; None                        ; None                      ; 5.829 ns                ;
; N/A                                     ; 164.69 MHz ( period = 6.072 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|REGISTER[7][6]                                      ; Clock      ; Clock    ; None                        ; None                      ; 5.829 ns                ;
; N/A                                     ; 164.69 MHz ( period = 6.072 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|REGISTER[7][7]                                      ; Clock      ; Clock    ; None                        ; None                      ; 5.829 ns                ;
; N/A                                     ; 164.69 MHz ( period = 6.072 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|REGISTER[7][5]                                      ; Clock      ; Clock    ; None                        ; None                      ; 5.829 ns                ;
; N/A                                     ; 164.69 MHz ( period = 6.072 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|REGISTER[7][4]                                      ; Clock      ; Clock    ; None                        ; None                      ; 5.829 ns                ;
; N/A                                     ; 164.69 MHz ( period = 6.072 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|REGISTER[7][1]                                      ; Clock      ; Clock    ; None                        ; None                      ; 5.829 ns                ;
; N/A                                     ; 164.69 MHz ( period = 6.072 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|REGISTER[7][2]                                      ; Clock      ; Clock    ; None                        ; None                      ; 5.829 ns                ;
; N/A                                     ; 164.85 MHz ( period = 6.066 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; dataPath:DP|memRAM:part2|Q[7]                                                ; Clock      ; Clock    ; None                        ; None                      ; 5.830 ns                ;
; N/A                                     ; 165.45 MHz ( period = 6.044 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[4][0]                                      ; Clock      ; Clock    ; None                        ; None                      ; 5.791 ns                ;
; N/A                                     ; 165.45 MHz ( period = 6.044 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[4][6]                                      ; Clock      ; Clock    ; None                        ; None                      ; 5.791 ns                ;
; N/A                                     ; 165.45 MHz ( period = 6.044 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[4][5]                                      ; Clock      ; Clock    ; None                        ; None                      ; 5.791 ns                ;
; N/A                                     ; 165.45 MHz ( period = 6.044 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[4][4]                                      ; Clock      ; Clock    ; None                        ; None                      ; 5.791 ns                ;
; N/A                                     ; 165.45 MHz ( period = 6.044 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[4][1]                                      ; Clock      ; Clock    ; None                        ; None                      ; 5.791 ns                ;
; N/A                                     ; 165.54 MHz ( period = 6.041 ns )                    ; dataPath:DP|memRAM:part2|REGISTER[29][3]                                      ; dataPath:DP|memRAM:part2|Q[3]                                                ; Clock      ; Clock    ; None                        ; None                      ; 5.811 ns                ;
; N/A                                     ; 165.70 MHz ( period = 6.035 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|REGISTER[4][0]                                      ; Clock      ; Clock    ; None                        ; None                      ; 5.782 ns                ;
; N/A                                     ; 165.70 MHz ( period = 6.035 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|REGISTER[4][6]                                      ; Clock      ; Clock    ; None                        ; None                      ; 5.782 ns                ;
; N/A                                     ; 165.70 MHz ( period = 6.035 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|REGISTER[4][5]                                      ; Clock      ; Clock    ; None                        ; None                      ; 5.782 ns                ;
; N/A                                     ; 165.70 MHz ( period = 6.035 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|REGISTER[4][4]                                      ; Clock      ; Clock    ; None                        ; None                      ; 5.782 ns                ;
; N/A                                     ; 165.70 MHz ( period = 6.035 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|REGISTER[4][1]                                      ; Clock      ; Clock    ; None                        ; None                      ; 5.782 ns                ;
; N/A                                     ; 168.38 MHz ( period = 5.939 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[3]  ; dataPath:DP|memRAM:part2|Q[0]                                                ; Clock      ; Clock    ; None                        ; None                      ; 5.693 ns                ;
; N/A                                     ; 168.52 MHz ( period = 5.934 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[2]  ; dataPath:DP|memRAM:part2|REGISTER[7][0]                                      ; Clock      ; Clock    ; None                        ; None                      ; 5.690 ns                ;
; N/A                                     ; 168.52 MHz ( period = 5.934 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[2]  ; dataPath:DP|memRAM:part2|REGISTER[7][6]                                      ; Clock      ; Clock    ; None                        ; None                      ; 5.690 ns                ;
; N/A                                     ; 168.52 MHz ( period = 5.934 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[2]  ; dataPath:DP|memRAM:part2|REGISTER[7][7]                                      ; Clock      ; Clock    ; None                        ; None                      ; 5.690 ns                ;
; N/A                                     ; 168.52 MHz ( period = 5.934 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[2]  ; dataPath:DP|memRAM:part2|REGISTER[7][5]                                      ; Clock      ; Clock    ; None                        ; None                      ; 5.690 ns                ;
; N/A                                     ; 168.52 MHz ( period = 5.934 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[2]  ; dataPath:DP|memRAM:part2|REGISTER[7][4]                                      ; Clock      ; Clock    ; None                        ; None                      ; 5.690 ns                ;
; N/A                                     ; 168.52 MHz ( period = 5.934 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[2]  ; dataPath:DP|memRAM:part2|REGISTER[7][1]                                      ; Clock      ; Clock    ; None                        ; None                      ; 5.690 ns                ;
; N/A                                     ; 168.52 MHz ( period = 5.934 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[2]  ; dataPath:DP|memRAM:part2|REGISTER[7][2]                                      ; Clock      ; Clock    ; None                        ; None                      ; 5.690 ns                ;
; N/A                                     ; 168.55 MHz ( period = 5.933 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[2]  ; dataPath:DP|memRAM:part2|REGISTER[4][0]                                      ; Clock      ; Clock    ; None                        ; None                      ; 5.679 ns                ;
; N/A                                     ; 168.55 MHz ( period = 5.933 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[2]  ; dataPath:DP|memRAM:part2|REGISTER[4][6]                                      ; Clock      ; Clock    ; None                        ; None                      ; 5.679 ns                ;
; N/A                                     ; 168.55 MHz ( period = 5.933 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[2]  ; dataPath:DP|memRAM:part2|REGISTER[4][5]                                      ; Clock      ; Clock    ; None                        ; None                      ; 5.679 ns                ;
; N/A                                     ; 168.55 MHz ( period = 5.933 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[2]  ; dataPath:DP|memRAM:part2|REGISTER[4][4]                                      ; Clock      ; Clock    ; None                        ; None                      ; 5.679 ns                ;
; N/A                                     ; 168.55 MHz ( period = 5.933 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[2]  ; dataPath:DP|memRAM:part2|REGISTER[4][1]                                      ; Clock      ; Clock    ; None                        ; None                      ; 5.679 ns                ;
; N/A                                     ; 169.20 MHz ( period = 5.910 ns )                    ; dataPath:DP|instructionSetOperation:part3|register:ARegister|out[3]           ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[0] ; Clock      ; Clock    ; None                        ; None                      ; 5.667 ns                ;
; N/A                                     ; 169.20 MHz ( period = 5.910 ns )                    ; dataPath:DP|instructionSetOperation:part3|register:ARegister|out[3]           ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[4] ; Clock      ; Clock    ; None                        ; None                      ; 5.667 ns                ;
; N/A                                     ; 169.20 MHz ( period = 5.910 ns )                    ; dataPath:DP|instructionSetOperation:part3|register:ARegister|out[3]           ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[1] ; Clock      ; Clock    ; None                        ; None                      ; 5.667 ns                ;
; N/A                                     ; 169.20 MHz ( period = 5.910 ns )                    ; dataPath:DP|instructionSetOperation:part3|register:ARegister|out[3]           ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[3] ; Clock      ; Clock    ; None                        ; None                      ; 5.667 ns                ;
; N/A                                     ; 169.20 MHz ( period = 5.910 ns )                    ; dataPath:DP|instructionSetOperation:part3|register:ARegister|out[3]           ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[2] ; Clock      ; Clock    ; None                        ; None                      ; 5.667 ns                ;
; N/A                                     ; 169.89 MHz ( period = 5.886 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[4]  ; dataPath:DP|memRAM:part2|Q[5]                                                ; Clock      ; Clock    ; None                        ; None                      ; 5.641 ns                ;
; N/A                                     ; 169.89 MHz ( period = 5.886 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[4]  ; dataPath:DP|memRAM:part2|Q[3]                                                ; Clock      ; Clock    ; None                        ; None                      ; 5.651 ns                ;
; N/A                                     ; 170.21 MHz ( period = 5.875 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:eightBitsRegister|out[1] ; dataPath:DP|memRAM:part2|Q[1]                                                ; Clock      ; Clock    ; None                        ; None                      ; 5.642 ns                ;
; N/A                                     ; 170.36 MHz ( period = 5.870 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[0]  ; dataPath:DP|memRAM:part2|REGISTER[7][0]                                      ; Clock      ; Clock    ; None                        ; None                      ; 5.626 ns                ;
; N/A                                     ; 170.36 MHz ( period = 5.870 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[0]  ; dataPath:DP|memRAM:part2|REGISTER[7][6]                                      ; Clock      ; Clock    ; None                        ; None                      ; 5.626 ns                ;
; N/A                                     ; 170.36 MHz ( period = 5.870 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[0]  ; dataPath:DP|memRAM:part2|REGISTER[7][7]                                      ; Clock      ; Clock    ; None                        ; None                      ; 5.626 ns                ;
; N/A                                     ; 170.36 MHz ( period = 5.870 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[0]  ; dataPath:DP|memRAM:part2|REGISTER[7][5]                                      ; Clock      ; Clock    ; None                        ; None                      ; 5.626 ns                ;
; N/A                                     ; 170.36 MHz ( period = 5.870 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[0]  ; dataPath:DP|memRAM:part2|REGISTER[7][4]                                      ; Clock      ; Clock    ; None                        ; None                      ; 5.626 ns                ;
; N/A                                     ; 170.36 MHz ( period = 5.870 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[0]  ; dataPath:DP|memRAM:part2|REGISTER[7][1]                                      ; Clock      ; Clock    ; None                        ; None                      ; 5.626 ns                ;
; N/A                                     ; 170.36 MHz ( period = 5.870 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[0]  ; dataPath:DP|memRAM:part2|REGISTER[7][2]                                      ; Clock      ; Clock    ; None                        ; None                      ; 5.626 ns                ;
; N/A                                     ; 170.88 MHz ( period = 5.852 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:eightBitsRegister|out[3] ; dataPath:DP|memRAM:part2|Q[6]                                                ; Clock      ; Clock    ; None                        ; None                      ; 5.608 ns                ;
; N/A                                     ; 170.88 MHz ( period = 5.852 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:eightBitsRegister|out[1] ; dataPath:DP|memRAM:part2|Q[4]                                                ; Clock      ; Clock    ; None                        ; None                      ; 5.619 ns                ;
; N/A                                     ; 171.14 MHz ( period = 5.843 ns )                    ; dataPath:DP|instructionSetOperation:part3|register:ARegister|out[4]           ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[0] ; Clock      ; Clock    ; None                        ; None                      ; 5.600 ns                ;
; N/A                                     ; 171.14 MHz ( period = 5.843 ns )                    ; dataPath:DP|instructionSetOperation:part3|register:ARegister|out[4]           ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[4] ; Clock      ; Clock    ; None                        ; None                      ; 5.600 ns                ;
; N/A                                     ; 171.14 MHz ( period = 5.843 ns )                    ; dataPath:DP|instructionSetOperation:part3|register:ARegister|out[4]           ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[1] ; Clock      ; Clock    ; None                        ; None                      ; 5.600 ns                ;
; N/A                                     ; 171.14 MHz ( period = 5.843 ns )                    ; dataPath:DP|instructionSetOperation:part3|register:ARegister|out[4]           ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[3] ; Clock      ; Clock    ; None                        ; None                      ; 5.600 ns                ;
; N/A                                     ; 171.14 MHz ( period = 5.843 ns )                    ; dataPath:DP|instructionSetOperation:part3|register:ARegister|out[4]           ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[2] ; Clock      ; Clock    ; None                        ; None                      ; 5.600 ns                ;
; N/A                                     ; 171.20 MHz ( period = 5.841 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[3]  ; dataPath:DP|memRAM:part2|Q[5]                                                ; Clock      ; Clock    ; None                        ; None                      ; 5.596 ns                ;
; N/A                                     ; 171.61 MHz ( period = 5.827 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; dataPath:DP|memRAM:part2|REGISTER[4][0]                                      ; Clock      ; Clock    ; None                        ; None                      ; 5.573 ns                ;
; N/A                                     ; 171.61 MHz ( period = 5.827 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; dataPath:DP|memRAM:part2|REGISTER[4][6]                                      ; Clock      ; Clock    ; None                        ; None                      ; 5.573 ns                ;
; N/A                                     ; 171.61 MHz ( period = 5.827 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; dataPath:DP|memRAM:part2|REGISTER[4][5]                                      ; Clock      ; Clock    ; None                        ; None                      ; 5.573 ns                ;
; N/A                                     ; 171.61 MHz ( period = 5.827 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; dataPath:DP|memRAM:part2|REGISTER[4][4]                                      ; Clock      ; Clock    ; None                        ; None                      ; 5.573 ns                ;
; N/A                                     ; 171.61 MHz ( period = 5.827 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; dataPath:DP|memRAM:part2|REGISTER[4][1]                                      ; Clock      ; Clock    ; None                        ; None                      ; 5.573 ns                ;
; N/A                                     ; 172.00 MHz ( period = 5.814 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; dataPath:DP|memRAM:part2|REGISTER[7][0]                                      ; Clock      ; Clock    ; None                        ; None                      ; 5.570 ns                ;
; N/A                                     ; 172.00 MHz ( period = 5.814 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; dataPath:DP|memRAM:part2|REGISTER[7][6]                                      ; Clock      ; Clock    ; None                        ; None                      ; 5.570 ns                ;
; N/A                                     ; 172.00 MHz ( period = 5.814 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; dataPath:DP|memRAM:part2|REGISTER[7][7]                                      ; Clock      ; Clock    ; None                        ; None                      ; 5.570 ns                ;
; N/A                                     ; 172.00 MHz ( period = 5.814 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; dataPath:DP|memRAM:part2|REGISTER[7][5]                                      ; Clock      ; Clock    ; None                        ; None                      ; 5.570 ns                ;
; N/A                                     ; 172.00 MHz ( period = 5.814 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; dataPath:DP|memRAM:part2|REGISTER[7][4]                                      ; Clock      ; Clock    ; None                        ; None                      ; 5.570 ns                ;
; N/A                                     ; 172.00 MHz ( period = 5.814 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; dataPath:DP|memRAM:part2|REGISTER[7][1]                                      ; Clock      ; Clock    ; None                        ; None                      ; 5.570 ns                ;
; N/A                                     ; 172.00 MHz ( period = 5.814 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; dataPath:DP|memRAM:part2|REGISTER[7][2]                                      ; Clock      ; Clock    ; None                        ; None                      ; 5.570 ns                ;
; N/A                                     ; 172.03 MHz ( period = 5.813 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:eightBitsRegister|out[1] ; dataPath:DP|memRAM:part2|Q[6]                                                ; Clock      ; Clock    ; None                        ; None                      ; 5.569 ns                ;
; N/A                                     ; 172.62 MHz ( period = 5.793 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:eightBitsRegister|out[2] ; dataPath:DP|memRAM:part2|Q[6]                                                ; Clock      ; Clock    ; None                        ; None                      ; 5.549 ns                ;
; N/A                                     ; 172.65 MHz ( period = 5.792 ns )                    ; dataPath:DP|memRAM:part2|REGISTER[5][0]                                       ; dataPath:DP|memRAM:part2|Q[0]                                                ; Clock      ; Clock    ; None                        ; None                      ; 5.546 ns                ;
; N/A                                     ; 172.77 MHz ( period = 5.788 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:eightBitsRegister|out[3] ; dataPath:DP|memRAM:part2|Q[4]                                                ; Clock      ; Clock    ; None                        ; None                      ; 5.555 ns                ;
; N/A                                     ; 172.77 MHz ( period = 5.788 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[2]  ; dataPath:DP|memRAM:part2|REGISTER[8][0]                                      ; Clock      ; Clock    ; None                        ; None                      ; 5.536 ns                ;
; N/A                                     ; 172.77 MHz ( period = 5.788 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[2]  ; dataPath:DP|memRAM:part2|REGISTER[8][6]                                      ; Clock      ; Clock    ; None                        ; None                      ; 5.536 ns                ;
; N/A                                     ; 172.77 MHz ( period = 5.788 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[2]  ; dataPath:DP|memRAM:part2|REGISTER[8][5]                                      ; Clock      ; Clock    ; None                        ; None                      ; 5.536 ns                ;
; N/A                                     ; 172.77 MHz ( period = 5.788 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[2]  ; dataPath:DP|memRAM:part2|REGISTER[8][4]                                      ; Clock      ; Clock    ; None                        ; None                      ; 5.536 ns                ;
; N/A                                     ; 172.77 MHz ( period = 5.788 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[2]  ; dataPath:DP|memRAM:part2|REGISTER[8][1]                                      ; Clock      ; Clock    ; None                        ; None                      ; 5.536 ns                ;
; N/A                                     ; 172.77 MHz ( period = 5.788 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[2]  ; dataPath:DP|memRAM:part2|REGISTER[8][3]                                      ; Clock      ; Clock    ; None                        ; None                      ; 5.536 ns                ;
; N/A                                     ; 172.77 MHz ( period = 5.788 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[2]  ; dataPath:DP|memRAM:part2|REGISTER[8][2]                                      ; Clock      ; Clock    ; None                        ; None                      ; 5.536 ns                ;
; N/A                                     ; 172.92 MHz ( period = 5.783 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[4]  ; dataPath:DP|memRAM:part2|Q[4]                                                ; Clock      ; Clock    ; None                        ; None                      ; 5.549 ns                ;
; N/A                                     ; 172.98 MHz ( period = 5.781 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[4]  ; dataPath:DP|memRAM:part2|Q[7]                                                ; Clock      ; Clock    ; None                        ; None                      ; 5.545 ns                ;
; N/A                                     ; 173.07 MHz ( period = 5.778 ns )                    ; dataPath:DP|instructionSetOperation:part3|register:ARegister|out[6]           ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[0] ; Clock      ; Clock    ; None                        ; None                      ; 5.535 ns                ;
; N/A                                     ; 173.07 MHz ( period = 5.778 ns )                    ; dataPath:DP|instructionSetOperation:part3|register:ARegister|out[6]           ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[4] ; Clock      ; Clock    ; None                        ; None                      ; 5.535 ns                ;
; N/A                                     ; 173.07 MHz ( period = 5.778 ns )                    ; dataPath:DP|instructionSetOperation:part3|register:ARegister|out[6]           ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[1] ; Clock      ; Clock    ; None                        ; None                      ; 5.535 ns                ;
; N/A                                     ; 173.07 MHz ( period = 5.778 ns )                    ; dataPath:DP|instructionSetOperation:part3|register:ARegister|out[6]           ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[3] ; Clock      ; Clock    ; None                        ; None                      ; 5.535 ns                ;
; N/A                                     ; 173.07 MHz ( period = 5.778 ns )                    ; dataPath:DP|instructionSetOperation:part3|register:ARegister|out[6]           ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[2] ; Clock      ; Clock    ; None                        ; None                      ; 5.535 ns                ;
; N/A                                     ; 173.07 MHz ( period = 5.778 ns )                    ; dataPath:DP|memRAM:part2|REGISTER[13][3]                                      ; dataPath:DP|memRAM:part2|Q[3]                                                ; Clock      ; Clock    ; None                        ; None                      ; 5.553 ns                ;
; N/A                                     ; 173.16 MHz ( period = 5.775 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:eightBitsRegister|out[3] ; dataPath:DP|memRAM:part2|Q[2]                                                ; Clock      ; Clock    ; None                        ; None                      ; 5.542 ns                ;
; N/A                                     ; 173.22 MHz ( period = 5.773 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[23][0]                                     ; Clock      ; Clock    ; None                        ; None                      ; 5.534 ns                ;
; N/A                                     ; 173.22 MHz ( period = 5.773 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[23][6]                                     ; Clock      ; Clock    ; None                        ; None                      ; 5.534 ns                ;
; N/A                                     ; 173.22 MHz ( period = 5.773 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[23][7]                                     ; Clock      ; Clock    ; None                        ; None                      ; 5.534 ns                ;
; N/A                                     ; 173.22 MHz ( period = 5.773 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[23][5]                                     ; Clock      ; Clock    ; None                        ; None                      ; 5.534 ns                ;
; N/A                                     ; 173.22 MHz ( period = 5.773 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[23][4]                                     ; Clock      ; Clock    ; None                        ; None                      ; 5.534 ns                ;
; N/A                                     ; 173.22 MHz ( period = 5.773 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[23][1]                                     ; Clock      ; Clock    ; None                        ; None                      ; 5.534 ns                ;
; N/A                                     ; 173.22 MHz ( period = 5.773 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[23][3]                                     ; Clock      ; Clock    ; None                        ; None                      ; 5.534 ns                ;
; N/A                                     ; 173.22 MHz ( period = 5.773 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[23][2]                                     ; Clock      ; Clock    ; None                        ; None                      ; 5.534 ns                ;
; N/A                                     ; 173.31 MHz ( period = 5.770 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[18][0]                                     ; Clock      ; Clock    ; None                        ; None                      ; 5.527 ns                ;
; N/A                                     ; 173.31 MHz ( period = 5.770 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[18][6]                                     ; Clock      ; Clock    ; None                        ; None                      ; 5.527 ns                ;
; N/A                                     ; 173.31 MHz ( period = 5.770 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[18][7]                                     ; Clock      ; Clock    ; None                        ; None                      ; 5.527 ns                ;
; N/A                                     ; 173.31 MHz ( period = 5.770 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[18][5]                                     ; Clock      ; Clock    ; None                        ; None                      ; 5.527 ns                ;
; N/A                                     ; 173.31 MHz ( period = 5.770 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[18][1]                                     ; Clock      ; Clock    ; None                        ; None                      ; 5.527 ns                ;
; N/A                                     ; 173.31 MHz ( period = 5.770 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[18][4]                                     ; Clock      ; Clock    ; None                        ; None                      ; 5.527 ns                ;
; N/A                                     ; 173.31 MHz ( period = 5.770 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[18][2]                                     ; Clock      ; Clock    ; None                        ; None                      ; 5.527 ns                ;
; N/A                                     ; 173.31 MHz ( period = 5.770 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[18][3]                                     ; Clock      ; Clock    ; None                        ; None                      ; 5.527 ns                ;
; N/A                                     ; 173.49 MHz ( period = 5.764 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|REGISTER[23][0]                                     ; Clock      ; Clock    ; None                        ; None                      ; 5.525 ns                ;
; N/A                                     ; 173.49 MHz ( period = 5.764 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|REGISTER[23][6]                                     ; Clock      ; Clock    ; None                        ; None                      ; 5.525 ns                ;
; N/A                                     ; 173.49 MHz ( period = 5.764 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|REGISTER[23][7]                                     ; Clock      ; Clock    ; None                        ; None                      ; 5.525 ns                ;
; N/A                                     ; 173.49 MHz ( period = 5.764 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|REGISTER[23][5]                                     ; Clock      ; Clock    ; None                        ; None                      ; 5.525 ns                ;
; N/A                                     ; 173.49 MHz ( period = 5.764 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|REGISTER[23][4]                                     ; Clock      ; Clock    ; None                        ; None                      ; 5.525 ns                ;
; N/A                                     ; 173.49 MHz ( period = 5.764 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|REGISTER[23][1]                                     ; Clock      ; Clock    ; None                        ; None                      ; 5.525 ns                ;
; N/A                                     ; 173.49 MHz ( period = 5.764 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|REGISTER[23][3]                                     ; Clock      ; Clock    ; None                        ; None                      ; 5.525 ns                ;
; N/A                                     ; 173.49 MHz ( period = 5.764 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|REGISTER[23][2]                                     ; Clock      ; Clock    ; None                        ; None                      ; 5.525 ns                ;
; N/A                                     ; 173.55 MHz ( period = 5.762 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:eightBitsRegister|out[3] ; dataPath:DP|memRAM:part2|Q[1]                                                ; Clock      ; Clock    ; None                        ; None                      ; 5.529 ns                ;
; N/A                                     ; 173.55 MHz ( period = 5.762 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:eightBitsRegister|out[3] ; dataPath:DP|memRAM:part2|Q[3]                                                ; Clock      ; Clock    ; None                        ; None                      ; 5.528 ns                ;
; N/A                                     ; 173.58 MHz ( period = 5.761 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|REGISTER[18][0]                                     ; Clock      ; Clock    ; None                        ; None                      ; 5.518 ns                ;
; N/A                                     ; 173.58 MHz ( period = 5.761 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|REGISTER[18][6]                                     ; Clock      ; Clock    ; None                        ; None                      ; 5.518 ns                ;
; N/A                                     ; 173.58 MHz ( period = 5.761 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|REGISTER[18][7]                                     ; Clock      ; Clock    ; None                        ; None                      ; 5.518 ns                ;
; N/A                                     ; 173.58 MHz ( period = 5.761 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|REGISTER[18][5]                                     ; Clock      ; Clock    ; None                        ; None                      ; 5.518 ns                ;
; N/A                                     ; 173.58 MHz ( period = 5.761 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|REGISTER[18][1]                                     ; Clock      ; Clock    ; None                        ; None                      ; 5.518 ns                ;
; N/A                                     ; 173.58 MHz ( period = 5.761 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|REGISTER[18][4]                                     ; Clock      ; Clock    ; None                        ; None                      ; 5.518 ns                ;
; N/A                                     ; 173.58 MHz ( period = 5.761 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|REGISTER[18][2]                                     ; Clock      ; Clock    ; None                        ; None                      ; 5.518 ns                ;
; N/A                                     ; 173.58 MHz ( period = 5.761 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|REGISTER[18][3]                                     ; Clock      ; Clock    ; None                        ; None                      ; 5.518 ns                ;
; N/A                                     ; 173.76 MHz ( period = 5.755 ns )                    ; dataPath:DP|memRAM:part2|REGISTER[5][3]                                       ; dataPath:DP|memRAM:part2|Q[3]                                                ; Clock      ; Clock    ; None                        ; None                      ; 5.520 ns                ;
; N/A                                     ; 173.82 MHz ( period = 5.753 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[10][0]                                     ; Clock      ; Clock    ; None                        ; None                      ; 5.502 ns                ;
; N/A                                     ; 173.82 MHz ( period = 5.753 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[10][5]                                     ; Clock      ; Clock    ; None                        ; None                      ; 5.502 ns                ;
; N/A                                     ; 173.82 MHz ( period = 5.753 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[10][6]                                     ; Clock      ; Clock    ; None                        ; None                      ; 5.502 ns                ;
; N/A                                     ; 173.82 MHz ( period = 5.753 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[10][4]                                     ; Clock      ; Clock    ; None                        ; None                      ; 5.502 ns                ;
; N/A                                     ; 173.82 MHz ( period = 5.753 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[10][1]                                     ; Clock      ; Clock    ; None                        ; None                      ; 5.502 ns                ;
; N/A                                     ; 173.82 MHz ( period = 5.753 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[10][2]                                     ; Clock      ; Clock    ; None                        ; None                      ; 5.502 ns                ;
; N/A                                     ; 173.82 MHz ( period = 5.753 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[10][3]                                     ; Clock      ; Clock    ; None                        ; None                      ; 5.502 ns                ;
; N/A                                     ; 174.06 MHz ( period = 5.745 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[4][7]                                      ; Clock      ; Clock    ; None                        ; None                      ; 5.488 ns                ;
; N/A                                     ; 174.06 MHz ( period = 5.745 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[4][3]                                      ; Clock      ; Clock    ; None                        ; None                      ; 5.488 ns                ;
; N/A                                     ; 174.06 MHz ( period = 5.745 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[4][2]                                      ; Clock      ; Clock    ; None                        ; None                      ; 5.488 ns                ;
; N/A                                     ; 174.09 MHz ( period = 5.744 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|REGISTER[10][0]                                     ; Clock      ; Clock    ; None                        ; None                      ; 5.493 ns                ;
; N/A                                     ; 174.09 MHz ( period = 5.744 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|REGISTER[10][5]                                     ; Clock      ; Clock    ; None                        ; None                      ; 5.493 ns                ;
; N/A                                     ; 174.09 MHz ( period = 5.744 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|REGISTER[10][6]                                     ; Clock      ; Clock    ; None                        ; None                      ; 5.493 ns                ;
; N/A                                     ; 174.09 MHz ( period = 5.744 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|REGISTER[10][4]                                     ; Clock      ; Clock    ; None                        ; None                      ; 5.493 ns                ;
; N/A                                     ; 174.09 MHz ( period = 5.744 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|REGISTER[10][1]                                     ; Clock      ; Clock    ; None                        ; None                      ; 5.493 ns                ;
; N/A                                     ; 174.09 MHz ( period = 5.744 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|REGISTER[10][2]                                     ; Clock      ; Clock    ; None                        ; None                      ; 5.493 ns                ;
; N/A                                     ; 174.09 MHz ( period = 5.744 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|REGISTER[10][3]                                     ; Clock      ; Clock    ; None                        ; None                      ; 5.493 ns                ;
; N/A                                     ; 174.19 MHz ( period = 5.741 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[3]  ; dataPath:DP|memRAM:part2|Q[7]                                                ; Clock      ; Clock    ; None                        ; None                      ; 5.505 ns                ;
; N/A                                     ; 174.34 MHz ( period = 5.736 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|REGISTER[4][7]                                      ; Clock      ; Clock    ; None                        ; None                      ; 5.479 ns                ;
; N/A                                     ; 174.34 MHz ( period = 5.736 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|REGISTER[4][3]                                      ; Clock      ; Clock    ; None                        ; None                      ; 5.479 ns                ;
; N/A                                     ; 174.34 MHz ( period = 5.736 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|REGISTER[4][2]                                      ; Clock      ; Clock    ; None                        ; None                      ; 5.479 ns                ;
; N/A                                     ; 174.37 MHz ( period = 5.735 ns )                    ; dataPath:DP|instructionSetOperation:part3|register:ARegister|out[5]           ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[0] ; Clock      ; Clock    ; None                        ; None                      ; 5.492 ns                ;
; N/A                                     ; 174.37 MHz ( period = 5.735 ns )                    ; dataPath:DP|instructionSetOperation:part3|register:ARegister|out[5]           ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[4] ; Clock      ; Clock    ; None                        ; None                      ; 5.492 ns                ;
; N/A                                     ; 174.37 MHz ( period = 5.735 ns )                    ; dataPath:DP|instructionSetOperation:part3|register:ARegister|out[5]           ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[1] ; Clock      ; Clock    ; None                        ; None                      ; 5.492 ns                ;
; N/A                                     ; 174.37 MHz ( period = 5.735 ns )                    ; dataPath:DP|instructionSetOperation:part3|register:ARegister|out[5]           ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[3] ; Clock      ; Clock    ; None                        ; None                      ; 5.492 ns                ;
; N/A                                     ; 174.37 MHz ( period = 5.735 ns )                    ; dataPath:DP|instructionSetOperation:part3|register:ARegister|out[5]           ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[2] ; Clock      ; Clock    ; None                        ; None                      ; 5.492 ns                ;
; N/A                                     ; 174.40 MHz ( period = 5.734 ns )                    ; dataPath:DP|memRAM:part2|REGISTER[13][4]                                      ; dataPath:DP|memRAM:part2|Q[4]                                                ; Clock      ; Clock    ; None                        ; None                      ; 5.496 ns                ;
; N/A                                     ; 174.43 MHz ( period = 5.733 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[8][5]                                      ; Clock      ; Clock    ; None                        ; None                      ; 5.482 ns                ;
; N/A                                     ; 174.43 MHz ( period = 5.733 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[8][4]                                      ; Clock      ; Clock    ; None                        ; None                      ; 5.482 ns                ;
; N/A                                     ; 174.43 MHz ( period = 5.733 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[8][1]                                      ; Clock      ; Clock    ; None                        ; None                      ; 5.482 ns                ;
; N/A                                     ; 174.43 MHz ( period = 5.733 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[8][3]                                      ; Clock      ; Clock    ; None                        ; None                      ; 5.482 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                               ;                                                                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+------------+------+------------------------------------------+----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From ; To                                       ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------+------------------------------------------+----------+
; N/A                                     ; None                                                ; 7.680 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[0][5]  ; Clock    ;
; N/A                                     ; None                                                ; 7.637 ns   ; In   ; dataPath:DP|memRAM:part2|Q[6]            ; Clock    ;
; N/A                                     ; None                                                ; 7.637 ns   ; In   ; dataPath:DP|memRAM:part2|Q[5]            ; Clock    ;
; N/A                                     ; None                                                ; 7.552 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[1][7]  ; Clock    ;
; N/A                                     ; None                                                ; 7.334 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[12][3] ; Clock    ;
; N/A                                     ; None                                                ; 7.319 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[16][5] ; Clock    ;
; N/A                                     ; None                                                ; 7.214 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[17][6] ; Clock    ;
; N/A                                     ; None                                                ; 7.212 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[30][6] ; Clock    ;
; N/A                                     ; None                                                ; 7.147 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[17][0] ; Clock    ;
; N/A                                     ; None                                                ; 7.140 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[17][5] ; Clock    ;
; N/A                                     ; None                                                ; 7.132 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[4][5]  ; Clock    ;
; N/A                                     ; None                                                ; 7.124 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[3][7]  ; Clock    ;
; N/A                                     ; None                                                ; 7.086 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[10][6] ; Clock    ;
; N/A                                     ; None                                                ; 7.086 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[8][6]  ; Clock    ;
; N/A                                     ; None                                                ; 7.086 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[2][1]  ; Clock    ;
; N/A                                     ; None                                                ; 7.078 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[4][6]  ; Clock    ;
; N/A                                     ; None                                                ; 7.077 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[6][6]  ; Clock    ;
; N/A                                     ; None                                                ; 7.076 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[12][0] ; Clock    ;
; N/A                                     ; None                                                ; 7.076 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[0][0]  ; Clock    ;
; N/A                                     ; None                                                ; 7.052 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[6][2]  ; Clock    ;
; N/A                                     ; None                                                ; 7.034 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[2][2]  ; Clock    ;
; N/A                                     ; None                                                ; 7.023 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[14][5] ; Clock    ;
; N/A                                     ; None                                                ; 7.014 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[4][7]  ; Clock    ;
; N/A                                     ; None                                                ; 7.013 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[8][5]  ; Clock    ;
; N/A                                     ; None                                                ; 7.011 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[8][0]  ; Clock    ;
; N/A                                     ; None                                                ; 7.011 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[8][4]  ; Clock    ;
; N/A                                     ; None                                                ; 7.011 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[8][1]  ; Clock    ;
; N/A                                     ; None                                                ; 7.011 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[8][3]  ; Clock    ;
; N/A                                     ; None                                                ; 7.011 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[8][2]  ; Clock    ;
; N/A                                     ; None                                                ; 7.009 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[25][0] ; Clock    ;
; N/A                                     ; None                                                ; 7.009 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[25][6] ; Clock    ;
; N/A                                     ; None                                                ; 7.009 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[25][5] ; Clock    ;
; N/A                                     ; None                                                ; 7.009 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[25][2] ; Clock    ;
; N/A                                     ; None                                                ; 7.009 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[25][3] ; Clock    ;
; N/A                                     ; None                                                ; 7.002 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[16][6] ; Clock    ;
; N/A                                     ; None                                                ; 6.993 ns   ; In   ; dataPath:DP|memRAM:part2|Q[0]            ; Clock    ;
; N/A                                     ; None                                                ; 6.982 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[0][4]  ; Clock    ;
; N/A                                     ; None                                                ; 6.982 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[3][3]  ; Clock    ;
; N/A                                     ; None                                                ; 6.938 ns   ; In   ; dataPath:DP|memRAM:part2|Q[3]            ; Clock    ;
; N/A                                     ; None                                                ; 6.912 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[12][5] ; Clock    ;
; N/A                                     ; None                                                ; 6.912 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[30][2] ; Clock    ;
; N/A                                     ; None                                                ; 6.875 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[30][1] ; Clock    ;
; N/A                                     ; None                                                ; 6.861 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[30][5] ; Clock    ;
; N/A                                     ; None                                                ; 6.851 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[5][0]  ; Clock    ;
; N/A                                     ; None                                                ; 6.847 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[6][3]  ; Clock    ;
; N/A                                     ; None                                                ; 6.845 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[6][5]  ; Clock    ;
; N/A                                     ; None                                                ; 6.828 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[10][5] ; Clock    ;
; N/A                                     ; None                                                ; 6.828 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[30][4] ; Clock    ;
; N/A                                     ; None                                                ; 6.819 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[27][0] ; Clock    ;
; N/A                                     ; None                                                ; 6.819 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[27][7] ; Clock    ;
; N/A                                     ; None                                                ; 6.819 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[27][5] ; Clock    ;
; N/A                                     ; None                                                ; 6.819 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[27][6] ; Clock    ;
; N/A                                     ; None                                                ; 6.819 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[27][4] ; Clock    ;
; N/A                                     ; None                                                ; 6.819 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[27][3] ; Clock    ;
; N/A                                     ; None                                                ; 6.819 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[27][1] ; Clock    ;
; N/A                                     ; None                                                ; 6.819 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[27][2] ; Clock    ;
; N/A                                     ; None                                                ; 6.814 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[30][0] ; Clock    ;
; N/A                                     ; None                                                ; 6.811 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[13][6] ; Clock    ;
; N/A                                     ; None                                                ; 6.811 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[13][2] ; Clock    ;
; N/A                                     ; None                                                ; 6.811 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[13][3] ; Clock    ;
; N/A                                     ; None                                                ; 6.798 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[4][1]  ; Clock    ;
; N/A                                     ; None                                                ; 6.796 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[10][3] ; Clock    ;
; N/A                                     ; None                                                ; 6.779 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[7][0]  ; Clock    ;
; N/A                                     ; None                                                ; 6.779 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[7][6]  ; Clock    ;
; N/A                                     ; None                                                ; 6.779 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[7][7]  ; Clock    ;
; N/A                                     ; None                                                ; 6.779 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[7][5]  ; Clock    ;
; N/A                                     ; None                                                ; 6.779 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[7][4]  ; Clock    ;
; N/A                                     ; None                                                ; 6.779 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[7][1]  ; Clock    ;
; N/A                                     ; None                                                ; 6.779 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[7][2]  ; Clock    ;
; N/A                                     ; None                                                ; 6.765 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[10][0] ; Clock    ;
; N/A                                     ; None                                                ; 6.764 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[15][1] ; Clock    ;
; N/A                                     ; None                                                ; 6.760 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[5][5]  ; Clock    ;
; N/A                                     ; None                                                ; 6.759 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[0][2]  ; Clock    ;
; N/A                                     ; None                                                ; 6.753 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[10][7] ; Clock    ;
; N/A                                     ; None                                                ; 6.753 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[8][7]  ; Clock    ;
; N/A                                     ; None                                                ; 6.753 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[0][1]  ; Clock    ;
; N/A                                     ; None                                                ; 6.743 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[17][1] ; Clock    ;
; N/A                                     ; None                                                ; 6.740 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[5][4]  ; Clock    ;
; N/A                                     ; None                                                ; 6.734 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[3][4]  ; Clock    ;
; N/A                                     ; None                                                ; 6.722 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[5][6]  ; Clock    ;
; N/A                                     ; None                                                ; 6.720 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[4][0]  ; Clock    ;
; N/A                                     ; None                                                ; 6.720 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[12][6] ; Clock    ;
; N/A                                     ; None                                                ; 6.720 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[0][6]  ; Clock    ;
; N/A                                     ; None                                                ; 6.720 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[4][4]  ; Clock    ;
; N/A                                     ; None                                                ; 6.716 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[2][4]  ; Clock    ;
; N/A                                     ; None                                                ; 6.704 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[3][5]  ; Clock    ;
; N/A                                     ; None                                                ; 6.704 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[3][6]  ; Clock    ;
; N/A                                     ; None                                                ; 6.704 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[3][1]  ; Clock    ;
; N/A                                     ; None                                                ; 6.704 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[3][2]  ; Clock    ;
; N/A                                     ; None                                                ; 6.702 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[1][0]  ; Clock    ;
; N/A                                     ; None                                                ; 6.700 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[1][6]  ; Clock    ;
; N/A                                     ; None                                                ; 6.700 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[1][5]  ; Clock    ;
; N/A                                     ; None                                                ; 6.700 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[1][4]  ; Clock    ;
; N/A                                     ; None                                                ; 6.700 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[1][1]  ; Clock    ;
; N/A                                     ; None                                                ; 6.700 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[1][2]  ; Clock    ;
; N/A                                     ; None                                                ; 6.699 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[5][7]  ; Clock    ;
; N/A                                     ; None                                                ; 6.699 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[5][1]  ; Clock    ;
; N/A                                     ; None                                                ; 6.699 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[5][3]  ; Clock    ;
; N/A                                     ; None                                                ; 6.699 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[5][2]  ; Clock    ;
; N/A                                     ; None                                                ; 6.689 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[9][5]  ; Clock    ;
; N/A                                     ; None                                                ; 6.685 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[29][0] ; Clock    ;
; N/A                                     ; None                                                ; 6.685 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[29][6] ; Clock    ;
; N/A                                     ; None                                                ; 6.685 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[29][7] ; Clock    ;
; N/A                                     ; None                                                ; 6.685 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[29][5] ; Clock    ;
; N/A                                     ; None                                                ; 6.685 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[29][4] ; Clock    ;
; N/A                                     ; None                                                ; 6.685 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[29][1] ; Clock    ;
; N/A                                     ; None                                                ; 6.685 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[29][2] ; Clock    ;
; N/A                                     ; None                                                ; 6.685 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[29][3] ; Clock    ;
; N/A                                     ; None                                                ; 6.672 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[20][0] ; Clock    ;
; N/A                                     ; None                                                ; 6.672 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[20][7] ; Clock    ;
; N/A                                     ; None                                                ; 6.672 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[20][5] ; Clock    ;
; N/A                                     ; None                                                ; 6.672 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[20][6] ; Clock    ;
; N/A                                     ; None                                                ; 6.672 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[17][7] ; Clock    ;
; N/A                                     ; None                                                ; 6.672 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[17][4] ; Clock    ;
; N/A                                     ; None                                                ; 6.672 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[20][3] ; Clock    ;
; N/A                                     ; None                                                ; 6.672 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[17][3] ; Clock    ;
; N/A                                     ; None                                                ; 6.672 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[20][2] ; Clock    ;
; N/A                                     ; None                                                ; 6.672 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[17][2] ; Clock    ;
; N/A                                     ; None                                                ; 6.669 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[20][4] ; Clock    ;
; N/A                                     ; None                                                ; 6.669 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[20][1] ; Clock    ;
; N/A                                     ; None                                                ; 6.669 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[1][3]  ; Clock    ;
; N/A                                     ; None                                                ; 6.667 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[9][0]  ; Clock    ;
; N/A                                     ; None                                                ; 6.667 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[9][6]  ; Clock    ;
; N/A                                     ; None                                                ; 6.667 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[9][4]  ; Clock    ;
; N/A                                     ; None                                                ; 6.667 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[9][1]  ; Clock    ;
; N/A                                     ; None                                                ; 6.667 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[9][2]  ; Clock    ;
; N/A                                     ; None                                                ; 6.667 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[9][3]  ; Clock    ;
; N/A                                     ; None                                                ; 6.659 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[26][0] ; Clock    ;
; N/A                                     ; None                                                ; 6.659 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[26][6] ; Clock    ;
; N/A                                     ; None                                                ; 6.659 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[26][7] ; Clock    ;
; N/A                                     ; None                                                ; 6.659 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[26][5] ; Clock    ;
; N/A                                     ; None                                                ; 6.659 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[26][4] ; Clock    ;
; N/A                                     ; None                                                ; 6.659 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[26][1] ; Clock    ;
; N/A                                     ; None                                                ; 6.659 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[26][2] ; Clock    ;
; N/A                                     ; None                                                ; 6.659 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[26][3] ; Clock    ;
; N/A                                     ; None                                                ; 6.634 ns   ; In   ; dataPath:DP|memRAM:part2|Q[7]            ; Clock    ;
; N/A                                     ; None                                                ; 6.622 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[6][1]  ; Clock    ;
; N/A                                     ; None                                                ; 6.620 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[21][0] ; Clock    ;
; N/A                                     ; None                                                ; 6.620 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[21][6] ; Clock    ;
; N/A                                     ; None                                                ; 6.620 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[21][7] ; Clock    ;
; N/A                                     ; None                                                ; 6.620 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[21][5] ; Clock    ;
; N/A                                     ; None                                                ; 6.620 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[21][4] ; Clock    ;
; N/A                                     ; None                                                ; 6.620 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[21][1] ; Clock    ;
; N/A                                     ; None                                                ; 6.620 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[21][3] ; Clock    ;
; N/A                                     ; None                                                ; 6.619 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[11][7] ; Clock    ;
; N/A                                     ; None                                                ; 6.613 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[24][0] ; Clock    ;
; N/A                                     ; None                                                ; 6.613 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[24][6] ; Clock    ;
; N/A                                     ; None                                                ; 6.613 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[24][7] ; Clock    ;
; N/A                                     ; None                                                ; 6.613 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[24][5] ; Clock    ;
; N/A                                     ; None                                                ; 6.613 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[24][4] ; Clock    ;
; N/A                                     ; None                                                ; 6.613 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[24][1] ; Clock    ;
; N/A                                     ; None                                                ; 6.613 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[24][3] ; Clock    ;
; N/A                                     ; None                                                ; 6.613 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[24][2] ; Clock    ;
; N/A                                     ; None                                                ; 6.612 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[25][7] ; Clock    ;
; N/A                                     ; None                                                ; 6.609 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[11][3] ; Clock    ;
; N/A                                     ; None                                                ; 6.607 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[21][2] ; Clock    ;
; N/A                                     ; None                                                ; 6.582 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[31][0] ; Clock    ;
; N/A                                     ; None                                                ; 6.582 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[31][6] ; Clock    ;
; N/A                                     ; None                                                ; 6.582 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[31][7] ; Clock    ;
; N/A                                     ; None                                                ; 6.582 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[31][5] ; Clock    ;
; N/A                                     ; None                                                ; 6.582 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[31][4] ; Clock    ;
; N/A                                     ; None                                                ; 6.582 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[31][1] ; Clock    ;
; N/A                                     ; None                                                ; 6.582 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[31][3] ; Clock    ;
; N/A                                     ; None                                                ; 6.582 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[31][2] ; Clock    ;
; N/A                                     ; None                                                ; 6.569 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[6][0]  ; Clock    ;
; N/A                                     ; None                                                ; 6.569 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[14][6] ; Clock    ;
; N/A                                     ; None                                                ; 6.569 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[2][6]  ; Clock    ;
; N/A                                     ; None                                                ; 6.569 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[2][5]  ; Clock    ;
; N/A                                     ; None                                                ; 6.539 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[22][0] ; Clock    ;
; N/A                                     ; None                                                ; 6.539 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[22][6] ; Clock    ;
; N/A                                     ; None                                                ; 6.539 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[22][7] ; Clock    ;
; N/A                                     ; None                                                ; 6.539 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[22][5] ; Clock    ;
; N/A                                     ; None                                                ; 6.539 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[22][4] ; Clock    ;
; N/A                                     ; None                                                ; 6.539 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[22][3] ; Clock    ;
; N/A                                     ; None                                                ; 6.539 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[22][1] ; Clock    ;
; N/A                                     ; None                                                ; 6.539 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[22][2] ; Clock    ;
; N/A                                     ; None                                                ; 6.536 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[0][3]  ; Clock    ;
; N/A                                     ; None                                                ; 6.523 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[14][4] ; Clock    ;
; N/A                                     ; None                                                ; 6.520 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[12][4] ; Clock    ;
; N/A                                     ; None                                                ; 6.510 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[7][3]  ; Clock    ;
; N/A                                     ; None                                                ; 6.509 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[14][3] ; Clock    ;
; N/A                                     ; None                                                ; 6.506 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[28][0] ; Clock    ;
; N/A                                     ; None                                                ; 6.506 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[28][7] ; Clock    ;
; N/A                                     ; None                                                ; 6.506 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[28][5] ; Clock    ;
; N/A                                     ; None                                                ; 6.506 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[28][6] ; Clock    ;
; N/A                                     ; None                                                ; 6.506 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[28][4] ; Clock    ;
; N/A                                     ; None                                                ; 6.506 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[28][1] ; Clock    ;
; N/A                                     ; None                                                ; 6.506 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[28][3] ; Clock    ;
; N/A                                     ; None                                                ; 6.506 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[28][2] ; Clock    ;
; N/A                                     ; None                                                ; 6.505 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[16][0] ; Clock    ;
; N/A                                     ; None                                                ; 6.505 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[16][7] ; Clock    ;
; N/A                                     ; None                                                ; 6.505 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[16][4] ; Clock    ;
; N/A                                     ; None                                                ; 6.505 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[16][1] ; Clock    ;
; N/A                                     ; None                                                ; 6.505 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[16][3] ; Clock    ;
; N/A                                     ; None                                                ; 6.505 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[16][2] ; Clock    ;
; N/A                                     ; None                                                ; 6.473 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[0][7]  ; Clock    ;
; N/A                                     ; None                                                ; 6.471 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[6][4]  ; Clock    ;
; N/A                                     ; None                                                ; 6.456 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[12][7] ; Clock    ;
; N/A                                     ; None                                                ; 6.456 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[12][1] ; Clock    ;
; N/A                                     ; None                                                ; 6.456 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[12][2] ; Clock    ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;      ;                                          ;          ;
+-----------------------------------------+-----------------------------------------------------+------------+------+------------------------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                        ;
+-------+--------------+------------+-------------------------------------------------------------------------------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                          ; To        ; From Clock ;
+-------+--------------+------------+-------------------------------------------------------------------------------+-----------+------------+
; N/A   ; None         ; 9.499 ns   ; dataPath:DP|instructionSetOperation:part3|register:ARegister|out[6]           ; Output[6] ; Clock      ;
; N/A   ; None         ; 9.016 ns   ; dataPath:DP|instructionSetOperation:part3|register:ARegister|out[2]           ; Output[2] ; Clock      ;
; N/A   ; None         ; 8.764 ns   ; dataPath:DP|instructionSetOperation:part3|register:ARegister|out[4]           ; Output[4] ; Clock      ;
; N/A   ; None         ; 8.604 ns   ; dataPath:DP|instructionSetOperation:part3|register:ARegister|out[0]           ; Output[0] ; Clock      ;
; N/A   ; None         ; 8.449 ns   ; dataPath:DP|instructionSetOperation:part3|register:ARegister|out[3]           ; Output[3] ; Clock      ;
; N/A   ; None         ; 8.433 ns   ; dataPath:DP|instructionCycleOperation:part1|register:eightBitsRegister|out[6] ; IR[1]     ; Clock      ;
; N/A   ; None         ; 8.237 ns   ; dataPath:DP|instructionSetOperation:part3|register:ARegister|out[5]           ; Output[5] ; Clock      ;
; N/A   ; None         ; 8.219 ns   ; dataPath:DP|instructionCycleOperation:part1|register:eightBitsRegister|out[7] ; IR[2]     ; Clock      ;
; N/A   ; None         ; 8.007 ns   ; dataPath:DP|instructionSetOperation:part3|register:ARegister|out[7]           ; Output[7] ; Clock      ;
; N/A   ; None         ; 7.778 ns   ; dataPath:DP|instructionSetOperation:part3|register:ARegister|out[1]           ; Output[1] ; Clock      ;
; N/A   ; None         ; 7.644 ns   ; controlUnit:CU|state.halt                                                     ; Halt      ; Clock      ;
; N/A   ; None         ; 7.582 ns   ; dataPath:DP|instructionCycleOperation:part1|register:eightBitsRegister|out[5] ; IR[0]     ; Clock      ;
+-------+--------------+------------+-------------------------------------------------------------------------------+-----------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+-----------+----------+---------------------------------------------------------------------+----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From     ; To                                                                  ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+-----------+----------+---------------------------------------------------------------------+----------+
; N/A                                     ; None                                                ; -3.924 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[7][2]                             ; Clock    ;
; N/A                                     ; None                                                ; -4.001 ns ; Enter    ; controlUnit:CU|state.Input                                          ; Clock    ;
; N/A                                     ; None                                                ; -4.031 ns ; Enter    ; controlUnit:CU|state.start                                          ; Clock    ;
; N/A                                     ; None                                                ; -4.047 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[14][1]                            ; Clock    ;
; N/A                                     ; None                                                ; -4.129 ns ; Input[5] ; dataPath:DP|instructionSetOperation:part3|register:ARegister|out[5] ; Clock    ;
; N/A                                     ; None                                                ; -4.282 ns ; Input[3] ; dataPath:DP|instructionSetOperation:part3|register:ARegister|out[3] ; Clock    ;
; N/A                                     ; None                                                ; -4.320 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[17][7]                            ; Clock    ;
; N/A                                     ; None                                                ; -4.330 ns ; Input[2] ; dataPath:DP|instructionSetOperation:part3|register:ARegister|out[2] ; Clock    ;
; N/A                                     ; None                                                ; -4.352 ns ; Input[6] ; dataPath:DP|instructionSetOperation:part3|register:ARegister|out[6] ; Clock    ;
; N/A                                     ; None                                                ; -4.385 ns ; Input[7] ; dataPath:DP|instructionSetOperation:part3|register:ARegister|out[7] ; Clock    ;
; N/A                                     ; None                                                ; -4.400 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[3][2]                             ; Clock    ;
; N/A                                     ; None                                                ; -4.448 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[13][3]                            ; Clock    ;
; N/A                                     ; None                                                ; -4.484 ns ; Input[4] ; dataPath:DP|instructionSetOperation:part3|register:ARegister|out[4] ; Clock    ;
; N/A                                     ; None                                                ; -4.492 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[15][3]                            ; Clock    ;
; N/A                                     ; None                                                ; -4.595 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[13][7]                            ; Clock    ;
; N/A                                     ; None                                                ; -4.628 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[15][0]                            ; Clock    ;
; N/A                                     ; None                                                ; -4.628 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[31][1]                            ; Clock    ;
; N/A                                     ; None                                                ; -4.629 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[31][6]                            ; Clock    ;
; N/A                                     ; None                                                ; -4.630 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[31][2]                            ; Clock    ;
; N/A                                     ; None                                                ; -4.688 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[13][0]                            ; Clock    ;
; N/A                                     ; None                                                ; -4.689 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[13][4]                            ; Clock    ;
; N/A                                     ; None                                                ; -4.692 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[13][5]                            ; Clock    ;
; N/A                                     ; None                                                ; -4.694 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[13][6]                            ; Clock    ;
; N/A                                     ; None                                                ; -4.727 ns ; Input[1] ; dataPath:DP|instructionSetOperation:part3|register:ARegister|out[1] ; Clock    ;
; N/A                                     ; None                                                ; -4.884 ns ; Input[0] ; dataPath:DP|instructionSetOperation:part3|register:ARegister|out[0] ; Clock    ;
; N/A                                     ; None                                                ; -4.933 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[11][5]                            ; Clock    ;
; N/A                                     ; None                                                ; -4.934 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[11][4]                            ; Clock    ;
; N/A                                     ; None                                                ; -4.967 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[2][0]                             ; Clock    ;
; N/A                                     ; None                                                ; -4.967 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[2][7]                             ; Clock    ;
; N/A                                     ; None                                                ; -4.967 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[2][6]                             ; Clock    ;
; N/A                                     ; None                                                ; -4.967 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[2][5]                             ; Clock    ;
; N/A                                     ; None                                                ; -4.967 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[2][4]                             ; Clock    ;
; N/A                                     ; None                                                ; -4.967 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[2][1]                             ; Clock    ;
; N/A                                     ; None                                                ; -4.967 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[2][2]                             ; Clock    ;
; N/A                                     ; None                                                ; -4.967 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[2][3]                             ; Clock    ;
; N/A                                     ; None                                                ; -4.976 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[14][0]                            ; Clock    ;
; N/A                                     ; None                                                ; -4.976 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[14][6]                            ; Clock    ;
; N/A                                     ; None                                                ; -4.976 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[14][3]                            ; Clock    ;
; N/A                                     ; None                                                ; -5.082 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[4][2]                             ; Clock    ;
; N/A                                     ; None                                                ; -5.124 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[17][2]                            ; Clock    ;
; N/A                                     ; None                                                ; -5.168 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[9][2]                             ; Clock    ;
; N/A                                     ; None                                                ; -5.174 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[11][2]                            ; Clock    ;
; N/A                                     ; None                                                ; -5.187 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[8][1]                             ; Clock    ;
; N/A                                     ; None                                                ; -5.188 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[10][1]                            ; Clock    ;
; N/A                                     ; None                                                ; -5.191 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[15][2]                            ; Clock    ;
; N/A                                     ; None                                                ; -5.191 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[13][2]                            ; Clock    ;
; N/A                                     ; None                                                ; -5.312 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[15][6]                            ; Clock    ;
; N/A                                     ; None                                                ; -5.314 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[1][5]                             ; Clock    ;
; N/A                                     ; None                                                ; -5.323 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[11][1]                            ; Clock    ;
; N/A                                     ; None                                                ; -5.471 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[30][0]                            ; Clock    ;
; N/A                                     ; None                                                ; -5.471 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[30][6]                            ; Clock    ;
; N/A                                     ; None                                                ; -5.471 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[30][7]                            ; Clock    ;
; N/A                                     ; None                                                ; -5.471 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[30][5]                            ; Clock    ;
; N/A                                     ; None                                                ; -5.471 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[30][4]                            ; Clock    ;
; N/A                                     ; None                                                ; -5.471 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[30][1]                            ; Clock    ;
; N/A                                     ; None                                                ; -5.471 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[30][3]                            ; Clock    ;
; N/A                                     ; None                                                ; -5.471 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[30][2]                            ; Clock    ;
; N/A                                     ; None                                                ; -5.535 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[7][7]                             ; Clock    ;
; N/A                                     ; None                                                ; -5.540 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[13][1]                            ; Clock    ;
; N/A                                     ; None                                                ; -5.540 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[1][1]                             ; Clock    ;
; N/A                                     ; None                                                ; -5.562 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[3][1]                             ; Clock    ;
; N/A                                     ; None                                                ; -5.568 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[9][1]                             ; Clock    ;
; N/A                                     ; None                                                ; -5.581 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[6][0]                             ; Clock    ;
; N/A                                     ; None                                                ; -5.581 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[6][6]                             ; Clock    ;
; N/A                                     ; None                                                ; -5.581 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[6][7]                             ; Clock    ;
; N/A                                     ; None                                                ; -5.581 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[6][5]                             ; Clock    ;
; N/A                                     ; None                                                ; -5.581 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[6][4]                             ; Clock    ;
; N/A                                     ; None                                                ; -5.581 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[6][3]                             ; Clock    ;
; N/A                                     ; None                                                ; -5.581 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[6][1]                             ; Clock    ;
; N/A                                     ; None                                                ; -5.581 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[6][2]                             ; Clock    ;
; N/A                                     ; None                                                ; -5.584 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[3][0]                             ; Clock    ;
; N/A                                     ; None                                                ; -5.613 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[7][3]                             ; Clock    ;
; N/A                                     ; None                                                ; -5.614 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[15][7]                            ; Clock    ;
; N/A                                     ; None                                                ; -5.614 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[15][5]                            ; Clock    ;
; N/A                                     ; None                                                ; -5.614 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[15][4]                            ; Clock    ;
; N/A                                     ; None                                                ; -5.614 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[15][1]                            ; Clock    ;
; N/A                                     ; None                                                ; -5.656 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[31][5]                            ; Clock    ;
; N/A                                     ; None                                                ; -5.664 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[5][2]                             ; Clock    ;
; N/A                                     ; None                                                ; -5.691 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[5][1]                             ; Clock    ;
; N/A                                     ; None                                                ; -5.702 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[1][2]                             ; Clock    ;
; N/A                                     ; None                                                ; -5.708 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[18][0]                            ; Clock    ;
; N/A                                     ; None                                                ; -5.708 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[18][6]                            ; Clock    ;
; N/A                                     ; None                                                ; -5.708 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[18][7]                            ; Clock    ;
; N/A                                     ; None                                                ; -5.708 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[18][5]                            ; Clock    ;
; N/A                                     ; None                                                ; -5.708 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[18][1]                            ; Clock    ;
; N/A                                     ; None                                                ; -5.708 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[18][4]                            ; Clock    ;
; N/A                                     ; None                                                ; -5.708 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[18][2]                            ; Clock    ;
; N/A                                     ; None                                                ; -5.708 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[18][3]                            ; Clock    ;
; N/A                                     ; None                                                ; -5.780 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[31][4]                            ; Clock    ;
; N/A                                     ; None                                                ; -5.798 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[14][7]                            ; Clock    ;
; N/A                                     ; None                                                ; -5.798 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[14][5]                            ; Clock    ;
; N/A                                     ; None                                                ; -5.798 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[14][4]                            ; Clock    ;
; N/A                                     ; None                                                ; -5.798 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[14][2]                            ; Clock    ;
; N/A                                     ; None                                                ; -5.816 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[4][3]                             ; Clock    ;
; N/A                                     ; None                                                ; -5.823 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[16][1]                            ; Clock    ;
; N/A                                     ; None                                                ; -5.830 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[10][2]                            ; Clock    ;
; N/A                                     ; None                                                ; -5.831 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[8][2]                             ; Clock    ;
; N/A                                     ; None                                                ; -5.834 ns ; In       ; dataPath:DP|memRAM:part2|Q[4]                                       ; Clock    ;
; N/A                                     ; None                                                ; -5.834 ns ; In       ; dataPath:DP|memRAM:part2|Q[1]                                       ; Clock    ;
; N/A                                     ; None                                                ; -5.834 ns ; In       ; dataPath:DP|memRAM:part2|Q[2]                                       ; Clock    ;
; N/A                                     ; None                                                ; -5.836 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[1][4]                             ; Clock    ;
; N/A                                     ; None                                                ; -5.838 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[16][7]                            ; Clock    ;
; N/A                                     ; None                                                ; -5.841 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[25][4]                            ; Clock    ;
; N/A                                     ; None                                                ; -5.841 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[25][1]                            ; Clock    ;
; N/A                                     ; None                                                ; -5.857 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[12][7]                            ; Clock    ;
; N/A                                     ; None                                                ; -5.870 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[7][6]                             ; Clock    ;
; N/A                                     ; None                                                ; -5.907 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[12][1]                            ; Clock    ;
; N/A                                     ; None                                                ; -5.908 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[10][7]                            ; Clock    ;
; N/A                                     ; None                                                ; -5.920 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[16][3]                            ; Clock    ;
; N/A                                     ; None                                                ; -5.929 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[16][4]                            ; Clock    ;
; N/A                                     ; None                                                ; -5.944 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[11][0]                            ; Clock    ;
; N/A                                     ; None                                                ; -5.944 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[11][7]                            ; Clock    ;
; N/A                                     ; None                                                ; -5.944 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[11][6]                            ; Clock    ;
; N/A                                     ; None                                                ; -5.944 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[11][3]                            ; Clock    ;
; N/A                                     ; None                                                ; -5.957 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[10][4]                            ; Clock    ;
; N/A                                     ; None                                                ; -5.958 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[8][4]                             ; Clock    ;
; N/A                                     ; None                                                ; -5.963 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[5][3]                             ; Clock    ;
; N/A                                     ; None                                                ; -5.981 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[31][0]                            ; Clock    ;
; N/A                                     ; None                                                ; -5.997 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[31][3]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.001 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[7][0]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.017 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[31][7]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.062 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[9][6]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.066 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[12][2]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.067 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[23][0]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.067 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[23][6]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.067 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[23][7]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.067 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[23][5]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.067 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[23][4]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.067 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[23][1]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.067 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[23][3]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.067 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[23][2]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.074 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[19][0]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.074 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[19][7]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.074 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[19][5]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.074 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[19][6]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.074 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[19][4]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.074 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[19][3]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.074 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[19][1]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.074 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[19][2]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.095 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[16][0]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.121 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[9][7]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.124 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[9][4]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.130 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[7][4]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.138 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[7][5]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.140 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[0][7]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.156 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[1][6]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.169 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[16][2]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.171 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[10][0]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.171 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[10][5]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.171 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[10][6]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.171 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[10][3]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.173 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[4][7]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.174 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[3][6]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.176 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[9][0]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.205 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[9][5]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.208 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[12][4]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.212 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[8][7]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.220 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[12][0]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.220 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[12][6]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.220 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[12][5]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.220 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[12][3]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.222 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[4][4]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.225 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[0][0]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.225 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[0][6]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.225 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[0][5]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.225 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[0][4]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.225 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[0][1]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.225 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[0][3]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.225 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[0][2]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.232 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[3][5]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.237 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[17][3]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.257 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[16][6]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.257 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[16][5]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.258 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[28][0]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.258 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[28][7]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.258 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[28][5]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.258 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[28][6]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.258 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[28][4]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.258 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[28][1]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.258 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[28][3]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.258 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[28][2]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.262 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[9][3]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.262 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[1][3]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.291 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[22][0]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.291 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[22][6]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.291 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[22][7]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.291 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[22][5]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.291 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[22][4]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.291 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[22][3]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.291 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[22][1]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.291 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[22][2]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.324 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[4][0]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.337 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[17][4]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.359 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[21][2]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.364 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[25][7]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.365 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[24][0]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.365 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[24][6]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.365 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[24][7]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.365 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[24][5]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.365 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[24][4]                            ; Clock    ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;          ;                                                                     ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------+----------+---------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Mon Dec 21 13:32:33 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab2 -c Lab2 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clock" is an undefined clock
Info: Clock "Clock" has Internal fmax of 144.65 MHz between source register "controlUnit:CU|state.decode" and destination register "dataPath:DP|memRAM:part2|Q[3]" (period= 6.913 ns)
    Info: + Longest register to register delay is 6.679 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y18_N25; Fanout = 14; REG Node = 'controlUnit:CU|state.decode'
        Info: 2: + IC(0.451 ns) + CELL(0.545 ns) = 0.996 ns; Loc. = LCCOMB_X30_Y18_N18; Fanout = 80; COMB Node = 'dataPath:DP|instructionCycleOperation:part1|multiplexer:Meminst_mux|Output[1]~0'
        Info: 3: + IC(1.223 ns) + CELL(0.491 ns) = 2.710 ns; Loc. = LCCOMB_X30_Y19_N12; Fanout = 1; COMB Node = 'dataPath:DP|memRAM:part2|Mux4~7'
        Info: 4: + IC(0.851 ns) + CELL(0.178 ns) = 3.739 ns; Loc. = LCCOMB_X29_Y18_N14; Fanout = 1; COMB Node = 'dataPath:DP|memRAM:part2|Mux4~8'
        Info: 5: + IC(0.901 ns) + CELL(0.521 ns) = 5.161 ns; Loc. = LCCOMB_X30_Y17_N6; Fanout = 1; COMB Node = 'dataPath:DP|memRAM:part2|Mux4~9'
        Info: 6: + IC(1.103 ns) + CELL(0.319 ns) = 6.583 ns; Loc. = LCCOMB_X25_Y17_N24; Fanout = 1; COMB Node = 'dataPath:DP|memRAM:part2|Mux4~20'
        Info: 7: + IC(0.000 ns) + CELL(0.096 ns) = 6.679 ns; Loc. = LCFF_X25_Y17_N25; Fanout = 3; REG Node = 'dataPath:DP|memRAM:part2|Q[3]'
        Info: Total cell delay = 2.150 ns ( 32.19 % )
        Info: Total interconnect delay = 4.529 ns ( 67.81 % )
    Info: - Smallest clock skew is 0.005 ns
        Info: + Shortest clock path from clock "Clock" to destination register is 2.855 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 296; COMB Node = 'Clock~clkctrl'
            Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.855 ns; Loc. = LCFF_X25_Y17_N25; Fanout = 3; REG Node = 'dataPath:DP|memRAM:part2|Q[3]'
            Info: Total cell delay = 1.628 ns ( 57.02 % )
            Info: Total interconnect delay = 1.227 ns ( 42.98 % )
        Info: - Longest clock path from clock "Clock" to source register is 2.850 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 296; COMB Node = 'Clock~clkctrl'
            Info: 3: + IC(0.984 ns) + CELL(0.602 ns) = 2.850 ns; Loc. = LCFF_X30_Y18_N25; Fanout = 14; REG Node = 'controlUnit:CU|state.decode'
            Info: Total cell delay = 1.628 ns ( 57.12 % )
            Info: Total interconnect delay = 1.222 ns ( 42.88 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "dataPath:DP|memRAM:part2|REGISTER[0][5]" (data pin = "In", clock pin = "Clock") is 7.680 ns
    Info: + Longest pin to register delay is 10.555 ns
        Info: 1: + IC(0.000 ns) + CELL(0.833 ns) = 0.833 ns; Loc. = PIN_B14; Fanout = 49; PIN Node = 'In'
        Info: 2: + IC(6.683 ns) + CELL(0.457 ns) = 7.973 ns; Loc. = LCCOMB_X27_Y17_N28; Fanout = 11; COMB Node = 'dataPath:DP|memRAM:part2|REGISTER~42'
        Info: 3: + IC(2.169 ns) + CELL(0.413 ns) = 10.555 ns; Loc. = LCFF_X31_Y20_N25; Fanout = 1; REG Node = 'dataPath:DP|memRAM:part2|REGISTER[0][5]'
        Info: Total cell delay = 1.703 ns ( 16.13 % )
        Info: Total interconnect delay = 8.852 ns ( 83.87 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "Clock" to destination register is 2.837 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 296; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(0.971 ns) + CELL(0.602 ns) = 2.837 ns; Loc. = LCFF_X31_Y20_N25; Fanout = 1; REG Node = 'dataPath:DP|memRAM:part2|REGISTER[0][5]'
        Info: Total cell delay = 1.628 ns ( 57.38 % )
        Info: Total interconnect delay = 1.209 ns ( 42.62 % )
Info: tco from clock "Clock" to destination pin "Output[6]" through register "dataPath:DP|instructionSetOperation:part3|register:ARegister|out[6]" is 9.499 ns
    Info: + Longest clock path from clock "Clock" to source register is 2.855 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 296; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.855 ns; Loc. = LCFF_X25_Y17_N3; Fanout = 18; REG Node = 'dataPath:DP|instructionSetOperation:part3|register:ARegister|out[6]'
        Info: Total cell delay = 1.628 ns ( 57.02 % )
        Info: Total interconnect delay = 1.227 ns ( 42.98 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 6.367 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y17_N3; Fanout = 18; REG Node = 'dataPath:DP|instructionSetOperation:part3|register:ARegister|out[6]'
        Info: 2: + IC(3.527 ns) + CELL(2.840 ns) = 6.367 ns; Loc. = PIN_J15; Fanout = 0; PIN Node = 'Output[6]'
        Info: Total cell delay = 2.840 ns ( 44.60 % )
        Info: Total interconnect delay = 3.527 ns ( 55.40 % )
Info: th for register "dataPath:DP|memRAM:part2|REGISTER[7][2]" (data pin = "In", clock pin = "Clock") is -3.924 ns
    Info: + Longest clock path from clock "Clock" to destination register is 2.846 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 296; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(0.980 ns) + CELL(0.602 ns) = 2.846 ns; Loc. = LCFF_X27_Y18_N31; Fanout = 1; REG Node = 'dataPath:DP|memRAM:part2|REGISTER[7][2]'
        Info: Total cell delay = 1.628 ns ( 57.20 % )
        Info: Total interconnect delay = 1.218 ns ( 42.80 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 7.056 ns
        Info: 1: + IC(0.000 ns) + CELL(0.833 ns) = 0.833 ns; Loc. = PIN_B14; Fanout = 49; PIN Node = 'In'
        Info: 2: + IC(5.949 ns) + CELL(0.178 ns) = 6.960 ns; Loc. = LCCOMB_X27_Y18_N30; Fanout = 15; COMB Node = 'dataPath:DP|memRAM:part2|REGISTER~36'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 7.056 ns; Loc. = LCFF_X27_Y18_N31; Fanout = 1; REG Node = 'dataPath:DP|memRAM:part2|REGISTER[7][2]'
        Info: Total cell delay = 1.107 ns ( 15.69 % )
        Info: Total interconnect delay = 5.949 ns ( 84.31 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 160 megabytes
    Info: Processing ended: Mon Dec 21 13:32:33 2015
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


