/* automatically generated by rust-bindgen 0.72.1 */

#[repr(C)]
#[derive(Copy, Clone, Debug, Default, Eq, Hash, Ord, PartialEq, PartialOrd)]
pub struct __BindgenBitfieldUnit<Storage> {
    storage: Storage,
}
impl<Storage> __BindgenBitfieldUnit<Storage> {
    #[inline]
    pub const fn new(storage: Storage) -> Self {
        Self { storage }
    }
}
impl<Storage> __BindgenBitfieldUnit<Storage>
where
    Storage: AsRef<[u8]> + AsMut<[u8]>,
{
    #[inline]
    fn extract_bit(byte: u8, index: usize) -> bool {
        let bit_index = if cfg!(target_endian = "big") {
            7 - (index % 8)
        } else {
            index % 8
        };
        let mask = 1 << bit_index;
        byte & mask == mask
    }
    #[inline]
    pub fn get_bit(&self, index: usize) -> bool {
        debug_assert!(index / 8 < self.storage.as_ref().len());
        let byte_index = index / 8;
        let byte = self.storage.as_ref()[byte_index];
        Self::extract_bit(byte, index)
    }
    #[inline]
    pub unsafe fn raw_get_bit(this: *const Self, index: usize) -> bool {
        debug_assert!(index / 8 < core::mem::size_of::<Storage>());
        let byte_index = index / 8;
        let byte = unsafe {
            *(core::ptr::addr_of!((*this).storage) as *const u8).offset(byte_index as isize)
        };
        Self::extract_bit(byte, index)
    }
    #[inline]
    fn change_bit(byte: u8, index: usize, val: bool) -> u8 {
        let bit_index = if cfg!(target_endian = "big") {
            7 - (index % 8)
        } else {
            index % 8
        };
        let mask = 1 << bit_index;
        if val {
            byte | mask
        } else {
            byte & !mask
        }
    }
    #[inline]
    pub fn set_bit(&mut self, index: usize, val: bool) {
        debug_assert!(index / 8 < self.storage.as_ref().len());
        let byte_index = index / 8;
        let byte = &mut self.storage.as_mut()[byte_index];
        *byte = Self::change_bit(*byte, index, val);
    }
    #[inline]
    pub unsafe fn raw_set_bit(this: *mut Self, index: usize, val: bool) {
        debug_assert!(index / 8 < core::mem::size_of::<Storage>());
        let byte_index = index / 8;
        let byte = unsafe {
            (core::ptr::addr_of_mut!((*this).storage) as *mut u8).offset(byte_index as isize)
        };
        unsafe { *byte = Self::change_bit(*byte, index, val) };
    }
    #[inline]
    pub fn get(&self, bit_offset: usize, bit_width: u8) -> u64 {
        debug_assert!(bit_width <= 64);
        debug_assert!(bit_offset / 8 < self.storage.as_ref().len());
        debug_assert!((bit_offset + (bit_width as usize)) / 8 <= self.storage.as_ref().len());
        let mut val = 0;
        for i in 0..(bit_width as usize) {
            if self.get_bit(i + bit_offset) {
                let index = if cfg!(target_endian = "big") {
                    bit_width as usize - 1 - i
                } else {
                    i
                };
                val |= 1 << index;
            }
        }
        val
    }
    #[inline]
    pub unsafe fn raw_get(this: *const Self, bit_offset: usize, bit_width: u8) -> u64 {
        debug_assert!(bit_width <= 64);
        debug_assert!(bit_offset / 8 < core::mem::size_of::<Storage>());
        debug_assert!((bit_offset + (bit_width as usize)) / 8 <= core::mem::size_of::<Storage>());
        let mut val = 0;
        for i in 0..(bit_width as usize) {
            if unsafe { Self::raw_get_bit(this, i + bit_offset) } {
                let index = if cfg!(target_endian = "big") {
                    bit_width as usize - 1 - i
                } else {
                    i
                };
                val |= 1 << index;
            }
        }
        val
    }
    #[inline]
    pub fn set(&mut self, bit_offset: usize, bit_width: u8, val: u64) {
        debug_assert!(bit_width <= 64);
        debug_assert!(bit_offset / 8 < self.storage.as_ref().len());
        debug_assert!((bit_offset + (bit_width as usize)) / 8 <= self.storage.as_ref().len());
        for i in 0..(bit_width as usize) {
            let mask = 1 << i;
            let val_bit_is_set = val & mask == mask;
            let index = if cfg!(target_endian = "big") {
                bit_width as usize - 1 - i
            } else {
                i
            };
            self.set_bit(index + bit_offset, val_bit_is_set);
        }
    }
    #[inline]
    pub unsafe fn raw_set(this: *mut Self, bit_offset: usize, bit_width: u8, val: u64) {
        debug_assert!(bit_width <= 64);
        debug_assert!(bit_offset / 8 < core::mem::size_of::<Storage>());
        debug_assert!((bit_offset + (bit_width as usize)) / 8 <= core::mem::size_of::<Storage>());
        for i in 0..(bit_width as usize) {
            let mask = 1 << i;
            let val_bit_is_set = val & mask == mask;
            let index = if cfg!(target_endian = "big") {
                bit_width as usize - 1 - i
            } else {
                i
            };
            unsafe { Self::raw_set_bit(this, index + bit_offset, val_bit_is_set) };
        }
    }
}
pub const _NEWLIB_VERSION_H__: u32 = 1;
pub const _NEWLIB_VERSION: &[u8; 6] = b"2.4.0\0";
pub const __NEWLIB__: u32 = 2;
pub const __NEWLIB_MINOR__: u32 = 4;
pub const __NEWLIB_PATCHLEVEL__: u32 = 0;
pub const _DEFAULT_SOURCE: u32 = 1;
pub const _POSIX_SOURCE: u32 = 1;
pub const _POSIX_C_SOURCE: u32 = 200809;
pub const _ATFILE_SOURCE: u32 = 1;
pub const __ATFILE_VISIBLE: u32 = 1;
pub const __BSD_VISIBLE: u32 = 1;
pub const __GNU_VISIBLE: u32 = 0;
pub const __ISO_C_VISIBLE: u32 = 2011;
pub const __LARGEFILE_VISIBLE: u32 = 0;
pub const __MISC_VISIBLE: u32 = 1;
pub const __POSIX_VISIBLE: u32 = 200809;
pub const __SVID_VISIBLE: u32 = 1;
pub const __XSI_VISIBLE: u32 = 0;
pub const ___int8_t_defined: u32 = 1;
pub const ___int16_t_defined: u32 = 1;
pub const ___int32_t_defined: u32 = 1;
pub const ___int64_t_defined: u32 = 1;
pub const ___int_least8_t_defined: u32 = 1;
pub const ___int_least16_t_defined: u32 = 1;
pub const ___int_least32_t_defined: u32 = 1;
pub const ___int_least64_t_defined: u32 = 1;
pub const __have_longlong64: u32 = 1;
pub const __have_long32: u32 = 1;
pub const __int20: u32 = 2;
pub const __INT8: &[u8; 3] = b"hh\0";
pub const __INT16: &[u8; 2] = b"h\0";
pub const __INT64: &[u8; 3] = b"ll\0";
pub const __FAST8: &[u8; 3] = b"hh\0";
pub const __FAST16: &[u8; 2] = b"h\0";
pub const __FAST64: &[u8; 3] = b"ll\0";
pub const __LEAST8: &[u8; 3] = b"hh\0";
pub const __LEAST16: &[u8; 2] = b"h\0";
pub const __LEAST64: &[u8; 3] = b"ll\0";
pub const __int8_t_defined: u32 = 1;
pub const __int16_t_defined: u32 = 1;
pub const __int32_t_defined: u32 = 1;
pub const __int64_t_defined: u32 = 1;
pub const __int_least8_t_defined: u32 = 1;
pub const __int_least16_t_defined: u32 = 1;
pub const __int_least32_t_defined: u32 = 1;
pub const __int_least64_t_defined: u32 = 1;
pub const __int_fast8_t_defined: u32 = 1;
pub const __int_fast16_t_defined: u32 = 1;
pub const __int_fast32_t_defined: u32 = 1;
pub const __int_fast64_t_defined: u32 = 1;
pub const WINT_MIN: u32 = 0;
pub const CYDEV_FLASH_BASE: u32 = 0;
pub const CYDEV_FLASH_SIZE: u32 = 32768;
pub const CYREG_FLASH_DATA_MBASE: u32 = 0;
pub const CYREG_FLASH_DATA_MSIZE: u32 = 32768;
pub const CYDEV_SFLASH_BASE: u32 = 268431360;
pub const CYDEV_SFLASH_SIZE: u32 = 512;
pub const CYREG_SFLASH_PROT_ROW00: u32 = 268431360;
pub const CYFLD_SFLASH_DATA8__OFFSET: u32 = 0;
pub const CYFLD_SFLASH_DATA8__SIZE: u32 = 8;
pub const CYREG_SFLASH_PROT_ROW01: u32 = 268431361;
pub const CYREG_SFLASH_PROT_ROW02: u32 = 268431362;
pub const CYREG_SFLASH_PROT_ROW03: u32 = 268431363;
pub const CYREG_SFLASH_PROT_ROW04: u32 = 268431364;
pub const CYREG_SFLASH_PROT_ROW05: u32 = 268431365;
pub const CYREG_SFLASH_PROT_ROW06: u32 = 268431366;
pub const CYREG_SFLASH_PROT_ROW07: u32 = 268431367;
pub const CYREG_SFLASH_PROT_ROW08: u32 = 268431368;
pub const CYREG_SFLASH_PROT_ROW09: u32 = 268431369;
pub const CYREG_SFLASH_PROT_ROW10: u32 = 268431370;
pub const CYREG_SFLASH_PROT_ROW11: u32 = 268431371;
pub const CYREG_SFLASH_PROT_ROW12: u32 = 268431372;
pub const CYREG_SFLASH_PROT_ROW13: u32 = 268431373;
pub const CYREG_SFLASH_PROT_ROW14: u32 = 268431374;
pub const CYREG_SFLASH_PROT_ROW15: u32 = 268431375;
pub const CYREG_SFLASH_PROT_ROW16: u32 = 268431376;
pub const CYREG_SFLASH_PROT_ROW17: u32 = 268431377;
pub const CYREG_SFLASH_PROT_ROW18: u32 = 268431378;
pub const CYREG_SFLASH_PROT_ROW19: u32 = 268431379;
pub const CYREG_SFLASH_PROT_ROW20: u32 = 268431380;
pub const CYREG_SFLASH_PROT_ROW21: u32 = 268431381;
pub const CYREG_SFLASH_PROT_ROW22: u32 = 268431382;
pub const CYREG_SFLASH_PROT_ROW23: u32 = 268431383;
pub const CYREG_SFLASH_PROT_ROW24: u32 = 268431384;
pub const CYREG_SFLASH_PROT_ROW25: u32 = 268431385;
pub const CYREG_SFLASH_PROT_ROW26: u32 = 268431386;
pub const CYREG_SFLASH_PROT_ROW27: u32 = 268431387;
pub const CYREG_SFLASH_PROT_ROW28: u32 = 268431388;
pub const CYREG_SFLASH_PROT_ROW29: u32 = 268431389;
pub const CYREG_SFLASH_PROT_ROW30: u32 = 268431390;
pub const CYREG_SFLASH_PROT_ROW31: u32 = 268431391;
pub const CYREG_SFLASH_PROT_ROW32: u32 = 268431392;
pub const CYREG_SFLASH_PROT_ROW33: u32 = 268431393;
pub const CYREG_SFLASH_PROT_ROW34: u32 = 268431394;
pub const CYREG_SFLASH_PROT_ROW35: u32 = 268431395;
pub const CYREG_SFLASH_PROT_ROW36: u32 = 268431396;
pub const CYREG_SFLASH_PROT_ROW37: u32 = 268431397;
pub const CYREG_SFLASH_PROT_ROW38: u32 = 268431398;
pub const CYREG_SFLASH_PROT_ROW39: u32 = 268431399;
pub const CYREG_SFLASH_PROT_ROW40: u32 = 268431400;
pub const CYREG_SFLASH_PROT_ROW41: u32 = 268431401;
pub const CYREG_SFLASH_PROT_ROW42: u32 = 268431402;
pub const CYREG_SFLASH_PROT_ROW43: u32 = 268431403;
pub const CYREG_SFLASH_PROT_ROW44: u32 = 268431404;
pub const CYREG_SFLASH_PROT_ROW45: u32 = 268431405;
pub const CYREG_SFLASH_PROT_ROW46: u32 = 268431406;
pub const CYREG_SFLASH_PROT_ROW47: u32 = 268431407;
pub const CYREG_SFLASH_PROT_ROW48: u32 = 268431408;
pub const CYREG_SFLASH_PROT_ROW49: u32 = 268431409;
pub const CYREG_SFLASH_PROT_ROW50: u32 = 268431410;
pub const CYREG_SFLASH_PROT_ROW51: u32 = 268431411;
pub const CYREG_SFLASH_PROT_ROW52: u32 = 268431412;
pub const CYREG_SFLASH_PROT_ROW53: u32 = 268431413;
pub const CYREG_SFLASH_PROT_ROW54: u32 = 268431414;
pub const CYREG_SFLASH_PROT_ROW55: u32 = 268431415;
pub const CYREG_SFLASH_PROT_ROW56: u32 = 268431416;
pub const CYREG_SFLASH_PROT_ROW57: u32 = 268431417;
pub const CYREG_SFLASH_PROT_ROW58: u32 = 268431418;
pub const CYREG_SFLASH_PROT_ROW59: u32 = 268431419;
pub const CYREG_SFLASH_PROT_ROW60: u32 = 268431420;
pub const CYREG_SFLASH_PROT_ROW61: u32 = 268431421;
pub const CYREG_SFLASH_PROT_ROW62: u32 = 268431422;
pub const CYREG_SFLASH_PROT_ROW63: u32 = 268431423;
pub const CYREG_SFLASH_PROT_PROTECTION: u32 = 268431487;
pub const CYFLD_SFLASH_PROT_LEVEL__OFFSET: u32 = 0;
pub const CYFLD_SFLASH_PROT_LEVEL__SIZE: u32 = 2;
pub const CYVAL_SFLASH_PROT_LEVEL_VIRGIN: u32 = 1;
pub const CYVAL_SFLASH_PROT_LEVEL_OPEN: u32 = 0;
pub const CYVAL_SFLASH_PROT_LEVEL_PROTECTED: u32 = 2;
pub const CYVAL_SFLASH_PROT_LEVEL_KILL: u32 = 3;
pub const CYREG_SFLASH_AV_PAIRS_8B000: u32 = 268431488;
pub const CYREG_SFLASH_AV_PAIRS_8B001: u32 = 268431489;
pub const CYREG_SFLASH_AV_PAIRS_8B002: u32 = 268431490;
pub const CYREG_SFLASH_AV_PAIRS_8B003: u32 = 268431491;
pub const CYREG_SFLASH_AV_PAIRS_8B004: u32 = 268431492;
pub const CYREG_SFLASH_AV_PAIRS_8B005: u32 = 268431493;
pub const CYREG_SFLASH_AV_PAIRS_8B006: u32 = 268431494;
pub const CYREG_SFLASH_AV_PAIRS_8B007: u32 = 268431495;
pub const CYREG_SFLASH_AV_PAIRS_8B008: u32 = 268431496;
pub const CYREG_SFLASH_AV_PAIRS_8B009: u32 = 268431497;
pub const CYREG_SFLASH_AV_PAIRS_8B010: u32 = 268431498;
pub const CYREG_SFLASH_AV_PAIRS_8B011: u32 = 268431499;
pub const CYREG_SFLASH_AV_PAIRS_8B012: u32 = 268431500;
pub const CYREG_SFLASH_AV_PAIRS_8B013: u32 = 268431501;
pub const CYREG_SFLASH_AV_PAIRS_8B014: u32 = 268431502;
pub const CYREG_SFLASH_AV_PAIRS_8B015: u32 = 268431503;
pub const CYREG_SFLASH_AV_PAIRS_8B016: u32 = 268431504;
pub const CYREG_SFLASH_AV_PAIRS_8B017: u32 = 268431505;
pub const CYREG_SFLASH_AV_PAIRS_8B018: u32 = 268431506;
pub const CYREG_SFLASH_AV_PAIRS_8B019: u32 = 268431507;
pub const CYREG_SFLASH_AV_PAIRS_8B020: u32 = 268431508;
pub const CYREG_SFLASH_AV_PAIRS_8B021: u32 = 268431509;
pub const CYREG_SFLASH_AV_PAIRS_8B022: u32 = 268431510;
pub const CYREG_SFLASH_AV_PAIRS_8B023: u32 = 268431511;
pub const CYREG_SFLASH_AV_PAIRS_8B024: u32 = 268431512;
pub const CYREG_SFLASH_AV_PAIRS_8B025: u32 = 268431513;
pub const CYREG_SFLASH_AV_PAIRS_8B026: u32 = 268431514;
pub const CYREG_SFLASH_AV_PAIRS_8B027: u32 = 268431515;
pub const CYREG_SFLASH_AV_PAIRS_8B028: u32 = 268431516;
pub const CYREG_SFLASH_AV_PAIRS_8B029: u32 = 268431517;
pub const CYREG_SFLASH_AV_PAIRS_8B030: u32 = 268431518;
pub const CYREG_SFLASH_AV_PAIRS_8B031: u32 = 268431519;
pub const CYREG_SFLASH_AV_PAIRS_8B032: u32 = 268431520;
pub const CYREG_SFLASH_AV_PAIRS_8B033: u32 = 268431521;
pub const CYREG_SFLASH_AV_PAIRS_8B034: u32 = 268431522;
pub const CYREG_SFLASH_AV_PAIRS_8B035: u32 = 268431523;
pub const CYREG_SFLASH_AV_PAIRS_8B036: u32 = 268431524;
pub const CYREG_SFLASH_AV_PAIRS_8B037: u32 = 268431525;
pub const CYREG_SFLASH_AV_PAIRS_8B038: u32 = 268431526;
pub const CYREG_SFLASH_AV_PAIRS_8B039: u32 = 268431527;
pub const CYREG_SFLASH_AV_PAIRS_8B040: u32 = 268431528;
pub const CYREG_SFLASH_AV_PAIRS_8B041: u32 = 268431529;
pub const CYREG_SFLASH_AV_PAIRS_8B042: u32 = 268431530;
pub const CYREG_SFLASH_AV_PAIRS_8B043: u32 = 268431531;
pub const CYREG_SFLASH_AV_PAIRS_8B044: u32 = 268431532;
pub const CYREG_SFLASH_AV_PAIRS_8B045: u32 = 268431533;
pub const CYREG_SFLASH_AV_PAIRS_8B046: u32 = 268431534;
pub const CYREG_SFLASH_AV_PAIRS_8B047: u32 = 268431535;
pub const CYREG_SFLASH_AV_PAIRS_8B048: u32 = 268431536;
pub const CYREG_SFLASH_AV_PAIRS_8B049: u32 = 268431537;
pub const CYREG_SFLASH_AV_PAIRS_8B050: u32 = 268431538;
pub const CYREG_SFLASH_AV_PAIRS_8B051: u32 = 268431539;
pub const CYREG_SFLASH_AV_PAIRS_8B052: u32 = 268431540;
pub const CYREG_SFLASH_AV_PAIRS_8B053: u32 = 268431541;
pub const CYREG_SFLASH_AV_PAIRS_8B054: u32 = 268431542;
pub const CYREG_SFLASH_AV_PAIRS_8B055: u32 = 268431543;
pub const CYREG_SFLASH_AV_PAIRS_8B056: u32 = 268431544;
pub const CYREG_SFLASH_AV_PAIRS_8B057: u32 = 268431545;
pub const CYREG_SFLASH_AV_PAIRS_8B058: u32 = 268431546;
pub const CYREG_SFLASH_AV_PAIRS_8B059: u32 = 268431547;
pub const CYREG_SFLASH_AV_PAIRS_8B060: u32 = 268431548;
pub const CYREG_SFLASH_AV_PAIRS_8B061: u32 = 268431549;
pub const CYREG_SFLASH_AV_PAIRS_8B062: u32 = 268431550;
pub const CYREG_SFLASH_AV_PAIRS_8B063: u32 = 268431551;
pub const CYREG_SFLASH_AV_PAIRS_8B064: u32 = 268431552;
pub const CYREG_SFLASH_AV_PAIRS_8B065: u32 = 268431553;
pub const CYREG_SFLASH_AV_PAIRS_8B066: u32 = 268431554;
pub const CYREG_SFLASH_AV_PAIRS_8B067: u32 = 268431555;
pub const CYREG_SFLASH_AV_PAIRS_8B068: u32 = 268431556;
pub const CYREG_SFLASH_AV_PAIRS_8B069: u32 = 268431557;
pub const CYREG_SFLASH_AV_PAIRS_8B070: u32 = 268431558;
pub const CYREG_SFLASH_AV_PAIRS_8B071: u32 = 268431559;
pub const CYREG_SFLASH_AV_PAIRS_8B072: u32 = 268431560;
pub const CYREG_SFLASH_AV_PAIRS_8B073: u32 = 268431561;
pub const CYREG_SFLASH_AV_PAIRS_8B074: u32 = 268431562;
pub const CYREG_SFLASH_AV_PAIRS_8B075: u32 = 268431563;
pub const CYREG_SFLASH_AV_PAIRS_8B076: u32 = 268431564;
pub const CYREG_SFLASH_AV_PAIRS_8B077: u32 = 268431565;
pub const CYREG_SFLASH_AV_PAIRS_8B078: u32 = 268431566;
pub const CYREG_SFLASH_AV_PAIRS_8B079: u32 = 268431567;
pub const CYREG_SFLASH_AV_PAIRS_8B080: u32 = 268431568;
pub const CYREG_SFLASH_AV_PAIRS_8B081: u32 = 268431569;
pub const CYREG_SFLASH_AV_PAIRS_8B082: u32 = 268431570;
pub const CYREG_SFLASH_AV_PAIRS_8B083: u32 = 268431571;
pub const CYREG_SFLASH_AV_PAIRS_8B084: u32 = 268431572;
pub const CYREG_SFLASH_AV_PAIRS_8B085: u32 = 268431573;
pub const CYREG_SFLASH_AV_PAIRS_8B086: u32 = 268431574;
pub const CYREG_SFLASH_AV_PAIRS_8B087: u32 = 268431575;
pub const CYREG_SFLASH_AV_PAIRS_8B088: u32 = 268431576;
pub const CYREG_SFLASH_AV_PAIRS_8B089: u32 = 268431577;
pub const CYREG_SFLASH_AV_PAIRS_8B090: u32 = 268431578;
pub const CYREG_SFLASH_AV_PAIRS_8B091: u32 = 268431579;
pub const CYREG_SFLASH_AV_PAIRS_8B092: u32 = 268431580;
pub const CYREG_SFLASH_AV_PAIRS_8B093: u32 = 268431581;
pub const CYREG_SFLASH_AV_PAIRS_8B094: u32 = 268431582;
pub const CYREG_SFLASH_AV_PAIRS_8B095: u32 = 268431583;
pub const CYREG_SFLASH_AV_PAIRS_8B096: u32 = 268431584;
pub const CYREG_SFLASH_AV_PAIRS_8B097: u32 = 268431585;
pub const CYREG_SFLASH_AV_PAIRS_8B098: u32 = 268431586;
pub const CYREG_SFLASH_AV_PAIRS_8B099: u32 = 268431587;
pub const CYREG_SFLASH_AV_PAIRS_8B100: u32 = 268431588;
pub const CYREG_SFLASH_AV_PAIRS_8B101: u32 = 268431589;
pub const CYREG_SFLASH_AV_PAIRS_8B102: u32 = 268431590;
pub const CYREG_SFLASH_AV_PAIRS_8B103: u32 = 268431591;
pub const CYREG_SFLASH_AV_PAIRS_8B104: u32 = 268431592;
pub const CYREG_SFLASH_AV_PAIRS_8B105: u32 = 268431593;
pub const CYREG_SFLASH_AV_PAIRS_8B106: u32 = 268431594;
pub const CYREG_SFLASH_AV_PAIRS_8B107: u32 = 268431595;
pub const CYREG_SFLASH_AV_PAIRS_8B108: u32 = 268431596;
pub const CYREG_SFLASH_AV_PAIRS_8B109: u32 = 268431597;
pub const CYREG_SFLASH_AV_PAIRS_8B110: u32 = 268431598;
pub const CYREG_SFLASH_AV_PAIRS_8B111: u32 = 268431599;
pub const CYREG_SFLASH_AV_PAIRS_8B112: u32 = 268431600;
pub const CYREG_SFLASH_AV_PAIRS_8B113: u32 = 268431601;
pub const CYREG_SFLASH_AV_PAIRS_8B114: u32 = 268431602;
pub const CYREG_SFLASH_AV_PAIRS_8B115: u32 = 268431603;
pub const CYREG_SFLASH_AV_PAIRS_8B116: u32 = 268431604;
pub const CYREG_SFLASH_AV_PAIRS_8B117: u32 = 268431605;
pub const CYREG_SFLASH_AV_PAIRS_8B118: u32 = 268431606;
pub const CYREG_SFLASH_AV_PAIRS_8B119: u32 = 268431607;
pub const CYREG_SFLASH_AV_PAIRS_8B120: u32 = 268431608;
pub const CYREG_SFLASH_AV_PAIRS_8B121: u32 = 268431609;
pub const CYREG_SFLASH_AV_PAIRS_8B122: u32 = 268431610;
pub const CYREG_SFLASH_AV_PAIRS_8B123: u32 = 268431611;
pub const CYREG_SFLASH_AV_PAIRS_8B124: u32 = 268431612;
pub const CYREG_SFLASH_AV_PAIRS_8B125: u32 = 268431613;
pub const CYREG_SFLASH_AV_PAIRS_8B126: u32 = 268431614;
pub const CYREG_SFLASH_AV_PAIRS_8B127: u32 = 268431615;
pub const CYREG_SFLASH_AV_PAIRS_32B00: u32 = 268431616;
pub const CYFLD_SFLASH_DATA32__OFFSET: u32 = 0;
pub const CYFLD_SFLASH_DATA32__SIZE: u32 = 32;
pub const CYREG_SFLASH_AV_PAIRS_32B01: u32 = 268431620;
pub const CYREG_SFLASH_AV_PAIRS_32B02: u32 = 268431624;
pub const CYREG_SFLASH_AV_PAIRS_32B03: u32 = 268431628;
pub const CYREG_SFLASH_AV_PAIRS_32B04: u32 = 268431632;
pub const CYREG_SFLASH_AV_PAIRS_32B05: u32 = 268431636;
pub const CYREG_SFLASH_AV_PAIRS_32B06: u32 = 268431640;
pub const CYREG_SFLASH_AV_PAIRS_32B07: u32 = 268431644;
pub const CYREG_SFLASH_AV_PAIRS_32B08: u32 = 268431648;
pub const CYREG_SFLASH_AV_PAIRS_32B09: u32 = 268431652;
pub const CYREG_SFLASH_AV_PAIRS_32B10: u32 = 268431656;
pub const CYREG_SFLASH_AV_PAIRS_32B11: u32 = 268431660;
pub const CYREG_SFLASH_AV_PAIRS_32B12: u32 = 268431664;
pub const CYREG_SFLASH_AV_PAIRS_32B13: u32 = 268431668;
pub const CYREG_SFLASH_AV_PAIRS_32B14: u32 = 268431672;
pub const CYREG_SFLASH_AV_PAIRS_32B15: u32 = 268431676;
pub const CYREG_SFLASH_CPUSS_WOUNDING: u32 = 268431680;
pub const CYREG_SFLASH_SILICON_ID: u32 = 268431684;
pub const CYFLD_SFLASH_ID__OFFSET: u32 = 0;
pub const CYFLD_SFLASH_ID__SIZE: u32 = 16;
pub const CYREG_SFLASH_CPUSS_PRIV_RAM: u32 = 268431688;
pub const CYREG_SFLASH_CPUSS_PRIV_FLASH: u32 = 268431692;
pub const CYREG_SFLASH_HIB_KEY_DELAY: u32 = 268431696;
pub const CYFLD_SFLASH_WAKEUP_HOLDOFF__OFFSET: u32 = 0;
pub const CYFLD_SFLASH_WAKEUP_HOLDOFF__SIZE: u32 = 10;
pub const CYREG_SFLASH_DPSLP_KEY_DELAY: u32 = 268431698;
pub const CYREG_SFLASH_SWD_CONFIG: u32 = 268431700;
pub const CYFLD_SFLASH_SWD_SELECT__OFFSET: u32 = 0;
pub const CYFLD_SFLASH_SWD_SELECT__SIZE: u32 = 1;
pub const CYREG_SFLASH_SWD_LISTEN: u32 = 268431704;
pub const CYFLD_SFLASH_CYCLES__OFFSET: u32 = 0;
pub const CYFLD_SFLASH_CYCLES__SIZE: u32 = 32;
pub const CYREG_SFLASH_FLASH_START: u32 = 268431708;
pub const CYFLD_SFLASH_ADDRESS__OFFSET: u32 = 0;
pub const CYFLD_SFLASH_ADDRESS__SIZE: u32 = 32;
pub const CYREG_SFLASH_CSD_TRIM1_HVIDAC: u32 = 268431712;
pub const CYFLD_SFLASH_TRIM8__OFFSET: u32 = 0;
pub const CYFLD_SFLASH_TRIM8__SIZE: u32 = 8;
pub const CYREG_SFLASH_CSD_TRIM2_HVIDAC: u32 = 268431713;
pub const CYREG_SFLASH_CSD_TRIM1_CSD: u32 = 268431714;
pub const CYREG_SFLASH_CSD_TRIM2_CSD: u32 = 268431715;
pub const CYREG_SFLASH_SAR_TEMP_MULTIPLIER: u32 = 268431716;
pub const CYFLD_SFLASH_TEMP_MULTIPLIER__OFFSET: u32 = 0;
pub const CYFLD_SFLASH_TEMP_MULTIPLIER__SIZE: u32 = 16;
pub const CYREG_SFLASH_SAR_TEMP_OFFSET: u32 = 268431718;
pub const CYFLD_SFLASH_TEMP_OFFSET__OFFSET: u32 = 0;
pub const CYFLD_SFLASH_TEMP_OFFSET__SIZE: u32 = 16;
pub const CYREG_SFLASH_SKIP_CHECKSUM: u32 = 268431721;
pub const CYFLD_SFLASH_SKIP__OFFSET: u32 = 0;
pub const CYFLD_SFLASH_SKIP__SIZE: u32 = 8;
pub const CYREG_SFLASH_PROT_VIRGINKEY0: u32 = 268431728;
pub const CYFLD_SFLASH_KEY8__OFFSET: u32 = 0;
pub const CYFLD_SFLASH_KEY8__SIZE: u32 = 8;
pub const CYREG_SFLASH_PROT_VIRGINKEY1: u32 = 268431729;
pub const CYREG_SFLASH_PROT_VIRGINKEY2: u32 = 268431730;
pub const CYREG_SFLASH_PROT_VIRGINKEY3: u32 = 268431731;
pub const CYREG_SFLASH_PROT_VIRGINKEY4: u32 = 268431732;
pub const CYREG_SFLASH_PROT_VIRGINKEY5: u32 = 268431733;
pub const CYREG_SFLASH_PROT_VIRGINKEY6: u32 = 268431734;
pub const CYREG_SFLASH_PROT_VIRGINKEY7: u32 = 268431735;
pub const CYREG_SFLASH_DIE_LOT0: u32 = 268431736;
pub const CYFLD_SFLASH_LOT__OFFSET: u32 = 0;
pub const CYFLD_SFLASH_LOT__SIZE: u32 = 8;
pub const CYREG_SFLASH_DIE_LOT1: u32 = 268431737;
pub const CYREG_SFLASH_DIE_LOT2: u32 = 268431738;
pub const CYREG_SFLASH_DIE_WAFER: u32 = 268431739;
pub const CYFLD_SFLASH_WAFER__OFFSET: u32 = 0;
pub const CYFLD_SFLASH_WAFER__SIZE: u32 = 8;
pub const CYREG_SFLASH_DIE_X: u32 = 268431740;
pub const CYFLD_SFLASH_X__OFFSET: u32 = 0;
pub const CYFLD_SFLASH_X__SIZE: u32 = 6;
pub const CYFLD_SFLASH_CRI_PASS__OFFSET: u32 = 6;
pub const CYFLD_SFLASH_CRI_PASS__SIZE: u32 = 2;
pub const CYREG_SFLASH_DIE_Y: u32 = 268431741;
pub const CYFLD_SFLASH_Y__OFFSET: u32 = 0;
pub const CYFLD_SFLASH_Y__SIZE: u32 = 6;
pub const CYFLD_SFLASH_CHI_PASS__OFFSET: u32 = 6;
pub const CYFLD_SFLASH_CHI_PASS__SIZE: u32 = 2;
pub const CYREG_SFLASH_DIE_SORT: u32 = 268431742;
pub const CYFLD_SFLASH_S1_PASS__OFFSET: u32 = 0;
pub const CYFLD_SFLASH_S1_PASS__SIZE: u32 = 2;
pub const CYFLD_SFLASH_S2_PASS__OFFSET: u32 = 2;
pub const CYFLD_SFLASH_S2_PASS__SIZE: u32 = 2;
pub const CYFLD_SFLASH_S3_PASS__OFFSET: u32 = 4;
pub const CYFLD_SFLASH_S3_PASS__SIZE: u32 = 2;
pub const CYREG_SFLASH_DIE_MINOR: u32 = 268431743;
pub const CYFLD_SFLASH_MINOR__OFFSET: u32 = 0;
pub const CYFLD_SFLASH_MINOR__SIZE: u32 = 8;
pub const CYREG_SFLASH_PE_TE_DATA00: u32 = 268431744;
pub const CYREG_SFLASH_PE_TE_DATA01: u32 = 268431745;
pub const CYREG_SFLASH_PE_TE_DATA02: u32 = 268431746;
pub const CYREG_SFLASH_PE_TE_DATA03: u32 = 268431747;
pub const CYREG_SFLASH_PE_TE_DATA04: u32 = 268431748;
pub const CYREG_SFLASH_PE_TE_DATA05: u32 = 268431749;
pub const CYREG_SFLASH_PE_TE_DATA06: u32 = 268431750;
pub const CYREG_SFLASH_PE_TE_DATA07: u32 = 268431751;
pub const CYREG_SFLASH_PE_TE_DATA08: u32 = 268431752;
pub const CYREG_SFLASH_PE_TE_DATA09: u32 = 268431753;
pub const CYREG_SFLASH_PE_TE_DATA10: u32 = 268431754;
pub const CYREG_SFLASH_PE_TE_DATA11: u32 = 268431755;
pub const CYREG_SFLASH_PE_TE_DATA12: u32 = 268431756;
pub const CYREG_SFLASH_PE_TE_DATA13: u32 = 268431757;
pub const CYREG_SFLASH_PE_TE_DATA14: u32 = 268431758;
pub const CYREG_SFLASH_PE_TE_DATA15: u32 = 268431759;
pub const CYREG_SFLASH_PE_TE_DATA16: u32 = 268431760;
pub const CYREG_SFLASH_PE_TE_DATA17: u32 = 268431761;
pub const CYREG_SFLASH_PE_TE_DATA18: u32 = 268431762;
pub const CYREG_SFLASH_PE_TE_DATA19: u32 = 268431763;
pub const CYREG_SFLASH_PE_TE_DATA20: u32 = 268431764;
pub const CYREG_SFLASH_PE_TE_DATA21: u32 = 268431765;
pub const CYREG_SFLASH_PE_TE_DATA22: u32 = 268431766;
pub const CYREG_SFLASH_PE_TE_DATA23: u32 = 268431767;
pub const CYREG_SFLASH_PE_TE_DATA24: u32 = 268431768;
pub const CYREG_SFLASH_PE_TE_DATA25: u32 = 268431769;
pub const CYREG_SFLASH_PE_TE_DATA26: u32 = 268431770;
pub const CYREG_SFLASH_PE_TE_DATA27: u32 = 268431771;
pub const CYREG_SFLASH_PE_TE_DATA28: u32 = 268431772;
pub const CYREG_SFLASH_PE_TE_DATA29: u32 = 268431773;
pub const CYREG_SFLASH_PE_TE_DATA30: u32 = 268431774;
pub const CYREG_SFLASH_PE_TE_DATA31: u32 = 268431775;
pub const CYREG_SFLASH_PP: u32 = 268431776;
pub const CYFLD_SFLASH_PERIOD__OFFSET: u32 = 0;
pub const CYFLD_SFLASH_PERIOD__SIZE: u32 = 24;
pub const CYFLD_SFLASH_PDAC__OFFSET: u32 = 24;
pub const CYFLD_SFLASH_PDAC__SIZE: u32 = 4;
pub const CYFLD_SFLASH_NDAC__OFFSET: u32 = 28;
pub const CYFLD_SFLASH_NDAC__SIZE: u32 = 4;
pub const CYREG_SFLASH_E: u32 = 268431780;
pub const CYREG_SFLASH_P: u32 = 268431784;
pub const CYREG_SFLASH_EA_E: u32 = 268431788;
pub const CYREG_SFLASH_EA_P: u32 = 268431792;
pub const CYREG_SFLASH_ES_E: u32 = 268431796;
pub const CYREG_SFLASH_ES_P_EO: u32 = 268431800;
pub const CYREG_SFLASH_E_VCTAT: u32 = 268431804;
pub const CYFLD_SFLASH_VCTAT_SLOPE__OFFSET: u32 = 0;
pub const CYFLD_SFLASH_VCTAT_SLOPE__SIZE: u32 = 4;
pub const CYFLD_SFLASH_VCTAT_VOLTAGE__OFFSET: u32 = 4;
pub const CYFLD_SFLASH_VCTAT_VOLTAGE__SIZE: u32 = 2;
pub const CYFLD_SFLASH_VCTAT_ENABLE__OFFSET: u32 = 6;
pub const CYFLD_SFLASH_VCTAT_ENABLE__SIZE: u32 = 1;
pub const CYREG_SFLASH_P_VCTAT: u32 = 268431805;
pub const CYREG_SFLASH_MARGIN: u32 = 268431806;
pub const CYFLD_SFLASH_MDAC__OFFSET: u32 = 0;
pub const CYFLD_SFLASH_MDAC__SIZE: u32 = 8;
pub const CYREG_SFLASH_SPCIF_TRIM1: u32 = 268431807;
pub const CYFLD_SFLASH_BDAC__OFFSET: u32 = 0;
pub const CYFLD_SFLASH_BDAC__SIZE: u32 = 4;
pub const CYREG_SFLASH_IMO_MAXF0: u32 = 268431808;
pub const CYFLD_SFLASH_MAXFREQ__OFFSET: u32 = 0;
pub const CYFLD_SFLASH_MAXFREQ__SIZE: u32 = 6;
pub const CYREG_SFLASH_IMO_ABS0: u32 = 268431809;
pub const CYFLD_SFLASH_ABS_TRIM_IMO__OFFSET: u32 = 0;
pub const CYFLD_SFLASH_ABS_TRIM_IMO__SIZE: u32 = 6;
pub const CYREG_SFLASH_IMO_TMPCO0: u32 = 268431810;
pub const CYFLD_SFLASH_TMPCO_TRIM_IMO__OFFSET: u32 = 0;
pub const CYFLD_SFLASH_TMPCO_TRIM_IMO__SIZE: u32 = 6;
pub const CYREG_SFLASH_IMO_MAXF1: u32 = 268431811;
pub const CYREG_SFLASH_IMO_ABS1: u32 = 268431812;
pub const CYREG_SFLASH_IMO_TMPCO1: u32 = 268431813;
pub const CYREG_SFLASH_IMO_MAXF2: u32 = 268431814;
pub const CYREG_SFLASH_IMO_ABS2: u32 = 268431815;
pub const CYREG_SFLASH_IMO_TMPCO2: u32 = 268431816;
pub const CYREG_SFLASH_IMO_MAXF3: u32 = 268431817;
pub const CYREG_SFLASH_IMO_ABS3: u32 = 268431818;
pub const CYREG_SFLASH_IMO_TMPCO3: u32 = 268431819;
pub const CYREG_SFLASH_IMO_ABS4: u32 = 268431820;
pub const CYREG_SFLASH_IMO_TMPCO4: u32 = 268431821;
pub const CYREG_SFLASH_IMO_TRIM00: u32 = 268431824;
pub const CYFLD_SFLASH_OFFSET__OFFSET: u32 = 0;
pub const CYFLD_SFLASH_OFFSET__SIZE: u32 = 8;
pub const CYREG_SFLASH_IMO_TRIM01: u32 = 268431825;
pub const CYREG_SFLASH_IMO_TRIM02: u32 = 268431826;
pub const CYREG_SFLASH_IMO_TRIM03: u32 = 268431827;
pub const CYREG_SFLASH_IMO_TRIM04: u32 = 268431828;
pub const CYREG_SFLASH_IMO_TRIM05: u32 = 268431829;
pub const CYREG_SFLASH_IMO_TRIM06: u32 = 268431830;
pub const CYREG_SFLASH_IMO_TRIM07: u32 = 268431831;
pub const CYREG_SFLASH_IMO_TRIM08: u32 = 268431832;
pub const CYREG_SFLASH_IMO_TRIM09: u32 = 268431833;
pub const CYREG_SFLASH_IMO_TRIM10: u32 = 268431834;
pub const CYREG_SFLASH_IMO_TRIM11: u32 = 268431835;
pub const CYREG_SFLASH_IMO_TRIM12: u32 = 268431836;
pub const CYREG_SFLASH_IMO_TRIM13: u32 = 268431837;
pub const CYREG_SFLASH_IMO_TRIM14: u32 = 268431838;
pub const CYREG_SFLASH_IMO_TRIM15: u32 = 268431839;
pub const CYREG_SFLASH_IMO_TRIM16: u32 = 268431840;
pub const CYREG_SFLASH_IMO_TRIM17: u32 = 268431841;
pub const CYREG_SFLASH_IMO_TRIM18: u32 = 268431842;
pub const CYREG_SFLASH_IMO_TRIM19: u32 = 268431843;
pub const CYREG_SFLASH_IMO_TRIM20: u32 = 268431844;
pub const CYREG_SFLASH_IMO_TRIM21: u32 = 268431845;
pub const CYREG_SFLASH_IMO_TRIM22: u32 = 268431846;
pub const CYREG_SFLASH_IMO_TRIM23: u32 = 268431847;
pub const CYREG_SFLASH_IMO_TRIM24: u32 = 268431848;
pub const CYREG_SFLASH_IMO_TRIM25: u32 = 268431849;
pub const CYREG_SFLASH_IMO_TRIM26: u32 = 268431850;
pub const CYREG_SFLASH_IMO_TRIM27: u32 = 268431851;
pub const CYREG_SFLASH_IMO_TRIM28: u32 = 268431852;
pub const CYREG_SFLASH_IMO_TRIM29: u32 = 268431853;
pub const CYREG_SFLASH_IMO_TRIM30: u32 = 268431854;
pub const CYREG_SFLASH_IMO_TRIM31: u32 = 268431855;
pub const CYREG_SFLASH_IMO_TRIM32: u32 = 268431856;
pub const CYREG_SFLASH_IMO_TRIM33: u32 = 268431857;
pub const CYREG_SFLASH_IMO_TRIM34: u32 = 268431858;
pub const CYREG_SFLASH_IMO_TRIM35: u32 = 268431859;
pub const CYREG_SFLASH_IMO_TRIM36: u32 = 268431860;
pub const CYREG_SFLASH_IMO_TRIM37: u32 = 268431861;
pub const CYREG_SFLASH_IMO_TRIM38: u32 = 268431862;
pub const CYREG_SFLASH_IMO_TRIM39: u32 = 268431863;
pub const CYREG_SFLASH_IMO_TRIM40: u32 = 268431864;
pub const CYREG_SFLASH_IMO_TRIM41: u32 = 268431865;
pub const CYREG_SFLASH_IMO_TRIM42: u32 = 268431866;
pub const CYREG_SFLASH_IMO_TRIM43: u32 = 268431867;
pub const CYREG_SFLASH_IMO_TRIM44: u32 = 268431868;
pub const CYREG_SFLASH_IMO_TRIM45: u32 = 268431869;
pub const CYREG_SFLASH_CHECKSUM: u32 = 268431870;
pub const CYFLD_SFLASH_CHECKSUM__OFFSET: u32 = 0;
pub const CYFLD_SFLASH_CHECKSUM__SIZE: u32 = 16;
pub const CYDEV_SROM_BASE: u32 = 268435456;
pub const CYDEV_SROM_SIZE: u32 = 4096;
pub const CYREG_SROM_DATA_MBASE: u32 = 268435456;
pub const CYREG_SROM_DATA_MSIZE: u32 = 4096;
pub const CYDEV_SRAM_BASE: u32 = 536870912;
pub const CYDEV_SRAM_SIZE: u32 = 4096;
pub const CYREG_SRAM_DATA_MBASE: u32 = 536870912;
pub const CYREG_SRAM_DATA_MSIZE: u32 = 4096;
pub const CYDEV_CPUSS_BASE: u32 = 1073741824;
pub const CYDEV_CPUSS_SIZE: u32 = 65536;
pub const CYREG_CPUSS_CONFIG: u32 = 1073741824;
pub const CYFLD_CPUSS_VECS_IN_RAM__OFFSET: u32 = 0;
pub const CYFLD_CPUSS_VECS_IN_RAM__SIZE: u32 = 1;
pub const CYFLD_CPUSS_FLSH_ACC_BYPASS__OFFSET: u32 = 1;
pub const CYFLD_CPUSS_FLSH_ACC_BYPASS__SIZE: u32 = 1;
pub const CYREG_CPUSS_SYSREQ: u32 = 1073741828;
pub const CYFLD_CPUSS_COMMAND__OFFSET: u32 = 0;
pub const CYFLD_CPUSS_COMMAND__SIZE: u32 = 16;
pub const CYFLD_CPUSS_NO_RST_OVR__OFFSET: u32 = 27;
pub const CYFLD_CPUSS_NO_RST_OVR__SIZE: u32 = 1;
pub const CYFLD_CPUSS_PRIVILEGED__OFFSET: u32 = 28;
pub const CYFLD_CPUSS_PRIVILEGED__SIZE: u32 = 1;
pub const CYFLD_CPUSS_ROM_ACCESS_EN__OFFSET: u32 = 29;
pub const CYFLD_CPUSS_ROM_ACCESS_EN__SIZE: u32 = 1;
pub const CYFLD_CPUSS_HMASTER__OFFSET: u32 = 30;
pub const CYFLD_CPUSS_HMASTER__SIZE: u32 = 1;
pub const CYFLD_CPUSS_SYSREQ__OFFSET: u32 = 31;
pub const CYFLD_CPUSS_SYSREQ__SIZE: u32 = 1;
pub const CYREG_CPUSS_SYSARG: u32 = 1073741832;
pub const CYFLD_CPUSS_ARG32__OFFSET: u32 = 0;
pub const CYFLD_CPUSS_ARG32__SIZE: u32 = 32;
pub const CYREG_CPUSS_PROTECTION: u32 = 1073741836;
pub const CYFLD_CPUSS_PROT__OFFSET: u32 = 0;
pub const CYFLD_CPUSS_PROT__SIZE: u32 = 4;
pub const CYVAL_CPUSS_PROT_VIRGIN: u32 = 0;
pub const CYVAL_CPUSS_PROT_OPEN: u32 = 1;
pub const CYVAL_CPUSS_PROT_PROTECTED: u32 = 2;
pub const CYVAL_CPUSS_PROT_KILL: u32 = 4;
pub const CYVAL_CPUSS_PROT_BOOT: u32 = 8;
pub const CYFLD_CPUSS_PROT_LOCK__OFFSET: u32 = 31;
pub const CYFLD_CPUSS_PROT_LOCK__SIZE: u32 = 1;
pub const CYREG_CPUSS_PRIV_ROM: u32 = 1073741840;
pub const CYFLD_CPUSS_ROM_LIMIT__OFFSET: u32 = 0;
pub const CYFLD_CPUSS_ROM_LIMIT__SIZE: u32 = 8;
pub const CYREG_CPUSS_PRIV_RAM: u32 = 1073741844;
pub const CYFLD_CPUSS_RAM_LIMIT__OFFSET: u32 = 0;
pub const CYFLD_CPUSS_RAM_LIMIT__SIZE: u32 = 9;
pub const CYREG_CPUSS_PRIV_FLASH: u32 = 1073741848;
pub const CYFLD_CPUSS_FLASH_LIMIT__OFFSET: u32 = 0;
pub const CYFLD_CPUSS_FLASH_LIMIT__SIZE: u32 = 11;
pub const CYREG_CPUSS_WOUNDING: u32 = 1073741852;
pub const CYFLD_CPUSS_RAM_SIZE__OFFSET: u32 = 0;
pub const CYFLD_CPUSS_RAM_SIZE__SIZE: u32 = 9;
pub const CYFLD_CPUSS_RAM_WOUND__OFFSET: u32 = 16;
pub const CYFLD_CPUSS_RAM_WOUND__SIZE: u32 = 3;
pub const CYVAL_CPUSS_RAM_WOUND_FULL: u32 = 0;
pub const CYVAL_CPUSS_RAM_WOUND_DIV_BY_2: u32 = 1;
pub const CYVAL_CPUSS_RAM_WOUND_DIV_BY_4: u32 = 2;
pub const CYVAL_CPUSS_RAM_WOUND_DIV_BY_8: u32 = 3;
pub const CYVAL_CPUSS_RAM_WOUND_DIV_BY_16: u32 = 4;
pub const CYVAL_CPUSS_RAM_WOUND_DIV_BY_32: u32 = 5;
pub const CYVAL_CPUSS_RAM_WOUND_DIV_BY_64: u32 = 6;
pub const CYVAL_CPUSS_RAM_WOUND_DIV_BY_128: u32 = 7;
pub const CYFLD_CPUSS_FLASH_WOUND__OFFSET: u32 = 20;
pub const CYFLD_CPUSS_FLASH_WOUND__SIZE: u32 = 3;
pub const CYVAL_CPUSS_FLASH_WOUND_FULL: u32 = 0;
pub const CYVAL_CPUSS_FLASH_WOUND_DIV_BY_2: u32 = 1;
pub const CYVAL_CPUSS_FLASH_WOUND_DIV_BY_4: u32 = 2;
pub const CYVAL_CPUSS_FLASH_WOUND_DIV_BY_8: u32 = 3;
pub const CYVAL_CPUSS_FLASH_WOUND_DIV_BY_16: u32 = 4;
pub const CYVAL_CPUSS_FLASH_WOUND_DIV_BY_32: u32 = 5;
pub const CYVAL_CPUSS_FLASH_WOUND_DIV_BY_64: u32 = 6;
pub const CYVAL_CPUSS_FLASH_WOUND_DIV_BY_128: u32 = 7;
pub const CYREG_CPUSS_INTR_SELECT: u32 = 1073741856;
pub const CYFLD_CPUSS_SELECT32__OFFSET: u32 = 0;
pub const CYFLD_CPUSS_SELECT32__SIZE: u32 = 32;
pub const CYDEV_HSIOM_BASE: u32 = 1073807360;
pub const CYDEV_HSIOM_SIZE: u32 = 4096;
pub const CYREG_HSIOM_PORT_SEL0: u32 = 1073807360;
pub const CYFLD_HSIOM_SEL0__OFFSET: u32 = 0;
pub const CYFLD_HSIOM_SEL0__SIZE: u32 = 4;
pub const CYVAL_HSIOM_SEL0_GPIO: u32 = 0;
pub const CYVAL_HSIOM_SEL0_GPIO_DSI: u32 = 1;
pub const CYVAL_HSIOM_SEL0_DSI_DSI: u32 = 2;
pub const CYVAL_HSIOM_SEL0_DSI_GPIO: u32 = 3;
pub const CYVAL_HSIOM_SEL0_CSD_SENSE: u32 = 4;
pub const CYVAL_HSIOM_SEL0_CSD_SHIELD: u32 = 5;
pub const CYVAL_HSIOM_SEL0_AMUXA: u32 = 6;
pub const CYVAL_HSIOM_SEL0_AMUXB: u32 = 7;
pub const CYVAL_HSIOM_SEL0_ACT_0: u32 = 8;
pub const CYVAL_HSIOM_SEL0_ACT_1: u32 = 9;
pub const CYVAL_HSIOM_SEL0_ACT_2: u32 = 10;
pub const CYVAL_HSIOM_SEL0_ACT_3: u32 = 11;
pub const CYVAL_HSIOM_SEL0_LCD_COM: u32 = 12;
pub const CYVAL_HSIOM_SEL0_LCD_SEG: u32 = 13;
pub const CYVAL_HSIOM_SEL0_DPSLP_0: u32 = 14;
pub const CYVAL_HSIOM_SEL0_DPSLP_1: u32 = 15;
pub const CYVAL_HSIOM_SEL0_COMP1_INP: u32 = 0;
pub const CYVAL_HSIOM_SEL0_SCB0_SPI_SSEL1: u32 = 15;
pub const CYFLD_HSIOM_SEL1__OFFSET: u32 = 4;
pub const CYFLD_HSIOM_SEL1__SIZE: u32 = 4;
pub const CYVAL_HSIOM_SEL1_COMP1_INN: u32 = 0;
pub const CYVAL_HSIOM_SEL1_SCB0_SPI_SSEL2: u32 = 15;
pub const CYFLD_HSIOM_SEL2__OFFSET: u32 = 8;
pub const CYFLD_HSIOM_SEL2__SIZE: u32 = 4;
pub const CYVAL_HSIOM_SEL2_COMP2_INP: u32 = 0;
pub const CYVAL_HSIOM_SEL2_SCB0_SPI_SSEL3: u32 = 15;
pub const CYFLD_HSIOM_SEL3__OFFSET: u32 = 12;
pub const CYFLD_HSIOM_SEL3__SIZE: u32 = 4;
pub const CYVAL_HSIOM_SEL3_COMP2_INN: u32 = 0;
pub const CYFLD_HSIOM_SEL4__OFFSET: u32 = 16;
pub const CYFLD_HSIOM_SEL4__SIZE: u32 = 4;
pub const CYVAL_HSIOM_SEL4_SCB1_UART_RX: u32 = 9;
pub const CYVAL_HSIOM_SEL4_SCB1_I2C_SCL: u32 = 14;
pub const CYVAL_HSIOM_SEL4_SCB1_SPI_MOSI: u32 = 15;
pub const CYFLD_HSIOM_SEL5__OFFSET: u32 = 20;
pub const CYFLD_HSIOM_SEL5__SIZE: u32 = 4;
pub const CYVAL_HSIOM_SEL5_SCB1_UART_TX: u32 = 9;
pub const CYVAL_HSIOM_SEL5_SCB1_I2C_SDA: u32 = 14;
pub const CYVAL_HSIOM_SEL5_SCB1_SPI_MISO: u32 = 15;
pub const CYFLD_HSIOM_SEL6__OFFSET: u32 = 24;
pub const CYFLD_HSIOM_SEL6__SIZE: u32 = 4;
pub const CYVAL_HSIOM_SEL6_EXT_CLK: u32 = 8;
pub const CYVAL_HSIOM_SEL6_SCB1_SPI_CLK: u32 = 15;
pub const CYFLD_HSIOM_SEL7__OFFSET: u32 = 28;
pub const CYFLD_HSIOM_SEL7__SIZE: u32 = 4;
pub const CYVAL_HSIOM_SEL7_WAKEUP: u32 = 14;
pub const CYVAL_HSIOM_SEL7_SCB1_SPI_SSEL0: u32 = 15;
pub const CYREG_HSIOM_PORT_SEL1: u32 = 1073807364;
pub const CYREG_HSIOM_PORT_SEL2: u32 = 1073807368;
pub const CYREG_HSIOM_PORT_SEL3: u32 = 1073807372;
pub const CYREG_HSIOM_PORT_SEL4: u32 = 1073807376;
pub const CYDEV_CLK_BASE: u32 = 1073872896;
pub const CYDEV_CLK_SIZE: u32 = 65536;
pub const CYREG_CLK_DIVIDER_A00: u32 = 1073872896;
pub const CYFLD_CLK_DIVIDER_A__OFFSET: u32 = 0;
pub const CYFLD_CLK_DIVIDER_A__SIZE: u32 = 16;
pub const CYFLD_CLK_ENABLE_A__OFFSET: u32 = 31;
pub const CYFLD_CLK_ENABLE_A__SIZE: u32 = 1;
pub const CYREG_CLK_DIVIDER_A01: u32 = 1073872900;
pub const CYREG_CLK_DIVIDER_A02: u32 = 1073872904;
pub const CYREG_CLK_DIVIDER_B00: u32 = 1073872960;
pub const CYFLD_CLK_DIVIDER_B__OFFSET: u32 = 0;
pub const CYFLD_CLK_DIVIDER_B__SIZE: u32 = 16;
pub const CYFLD_CLK_CASCADE_A_B__OFFSET: u32 = 30;
pub const CYFLD_CLK_CASCADE_A_B__SIZE: u32 = 1;
pub const CYFLD_CLK_ENABLE_B__OFFSET: u32 = 31;
pub const CYFLD_CLK_ENABLE_B__SIZE: u32 = 1;
pub const CYREG_CLK_DIVIDER_B01: u32 = 1073872964;
pub const CYREG_CLK_DIVIDER_B02: u32 = 1073872968;
pub const CYREG_CLK_DIVIDER_C00: u32 = 1073873024;
pub const CYFLD_CLK_DIVIDER_C__OFFSET: u32 = 0;
pub const CYFLD_CLK_DIVIDER_C__SIZE: u32 = 16;
pub const CYFLD_CLK_CASCADE_B_C__OFFSET: u32 = 30;
pub const CYFLD_CLK_CASCADE_B_C__SIZE: u32 = 1;
pub const CYFLD_CLK_ENABLE_C__OFFSET: u32 = 31;
pub const CYFLD_CLK_ENABLE_C__SIZE: u32 = 1;
pub const CYREG_CLK_DIVIDER_C01: u32 = 1073873028;
pub const CYREG_CLK_DIVIDER_C02: u32 = 1073873032;
pub const CYREG_CLK_DIVIDER_FRAC_A00: u32 = 1073873152;
pub const CYFLD_CLK_FRAC_A__OFFSET: u32 = 16;
pub const CYFLD_CLK_FRAC_A__SIZE: u32 = 5;
pub const CYREG_CLK_DIVIDER_FRAC_B00: u32 = 1073873216;
pub const CYFLD_CLK_FRAC_B__OFFSET: u32 = 16;
pub const CYFLD_CLK_FRAC_B__SIZE: u32 = 5;
pub const CYREG_CLK_DIVIDER_FRAC_C00: u32 = 1073873280;
pub const CYFLD_CLK_FRAC_C__OFFSET: u32 = 16;
pub const CYFLD_CLK_FRAC_C__SIZE: u32 = 5;
pub const CYREG_CLK_SELECT00: u32 = 1073873408;
pub const CYFLD_CLK_DIVIDER_N__OFFSET: u32 = 0;
pub const CYFLD_CLK_DIVIDER_N__SIZE: u32 = 4;
pub const CYFLD_CLK_DIVIDER_ABC__OFFSET: u32 = 4;
pub const CYFLD_CLK_DIVIDER_ABC__SIZE: u32 = 2;
pub const CYVAL_CLK_DIVIDER_ABC_OFF: u32 = 0;
pub const CYVAL_CLK_DIVIDER_ABC_A: u32 = 1;
pub const CYVAL_CLK_DIVIDER_ABC_B: u32 = 2;
pub const CYVAL_CLK_DIVIDER_ABC_C: u32 = 3;
pub const CYREG_CLK_SELECT01: u32 = 1073873412;
pub const CYREG_CLK_SELECT02: u32 = 1073873416;
pub const CYREG_CLK_SELECT03: u32 = 1073873420;
pub const CYREG_CLK_SELECT04: u32 = 1073873424;
pub const CYREG_CLK_SELECT05: u32 = 1073873428;
pub const CYREG_CLK_SELECT06: u32 = 1073873432;
pub const CYREG_CLK_SELECT07: u32 = 1073873436;
pub const CYREG_CLK_SELECT08: u32 = 1073873440;
pub const CYREG_CLK_SELECT09: u32 = 1073873444;
pub const CYREG_CLK_SELECT10: u32 = 1073873448;
pub const CYREG_CLK_SELECT11: u32 = 1073873452;
pub const CYREG_CLK_SELECT12: u32 = 1073873456;
pub const CYREG_CLK_SELECT13: u32 = 1073873460;
pub const CYREG_CLK_SELECT14: u32 = 1073873464;
pub const CYREG_CLK_SELECT15: u32 = 1073873468;
pub const CYDEV_TST_BASE: u32 = 1073938432;
pub const CYDEV_TST_SIZE: u32 = 65536;
pub const CYREG_TST_CTRL: u32 = 1073938432;
pub const CYFLD_TST_DAP_NO_ACCESS__OFFSET: u32 = 0;
pub const CYFLD_TST_DAP_NO_ACCESS__SIZE: u32 = 1;
pub const CYFLD_TST_DAP_NO_DEBUG__OFFSET: u32 = 1;
pub const CYFLD_TST_DAP_NO_DEBUG__SIZE: u32 = 1;
pub const CYFLD_TST_SWD_CONNECTED__OFFSET: u32 = 2;
pub const CYFLD_TST_SWD_CONNECTED__SIZE: u32 = 1;
pub const CYFLD_TST_TEST_RESET_EN_N__OFFSET: u32 = 8;
pub const CYFLD_TST_TEST_RESET_EN_N__SIZE: u32 = 1;
pub const CYFLD_TST_TEST_SET_EN_N__OFFSET: u32 = 9;
pub const CYFLD_TST_TEST_SET_EN_N__SIZE: u32 = 1;
pub const CYFLD_TST_TEST_ICG_EN_N__OFFSET: u32 = 10;
pub const CYFLD_TST_TEST_ICG_EN_N__SIZE: u32 = 1;
pub const CYFLD_TST_TEST_OCC0_1_EN_N__OFFSET: u32 = 11;
pub const CYFLD_TST_TEST_OCC0_1_EN_N__SIZE: u32 = 1;
pub const CYFLD_TST_TEST_OCC0_2_EN_N__OFFSET: u32 = 12;
pub const CYFLD_TST_TEST_OCC0_2_EN_N__SIZE: u32 = 1;
pub const CYFLD_TST_TEST_SLPISOLATE_EN__OFFSET: u32 = 13;
pub const CYFLD_TST_TEST_SLPISOLATE_EN__SIZE: u32 = 1;
pub const CYFLD_TST_TEST_SYSISOLATE_EN__OFFSET: u32 = 14;
pub const CYFLD_TST_TEST_SYSISOLATE_EN__SIZE: u32 = 1;
pub const CYFLD_TST_TEST_SLPRETAIN_EN__OFFSET: u32 = 15;
pub const CYFLD_TST_TEST_SLPRETAIN_EN__SIZE: u32 = 1;
pub const CYFLD_TST_TEST_SYSRETAIN_EN__OFFSET: u32 = 16;
pub const CYFLD_TST_TEST_SYSRETAIN_EN__SIZE: u32 = 1;
pub const CYFLD_TST_TEST_SPARE1_EN__OFFSET: u32 = 17;
pub const CYFLD_TST_TEST_SPARE1_EN__SIZE: u32 = 1;
pub const CYFLD_TST_TEST_SPARE2_EN__OFFSET: u32 = 18;
pub const CYFLD_TST_TEST_SPARE2_EN__SIZE: u32 = 1;
pub const CYFLD_TST_SCAN_OCC_OBSERVE__OFFSET: u32 = 24;
pub const CYFLD_TST_SCAN_OCC_OBSERVE__SIZE: u32 = 1;
pub const CYFLD_TST_SCAN_TRF1__OFFSET: u32 = 25;
pub const CYFLD_TST_SCAN_TRF1__SIZE: u32 = 1;
pub const CYFLD_TST_SCAN_TRF__OFFSET: u32 = 26;
pub const CYFLD_TST_SCAN_TRF__SIZE: u32 = 1;
pub const CYFLD_TST_SCAN_IDDQ__OFFSET: u32 = 27;
pub const CYFLD_TST_SCAN_IDDQ__SIZE: u32 = 1;
pub const CYFLD_TST_SCAN_COMPRESS__OFFSET: u32 = 28;
pub const CYFLD_TST_SCAN_COMPRESS__SIZE: u32 = 1;
pub const CYFLD_TST_SCAN_MODE__OFFSET: u32 = 29;
pub const CYFLD_TST_SCAN_MODE__SIZE: u32 = 1;
pub const CYFLD_TST_PTM_MODE_EN__OFFSET: u32 = 30;
pub const CYFLD_TST_PTM_MODE_EN__SIZE: u32 = 1;
pub const CYREG_TST_ADFT_CTRL: u32 = 1073938436;
pub const CYFLD_TST_ENABLE__OFFSET: u32 = 31;
pub const CYFLD_TST_ENABLE__SIZE: u32 = 1;
pub const CYREG_TST_DDFT_CTRL: u32 = 1073938440;
pub const CYFLD_TST_DFT_SEL1__OFFSET: u32 = 0;
pub const CYFLD_TST_DFT_SEL1__SIZE: u32 = 6;
pub const CYVAL_TST_DFT_SEL1_VSS: u32 = 0;
pub const CYVAL_TST_DFT_SEL1_CLK1: u32 = 1;
pub const CYVAL_TST_DFT_SEL1_CLK2: u32 = 2;
pub const CYVAL_TST_DFT_SEL1_PWR1: u32 = 3;
pub const CYVAL_TST_DFT_SEL1_PWR2: u32 = 4;
pub const CYVAL_TST_DFT_SEL1_VMON: u32 = 5;
pub const CYVAL_TST_DFT_SEL1_TSS_VDDA_OK: u32 = 6;
pub const CYVAL_TST_DFT_SEL1_ADFT_TRIP1: u32 = 7;
pub const CYVAL_TST_DFT_SEL1_ADFT_TRIP2: u32 = 8;
pub const CYVAL_TST_DFT_SEL1_TSS1: u32 = 9;
pub const CYVAL_TST_DFT_SEL1_TSS2: u32 = 10;
pub const CYVAL_TST_DFT_SEL1_TSS3: u32 = 11;
pub const CYVAL_TST_DFT_SEL1_TSS4: u32 = 12;
pub const CYVAL_TST_DFT_SEL1_I2CS_CLK_I2CS: u32 = 13;
pub const CYVAL_TST_DFT_SEL1_I2CS_SDAIN_SI: u32 = 14;
pub const CYFLD_TST_DFT_SEL2__OFFSET: u32 = 8;
pub const CYFLD_TST_DFT_SEL2__SIZE: u32 = 6;
pub const CYVAL_TST_DFT_SEL2_VSS: u32 = 0;
pub const CYVAL_TST_DFT_SEL2_CLK1: u32 = 1;
pub const CYVAL_TST_DFT_SEL2_CLK2: u32 = 2;
pub const CYVAL_TST_DFT_SEL2_PWR1: u32 = 3;
pub const CYVAL_TST_DFT_SEL2_PWR2: u32 = 4;
pub const CYVAL_TST_DFT_SEL2_VMON: u32 = 5;
pub const CYVAL_TST_DFT_SEL2_TSS_VDDA_OK: u32 = 6;
pub const CYVAL_TST_DFT_SEL2_ADFT_TRIP1: u32 = 7;
pub const CYVAL_TST_DFT_SEL2_ADFT_TRIP2: u32 = 8;
pub const CYVAL_TST_DFT_SEL2_TSS1: u32 = 9;
pub const CYVAL_TST_DFT_SEL2_TSS2: u32 = 10;
pub const CYVAL_TST_DFT_SEL2_TSS3: u32 = 11;
pub const CYVAL_TST_DFT_SEL2_TSS4: u32 = 12;
pub const CYVAL_TST_DFT_SEL2_I2CS_CLK_I2CS: u32 = 13;
pub const CYVAL_TST_DFT_SEL2_I2CS_SDAIN_SI: u32 = 14;
pub const CYFLD_TST_EDGE__OFFSET: u32 = 28;
pub const CYFLD_TST_EDGE__SIZE: u32 = 1;
pub const CYVAL_TST_EDGE_POSEDGE: u32 = 0;
pub const CYVAL_TST_EDGE_NEGEDGE: u32 = 1;
pub const CYFLD_TST_DIVIDE__OFFSET: u32 = 29;
pub const CYFLD_TST_DIVIDE__SIZE: u32 = 2;
pub const CYVAL_TST_DIVIDE_DIRECT: u32 = 0;
pub const CYVAL_TST_DIVIDE_DIV_BY_2: u32 = 1;
pub const CYVAL_TST_DIVIDE_DIV_BY_4: u32 = 2;
pub const CYVAL_TST_DIVIDE_DIV_BY_8: u32 = 3;
pub const CYREG_TST_MODE: u32 = 1073938452;
pub const CYFLD_TST_TEST_MODE__OFFSET: u32 = 31;
pub const CYFLD_TST_TEST_MODE__SIZE: u32 = 1;
pub const CYREG_TST_TRIM_CNTR1: u32 = 1073938456;
pub const CYFLD_TST_COUNTER__OFFSET: u32 = 0;
pub const CYFLD_TST_COUNTER__SIZE: u32 = 16;
pub const CYFLD_TST_COUNTER_DONE__OFFSET: u32 = 31;
pub const CYFLD_TST_COUNTER_DONE__SIZE: u32 = 1;
pub const CYREG_TST_TRIM_CNTR2: u32 = 1073938460;
pub const CYDEV_PRT0_BASE: u32 = 1074003968;
pub const CYDEV_PRT0_SIZE: u32 = 256;
pub const CYREG_PRT0_DR: u32 = 1074003968;
pub const CYFLD_PRT_DATAREG__OFFSET: u32 = 0;
pub const CYFLD_PRT_DATAREG__SIZE: u32 = 8;
pub const CYREG_PRT0_PS: u32 = 1074003972;
pub const CYFLD_PRT_PINSTATE__OFFSET: u32 = 0;
pub const CYFLD_PRT_PINSTATE__SIZE: u32 = 8;
pub const CYFLD_PRT_PINSTATE_FLT__OFFSET: u32 = 8;
pub const CYFLD_PRT_PINSTATE_FLT__SIZE: u32 = 1;
pub const CYREG_PRT0_PC: u32 = 1074003976;
pub const CYFLD_PRT_DM__OFFSET: u32 = 0;
pub const CYFLD_PRT_DM__SIZE: u32 = 24;
pub const CYVAL_PRT_DM_OFF: u32 = 0;
pub const CYVAL_PRT_DM_INPUT: u32 = 1;
pub const CYVAL_PRT_DM_0_PU: u32 = 2;
pub const CYVAL_PRT_DM_PD_1: u32 = 3;
pub const CYVAL_PRT_DM_0_Z: u32 = 4;
pub const CYVAL_PRT_DM_Z_1: u32 = 5;
pub const CYVAL_PRT_DM_0_1: u32 = 6;
pub const CYVAL_PRT_DM_PD_PU: u32 = 7;
pub const CYFLD_PRT_VTRIP_SEL__OFFSET: u32 = 24;
pub const CYFLD_PRT_VTRIP_SEL__SIZE: u32 = 1;
pub const CYFLD_PRT_SLOW__OFFSET: u32 = 25;
pub const CYFLD_PRT_SLOW__SIZE: u32 = 1;
pub const CYREG_PRT0_INTCFG: u32 = 1074003980;
pub const CYFLD_PRT_INTTYPE__OFFSET: u32 = 0;
pub const CYFLD_PRT_INTTYPE__SIZE: u32 = 16;
pub const CYVAL_PRT_INTTYPE_DISABLE: u32 = 0;
pub const CYVAL_PRT_INTTYPE_RISING: u32 = 1;
pub const CYVAL_PRT_INTTYPE_FALLING: u32 = 2;
pub const CYVAL_PRT_INTTYPE_BOTH: u32 = 3;
pub const CYFLD_PRT_INTTYPE_FLT__OFFSET: u32 = 16;
pub const CYFLD_PRT_INTTYPE_FLT__SIZE: u32 = 2;
pub const CYVAL_PRT_INTTYPE_FLT_DISABLE: u32 = 0;
pub const CYVAL_PRT_INTTYPE_FLT_RISING: u32 = 1;
pub const CYVAL_PRT_INTTYPE_FLT_FALLING: u32 = 2;
pub const CYVAL_PRT_INTTYPE_FLT_BOTH: u32 = 3;
pub const CYFLD_PRT_FLT_SELECT__OFFSET: u32 = 18;
pub const CYFLD_PRT_FLT_SELECT__SIZE: u32 = 3;
pub const CYREG_PRT0_INTSTAT: u32 = 1074003984;
pub const CYFLD_PRT_INTSTAT__OFFSET: u32 = 0;
pub const CYFLD_PRT_INTSTAT__SIZE: u32 = 8;
pub const CYFLD_PRT_INTSTAT_FLT__OFFSET: u32 = 8;
pub const CYFLD_PRT_INTSTAT_FLT__SIZE: u32 = 1;
pub const CYFLD_PRT_PS__OFFSET: u32 = 16;
pub const CYFLD_PRT_PS__SIZE: u32 = 8;
pub const CYFLD_PRT_PS_FLT__OFFSET: u32 = 24;
pub const CYFLD_PRT_PS_FLT__SIZE: u32 = 1;
pub const CYREG_PRT0_PC2: u32 = 1074003992;
pub const CYFLD_PRT_INP_DIS__OFFSET: u32 = 0;
pub const CYFLD_PRT_INP_DIS__SIZE: u32 = 8;
pub const CYDEV_PRT1_BASE: u32 = 1074004224;
pub const CYDEV_PRT1_SIZE: u32 = 256;
pub const CYREG_PRT1_DR: u32 = 1074004224;
pub const CYREG_PRT1_PS: u32 = 1074004228;
pub const CYREG_PRT1_PC: u32 = 1074004232;
pub const CYREG_PRT1_INTCFG: u32 = 1074004236;
pub const CYREG_PRT1_INTSTAT: u32 = 1074004240;
pub const CYREG_PRT1_PC2: u32 = 1074004248;
pub const CYDEV_PRT2_BASE: u32 = 1074004480;
pub const CYDEV_PRT2_SIZE: u32 = 256;
pub const CYREG_PRT2_DR: u32 = 1074004480;
pub const CYREG_PRT2_PS: u32 = 1074004484;
pub const CYREG_PRT2_PC: u32 = 1074004488;
pub const CYREG_PRT2_INTCFG: u32 = 1074004492;
pub const CYREG_PRT2_INTSTAT: u32 = 1074004496;
pub const CYREG_PRT2_PC2: u32 = 1074004504;
pub const CYDEV_PRT3_BASE: u32 = 1074004736;
pub const CYDEV_PRT3_SIZE: u32 = 256;
pub const CYREG_PRT3_DR: u32 = 1074004736;
pub const CYREG_PRT3_PS: u32 = 1074004740;
pub const CYREG_PRT3_PC: u32 = 1074004744;
pub const CYREG_PRT3_INTCFG: u32 = 1074004748;
pub const CYREG_PRT3_INTSTAT: u32 = 1074004752;
pub const CYREG_PRT3_PC2: u32 = 1074004760;
pub const CYDEV_PRT4_BASE: u32 = 1074004992;
pub const CYDEV_PRT4_SIZE: u32 = 256;
pub const CYREG_PRT4_DR: u32 = 1074004992;
pub const CYREG_PRT4_PS: u32 = 1074004996;
pub const CYREG_PRT4_PC: u32 = 1074005000;
pub const CYREG_PRT4_INTCFG: u32 = 1074005004;
pub const CYREG_PRT4_INTSTAT: u32 = 1074005008;
pub const CYREG_PRT4_PC2: u32 = 1074005016;
pub const CYDEV_TCPWM_BASE: u32 = 1074069504;
pub const CYDEV_TCPWM_SIZE: u32 = 4096;
pub const CYREG_TCPWM_CTRL: u32 = 1074069504;
pub const CYFLD_TCPWM_COUNTER_ENABLED__OFFSET: u32 = 0;
pub const CYFLD_TCPWM_COUNTER_ENABLED__SIZE: u32 = 8;
pub const CYREG_TCPWM_CMD: u32 = 1074069512;
pub const CYFLD_TCPWM_COUNTER_CAPTURE__OFFSET: u32 = 0;
pub const CYFLD_TCPWM_COUNTER_CAPTURE__SIZE: u32 = 8;
pub const CYFLD_TCPWM_COUNTER_RELOAD__OFFSET: u32 = 8;
pub const CYFLD_TCPWM_COUNTER_RELOAD__SIZE: u32 = 8;
pub const CYFLD_TCPWM_COUNTER_STOP__OFFSET: u32 = 16;
pub const CYFLD_TCPWM_COUNTER_STOP__SIZE: u32 = 8;
pub const CYFLD_TCPWM_COUNTER_START__OFFSET: u32 = 24;
pub const CYFLD_TCPWM_COUNTER_START__SIZE: u32 = 8;
pub const CYREG_TCPWM_INTR_CAUSE: u32 = 1074069516;
pub const CYFLD_TCPWM_COUNTER_INT__OFFSET: u32 = 0;
pub const CYFLD_TCPWM_COUNTER_INT__SIZE: u32 = 8;
pub const CYDEV_TCPWM_CNT0_BASE: u32 = 1074069760;
pub const CYDEV_TCPWM_CNT0_SIZE: u32 = 64;
pub const CYREG_TCPWM_CNT0_CTRL: u32 = 1074069760;
pub const CYFLD_TCPWM_CNT_AUTO_RELOAD_CC__OFFSET: u32 = 0;
pub const CYFLD_TCPWM_CNT_AUTO_RELOAD_CC__SIZE: u32 = 1;
pub const CYFLD_TCPWM_CNT_AUTO_RELOAD_PERIOD__OFFSET: u32 = 1;
pub const CYFLD_TCPWM_CNT_AUTO_RELOAD_PERIOD__SIZE: u32 = 1;
pub const CYFLD_TCPWM_CNT_PWM_SYNC_KILL__OFFSET: u32 = 2;
pub const CYFLD_TCPWM_CNT_PWM_SYNC_KILL__SIZE: u32 = 1;
pub const CYFLD_TCPWM_CNT_PWM_STOP_ON_KILL__OFFSET: u32 = 3;
pub const CYFLD_TCPWM_CNT_PWM_STOP_ON_KILL__SIZE: u32 = 1;
pub const CYFLD_TCPWM_CNT_GENERIC__OFFSET: u32 = 8;
pub const CYFLD_TCPWM_CNT_GENERIC__SIZE: u32 = 8;
pub const CYVAL_TCPWM_CNT_GENERIC_DIVBY1: u32 = 0;
pub const CYVAL_TCPWM_CNT_GENERIC_DIVBY2: u32 = 1;
pub const CYVAL_TCPWM_CNT_GENERIC_DIVBY4: u32 = 2;
pub const CYVAL_TCPWM_CNT_GENERIC_DIVBY8: u32 = 3;
pub const CYVAL_TCPWM_CNT_GENERIC_DIVBY16: u32 = 4;
pub const CYVAL_TCPWM_CNT_GENERIC_DIVBY32: u32 = 5;
pub const CYVAL_TCPWM_CNT_GENERIC_DIVBY64: u32 = 6;
pub const CYVAL_TCPWM_CNT_GENERIC_DIVBY128: u32 = 7;
pub const CYFLD_TCPWM_CNT_UP_DOWN_MODE__OFFSET: u32 = 16;
pub const CYFLD_TCPWM_CNT_UP_DOWN_MODE__SIZE: u32 = 2;
pub const CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_UP: u32 = 0;
pub const CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_DOWN: u32 = 1;
pub const CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_UPDN1: u32 = 2;
pub const CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_UPDN2: u32 = 3;
pub const CYFLD_TCPWM_CNT_ONE_SHOT__OFFSET: u32 = 18;
pub const CYFLD_TCPWM_CNT_ONE_SHOT__SIZE: u32 = 1;
pub const CYFLD_TCPWM_CNT_QUADRATURE_MODE__OFFSET: u32 = 20;
pub const CYFLD_TCPWM_CNT_QUADRATURE_MODE__SIZE: u32 = 2;
pub const CYVAL_TCPWM_CNT_QUADRATURE_MODE_X1: u32 = 0;
pub const CYVAL_TCPWM_CNT_QUADRATURE_MODE_X2: u32 = 1;
pub const CYVAL_TCPWM_CNT_QUADRATURE_MODE_X4: u32 = 2;
pub const CYVAL_TCPWM_CNT_QUADRATURE_MODE_INV_OUT: u32 = 1;
pub const CYVAL_TCPWM_CNT_QUADRATURE_MODE_INV_COMPL_OUT: u32 = 2;
pub const CYFLD_TCPWM_CNT_MODE__OFFSET: u32 = 24;
pub const CYFLD_TCPWM_CNT_MODE__SIZE: u32 = 3;
pub const CYVAL_TCPWM_CNT_MODE_TIMER: u32 = 0;
pub const CYVAL_TCPWM_CNT_MODE_CAPTURE: u32 = 2;
pub const CYVAL_TCPWM_CNT_MODE_QUAD: u32 = 3;
pub const CYVAL_TCPWM_CNT_MODE_PWM: u32 = 4;
pub const CYVAL_TCPWM_CNT_MODE_PWM_DT: u32 = 5;
pub const CYVAL_TCPWM_CNT_MODE_PWM_PR: u32 = 6;
pub const CYREG_TCPWM_CNT0_STATUS: u32 = 1074069764;
pub const CYFLD_TCPWM_CNT_DOWN__OFFSET: u32 = 0;
pub const CYFLD_TCPWM_CNT_DOWN__SIZE: u32 = 1;
pub const CYFLD_TCPWM_CNT_RUNNING__OFFSET: u32 = 31;
pub const CYFLD_TCPWM_CNT_RUNNING__SIZE: u32 = 1;
pub const CYREG_TCPWM_CNT0_COUNTER: u32 = 1074069768;
pub const CYFLD_TCPWM_CNT_COUNTER__OFFSET: u32 = 0;
pub const CYFLD_TCPWM_CNT_COUNTER__SIZE: u32 = 16;
pub const CYREG_TCPWM_CNT0_CC: u32 = 1074069772;
pub const CYFLD_TCPWM_CNT_CC__OFFSET: u32 = 0;
pub const CYFLD_TCPWM_CNT_CC__SIZE: u32 = 16;
pub const CYREG_TCPWM_CNT0_CC_BUFF: u32 = 1074069776;
pub const CYREG_TCPWM_CNT0_PERIOD: u32 = 1074069780;
pub const CYFLD_TCPWM_CNT_PERIOD__OFFSET: u32 = 0;
pub const CYFLD_TCPWM_CNT_PERIOD__SIZE: u32 = 16;
pub const CYREG_TCPWM_CNT0_PERIOD_BUFF: u32 = 1074069784;
pub const CYREG_TCPWM_CNT0_TR_CTRL0: u32 = 1074069792;
pub const CYFLD_TCPWM_CNT_CAPTURE_SEL__OFFSET: u32 = 0;
pub const CYFLD_TCPWM_CNT_CAPTURE_SEL__SIZE: u32 = 4;
pub const CYFLD_TCPWM_CNT_COUNT_SEL__OFFSET: u32 = 4;
pub const CYFLD_TCPWM_CNT_COUNT_SEL__SIZE: u32 = 4;
pub const CYFLD_TCPWM_CNT_RELOAD_SEL__OFFSET: u32 = 8;
pub const CYFLD_TCPWM_CNT_RELOAD_SEL__SIZE: u32 = 4;
pub const CYFLD_TCPWM_CNT_STOP_SEL__OFFSET: u32 = 12;
pub const CYFLD_TCPWM_CNT_STOP_SEL__SIZE: u32 = 4;
pub const CYFLD_TCPWM_CNT_START_SEL__OFFSET: u32 = 16;
pub const CYFLD_TCPWM_CNT_START_SEL__SIZE: u32 = 4;
pub const CYREG_TCPWM_CNT0_TR_CTRL1: u32 = 1074069796;
pub const CYFLD_TCPWM_CNT_CAPTURE_EDGE__OFFSET: u32 = 0;
pub const CYFLD_TCPWM_CNT_CAPTURE_EDGE__SIZE: u32 = 2;
pub const CYVAL_TCPWM_CNT_CAPTURE_EDGE_RISING_EDGE: u32 = 0;
pub const CYVAL_TCPWM_CNT_CAPTURE_EDGE_FALLING_EDGE: u32 = 1;
pub const CYVAL_TCPWM_CNT_CAPTURE_EDGE_BOTH_EDGES: u32 = 2;
pub const CYVAL_TCPWM_CNT_CAPTURE_EDGE_NO_EDGE_DET: u32 = 3;
pub const CYFLD_TCPWM_CNT_COUNT_EDGE__OFFSET: u32 = 2;
pub const CYFLD_TCPWM_CNT_COUNT_EDGE__SIZE: u32 = 2;
pub const CYVAL_TCPWM_CNT_COUNT_EDGE_RISING_EDGE: u32 = 0;
pub const CYVAL_TCPWM_CNT_COUNT_EDGE_FALLING_EDGE: u32 = 1;
pub const CYVAL_TCPWM_CNT_COUNT_EDGE_BOTH_EDGES: u32 = 2;
pub const CYVAL_TCPWM_CNT_COUNT_EDGE_NO_EDGE_DET: u32 = 3;
pub const CYFLD_TCPWM_CNT_RELOAD_EDGE__OFFSET: u32 = 4;
pub const CYFLD_TCPWM_CNT_RELOAD_EDGE__SIZE: u32 = 2;
pub const CYVAL_TCPWM_CNT_RELOAD_EDGE_RISING_EDGE: u32 = 0;
pub const CYVAL_TCPWM_CNT_RELOAD_EDGE_FALLING_EDGE: u32 = 1;
pub const CYVAL_TCPWM_CNT_RELOAD_EDGE_BOTH_EDGES: u32 = 2;
pub const CYVAL_TCPWM_CNT_RELOAD_EDGE_NO_EDGE_DET: u32 = 3;
pub const CYFLD_TCPWM_CNT_STOP_EDGE__OFFSET: u32 = 6;
pub const CYFLD_TCPWM_CNT_STOP_EDGE__SIZE: u32 = 2;
pub const CYVAL_TCPWM_CNT_STOP_EDGE_RISING_EDGE: u32 = 0;
pub const CYVAL_TCPWM_CNT_STOP_EDGE_FALLING_EDGE: u32 = 1;
pub const CYVAL_TCPWM_CNT_STOP_EDGE_BOTH_EDGES: u32 = 2;
pub const CYVAL_TCPWM_CNT_STOP_EDGE_NO_EDGE_DET: u32 = 3;
pub const CYFLD_TCPWM_CNT_START_EDGE__OFFSET: u32 = 8;
pub const CYFLD_TCPWM_CNT_START_EDGE__SIZE: u32 = 2;
pub const CYVAL_TCPWM_CNT_START_EDGE_RISING_EDGE: u32 = 0;
pub const CYVAL_TCPWM_CNT_START_EDGE_FALLING_EDGE: u32 = 1;
pub const CYVAL_TCPWM_CNT_START_EDGE_BOTH_EDGES: u32 = 2;
pub const CYVAL_TCPWM_CNT_START_EDGE_NO_EDGE_DET: u32 = 3;
pub const CYREG_TCPWM_CNT0_TR_CTRL2: u32 = 1074069800;
pub const CYFLD_TCPWM_CNT_CC_MATCH_MODE__OFFSET: u32 = 0;
pub const CYFLD_TCPWM_CNT_CC_MATCH_MODE__SIZE: u32 = 2;
pub const CYVAL_TCPWM_CNT_CC_MATCH_MODE_SET: u32 = 0;
pub const CYVAL_TCPWM_CNT_CC_MATCH_MODE_CLEAR: u32 = 1;
pub const CYVAL_TCPWM_CNT_CC_MATCH_MODE_INVERT: u32 = 2;
pub const CYVAL_TCPWM_CNT_CC_MATCH_MODE_NO_CHANGE: u32 = 3;
pub const CYFLD_TCPWM_CNT_OVERFLOW_MODE__OFFSET: u32 = 2;
pub const CYFLD_TCPWM_CNT_OVERFLOW_MODE__SIZE: u32 = 2;
pub const CYVAL_TCPWM_CNT_OVERFLOW_MODE_SET: u32 = 0;
pub const CYVAL_TCPWM_CNT_OVERFLOW_MODE_CLEAR: u32 = 1;
pub const CYVAL_TCPWM_CNT_OVERFLOW_MODE_INVERT: u32 = 2;
pub const CYVAL_TCPWM_CNT_OVERFLOW_MODE_NO_CHANGE: u32 = 3;
pub const CYFLD_TCPWM_CNT_UNDERFLOW_MODE__OFFSET: u32 = 4;
pub const CYFLD_TCPWM_CNT_UNDERFLOW_MODE__SIZE: u32 = 2;
pub const CYVAL_TCPWM_CNT_UNDERFLOW_MODE_SET: u32 = 0;
pub const CYVAL_TCPWM_CNT_UNDERFLOW_MODE_CLEAR: u32 = 1;
pub const CYVAL_TCPWM_CNT_UNDERFLOW_MODE_INVERT: u32 = 2;
pub const CYVAL_TCPWM_CNT_UNDERFLOW_MODE_NO_CHANGE: u32 = 3;
pub const CYREG_TCPWM_CNT0_INTR: u32 = 1074069808;
pub const CYFLD_TCPWM_CNT_TC__OFFSET: u32 = 0;
pub const CYFLD_TCPWM_CNT_TC__SIZE: u32 = 1;
pub const CYFLD_TCPWM_CNT_CC_MATCH__OFFSET: u32 = 1;
pub const CYFLD_TCPWM_CNT_CC_MATCH__SIZE: u32 = 1;
pub const CYREG_TCPWM_CNT0_INTR_SET: u32 = 1074069812;
pub const CYREG_TCPWM_CNT0_INTR_MASK: u32 = 1074069816;
pub const CYREG_TCPWM_CNT0_INTR_MASKED: u32 = 1074069820;
pub const CYDEV_TCPWM_CNT1_BASE: u32 = 1074069824;
pub const CYDEV_TCPWM_CNT1_SIZE: u32 = 64;
pub const CYREG_TCPWM_CNT1_CTRL: u32 = 1074069824;
pub const CYREG_TCPWM_CNT1_STATUS: u32 = 1074069828;
pub const CYREG_TCPWM_CNT1_COUNTER: u32 = 1074069832;
pub const CYREG_TCPWM_CNT1_CC: u32 = 1074069836;
pub const CYREG_TCPWM_CNT1_CC_BUFF: u32 = 1074069840;
pub const CYREG_TCPWM_CNT1_PERIOD: u32 = 1074069844;
pub const CYREG_TCPWM_CNT1_PERIOD_BUFF: u32 = 1074069848;
pub const CYREG_TCPWM_CNT1_TR_CTRL0: u32 = 1074069856;
pub const CYREG_TCPWM_CNT1_TR_CTRL1: u32 = 1074069860;
pub const CYREG_TCPWM_CNT1_TR_CTRL2: u32 = 1074069864;
pub const CYREG_TCPWM_CNT1_INTR: u32 = 1074069872;
pub const CYREG_TCPWM_CNT1_INTR_SET: u32 = 1074069876;
pub const CYREG_TCPWM_CNT1_INTR_MASK: u32 = 1074069880;
pub const CYREG_TCPWM_CNT1_INTR_MASKED: u32 = 1074069884;
pub const CYDEV_TCPWM_CNT2_BASE: u32 = 1074069888;
pub const CYDEV_TCPWM_CNT2_SIZE: u32 = 64;
pub const CYREG_TCPWM_CNT2_CTRL: u32 = 1074069888;
pub const CYREG_TCPWM_CNT2_STATUS: u32 = 1074069892;
pub const CYREG_TCPWM_CNT2_COUNTER: u32 = 1074069896;
pub const CYREG_TCPWM_CNT2_CC: u32 = 1074069900;
pub const CYREG_TCPWM_CNT2_CC_BUFF: u32 = 1074069904;
pub const CYREG_TCPWM_CNT2_PERIOD: u32 = 1074069908;
pub const CYREG_TCPWM_CNT2_PERIOD_BUFF: u32 = 1074069912;
pub const CYREG_TCPWM_CNT2_TR_CTRL0: u32 = 1074069920;
pub const CYREG_TCPWM_CNT2_TR_CTRL1: u32 = 1074069924;
pub const CYREG_TCPWM_CNT2_TR_CTRL2: u32 = 1074069928;
pub const CYREG_TCPWM_CNT2_INTR: u32 = 1074069936;
pub const CYREG_TCPWM_CNT2_INTR_SET: u32 = 1074069940;
pub const CYREG_TCPWM_CNT2_INTR_MASK: u32 = 1074069944;
pub const CYREG_TCPWM_CNT2_INTR_MASKED: u32 = 1074069948;
pub const CYDEV_TCPWM_CNT3_BASE: u32 = 1074069952;
pub const CYDEV_TCPWM_CNT3_SIZE: u32 = 64;
pub const CYREG_TCPWM_CNT3_CTRL: u32 = 1074069952;
pub const CYREG_TCPWM_CNT3_STATUS: u32 = 1074069956;
pub const CYREG_TCPWM_CNT3_COUNTER: u32 = 1074069960;
pub const CYREG_TCPWM_CNT3_CC: u32 = 1074069964;
pub const CYREG_TCPWM_CNT3_CC_BUFF: u32 = 1074069968;
pub const CYREG_TCPWM_CNT3_PERIOD: u32 = 1074069972;
pub const CYREG_TCPWM_CNT3_PERIOD_BUFF: u32 = 1074069976;
pub const CYREG_TCPWM_CNT3_TR_CTRL0: u32 = 1074069984;
pub const CYREG_TCPWM_CNT3_TR_CTRL1: u32 = 1074069988;
pub const CYREG_TCPWM_CNT3_TR_CTRL2: u32 = 1074069992;
pub const CYREG_TCPWM_CNT3_INTR: u32 = 1074070000;
pub const CYREG_TCPWM_CNT3_INTR_SET: u32 = 1074070004;
pub const CYREG_TCPWM_CNT3_INTR_MASK: u32 = 1074070008;
pub const CYREG_TCPWM_CNT3_INTR_MASKED: u32 = 1074070012;
pub const CYDEV_SCB0_BASE: u32 = 1074135040;
pub const CYDEV_SCB0_SIZE: u32 = 65536;
pub const CYREG_SCB0_CTRL: u32 = 1074135040;
pub const CYFLD_SCB_OVS__OFFSET: u32 = 0;
pub const CYFLD_SCB_OVS__SIZE: u32 = 4;
pub const CYFLD_SCB_EC_AM_MODE__OFFSET: u32 = 8;
pub const CYFLD_SCB_EC_AM_MODE__SIZE: u32 = 1;
pub const CYFLD_SCB_EC_OP_MODE__OFFSET: u32 = 9;
pub const CYFLD_SCB_EC_OP_MODE__SIZE: u32 = 1;
pub const CYFLD_SCB_EZ_MODE__OFFSET: u32 = 10;
pub const CYFLD_SCB_EZ_MODE__SIZE: u32 = 1;
pub const CYFLD_SCB_ADDR_ACCEPT__OFFSET: u32 = 16;
pub const CYFLD_SCB_ADDR_ACCEPT__SIZE: u32 = 1;
pub const CYFLD_SCB_BLOCK__OFFSET: u32 = 17;
pub const CYFLD_SCB_BLOCK__SIZE: u32 = 1;
pub const CYFLD_SCB_MODE__OFFSET: u32 = 24;
pub const CYFLD_SCB_MODE__SIZE: u32 = 2;
pub const CYVAL_SCB_MODE_I2C: u32 = 0;
pub const CYVAL_SCB_MODE_SPI: u32 = 1;
pub const CYVAL_SCB_MODE_UART: u32 = 2;
pub const CYFLD_SCB_ENABLED__OFFSET: u32 = 31;
pub const CYFLD_SCB_ENABLED__SIZE: u32 = 1;
pub const CYREG_SCB0_STATUS: u32 = 1074135044;
pub const CYFLD_SCB_EC_BUSY__OFFSET: u32 = 0;
pub const CYFLD_SCB_EC_BUSY__SIZE: u32 = 1;
pub const CYREG_SCB0_SPI_CTRL: u32 = 1074135072;
pub const CYFLD_SCB_CONTINUOUS__OFFSET: u32 = 0;
pub const CYFLD_SCB_CONTINUOUS__SIZE: u32 = 1;
pub const CYFLD_SCB_SELECT_PRECEDE__OFFSET: u32 = 1;
pub const CYFLD_SCB_SELECT_PRECEDE__SIZE: u32 = 1;
pub const CYFLD_SCB_CPHA__OFFSET: u32 = 2;
pub const CYFLD_SCB_CPHA__SIZE: u32 = 1;
pub const CYFLD_SCB_CPOL__OFFSET: u32 = 3;
pub const CYFLD_SCB_CPOL__SIZE: u32 = 1;
pub const CYFLD_SCB_LATE_MISO_SAMPLE__OFFSET: u32 = 4;
pub const CYFLD_SCB_LATE_MISO_SAMPLE__SIZE: u32 = 1;
pub const CYFLD_SCB_LOOPBACK__OFFSET: u32 = 16;
pub const CYFLD_SCB_LOOPBACK__SIZE: u32 = 1;
pub const CYFLD_SCB_SLAVE_SELECT__OFFSET: u32 = 26;
pub const CYFLD_SCB_SLAVE_SELECT__SIZE: u32 = 2;
pub const CYFLD_SCB_MASTER_MODE__OFFSET: u32 = 31;
pub const CYFLD_SCB_MASTER_MODE__SIZE: u32 = 1;
pub const CYREG_SCB0_SPI_STATUS: u32 = 1074135076;
pub const CYFLD_SCB_BUS_BUSY__OFFSET: u32 = 0;
pub const CYFLD_SCB_BUS_BUSY__SIZE: u32 = 1;
pub const CYFLD_SCB_EZ_ADDR__OFFSET: u32 = 8;
pub const CYFLD_SCB_EZ_ADDR__SIZE: u32 = 8;
pub const CYREG_SCB0_UART_CTRL: u32 = 1074135104;
pub const CYREG_SCB0_UART_TX_CTRL: u32 = 1074135108;
pub const CYFLD_SCB_STOP_BITS__OFFSET: u32 = 0;
pub const CYFLD_SCB_STOP_BITS__SIZE: u32 = 3;
pub const CYFLD_SCB_PARITY__OFFSET: u32 = 4;
pub const CYFLD_SCB_PARITY__SIZE: u32 = 1;
pub const CYFLD_SCB_PARITY_ENABLED__OFFSET: u32 = 5;
pub const CYFLD_SCB_PARITY_ENABLED__SIZE: u32 = 1;
pub const CYFLD_SCB_RETRY_ON_NACK__OFFSET: u32 = 8;
pub const CYFLD_SCB_RETRY_ON_NACK__SIZE: u32 = 1;
pub const CYREG_SCB0_UART_RX_CTRL: u32 = 1074135112;
pub const CYFLD_SCB_POLARITY__OFFSET: u32 = 6;
pub const CYFLD_SCB_POLARITY__SIZE: u32 = 1;
pub const CYFLD_SCB_DROP_ON_PARITY_ERROR__OFFSET: u32 = 8;
pub const CYFLD_SCB_DROP_ON_PARITY_ERROR__SIZE: u32 = 1;
pub const CYFLD_SCB_DROP_ON_FRAME_ERROR__OFFSET: u32 = 9;
pub const CYFLD_SCB_DROP_ON_FRAME_ERROR__SIZE: u32 = 1;
pub const CYFLD_SCB_MP_MODE__OFFSET: u32 = 10;
pub const CYFLD_SCB_MP_MODE__SIZE: u32 = 1;
pub const CYFLD_SCB_LIN_MODE__OFFSET: u32 = 12;
pub const CYFLD_SCB_LIN_MODE__SIZE: u32 = 1;
pub const CYFLD_SCB_SKIP_START__OFFSET: u32 = 13;
pub const CYFLD_SCB_SKIP_START__SIZE: u32 = 1;
pub const CYFLD_SCB_BREAK_WIDTH__OFFSET: u32 = 16;
pub const CYFLD_SCB_BREAK_WIDTH__SIZE: u32 = 4;
pub const CYREG_SCB0_UART_RX_STATUS: u32 = 1074135116;
pub const CYFLD_SCB_BR_COUNTER__OFFSET: u32 = 0;
pub const CYFLD_SCB_BR_COUNTER__SIZE: u32 = 12;
pub const CYREG_SCB0_I2C_CTRL: u32 = 1074135136;
pub const CYFLD_SCB_HIGH_PHASE_OVS__OFFSET: u32 = 0;
pub const CYFLD_SCB_HIGH_PHASE_OVS__SIZE: u32 = 4;
pub const CYFLD_SCB_LOW_PHASE_OVS__OFFSET: u32 = 4;
pub const CYFLD_SCB_LOW_PHASE_OVS__SIZE: u32 = 4;
pub const CYFLD_SCB_M_READY_DATA_ACK__OFFSET: u32 = 8;
pub const CYFLD_SCB_M_READY_DATA_ACK__SIZE: u32 = 1;
pub const CYFLD_SCB_M_NOT_READY_DATA_NACK__OFFSET: u32 = 9;
pub const CYFLD_SCB_M_NOT_READY_DATA_NACK__SIZE: u32 = 1;
pub const CYFLD_SCB_S_GENERAL_IGNORE__OFFSET: u32 = 11;
pub const CYFLD_SCB_S_GENERAL_IGNORE__SIZE: u32 = 1;
pub const CYFLD_SCB_S_READY_ADDR_ACK__OFFSET: u32 = 12;
pub const CYFLD_SCB_S_READY_ADDR_ACK__SIZE: u32 = 1;
pub const CYFLD_SCB_S_READY_DATA_ACK__OFFSET: u32 = 13;
pub const CYFLD_SCB_S_READY_DATA_ACK__SIZE: u32 = 1;
pub const CYFLD_SCB_S_NOT_READY_ADDR_NACK__OFFSET: u32 = 14;
pub const CYFLD_SCB_S_NOT_READY_ADDR_NACK__SIZE: u32 = 1;
pub const CYFLD_SCB_S_NOT_READY_DATA_NACK__OFFSET: u32 = 15;
pub const CYFLD_SCB_S_NOT_READY_DATA_NACK__SIZE: u32 = 1;
pub const CYFLD_SCB_SLAVE_MODE__OFFSET: u32 = 30;
pub const CYFLD_SCB_SLAVE_MODE__SIZE: u32 = 1;
pub const CYREG_SCB0_I2C_STATUS: u32 = 1074135140;
pub const CYFLD_SCB_S_READ__OFFSET: u32 = 4;
pub const CYFLD_SCB_S_READ__SIZE: u32 = 1;
pub const CYFLD_SCB_M_READ__OFFSET: u32 = 5;
pub const CYFLD_SCB_M_READ__SIZE: u32 = 1;
pub const CYREG_SCB0_I2C_M_CMD: u32 = 1074135144;
pub const CYFLD_SCB_M_START__OFFSET: u32 = 0;
pub const CYFLD_SCB_M_START__SIZE: u32 = 1;
pub const CYFLD_SCB_M_START_ON_IDLE__OFFSET: u32 = 1;
pub const CYFLD_SCB_M_START_ON_IDLE__SIZE: u32 = 1;
pub const CYFLD_SCB_M_ACK__OFFSET: u32 = 2;
pub const CYFLD_SCB_M_ACK__SIZE: u32 = 1;
pub const CYFLD_SCB_M_NACK__OFFSET: u32 = 3;
pub const CYFLD_SCB_M_NACK__SIZE: u32 = 1;
pub const CYFLD_SCB_M_STOP__OFFSET: u32 = 4;
pub const CYFLD_SCB_M_STOP__SIZE: u32 = 1;
pub const CYREG_SCB0_I2C_S_CMD: u32 = 1074135148;
pub const CYFLD_SCB_S_ACK__OFFSET: u32 = 0;
pub const CYFLD_SCB_S_ACK__SIZE: u32 = 1;
pub const CYFLD_SCB_S_NACK__OFFSET: u32 = 1;
pub const CYFLD_SCB_S_NACK__SIZE: u32 = 1;
pub const CYREG_SCB0_I2C_CFG: u32 = 1074135152;
pub const CYFLD_SCB_SDA_FILT_HYS__OFFSET: u32 = 0;
pub const CYFLD_SCB_SDA_FILT_HYS__SIZE: u32 = 2;
pub const CYFLD_SCB_SDA_FILT_TRIM__OFFSET: u32 = 2;
pub const CYFLD_SCB_SDA_FILT_TRIM__SIZE: u32 = 2;
pub const CYFLD_SCB_SCL_FILT_HYS__OFFSET: u32 = 4;
pub const CYFLD_SCB_SCL_FILT_HYS__SIZE: u32 = 2;
pub const CYFLD_SCB_SCL_FILT_TRIM__OFFSET: u32 = 6;
pub const CYFLD_SCB_SCL_FILT_TRIM__SIZE: u32 = 2;
pub const CYFLD_SCB_SDA_FILT_OUT_HYS__OFFSET: u32 = 8;
pub const CYFLD_SCB_SDA_FILT_OUT_HYS__SIZE: u32 = 2;
pub const CYFLD_SCB_SDA_FILT_OUT_TRIM__OFFSET: u32 = 10;
pub const CYFLD_SCB_SDA_FILT_OUT_TRIM__SIZE: u32 = 2;
pub const CYFLD_SCB_SDA_FILT_HS__OFFSET: u32 = 16;
pub const CYFLD_SCB_SDA_FILT_HS__SIZE: u32 = 1;
pub const CYFLD_SCB_SDA_FILT_ENABLED__OFFSET: u32 = 17;
pub const CYFLD_SCB_SDA_FILT_ENABLED__SIZE: u32 = 1;
pub const CYFLD_SCB_SCL_FILT_HS__OFFSET: u32 = 24;
pub const CYFLD_SCB_SCL_FILT_HS__SIZE: u32 = 1;
pub const CYFLD_SCB_SCL_FILT_ENABLED__OFFSET: u32 = 25;
pub const CYFLD_SCB_SCL_FILT_ENABLED__SIZE: u32 = 1;
pub const CYFLD_SCB_SDA_FILT_OUT_HS__OFFSET: u32 = 26;
pub const CYFLD_SCB_SDA_FILT_OUT_HS__SIZE: u32 = 1;
pub const CYFLD_SCB_SDA_FILT_OUT_ENABLED__OFFSET: u32 = 27;
pub const CYFLD_SCB_SDA_FILT_OUT_ENABLED__SIZE: u32 = 1;
pub const CYREG_SCB0_BIST_CONTROL: u32 = 1074135296;
pub const CYFLD_SCB_RAM_ADDR__OFFSET: u32 = 0;
pub const CYFLD_SCB_RAM_ADDR__SIZE: u32 = 5;
pub const CYFLD_SCB_RAM_OP1__OFFSET: u32 = 16;
pub const CYFLD_SCB_RAM_OP1__SIZE: u32 = 2;
pub const CYFLD_SCB_RAM_OP2__OFFSET: u32 = 18;
pub const CYFLD_SCB_RAM_OP2__SIZE: u32 = 2;
pub const CYFLD_SCB_RAM_OP3__OFFSET: u32 = 20;
pub const CYFLD_SCB_RAM_OP3__SIZE: u32 = 2;
pub const CYFLD_SCB_RAM_OP4__OFFSET: u32 = 22;
pub const CYFLD_SCB_RAM_OP4__SIZE: u32 = 2;
pub const CYFLD_SCB_RAM_OPCNT__OFFSET: u32 = 24;
pub const CYFLD_SCB_RAM_OPCNT__SIZE: u32 = 2;
pub const CYFLD_SCB_RAM_PREADR__OFFSET: u32 = 26;
pub const CYFLD_SCB_RAM_PREADR__SIZE: u32 = 1;
pub const CYFLD_SCB_RAM_WORD__OFFSET: u32 = 27;
pub const CYFLD_SCB_RAM_WORD__SIZE: u32 = 1;
pub const CYFLD_SCB_RAM_FAIL__OFFSET: u32 = 28;
pub const CYFLD_SCB_RAM_FAIL__SIZE: u32 = 1;
pub const CYFLD_SCB_RAM_GO__OFFSET: u32 = 29;
pub const CYFLD_SCB_RAM_GO__SIZE: u32 = 1;
pub const CYREG_SCB0_BIST_DATA: u32 = 1074135300;
pub const CYFLD_SCB_RAM_DATA__OFFSET: u32 = 0;
pub const CYFLD_SCB_RAM_DATA__SIZE: u32 = 16;
pub const CYREG_SCB0_TX_CTRL: u32 = 1074135552;
pub const CYFLD_SCB_DATA_WIDTH__OFFSET: u32 = 0;
pub const CYFLD_SCB_DATA_WIDTH__SIZE: u32 = 4;
pub const CYFLD_SCB_MSB_FIRST__OFFSET: u32 = 8;
pub const CYFLD_SCB_MSB_FIRST__SIZE: u32 = 1;
pub const CYREG_SCB0_TX_FIFO_CTRL: u32 = 1074135556;
pub const CYFLD_SCB_TRIGGER_LEVEL__OFFSET: u32 = 0;
pub const CYFLD_SCB_TRIGGER_LEVEL__SIZE: u32 = 3;
pub const CYFLD_SCB_CLEAR__OFFSET: u32 = 16;
pub const CYFLD_SCB_CLEAR__SIZE: u32 = 1;
pub const CYFLD_SCB_FREEZE__OFFSET: u32 = 17;
pub const CYFLD_SCB_FREEZE__SIZE: u32 = 1;
pub const CYREG_SCB0_TX_FIFO_STATUS: u32 = 1074135560;
pub const CYFLD_SCB_USED__OFFSET: u32 = 0;
pub const CYFLD_SCB_USED__SIZE: u32 = 4;
pub const CYFLD_SCB_SR_VALID__OFFSET: u32 = 15;
pub const CYFLD_SCB_SR_VALID__SIZE: u32 = 1;
pub const CYFLD_SCB_RD_PTR__OFFSET: u32 = 16;
pub const CYFLD_SCB_RD_PTR__SIZE: u32 = 3;
pub const CYFLD_SCB_WR_PTR__OFFSET: u32 = 24;
pub const CYFLD_SCB_WR_PTR__SIZE: u32 = 3;
pub const CYREG_SCB0_TX_FIFO_WR: u32 = 1074135616;
pub const CYFLD_SCB_DATA__OFFSET: u32 = 0;
pub const CYFLD_SCB_DATA__SIZE: u32 = 16;
pub const CYREG_SCB0_RX_CTRL: u32 = 1074135808;
pub const CYFLD_SCB_MEDIAN__OFFSET: u32 = 9;
pub const CYFLD_SCB_MEDIAN__SIZE: u32 = 1;
pub const CYREG_SCB0_RX_FIFO_CTRL: u32 = 1074135812;
pub const CYREG_SCB0_RX_FIFO_STATUS: u32 = 1074135816;
pub const CYREG_SCB0_RX_MATCH: u32 = 1074135824;
pub const CYFLD_SCB_ADDR__OFFSET: u32 = 0;
pub const CYFLD_SCB_ADDR__SIZE: u32 = 8;
pub const CYFLD_SCB_MASK__OFFSET: u32 = 16;
pub const CYFLD_SCB_MASK__SIZE: u32 = 8;
pub const CYREG_SCB0_RX_FIFO_RD: u32 = 1074135872;
pub const CYREG_SCB0_RX_FIFO_RD_SILENT: u32 = 1074135876;
pub const CYREG_SCB0_EZ_DATA00: u32 = 1074136064;
pub const CYFLD_SCB_EZ_DATA__OFFSET: u32 = 0;
pub const CYFLD_SCB_EZ_DATA__SIZE: u32 = 8;
pub const CYREG_SCB0_EZ_DATA01: u32 = 1074136068;
pub const CYREG_SCB0_EZ_DATA02: u32 = 1074136072;
pub const CYREG_SCB0_EZ_DATA03: u32 = 1074136076;
pub const CYREG_SCB0_EZ_DATA04: u32 = 1074136080;
pub const CYREG_SCB0_EZ_DATA05: u32 = 1074136084;
pub const CYREG_SCB0_EZ_DATA06: u32 = 1074136088;
pub const CYREG_SCB0_EZ_DATA07: u32 = 1074136092;
pub const CYREG_SCB0_EZ_DATA08: u32 = 1074136096;
pub const CYREG_SCB0_EZ_DATA09: u32 = 1074136100;
pub const CYREG_SCB0_EZ_DATA10: u32 = 1074136104;
pub const CYREG_SCB0_EZ_DATA11: u32 = 1074136108;
pub const CYREG_SCB0_EZ_DATA12: u32 = 1074136112;
pub const CYREG_SCB0_EZ_DATA13: u32 = 1074136116;
pub const CYREG_SCB0_EZ_DATA14: u32 = 1074136120;
pub const CYREG_SCB0_EZ_DATA15: u32 = 1074136124;
pub const CYREG_SCB0_EZ_DATA16: u32 = 1074136128;
pub const CYREG_SCB0_EZ_DATA17: u32 = 1074136132;
pub const CYREG_SCB0_EZ_DATA18: u32 = 1074136136;
pub const CYREG_SCB0_EZ_DATA19: u32 = 1074136140;
pub const CYREG_SCB0_EZ_DATA20: u32 = 1074136144;
pub const CYREG_SCB0_EZ_DATA21: u32 = 1074136148;
pub const CYREG_SCB0_EZ_DATA22: u32 = 1074136152;
pub const CYREG_SCB0_EZ_DATA23: u32 = 1074136156;
pub const CYREG_SCB0_EZ_DATA24: u32 = 1074136160;
pub const CYREG_SCB0_EZ_DATA25: u32 = 1074136164;
pub const CYREG_SCB0_EZ_DATA26: u32 = 1074136168;
pub const CYREG_SCB0_EZ_DATA27: u32 = 1074136172;
pub const CYREG_SCB0_EZ_DATA28: u32 = 1074136176;
pub const CYREG_SCB0_EZ_DATA29: u32 = 1074136180;
pub const CYREG_SCB0_EZ_DATA30: u32 = 1074136184;
pub const CYREG_SCB0_EZ_DATA31: u32 = 1074136188;
pub const CYREG_SCB0_INTR_CAUSE: u32 = 1074138624;
pub const CYFLD_SCB_M__OFFSET: u32 = 0;
pub const CYFLD_SCB_M__SIZE: u32 = 1;
pub const CYFLD_SCB_S__OFFSET: u32 = 1;
pub const CYFLD_SCB_S__SIZE: u32 = 1;
pub const CYFLD_SCB_TX__OFFSET: u32 = 2;
pub const CYFLD_SCB_TX__SIZE: u32 = 1;
pub const CYFLD_SCB_RX__OFFSET: u32 = 3;
pub const CYFLD_SCB_RX__SIZE: u32 = 1;
pub const CYFLD_SCB_I2C_EC__OFFSET: u32 = 4;
pub const CYFLD_SCB_I2C_EC__SIZE: u32 = 1;
pub const CYFLD_SCB_SPI_EC__OFFSET: u32 = 5;
pub const CYFLD_SCB_SPI_EC__SIZE: u32 = 1;
pub const CYREG_SCB0_INTR_I2C_EC: u32 = 1074138752;
pub const CYFLD_SCB_WAKE_UP__OFFSET: u32 = 0;
pub const CYFLD_SCB_WAKE_UP__SIZE: u32 = 1;
pub const CYFLD_SCB_EZ_STOP__OFFSET: u32 = 1;
pub const CYFLD_SCB_EZ_STOP__SIZE: u32 = 1;
pub const CYFLD_SCB_EZ_WRITE_STOP__OFFSET: u32 = 2;
pub const CYFLD_SCB_EZ_WRITE_STOP__SIZE: u32 = 1;
pub const CYREG_SCB0_INTR_I2C_EC_MASK: u32 = 1074138760;
pub const CYREG_SCB0_INTR_I2C_EC_MASKED: u32 = 1074138764;
pub const CYREG_SCB0_INTR_SPI_EC: u32 = 1074138816;
pub const CYREG_SCB0_INTR_SPI_EC_MASK: u32 = 1074138824;
pub const CYREG_SCB0_INTR_SPI_EC_MASKED: u32 = 1074138828;
pub const CYREG_SCB0_INTR_M: u32 = 1074138880;
pub const CYFLD_SCB_I2C_ARB_LOST__OFFSET: u32 = 0;
pub const CYFLD_SCB_I2C_ARB_LOST__SIZE: u32 = 1;
pub const CYFLD_SCB_I2C_NACK__OFFSET: u32 = 1;
pub const CYFLD_SCB_I2C_NACK__SIZE: u32 = 1;
pub const CYFLD_SCB_I2C_ACK__OFFSET: u32 = 2;
pub const CYFLD_SCB_I2C_ACK__SIZE: u32 = 1;
pub const CYFLD_SCB_I2C_STOP__OFFSET: u32 = 4;
pub const CYFLD_SCB_I2C_STOP__SIZE: u32 = 1;
pub const CYFLD_SCB_I2C_BUS_ERROR__OFFSET: u32 = 8;
pub const CYFLD_SCB_I2C_BUS_ERROR__SIZE: u32 = 1;
pub const CYFLD_SCB_SPI_DONE__OFFSET: u32 = 9;
pub const CYFLD_SCB_SPI_DONE__SIZE: u32 = 1;
pub const CYREG_SCB0_INTR_M_SET: u32 = 1074138884;
pub const CYREG_SCB0_INTR_M_MASK: u32 = 1074138888;
pub const CYREG_SCB0_INTR_M_MASKED: u32 = 1074138892;
pub const CYREG_SCB0_INTR_S: u32 = 1074138944;
pub const CYFLD_SCB_I2C_WRITE_STOP__OFFSET: u32 = 3;
pub const CYFLD_SCB_I2C_WRITE_STOP__SIZE: u32 = 1;
pub const CYFLD_SCB_I2C_START__OFFSET: u32 = 5;
pub const CYFLD_SCB_I2C_START__SIZE: u32 = 1;
pub const CYFLD_SCB_I2C_ADDR_MATCH__OFFSET: u32 = 6;
pub const CYFLD_SCB_I2C_ADDR_MATCH__SIZE: u32 = 1;
pub const CYFLD_SCB_I2C_GENERAL__OFFSET: u32 = 7;
pub const CYFLD_SCB_I2C_GENERAL__SIZE: u32 = 1;
pub const CYFLD_SCB_SPI_EZ_WRITE_STOP__OFFSET: u32 = 9;
pub const CYFLD_SCB_SPI_EZ_WRITE_STOP__SIZE: u32 = 1;
pub const CYFLD_SCB_SPI_EZ_STOP__OFFSET: u32 = 10;
pub const CYFLD_SCB_SPI_EZ_STOP__SIZE: u32 = 1;
pub const CYFLD_SCB_SPI_BUS_ERROR__OFFSET: u32 = 11;
pub const CYFLD_SCB_SPI_BUS_ERROR__SIZE: u32 = 1;
pub const CYREG_SCB0_INTR_S_SET: u32 = 1074138948;
pub const CYREG_SCB0_INTR_S_MASK: u32 = 1074138952;
pub const CYREG_SCB0_INTR_S_MASKED: u32 = 1074138956;
pub const CYREG_SCB0_INTR_TX: u32 = 1074139008;
pub const CYFLD_SCB_TRIGGER__OFFSET: u32 = 0;
pub const CYFLD_SCB_TRIGGER__SIZE: u32 = 1;
pub const CYFLD_SCB_NOT_FULL__OFFSET: u32 = 1;
pub const CYFLD_SCB_NOT_FULL__SIZE: u32 = 1;
pub const CYFLD_SCB_EMPTY__OFFSET: u32 = 4;
pub const CYFLD_SCB_EMPTY__SIZE: u32 = 1;
pub const CYFLD_SCB_OVERFLOW__OFFSET: u32 = 5;
pub const CYFLD_SCB_OVERFLOW__SIZE: u32 = 1;
pub const CYFLD_SCB_UNDERFLOW__OFFSET: u32 = 6;
pub const CYFLD_SCB_UNDERFLOW__SIZE: u32 = 1;
pub const CYFLD_SCB_BLOCKED__OFFSET: u32 = 7;
pub const CYFLD_SCB_BLOCKED__SIZE: u32 = 1;
pub const CYFLD_SCB_UART_NACK__OFFSET: u32 = 8;
pub const CYFLD_SCB_UART_NACK__SIZE: u32 = 1;
pub const CYFLD_SCB_UART_DONE__OFFSET: u32 = 9;
pub const CYFLD_SCB_UART_DONE__SIZE: u32 = 1;
pub const CYFLD_SCB_UART_ARB_LOST__OFFSET: u32 = 10;
pub const CYFLD_SCB_UART_ARB_LOST__SIZE: u32 = 1;
pub const CYREG_SCB0_INTR_TX_SET: u32 = 1074139012;
pub const CYREG_SCB0_INTR_TX_MASK: u32 = 1074139016;
pub const CYREG_SCB0_INTR_TX_MASKED: u32 = 1074139020;
pub const CYREG_SCB0_INTR_RX: u32 = 1074139072;
pub const CYFLD_SCB_NOT_EMPTY__OFFSET: u32 = 2;
pub const CYFLD_SCB_NOT_EMPTY__SIZE: u32 = 1;
pub const CYFLD_SCB_FULL__OFFSET: u32 = 3;
pub const CYFLD_SCB_FULL__SIZE: u32 = 1;
pub const CYFLD_SCB_FRAME_ERROR__OFFSET: u32 = 8;
pub const CYFLD_SCB_FRAME_ERROR__SIZE: u32 = 1;
pub const CYFLD_SCB_PARITY_ERROR__OFFSET: u32 = 9;
pub const CYFLD_SCB_PARITY_ERROR__SIZE: u32 = 1;
pub const CYFLD_SCB_BAUD_DETECT__OFFSET: u32 = 10;
pub const CYFLD_SCB_BAUD_DETECT__SIZE: u32 = 1;
pub const CYFLD_SCB_BREAK_DETECT__OFFSET: u32 = 11;
pub const CYFLD_SCB_BREAK_DETECT__SIZE: u32 = 1;
pub const CYREG_SCB0_INTR_RX_SET: u32 = 1074139076;
pub const CYREG_SCB0_INTR_RX_MASK: u32 = 1074139080;
pub const CYREG_SCB0_INTR_RX_MASKED: u32 = 1074139084;
pub const CYDEV_SCB1_BASE: u32 = 1074200576;
pub const CYDEV_SCB1_SIZE: u32 = 65536;
pub const CYREG_SCB1_CTRL: u32 = 1074200576;
pub const CYREG_SCB1_STATUS: u32 = 1074200580;
pub const CYREG_SCB1_SPI_CTRL: u32 = 1074200608;
pub const CYREG_SCB1_SPI_STATUS: u32 = 1074200612;
pub const CYREG_SCB1_UART_CTRL: u32 = 1074200640;
pub const CYREG_SCB1_UART_TX_CTRL: u32 = 1074200644;
pub const CYREG_SCB1_UART_RX_CTRL: u32 = 1074200648;
pub const CYREG_SCB1_UART_RX_STATUS: u32 = 1074200652;
pub const CYREG_SCB1_I2C_CTRL: u32 = 1074200672;
pub const CYREG_SCB1_I2C_STATUS: u32 = 1074200676;
pub const CYREG_SCB1_I2C_M_CMD: u32 = 1074200680;
pub const CYREG_SCB1_I2C_S_CMD: u32 = 1074200684;
pub const CYREG_SCB1_I2C_CFG: u32 = 1074200688;
pub const CYREG_SCB1_BIST_CONTROL: u32 = 1074200832;
pub const CYREG_SCB1_BIST_DATA: u32 = 1074200836;
pub const CYREG_SCB1_TX_CTRL: u32 = 1074201088;
pub const CYREG_SCB1_TX_FIFO_CTRL: u32 = 1074201092;
pub const CYREG_SCB1_TX_FIFO_STATUS: u32 = 1074201096;
pub const CYREG_SCB1_TX_FIFO_WR: u32 = 1074201152;
pub const CYREG_SCB1_RX_CTRL: u32 = 1074201344;
pub const CYREG_SCB1_RX_FIFO_CTRL: u32 = 1074201348;
pub const CYREG_SCB1_RX_FIFO_STATUS: u32 = 1074201352;
pub const CYREG_SCB1_RX_MATCH: u32 = 1074201360;
pub const CYREG_SCB1_RX_FIFO_RD: u32 = 1074201408;
pub const CYREG_SCB1_RX_FIFO_RD_SILENT: u32 = 1074201412;
pub const CYREG_SCB1_EZ_DATA00: u32 = 1074201600;
pub const CYREG_SCB1_EZ_DATA01: u32 = 1074201604;
pub const CYREG_SCB1_EZ_DATA02: u32 = 1074201608;
pub const CYREG_SCB1_EZ_DATA03: u32 = 1074201612;
pub const CYREG_SCB1_EZ_DATA04: u32 = 1074201616;
pub const CYREG_SCB1_EZ_DATA05: u32 = 1074201620;
pub const CYREG_SCB1_EZ_DATA06: u32 = 1074201624;
pub const CYREG_SCB1_EZ_DATA07: u32 = 1074201628;
pub const CYREG_SCB1_EZ_DATA08: u32 = 1074201632;
pub const CYREG_SCB1_EZ_DATA09: u32 = 1074201636;
pub const CYREG_SCB1_EZ_DATA10: u32 = 1074201640;
pub const CYREG_SCB1_EZ_DATA11: u32 = 1074201644;
pub const CYREG_SCB1_EZ_DATA12: u32 = 1074201648;
pub const CYREG_SCB1_EZ_DATA13: u32 = 1074201652;
pub const CYREG_SCB1_EZ_DATA14: u32 = 1074201656;
pub const CYREG_SCB1_EZ_DATA15: u32 = 1074201660;
pub const CYREG_SCB1_EZ_DATA16: u32 = 1074201664;
pub const CYREG_SCB1_EZ_DATA17: u32 = 1074201668;
pub const CYREG_SCB1_EZ_DATA18: u32 = 1074201672;
pub const CYREG_SCB1_EZ_DATA19: u32 = 1074201676;
pub const CYREG_SCB1_EZ_DATA20: u32 = 1074201680;
pub const CYREG_SCB1_EZ_DATA21: u32 = 1074201684;
pub const CYREG_SCB1_EZ_DATA22: u32 = 1074201688;
pub const CYREG_SCB1_EZ_DATA23: u32 = 1074201692;
pub const CYREG_SCB1_EZ_DATA24: u32 = 1074201696;
pub const CYREG_SCB1_EZ_DATA25: u32 = 1074201700;
pub const CYREG_SCB1_EZ_DATA26: u32 = 1074201704;
pub const CYREG_SCB1_EZ_DATA27: u32 = 1074201708;
pub const CYREG_SCB1_EZ_DATA28: u32 = 1074201712;
pub const CYREG_SCB1_EZ_DATA29: u32 = 1074201716;
pub const CYREG_SCB1_EZ_DATA30: u32 = 1074201720;
pub const CYREG_SCB1_EZ_DATA31: u32 = 1074201724;
pub const CYREG_SCB1_INTR_CAUSE: u32 = 1074204160;
pub const CYREG_SCB1_INTR_I2C_EC: u32 = 1074204288;
pub const CYREG_SCB1_INTR_I2C_EC_MASK: u32 = 1074204296;
pub const CYREG_SCB1_INTR_I2C_EC_MASKED: u32 = 1074204300;
pub const CYREG_SCB1_INTR_SPI_EC: u32 = 1074204352;
pub const CYREG_SCB1_INTR_SPI_EC_MASK: u32 = 1074204360;
pub const CYREG_SCB1_INTR_SPI_EC_MASKED: u32 = 1074204364;
pub const CYREG_SCB1_INTR_M: u32 = 1074204416;
pub const CYREG_SCB1_INTR_M_SET: u32 = 1074204420;
pub const CYREG_SCB1_INTR_M_MASK: u32 = 1074204424;
pub const CYREG_SCB1_INTR_M_MASKED: u32 = 1074204428;
pub const CYREG_SCB1_INTR_S: u32 = 1074204480;
pub const CYREG_SCB1_INTR_S_SET: u32 = 1074204484;
pub const CYREG_SCB1_INTR_S_MASK: u32 = 1074204488;
pub const CYREG_SCB1_INTR_S_MASKED: u32 = 1074204492;
pub const CYREG_SCB1_INTR_TX: u32 = 1074204544;
pub const CYREG_SCB1_INTR_TX_SET: u32 = 1074204548;
pub const CYREG_SCB1_INTR_TX_MASK: u32 = 1074204552;
pub const CYREG_SCB1_INTR_TX_MASKED: u32 = 1074204556;
pub const CYREG_SCB1_INTR_RX: u32 = 1074204608;
pub const CYREG_SCB1_INTR_RX_SET: u32 = 1074204612;
pub const CYREG_SCB1_INTR_RX_MASK: u32 = 1074204616;
pub const CYREG_SCB1_INTR_RX_MASKED: u32 = 1074204620;
pub const CYDEV_CSD_BASE: u32 = 1074266112;
pub const CYDEV_CSD_SIZE: u32 = 65536;
pub const CYREG_CSD_ID: u32 = 1074266112;
pub const CYFLD_CSD_ID__OFFSET: u32 = 0;
pub const CYFLD_CSD_ID__SIZE: u32 = 16;
pub const CYFLD_CSD_REVISION__OFFSET: u32 = 16;
pub const CYFLD_CSD_REVISION__SIZE: u32 = 16;
pub const CYREG_CSD_CONFIG: u32 = 1074266116;
pub const CYFLD_CSD_DSI_SAMPLE_EN__OFFSET: u32 = 0;
pub const CYFLD_CSD_DSI_SAMPLE_EN__SIZE: u32 = 1;
pub const CYFLD_CSD_SAMPLE_SYNC__OFFSET: u32 = 1;
pub const CYFLD_CSD_SAMPLE_SYNC__SIZE: u32 = 1;
pub const CYFLD_CSD_PRS_CLEAR__OFFSET: u32 = 5;
pub const CYFLD_CSD_PRS_CLEAR__SIZE: u32 = 1;
pub const CYFLD_CSD_PRS_SELECT__OFFSET: u32 = 6;
pub const CYFLD_CSD_PRS_SELECT__SIZE: u32 = 1;
pub const CYVAL_CSD_PRS_SELECT_DIV2: u32 = 0;
pub const CYVAL_CSD_PRS_SELECT_PRS: u32 = 1;
pub const CYFLD_CSD_PRS_12_8__OFFSET: u32 = 7;
pub const CYFLD_CSD_PRS_12_8__SIZE: u32 = 1;
pub const CYVAL_CSD_PRS_12_8_8B: u32 = 0;
pub const CYVAL_CSD_PRS_12_8_12B: u32 = 1;
pub const CYFLD_CSD_DSI_SENSE_EN__OFFSET: u32 = 8;
pub const CYFLD_CSD_DSI_SENSE_EN__SIZE: u32 = 1;
pub const CYFLD_CSD_SHIELD_DELAY__OFFSET: u32 = 9;
pub const CYFLD_CSD_SHIELD_DELAY__SIZE: u32 = 2;
pub const CYFLD_CSD_SENSE_COMP_BW__OFFSET: u32 = 11;
pub const CYFLD_CSD_SENSE_COMP_BW__SIZE: u32 = 1;
pub const CYVAL_CSD_SENSE_COMP_BW_LOW: u32 = 0;
pub const CYVAL_CSD_SENSE_COMP_BW_HIGH: u32 = 1;
pub const CYFLD_CSD_SENSE_EN__OFFSET: u32 = 12;
pub const CYFLD_CSD_SENSE_EN__SIZE: u32 = 1;
pub const CYFLD_CSD_REFBUF_EN__OFFSET: u32 = 13;
pub const CYFLD_CSD_REFBUF_EN__SIZE: u32 = 1;
pub const CYFLD_CSD_COMP_MODE__OFFSET: u32 = 14;
pub const CYFLD_CSD_COMP_MODE__SIZE: u32 = 1;
pub const CYVAL_CSD_COMP_MODE_CHARGE_BUF: u32 = 0;
pub const CYVAL_CSD_COMP_MODE_CHARGE_IO: u32 = 1;
pub const CYFLD_CSD_COMP_PIN__OFFSET: u32 = 15;
pub const CYFLD_CSD_COMP_PIN__SIZE: u32 = 1;
pub const CYVAL_CSD_COMP_PIN_CHANNEL1: u32 = 0;
pub const CYVAL_CSD_COMP_PIN_CHANNEL2: u32 = 1;
pub const CYFLD_CSD_POLARITY__OFFSET: u32 = 16;
pub const CYFLD_CSD_POLARITY__SIZE: u32 = 1;
pub const CYVAL_CSD_POLARITY_VSSIO: u32 = 0;
pub const CYVAL_CSD_POLARITY_VDDIO: u32 = 1;
pub const CYFLD_CSD_POLARITY2__OFFSET: u32 = 17;
pub const CYFLD_CSD_POLARITY2__SIZE: u32 = 1;
pub const CYVAL_CSD_POLARITY2_VSSIO: u32 = 0;
pub const CYVAL_CSD_POLARITY2_VDDIO: u32 = 1;
pub const CYFLD_CSD_MUTUAL_CAP__OFFSET: u32 = 18;
pub const CYFLD_CSD_MUTUAL_CAP__SIZE: u32 = 1;
pub const CYVAL_CSD_MUTUAL_CAP_SELFCAP: u32 = 0;
pub const CYVAL_CSD_MUTUAL_CAP_MUTUALCAP: u32 = 1;
pub const CYFLD_CSD_SENSE_COMP_EN__OFFSET: u32 = 19;
pub const CYFLD_CSD_SENSE_COMP_EN__SIZE: u32 = 1;
pub const CYFLD_CSD_REBUF_OUTSEL__OFFSET: u32 = 21;
pub const CYFLD_CSD_REBUF_OUTSEL__SIZE: u32 = 1;
pub const CYVAL_CSD_REBUF_OUTSEL_AMUXA: u32 = 0;
pub const CYVAL_CSD_REBUF_OUTSEL_AMUXB: u32 = 1;
pub const CYFLD_CSD_SENSE_INSEL__OFFSET: u32 = 22;
pub const CYFLD_CSD_SENSE_INSEL__SIZE: u32 = 1;
pub const CYVAL_CSD_SENSE_INSEL_SENSE_CHANNEL1: u32 = 0;
pub const CYVAL_CSD_SENSE_INSEL_SENSE_AMUXA: u32 = 1;
pub const CYFLD_CSD_REFBUF_DRV__OFFSET: u32 = 23;
pub const CYFLD_CSD_REFBUF_DRV__SIZE: u32 = 2;
pub const CYVAL_CSD_REFBUF_DRV_OFF: u32 = 0;
pub const CYVAL_CSD_REFBUF_DRV_DRV_1: u32 = 1;
pub const CYVAL_CSD_REFBUF_DRV_DRV_2: u32 = 2;
pub const CYVAL_CSD_REFBUF_DRV_DRV_3: u32 = 3;
pub const CYFLD_CSD_DDFTSEL__OFFSET: u32 = 26;
pub const CYFLD_CSD_DDFTSEL__SIZE: u32 = 3;
pub const CYVAL_CSD_DDFTSEL_NORMAL: u32 = 0;
pub const CYVAL_CSD_DDFTSEL_CSD_SENSE: u32 = 1;
pub const CYVAL_CSD_DDFTSEL_CSD_SHIELD: u32 = 2;
pub const CYVAL_CSD_DDFTSEL_CLK_SAMPLE: u32 = 3;
pub const CYVAL_CSD_DDFTSEL_COMP_OUT: u32 = 4;
pub const CYFLD_CSD_ADFTEN__OFFSET: u32 = 29;
pub const CYFLD_CSD_ADFTEN__SIZE: u32 = 1;
pub const CYFLD_CSD_DDFTCOMP__OFFSET: u32 = 30;
pub const CYFLD_CSD_DDFTCOMP__SIZE: u32 = 1;
pub const CYVAL_CSD_DDFTCOMP_REFBUFCOMP: u32 = 0;
pub const CYVAL_CSD_DDFTCOMP_SENSECOMP: u32 = 1;
pub const CYFLD_CSD_ENABLE__OFFSET: u32 = 31;
pub const CYFLD_CSD_ENABLE__SIZE: u32 = 1;
pub const CYREG_CSD_IDAC: u32 = 1074266120;
pub const CYFLD_CSD_IDAC1__OFFSET: u32 = 0;
pub const CYFLD_CSD_IDAC1__SIZE: u32 = 8;
pub const CYFLD_CSD_IDAC1_MODE__OFFSET: u32 = 8;
pub const CYFLD_CSD_IDAC1_MODE__SIZE: u32 = 2;
pub const CYVAL_CSD_IDAC1_MODE_OFF: u32 = 0;
pub const CYVAL_CSD_IDAC1_MODE_FIXED: u32 = 1;
pub const CYVAL_CSD_IDAC1_MODE_VARIABLE: u32 = 2;
pub const CYVAL_CSD_IDAC1_MODE_DSI: u32 = 3;
pub const CYFLD_CSD_IDAC1_RANGE__OFFSET: u32 = 10;
pub const CYFLD_CSD_IDAC1_RANGE__SIZE: u32 = 1;
pub const CYVAL_CSD_IDAC1_RANGE_4X: u32 = 0;
pub const CYVAL_CSD_IDAC1_RANGE_8X: u32 = 1;
pub const CYFLD_CSD_IDAC2__OFFSET: u32 = 16;
pub const CYFLD_CSD_IDAC2__SIZE: u32 = 7;
pub const CYFLD_CSD_IDAC2_MODE__OFFSET: u32 = 24;
pub const CYFLD_CSD_IDAC2_MODE__SIZE: u32 = 2;
pub const CYVAL_CSD_IDAC2_MODE_OFF: u32 = 0;
pub const CYVAL_CSD_IDAC2_MODE_FIXED: u32 = 1;
pub const CYVAL_CSD_IDAC2_MODE_VARIABLE: u32 = 2;
pub const CYVAL_CSD_IDAC2_MODE_DSI: u32 = 3;
pub const CYFLD_CSD_IDAC2_RANGE__OFFSET: u32 = 26;
pub const CYFLD_CSD_IDAC2_RANGE__SIZE: u32 = 1;
pub const CYVAL_CSD_IDAC2_RANGE_4X: u32 = 0;
pub const CYVAL_CSD_IDAC2_RANGE_8X: u32 = 1;
pub const CYFLD_CSD_FEEDBACK_MODE__OFFSET: u32 = 30;
pub const CYFLD_CSD_FEEDBACK_MODE__SIZE: u32 = 1;
pub const CYVAL_CSD_FEEDBACK_MODE_FLOP: u32 = 0;
pub const CYVAL_CSD_FEEDBACK_MODE_COMP: u32 = 1;
pub const CYREG_CSD_COUNTER: u32 = 1074266124;
pub const CYFLD_CSD_COUNTER__OFFSET: u32 = 0;
pub const CYFLD_CSD_COUNTER__SIZE: u32 = 16;
pub const CYFLD_CSD_PERIOD__OFFSET: u32 = 16;
pub const CYFLD_CSD_PERIOD__SIZE: u32 = 16;
pub const CYREG_CSD_STATUS: u32 = 1074266128;
pub const CYFLD_CSD_CSD_CHARGE__OFFSET: u32 = 0;
pub const CYFLD_CSD_CSD_CHARGE__SIZE: u32 = 1;
pub const CYFLD_CSD_CSD_SENSE__OFFSET: u32 = 1;
pub const CYFLD_CSD_CSD_SENSE__SIZE: u32 = 1;
pub const CYFLD_CSD_COMP_OUT__OFFSET: u32 = 2;
pub const CYFLD_CSD_COMP_OUT__SIZE: u32 = 1;
pub const CYVAL_CSD_COMP_OUT_C_LT_VREF: u32 = 0;
pub const CYVAL_CSD_COMP_OUT_C_GT_VREF: u32 = 1;
pub const CYFLD_CSD_SAMPLE__OFFSET: u32 = 3;
pub const CYFLD_CSD_SAMPLE__SIZE: u32 = 1;
pub const CYREG_CSD_INTR: u32 = 1074266132;
pub const CYFLD_CSD_CSD__OFFSET: u32 = 0;
pub const CYFLD_CSD_CSD__SIZE: u32 = 1;
pub const CYREG_CSD_INTR_SET: u32 = 1074266136;
pub const CYREG_CSD_TRIM1: u32 = 1074331392;
pub const CYFLD_CSD_IDAC1_SRC_TRIM__OFFSET: u32 = 0;
pub const CYFLD_CSD_IDAC1_SRC_TRIM__SIZE: u32 = 4;
pub const CYFLD_CSD_IDAC2_SRC_TRIM__OFFSET: u32 = 4;
pub const CYFLD_CSD_IDAC2_SRC_TRIM__SIZE: u32 = 4;
pub const CYREG_CSD_TRIM2: u32 = 1074331396;
pub const CYFLD_CSD_IDAC1_SNK_TRIM__OFFSET: u32 = 0;
pub const CYFLD_CSD_IDAC1_SNK_TRIM__SIZE: u32 = 4;
pub const CYFLD_CSD_IDAC2_SNK_TRIM__OFFSET: u32 = 4;
pub const CYFLD_CSD_IDAC2_SNK_TRIM__SIZE: u32 = 4;
pub const CYDEV_LCD_BASE: u32 = 1074331648;
pub const CYDEV_LCD_SIZE: u32 = 65536;
pub const CYREG_LCD_ID: u32 = 1074331648;
pub const CYFLD_LCD_ID__OFFSET: u32 = 0;
pub const CYFLD_LCD_ID__SIZE: u32 = 16;
pub const CYFLD_LCD_REVISION__OFFSET: u32 = 16;
pub const CYFLD_LCD_REVISION__SIZE: u32 = 16;
pub const CYREG_LCD_DIVIDER: u32 = 1074331652;
pub const CYFLD_LCD_SUBFR_DIV__OFFSET: u32 = 0;
pub const CYFLD_LCD_SUBFR_DIV__SIZE: u32 = 16;
pub const CYFLD_LCD_DEAD_DIV__OFFSET: u32 = 16;
pub const CYFLD_LCD_DEAD_DIV__SIZE: u32 = 16;
pub const CYREG_LCD_CONTROL: u32 = 1074331656;
pub const CYFLD_LCD_LS_EN__OFFSET: u32 = 0;
pub const CYFLD_LCD_LS_EN__SIZE: u32 = 1;
pub const CYFLD_LCD_HS_EN__OFFSET: u32 = 1;
pub const CYFLD_LCD_HS_EN__SIZE: u32 = 1;
pub const CYFLD_LCD_LCD_MODE__OFFSET: u32 = 2;
pub const CYFLD_LCD_LCD_MODE__SIZE: u32 = 1;
pub const CYVAL_LCD_LCD_MODE_LS: u32 = 0;
pub const CYVAL_LCD_LCD_MODE_HS: u32 = 1;
pub const CYFLD_LCD_TYPE__OFFSET: u32 = 3;
pub const CYFLD_LCD_TYPE__SIZE: u32 = 1;
pub const CYVAL_LCD_TYPE_A: u32 = 0;
pub const CYVAL_LCD_TYPE_B: u32 = 1;
pub const CYFLD_LCD_OP_MODE__OFFSET: u32 = 4;
pub const CYFLD_LCD_OP_MODE__SIZE: u32 = 1;
pub const CYVAL_LCD_OP_MODE_PWM: u32 = 0;
pub const CYVAL_LCD_OP_MODE_CORRELATION: u32 = 1;
pub const CYFLD_LCD_BIAS__OFFSET: u32 = 5;
pub const CYFLD_LCD_BIAS__SIZE: u32 = 2;
pub const CYVAL_LCD_BIAS_HALF: u32 = 0;
pub const CYVAL_LCD_BIAS_THIRD: u32 = 1;
pub const CYVAL_LCD_BIAS_FOURTH: u32 = 2;
pub const CYVAL_LCD_BIAS_FIFTH: u32 = 3;
pub const CYFLD_LCD_COM_NUM__OFFSET: u32 = 8;
pub const CYFLD_LCD_COM_NUM__SIZE: u32 = 4;
pub const CYFLD_LCD_LS_EN_STAT__OFFSET: u32 = 31;
pub const CYFLD_LCD_LS_EN_STAT__SIZE: u32 = 1;
pub const CYREG_LCD_DATA00: u32 = 1074331904;
pub const CYFLD_LCD_DATA__OFFSET: u32 = 0;
pub const CYFLD_LCD_DATA__SIZE: u32 = 32;
pub const CYREG_LCD_DATA01: u32 = 1074331908;
pub const CYREG_LCD_DATA02: u32 = 1074331912;
pub const CYREG_LCD_DATA03: u32 = 1074331916;
pub const CYREG_LCD_DATA04: u32 = 1074331920;
pub const CYDEV_LPCOMP_BASE: u32 = 1074397184;
pub const CYDEV_LPCOMP_SIZE: u32 = 65536;
pub const CYREG_LPCOMP_ID: u32 = 1074397184;
pub const CYFLD_LPCOMP_ID__OFFSET: u32 = 0;
pub const CYFLD_LPCOMP_ID__SIZE: u32 = 16;
pub const CYFLD_LPCOMP_REVISION__OFFSET: u32 = 16;
pub const CYFLD_LPCOMP_REVISION__SIZE: u32 = 16;
pub const CYREG_LPCOMP_CONFIG: u32 = 1074397188;
pub const CYFLD_LPCOMP_MODE1__OFFSET: u32 = 0;
pub const CYFLD_LPCOMP_MODE1__SIZE: u32 = 2;
pub const CYVAL_LPCOMP_MODE1_SLOW: u32 = 0;
pub const CYVAL_LPCOMP_MODE1_FAST: u32 = 1;
pub const CYVAL_LPCOMP_MODE1_ULP: u32 = 2;
pub const CYFLD_LPCOMP_HYST1__OFFSET: u32 = 2;
pub const CYFLD_LPCOMP_HYST1__SIZE: u32 = 1;
pub const CYFLD_LPCOMP_FILTER1__OFFSET: u32 = 3;
pub const CYFLD_LPCOMP_FILTER1__SIZE: u32 = 1;
pub const CYFLD_LPCOMP_INTTYPE1__OFFSET: u32 = 4;
pub const CYFLD_LPCOMP_INTTYPE1__SIZE: u32 = 2;
pub const CYVAL_LPCOMP_INTTYPE1_DISABLE: u32 = 0;
pub const CYVAL_LPCOMP_INTTYPE1_RISING: u32 = 1;
pub const CYVAL_LPCOMP_INTTYPE1_FALLING: u32 = 2;
pub const CYVAL_LPCOMP_INTTYPE1_BOTH: u32 = 3;
pub const CYFLD_LPCOMP_OUT1__OFFSET: u32 = 6;
pub const CYFLD_LPCOMP_OUT1__SIZE: u32 = 1;
pub const CYFLD_LPCOMP_ENABLE1__OFFSET: u32 = 7;
pub const CYFLD_LPCOMP_ENABLE1__SIZE: u32 = 1;
pub const CYFLD_LPCOMP_MODE2__OFFSET: u32 = 8;
pub const CYFLD_LPCOMP_MODE2__SIZE: u32 = 2;
pub const CYVAL_LPCOMP_MODE2_SLOW: u32 = 0;
pub const CYVAL_LPCOMP_MODE2_FAST: u32 = 1;
pub const CYVAL_LPCOMP_MODE2_ULP: u32 = 2;
pub const CYFLD_LPCOMP_HYST2__OFFSET: u32 = 10;
pub const CYFLD_LPCOMP_HYST2__SIZE: u32 = 1;
pub const CYFLD_LPCOMP_FILTER2__OFFSET: u32 = 11;
pub const CYFLD_LPCOMP_FILTER2__SIZE: u32 = 1;
pub const CYFLD_LPCOMP_INTTYPE2__OFFSET: u32 = 12;
pub const CYFLD_LPCOMP_INTTYPE2__SIZE: u32 = 2;
pub const CYVAL_LPCOMP_INTTYPE2_DISABLE: u32 = 0;
pub const CYVAL_LPCOMP_INTTYPE2_RISING: u32 = 1;
pub const CYVAL_LPCOMP_INTTYPE2_FALLING: u32 = 2;
pub const CYVAL_LPCOMP_INTTYPE2_BOTH: u32 = 3;
pub const CYFLD_LPCOMP_OUT2__OFFSET: u32 = 14;
pub const CYFLD_LPCOMP_OUT2__SIZE: u32 = 1;
pub const CYFLD_LPCOMP_ENABLE2__OFFSET: u32 = 15;
pub const CYFLD_LPCOMP_ENABLE2__SIZE: u32 = 1;
pub const CYREG_LPCOMP_DFT: u32 = 1074397192;
pub const CYFLD_LPCOMP_CAL_EN__OFFSET: u32 = 0;
pub const CYFLD_LPCOMP_CAL_EN__SIZE: u32 = 1;
pub const CYFLD_LPCOMP_BYPASS__OFFSET: u32 = 1;
pub const CYFLD_LPCOMP_BYPASS__SIZE: u32 = 1;
pub const CYREG_LPCOMP_INTR: u32 = 1074397196;
pub const CYFLD_LPCOMP_COMP1__OFFSET: u32 = 0;
pub const CYFLD_LPCOMP_COMP1__SIZE: u32 = 1;
pub const CYFLD_LPCOMP_COMP2__OFFSET: u32 = 1;
pub const CYFLD_LPCOMP_COMP2__SIZE: u32 = 1;
pub const CYREG_LPCOMP_INTR_SET: u32 = 1074397200;
pub const CYREG_LPCOMP_TRIM1: u32 = 1074462464;
pub const CYFLD_LPCOMP_COMP1_TRIMA__OFFSET: u32 = 0;
pub const CYFLD_LPCOMP_COMP1_TRIMA__SIZE: u32 = 5;
pub const CYREG_LPCOMP_TRIM2: u32 = 1074462468;
pub const CYFLD_LPCOMP_COMP1_TRIMB__OFFSET: u32 = 0;
pub const CYFLD_LPCOMP_COMP1_TRIMB__SIZE: u32 = 5;
pub const CYREG_LPCOMP_TRIM3: u32 = 1074462472;
pub const CYFLD_LPCOMP_COMP2_TRIMA__OFFSET: u32 = 0;
pub const CYFLD_LPCOMP_COMP2_TRIMA__SIZE: u32 = 5;
pub const CYREG_LPCOMP_TRIM4: u32 = 1074462476;
pub const CYFLD_LPCOMP_COMP2_TRIMB__OFFSET: u32 = 0;
pub const CYFLD_LPCOMP_COMP2_TRIMB__SIZE: u32 = 5;
pub const CYREG_PWR_CONTROL: u32 = 1074462720;
pub const CYFLD__POWER_MODE__OFFSET: u32 = 0;
pub const CYFLD__POWER_MODE__SIZE: u32 = 4;
pub const CYVAL__POWER_MODE_RESET: u32 = 0;
pub const CYVAL__POWER_MODE_ACTIVE: u32 = 1;
pub const CYVAL__POWER_MODE_SLEEP: u32 = 2;
pub const CYVAL__POWER_MODE_DEEP_SLEEP: u32 = 3;
pub const CYVAL__POWER_MODE_HIBERNATE: u32 = 4;
pub const CYFLD__DEBUG_SESSION__OFFSET: u32 = 4;
pub const CYFLD__DEBUG_SESSION__SIZE: u32 = 1;
pub const CYVAL__DEBUG_SESSION_NO_SESSION: u32 = 0;
pub const CYVAL__DEBUG_SESSION_SESSION_ACTIVE: u32 = 1;
pub const CYFLD__LPM_READY__OFFSET: u32 = 5;
pub const CYFLD__LPM_READY__SIZE: u32 = 1;
pub const CYFLD__EXT_VCCD__OFFSET: u32 = 23;
pub const CYFLD__EXT_VCCD__SIZE: u32 = 1;
pub const CYFLD__HVMON_ENABLE__OFFSET: u32 = 24;
pub const CYFLD__HVMON_ENABLE__SIZE: u32 = 1;
pub const CYFLD__HVMON_RELOAD__OFFSET: u32 = 25;
pub const CYFLD__HVMON_RELOAD__SIZE: u32 = 1;
pub const CYFLD__FIMO_DISABLE__OFFSET: u32 = 27;
pub const CYFLD__FIMO_DISABLE__SIZE: u32 = 1;
pub const CYFLD__HIBERNATE_DISABLE__OFFSET: u32 = 28;
pub const CYFLD__HIBERNATE_DISABLE__SIZE: u32 = 1;
pub const CYFLD__LFCLK_SHORT__OFFSET: u32 = 29;
pub const CYFLD__LFCLK_SHORT__SIZE: u32 = 1;
pub const CYFLD__HIBERNATE__OFFSET: u32 = 31;
pub const CYFLD__HIBERNATE__SIZE: u32 = 1;
pub const CYVAL__HIBERNATE_DEEP_SLEEP: u32 = 0;
pub const CYVAL__HIBERNATE_HIBERNATE: u32 = 1;
pub const CYREG_PWR_INTR: u32 = 1074462724;
pub const CYFLD__LVD__OFFSET: u32 = 1;
pub const CYFLD__LVD__SIZE: u32 = 1;
pub const CYREG_PWR_INTR_MASK: u32 = 1074462728;
pub const CYREG_PWR_KEY_DELAY: u32 = 1074462732;
pub const CYFLD__WAKEUP_HOLDOFF__OFFSET: u32 = 0;
pub const CYFLD__WAKEUP_HOLDOFF__SIZE: u32 = 10;
pub const CYREG_PWR_PWRSYS_CONFIG: u32 = 1074462736;
pub const CYFLD__HIB_TEST_EN__OFFSET: u32 = 8;
pub const CYFLD__HIB_TEST_EN__SIZE: u32 = 1;
pub const CYFLD__HIB_TEST_REP__OFFSET: u32 = 9;
pub const CYFLD__HIB_TEST_REP__SIZE: u32 = 1;
pub const CYREG_PWR_BG_CONFIG: u32 = 1074462740;
pub const CYFLD__BG_DFT_EN__OFFSET: u32 = 0;
pub const CYFLD__BG_DFT_EN__SIZE: u32 = 1;
pub const CYFLD__BG_DFT_VREF_SEL__OFFSET: u32 = 1;
pub const CYFLD__BG_DFT_VREF_SEL__SIZE: u32 = 4;
pub const CYFLD__BG_DFT_CORE_SEL__OFFSET: u32 = 5;
pub const CYFLD__BG_DFT_CORE_SEL__SIZE: u32 = 1;
pub const CYFLD__BG_DFT_ICORE_SEL__OFFSET: u32 = 6;
pub const CYFLD__BG_DFT_ICORE_SEL__SIZE: u32 = 2;
pub const CYFLD__BG_DFT_VCORE_SEL__OFFSET: u32 = 8;
pub const CYFLD__BG_DFT_VCORE_SEL__SIZE: u32 = 1;
pub const CYFLD__VREF_EN__OFFSET: u32 = 16;
pub const CYFLD__VREF_EN__SIZE: u32 = 3;
pub const CYREG_PWR_VMON_CONFIG: u32 = 1074462744;
pub const CYFLD__LVD_EN__OFFSET: u32 = 0;
pub const CYFLD__LVD_EN__SIZE: u32 = 1;
pub const CYFLD__LVD_SEL__OFFSET: u32 = 1;
pub const CYFLD__LVD_SEL__SIZE: u32 = 4;
pub const CYFLD__VMON_DDFT_SEL__OFFSET: u32 = 5;
pub const CYFLD__VMON_DDFT_SEL__SIZE: u32 = 3;
pub const CYFLD__VMON_ADFT_SEL__OFFSET: u32 = 8;
pub const CYFLD__VMON_ADFT_SEL__SIZE: u32 = 2;
pub const CYREG_PWR_DFT_SELECT: u32 = 1074462748;
pub const CYFLD__TVMON1_SEL__OFFSET: u32 = 0;
pub const CYFLD__TVMON1_SEL__SIZE: u32 = 3;
pub const CYFLD__TVMON2_SEL__OFFSET: u32 = 3;
pub const CYFLD__TVMON2_SEL__SIZE: u32 = 3;
pub const CYFLD__BYPASS__OFFSET: u32 = 6;
pub const CYFLD__BYPASS__SIZE: u32 = 1;
pub const CYFLD__ACTIVE_EN__OFFSET: u32 = 7;
pub const CYFLD__ACTIVE_EN__SIZE: u32 = 1;
pub const CYFLD__ACTIVE_INRUSH_DIS__OFFSET: u32 = 8;
pub const CYFLD__ACTIVE_INRUSH_DIS__SIZE: u32 = 1;
pub const CYFLD__LPCOMP_DIS__OFFSET: u32 = 9;
pub const CYFLD__LPCOMP_DIS__SIZE: u32 = 1;
pub const CYFLD__BLEED_EN__OFFSET: u32 = 10;
pub const CYFLD__BLEED_EN__SIZE: u32 = 1;
pub const CYFLD__IPOR_EN__OFFSET: u32 = 11;
pub const CYFLD__IPOR_EN__SIZE: u32 = 1;
pub const CYFLD__POWER_UP_RAW_BYP__OFFSET: u32 = 12;
pub const CYFLD__POWER_UP_RAW_BYP__SIZE: u32 = 1;
pub const CYFLD__POWER_UP_RAW_CTL__OFFSET: u32 = 13;
pub const CYFLD__POWER_UP_RAW_CTL__SIZE: u32 = 1;
pub const CYFLD__DEEPSLEEP_EN__OFFSET: u32 = 14;
pub const CYFLD__DEEPSLEEP_EN__SIZE: u32 = 1;
pub const CYFLD__RSVD_BYPASS__OFFSET: u32 = 15;
pub const CYFLD__RSVD_BYPASS__SIZE: u32 = 1;
pub const CYFLD__NWELL_OPEN__OFFSET: u32 = 16;
pub const CYFLD__NWELL_OPEN__SIZE: u32 = 1;
pub const CYFLD__HIBERNATE_OPEN__OFFSET: u32 = 17;
pub const CYFLD__HIBERNATE_OPEN__SIZE: u32 = 1;
pub const CYFLD__DEEPSLEEP_OPEN__OFFSET: u32 = 18;
pub const CYFLD__DEEPSLEEP_OPEN__SIZE: u32 = 1;
pub const CYFLD__QUIET_OPEN__OFFSET: u32 = 19;
pub const CYFLD__QUIET_OPEN__SIZE: u32 = 1;
pub const CYFLD__LFCLK_OPEN__OFFSET: u32 = 20;
pub const CYFLD__LFCLK_OPEN__SIZE: u32 = 1;
pub const CYFLD__QUIET_EN__OFFSET: u32 = 22;
pub const CYFLD__QUIET_EN__SIZE: u32 = 1;
pub const CYFLD__BREF_EN__OFFSET: u32 = 23;
pub const CYFLD__BREF_EN__SIZE: u32 = 1;
pub const CYFLD__BREF_OUTEN__OFFSET: u32 = 24;
pub const CYFLD__BREF_OUTEN__SIZE: u32 = 1;
pub const CYFLD__BREF_REFSW__OFFSET: u32 = 25;
pub const CYFLD__BREF_REFSW__SIZE: u32 = 1;
pub const CYFLD__BREF_TESTMODE__OFFSET: u32 = 26;
pub const CYFLD__BREF_TESTMODE__SIZE: u32 = 1;
pub const CYFLD__NWELL_DIS__OFFSET: u32 = 27;
pub const CYFLD__NWELL_DIS__SIZE: u32 = 1;
pub const CYFLD__HVMON_DFT_OVR__OFFSET: u32 = 28;
pub const CYFLD__HVMON_DFT_OVR__SIZE: u32 = 1;
pub const CYFLD__IMO_REFGEN_DIS__OFFSET: u32 = 29;
pub const CYFLD__IMO_REFGEN_DIS__SIZE: u32 = 1;
pub const CYFLD__POWER_UP_ACTIVE__OFFSET: u32 = 30;
pub const CYFLD__POWER_UP_ACTIVE__SIZE: u32 = 1;
pub const CYFLD__POWER_UP_HIBDPSLP__OFFSET: u32 = 31;
pub const CYFLD__POWER_UP_HIBDPSLP__SIZE: u32 = 1;
pub const CYREG_PWR_DDFT_SELECT: u32 = 1074462752;
pub const CYFLD__DDFT1_SEL__OFFSET: u32 = 0;
pub const CYFLD__DDFT1_SEL__SIZE: u32 = 4;
pub const CYFLD__DDFT2_SEL__OFFSET: u32 = 4;
pub const CYFLD__DDFT2_SEL__SIZE: u32 = 4;
pub const CYREG_PWR_DFT_KEY: u32 = 1074462756;
pub const CYFLD__KEY16__OFFSET: u32 = 0;
pub const CYFLD__KEY16__SIZE: u32 = 16;
pub const CYFLD__HBOD_OFF_AWAKE__OFFSET: u32 = 16;
pub const CYFLD__HBOD_OFF_AWAKE__SIZE: u32 = 1;
pub const CYFLD__BODS_OFF__OFFSET: u32 = 17;
pub const CYFLD__BODS_OFF__SIZE: u32 = 1;
pub const CYFLD__DFT_MODE__OFFSET: u32 = 18;
pub const CYFLD__DFT_MODE__SIZE: u32 = 1;
pub const CYFLD__IO_DISABLE_BYPASS__OFFSET: u32 = 19;
pub const CYFLD__IO_DISABLE_BYPASS__SIZE: u32 = 1;
pub const CYFLD__VMON_PD__OFFSET: u32 = 20;
pub const CYFLD__VMON_PD__SIZE: u32 = 1;
pub const CYREG_PWR_BOD_KEY: u32 = 1074462760;
pub const CYREG_PWR_STOP: u32 = 1074462764;
pub const CYFLD__TOKEN__OFFSET: u32 = 0;
pub const CYFLD__TOKEN__SIZE: u32 = 8;
pub const CYFLD__UNLOCK__OFFSET: u32 = 8;
pub const CYFLD__UNLOCK__SIZE: u32 = 8;
pub const CYFLD__POLARITY__OFFSET: u32 = 16;
pub const CYFLD__POLARITY__SIZE: u32 = 1;
pub const CYFLD__FREEZE__OFFSET: u32 = 17;
pub const CYFLD__FREEZE__SIZE: u32 = 1;
pub const CYFLD__STOP__OFFSET: u32 = 31;
pub const CYFLD__STOP__SIZE: u32 = 1;
pub const CYREG_CLK_SELECT: u32 = 1074462976;
pub const CYFLD__DIRECT_SEL__OFFSET: u32 = 0;
pub const CYFLD__DIRECT_SEL__SIZE: u32 = 3;
pub const CYVAL__DIRECT_SEL_IMO: u32 = 0;
pub const CYVAL__DIRECT_SEL_EXTCLK: u32 = 1;
pub const CYVAL__DIRECT_SEL_ECO: u32 = 2;
pub const CYVAL__DIRECT_SEL_DSI0: u32 = 4;
pub const CYVAL__DIRECT_SEL_DSI1: u32 = 5;
pub const CYVAL__DIRECT_SEL_DSI2: u32 = 6;
pub const CYVAL__DIRECT_SEL_DSI3: u32 = 7;
pub const CYFLD__DBL_SEL__OFFSET: u32 = 3;
pub const CYFLD__DBL_SEL__SIZE: u32 = 3;
pub const CYVAL__DBL_SEL_IMO: u32 = 0;
pub const CYVAL__DBL_SEL_EXTCLK: u32 = 1;
pub const CYVAL__DBL_SEL_ECO: u32 = 2;
pub const CYVAL__DBL_SEL_DSI0: u32 = 4;
pub const CYVAL__DBL_SEL_DSI1: u32 = 5;
pub const CYVAL__DBL_SEL_DSI2: u32 = 6;
pub const CYVAL__DBL_SEL_DSI3: u32 = 7;
pub const CYFLD__PLL_SEL__OFFSET: u32 = 6;
pub const CYFLD__PLL_SEL__SIZE: u32 = 3;
pub const CYVAL__PLL_SEL_IMO: u32 = 0;
pub const CYVAL__PLL_SEL_EXTCLK: u32 = 1;
pub const CYVAL__PLL_SEL_ECO: u32 = 2;
pub const CYVAL__PLL_SEL_DPLL: u32 = 3;
pub const CYVAL__PLL_SEL_DSI0: u32 = 4;
pub const CYVAL__PLL_SEL_DSI1: u32 = 5;
pub const CYVAL__PLL_SEL_DSI2: u32 = 6;
pub const CYVAL__PLL_SEL_DSI3: u32 = 7;
pub const CYFLD__DPLLIN_SEL__OFFSET: u32 = 9;
pub const CYFLD__DPLLIN_SEL__SIZE: u32 = 3;
pub const CYVAL__DPLLIN_SEL_IMO: u32 = 0;
pub const CYVAL__DPLLIN_SEL_EXTCLK: u32 = 1;
pub const CYVAL__DPLLIN_SEL_ECO: u32 = 2;
pub const CYVAL__DPLLIN_SEL_DSI0: u32 = 4;
pub const CYVAL__DPLLIN_SEL_DSI1: u32 = 5;
pub const CYVAL__DPLLIN_SEL_DSI2: u32 = 6;
pub const CYVAL__DPLLIN_SEL_DSI3: u32 = 7;
pub const CYFLD__DPLLREF_SEL__OFFSET: u32 = 12;
pub const CYFLD__DPLLREF_SEL__SIZE: u32 = 2;
pub const CYVAL__DPLLREF_SEL_DSI0: u32 = 0;
pub const CYVAL__DPLLREF_SEL_DSI1: u32 = 1;
pub const CYVAL__DPLLREF_SEL_DSI2: u32 = 2;
pub const CYVAL__DPLLREF_SEL_DSI3: u32 = 3;
pub const CYFLD__WDT_LOCK__OFFSET: u32 = 14;
pub const CYFLD__WDT_LOCK__SIZE: u32 = 2;
pub const CYVAL__WDT_LOCK_NO_CHG: u32 = 0;
pub const CYVAL__WDT_LOCK_CLR0: u32 = 1;
pub const CYVAL__WDT_LOCK_CLR1: u32 = 2;
pub const CYVAL__WDT_LOCK_SET01: u32 = 3;
pub const CYFLD__HFCLK_SEL__OFFSET: u32 = 16;
pub const CYFLD__HFCLK_SEL__SIZE: u32 = 2;
pub const CYVAL__HFCLK_SEL_DIRECT_SEL: u32 = 0;
pub const CYVAL__HFCLK_SEL_DBL: u32 = 1;
pub const CYVAL__HFCLK_SEL_PLL: u32 = 2;
pub const CYFLD__HALF_EN__OFFSET: u32 = 18;
pub const CYFLD__HALF_EN__SIZE: u32 = 1;
pub const CYFLD__SYSCLK_DIV__OFFSET: u32 = 19;
pub const CYFLD__SYSCLK_DIV__SIZE: u32 = 3;
pub const CYVAL__SYSCLK_DIV_NO_DIV: u32 = 0;
pub const CYVAL__SYSCLK_DIV_DIV_BY_2: u32 = 1;
pub const CYVAL__SYSCLK_DIV_DIV_BY_4: u32 = 2;
pub const CYVAL__SYSCLK_DIV_DIV_BY_8: u32 = 3;
pub const CYVAL__SYSCLK_DIV_DIV_BY_16: u32 = 4;
pub const CYVAL__SYSCLK_DIV_DIV_BY_32: u32 = 5;
pub const CYVAL__SYSCLK_DIV_DIV_BY_64: u32 = 6;
pub const CYVAL__SYSCLK_DIV_DIV_BY_128: u32 = 7;
pub const CYREG_CLK_ILO_CONFIG: u32 = 1074462980;
pub const CYFLD__PD_MODE__OFFSET: u32 = 0;
pub const CYFLD__PD_MODE__SIZE: u32 = 1;
pub const CYVAL__PD_MODE_SLEEP: u32 = 0;
pub const CYVAL__PD_MODE_COMA: u32 = 1;
pub const CYFLD__TURBO__OFFSET: u32 = 1;
pub const CYFLD__TURBO__SIZE: u32 = 1;
pub const CYFLD__SATBIAS__OFFSET: u32 = 2;
pub const CYFLD__SATBIAS__SIZE: u32 = 1;
pub const CYVAL__SATBIAS_SATURATED: u32 = 0;
pub const CYVAL__SATBIAS_SUBTHRESHOLD: u32 = 1;
pub const CYFLD__ENABLE__OFFSET: u32 = 31;
pub const CYFLD__ENABLE__SIZE: u32 = 1;
pub const CYREG_CLK_IMO_CONFIG: u32 = 1074462984;
pub const CYFLD__FLASHPUMP_SEL__OFFSET: u32 = 22;
pub const CYFLD__FLASHPUMP_SEL__SIZE: u32 = 1;
pub const CYVAL__FLASHPUMP_SEL_GND: u32 = 0;
pub const CYVAL__FLASHPUMP_SEL_CLK36: u32 = 1;
pub const CYFLD__EN_FASTBIAS__OFFSET: u32 = 23;
pub const CYFLD__EN_FASTBIAS__SIZE: u32 = 1;
pub const CYFLD__TEST_FASTBIAS__OFFSET: u32 = 24;
pub const CYFLD__TEST_FASTBIAS__SIZE: u32 = 1;
pub const CYFLD__PUMP_SEL__OFFSET: u32 = 25;
pub const CYFLD__PUMP_SEL__SIZE: u32 = 3;
pub const CYVAL__PUMP_SEL_GND: u32 = 0;
pub const CYVAL__PUMP_SEL_IMO: u32 = 1;
pub const CYVAL__PUMP_SEL_DBL: u32 = 2;
pub const CYVAL__PUMP_SEL_CLK36: u32 = 3;
pub const CYVAL__PUMP_SEL_FF1: u32 = 4;
pub const CYFLD__TEST_USB_MODE__OFFSET: u32 = 28;
pub const CYFLD__TEST_USB_MODE__SIZE: u32 = 1;
pub const CYFLD__EN_CLK36__OFFSET: u32 = 29;
pub const CYFLD__EN_CLK36__SIZE: u32 = 1;
pub const CYFLD__EN_CLK2X__OFFSET: u32 = 30;
pub const CYFLD__EN_CLK2X__SIZE: u32 = 1;
pub const CYREG_CLK_IMO_SPREAD: u32 = 1074462988;
pub const CYFLD__SS_VALUE__OFFSET: u32 = 0;
pub const CYFLD__SS_VALUE__SIZE: u32 = 5;
pub const CYFLD__SS_MAX__OFFSET: u32 = 8;
pub const CYFLD__SS_MAX__SIZE: u32 = 5;
pub const CYFLD__SS_RANGE__OFFSET: u32 = 28;
pub const CYFLD__SS_RANGE__SIZE: u32 = 2;
pub const CYVAL__SS_RANGE_M1: u32 = 0;
pub const CYVAL__SS_RANGE_M2: u32 = 1;
pub const CYVAL__SS_RANGE_M4: u32 = 2;
pub const CYFLD__SS_MODE__OFFSET: u32 = 30;
pub const CYFLD__SS_MODE__SIZE: u32 = 2;
pub const CYVAL__SS_MODE_OFF: u32 = 0;
pub const CYVAL__SS_MODE_TRIANGLE: u32 = 1;
pub const CYVAL__SS_MODE_LFSR: u32 = 2;
pub const CYVAL__SS_MODE_DSI: u32 = 3;
pub const CYREG_CLK_DFT_SELECT: u32 = 1074462992;
pub const CYFLD__DFT_SEL1__OFFSET: u32 = 0;
pub const CYFLD__DFT_SEL1__SIZE: u32 = 4;
pub const CYVAL__DFT_SEL1_NC: u32 = 0;
pub const CYVAL__DFT_SEL1_ILO: u32 = 1;
pub const CYVAL__DFT_SEL1_WCO: u32 = 2;
pub const CYVAL__DFT_SEL1_IMO: u32 = 3;
pub const CYVAL__DFT_SEL1_ECO: u32 = 4;
pub const CYVAL__DFT_SEL1_PLL: u32 = 5;
pub const CYVAL__DFT_SEL1_DPLL_OUT: u32 = 6;
pub const CYVAL__DFT_SEL1_DPLL_REF: u32 = 7;
pub const CYVAL__DFT_SEL1_DBL: u32 = 8;
pub const CYVAL__DFT_SEL1_IMO2X: u32 = 9;
pub const CYVAL__DFT_SEL1_IMO36: u32 = 10;
pub const CYVAL__DFT_SEL1_HFCLK: u32 = 11;
pub const CYVAL__DFT_SEL1_LFCLK: u32 = 12;
pub const CYVAL__DFT_SEL1_SYSCLK: u32 = 13;
pub const CYVAL__DFT_SEL1_EXTCLK: u32 = 14;
pub const CYVAL__DFT_SEL1_HALFSYSCLK: u32 = 15;
pub const CYFLD__DFT_DIV1__OFFSET: u32 = 4;
pub const CYFLD__DFT_DIV1__SIZE: u32 = 2;
pub const CYVAL__DFT_DIV1_NO_DIV: u32 = 0;
pub const CYVAL__DFT_DIV1_DIV_BY_2: u32 = 1;
pub const CYVAL__DFT_DIV1_DIV_BY_4: u32 = 2;
pub const CYVAL__DFT_DIV1_DIV_BY_8: u32 = 3;
pub const CYFLD__DFT_SEL2__OFFSET: u32 = 8;
pub const CYFLD__DFT_SEL2__SIZE: u32 = 4;
pub const CYVAL__DFT_SEL2_NC: u32 = 0;
pub const CYVAL__DFT_SEL2_ILO: u32 = 1;
pub const CYVAL__DFT_SEL2_WCO: u32 = 2;
pub const CYVAL__DFT_SEL2_IMO: u32 = 3;
pub const CYVAL__DFT_SEL2_ECO: u32 = 4;
pub const CYVAL__DFT_SEL2_PLL: u32 = 5;
pub const CYVAL__DFT_SEL2_DPLL_OUT: u32 = 6;
pub const CYVAL__DFT_SEL2_DPLL_REF: u32 = 7;
pub const CYVAL__DFT_SEL2_DBL: u32 = 8;
pub const CYVAL__DFT_SEL2_IMO2X: u32 = 9;
pub const CYVAL__DFT_SEL2_IMO36: u32 = 10;
pub const CYVAL__DFT_SEL2_HFCLK: u32 = 11;
pub const CYVAL__DFT_SEL2_LFCLK: u32 = 12;
pub const CYVAL__DFT_SEL2_SYSCLK: u32 = 13;
pub const CYVAL__DFT_SEL2_EXTCLK: u32 = 14;
pub const CYVAL__DFT_SEL2_HALFSYSCLK: u32 = 15;
pub const CYFLD__DFT_DIV2__OFFSET: u32 = 12;
pub const CYFLD__DFT_DIV2__SIZE: u32 = 2;
pub const CYVAL__DFT_DIV2_NO_DIV: u32 = 0;
pub const CYVAL__DFT_DIV2_DIV_BY_2: u32 = 1;
pub const CYVAL__DFT_DIV2_DIV_BY_4: u32 = 2;
pub const CYVAL__DFT_DIV2_DIV_BY_8: u32 = 3;
pub const CYREG_WDT_CTRLOW: u32 = 1074463232;
pub const CYFLD__WDT_CTR0__OFFSET: u32 = 0;
pub const CYFLD__WDT_CTR0__SIZE: u32 = 16;
pub const CYFLD__WDT_CTR1__OFFSET: u32 = 16;
pub const CYFLD__WDT_CTR1__SIZE: u32 = 16;
pub const CYREG_WDT_CTRHIGH: u32 = 1074463236;
pub const CYFLD__WDT_CTR2__OFFSET: u32 = 0;
pub const CYFLD__WDT_CTR2__SIZE: u32 = 32;
pub const CYREG_WDT_MATCH: u32 = 1074463240;
pub const CYFLD__WDT_MATCH0__OFFSET: u32 = 0;
pub const CYFLD__WDT_MATCH0__SIZE: u32 = 16;
pub const CYFLD__WDT_MATCH1__OFFSET: u32 = 16;
pub const CYFLD__WDT_MATCH1__SIZE: u32 = 16;
pub const CYREG_WDT_CONFIG: u32 = 1074463244;
pub const CYFLD__WDT_MODE0__OFFSET: u32 = 0;
pub const CYFLD__WDT_MODE0__SIZE: u32 = 2;
pub const CYVAL__WDT_MODE0_NOTHING: u32 = 0;
pub const CYVAL__WDT_MODE0_INT: u32 = 1;
pub const CYVAL__WDT_MODE0_RESET: u32 = 2;
pub const CYVAL__WDT_MODE0_INT_THEN_RESET: u32 = 3;
pub const CYFLD__WDT_CLEAR0__OFFSET: u32 = 2;
pub const CYFLD__WDT_CLEAR0__SIZE: u32 = 1;
pub const CYFLD__WDT_CASCADE0_1__OFFSET: u32 = 3;
pub const CYFLD__WDT_CASCADE0_1__SIZE: u32 = 1;
pub const CYFLD__WDT_MODE1__OFFSET: u32 = 8;
pub const CYFLD__WDT_MODE1__SIZE: u32 = 2;
pub const CYVAL__WDT_MODE1_NOTHING: u32 = 0;
pub const CYVAL__WDT_MODE1_INT: u32 = 1;
pub const CYVAL__WDT_MODE1_RESET: u32 = 2;
pub const CYVAL__WDT_MODE1_INT_THEN_RESET: u32 = 3;
pub const CYFLD__WDT_CLEAR1__OFFSET: u32 = 10;
pub const CYFLD__WDT_CLEAR1__SIZE: u32 = 1;
pub const CYFLD__WDT_CASCADE1_2__OFFSET: u32 = 11;
pub const CYFLD__WDT_CASCADE1_2__SIZE: u32 = 1;
pub const CYFLD__WDT_MODE2__OFFSET: u32 = 16;
pub const CYFLD__WDT_MODE2__SIZE: u32 = 1;
pub const CYVAL__WDT_MODE2_NOTHING: u32 = 0;
pub const CYVAL__WDT_MODE2_INT: u32 = 1;
pub const CYFLD__WDT_BITS2__OFFSET: u32 = 24;
pub const CYFLD__WDT_BITS2__SIZE: u32 = 5;
pub const CYFLD__LFCLK_SEL__OFFSET: u32 = 30;
pub const CYFLD__LFCLK_SEL__SIZE: u32 = 2;
pub const CYREG_WDT_CONTROL: u32 = 1074463248;
pub const CYFLD__WDT_ENABLE0__OFFSET: u32 = 0;
pub const CYFLD__WDT_ENABLE0__SIZE: u32 = 1;
pub const CYFLD__WDT_ENABLED0__OFFSET: u32 = 1;
pub const CYFLD__WDT_ENABLED0__SIZE: u32 = 1;
pub const CYFLD__WDT_INT0__OFFSET: u32 = 2;
pub const CYFLD__WDT_INT0__SIZE: u32 = 1;
pub const CYFLD__WDT_RESET0__OFFSET: u32 = 3;
pub const CYFLD__WDT_RESET0__SIZE: u32 = 1;
pub const CYFLD__WDT_ENABLE1__OFFSET: u32 = 8;
pub const CYFLD__WDT_ENABLE1__SIZE: u32 = 1;
pub const CYFLD__WDT_ENABLED1__OFFSET: u32 = 9;
pub const CYFLD__WDT_ENABLED1__SIZE: u32 = 1;
pub const CYFLD__WDT_INT1__OFFSET: u32 = 10;
pub const CYFLD__WDT_INT1__SIZE: u32 = 1;
pub const CYFLD__WDT_RESET1__OFFSET: u32 = 11;
pub const CYFLD__WDT_RESET1__SIZE: u32 = 1;
pub const CYFLD__WDT_ENABLE2__OFFSET: u32 = 16;
pub const CYFLD__WDT_ENABLE2__SIZE: u32 = 1;
pub const CYFLD__WDT_ENABLED2__OFFSET: u32 = 17;
pub const CYFLD__WDT_ENABLED2__SIZE: u32 = 1;
pub const CYFLD__WDT_INT2__OFFSET: u32 = 18;
pub const CYFLD__WDT_INT2__SIZE: u32 = 1;
pub const CYFLD__WDT_RESET2__OFFSET: u32 = 19;
pub const CYFLD__WDT_RESET2__SIZE: u32 = 1;
pub const CYREG_RES_CAUSE: u32 = 1074463488;
pub const CYFLD__RESET_WDT__OFFSET: u32 = 0;
pub const CYFLD__RESET_WDT__SIZE: u32 = 1;
pub const CYFLD__RESET_DSBOD__OFFSET: u32 = 1;
pub const CYFLD__RESET_DSBOD__SIZE: u32 = 1;
pub const CYFLD__RESET_LOCKUP__OFFSET: u32 = 2;
pub const CYFLD__RESET_LOCKUP__SIZE: u32 = 1;
pub const CYFLD__RESET_PROT_FAULT__OFFSET: u32 = 3;
pub const CYFLD__RESET_PROT_FAULT__SIZE: u32 = 1;
pub const CYFLD__RESET_SOFT__OFFSET: u32 = 4;
pub const CYFLD__RESET_SOFT__SIZE: u32 = 1;
pub const CYFLD__RESET_HVBOD__OFFSET: u32 = 5;
pub const CYFLD__RESET_HVBOD__SIZE: u32 = 1;
pub const CYFLD__RESET_PBOD__OFFSET: u32 = 6;
pub const CYFLD__RESET_PBOD__SIZE: u32 = 1;
pub const CYFLD__RESET_XRES__OFFSET: u32 = 7;
pub const CYFLD__RESET_XRES__SIZE: u32 = 1;
pub const CYREG_PWR_PWRSYS_TRIM1: u32 = 1074528000;
pub const CYFLD__HIB_BIAS_TRIM__OFFSET: u32 = 0;
pub const CYFLD__HIB_BIAS_TRIM__SIZE: u32 = 3;
pub const CYFLD__BOD_TURBO_THRESH__OFFSET: u32 = 3;
pub const CYFLD__BOD_TURBO_THRESH__SIZE: u32 = 1;
pub const CYFLD__BOD_TRIM_TRIP__OFFSET: u32 = 4;
pub const CYFLD__BOD_TRIM_TRIP__SIZE: u32 = 4;
pub const CYREG_PWR_PWRSYS_TRIM2: u32 = 1074528004;
pub const CYFLD__LFCLK_TRIM_LOAD__OFFSET: u32 = 0;
pub const CYFLD__LFCLK_TRIM_LOAD__SIZE: u32 = 2;
pub const CYFLD__LFCLK_TRIM_VOLTAGE__OFFSET: u32 = 2;
pub const CYFLD__LFCLK_TRIM_VOLTAGE__SIZE: u32 = 2;
pub const CYFLD__DPSLP_TRIM_LOAD__OFFSET: u32 = 4;
pub const CYFLD__DPSLP_TRIM_LOAD__SIZE: u32 = 2;
pub const CYFLD__DPSLP_TRIM_LEAKAGE__OFFSET: u32 = 6;
pub const CYFLD__DPSLP_TRIM_LEAKAGE__SIZE: u32 = 1;
pub const CYFLD__DPSLP_TRIM_VOLTAGE__OFFSET: u32 = 7;
pub const CYFLD__DPSLP_TRIM_VOLTAGE__SIZE: u32 = 1;
pub const CYREG_PWR_PWRSYS_TRIM3: u32 = 1074528008;
pub const CYFLD__NWELL_TRIM__OFFSET: u32 = 0;
pub const CYFLD__NWELL_TRIM__SIZE: u32 = 3;
pub const CYFLD__QUIET_TRIM__OFFSET: u32 = 3;
pub const CYFLD__QUIET_TRIM__SIZE: u32 = 5;
pub const CYREG_PWR_PWRSYS_TRIM4: u32 = 1074528012;
pub const CYFLD__HIB_TRIM_NWELL__OFFSET: u32 = 0;
pub const CYFLD__HIB_TRIM_NWELL__SIZE: u32 = 2;
pub const CYFLD__HIB_TRIM_LEAKAGE__OFFSET: u32 = 2;
pub const CYFLD__HIB_TRIM_LEAKAGE__SIZE: u32 = 1;
pub const CYFLD__HIB_TRIM_VOLTAGE__OFFSET: u32 = 3;
pub const CYFLD__HIB_TRIM_VOLTAGE__SIZE: u32 = 1;
pub const CYFLD__HIB_TRIM_REFERENCE__OFFSET: u32 = 4;
pub const CYFLD__HIB_TRIM_REFERENCE__SIZE: u32 = 2;
pub const CYREG_PWR_BG_TRIM1: u32 = 1074528016;
pub const CYFLD__INL_TRIM_MAIN__OFFSET: u32 = 0;
pub const CYFLD__INL_TRIM_MAIN__SIZE: u32 = 3;
pub const CYFLD__INL_CROSS_MAIN__OFFSET: u32 = 3;
pub const CYFLD__INL_CROSS_MAIN__SIZE: u32 = 4;
pub const CYREG_PWR_BG_TRIM2: u32 = 1074528020;
pub const CYFLD__VCTAT_SLOPE__OFFSET: u32 = 0;
pub const CYFLD__VCTAT_SLOPE__SIZE: u32 = 4;
pub const CYFLD__VCTAT_VOLTAGE__OFFSET: u32 = 4;
pub const CYFLD__VCTAT_VOLTAGE__SIZE: u32 = 2;
pub const CYFLD__VCTAT_ENABLE__OFFSET: u32 = 6;
pub const CYFLD__VCTAT_ENABLE__SIZE: u32 = 1;
pub const CYFLD__VCTAT_VOLTAGE_MSB__OFFSET: u32 = 7;
pub const CYFLD__VCTAT_VOLTAGE_MSB__SIZE: u32 = 1;
pub const CYREG_PWR_BG_TRIM3: u32 = 1074528024;
pub const CYFLD__INL_TRIM_IMO__OFFSET: u32 = 0;
pub const CYFLD__INL_TRIM_IMO__SIZE: u32 = 3;
pub const CYFLD__INL_CROSS_IMO__OFFSET: u32 = 3;
pub const CYFLD__INL_CROSS_IMO__SIZE: u32 = 4;
pub const CYREG_PWR_BG_TRIM4: u32 = 1074528028;
pub const CYFLD__ABS_TRIM_IMO__OFFSET: u32 = 0;
pub const CYFLD__ABS_TRIM_IMO__SIZE: u32 = 6;
pub const CYREG_PWR_BG_TRIM5: u32 = 1074528032;
pub const CYFLD__TMPCO_TRIM_IMO__OFFSET: u32 = 0;
pub const CYFLD__TMPCO_TRIM_IMO__SIZE: u32 = 6;
pub const CYREG_CLK_ILO_TRIM: u32 = 1074528036;
pub const CYFLD__TRIM__OFFSET: u32 = 0;
pub const CYFLD__TRIM__SIZE: u32 = 4;
pub const CYFLD__COARSE_TRIM__OFFSET: u32 = 4;
pub const CYFLD__COARSE_TRIM__SIZE: u32 = 4;
pub const CYREG_CLK_IMO_TRIM1: u32 = 1074528040;
pub const CYFLD__OFFSET__OFFSET: u32 = 0;
pub const CYFLD__OFFSET__SIZE: u32 = 8;
pub const CYREG_CLK_IMO_TRIM2: u32 = 1074528044;
pub const CYFLD__FREQ__OFFSET: u32 = 0;
pub const CYFLD__FREQ__SIZE: u32 = 6;
pub const CYREG_CLK_IMO_TRIM3: u32 = 1074528048;
pub const CYFLD__TRIM_CLK36__OFFSET: u32 = 0;
pub const CYFLD__TRIM_CLK36__SIZE: u32 = 4;
pub const CYREG_CLK_IMO_TRIM4: u32 = 1074528052;
pub const CYFLD__GAIN__OFFSET: u32 = 0;
pub const CYFLD__GAIN__SIZE: u32 = 5;
pub const CYFLD__FSOFFSET__OFFSET: u32 = 5;
pub const CYFLD__FSOFFSET__SIZE: u32 = 3;
pub const CYREG_PWR_RSVD_TRIM: u32 = 1074528056;
pub const CYFLD__RSVD_TRIM__OFFSET: u32 = 0;
pub const CYFLD__RSVD_TRIM__SIZE: u32 = 4;
pub const CYDEV_SPCIF_BASE: u32 = 1074659328;
pub const CYDEV_SPCIF_SIZE: u32 = 65536;
pub const CYREG_SPCIF_GEOMETRY: u32 = 1074659328;
pub const CYFLD_SPCIF_FLASH__OFFSET: u32 = 0;
pub const CYFLD_SPCIF_FLASH__SIZE: u32 = 16;
pub const CYFLD_SPCIF_SFLASH__OFFSET: u32 = 16;
pub const CYFLD_SPCIF_SFLASH__SIZE: u32 = 4;
pub const CYFLD_SPCIF_NUM_FLASH__OFFSET: u32 = 20;
pub const CYFLD_SPCIF_NUM_FLASH__SIZE: u32 = 2;
pub const CYFLD_SPCIF_FLASH_ROW__OFFSET: u32 = 22;
pub const CYFLD_SPCIF_FLASH_ROW__SIZE: u32 = 2;
pub const CYFLD_SPCIF_NVL__OFFSET: u32 = 24;
pub const CYFLD_SPCIF_NVL__SIZE: u32 = 7;
pub const CYFLD_SPCIF_DE_CPD_LP__OFFSET: u32 = 31;
pub const CYFLD_SPCIF_DE_CPD_LP__SIZE: u32 = 1;
pub const CYREG_SPCIF_NVL_WR_DATA: u32 = 1074659356;
pub const CYFLD_SPCIF_DATA__OFFSET: u32 = 0;
pub const CYFLD_SPCIF_DATA__SIZE: u32 = 8;
pub const CYDEV_UDB_BASE: u32 = 1074724864;
pub const CYDEV_UDB_SIZE: u32 = 65536;
pub const CYDEV_UDB_W8_BASE: u32 = 1074724864;
pub const CYDEV_UDB_W8_SIZE: u32 = 4096;
pub const CYREG_UDB_W8_A0_00: u32 = 1074724864;
pub const CYFLD_UDB_W8_A0__OFFSET: u32 = 0;
pub const CYFLD_UDB_W8_A0__SIZE: u32 = 8;
pub const CYREG_UDB_W8_A0_01: u32 = 1074724865;
pub const CYREG_UDB_W8_A0_02: u32 = 1074724866;
pub const CYREG_UDB_W8_A0_03: u32 = 1074724867;
pub const CYREG_UDB_W8_A1_00: u32 = 1074724880;
pub const CYFLD_UDB_W8_A1__OFFSET: u32 = 0;
pub const CYFLD_UDB_W8_A1__SIZE: u32 = 8;
pub const CYREG_UDB_W8_A1_01: u32 = 1074724881;
pub const CYREG_UDB_W8_A1_02: u32 = 1074724882;
pub const CYREG_UDB_W8_A1_03: u32 = 1074724883;
pub const CYREG_UDB_W8_D0_00: u32 = 1074724896;
pub const CYFLD_UDB_W8_D0__OFFSET: u32 = 0;
pub const CYFLD_UDB_W8_D0__SIZE: u32 = 8;
pub const CYREG_UDB_W8_D0_01: u32 = 1074724897;
pub const CYREG_UDB_W8_D0_02: u32 = 1074724898;
pub const CYREG_UDB_W8_D0_03: u32 = 1074724899;
pub const CYREG_UDB_W8_D1_00: u32 = 1074724912;
pub const CYFLD_UDB_W8_D1__OFFSET: u32 = 0;
pub const CYFLD_UDB_W8_D1__SIZE: u32 = 8;
pub const CYREG_UDB_W8_D1_01: u32 = 1074724913;
pub const CYREG_UDB_W8_D1_02: u32 = 1074724914;
pub const CYREG_UDB_W8_D1_03: u32 = 1074724915;
pub const CYREG_UDB_W8_F0_00: u32 = 1074724928;
pub const CYFLD_UDB_W8_F0__OFFSET: u32 = 0;
pub const CYFLD_UDB_W8_F0__SIZE: u32 = 8;
pub const CYREG_UDB_W8_F0_01: u32 = 1074724929;
pub const CYREG_UDB_W8_F0_02: u32 = 1074724930;
pub const CYREG_UDB_W8_F0_03: u32 = 1074724931;
pub const CYREG_UDB_W8_F1_00: u32 = 1074724944;
pub const CYFLD_UDB_W8_F1__OFFSET: u32 = 0;
pub const CYFLD_UDB_W8_F1__SIZE: u32 = 8;
pub const CYREG_UDB_W8_F1_01: u32 = 1074724945;
pub const CYREG_UDB_W8_F1_02: u32 = 1074724946;
pub const CYREG_UDB_W8_F1_03: u32 = 1074724947;
pub const CYREG_UDB_W8_ST_00: u32 = 1074724960;
pub const CYFLD_UDB_W8_ST__OFFSET: u32 = 0;
pub const CYFLD_UDB_W8_ST__SIZE: u32 = 8;
pub const CYREG_UDB_W8_ST_01: u32 = 1074724961;
pub const CYREG_UDB_W8_ST_02: u32 = 1074724962;
pub const CYREG_UDB_W8_ST_03: u32 = 1074724963;
pub const CYREG_UDB_W8_CTL_00: u32 = 1074724976;
pub const CYFLD_UDB_W8_CTL__OFFSET: u32 = 0;
pub const CYFLD_UDB_W8_CTL__SIZE: u32 = 8;
pub const CYREG_UDB_W8_CTL_01: u32 = 1074724977;
pub const CYREG_UDB_W8_CTL_02: u32 = 1074724978;
pub const CYREG_UDB_W8_CTL_03: u32 = 1074724979;
pub const CYREG_UDB_W8_MSK_00: u32 = 1074724992;
pub const CYFLD_UDB_W8_MSK__OFFSET: u32 = 0;
pub const CYFLD_UDB_W8_MSK__SIZE: u32 = 7;
pub const CYREG_UDB_W8_MSK_01: u32 = 1074724993;
pub const CYREG_UDB_W8_MSK_02: u32 = 1074724994;
pub const CYREG_UDB_W8_MSK_03: u32 = 1074724995;
pub const CYREG_UDB_W8_ACTL_00: u32 = 1074725008;
pub const CYFLD_UDB_W8_FIFO0_CLR__OFFSET: u32 = 0;
pub const CYFLD_UDB_W8_FIFO0_CLR__SIZE: u32 = 1;
pub const CYVAL_UDB_W8_FIFO0_CLR_NORMAL: u32 = 0;
pub const CYVAL_UDB_W8_FIFO0_CLR_CLEAR: u32 = 1;
pub const CYFLD_UDB_W8_FIFO1_CLR__OFFSET: u32 = 1;
pub const CYFLD_UDB_W8_FIFO1_CLR__SIZE: u32 = 1;
pub const CYVAL_UDB_W8_FIFO1_CLR_NORMAL: u32 = 0;
pub const CYVAL_UDB_W8_FIFO1_CLR_CLEAR: u32 = 1;
pub const CYFLD_UDB_W8_FIFO0_LVL__OFFSET: u32 = 2;
pub const CYFLD_UDB_W8_FIFO0_LVL__SIZE: u32 = 1;
pub const CYVAL_UDB_W8_FIFO0_LVL_NORMAL: u32 = 0;
pub const CYVAL_UDB_W8_FIFO0_LVL_MID: u32 = 1;
pub const CYFLD_UDB_W8_FIFO1_LVL__OFFSET: u32 = 3;
pub const CYFLD_UDB_W8_FIFO1_LVL__SIZE: u32 = 1;
pub const CYVAL_UDB_W8_FIFO1_LVL_NORMAL: u32 = 0;
pub const CYVAL_UDB_W8_FIFO1_LVL_MID: u32 = 1;
pub const CYFLD_UDB_W8_INT_EN__OFFSET: u32 = 4;
pub const CYFLD_UDB_W8_INT_EN__SIZE: u32 = 1;
pub const CYVAL_UDB_W8_INT_EN_DISABLE: u32 = 0;
pub const CYVAL_UDB_W8_INT_EN_ENABLE: u32 = 1;
pub const CYFLD_UDB_W8_CNT_START__OFFSET: u32 = 5;
pub const CYFLD_UDB_W8_CNT_START__SIZE: u32 = 1;
pub const CYVAL_UDB_W8_CNT_START_DISABLE: u32 = 0;
pub const CYVAL_UDB_W8_CNT_START_ENABLE: u32 = 1;
pub const CYREG_UDB_W8_ACTL_01: u32 = 1074725009;
pub const CYREG_UDB_W8_ACTL_02: u32 = 1074725010;
pub const CYREG_UDB_W8_ACTL_03: u32 = 1074725011;
pub const CYREG_UDB_W8_MC_00: u32 = 1074725024;
pub const CYFLD_UDB_W8_PLD0_MC__OFFSET: u32 = 0;
pub const CYFLD_UDB_W8_PLD0_MC__SIZE: u32 = 4;
pub const CYFLD_UDB_W8_PLD1_MC__OFFSET: u32 = 4;
pub const CYFLD_UDB_W8_PLD1_MC__SIZE: u32 = 4;
pub const CYREG_UDB_W8_MC_01: u32 = 1074725025;
pub const CYREG_UDB_W8_MC_02: u32 = 1074725026;
pub const CYREG_UDB_W8_MC_03: u32 = 1074725027;
pub const CYDEV_UDB_CAT16_BASE: u32 = 1074728960;
pub const CYDEV_UDB_CAT16_SIZE: u32 = 4096;
pub const CYREG_UDB_CAT16_A_00: u32 = 1074728960;
pub const CYFLD_UDB_CAT16_A0__OFFSET: u32 = 0;
pub const CYFLD_UDB_CAT16_A0__SIZE: u32 = 8;
pub const CYFLD_UDB_CAT16_A1__OFFSET: u32 = 8;
pub const CYFLD_UDB_CAT16_A1__SIZE: u32 = 8;
pub const CYREG_UDB_CAT16_A_01: u32 = 1074728962;
pub const CYREG_UDB_CAT16_A_02: u32 = 1074728964;
pub const CYREG_UDB_CAT16_A_03: u32 = 1074728966;
pub const CYREG_UDB_CAT16_D_00: u32 = 1074729024;
pub const CYFLD_UDB_CAT16_D0__OFFSET: u32 = 0;
pub const CYFLD_UDB_CAT16_D0__SIZE: u32 = 8;
pub const CYFLD_UDB_CAT16_D1__OFFSET: u32 = 8;
pub const CYFLD_UDB_CAT16_D1__SIZE: u32 = 8;
pub const CYREG_UDB_CAT16_D_01: u32 = 1074729026;
pub const CYREG_UDB_CAT16_D_02: u32 = 1074729028;
pub const CYREG_UDB_CAT16_D_03: u32 = 1074729030;
pub const CYREG_UDB_CAT16_F_00: u32 = 1074729088;
pub const CYFLD_UDB_CAT16_F0__OFFSET: u32 = 0;
pub const CYFLD_UDB_CAT16_F0__SIZE: u32 = 8;
pub const CYFLD_UDB_CAT16_F1__OFFSET: u32 = 8;
pub const CYFLD_UDB_CAT16_F1__SIZE: u32 = 8;
pub const CYREG_UDB_CAT16_F_01: u32 = 1074729090;
pub const CYREG_UDB_CAT16_F_02: u32 = 1074729092;
pub const CYREG_UDB_CAT16_F_03: u32 = 1074729094;
pub const CYREG_UDB_CAT16_CTL_ST_00: u32 = 1074729152;
pub const CYFLD_UDB_CAT16_ST__OFFSET: u32 = 0;
pub const CYFLD_UDB_CAT16_ST__SIZE: u32 = 8;
pub const CYFLD_UDB_CAT16_CTL__OFFSET: u32 = 8;
pub const CYFLD_UDB_CAT16_CTL__SIZE: u32 = 8;
pub const CYREG_UDB_CAT16_CTL_ST_01: u32 = 1074729154;
pub const CYREG_UDB_CAT16_CTL_ST_02: u32 = 1074729156;
pub const CYREG_UDB_CAT16_CTL_ST_03: u32 = 1074729158;
pub const CYREG_UDB_CAT16_ACTL_MSK_00: u32 = 1074729216;
pub const CYFLD_UDB_CAT16_MSK__OFFSET: u32 = 0;
pub const CYFLD_UDB_CAT16_MSK__SIZE: u32 = 8;
pub const CYFLD_UDB_CAT16_FIFO0_CLR__OFFSET: u32 = 8;
pub const CYFLD_UDB_CAT16_FIFO0_CLR__SIZE: u32 = 1;
pub const CYVAL_UDB_CAT16_FIFO0_CLR_NORMAL: u32 = 0;
pub const CYVAL_UDB_CAT16_FIFO0_CLR_CLEAR: u32 = 1;
pub const CYFLD_UDB_CAT16_FIFO1_CLR__OFFSET: u32 = 9;
pub const CYFLD_UDB_CAT16_FIFO1_CLR__SIZE: u32 = 1;
pub const CYVAL_UDB_CAT16_FIFO1_CLR_NORMAL: u32 = 0;
pub const CYVAL_UDB_CAT16_FIFO1_CLR_CLEAR: u32 = 1;
pub const CYFLD_UDB_CAT16_FIFO0_LVL__OFFSET: u32 = 10;
pub const CYFLD_UDB_CAT16_FIFO0_LVL__SIZE: u32 = 1;
pub const CYVAL_UDB_CAT16_FIFO0_LVL_NORMAL: u32 = 0;
pub const CYVAL_UDB_CAT16_FIFO0_LVL_MID: u32 = 1;
pub const CYFLD_UDB_CAT16_FIFO1_LVL__OFFSET: u32 = 11;
pub const CYFLD_UDB_CAT16_FIFO1_LVL__SIZE: u32 = 1;
pub const CYVAL_UDB_CAT16_FIFO1_LVL_NORMAL: u32 = 0;
pub const CYVAL_UDB_CAT16_FIFO1_LVL_MID: u32 = 1;
pub const CYFLD_UDB_CAT16_INT_EN__OFFSET: u32 = 12;
pub const CYFLD_UDB_CAT16_INT_EN__SIZE: u32 = 1;
pub const CYVAL_UDB_CAT16_INT_EN_DISABLE: u32 = 0;
pub const CYVAL_UDB_CAT16_INT_EN_ENABLE: u32 = 1;
pub const CYFLD_UDB_CAT16_CNT_START__OFFSET: u32 = 13;
pub const CYFLD_UDB_CAT16_CNT_START__SIZE: u32 = 1;
pub const CYVAL_UDB_CAT16_CNT_START_DISABLE: u32 = 0;
pub const CYVAL_UDB_CAT16_CNT_START_ENABLE: u32 = 1;
pub const CYREG_UDB_CAT16_ACTL_MSK_01: u32 = 1074729218;
pub const CYREG_UDB_CAT16_ACTL_MSK_02: u32 = 1074729220;
pub const CYREG_UDB_CAT16_ACTL_MSK_03: u32 = 1074729222;
pub const CYREG_UDB_CAT16_MC_00: u32 = 1074729280;
pub const CYFLD_UDB_CAT16_PLD0_MC__OFFSET: u32 = 0;
pub const CYFLD_UDB_CAT16_PLD0_MC__SIZE: u32 = 4;
pub const CYFLD_UDB_CAT16_PLD1_MC__OFFSET: u32 = 4;
pub const CYFLD_UDB_CAT16_PLD1_MC__SIZE: u32 = 4;
pub const CYREG_UDB_CAT16_MC_01: u32 = 1074729282;
pub const CYREG_UDB_CAT16_MC_02: u32 = 1074729284;
pub const CYREG_UDB_CAT16_MC_03: u32 = 1074729286;
pub const CYDEV_UDB_W16_BASE: u32 = 1074728960;
pub const CYDEV_UDB_W16_SIZE: u32 = 4096;
pub const CYREG_UDB_W16_A0_00: u32 = 1074728960;
pub const CYFLD_UDB_W16_A0_LS__OFFSET: u32 = 0;
pub const CYFLD_UDB_W16_A0_LS__SIZE: u32 = 8;
pub const CYFLD_UDB_W16_A0_MS__OFFSET: u32 = 8;
pub const CYFLD_UDB_W16_A0_MS__SIZE: u32 = 8;
pub const CYREG_UDB_W16_A0_01: u32 = 1074728962;
pub const CYREG_UDB_W16_A0_02: u32 = 1074728964;
pub const CYREG_UDB_W16_A1_00: u32 = 1074728992;
pub const CYFLD_UDB_W16_A1_LS__OFFSET: u32 = 0;
pub const CYFLD_UDB_W16_A1_LS__SIZE: u32 = 8;
pub const CYFLD_UDB_W16_A1_MS__OFFSET: u32 = 8;
pub const CYFLD_UDB_W16_A1_MS__SIZE: u32 = 8;
pub const CYREG_UDB_W16_A1_01: u32 = 1074728994;
pub const CYREG_UDB_W16_A1_02: u32 = 1074728996;
pub const CYREG_UDB_W16_D0_00: u32 = 1074729024;
pub const CYFLD_UDB_W16_D0_LS__OFFSET: u32 = 0;
pub const CYFLD_UDB_W16_D0_LS__SIZE: u32 = 8;
pub const CYFLD_UDB_W16_D0_MS__OFFSET: u32 = 8;
pub const CYFLD_UDB_W16_D0_MS__SIZE: u32 = 8;
pub const CYREG_UDB_W16_D0_01: u32 = 1074729026;
pub const CYREG_UDB_W16_D0_02: u32 = 1074729028;
pub const CYREG_UDB_W16_D1_00: u32 = 1074729056;
pub const CYFLD_UDB_W16_D1_LS__OFFSET: u32 = 0;
pub const CYFLD_UDB_W16_D1_LS__SIZE: u32 = 8;
pub const CYFLD_UDB_W16_D1_MS__OFFSET: u32 = 8;
pub const CYFLD_UDB_W16_D1_MS__SIZE: u32 = 8;
pub const CYREG_UDB_W16_D1_01: u32 = 1074729058;
pub const CYREG_UDB_W16_D1_02: u32 = 1074729060;
pub const CYREG_UDB_W16_F0_00: u32 = 1074729088;
pub const CYFLD_UDB_W16_F0_LS__OFFSET: u32 = 0;
pub const CYFLD_UDB_W16_F0_LS__SIZE: u32 = 8;
pub const CYFLD_UDB_W16_F0_MS__OFFSET: u32 = 8;
pub const CYFLD_UDB_W16_F0_MS__SIZE: u32 = 8;
pub const CYREG_UDB_W16_F0_01: u32 = 1074729090;
pub const CYREG_UDB_W16_F0_02: u32 = 1074729092;
pub const CYREG_UDB_W16_F1_00: u32 = 1074729120;
pub const CYFLD_UDB_W16_F1_LS__OFFSET: u32 = 0;
pub const CYFLD_UDB_W16_F1_LS__SIZE: u32 = 8;
pub const CYFLD_UDB_W16_F1_MS__OFFSET: u32 = 8;
pub const CYFLD_UDB_W16_F1_MS__SIZE: u32 = 8;
pub const CYREG_UDB_W16_F1_01: u32 = 1074729122;
pub const CYREG_UDB_W16_F1_02: u32 = 1074729124;
pub const CYREG_UDB_W16_ST_00: u32 = 1074729152;
pub const CYFLD_UDB_W16_ST_LS__OFFSET: u32 = 0;
pub const CYFLD_UDB_W16_ST_LS__SIZE: u32 = 8;
pub const CYFLD_UDB_W16_ST_MS__OFFSET: u32 = 8;
pub const CYFLD_UDB_W16_ST_MS__SIZE: u32 = 8;
pub const CYREG_UDB_W16_ST_01: u32 = 1074729154;
pub const CYREG_UDB_W16_ST_02: u32 = 1074729156;
pub const CYREG_UDB_W16_CTL_00: u32 = 1074729184;
pub const CYFLD_UDB_W16_CTL_LS__OFFSET: u32 = 0;
pub const CYFLD_UDB_W16_CTL_LS__SIZE: u32 = 8;
pub const CYFLD_UDB_W16_CTL_MS__OFFSET: u32 = 8;
pub const CYFLD_UDB_W16_CTL_MS__SIZE: u32 = 8;
pub const CYREG_UDB_W16_CTL_01: u32 = 1074729186;
pub const CYREG_UDB_W16_CTL_02: u32 = 1074729188;
pub const CYREG_UDB_W16_MSK_00: u32 = 1074729216;
pub const CYFLD_UDB_W16_MSK_LS__OFFSET: u32 = 0;
pub const CYFLD_UDB_W16_MSK_LS__SIZE: u32 = 7;
pub const CYFLD_UDB_W16_MSK_MS__OFFSET: u32 = 8;
pub const CYFLD_UDB_W16_MSK_MS__SIZE: u32 = 7;
pub const CYREG_UDB_W16_MSK_01: u32 = 1074729218;
pub const CYREG_UDB_W16_MSK_02: u32 = 1074729220;
pub const CYREG_UDB_W16_ACTL_00: u32 = 1074729248;
pub const CYFLD_UDB_W16_FIFO0_CLR_LS__OFFSET: u32 = 0;
pub const CYFLD_UDB_W16_FIFO0_CLR_LS__SIZE: u32 = 1;
pub const CYVAL_UDB_W16_FIFO0_CLR_LS_NORMAL: u32 = 0;
pub const CYVAL_UDB_W16_FIFO0_CLR_LS_CLEAR: u32 = 1;
pub const CYFLD_UDB_W16_FIFO1_CLR_LS__OFFSET: u32 = 1;
pub const CYFLD_UDB_W16_FIFO1_CLR_LS__SIZE: u32 = 1;
pub const CYVAL_UDB_W16_FIFO1_CLR_LS_NORMAL: u32 = 0;
pub const CYVAL_UDB_W16_FIFO1_CLR_LS_CLEAR: u32 = 1;
pub const CYFLD_UDB_W16_FIFO0_LVL_LS__OFFSET: u32 = 2;
pub const CYFLD_UDB_W16_FIFO0_LVL_LS__SIZE: u32 = 1;
pub const CYVAL_UDB_W16_FIFO0_LVL_LS_NORMAL: u32 = 0;
pub const CYVAL_UDB_W16_FIFO0_LVL_LS_MID: u32 = 1;
pub const CYFLD_UDB_W16_FIFO1_LVL_LS__OFFSET: u32 = 3;
pub const CYFLD_UDB_W16_FIFO1_LVL_LS__SIZE: u32 = 1;
pub const CYVAL_UDB_W16_FIFO1_LVL_LS_NORMAL: u32 = 0;
pub const CYVAL_UDB_W16_FIFO1_LVL_LS_MID: u32 = 1;
pub const CYFLD_UDB_W16_INT_EN_LS__OFFSET: u32 = 4;
pub const CYFLD_UDB_W16_INT_EN_LS__SIZE: u32 = 1;
pub const CYVAL_UDB_W16_INT_EN_LS_DISABLE: u32 = 0;
pub const CYVAL_UDB_W16_INT_EN_LS_ENABLE: u32 = 1;
pub const CYFLD_UDB_W16_CNT_START_LS__OFFSET: u32 = 5;
pub const CYFLD_UDB_W16_CNT_START_LS__SIZE: u32 = 1;
pub const CYVAL_UDB_W16_CNT_START_LS_DISABLE: u32 = 0;
pub const CYVAL_UDB_W16_CNT_START_LS_ENABLE: u32 = 1;
pub const CYFLD_UDB_W16_FIFO0_CLR_MS__OFFSET: u32 = 8;
pub const CYFLD_UDB_W16_FIFO0_CLR_MS__SIZE: u32 = 1;
pub const CYVAL_UDB_W16_FIFO0_CLR_MS_NORMAL: u32 = 0;
pub const CYVAL_UDB_W16_FIFO0_CLR_MS_CLEAR: u32 = 1;
pub const CYFLD_UDB_W16_FIFO1_CLR_MS__OFFSET: u32 = 9;
pub const CYFLD_UDB_W16_FIFO1_CLR_MS__SIZE: u32 = 1;
pub const CYVAL_UDB_W16_FIFO1_CLR_MS_NORMAL: u32 = 0;
pub const CYVAL_UDB_W16_FIFO1_CLR_MS_CLEAR: u32 = 1;
pub const CYFLD_UDB_W16_FIFO0_LVL_MS__OFFSET: u32 = 10;
pub const CYFLD_UDB_W16_FIFO0_LVL_MS__SIZE: u32 = 1;
pub const CYVAL_UDB_W16_FIFO0_LVL_MS_NORMAL: u32 = 0;
pub const CYVAL_UDB_W16_FIFO0_LVL_MS_MID: u32 = 1;
pub const CYFLD_UDB_W16_FIFO1_LVL_MS__OFFSET: u32 = 11;
pub const CYFLD_UDB_W16_FIFO1_LVL_MS__SIZE: u32 = 1;
pub const CYVAL_UDB_W16_FIFO1_LVL_MS_NORMAL: u32 = 0;
pub const CYVAL_UDB_W16_FIFO1_LVL_MS_MID: u32 = 1;
pub const CYFLD_UDB_W16_INT_EN_MS__OFFSET: u32 = 12;
pub const CYFLD_UDB_W16_INT_EN_MS__SIZE: u32 = 1;
pub const CYVAL_UDB_W16_INT_EN_MS_DISABLE: u32 = 0;
pub const CYVAL_UDB_W16_INT_EN_MS_ENABLE: u32 = 1;
pub const CYFLD_UDB_W16_CNT_START_MS__OFFSET: u32 = 13;
pub const CYFLD_UDB_W16_CNT_START_MS__SIZE: u32 = 1;
pub const CYVAL_UDB_W16_CNT_START_MS_DISABLE: u32 = 0;
pub const CYVAL_UDB_W16_CNT_START_MS_ENABLE: u32 = 1;
pub const CYREG_UDB_W16_ACTL_01: u32 = 1074729250;
pub const CYREG_UDB_W16_ACTL_02: u32 = 1074729252;
pub const CYREG_UDB_W16_MC_00: u32 = 1074729280;
pub const CYFLD_UDB_W16_PLD0_MC_LS__OFFSET: u32 = 0;
pub const CYFLD_UDB_W16_PLD0_MC_LS__SIZE: u32 = 4;
pub const CYFLD_UDB_W16_PLD1_MC_LS__OFFSET: u32 = 4;
pub const CYFLD_UDB_W16_PLD1_MC_LS__SIZE: u32 = 4;
pub const CYFLD_UDB_W16_PLD0_MC_MS__OFFSET: u32 = 8;
pub const CYFLD_UDB_W16_PLD0_MC_MS__SIZE: u32 = 4;
pub const CYFLD_UDB_W16_PLD1_MC_MS__OFFSET: u32 = 12;
pub const CYFLD_UDB_W16_PLD1_MC_MS__SIZE: u32 = 4;
pub const CYREG_UDB_W16_MC_01: u32 = 1074729282;
pub const CYREG_UDB_W16_MC_02: u32 = 1074729284;
pub const CYDEV_UDB_W32_BASE: u32 = 1074733056;
pub const CYDEV_UDB_W32_SIZE: u32 = 4096;
pub const CYREG_UDB_W32_A0_00: u32 = 1074733056;
pub const CYFLD_UDB_W32_A0_0__OFFSET: u32 = 0;
pub const CYFLD_UDB_W32_A0_0__SIZE: u32 = 8;
pub const CYFLD_UDB_W32_A0_1__OFFSET: u32 = 8;
pub const CYFLD_UDB_W32_A0_1__SIZE: u32 = 8;
pub const CYFLD_UDB_W32_A0_2__OFFSET: u32 = 16;
pub const CYFLD_UDB_W32_A0_2__SIZE: u32 = 8;
pub const CYFLD_UDB_W32_A0_3__OFFSET: u32 = 24;
pub const CYFLD_UDB_W32_A0_3__SIZE: u32 = 8;
pub const CYREG_UDB_W32_A1_00: u32 = 1074733120;
pub const CYFLD_UDB_W32_A1_0__OFFSET: u32 = 0;
pub const CYFLD_UDB_W32_A1_0__SIZE: u32 = 8;
pub const CYFLD_UDB_W32_A1_1__OFFSET: u32 = 8;
pub const CYFLD_UDB_W32_A1_1__SIZE: u32 = 8;
pub const CYFLD_UDB_W32_A1_2__OFFSET: u32 = 16;
pub const CYFLD_UDB_W32_A1_2__SIZE: u32 = 8;
pub const CYFLD_UDB_W32_A1_3__OFFSET: u32 = 24;
pub const CYFLD_UDB_W32_A1_3__SIZE: u32 = 8;
pub const CYREG_UDB_W32_D0_00: u32 = 1074733184;
pub const CYFLD_UDB_W32_D0_0__OFFSET: u32 = 0;
pub const CYFLD_UDB_W32_D0_0__SIZE: u32 = 8;
pub const CYFLD_UDB_W32_D0_1__OFFSET: u32 = 8;
pub const CYFLD_UDB_W32_D0_1__SIZE: u32 = 8;
pub const CYFLD_UDB_W32_D0_2__OFFSET: u32 = 16;
pub const CYFLD_UDB_W32_D0_2__SIZE: u32 = 8;
pub const CYFLD_UDB_W32_D0_3__OFFSET: u32 = 24;
pub const CYFLD_UDB_W32_D0_3__SIZE: u32 = 8;
pub const CYREG_UDB_W32_D1_00: u32 = 1074733248;
pub const CYFLD_UDB_W32_D1_0__OFFSET: u32 = 0;
pub const CYFLD_UDB_W32_D1_0__SIZE: u32 = 8;
pub const CYFLD_UDB_W32_D1_1__OFFSET: u32 = 8;
pub const CYFLD_UDB_W32_D1_1__SIZE: u32 = 8;
pub const CYFLD_UDB_W32_D1_2__OFFSET: u32 = 16;
pub const CYFLD_UDB_W32_D1_2__SIZE: u32 = 8;
pub const CYFLD_UDB_W32_D1_3__OFFSET: u32 = 24;
pub const CYFLD_UDB_W32_D1_3__SIZE: u32 = 8;
pub const CYREG_UDB_W32_F0_00: u32 = 1074733312;
pub const CYFLD_UDB_W32_F0_0__OFFSET: u32 = 0;
pub const CYFLD_UDB_W32_F0_0__SIZE: u32 = 8;
pub const CYFLD_UDB_W32_F0_1__OFFSET: u32 = 8;
pub const CYFLD_UDB_W32_F0_1__SIZE: u32 = 8;
pub const CYFLD_UDB_W32_F0_2__OFFSET: u32 = 16;
pub const CYFLD_UDB_W32_F0_2__SIZE: u32 = 8;
pub const CYFLD_UDB_W32_F0_3__OFFSET: u32 = 24;
pub const CYFLD_UDB_W32_F0_3__SIZE: u32 = 8;
pub const CYREG_UDB_W32_F1_00: u32 = 1074733376;
pub const CYFLD_UDB_W32_F1_0__OFFSET: u32 = 0;
pub const CYFLD_UDB_W32_F1_0__SIZE: u32 = 8;
pub const CYFLD_UDB_W32_F1_1__OFFSET: u32 = 8;
pub const CYFLD_UDB_W32_F1_1__SIZE: u32 = 8;
pub const CYFLD_UDB_W32_F1_2__OFFSET: u32 = 16;
pub const CYFLD_UDB_W32_F1_2__SIZE: u32 = 8;
pub const CYFLD_UDB_W32_F1_3__OFFSET: u32 = 24;
pub const CYFLD_UDB_W32_F1_3__SIZE: u32 = 8;
pub const CYREG_UDB_W32_ST_00: u32 = 1074733440;
pub const CYFLD_UDB_W32_ST_0__OFFSET: u32 = 0;
pub const CYFLD_UDB_W32_ST_0__SIZE: u32 = 8;
pub const CYFLD_UDB_W32_ST_1__OFFSET: u32 = 8;
pub const CYFLD_UDB_W32_ST_1__SIZE: u32 = 8;
pub const CYFLD_UDB_W32_ST_2__OFFSET: u32 = 16;
pub const CYFLD_UDB_W32_ST_2__SIZE: u32 = 8;
pub const CYFLD_UDB_W32_ST_3__OFFSET: u32 = 24;
pub const CYFLD_UDB_W32_ST_3__SIZE: u32 = 8;
pub const CYREG_UDB_W32_CTL_00: u32 = 1074733504;
pub const CYFLD_UDB_W32_CTL_0__OFFSET: u32 = 0;
pub const CYFLD_UDB_W32_CTL_0__SIZE: u32 = 8;
pub const CYFLD_UDB_W32_CTL_1__OFFSET: u32 = 8;
pub const CYFLD_UDB_W32_CTL_1__SIZE: u32 = 8;
pub const CYFLD_UDB_W32_CTL_2__OFFSET: u32 = 16;
pub const CYFLD_UDB_W32_CTL_2__SIZE: u32 = 8;
pub const CYFLD_UDB_W32_CTL_3__OFFSET: u32 = 24;
pub const CYFLD_UDB_W32_CTL_3__SIZE: u32 = 8;
pub const CYREG_UDB_W32_MSK_00: u32 = 1074733568;
pub const CYFLD_UDB_W32_MSK_0__OFFSET: u32 = 0;
pub const CYFLD_UDB_W32_MSK_0__SIZE: u32 = 7;
pub const CYFLD_UDB_W32_MSK_1__OFFSET: u32 = 8;
pub const CYFLD_UDB_W32_MSK_1__SIZE: u32 = 7;
pub const CYFLD_UDB_W32_MSK_2__OFFSET: u32 = 16;
pub const CYFLD_UDB_W32_MSK_2__SIZE: u32 = 7;
pub const CYFLD_UDB_W32_MSK_3__OFFSET: u32 = 24;
pub const CYFLD_UDB_W32_MSK_3__SIZE: u32 = 7;
pub const CYREG_UDB_W32_ACTL_00: u32 = 1074733632;
pub const CYFLD_UDB_W32_FIFO0_CLR_0__OFFSET: u32 = 0;
pub const CYFLD_UDB_W32_FIFO0_CLR_0__SIZE: u32 = 1;
pub const CYVAL_UDB_W32_FIFO0_CLR_0_NORMAL: u32 = 0;
pub const CYVAL_UDB_W32_FIFO0_CLR_0_CLEAR: u32 = 1;
pub const CYFLD_UDB_W32_FIFO1_CLR_0__OFFSET: u32 = 1;
pub const CYFLD_UDB_W32_FIFO1_CLR_0__SIZE: u32 = 1;
pub const CYVAL_UDB_W32_FIFO1_CLR_0_NORMAL: u32 = 0;
pub const CYVAL_UDB_W32_FIFO1_CLR_0_CLEAR: u32 = 1;
pub const CYFLD_UDB_W32_FIFO0_LVL_0__OFFSET: u32 = 2;
pub const CYFLD_UDB_W32_FIFO0_LVL_0__SIZE: u32 = 1;
pub const CYVAL_UDB_W32_FIFO0_LVL_0_NORMAL: u32 = 0;
pub const CYVAL_UDB_W32_FIFO0_LVL_0_MID: u32 = 1;
pub const CYFLD_UDB_W32_FIFO1_LVL_0__OFFSET: u32 = 3;
pub const CYFLD_UDB_W32_FIFO1_LVL_0__SIZE: u32 = 1;
pub const CYVAL_UDB_W32_FIFO1_LVL_0_NORMAL: u32 = 0;
pub const CYVAL_UDB_W32_FIFO1_LVL_0_MID: u32 = 1;
pub const CYFLD_UDB_W32_INT_EN_0__OFFSET: u32 = 4;
pub const CYFLD_UDB_W32_INT_EN_0__SIZE: u32 = 1;
pub const CYVAL_UDB_W32_INT_EN_0_DISABLE: u32 = 0;
pub const CYVAL_UDB_W32_INT_EN_0_ENABLE: u32 = 1;
pub const CYFLD_UDB_W32_CNT_START_0__OFFSET: u32 = 5;
pub const CYFLD_UDB_W32_CNT_START_0__SIZE: u32 = 1;
pub const CYVAL_UDB_W32_CNT_START_0_DISABLE: u32 = 0;
pub const CYVAL_UDB_W32_CNT_START_0_ENABLE: u32 = 1;
pub const CYFLD_UDB_W32_FIFO0_CLR_1__OFFSET: u32 = 8;
pub const CYFLD_UDB_W32_FIFO0_CLR_1__SIZE: u32 = 1;
pub const CYVAL_UDB_W32_FIFO0_CLR_1_NORMAL: u32 = 0;
pub const CYVAL_UDB_W32_FIFO0_CLR_1_CLEAR: u32 = 1;
pub const CYFLD_UDB_W32_FIFO1_CLR_1__OFFSET: u32 = 9;
pub const CYFLD_UDB_W32_FIFO1_CLR_1__SIZE: u32 = 1;
pub const CYVAL_UDB_W32_FIFO1_CLR_1_NORMAL: u32 = 0;
pub const CYVAL_UDB_W32_FIFO1_CLR_1_CLEAR: u32 = 1;
pub const CYFLD_UDB_W32_FIFO0_LVL_1__OFFSET: u32 = 10;
pub const CYFLD_UDB_W32_FIFO0_LVL_1__SIZE: u32 = 1;
pub const CYVAL_UDB_W32_FIFO0_LVL_1_NORMAL: u32 = 0;
pub const CYVAL_UDB_W32_FIFO0_LVL_1_MID: u32 = 1;
pub const CYFLD_UDB_W32_FIFO1_LVL_1__OFFSET: u32 = 11;
pub const CYFLD_UDB_W32_FIFO1_LVL_1__SIZE: u32 = 1;
pub const CYVAL_UDB_W32_FIFO1_LVL_1_NORMAL: u32 = 0;
pub const CYVAL_UDB_W32_FIFO1_LVL_1_MID: u32 = 1;
pub const CYFLD_UDB_W32_INT_EN_1__OFFSET: u32 = 12;
pub const CYFLD_UDB_W32_INT_EN_1__SIZE: u32 = 1;
pub const CYVAL_UDB_W32_INT_EN_1_DISABLE: u32 = 0;
pub const CYVAL_UDB_W32_INT_EN_1_ENABLE: u32 = 1;
pub const CYFLD_UDB_W32_CNT_START_1__OFFSET: u32 = 13;
pub const CYFLD_UDB_W32_CNT_START_1__SIZE: u32 = 1;
pub const CYVAL_UDB_W32_CNT_START_1_DISABLE: u32 = 0;
pub const CYVAL_UDB_W32_CNT_START_1_ENABLE: u32 = 1;
pub const CYFLD_UDB_W32_FIFO0_CLR_2__OFFSET: u32 = 16;
pub const CYFLD_UDB_W32_FIFO0_CLR_2__SIZE: u32 = 1;
pub const CYVAL_UDB_W32_FIFO0_CLR_2_NORMAL: u32 = 0;
pub const CYVAL_UDB_W32_FIFO0_CLR_2_CLEAR: u32 = 1;
pub const CYFLD_UDB_W32_FIFO1_CLR_2__OFFSET: u32 = 17;
pub const CYFLD_UDB_W32_FIFO1_CLR_2__SIZE: u32 = 1;
pub const CYVAL_UDB_W32_FIFO1_CLR_2_NORMAL: u32 = 0;
pub const CYVAL_UDB_W32_FIFO1_CLR_2_CLEAR: u32 = 1;
pub const CYFLD_UDB_W32_FIFO0_LVL_2__OFFSET: u32 = 18;
pub const CYFLD_UDB_W32_FIFO0_LVL_2__SIZE: u32 = 1;
pub const CYVAL_UDB_W32_FIFO0_LVL_2_NORMAL: u32 = 0;
pub const CYVAL_UDB_W32_FIFO0_LVL_2_MID: u32 = 1;
pub const CYFLD_UDB_W32_FIFO1_LVL_2__OFFSET: u32 = 19;
pub const CYFLD_UDB_W32_FIFO1_LVL_2__SIZE: u32 = 1;
pub const CYVAL_UDB_W32_FIFO1_LVL_2_NORMAL: u32 = 0;
pub const CYVAL_UDB_W32_FIFO1_LVL_2_MID: u32 = 1;
pub const CYFLD_UDB_W32_INT_EN_2__OFFSET: u32 = 20;
pub const CYFLD_UDB_W32_INT_EN_2__SIZE: u32 = 1;
pub const CYVAL_UDB_W32_INT_EN_2_DISABLE: u32 = 0;
pub const CYVAL_UDB_W32_INT_EN_2_ENABLE: u32 = 1;
pub const CYFLD_UDB_W32_CNT_START_2__OFFSET: u32 = 21;
pub const CYFLD_UDB_W32_CNT_START_2__SIZE: u32 = 1;
pub const CYVAL_UDB_W32_CNT_START_2_DISABLE: u32 = 0;
pub const CYVAL_UDB_W32_CNT_START_2_ENABLE: u32 = 1;
pub const CYFLD_UDB_W32_FIFO0_CLR_3__OFFSET: u32 = 24;
pub const CYFLD_UDB_W32_FIFO0_CLR_3__SIZE: u32 = 1;
pub const CYVAL_UDB_W32_FIFO0_CLR_3_NORMAL: u32 = 0;
pub const CYVAL_UDB_W32_FIFO0_CLR_3_CLEAR: u32 = 1;
pub const CYFLD_UDB_W32_FIFO1_CLR_3__OFFSET: u32 = 25;
pub const CYFLD_UDB_W32_FIFO1_CLR_3__SIZE: u32 = 1;
pub const CYVAL_UDB_W32_FIFO1_CLR_3_NORMAL: u32 = 0;
pub const CYVAL_UDB_W32_FIFO1_CLR_3_CLEAR: u32 = 1;
pub const CYFLD_UDB_W32_FIFO0_LVL_3__OFFSET: u32 = 26;
pub const CYFLD_UDB_W32_FIFO0_LVL_3__SIZE: u32 = 1;
pub const CYVAL_UDB_W32_FIFO0_LVL_3_NORMAL: u32 = 0;
pub const CYVAL_UDB_W32_FIFO0_LVL_3_MID: u32 = 1;
pub const CYFLD_UDB_W32_FIFO1_LVL_3__OFFSET: u32 = 27;
pub const CYFLD_UDB_W32_FIFO1_LVL_3__SIZE: u32 = 1;
pub const CYVAL_UDB_W32_FIFO1_LVL_3_NORMAL: u32 = 0;
pub const CYVAL_UDB_W32_FIFO1_LVL_3_MID: u32 = 1;
pub const CYFLD_UDB_W32_INT_EN_3__OFFSET: u32 = 28;
pub const CYFLD_UDB_W32_INT_EN_3__SIZE: u32 = 1;
pub const CYVAL_UDB_W32_INT_EN_3_DISABLE: u32 = 0;
pub const CYVAL_UDB_W32_INT_EN_3_ENABLE: u32 = 1;
pub const CYFLD_UDB_W32_CNT_START_3__OFFSET: u32 = 29;
pub const CYFLD_UDB_W32_CNT_START_3__SIZE: u32 = 1;
pub const CYVAL_UDB_W32_CNT_START_3_DISABLE: u32 = 0;
pub const CYVAL_UDB_W32_CNT_START_3_ENABLE: u32 = 1;
pub const CYREG_UDB_W32_MC_00: u32 = 1074733696;
pub const CYFLD_UDB_W32_PLD0_MC_0__OFFSET: u32 = 0;
pub const CYFLD_UDB_W32_PLD0_MC_0__SIZE: u32 = 4;
pub const CYFLD_UDB_W32_PLD1_MC_0__OFFSET: u32 = 4;
pub const CYFLD_UDB_W32_PLD1_MC_0__SIZE: u32 = 4;
pub const CYFLD_UDB_W32_PLD0_MC_1__OFFSET: u32 = 8;
pub const CYFLD_UDB_W32_PLD0_MC_1__SIZE: u32 = 4;
pub const CYFLD_UDB_W32_PLD1_MC_1__OFFSET: u32 = 12;
pub const CYFLD_UDB_W32_PLD1_MC_1__SIZE: u32 = 4;
pub const CYFLD_UDB_W32_PLD0_MC_2__OFFSET: u32 = 16;
pub const CYFLD_UDB_W32_PLD0_MC_2__SIZE: u32 = 4;
pub const CYFLD_UDB_W32_PLD1_MC_2__OFFSET: u32 = 20;
pub const CYFLD_UDB_W32_PLD1_MC_2__SIZE: u32 = 4;
pub const CYFLD_UDB_W32_PLD0_MC_3__OFFSET: u32 = 24;
pub const CYFLD_UDB_W32_PLD0_MC_3__SIZE: u32 = 4;
pub const CYFLD_UDB_W32_PLD1_MC_3__OFFSET: u32 = 28;
pub const CYFLD_UDB_W32_PLD1_MC_3__SIZE: u32 = 4;
pub const CYDEV_UDB_P0_BASE: u32 = 1074737152;
pub const CYDEV_UDB_P0_SIZE: u32 = 512;
pub const CYDEV_UDB_P0_U0_BASE: u32 = 1074737152;
pub const CYDEV_UDB_P0_U0_SIZE: u32 = 128;
pub const CYREG_UDB_P0_U0_PLD_IT0: u32 = 1074737152;
pub const CYFLD_UDB_P_U_PLD0_ITxC_0__OFFSET: u32 = 0;
pub const CYFLD_UDB_P_U_PLD0_ITxC_0__SIZE: u32 = 1;
pub const CYFLD_UDB_P_U_PLD0_ITxC_1__OFFSET: u32 = 1;
pub const CYFLD_UDB_P_U_PLD0_ITxC_1__SIZE: u32 = 1;
pub const CYFLD_UDB_P_U_PLD0_ITxC_2__OFFSET: u32 = 2;
pub const CYFLD_UDB_P_U_PLD0_ITxC_2__SIZE: u32 = 1;
pub const CYFLD_UDB_P_U_PLD0_ITxC_3__OFFSET: u32 = 3;
pub const CYFLD_UDB_P_U_PLD0_ITxC_3__SIZE: u32 = 1;
pub const CYFLD_UDB_P_U_PLD0_ITxC_4__OFFSET: u32 = 4;
pub const CYFLD_UDB_P_U_PLD0_ITxC_4__SIZE: u32 = 1;
pub const CYFLD_UDB_P_U_PLD0_ITxC_5__OFFSET: u32 = 5;
pub const CYFLD_UDB_P_U_PLD0_ITxC_5__SIZE: u32 = 1;
pub const CYFLD_UDB_P_U_PLD0_ITxC_6__OFFSET: u32 = 6;
pub const CYFLD_UDB_P_U_PLD0_ITxC_6__SIZE: u32 = 1;
pub const CYFLD_UDB_P_U_PLD0_ITxC_7__OFFSET: u32 = 7;
pub const CYFLD_UDB_P_U_PLD0_ITxC_7__SIZE: u32 = 1;
pub const CYFLD_UDB_P_U_PLD1_ITxC_0__OFFSET: u32 = 8;
pub const CYFLD_UDB_P_U_PLD1_ITxC_0__SIZE: u32 = 1;
pub const CYFLD_UDB_P_U_PLD1_ITxC_1__OFFSET: u32 = 9;
pub const CYFLD_UDB_P_U_PLD1_ITxC_1__SIZE: u32 = 1;
pub const CYFLD_UDB_P_U_PLD1_ITxC_2__OFFSET: u32 = 10;
pub const CYFLD_UDB_P_U_PLD1_ITxC_2__SIZE: u32 = 1;
pub const CYFLD_UDB_P_U_PLD1_ITxC_3__OFFSET: u32 = 11;
pub const CYFLD_UDB_P_U_PLD1_ITxC_3__SIZE: u32 = 1;
pub const CYFLD_UDB_P_U_PLD1_ITxC_4__OFFSET: u32 = 12;
pub const CYFLD_UDB_P_U_PLD1_ITxC_4__SIZE: u32 = 1;
pub const CYFLD_UDB_P_U_PLD1_ITxC_5__OFFSET: u32 = 13;
pub const CYFLD_UDB_P_U_PLD1_ITxC_5__SIZE: u32 = 1;
pub const CYFLD_UDB_P_U_PLD1_ITxC_6__OFFSET: u32 = 14;
pub const CYFLD_UDB_P_U_PLD1_ITxC_6__SIZE: u32 = 1;
pub const CYFLD_UDB_P_U_PLD1_ITxC_7__OFFSET: u32 = 15;
pub const CYFLD_UDB_P_U_PLD1_ITxC_7__SIZE: u32 = 1;
pub const CYFLD_UDB_P_U_PLD0_ITxT_0__OFFSET: u32 = 16;
pub const CYFLD_UDB_P_U_PLD0_ITxT_0__SIZE: u32 = 1;
pub const CYFLD_UDB_P_U_PLD0_ITxT_1__OFFSET: u32 = 17;
pub const CYFLD_UDB_P_U_PLD0_ITxT_1__SIZE: u32 = 1;
pub const CYFLD_UDB_P_U_PLD0_ITxT_2__OFFSET: u32 = 18;
pub const CYFLD_UDB_P_U_PLD0_ITxT_2__SIZE: u32 = 1;
pub const CYFLD_UDB_P_U_PLD0_ITxT_3__OFFSET: u32 = 19;
pub const CYFLD_UDB_P_U_PLD0_ITxT_3__SIZE: u32 = 1;
pub const CYFLD_UDB_P_U_PLD0_ITxT_4__OFFSET: u32 = 20;
pub const CYFLD_UDB_P_U_PLD0_ITxT_4__SIZE: u32 = 1;
pub const CYFLD_UDB_P_U_PLD0_ITxT_5__OFFSET: u32 = 21;
pub const CYFLD_UDB_P_U_PLD0_ITxT_5__SIZE: u32 = 1;
pub const CYFLD_UDB_P_U_PLD0_ITxT_6__OFFSET: u32 = 22;
pub const CYFLD_UDB_P_U_PLD0_ITxT_6__SIZE: u32 = 1;
pub const CYFLD_UDB_P_U_PLD0_ITxT_7__OFFSET: u32 = 23;
pub const CYFLD_UDB_P_U_PLD0_ITxT_7__SIZE: u32 = 1;
pub const CYFLD_UDB_P_U_PLD1_ITxT_0__OFFSET: u32 = 24;
pub const CYFLD_UDB_P_U_PLD1_ITxT_0__SIZE: u32 = 1;
pub const CYFLD_UDB_P_U_PLD1_ITxT_1__OFFSET: u32 = 25;
pub const CYFLD_UDB_P_U_PLD1_ITxT_1__SIZE: u32 = 1;
pub const CYFLD_UDB_P_U_PLD1_ITxT_2__OFFSET: u32 = 26;
pub const CYFLD_UDB_P_U_PLD1_ITxT_2__SIZE: u32 = 1;
pub const CYFLD_UDB_P_U_PLD1_ITxT_3__OFFSET: u32 = 27;
pub const CYFLD_UDB_P_U_PLD1_ITxT_3__SIZE: u32 = 1;
pub const CYFLD_UDB_P_U_PLD1_ITxT_4__OFFSET: u32 = 28;
pub const CYFLD_UDB_P_U_PLD1_ITxT_4__SIZE: u32 = 1;
pub const CYFLD_UDB_P_U_PLD1_ITxT_5__OFFSET: u32 = 29;
pub const CYFLD_UDB_P_U_PLD1_ITxT_5__SIZE: u32 = 1;
pub const CYFLD_UDB_P_U_PLD1_ITxT_6__OFFSET: u32 = 30;
pub const CYFLD_UDB_P_U_PLD1_ITxT_6__SIZE: u32 = 1;
pub const CYFLD_UDB_P_U_PLD1_ITxT_7__OFFSET: u32 = 31;
pub const CYFLD_UDB_P_U_PLD1_ITxT_7__SIZE: u32 = 1;
pub const CYREG_UDB_P0_U0_PLD_IT1: u32 = 1074737156;
pub const CYREG_UDB_P0_U0_PLD_IT2: u32 = 1074737160;
pub const CYREG_UDB_P0_U0_PLD_IT3: u32 = 1074737164;
pub const CYREG_UDB_P0_U0_PLD_IT4: u32 = 1074737168;
pub const CYREG_UDB_P0_U0_PLD_IT5: u32 = 1074737172;
pub const CYREG_UDB_P0_U0_PLD_IT6: u32 = 1074737176;
pub const CYREG_UDB_P0_U0_PLD_IT7: u32 = 1074737180;
pub const CYREG_UDB_P0_U0_PLD_IT8: u32 = 1074737184;
pub const CYREG_UDB_P0_U0_PLD_IT9: u32 = 1074737188;
pub const CYREG_UDB_P0_U0_PLD_IT10: u32 = 1074737192;
pub const CYREG_UDB_P0_U0_PLD_IT11: u32 = 1074737196;
pub const CYREG_UDB_P0_U0_PLD_ORT0: u32 = 1074737200;
pub const CYFLD_UDB_P_U_PLD0_ORT_PTx_0__OFFSET: u32 = 0;
pub const CYFLD_UDB_P_U_PLD0_ORT_PTx_0__SIZE: u32 = 1;
pub const CYFLD_UDB_P_U_PLD0_ORT_PTx_1__OFFSET: u32 = 1;
pub const CYFLD_UDB_P_U_PLD0_ORT_PTx_1__SIZE: u32 = 1;
pub const CYFLD_UDB_P_U_PLD0_ORT_PTx_2__OFFSET: u32 = 2;
pub const CYFLD_UDB_P_U_PLD0_ORT_PTx_2__SIZE: u32 = 1;
pub const CYFLD_UDB_P_U_PLD0_ORT_PTx_3__OFFSET: u32 = 3;
pub const CYFLD_UDB_P_U_PLD0_ORT_PTx_3__SIZE: u32 = 1;
pub const CYFLD_UDB_P_U_PLD0_ORT_PTx_4__OFFSET: u32 = 4;
pub const CYFLD_UDB_P_U_PLD0_ORT_PTx_4__SIZE: u32 = 1;
pub const CYFLD_UDB_P_U_PLD0_ORT_PTx_5__OFFSET: u32 = 5;
pub const CYFLD_UDB_P_U_PLD0_ORT_PTx_5__SIZE: u32 = 1;
pub const CYFLD_UDB_P_U_PLD0_ORT_PTx_6__OFFSET: u32 = 6;
pub const CYFLD_UDB_P_U_PLD0_ORT_PTx_6__SIZE: u32 = 1;
pub const CYFLD_UDB_P_U_PLD0_ORT_PTx_7__OFFSET: u32 = 7;
pub const CYFLD_UDB_P_U_PLD0_ORT_PTx_7__SIZE: u32 = 1;
pub const CYFLD_UDB_P_U_PLD1_ORT_PTx_0__OFFSET: u32 = 8;
pub const CYFLD_UDB_P_U_PLD1_ORT_PTx_0__SIZE: u32 = 1;
pub const CYFLD_UDB_P_U_PLD1_ORT_PTx_1__OFFSET: u32 = 9;
pub const CYFLD_UDB_P_U_PLD1_ORT_PTx_1__SIZE: u32 = 1;
pub const CYFLD_UDB_P_U_PLD1_ORT_PTx_2__OFFSET: u32 = 10;
pub const CYFLD_UDB_P_U_PLD1_ORT_PTx_2__SIZE: u32 = 1;
pub const CYFLD_UDB_P_U_PLD1_ORT_PTx_3__OFFSET: u32 = 11;
pub const CYFLD_UDB_P_U_PLD1_ORT_PTx_3__SIZE: u32 = 1;
pub const CYFLD_UDB_P_U_PLD1_ORT_PTx_4__OFFSET: u32 = 12;
pub const CYFLD_UDB_P_U_PLD1_ORT_PTx_4__SIZE: u32 = 1;
pub const CYFLD_UDB_P_U_PLD1_ORT_PTx_5__OFFSET: u32 = 13;
pub const CYFLD_UDB_P_U_PLD1_ORT_PTx_5__SIZE: u32 = 1;
pub const CYFLD_UDB_P_U_PLD1_ORT_PTx_6__OFFSET: u32 = 14;
pub const CYFLD_UDB_P_U_PLD1_ORT_PTx_6__SIZE: u32 = 1;
pub const CYFLD_UDB_P_U_PLD1_ORT_PTx_7__OFFSET: u32 = 15;
pub const CYFLD_UDB_P_U_PLD1_ORT_PTx_7__SIZE: u32 = 1;
pub const CYREG_UDB_P0_U0_PLD_ORT1: u32 = 1074737202;
pub const CYREG_UDB_P0_U0_PLD_ORT2: u32 = 1074737204;
pub const CYREG_UDB_P0_U0_PLD_ORT3: u32 = 1074737206;
pub const CYREG_UDB_P0_U0_PLD_MC_CFG_CEN_CONST: u32 = 1074737208;
pub const CYFLD_UDB_P_U_PLD0_MC0_CEN__OFFSET: u32 = 0;
pub const CYFLD_UDB_P_U_PLD0_MC0_CEN__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_PLD0_MC0_CEN_DISABLE: u32 = 0;
pub const CYVAL_UDB_P_U_PLD0_MC0_CEN_ENABLE: u32 = 1;
pub const CYFLD_UDB_P_U_PLD0_MC0_DFF_C__OFFSET: u32 = 1;
pub const CYFLD_UDB_P_U_PLD0_MC0_DFF_C__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_PLD0_MC0_DFF_C_NOINV: u32 = 0;
pub const CYVAL_UDB_P_U_PLD0_MC0_DFF_C_INVERTED: u32 = 1;
pub const CYFLD_UDB_P_U_PLD0_MC1_CEN__OFFSET: u32 = 2;
pub const CYFLD_UDB_P_U_PLD0_MC1_CEN__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_PLD0_MC1_CEN_DISABLE: u32 = 0;
pub const CYVAL_UDB_P_U_PLD0_MC1_CEN_ENABLE: u32 = 1;
pub const CYFLD_UDB_P_U_PLD0_MC1_DFF_C__OFFSET: u32 = 3;
pub const CYFLD_UDB_P_U_PLD0_MC1_DFF_C__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_PLD0_MC1_DFF_C_NOINV: u32 = 0;
pub const CYVAL_UDB_P_U_PLD0_MC1_DFF_C_INVERTED: u32 = 1;
pub const CYFLD_UDB_P_U_PLD0_MC2_CEN__OFFSET: u32 = 4;
pub const CYFLD_UDB_P_U_PLD0_MC2_CEN__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_PLD0_MC2_CEN_DISABLE: u32 = 0;
pub const CYVAL_UDB_P_U_PLD0_MC2_CEN_ENABLE: u32 = 1;
pub const CYFLD_UDB_P_U_PLD0_MC2_DFF_C__OFFSET: u32 = 5;
pub const CYFLD_UDB_P_U_PLD0_MC2_DFF_C__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_PLD0_MC2_DFF_C_NOINV: u32 = 0;
pub const CYVAL_UDB_P_U_PLD0_MC2_DFF_C_INVERTED: u32 = 1;
pub const CYFLD_UDB_P_U_PLD0_MC3_CEN__OFFSET: u32 = 6;
pub const CYFLD_UDB_P_U_PLD0_MC3_CEN__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_PLD0_MC3_CEN_DISABLE: u32 = 0;
pub const CYVAL_UDB_P_U_PLD0_MC3_CEN_ENABLE: u32 = 1;
pub const CYFLD_UDB_P_U_PLD0_MC3_DFF_C__OFFSET: u32 = 7;
pub const CYFLD_UDB_P_U_PLD0_MC3_DFF_C__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_PLD0_MC3_DFF_C_NOINV: u32 = 0;
pub const CYVAL_UDB_P_U_PLD0_MC3_DFF_C_INVERTED: u32 = 1;
pub const CYFLD_UDB_P_U_PLD1_MC0_CEN__OFFSET: u32 = 8;
pub const CYFLD_UDB_P_U_PLD1_MC0_CEN__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_PLD1_MC0_CEN_DISABLE: u32 = 0;
pub const CYVAL_UDB_P_U_PLD1_MC0_CEN_ENABLE: u32 = 1;
pub const CYFLD_UDB_P_U_PLD1_MC0_DFF_C__OFFSET: u32 = 9;
pub const CYFLD_UDB_P_U_PLD1_MC0_DFF_C__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_PLD1_MC0_DFF_C_NOINV: u32 = 0;
pub const CYVAL_UDB_P_U_PLD1_MC0_DFF_C_INVERTED: u32 = 1;
pub const CYFLD_UDB_P_U_PLD1_MC1_CEN__OFFSET: u32 = 10;
pub const CYFLD_UDB_P_U_PLD1_MC1_CEN__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_PLD1_MC1_CEN_DISABLE: u32 = 0;
pub const CYVAL_UDB_P_U_PLD1_MC1_CEN_ENABLE: u32 = 1;
pub const CYFLD_UDB_P_U_PLD1_MC1_DFF_C__OFFSET: u32 = 11;
pub const CYFLD_UDB_P_U_PLD1_MC1_DFF_C__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_PLD1_MC1_DFF_C_NOINV: u32 = 0;
pub const CYVAL_UDB_P_U_PLD1_MC1_DFF_C_INVERTED: u32 = 1;
pub const CYFLD_UDB_P_U_PLD1_MC2_CEN__OFFSET: u32 = 12;
pub const CYFLD_UDB_P_U_PLD1_MC2_CEN__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_PLD1_MC2_CEN_DISABLE: u32 = 0;
pub const CYVAL_UDB_P_U_PLD1_MC2_CEN_ENABLE: u32 = 1;
pub const CYFLD_UDB_P_U_PLD1_MC2_DFF_C__OFFSET: u32 = 13;
pub const CYFLD_UDB_P_U_PLD1_MC2_DFF_C__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_PLD1_MC2_DFF_C_NOINV: u32 = 0;
pub const CYVAL_UDB_P_U_PLD1_MC2_DFF_C_INVERTED: u32 = 1;
pub const CYFLD_UDB_P_U_PLD1_MC3_CEN__OFFSET: u32 = 14;
pub const CYFLD_UDB_P_U_PLD1_MC3_CEN__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_PLD1_MC3_CEN_DISABLE: u32 = 0;
pub const CYVAL_UDB_P_U_PLD1_MC3_CEN_ENABLE: u32 = 1;
pub const CYFLD_UDB_P_U_PLD1_MC3_DFF_C__OFFSET: u32 = 15;
pub const CYFLD_UDB_P_U_PLD1_MC3_DFF_C__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_PLD1_MC3_DFF_C_NOINV: u32 = 0;
pub const CYVAL_UDB_P_U_PLD1_MC3_DFF_C_INVERTED: u32 = 1;
pub const CYREG_UDB_P0_U0_PLD_MC_CFG_XORFB: u32 = 1074737210;
pub const CYFLD_UDB_P_U_PLD0_MC0_XORFB__OFFSET: u32 = 0;
pub const CYFLD_UDB_P_U_PLD0_MC0_XORFB__SIZE: u32 = 2;
pub const CYVAL_UDB_P_U_PLD0_MC0_XORFB_DFF: u32 = 0;
pub const CYVAL_UDB_P_U_PLD0_MC0_XORFB_CARRY: u32 = 1;
pub const CYVAL_UDB_P_U_PLD0_MC0_XORFB_TFF_H: u32 = 2;
pub const CYVAL_UDB_P_U_PLD0_MC0_XORFB_TFF_L: u32 = 3;
pub const CYFLD_UDB_P_U_PLD0_MC1_XORFB__OFFSET: u32 = 2;
pub const CYFLD_UDB_P_U_PLD0_MC1_XORFB__SIZE: u32 = 2;
pub const CYVAL_UDB_P_U_PLD0_MC1_XORFB_DFF: u32 = 0;
pub const CYVAL_UDB_P_U_PLD0_MC1_XORFB_CARRY: u32 = 1;
pub const CYVAL_UDB_P_U_PLD0_MC1_XORFB_TFF_H: u32 = 2;
pub const CYVAL_UDB_P_U_PLD0_MC1_XORFB_TFF_L: u32 = 3;
pub const CYFLD_UDB_P_U_PLD0_MC2_XORFB__OFFSET: u32 = 4;
pub const CYFLD_UDB_P_U_PLD0_MC2_XORFB__SIZE: u32 = 2;
pub const CYVAL_UDB_P_U_PLD0_MC2_XORFB_DFF: u32 = 0;
pub const CYVAL_UDB_P_U_PLD0_MC2_XORFB_CARRY: u32 = 1;
pub const CYVAL_UDB_P_U_PLD0_MC2_XORFB_TFF_H: u32 = 2;
pub const CYVAL_UDB_P_U_PLD0_MC2_XORFB_TFF_L: u32 = 3;
pub const CYFLD_UDB_P_U_PLD0_MC3_XORFB__OFFSET: u32 = 6;
pub const CYFLD_UDB_P_U_PLD0_MC3_XORFB__SIZE: u32 = 2;
pub const CYVAL_UDB_P_U_PLD0_MC3_XORFB_DFF: u32 = 0;
pub const CYVAL_UDB_P_U_PLD0_MC3_XORFB_CARRY: u32 = 1;
pub const CYVAL_UDB_P_U_PLD0_MC3_XORFB_TFF_H: u32 = 2;
pub const CYVAL_UDB_P_U_PLD0_MC3_XORFB_TFF_L: u32 = 3;
pub const CYFLD_UDB_P_U_PLD1_MC0_XORFB__OFFSET: u32 = 8;
pub const CYFLD_UDB_P_U_PLD1_MC0_XORFB__SIZE: u32 = 2;
pub const CYVAL_UDB_P_U_PLD1_MC0_XORFB_DFF: u32 = 0;
pub const CYVAL_UDB_P_U_PLD1_MC0_XORFB_CARRY: u32 = 1;
pub const CYVAL_UDB_P_U_PLD1_MC0_XORFB_TFF_H: u32 = 2;
pub const CYVAL_UDB_P_U_PLD1_MC0_XORFB_TFF_L: u32 = 3;
pub const CYFLD_UDB_P_U_PLD1_MC1_XORFB__OFFSET: u32 = 10;
pub const CYFLD_UDB_P_U_PLD1_MC1_XORFB__SIZE: u32 = 2;
pub const CYVAL_UDB_P_U_PLD1_MC1_XORFB_DFF: u32 = 0;
pub const CYVAL_UDB_P_U_PLD1_MC1_XORFB_CARRY: u32 = 1;
pub const CYVAL_UDB_P_U_PLD1_MC1_XORFB_TFF_H: u32 = 2;
pub const CYVAL_UDB_P_U_PLD1_MC1_XORFB_TFF_L: u32 = 3;
pub const CYFLD_UDB_P_U_PLD1_MC2_XORFB__OFFSET: u32 = 12;
pub const CYFLD_UDB_P_U_PLD1_MC2_XORFB__SIZE: u32 = 2;
pub const CYVAL_UDB_P_U_PLD1_MC2_XORFB_DFF: u32 = 0;
pub const CYVAL_UDB_P_U_PLD1_MC2_XORFB_CARRY: u32 = 1;
pub const CYVAL_UDB_P_U_PLD1_MC2_XORFB_TFF_H: u32 = 2;
pub const CYVAL_UDB_P_U_PLD1_MC2_XORFB_TFF_L: u32 = 3;
pub const CYFLD_UDB_P_U_PLD1_MC3_XORFB__OFFSET: u32 = 14;
pub const CYFLD_UDB_P_U_PLD1_MC3_XORFB__SIZE: u32 = 2;
pub const CYVAL_UDB_P_U_PLD1_MC3_XORFB_DFF: u32 = 0;
pub const CYVAL_UDB_P_U_PLD1_MC3_XORFB_CARRY: u32 = 1;
pub const CYVAL_UDB_P_U_PLD1_MC3_XORFB_TFF_H: u32 = 2;
pub const CYVAL_UDB_P_U_PLD1_MC3_XORFB_TFF_L: u32 = 3;
pub const CYREG_UDB_P0_U0_PLD_MC_SET_RESET: u32 = 1074737212;
pub const CYFLD_UDB_P_U_PLD0_MC0_SET_SEL__OFFSET: u32 = 0;
pub const CYFLD_UDB_P_U_PLD0_MC0_SET_SEL__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_PLD0_MC0_SET_SEL_DISABLE: u32 = 0;
pub const CYVAL_UDB_P_U_PLD0_MC0_SET_SEL_ENABLE: u32 = 1;
pub const CYFLD_UDB_P_U_PLD0_MC0_RESET_SEL__OFFSET: u32 = 1;
pub const CYFLD_UDB_P_U_PLD0_MC0_RESET_SEL__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_PLD0_MC0_RESET_SEL_DISABLE: u32 = 0;
pub const CYVAL_UDB_P_U_PLD0_MC0_RESET_SEL_ENABLE: u32 = 1;
pub const CYFLD_UDB_P_U_PLD0_MC1_SET_SEL__OFFSET: u32 = 2;
pub const CYFLD_UDB_P_U_PLD0_MC1_SET_SEL__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_PLD0_MC1_SET_SEL_DISABLE: u32 = 0;
pub const CYVAL_UDB_P_U_PLD0_MC1_SET_SEL_ENABLE: u32 = 1;
pub const CYFLD_UDB_P_U_PLD0_MC1_RESET_SEL__OFFSET: u32 = 3;
pub const CYFLD_UDB_P_U_PLD0_MC1_RESET_SEL__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_PLD0_MC1_RESET_SEL_DISABLE: u32 = 0;
pub const CYVAL_UDB_P_U_PLD0_MC1_RESET_SEL_ENABLE: u32 = 1;
pub const CYFLD_UDB_P_U_PLD0_MC2_SET_SEL__OFFSET: u32 = 4;
pub const CYFLD_UDB_P_U_PLD0_MC2_SET_SEL__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_PLD0_MC2_SET_SEL_DISABLE: u32 = 0;
pub const CYVAL_UDB_P_U_PLD0_MC2_SET_SEL_ENABLE: u32 = 1;
pub const CYFLD_UDB_P_U_PLD0_MC2_RESET_SEL__OFFSET: u32 = 5;
pub const CYFLD_UDB_P_U_PLD0_MC2_RESET_SEL__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_PLD0_MC2_RESET_SEL_DISABLE: u32 = 0;
pub const CYVAL_UDB_P_U_PLD0_MC2_RESET_SEL_ENABLE: u32 = 1;
pub const CYFLD_UDB_P_U_PLD0_MC3_SET_SEL__OFFSET: u32 = 6;
pub const CYFLD_UDB_P_U_PLD0_MC3_SET_SEL__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_PLD0_MC3_SET_SEL_DISABLE: u32 = 0;
pub const CYVAL_UDB_P_U_PLD0_MC3_SET_SEL_ENABLE: u32 = 1;
pub const CYFLD_UDB_P_U_PLD0_MC3_RESET_SEL__OFFSET: u32 = 7;
pub const CYFLD_UDB_P_U_PLD0_MC3_RESET_SEL__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_PLD0_MC3_RESET_SEL_DISABLE: u32 = 0;
pub const CYVAL_UDB_P_U_PLD0_MC3_RESET_SEL_ENABLE: u32 = 1;
pub const CYFLD_UDB_P_U_PLD1_MC0_SET_SEL__OFFSET: u32 = 8;
pub const CYFLD_UDB_P_U_PLD1_MC0_SET_SEL__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_PLD1_MC0_SET_SEL_DISABLE: u32 = 0;
pub const CYVAL_UDB_P_U_PLD1_MC0_SET_SEL_ENABLE: u32 = 1;
pub const CYFLD_UDB_P_U_PLD1_MC0_RESET_SEL__OFFSET: u32 = 9;
pub const CYFLD_UDB_P_U_PLD1_MC0_RESET_SEL__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_PLD1_MC0_RESET_SEL_DISABLE: u32 = 0;
pub const CYVAL_UDB_P_U_PLD1_MC0_RESET_SEL_ENABLE: u32 = 1;
pub const CYFLD_UDB_P_U_PLD1_MC1_SET_SEL__OFFSET: u32 = 10;
pub const CYFLD_UDB_P_U_PLD1_MC1_SET_SEL__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_PLD1_MC1_SET_SEL_DISABLE: u32 = 0;
pub const CYVAL_UDB_P_U_PLD1_MC1_SET_SEL_ENABLE: u32 = 1;
pub const CYFLD_UDB_P_U_PLD1_MC1_RESET_SEL__OFFSET: u32 = 11;
pub const CYFLD_UDB_P_U_PLD1_MC1_RESET_SEL__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_PLD1_MC1_RESET_SEL_DISABLE: u32 = 0;
pub const CYVAL_UDB_P_U_PLD1_MC1_RESET_SEL_ENABLE: u32 = 1;
pub const CYFLD_UDB_P_U_PLD1_MC2_SET_SEL__OFFSET: u32 = 12;
pub const CYFLD_UDB_P_U_PLD1_MC2_SET_SEL__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_PLD1_MC2_SET_SEL_DISABLE: u32 = 0;
pub const CYVAL_UDB_P_U_PLD1_MC2_SET_SEL_ENABLE: u32 = 1;
pub const CYFLD_UDB_P_U_PLD1_MC2_RESET_SEL__OFFSET: u32 = 13;
pub const CYFLD_UDB_P_U_PLD1_MC2_RESET_SEL__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_PLD1_MC2_RESET_SEL_DISABLE: u32 = 0;
pub const CYVAL_UDB_P_U_PLD1_MC2_RESET_SEL_ENABLE: u32 = 1;
pub const CYFLD_UDB_P_U_PLD1_MC3_SET_SEL__OFFSET: u32 = 14;
pub const CYFLD_UDB_P_U_PLD1_MC3_SET_SEL__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_PLD1_MC3_SET_SEL_DISABLE: u32 = 0;
pub const CYVAL_UDB_P_U_PLD1_MC3_SET_SEL_ENABLE: u32 = 1;
pub const CYFLD_UDB_P_U_PLD1_MC3_RESET_SEL__OFFSET: u32 = 15;
pub const CYFLD_UDB_P_U_PLD1_MC3_RESET_SEL__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_PLD1_MC3_RESET_SEL_DISABLE: u32 = 0;
pub const CYVAL_UDB_P_U_PLD1_MC3_RESET_SEL_ENABLE: u32 = 1;
pub const CYREG_UDB_P0_U0_PLD_MC_CFG_BYPASS: u32 = 1074737214;
pub const CYFLD_UDB_P_U_PLD0_MC0_BYPASS__OFFSET: u32 = 0;
pub const CYFLD_UDB_P_U_PLD0_MC0_BYPASS__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_PLD0_MC0_BYPASS_REGISTER: u32 = 0;
pub const CYVAL_UDB_P_U_PLD0_MC0_BYPASS_COMBINATIONAL: u32 = 1;
pub const CYFLD_UDB_P_U_NC1__OFFSET: u32 = 1;
pub const CYFLD_UDB_P_U_NC1__SIZE: u32 = 1;
pub const CYFLD_UDB_P_U_PLD0_MC1_BYPASS__OFFSET: u32 = 2;
pub const CYFLD_UDB_P_U_PLD0_MC1_BYPASS__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_PLD0_MC1_BYPASS_REGISTER: u32 = 0;
pub const CYVAL_UDB_P_U_PLD0_MC1_BYPASS_COMBINATIONAL: u32 = 1;
pub const CYFLD_UDB_P_U_NC3__OFFSET: u32 = 3;
pub const CYFLD_UDB_P_U_NC3__SIZE: u32 = 1;
pub const CYFLD_UDB_P_U_PLD0_MC2_BYPASS__OFFSET: u32 = 4;
pub const CYFLD_UDB_P_U_PLD0_MC2_BYPASS__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_PLD0_MC2_BYPASS_REGISTER: u32 = 0;
pub const CYVAL_UDB_P_U_PLD0_MC2_BYPASS_COMBINATIONAL: u32 = 1;
pub const CYFLD_UDB_P_U_NC5__OFFSET: u32 = 5;
pub const CYFLD_UDB_P_U_NC5__SIZE: u32 = 1;
pub const CYFLD_UDB_P_U_PLD0_MC3_BYPASS__OFFSET: u32 = 6;
pub const CYFLD_UDB_P_U_PLD0_MC3_BYPASS__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_PLD0_MC3_BYPASS_REGISTER: u32 = 0;
pub const CYVAL_UDB_P_U_PLD0_MC3_BYPASS_COMBINATIONAL: u32 = 1;
pub const CYFLD_UDB_P_U_NC7__OFFSET: u32 = 7;
pub const CYFLD_UDB_P_U_NC7__SIZE: u32 = 1;
pub const CYFLD_UDB_P_U_PLD1_MC0_BYPASS__OFFSET: u32 = 8;
pub const CYFLD_UDB_P_U_PLD1_MC0_BYPASS__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_PLD1_MC0_BYPASS_REGISTER: u32 = 0;
pub const CYVAL_UDB_P_U_PLD1_MC0_BYPASS_COMBINATIONAL: u32 = 1;
pub const CYFLD_UDB_P_U_NC9__OFFSET: u32 = 9;
pub const CYFLD_UDB_P_U_NC9__SIZE: u32 = 1;
pub const CYFLD_UDB_P_U_PLD1_MC1_BYPASS__OFFSET: u32 = 10;
pub const CYFLD_UDB_P_U_PLD1_MC1_BYPASS__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_PLD1_MC1_BYPASS_REGISTER: u32 = 0;
pub const CYVAL_UDB_P_U_PLD1_MC1_BYPASS_COMBINATIONAL: u32 = 1;
pub const CYFLD_UDB_P_U_NC11__OFFSET: u32 = 11;
pub const CYFLD_UDB_P_U_NC11__SIZE: u32 = 1;
pub const CYFLD_UDB_P_U_PLD1_MC2_BYPASS__OFFSET: u32 = 12;
pub const CYFLD_UDB_P_U_PLD1_MC2_BYPASS__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_PLD1_MC2_BYPASS_REGISTER: u32 = 0;
pub const CYVAL_UDB_P_U_PLD1_MC2_BYPASS_COMBINATIONAL: u32 = 1;
pub const CYFLD_UDB_P_U_NC13__OFFSET: u32 = 13;
pub const CYFLD_UDB_P_U_NC13__SIZE: u32 = 1;
pub const CYFLD_UDB_P_U_PLD1_MC3_BYPASS__OFFSET: u32 = 14;
pub const CYFLD_UDB_P_U_PLD1_MC3_BYPASS__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_PLD1_MC3_BYPASS_REGISTER: u32 = 0;
pub const CYVAL_UDB_P_U_PLD1_MC3_BYPASS_COMBINATIONAL: u32 = 1;
pub const CYFLD_UDB_P_U_NC15__OFFSET: u32 = 15;
pub const CYFLD_UDB_P_U_NC15__SIZE: u32 = 1;
pub const CYREG_UDB_P0_U0_CFG0: u32 = 1074737216;
pub const CYFLD_UDB_P_U_RAD0__OFFSET: u32 = 0;
pub const CYFLD_UDB_P_U_RAD0__SIZE: u32 = 3;
pub const CYVAL_UDB_P_U_RAD0_OFF: u32 = 0;
pub const CYVAL_UDB_P_U_RAD0_DP_IN0: u32 = 1;
pub const CYVAL_UDB_P_U_RAD0_DP_IN1: u32 = 2;
pub const CYVAL_UDB_P_U_RAD0_DP_IN2: u32 = 3;
pub const CYVAL_UDB_P_U_RAD0_DP_IN3: u32 = 4;
pub const CYVAL_UDB_P_U_RAD0_DP_IN4: u32 = 5;
pub const CYVAL_UDB_P_U_RAD0_DP_IN5: u32 = 6;
pub const CYVAL_UDB_P_U_RAD0_RESERVED: u32 = 7;
pub const CYFLD_UDB_P_U_RAD1__OFFSET: u32 = 4;
pub const CYFLD_UDB_P_U_RAD1__SIZE: u32 = 3;
pub const CYVAL_UDB_P_U_RAD1_OFF: u32 = 0;
pub const CYVAL_UDB_P_U_RAD1_DP_IN0: u32 = 1;
pub const CYVAL_UDB_P_U_RAD1_DP_IN1: u32 = 2;
pub const CYVAL_UDB_P_U_RAD1_DP_IN2: u32 = 3;
pub const CYVAL_UDB_P_U_RAD1_DP_IN3: u32 = 4;
pub const CYVAL_UDB_P_U_RAD1_DP_IN4: u32 = 5;
pub const CYVAL_UDB_P_U_RAD1_DP_IN5: u32 = 6;
pub const CYVAL_UDB_P_U_RAD1_RESERVED: u32 = 7;
pub const CYREG_UDB_P0_U0_CFG1: u32 = 1074737217;
pub const CYFLD_UDB_P_U_RAD2__OFFSET: u32 = 0;
pub const CYFLD_UDB_P_U_RAD2__SIZE: u32 = 3;
pub const CYVAL_UDB_P_U_RAD2_OFF: u32 = 0;
pub const CYVAL_UDB_P_U_RAD2_DP_IN0: u32 = 1;
pub const CYVAL_UDB_P_U_RAD2_DP_IN1: u32 = 2;
pub const CYVAL_UDB_P_U_RAD2_DP_IN2: u32 = 3;
pub const CYVAL_UDB_P_U_RAD2_DP_IN3: u32 = 4;
pub const CYVAL_UDB_P_U_RAD2_DP_IN4: u32 = 5;
pub const CYVAL_UDB_P_U_RAD2_DP_IN5: u32 = 6;
pub const CYVAL_UDB_P_U_RAD2_RESERVED: u32 = 7;
pub const CYFLD_UDB_P_U_DP_RTE_BYPASS0__OFFSET: u32 = 3;
pub const CYFLD_UDB_P_U_DP_RTE_BYPASS0__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_DP_RTE_BYPASS0_DP_IN0_ROUTE: u32 = 0;
pub const CYVAL_UDB_P_U_DP_RTE_BYPASS0_DP_IN0_BYPASS: u32 = 1;
pub const CYFLD_UDB_P_U_DP_RTE_BYPASS1__OFFSET: u32 = 4;
pub const CYFLD_UDB_P_U_DP_RTE_BYPASS1__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_DP_RTE_BYPASS1_DP_IN1_ROUTE: u32 = 0;
pub const CYVAL_UDB_P_U_DP_RTE_BYPASS1_DP_IN1_BYPASS: u32 = 1;
pub const CYFLD_UDB_P_U_DP_RTE_BYPASS2__OFFSET: u32 = 5;
pub const CYFLD_UDB_P_U_DP_RTE_BYPASS2__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_DP_RTE_BYPASS2_DP_IN2_ROUTE: u32 = 0;
pub const CYVAL_UDB_P_U_DP_RTE_BYPASS2_DP_IN2_BYPASS: u32 = 1;
pub const CYFLD_UDB_P_U_DP_RTE_BYPASS3__OFFSET: u32 = 6;
pub const CYFLD_UDB_P_U_DP_RTE_BYPASS3__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_DP_RTE_BYPASS3_DP_IN3_ROUTE: u32 = 0;
pub const CYVAL_UDB_P_U_DP_RTE_BYPASS3_DP_IN3_BYPASS: u32 = 1;
pub const CYFLD_UDB_P_U_DP_RTE_BYPASS4__OFFSET: u32 = 7;
pub const CYFLD_UDB_P_U_DP_RTE_BYPASS4__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_DP_RTE_BYPASS4_DP_IN4_ROUTE: u32 = 0;
pub const CYVAL_UDB_P_U_DP_RTE_BYPASS4_DP_IN4_BYPASS: u32 = 1;
pub const CYREG_UDB_P0_U0_CFG2: u32 = 1074737218;
pub const CYFLD_UDB_P_U_F0_LD__OFFSET: u32 = 0;
pub const CYFLD_UDB_P_U_F0_LD__SIZE: u32 = 3;
pub const CYVAL_UDB_P_U_F0_LD_OFF: u32 = 0;
pub const CYVAL_UDB_P_U_F0_LD_DP_IN0: u32 = 1;
pub const CYVAL_UDB_P_U_F0_LD_DP_IN1: u32 = 2;
pub const CYVAL_UDB_P_U_F0_LD_DP_IN2: u32 = 3;
pub const CYVAL_UDB_P_U_F0_LD_DP_IN3: u32 = 4;
pub const CYVAL_UDB_P_U_F0_LD_DP_IN4: u32 = 5;
pub const CYVAL_UDB_P_U_F0_LD_DP_IN5: u32 = 6;
pub const CYVAL_UDB_P_U_F0_LD_RESERVED: u32 = 7;
pub const CYFLD_UDB_P_U_DP_RTE_BYPASS5__OFFSET: u32 = 3;
pub const CYFLD_UDB_P_U_DP_RTE_BYPASS5__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_DP_RTE_BYPASS5_DP_IN5_ROUTE: u32 = 0;
pub const CYVAL_UDB_P_U_DP_RTE_BYPASS5_DP_IN5_BYPASS: u32 = 1;
pub const CYFLD_UDB_P_U_F1_LD__OFFSET: u32 = 4;
pub const CYFLD_UDB_P_U_F1_LD__SIZE: u32 = 3;
pub const CYVAL_UDB_P_U_F1_LD_OFF: u32 = 0;
pub const CYVAL_UDB_P_U_F1_LD_DP_IN0: u32 = 1;
pub const CYVAL_UDB_P_U_F1_LD_DP_IN1: u32 = 2;
pub const CYVAL_UDB_P_U_F1_LD_DP_IN2: u32 = 3;
pub const CYVAL_UDB_P_U_F1_LD_DP_IN3: u32 = 4;
pub const CYVAL_UDB_P_U_F1_LD_DP_IN4: u32 = 5;
pub const CYVAL_UDB_P_U_F1_LD_DP_IN5: u32 = 6;
pub const CYVAL_UDB_P_U_F1_LD_RESERVED: u32 = 7;
pub const CYREG_UDB_P0_U0_CFG3: u32 = 1074737219;
pub const CYFLD_UDB_P_U_D0_LD__OFFSET: u32 = 0;
pub const CYFLD_UDB_P_U_D0_LD__SIZE: u32 = 3;
pub const CYVAL_UDB_P_U_D0_LD_OFF: u32 = 0;
pub const CYVAL_UDB_P_U_D0_LD_DP_IN0: u32 = 1;
pub const CYVAL_UDB_P_U_D0_LD_DP_IN1: u32 = 2;
pub const CYVAL_UDB_P_U_D0_LD_DP_IN2: u32 = 3;
pub const CYVAL_UDB_P_U_D0_LD_DP_IN3: u32 = 4;
pub const CYVAL_UDB_P_U_D0_LD_DP_IN4: u32 = 5;
pub const CYVAL_UDB_P_U_D0_LD_DP_IN5: u32 = 6;
pub const CYVAL_UDB_P_U_D0_LD_RESERVED: u32 = 7;
pub const CYFLD_UDB_P_U_D1_LD__OFFSET: u32 = 4;
pub const CYFLD_UDB_P_U_D1_LD__SIZE: u32 = 3;
pub const CYVAL_UDB_P_U_D1_LD_OFF: u32 = 0;
pub const CYVAL_UDB_P_U_D1_LD_DP_IN0: u32 = 1;
pub const CYVAL_UDB_P_U_D1_LD_DP_IN1: u32 = 2;
pub const CYVAL_UDB_P_U_D1_LD_DP_IN2: u32 = 3;
pub const CYVAL_UDB_P_U_D1_LD_DP_IN3: u32 = 4;
pub const CYVAL_UDB_P_U_D1_LD_DP_IN4: u32 = 5;
pub const CYVAL_UDB_P_U_D1_LD_DP_IN5: u32 = 6;
pub const CYVAL_UDB_P_U_D1_LD_RESERVED: u32 = 7;
pub const CYREG_UDB_P0_U0_CFG4: u32 = 1074737220;
pub const CYFLD_UDB_P_U_SI_MUX__OFFSET: u32 = 0;
pub const CYFLD_UDB_P_U_SI_MUX__SIZE: u32 = 3;
pub const CYVAL_UDB_P_U_SI_MUX_OFF: u32 = 0;
pub const CYVAL_UDB_P_U_SI_MUX_DP_IN0: u32 = 1;
pub const CYVAL_UDB_P_U_SI_MUX_DP_IN1: u32 = 2;
pub const CYVAL_UDB_P_U_SI_MUX_DP_IN2: u32 = 3;
pub const CYVAL_UDB_P_U_SI_MUX_DP_IN3: u32 = 4;
pub const CYVAL_UDB_P_U_SI_MUX_DP_IN4: u32 = 5;
pub const CYVAL_UDB_P_U_SI_MUX_DP_IN5: u32 = 6;
pub const CYVAL_UDB_P_U_SI_MUX_RESERVED: u32 = 7;
pub const CYFLD_UDB_P_U_CI_MUX__OFFSET: u32 = 4;
pub const CYFLD_UDB_P_U_CI_MUX__SIZE: u32 = 3;
pub const CYVAL_UDB_P_U_CI_MUX_OFF: u32 = 0;
pub const CYVAL_UDB_P_U_CI_MUX_DP_IN0: u32 = 1;
pub const CYVAL_UDB_P_U_CI_MUX_DP_IN1: u32 = 2;
pub const CYVAL_UDB_P_U_CI_MUX_DP_IN2: u32 = 3;
pub const CYVAL_UDB_P_U_CI_MUX_DP_IN3: u32 = 4;
pub const CYVAL_UDB_P_U_CI_MUX_DP_IN4: u32 = 5;
pub const CYVAL_UDB_P_U_CI_MUX_DP_IN5: u32 = 6;
pub const CYVAL_UDB_P_U_CI_MUX_RESERVED: u32 = 7;
pub const CYREG_UDB_P0_U0_CFG5: u32 = 1074737221;
pub const CYFLD_UDB_P_U_OUT0__OFFSET: u32 = 0;
pub const CYFLD_UDB_P_U_OUT0__SIZE: u32 = 4;
pub const CYVAL_UDB_P_U_OUT0_CE0: u32 = 0;
pub const CYVAL_UDB_P_U_OUT0_CL0: u32 = 1;
pub const CYVAL_UDB_P_U_OUT0_Z0: u32 = 2;
pub const CYVAL_UDB_P_U_OUT0_FF0: u32 = 3;
pub const CYVAL_UDB_P_U_OUT0_CE1: u32 = 4;
pub const CYVAL_UDB_P_U_OUT0_CL1: u32 = 5;
pub const CYVAL_UDB_P_U_OUT0_Z1: u32 = 6;
pub const CYVAL_UDB_P_U_OUT0_FF1: u32 = 7;
pub const CYVAL_UDB_P_U_OUT0_OV_MSB: u32 = 8;
pub const CYVAL_UDB_P_U_OUT0_CO_MSB: u32 = 9;
pub const CYVAL_UDB_P_U_OUT0_CMSBO: u32 = 10;
pub const CYVAL_UDB_P_U_OUT0_SO: u32 = 11;
pub const CYVAL_UDB_P_U_OUT0_F0_BLK_STAT: u32 = 12;
pub const CYVAL_UDB_P_U_OUT0_F1_BLK_STAT: u32 = 13;
pub const CYVAL_UDB_P_U_OUT0_F0_BUS_STAT: u32 = 14;
pub const CYVAL_UDB_P_U_OUT0_F1_BUS_STAT: u32 = 15;
pub const CYFLD_UDB_P_U_OUT1__OFFSET: u32 = 4;
pub const CYFLD_UDB_P_U_OUT1__SIZE: u32 = 4;
pub const CYVAL_UDB_P_U_OUT1_CE0: u32 = 0;
pub const CYVAL_UDB_P_U_OUT1_CL0: u32 = 1;
pub const CYVAL_UDB_P_U_OUT1_Z0: u32 = 2;
pub const CYVAL_UDB_P_U_OUT1_FF0: u32 = 3;
pub const CYVAL_UDB_P_U_OUT1_CE1: u32 = 4;
pub const CYVAL_UDB_P_U_OUT1_CL1: u32 = 5;
pub const CYVAL_UDB_P_U_OUT1_Z1: u32 = 6;
pub const CYVAL_UDB_P_U_OUT1_FF1: u32 = 7;
pub const CYVAL_UDB_P_U_OUT1_OV_MSB: u32 = 8;
pub const CYVAL_UDB_P_U_OUT1_CO_MSB: u32 = 9;
pub const CYVAL_UDB_P_U_OUT1_CMSBO: u32 = 10;
pub const CYVAL_UDB_P_U_OUT1_SO: u32 = 11;
pub const CYVAL_UDB_P_U_OUT1_F0_BLK_STAT: u32 = 12;
pub const CYVAL_UDB_P_U_OUT1_F1_BLK_STAT: u32 = 13;
pub const CYVAL_UDB_P_U_OUT1_F0_BUS_STAT: u32 = 14;
pub const CYVAL_UDB_P_U_OUT1_F1_BUS_STAT: u32 = 15;
pub const CYREG_UDB_P0_U0_CFG6: u32 = 1074737222;
pub const CYFLD_UDB_P_U_OUT2__OFFSET: u32 = 0;
pub const CYFLD_UDB_P_U_OUT2__SIZE: u32 = 4;
pub const CYVAL_UDB_P_U_OUT2_CE0: u32 = 0;
pub const CYVAL_UDB_P_U_OUT2_CL0: u32 = 1;
pub const CYVAL_UDB_P_U_OUT2_Z0: u32 = 2;
pub const CYVAL_UDB_P_U_OUT2_FF0: u32 = 3;
pub const CYVAL_UDB_P_U_OUT2_CE1: u32 = 4;
pub const CYVAL_UDB_P_U_OUT2_CL1: u32 = 5;
pub const CYVAL_UDB_P_U_OUT2_Z1: u32 = 6;
pub const CYVAL_UDB_P_U_OUT2_FF1: u32 = 7;
pub const CYVAL_UDB_P_U_OUT2_OV_MSB: u32 = 8;
pub const CYVAL_UDB_P_U_OUT2_CO_MSB: u32 = 9;
pub const CYVAL_UDB_P_U_OUT2_CMSBO: u32 = 10;
pub const CYVAL_UDB_P_U_OUT2_SO: u32 = 11;
pub const CYVAL_UDB_P_U_OUT2_F0_BLK_STAT: u32 = 12;
pub const CYVAL_UDB_P_U_OUT2_F1_BLK_STAT: u32 = 13;
pub const CYVAL_UDB_P_U_OUT2_F0_BUS_STAT: u32 = 14;
pub const CYVAL_UDB_P_U_OUT2_F1_BUS_STAT: u32 = 15;
pub const CYFLD_UDB_P_U_OUT3__OFFSET: u32 = 4;
pub const CYFLD_UDB_P_U_OUT3__SIZE: u32 = 4;
pub const CYVAL_UDB_P_U_OUT3_CE0: u32 = 0;
pub const CYVAL_UDB_P_U_OUT3_CL0: u32 = 1;
pub const CYVAL_UDB_P_U_OUT3_Z0: u32 = 2;
pub const CYVAL_UDB_P_U_OUT3_FF0: u32 = 3;
pub const CYVAL_UDB_P_U_OUT3_CE1: u32 = 4;
pub const CYVAL_UDB_P_U_OUT3_CL1: u32 = 5;
pub const CYVAL_UDB_P_U_OUT3_Z1: u32 = 6;
pub const CYVAL_UDB_P_U_OUT3_FF1: u32 = 7;
pub const CYVAL_UDB_P_U_OUT3_OV_MSB: u32 = 8;
pub const CYVAL_UDB_P_U_OUT3_CO_MSB: u32 = 9;
pub const CYVAL_UDB_P_U_OUT3_CMSBO: u32 = 10;
pub const CYVAL_UDB_P_U_OUT3_SO: u32 = 11;
pub const CYVAL_UDB_P_U_OUT3_F0_BLK_STAT: u32 = 12;
pub const CYVAL_UDB_P_U_OUT3_F1_BLK_STAT: u32 = 13;
pub const CYVAL_UDB_P_U_OUT3_F0_BUS_STAT: u32 = 14;
pub const CYVAL_UDB_P_U_OUT3_F1_BUS_STAT: u32 = 15;
pub const CYREG_UDB_P0_U0_CFG7: u32 = 1074737223;
pub const CYFLD_UDB_P_U_OUT4__OFFSET: u32 = 0;
pub const CYFLD_UDB_P_U_OUT4__SIZE: u32 = 4;
pub const CYVAL_UDB_P_U_OUT4_CE0: u32 = 0;
pub const CYVAL_UDB_P_U_OUT4_CL0: u32 = 1;
pub const CYVAL_UDB_P_U_OUT4_Z0: u32 = 2;
pub const CYVAL_UDB_P_U_OUT4_FF0: u32 = 3;
pub const CYVAL_UDB_P_U_OUT4_CE1: u32 = 4;
pub const CYVAL_UDB_P_U_OUT4_CL1: u32 = 5;
pub const CYVAL_UDB_P_U_OUT4_Z1: u32 = 6;
pub const CYVAL_UDB_P_U_OUT4_FF1: u32 = 7;
pub const CYVAL_UDB_P_U_OUT4_OV_MSB: u32 = 8;
pub const CYVAL_UDB_P_U_OUT4_CO_MSB: u32 = 9;
pub const CYVAL_UDB_P_U_OUT4_CMSBO: u32 = 10;
pub const CYVAL_UDB_P_U_OUT4_SO: u32 = 11;
pub const CYVAL_UDB_P_U_OUT4_F0_BLK_STAT: u32 = 12;
pub const CYVAL_UDB_P_U_OUT4_F1_BLK_STAT: u32 = 13;
pub const CYVAL_UDB_P_U_OUT4_F0_BUS_STAT: u32 = 14;
pub const CYVAL_UDB_P_U_OUT4_F1_BUS_STAT: u32 = 15;
pub const CYFLD_UDB_P_U_OUT5__OFFSET: u32 = 4;
pub const CYFLD_UDB_P_U_OUT5__SIZE: u32 = 4;
pub const CYVAL_UDB_P_U_OUT5_CE0: u32 = 0;
pub const CYVAL_UDB_P_U_OUT5_CL0: u32 = 1;
pub const CYVAL_UDB_P_U_OUT5_Z0: u32 = 2;
pub const CYVAL_UDB_P_U_OUT5_FF0: u32 = 3;
pub const CYVAL_UDB_P_U_OUT5_CE1: u32 = 4;
pub const CYVAL_UDB_P_U_OUT5_CL1: u32 = 5;
pub const CYVAL_UDB_P_U_OUT5_Z1: u32 = 6;
pub const CYVAL_UDB_P_U_OUT5_FF1: u32 = 7;
pub const CYVAL_UDB_P_U_OUT5_OV_MSB: u32 = 8;
pub const CYVAL_UDB_P_U_OUT5_CO_MSB: u32 = 9;
pub const CYVAL_UDB_P_U_OUT5_CMSBO: u32 = 10;
pub const CYVAL_UDB_P_U_OUT5_SO: u32 = 11;
pub const CYVAL_UDB_P_U_OUT5_F0_BLK_STAT: u32 = 12;
pub const CYVAL_UDB_P_U_OUT5_F1_BLK_STAT: u32 = 13;
pub const CYVAL_UDB_P_U_OUT5_F0_BUS_STAT: u32 = 14;
pub const CYVAL_UDB_P_U_OUT5_F1_BUS_STAT: u32 = 15;
pub const CYREG_UDB_P0_U0_CFG8: u32 = 1074737224;
pub const CYFLD_UDB_P_U_OUT_SYNC__OFFSET: u32 = 0;
pub const CYFLD_UDB_P_U_OUT_SYNC__SIZE: u32 = 6;
pub const CYVAL_UDB_P_U_OUT_SYNC_REGISTERED: u32 = 0;
pub const CYVAL_UDB_P_U_OUT_SYNC_COMBINATIONAL: u32 = 1;
pub const CYFLD_UDB_P_U_NC6__OFFSET: u32 = 6;
pub const CYFLD_UDB_P_U_NC6__SIZE: u32 = 1;
pub const CYREG_UDB_P0_U0_CFG9: u32 = 1074737225;
pub const CYFLD_UDB_P_U_AMASK__OFFSET: u32 = 0;
pub const CYFLD_UDB_P_U_AMASK__SIZE: u32 = 8;
pub const CYREG_UDB_P0_U0_CFG10: u32 = 1074737226;
pub const CYFLD_UDB_P_U_CMASK0__OFFSET: u32 = 0;
pub const CYFLD_UDB_P_U_CMASK0__SIZE: u32 = 8;
pub const CYREG_UDB_P0_U0_CFG11: u32 = 1074737227;
pub const CYREG_UDB_P0_U0_CFG12: u32 = 1074737228;
pub const CYFLD_UDB_P_U_SI_SELA__OFFSET: u32 = 0;
pub const CYFLD_UDB_P_U_SI_SELA__SIZE: u32 = 2;
pub const CYVAL_UDB_P_U_SI_SELA_DEFAULT: u32 = 0;
pub const CYVAL_UDB_P_U_SI_SELA_REGISTERED: u32 = 1;
pub const CYVAL_UDB_P_U_SI_SELA_ROUTE: u32 = 2;
pub const CYVAL_UDB_P_U_SI_SELA_CHAIN: u32 = 3;
pub const CYFLD_UDB_P_U_SI_SELB__OFFSET: u32 = 2;
pub const CYFLD_UDB_P_U_SI_SELB__SIZE: u32 = 2;
pub const CYVAL_UDB_P_U_SI_SELB_DEFAULT: u32 = 0;
pub const CYVAL_UDB_P_U_SI_SELB_REGISTERED: u32 = 1;
pub const CYVAL_UDB_P_U_SI_SELB_ROUTE: u32 = 2;
pub const CYVAL_UDB_P_U_SI_SELB_CHAIN: u32 = 3;
pub const CYFLD_UDB_P_U_DEF_SI__OFFSET: u32 = 4;
pub const CYFLD_UDB_P_U_DEF_SI__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_DEF_SI_DEFAULT_0: u32 = 0;
pub const CYVAL_UDB_P_U_DEF_SI_DEFAULT_1: u32 = 1;
pub const CYFLD_UDB_P_U_AMASK_EN__OFFSET: u32 = 5;
pub const CYFLD_UDB_P_U_AMASK_EN__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_AMASK_EN_DISABLE: u32 = 0;
pub const CYVAL_UDB_P_U_AMASK_EN_ENABLE: u32 = 1;
pub const CYFLD_UDB_P_U_CMASK0_EN__OFFSET: u32 = 6;
pub const CYFLD_UDB_P_U_CMASK0_EN__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_CMASK0_EN_DISABLE: u32 = 0;
pub const CYVAL_UDB_P_U_CMASK0_EN_ENABLE: u32 = 1;
pub const CYFLD_UDB_P_U_CMASK1_EN__OFFSET: u32 = 7;
pub const CYFLD_UDB_P_U_CMASK1_EN__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_CMASK1_EN_DISABLE: u32 = 0;
pub const CYVAL_UDB_P_U_CMASK1_EN_ENABLE: u32 = 1;
pub const CYREG_UDB_P0_U0_CFG13: u32 = 1074737229;
pub const CYFLD_UDB_P_U_CI_SELA__OFFSET: u32 = 0;
pub const CYFLD_UDB_P_U_CI_SELA__SIZE: u32 = 2;
pub const CYVAL_UDB_P_U_CI_SELA_DEFAULT: u32 = 0;
pub const CYVAL_UDB_P_U_CI_SELA_REGISTERED: u32 = 1;
pub const CYVAL_UDB_P_U_CI_SELA_ROUTE: u32 = 2;
pub const CYVAL_UDB_P_U_CI_SELA_CHAIN: u32 = 3;
pub const CYFLD_UDB_P_U_CI_SELB__OFFSET: u32 = 2;
pub const CYFLD_UDB_P_U_CI_SELB__SIZE: u32 = 2;
pub const CYVAL_UDB_P_U_CI_SELB_DEFAULT: u32 = 0;
pub const CYVAL_UDB_P_U_CI_SELB_REGISTERED: u32 = 1;
pub const CYVAL_UDB_P_U_CI_SELB_ROUTE: u32 = 2;
pub const CYVAL_UDB_P_U_CI_SELB_CHAIN: u32 = 3;
pub const CYFLD_UDB_P_U_CMP_SELA__OFFSET: u32 = 4;
pub const CYFLD_UDB_P_U_CMP_SELA__SIZE: u32 = 2;
pub const CYVAL_UDB_P_U_CMP_SELA_A1_D1: u32 = 0;
pub const CYVAL_UDB_P_U_CMP_SELA_A1_A0: u32 = 1;
pub const CYVAL_UDB_P_U_CMP_SELA_A0_D1: u32 = 2;
pub const CYVAL_UDB_P_U_CMP_SELA_A0_A0: u32 = 3;
pub const CYFLD_UDB_P_U_CMP_SELB__OFFSET: u32 = 6;
pub const CYFLD_UDB_P_U_CMP_SELB__SIZE: u32 = 2;
pub const CYVAL_UDB_P_U_CMP_SELB_A1_D1: u32 = 0;
pub const CYVAL_UDB_P_U_CMP_SELB_A1_A0: u32 = 1;
pub const CYVAL_UDB_P_U_CMP_SELB_A0_D1: u32 = 2;
pub const CYVAL_UDB_P_U_CMP_SELB_A0_A0: u32 = 3;
pub const CYREG_UDB_P0_U0_CFG14: u32 = 1074737230;
pub const CYFLD_UDB_P_U_CHAIN0__OFFSET: u32 = 0;
pub const CYFLD_UDB_P_U_CHAIN0__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_CHAIN0_DISABLE: u32 = 0;
pub const CYVAL_UDB_P_U_CHAIN0_ENABLE: u32 = 1;
pub const CYFLD_UDB_P_U_CHAIN1__OFFSET: u32 = 1;
pub const CYFLD_UDB_P_U_CHAIN1__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_CHAIN1_DISABLE: u32 = 0;
pub const CYVAL_UDB_P_U_CHAIN1_ENABLE: u32 = 1;
pub const CYFLD_UDB_P_U_CHAIN_FB__OFFSET: u32 = 2;
pub const CYFLD_UDB_P_U_CHAIN_FB__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_CHAIN_FB_DISABLE: u32 = 0;
pub const CYVAL_UDB_P_U_CHAIN_FB_ENABLE: u32 = 1;
pub const CYFLD_UDB_P_U_CHAIN_CMSB__OFFSET: u32 = 3;
pub const CYFLD_UDB_P_U_CHAIN_CMSB__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_CHAIN_CMSB_DISABLE: u32 = 0;
pub const CYVAL_UDB_P_U_CHAIN_CMSB_ENABLE: u32 = 1;
pub const CYFLD_UDB_P_U_MSB_SEL__OFFSET: u32 = 4;
pub const CYFLD_UDB_P_U_MSB_SEL__SIZE: u32 = 3;
pub const CYVAL_UDB_P_U_MSB_SEL_BIT0: u32 = 0;
pub const CYVAL_UDB_P_U_MSB_SEL_BIT1: u32 = 1;
pub const CYVAL_UDB_P_U_MSB_SEL_BIT2: u32 = 2;
pub const CYVAL_UDB_P_U_MSB_SEL_BIT3: u32 = 3;
pub const CYVAL_UDB_P_U_MSB_SEL_BIT4: u32 = 4;
pub const CYVAL_UDB_P_U_MSB_SEL_BIT5: u32 = 5;
pub const CYVAL_UDB_P_U_MSB_SEL_BIT6: u32 = 6;
pub const CYVAL_UDB_P_U_MSB_SEL_BIT7: u32 = 7;
pub const CYFLD_UDB_P_U_MSB_EN__OFFSET: u32 = 7;
pub const CYFLD_UDB_P_U_MSB_EN__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_MSB_EN_DISABLE: u32 = 0;
pub const CYVAL_UDB_P_U_MSB_EN_ENABLE: u32 = 1;
pub const CYREG_UDB_P0_U0_CFG15: u32 = 1074737231;
pub const CYFLD_UDB_P_U_F0_INSEL__OFFSET: u32 = 0;
pub const CYFLD_UDB_P_U_F0_INSEL__SIZE: u32 = 2;
pub const CYVAL_UDB_P_U_F0_INSEL_INPUT: u32 = 0;
pub const CYVAL_UDB_P_U_F0_INSEL_OUTPUT_A0: u32 = 1;
pub const CYVAL_UDB_P_U_F0_INSEL_OUTPUT_A1: u32 = 2;
pub const CYVAL_UDB_P_U_F0_INSEL_OUTPUT_ALU: u32 = 3;
pub const CYFLD_UDB_P_U_F1_INSEL__OFFSET: u32 = 2;
pub const CYFLD_UDB_P_U_F1_INSEL__SIZE: u32 = 2;
pub const CYVAL_UDB_P_U_F1_INSEL_INPUT: u32 = 0;
pub const CYVAL_UDB_P_U_F1_INSEL_OUTPUT_A0: u32 = 1;
pub const CYVAL_UDB_P_U_F1_INSEL_OUTPUT_A1: u32 = 2;
pub const CYVAL_UDB_P_U_F1_INSEL_OUTPUT_ALU: u32 = 3;
pub const CYFLD_UDB_P_U_MSB_SI__OFFSET: u32 = 4;
pub const CYFLD_UDB_P_U_MSB_SI__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_MSB_SI_DEFAULT: u32 = 0;
pub const CYVAL_UDB_P_U_MSB_SI_MSB: u32 = 1;
pub const CYFLD_UDB_P_U_PI_DYN__OFFSET: u32 = 5;
pub const CYFLD_UDB_P_U_PI_DYN__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_PI_DYN_DISABLE: u32 = 0;
pub const CYVAL_UDB_P_U_PI_DYN_ENABLE: u32 = 1;
pub const CYFLD_UDB_P_U_SHIFT_SEL__OFFSET: u32 = 6;
pub const CYFLD_UDB_P_U_SHIFT_SEL__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_SHIFT_SEL_SOL_MSB: u32 = 0;
pub const CYVAL_UDB_P_U_SHIFT_SEL_SOR: u32 = 1;
pub const CYFLD_UDB_P_U_PI_SEL__OFFSET: u32 = 7;
pub const CYFLD_UDB_P_U_PI_SEL__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_PI_SEL_NORMAL: u32 = 0;
pub const CYVAL_UDB_P_U_PI_SEL_PARALLEL: u32 = 1;
pub const CYREG_UDB_P0_U0_CFG16: u32 = 1074737232;
pub const CYFLD_UDB_P_U_WRK16_CONCAT__OFFSET: u32 = 0;
pub const CYFLD_UDB_P_U_WRK16_CONCAT__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_WRK16_CONCAT_DEFAULT: u32 = 0;
pub const CYVAL_UDB_P_U_WRK16_CONCAT_CONCATENATE: u32 = 1;
pub const CYFLD_UDB_P_U_EXT_CRCPRS__OFFSET: u32 = 1;
pub const CYFLD_UDB_P_U_EXT_CRCPRS__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_EXT_CRCPRS_INTERNAL: u32 = 0;
pub const CYVAL_UDB_P_U_EXT_CRCPRS_EXTERNAL: u32 = 1;
pub const CYFLD_UDB_P_U_FIFO_ASYNC__OFFSET: u32 = 2;
pub const CYFLD_UDB_P_U_FIFO_ASYNC__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_FIFO_ASYNC_DISABLE: u32 = 0;
pub const CYVAL_UDB_P_U_FIFO_ASYNC_ENABLE: u32 = 1;
pub const CYFLD_UDB_P_U_FIFO_EDGE__OFFSET: u32 = 3;
pub const CYFLD_UDB_P_U_FIFO_EDGE__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_FIFO_EDGE_LEVEL: u32 = 0;
pub const CYVAL_UDB_P_U_FIFO_EDGE_EDGE: u32 = 1;
pub const CYFLD_UDB_P_U_FIFO_CAP__OFFSET: u32 = 4;
pub const CYFLD_UDB_P_U_FIFO_CAP__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_FIFO_CAP_DISABLE: u32 = 0;
pub const CYVAL_UDB_P_U_FIFO_CAP_ENABLE: u32 = 1;
pub const CYFLD_UDB_P_U_FIFO_FAST__OFFSET: u32 = 5;
pub const CYFLD_UDB_P_U_FIFO_FAST__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_FIFO_FAST_DISABLE: u32 = 0;
pub const CYVAL_UDB_P_U_FIFO_FAST_ENABLE: u32 = 1;
pub const CYFLD_UDB_P_U_F0_CK_INV__OFFSET: u32 = 6;
pub const CYFLD_UDB_P_U_F0_CK_INV__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_F0_CK_INV_NORMAL: u32 = 0;
pub const CYVAL_UDB_P_U_F0_CK_INV_INVERT: u32 = 1;
pub const CYFLD_UDB_P_U_F1_CK_INV__OFFSET: u32 = 7;
pub const CYFLD_UDB_P_U_F1_CK_INV__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_F1_CK_INV_NORMAL: u32 = 0;
pub const CYVAL_UDB_P_U_F1_CK_INV_INVERT: u32 = 1;
pub const CYREG_UDB_P0_U0_CFG17: u32 = 1074737233;
pub const CYFLD_UDB_P_U_F0_DYN__OFFSET: u32 = 0;
pub const CYFLD_UDB_P_U_F0_DYN__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_F0_DYN_STATIC: u32 = 0;
pub const CYVAL_UDB_P_U_F0_DYN_DYNAMIC: u32 = 1;
pub const CYFLD_UDB_P_U_F1_DYN__OFFSET: u32 = 1;
pub const CYFLD_UDB_P_U_F1_DYN__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_F1_DYN_STATIC: u32 = 0;
pub const CYVAL_UDB_P_U_F1_DYN_DYNAMIC: u32 = 1;
pub const CYFLD_UDB_P_U_NC2__OFFSET: u32 = 2;
pub const CYFLD_UDB_P_U_NC2__SIZE: u32 = 1;
pub const CYFLD_UDB_P_U_FIFO_ADD_SYNC__OFFSET: u32 = 4;
pub const CYFLD_UDB_P_U_FIFO_ADD_SYNC__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_FIFO_ADD_SYNC_DISABLE: u32 = 0;
pub const CYVAL_UDB_P_U_FIFO_ADD_SYNC_ENABLE: u32 = 1;
pub const CYREG_UDB_P0_U0_CFG18: u32 = 1074737234;
pub const CYFLD_UDB_P_U_CTL_MD0__OFFSET: u32 = 0;
pub const CYFLD_UDB_P_U_CTL_MD0__SIZE: u32 = 8;
pub const CYVAL_UDB_P_U_CTL_MD0_DIRECT: u32 = 0;
pub const CYVAL_UDB_P_U_CTL_MD0_SYNC: u32 = 1;
pub const CYVAL_UDB_P_U_CTL_MD0_DOUBLE_SYNC: u32 = 2;
pub const CYVAL_UDB_P_U_CTL_MD0_PULSE: u32 = 3;
pub const CYREG_UDB_P0_U0_CFG19: u32 = 1074737235;
pub const CYFLD_UDB_P_U_CTL_MD1__OFFSET: u32 = 0;
pub const CYFLD_UDB_P_U_CTL_MD1__SIZE: u32 = 8;
pub const CYVAL_UDB_P_U_CTL_MD1_DIRECT: u32 = 0;
pub const CYVAL_UDB_P_U_CTL_MD1_SYNC: u32 = 1;
pub const CYVAL_UDB_P_U_CTL_MD1_DOUBLE_SYNC: u32 = 2;
pub const CYVAL_UDB_P_U_CTL_MD1_PULSE: u32 = 3;
pub const CYREG_UDB_P0_U0_CFG20: u32 = 1074737236;
pub const CYFLD_UDB_P_U_STAT_MD__OFFSET: u32 = 0;
pub const CYFLD_UDB_P_U_STAT_MD__SIZE: u32 = 8;
pub const CYREG_UDB_P0_U0_CFG21: u32 = 1074737237;
pub const CYFLD_UDB_P_U_NC0__OFFSET: u32 = 0;
pub const CYFLD_UDB_P_U_NC0__SIZE: u32 = 1;
pub const CYREG_UDB_P0_U0_CFG22: u32 = 1074737238;
pub const CYFLD_UDB_P_U_SC_OUT_CTL__OFFSET: u32 = 0;
pub const CYFLD_UDB_P_U_SC_OUT_CTL__SIZE: u32 = 2;
pub const CYVAL_UDB_P_U_SC_OUT_CTL_CONTROL: u32 = 0;
pub const CYVAL_UDB_P_U_SC_OUT_CTL_PARALLEL: u32 = 1;
pub const CYVAL_UDB_P_U_SC_OUT_CTL_COUNTER: u32 = 2;
pub const CYVAL_UDB_P_U_SC_OUT_CTL_RESERVED: u32 = 3;
pub const CYFLD_UDB_P_U_SC_INT_MD__OFFSET: u32 = 2;
pub const CYFLD_UDB_P_U_SC_INT_MD__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_SC_INT_MD_NORMAL: u32 = 0;
pub const CYVAL_UDB_P_U_SC_INT_MD_INT_MODE: u32 = 1;
pub const CYFLD_UDB_P_U_SC_SYNC_MD__OFFSET: u32 = 3;
pub const CYFLD_UDB_P_U_SC_SYNC_MD__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_SC_SYNC_MD_NORMAL: u32 = 0;
pub const CYVAL_UDB_P_U_SC_SYNC_MD_SYNC_MODE: u32 = 1;
pub const CYFLD_UDB_P_U_SC_EXT_RES__OFFSET: u32 = 4;
pub const CYFLD_UDB_P_U_SC_EXT_RES__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_SC_EXT_RES_DISABLED: u32 = 0;
pub const CYVAL_UDB_P_U_SC_EXT_RES_ENABLED: u32 = 1;
pub const CYREG_UDB_P0_U0_CFG23: u32 = 1074737239;
pub const CYFLD_UDB_P_U_CNT_LD_SEL__OFFSET: u32 = 0;
pub const CYFLD_UDB_P_U_CNT_LD_SEL__SIZE: u32 = 2;
pub const CYVAL_UDB_P_U_CNT_LD_SEL_SC_IN0: u32 = 0;
pub const CYVAL_UDB_P_U_CNT_LD_SEL_SC_IN1: u32 = 1;
pub const CYVAL_UDB_P_U_CNT_LD_SEL_SC_IN2: u32 = 2;
pub const CYVAL_UDB_P_U_CNT_LD_SEL_SC_IN3: u32 = 3;
pub const CYFLD_UDB_P_U_CNT_EN_SEL__OFFSET: u32 = 2;
pub const CYFLD_UDB_P_U_CNT_EN_SEL__SIZE: u32 = 2;
pub const CYVAL_UDB_P_U_CNT_EN_SEL_SC_IN4: u32 = 0;
pub const CYVAL_UDB_P_U_CNT_EN_SEL_SC_IN5: u32 = 1;
pub const CYVAL_UDB_P_U_CNT_EN_SEL_SC_IN6: u32 = 2;
pub const CYVAL_UDB_P_U_CNT_EN_SEL_SC_IO: u32 = 3;
pub const CYFLD_UDB_P_U_ROUTE_LD__OFFSET: u32 = 4;
pub const CYFLD_UDB_P_U_ROUTE_LD__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_ROUTE_LD_DISABLE: u32 = 0;
pub const CYVAL_UDB_P_U_ROUTE_LD_ROUTED: u32 = 1;
pub const CYFLD_UDB_P_U_ROUTE_EN__OFFSET: u32 = 5;
pub const CYFLD_UDB_P_U_ROUTE_EN__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_ROUTE_EN_DISABLE: u32 = 0;
pub const CYVAL_UDB_P_U_ROUTE_EN_ROUTED: u32 = 1;
pub const CYFLD_UDB_P_U_ALT_CNT__OFFSET: u32 = 6;
pub const CYFLD_UDB_P_U_ALT_CNT__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_ALT_CNT_DEFAULT_MODE: u32 = 0;
pub const CYVAL_UDB_P_U_ALT_CNT_ALT_MODE: u32 = 1;
pub const CYREG_UDB_P0_U0_CFG24: u32 = 1074737240;
pub const CYFLD_UDB_P_U_RC_EN_SEL__OFFSET: u32 = 0;
pub const CYFLD_UDB_P_U_RC_EN_SEL__SIZE: u32 = 2;
pub const CYVAL_UDB_P_U_RC_EN_SEL_RC_IN0: u32 = 0;
pub const CYVAL_UDB_P_U_RC_EN_SEL_RC_IN1: u32 = 1;
pub const CYVAL_UDB_P_U_RC_EN_SEL_RC_IN2: u32 = 2;
pub const CYVAL_UDB_P_U_RC_EN_SEL_RC_IN3: u32 = 3;
pub const CYFLD_UDB_P_U_RC_EN_MODE__OFFSET: u32 = 2;
pub const CYFLD_UDB_P_U_RC_EN_MODE__SIZE: u32 = 2;
pub const CYVAL_UDB_P_U_RC_EN_MODE_OFF: u32 = 0;
pub const CYVAL_UDB_P_U_RC_EN_MODE_ON: u32 = 1;
pub const CYVAL_UDB_P_U_RC_EN_MODE_POSEDGE: u32 = 2;
pub const CYVAL_UDB_P_U_RC_EN_MODE_LEVEL: u32 = 3;
pub const CYFLD_UDB_P_U_RC_EN_INV__OFFSET: u32 = 4;
pub const CYFLD_UDB_P_U_RC_EN_INV__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_RC_EN_INV_NOINV: u32 = 0;
pub const CYVAL_UDB_P_U_RC_EN_INV_INVERT: u32 = 1;
pub const CYFLD_UDB_P_U_RC_INV__OFFSET: u32 = 5;
pub const CYFLD_UDB_P_U_RC_INV__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_RC_INV_NOINV: u32 = 0;
pub const CYVAL_UDB_P_U_RC_INV_INVERT: u32 = 1;
pub const CYFLD_UDB_P_U_RC_RES_SEL0_OR_FRES__OFFSET: u32 = 6;
pub const CYFLD_UDB_P_U_RC_RES_SEL0_OR_FRES__SIZE: u32 = 1;
pub const CYFLD_UDB_P_U_RC_RES_SEL1__OFFSET: u32 = 7;
pub const CYFLD_UDB_P_U_RC_RES_SEL1__SIZE: u32 = 1;
pub const CYREG_UDB_P0_U0_CFG25: u32 = 1074737241;
pub const CYREG_UDB_P0_U0_CFG26: u32 = 1074737242;
pub const CYREG_UDB_P0_U0_CFG27: u32 = 1074737243;
pub const CYREG_UDB_P0_U0_CFG28: u32 = 1074737244;
pub const CYFLD_UDB_P_U_PLD0_CK_SEL__OFFSET: u32 = 0;
pub const CYFLD_UDB_P_U_PLD0_CK_SEL__SIZE: u32 = 4;
pub const CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK0: u32 = 0;
pub const CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK1: u32 = 1;
pub const CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK2: u32 = 2;
pub const CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK3: u32 = 3;
pub const CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK4: u32 = 4;
pub const CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK5: u32 = 5;
pub const CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK6: u32 = 6;
pub const CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK7: u32 = 7;
pub const CYVAL_UDB_P_U_PLD0_CK_SEL_EXT_CLK: u32 = 8;
pub const CYVAL_UDB_P_U_PLD0_CK_SEL_SYSCLK: u32 = 9;
pub const CYFLD_UDB_P_U_PLD1_CK_SEL__OFFSET: u32 = 4;
pub const CYFLD_UDB_P_U_PLD1_CK_SEL__SIZE: u32 = 4;
pub const CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK0: u32 = 0;
pub const CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK1: u32 = 1;
pub const CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK2: u32 = 2;
pub const CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK3: u32 = 3;
pub const CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK4: u32 = 4;
pub const CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK5: u32 = 5;
pub const CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK6: u32 = 6;
pub const CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK7: u32 = 7;
pub const CYVAL_UDB_P_U_PLD1_CK_SEL_EXT_CLK: u32 = 8;
pub const CYVAL_UDB_P_U_PLD1_CK_SEL_SYSCLK: u32 = 9;
pub const CYREG_UDB_P0_U0_CFG29: u32 = 1074737245;
pub const CYFLD_UDB_P_U_DP_CK_SEL__OFFSET: u32 = 0;
pub const CYFLD_UDB_P_U_DP_CK_SEL__SIZE: u32 = 4;
pub const CYVAL_UDB_P_U_DP_CK_SEL_GCLK0: u32 = 0;
pub const CYVAL_UDB_P_U_DP_CK_SEL_GCLK1: u32 = 1;
pub const CYVAL_UDB_P_U_DP_CK_SEL_GCLK2: u32 = 2;
pub const CYVAL_UDB_P_U_DP_CK_SEL_GCLK3: u32 = 3;
pub const CYVAL_UDB_P_U_DP_CK_SEL_GCLK4: u32 = 4;
pub const CYVAL_UDB_P_U_DP_CK_SEL_GCLK5: u32 = 5;
pub const CYVAL_UDB_P_U_DP_CK_SEL_GCLK6: u32 = 6;
pub const CYVAL_UDB_P_U_DP_CK_SEL_GCLK7: u32 = 7;
pub const CYVAL_UDB_P_U_DP_CK_SEL_EXT_CLK: u32 = 8;
pub const CYVAL_UDB_P_U_DP_CK_SEL_SYSCLK: u32 = 9;
pub const CYFLD_UDB_P_U_SC_CK_SEL__OFFSET: u32 = 4;
pub const CYFLD_UDB_P_U_SC_CK_SEL__SIZE: u32 = 4;
pub const CYVAL_UDB_P_U_SC_CK_SEL_GCLK0: u32 = 0;
pub const CYVAL_UDB_P_U_SC_CK_SEL_GCLK1: u32 = 1;
pub const CYVAL_UDB_P_U_SC_CK_SEL_GCLK2: u32 = 2;
pub const CYVAL_UDB_P_U_SC_CK_SEL_GCLK3: u32 = 3;
pub const CYVAL_UDB_P_U_SC_CK_SEL_GCLK4: u32 = 4;
pub const CYVAL_UDB_P_U_SC_CK_SEL_GCLK5: u32 = 5;
pub const CYVAL_UDB_P_U_SC_CK_SEL_GCLK6: u32 = 6;
pub const CYVAL_UDB_P_U_SC_CK_SEL_GCLK7: u32 = 7;
pub const CYVAL_UDB_P_U_SC_CK_SEL_EXT_CLK: u32 = 8;
pub const CYVAL_UDB_P_U_SC_CK_SEL_SYSCLK: u32 = 9;
pub const CYREG_UDB_P0_U0_CFG30: u32 = 1074737246;
pub const CYFLD_UDB_P_U_RES_SEL__OFFSET: u32 = 0;
pub const CYFLD_UDB_P_U_RES_SEL__SIZE: u32 = 2;
pub const CYVAL_UDB_P_U_RES_SEL_RC_IN0: u32 = 0;
pub const CYVAL_UDB_P_U_RES_SEL_RC_IN1: u32 = 1;
pub const CYVAL_UDB_P_U_RES_SEL_RC_IN2: u32 = 2;
pub const CYVAL_UDB_P_U_RES_SEL_RC_IN3: u32 = 3;
pub const CYFLD_UDB_P_U_RES_POL__OFFSET: u32 = 2;
pub const CYFLD_UDB_P_U_RES_POL__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_RES_POL_NEGATED: u32 = 0;
pub const CYVAL_UDB_P_U_RES_POL_ASSERTED: u32 = 1;
pub const CYFLD_UDB_P_U_EN_RES_CNTCTL__OFFSET: u32 = 3;
pub const CYFLD_UDB_P_U_EN_RES_CNTCTL__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_EN_RES_CNTCTL_DISABLE: u32 = 0;
pub const CYVAL_UDB_P_U_EN_RES_CNTCTL_ENABLE: u32 = 1;
pub const CYFLD_UDB_P_U_GUDB_WR__OFFSET: u32 = 4;
pub const CYFLD_UDB_P_U_GUDB_WR__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_GUDB_WR_DISABLE: u32 = 0;
pub const CYVAL_UDB_P_U_GUDB_WR_ENABLE: u32 = 1;
pub const CYFLD_UDB_P_U_DP_RES_POL__OFFSET: u32 = 6;
pub const CYFLD_UDB_P_U_DP_RES_POL__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_DP_RES_POL_NOINV: u32 = 0;
pub const CYVAL_UDB_P_U_DP_RES_POL_INVERT: u32 = 1;
pub const CYFLD_UDB_P_U_SC_RES_POL__OFFSET: u32 = 7;
pub const CYFLD_UDB_P_U_SC_RES_POL__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_SC_RES_POL_NOINV: u32 = 0;
pub const CYVAL_UDB_P_U_SC_RES_POL_INVERT: u32 = 1;
pub const CYREG_UDB_P0_U0_CFG31: u32 = 1074737247;
pub const CYFLD_UDB_P_U_ALT_RES__OFFSET: u32 = 0;
pub const CYFLD_UDB_P_U_ALT_RES__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_ALT_RES_COMPATIBLE: u32 = 0;
pub const CYVAL_UDB_P_U_ALT_RES_ALTERNATE: u32 = 1;
pub const CYFLD_UDB_P_U_EXT_SYNC__OFFSET: u32 = 1;
pub const CYFLD_UDB_P_U_EXT_SYNC__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_EXT_SYNC_DISABLE: u32 = 0;
pub const CYVAL_UDB_P_U_EXT_SYNC_ENABLE: u32 = 1;
pub const CYFLD_UDB_P_U_EN_RES_STAT__OFFSET: u32 = 2;
pub const CYFLD_UDB_P_U_EN_RES_STAT__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_EN_RES_STAT_NEGATED: u32 = 0;
pub const CYVAL_UDB_P_U_EN_RES_STAT_ASSERTED: u32 = 1;
pub const CYFLD_UDB_P_U_EN_RES_DP__OFFSET: u32 = 3;
pub const CYFLD_UDB_P_U_EN_RES_DP__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_EN_RES_DP_DISABLE: u32 = 0;
pub const CYVAL_UDB_P_U_EN_RES_DP_ENABLE: u32 = 1;
pub const CYFLD_UDB_P_U_EXT_CK_SEL__OFFSET: u32 = 4;
pub const CYFLD_UDB_P_U_EXT_CK_SEL__SIZE: u32 = 2;
pub const CYVAL_UDB_P_U_EXT_CK_SEL_RC_IN0: u32 = 0;
pub const CYVAL_UDB_P_U_EXT_CK_SEL_RC_IN1: u32 = 1;
pub const CYVAL_UDB_P_U_EXT_CK_SEL_RC_IN2: u32 = 2;
pub const CYVAL_UDB_P_U_EXT_CK_SEL_RC_IN3: u32 = 3;
pub const CYFLD_UDB_P_U_PLD0_RES_POL__OFFSET: u32 = 6;
pub const CYFLD_UDB_P_U_PLD0_RES_POL__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_PLD0_RES_POL_NOINV: u32 = 0;
pub const CYVAL_UDB_P_U_PLD0_RES_POL_INVERT: u32 = 1;
pub const CYFLD_UDB_P_U_PLD1_RES_POL__OFFSET: u32 = 7;
pub const CYFLD_UDB_P_U_PLD1_RES_POL__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_PLD1_RES_POL_NOINV: u32 = 0;
pub const CYVAL_UDB_P_U_PLD1_RES_POL_INVERT: u32 = 1;
pub const CYREG_UDB_P0_U0_DCFG0: u32 = 1074737248;
pub const CYFLD_UDB_P_U_CMP_SEL__OFFSET: u32 = 0;
pub const CYFLD_UDB_P_U_CMP_SEL__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_CMP_SEL_CFG_A: u32 = 0;
pub const CYVAL_UDB_P_U_CMP_SEL_CFG_B: u32 = 1;
pub const CYFLD_UDB_P_U_SI_SEL__OFFSET: u32 = 1;
pub const CYFLD_UDB_P_U_SI_SEL__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_SI_SEL_CFG_A: u32 = 0;
pub const CYVAL_UDB_P_U_SI_SEL_CFG_B: u32 = 1;
pub const CYFLD_UDB_P_U_CI_SEL__OFFSET: u32 = 2;
pub const CYFLD_UDB_P_U_CI_SEL__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_CI_SEL_CFG_A: u32 = 0;
pub const CYVAL_UDB_P_U_CI_SEL_CFG_B: u32 = 1;
pub const CYFLD_UDB_P_U_CFB_EN__OFFSET: u32 = 3;
pub const CYFLD_UDB_P_U_CFB_EN__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_CFB_EN_DISABLE: u32 = 0;
pub const CYVAL_UDB_P_U_CFB_EN_ENABLE: u32 = 1;
pub const CYFLD_UDB_P_U_A1_WR_SRC__OFFSET: u32 = 4;
pub const CYFLD_UDB_P_U_A1_WR_SRC__SIZE: u32 = 2;
pub const CYVAL_UDB_P_U_A1_WR_SRC_NOWRITE: u32 = 0;
pub const CYVAL_UDB_P_U_A1_WR_SRC_ALU: u32 = 1;
pub const CYVAL_UDB_P_U_A1_WR_SRC_D1: u32 = 2;
pub const CYVAL_UDB_P_U_A1_WR_SRC_F1: u32 = 3;
pub const CYFLD_UDB_P_U_A0_WR_SRC__OFFSET: u32 = 6;
pub const CYFLD_UDB_P_U_A0_WR_SRC__SIZE: u32 = 2;
pub const CYVAL_UDB_P_U_A0_WR_SRC_NOWRITE: u32 = 0;
pub const CYVAL_UDB_P_U_A0_WR_SRC_ALU: u32 = 1;
pub const CYVAL_UDB_P_U_A0_WR_SRC_D0: u32 = 2;
pub const CYVAL_UDB_P_U_A0_WR_SRC_F0: u32 = 3;
pub const CYFLD_UDB_P_U_SHIFT__OFFSET: u32 = 8;
pub const CYFLD_UDB_P_U_SHIFT__SIZE: u32 = 2;
pub const CYVAL_UDB_P_U_SHIFT_NOSHIFT: u32 = 0;
pub const CYVAL_UDB_P_U_SHIFT_LEFT: u32 = 1;
pub const CYVAL_UDB_P_U_SHIFT_RIGHT: u32 = 2;
pub const CYVAL_UDB_P_U_SHIFT_SWAP: u32 = 3;
pub const CYFLD_UDB_P_U_SRC_B__OFFSET: u32 = 10;
pub const CYFLD_UDB_P_U_SRC_B__SIZE: u32 = 2;
pub const CYVAL_UDB_P_U_SRC_B_D0: u32 = 0;
pub const CYVAL_UDB_P_U_SRC_B_D1: u32 = 1;
pub const CYVAL_UDB_P_U_SRC_B_A0: u32 = 2;
pub const CYVAL_UDB_P_U_SRC_B_A1: u32 = 3;
pub const CYFLD_UDB_P_U_SRC_A__OFFSET: u32 = 12;
pub const CYFLD_UDB_P_U_SRC_A__SIZE: u32 = 1;
pub const CYVAL_UDB_P_U_SRC_A_A0: u32 = 0;
pub const CYVAL_UDB_P_U_SRC_A_A1: u32 = 1;
pub const CYFLD_UDB_P_U_FUNC__OFFSET: u32 = 13;
pub const CYFLD_UDB_P_U_FUNC__SIZE: u32 = 3;
pub const CYVAL_UDB_P_U_FUNC_PASS: u32 = 0;
pub const CYVAL_UDB_P_U_FUNC_INC_A: u32 = 1;
pub const CYVAL_UDB_P_U_FUNC_DEC_A: u32 = 2;
pub const CYVAL_UDB_P_U_FUNC_ADD: u32 = 3;
pub const CYVAL_UDB_P_U_FUNC_SUB: u32 = 4;
pub const CYVAL_UDB_P_U_FUNC_XOR: u32 = 5;
pub const CYVAL_UDB_P_U_FUNC_AND: u32 = 6;
pub const CYVAL_UDB_P_U_FUNC_OR: u32 = 7;
pub const CYREG_UDB_P0_U0_DCFG1: u32 = 1074737250;
pub const CYREG_UDB_P0_U0_DCFG2: u32 = 1074737252;
pub const CYREG_UDB_P0_U0_DCFG3: u32 = 1074737254;
pub const CYREG_UDB_P0_U0_DCFG4: u32 = 1074737256;
pub const CYREG_UDB_P0_U0_DCFG5: u32 = 1074737258;
pub const CYREG_UDB_P0_U0_DCFG6: u32 = 1074737260;
pub const CYREG_UDB_P0_U0_DCFG7: u32 = 1074737262;
pub const CYDEV_UDB_P0_U1_BASE: u32 = 1074737280;
pub const CYDEV_UDB_P0_U1_SIZE: u32 = 128;
pub const CYREG_UDB_P0_U1_PLD_IT0: u32 = 1074737280;
pub const CYREG_UDB_P0_U1_PLD_IT1: u32 = 1074737284;
pub const CYREG_UDB_P0_U1_PLD_IT2: u32 = 1074737288;
pub const CYREG_UDB_P0_U1_PLD_IT3: u32 = 1074737292;
pub const CYREG_UDB_P0_U1_PLD_IT4: u32 = 1074737296;
pub const CYREG_UDB_P0_U1_PLD_IT5: u32 = 1074737300;
pub const CYREG_UDB_P0_U1_PLD_IT6: u32 = 1074737304;
pub const CYREG_UDB_P0_U1_PLD_IT7: u32 = 1074737308;
pub const CYREG_UDB_P0_U1_PLD_IT8: u32 = 1074737312;
pub const CYREG_UDB_P0_U1_PLD_IT9: u32 = 1074737316;
pub const CYREG_UDB_P0_U1_PLD_IT10: u32 = 1074737320;
pub const CYREG_UDB_P0_U1_PLD_IT11: u32 = 1074737324;
pub const CYREG_UDB_P0_U1_PLD_ORT0: u32 = 1074737328;
pub const CYREG_UDB_P0_U1_PLD_ORT1: u32 = 1074737330;
pub const CYREG_UDB_P0_U1_PLD_ORT2: u32 = 1074737332;
pub const CYREG_UDB_P0_U1_PLD_ORT3: u32 = 1074737334;
pub const CYREG_UDB_P0_U1_PLD_MC_CFG_CEN_CONST: u32 = 1074737336;
pub const CYREG_UDB_P0_U1_PLD_MC_CFG_XORFB: u32 = 1074737338;
pub const CYREG_UDB_P0_U1_PLD_MC_SET_RESET: u32 = 1074737340;
pub const CYREG_UDB_P0_U1_PLD_MC_CFG_BYPASS: u32 = 1074737342;
pub const CYREG_UDB_P0_U1_CFG0: u32 = 1074737344;
pub const CYREG_UDB_P0_U1_CFG1: u32 = 1074737345;
pub const CYREG_UDB_P0_U1_CFG2: u32 = 1074737346;
pub const CYREG_UDB_P0_U1_CFG3: u32 = 1074737347;
pub const CYREG_UDB_P0_U1_CFG4: u32 = 1074737348;
pub const CYREG_UDB_P0_U1_CFG5: u32 = 1074737349;
pub const CYREG_UDB_P0_U1_CFG6: u32 = 1074737350;
pub const CYREG_UDB_P0_U1_CFG7: u32 = 1074737351;
pub const CYREG_UDB_P0_U1_CFG8: u32 = 1074737352;
pub const CYREG_UDB_P0_U1_CFG9: u32 = 1074737353;
pub const CYREG_UDB_P0_U1_CFG10: u32 = 1074737354;
pub const CYREG_UDB_P0_U1_CFG11: u32 = 1074737355;
pub const CYREG_UDB_P0_U1_CFG12: u32 = 1074737356;
pub const CYREG_UDB_P0_U1_CFG13: u32 = 1074737357;
pub const CYREG_UDB_P0_U1_CFG14: u32 = 1074737358;
pub const CYREG_UDB_P0_U1_CFG15: u32 = 1074737359;
pub const CYREG_UDB_P0_U1_CFG16: u32 = 1074737360;
pub const CYREG_UDB_P0_U1_CFG17: u32 = 1074737361;
pub const CYREG_UDB_P0_U1_CFG18: u32 = 1074737362;
pub const CYREG_UDB_P0_U1_CFG19: u32 = 1074737363;
pub const CYREG_UDB_P0_U1_CFG20: u32 = 1074737364;
pub const CYREG_UDB_P0_U1_CFG21: u32 = 1074737365;
pub const CYREG_UDB_P0_U1_CFG22: u32 = 1074737366;
pub const CYREG_UDB_P0_U1_CFG23: u32 = 1074737367;
pub const CYREG_UDB_P0_U1_CFG24: u32 = 1074737368;
pub const CYREG_UDB_P0_U1_CFG25: u32 = 1074737369;
pub const CYREG_UDB_P0_U1_CFG26: u32 = 1074737370;
pub const CYREG_UDB_P0_U1_CFG27: u32 = 1074737371;
pub const CYREG_UDB_P0_U1_CFG28: u32 = 1074737372;
pub const CYREG_UDB_P0_U1_CFG29: u32 = 1074737373;
pub const CYREG_UDB_P0_U1_CFG30: u32 = 1074737374;
pub const CYREG_UDB_P0_U1_CFG31: u32 = 1074737375;
pub const CYREG_UDB_P0_U1_DCFG0: u32 = 1074737376;
pub const CYREG_UDB_P0_U1_DCFG1: u32 = 1074737378;
pub const CYREG_UDB_P0_U1_DCFG2: u32 = 1074737380;
pub const CYREG_UDB_P0_U1_DCFG3: u32 = 1074737382;
pub const CYREG_UDB_P0_U1_DCFG4: u32 = 1074737384;
pub const CYREG_UDB_P0_U1_DCFG5: u32 = 1074737386;
pub const CYREG_UDB_P0_U1_DCFG6: u32 = 1074737388;
pub const CYREG_UDB_P0_U1_DCFG7: u32 = 1074737390;
pub const CYDEV_UDB_P0_ROUTE_BASE: u32 = 1074737408;
pub const CYDEV_UDB_P0_ROUTE_SIZE: u32 = 256;
pub const CYREG_UDB_P0_ROUTE_HC0: u32 = 1074737408;
pub const CYFLD_UDB_P_ROUTE_HC_BYTE__OFFSET: u32 = 0;
pub const CYFLD_UDB_P_ROUTE_HC_BYTE__SIZE: u32 = 8;
pub const CYREG_UDB_P0_ROUTE_HC1: u32 = 1074737409;
pub const CYREG_UDB_P0_ROUTE_HC2: u32 = 1074737410;
pub const CYREG_UDB_P0_ROUTE_HC3: u32 = 1074737411;
pub const CYREG_UDB_P0_ROUTE_HC4: u32 = 1074737412;
pub const CYREG_UDB_P0_ROUTE_HC5: u32 = 1074737413;
pub const CYREG_UDB_P0_ROUTE_HC6: u32 = 1074737414;
pub const CYREG_UDB_P0_ROUTE_HC7: u32 = 1074737415;
pub const CYREG_UDB_P0_ROUTE_HC8: u32 = 1074737416;
pub const CYREG_UDB_P0_ROUTE_HC9: u32 = 1074737417;
pub const CYREG_UDB_P0_ROUTE_HC10: u32 = 1074737418;
pub const CYREG_UDB_P0_ROUTE_HC11: u32 = 1074737419;
pub const CYREG_UDB_P0_ROUTE_HC12: u32 = 1074737420;
pub const CYREG_UDB_P0_ROUTE_HC13: u32 = 1074737421;
pub const CYREG_UDB_P0_ROUTE_HC14: u32 = 1074737422;
pub const CYREG_UDB_P0_ROUTE_HC15: u32 = 1074737423;
pub const CYREG_UDB_P0_ROUTE_HC16: u32 = 1074737424;
pub const CYREG_UDB_P0_ROUTE_HC17: u32 = 1074737425;
pub const CYREG_UDB_P0_ROUTE_HC18: u32 = 1074737426;
pub const CYREG_UDB_P0_ROUTE_HC19: u32 = 1074737427;
pub const CYREG_UDB_P0_ROUTE_HC20: u32 = 1074737428;
pub const CYREG_UDB_P0_ROUTE_HC21: u32 = 1074737429;
pub const CYREG_UDB_P0_ROUTE_HC22: u32 = 1074737430;
pub const CYREG_UDB_P0_ROUTE_HC23: u32 = 1074737431;
pub const CYREG_UDB_P0_ROUTE_HC24: u32 = 1074737432;
pub const CYREG_UDB_P0_ROUTE_HC25: u32 = 1074737433;
pub const CYREG_UDB_P0_ROUTE_HC26: u32 = 1074737434;
pub const CYREG_UDB_P0_ROUTE_HC27: u32 = 1074737435;
pub const CYREG_UDB_P0_ROUTE_HC28: u32 = 1074737436;
pub const CYREG_UDB_P0_ROUTE_HC29: u32 = 1074737437;
pub const CYREG_UDB_P0_ROUTE_HC30: u32 = 1074737438;
pub const CYREG_UDB_P0_ROUTE_HC31: u32 = 1074737439;
pub const CYREG_UDB_P0_ROUTE_HC32: u32 = 1074737440;
pub const CYREG_UDB_P0_ROUTE_HC33: u32 = 1074737441;
pub const CYREG_UDB_P0_ROUTE_HC34: u32 = 1074737442;
pub const CYREG_UDB_P0_ROUTE_HC35: u32 = 1074737443;
pub const CYREG_UDB_P0_ROUTE_HC36: u32 = 1074737444;
pub const CYREG_UDB_P0_ROUTE_HC37: u32 = 1074737445;
pub const CYREG_UDB_P0_ROUTE_HC38: u32 = 1074737446;
pub const CYREG_UDB_P0_ROUTE_HC39: u32 = 1074737447;
pub const CYREG_UDB_P0_ROUTE_HC40: u32 = 1074737448;
pub const CYREG_UDB_P0_ROUTE_HC41: u32 = 1074737449;
pub const CYREG_UDB_P0_ROUTE_HC42: u32 = 1074737450;
pub const CYREG_UDB_P0_ROUTE_HC43: u32 = 1074737451;
pub const CYREG_UDB_P0_ROUTE_HC44: u32 = 1074737452;
pub const CYREG_UDB_P0_ROUTE_HC45: u32 = 1074737453;
pub const CYREG_UDB_P0_ROUTE_HC46: u32 = 1074737454;
pub const CYREG_UDB_P0_ROUTE_HC47: u32 = 1074737455;
pub const CYREG_UDB_P0_ROUTE_HC48: u32 = 1074737456;
pub const CYREG_UDB_P0_ROUTE_HC49: u32 = 1074737457;
pub const CYREG_UDB_P0_ROUTE_HC50: u32 = 1074737458;
pub const CYREG_UDB_P0_ROUTE_HC51: u32 = 1074737459;
pub const CYREG_UDB_P0_ROUTE_HC52: u32 = 1074737460;
pub const CYREG_UDB_P0_ROUTE_HC53: u32 = 1074737461;
pub const CYREG_UDB_P0_ROUTE_HC54: u32 = 1074737462;
pub const CYREG_UDB_P0_ROUTE_HC55: u32 = 1074737463;
pub const CYREG_UDB_P0_ROUTE_HC56: u32 = 1074737464;
pub const CYREG_UDB_P0_ROUTE_HC57: u32 = 1074737465;
pub const CYREG_UDB_P0_ROUTE_HC58: u32 = 1074737466;
pub const CYREG_UDB_P0_ROUTE_HC59: u32 = 1074737467;
pub const CYREG_UDB_P0_ROUTE_HC60: u32 = 1074737468;
pub const CYREG_UDB_P0_ROUTE_HC61: u32 = 1074737469;
pub const CYREG_UDB_P0_ROUTE_HC62: u32 = 1074737470;
pub const CYREG_UDB_P0_ROUTE_HC63: u32 = 1074737471;
pub const CYREG_UDB_P0_ROUTE_HC64: u32 = 1074737472;
pub const CYREG_UDB_P0_ROUTE_HC65: u32 = 1074737473;
pub const CYREG_UDB_P0_ROUTE_HC66: u32 = 1074737474;
pub const CYREG_UDB_P0_ROUTE_HC67: u32 = 1074737475;
pub const CYREG_UDB_P0_ROUTE_HC68: u32 = 1074737476;
pub const CYREG_UDB_P0_ROUTE_HC69: u32 = 1074737477;
pub const CYREG_UDB_P0_ROUTE_HC70: u32 = 1074737478;
pub const CYREG_UDB_P0_ROUTE_HC71: u32 = 1074737479;
pub const CYREG_UDB_P0_ROUTE_HC72: u32 = 1074737480;
pub const CYREG_UDB_P0_ROUTE_HC73: u32 = 1074737481;
pub const CYREG_UDB_P0_ROUTE_HC74: u32 = 1074737482;
pub const CYREG_UDB_P0_ROUTE_HC75: u32 = 1074737483;
pub const CYREG_UDB_P0_ROUTE_HC76: u32 = 1074737484;
pub const CYREG_UDB_P0_ROUTE_HC77: u32 = 1074737485;
pub const CYREG_UDB_P0_ROUTE_HC78: u32 = 1074737486;
pub const CYREG_UDB_P0_ROUTE_HC79: u32 = 1074737487;
pub const CYREG_UDB_P0_ROUTE_HC80: u32 = 1074737488;
pub const CYREG_UDB_P0_ROUTE_HC81: u32 = 1074737489;
pub const CYREG_UDB_P0_ROUTE_HC82: u32 = 1074737490;
pub const CYREG_UDB_P0_ROUTE_HC83: u32 = 1074737491;
pub const CYREG_UDB_P0_ROUTE_HC84: u32 = 1074737492;
pub const CYREG_UDB_P0_ROUTE_HC85: u32 = 1074737493;
pub const CYREG_UDB_P0_ROUTE_HC86: u32 = 1074737494;
pub const CYREG_UDB_P0_ROUTE_HC87: u32 = 1074737495;
pub const CYREG_UDB_P0_ROUTE_HC88: u32 = 1074737496;
pub const CYREG_UDB_P0_ROUTE_HC89: u32 = 1074737497;
pub const CYREG_UDB_P0_ROUTE_HC90: u32 = 1074737498;
pub const CYREG_UDB_P0_ROUTE_HC91: u32 = 1074737499;
pub const CYREG_UDB_P0_ROUTE_HC92: u32 = 1074737500;
pub const CYREG_UDB_P0_ROUTE_HC93: u32 = 1074737501;
pub const CYREG_UDB_P0_ROUTE_HC94: u32 = 1074737502;
pub const CYREG_UDB_P0_ROUTE_HC95: u32 = 1074737503;
pub const CYREG_UDB_P0_ROUTE_HC96: u32 = 1074737504;
pub const CYREG_UDB_P0_ROUTE_HC97: u32 = 1074737505;
pub const CYREG_UDB_P0_ROUTE_HC98: u32 = 1074737506;
pub const CYREG_UDB_P0_ROUTE_HC99: u32 = 1074737507;
pub const CYREG_UDB_P0_ROUTE_HC100: u32 = 1074737508;
pub const CYREG_UDB_P0_ROUTE_HC101: u32 = 1074737509;
pub const CYREG_UDB_P0_ROUTE_HC102: u32 = 1074737510;
pub const CYREG_UDB_P0_ROUTE_HC103: u32 = 1074737511;
pub const CYREG_UDB_P0_ROUTE_HC104: u32 = 1074737512;
pub const CYREG_UDB_P0_ROUTE_HC105: u32 = 1074737513;
pub const CYREG_UDB_P0_ROUTE_HC106: u32 = 1074737514;
pub const CYREG_UDB_P0_ROUTE_HC107: u32 = 1074737515;
pub const CYREG_UDB_P0_ROUTE_HC108: u32 = 1074737516;
pub const CYREG_UDB_P0_ROUTE_HC109: u32 = 1074737517;
pub const CYREG_UDB_P0_ROUTE_HC110: u32 = 1074737518;
pub const CYREG_UDB_P0_ROUTE_HC111: u32 = 1074737519;
pub const CYREG_UDB_P0_ROUTE_HC112: u32 = 1074737520;
pub const CYREG_UDB_P0_ROUTE_HC113: u32 = 1074737521;
pub const CYREG_UDB_P0_ROUTE_HC114: u32 = 1074737522;
pub const CYREG_UDB_P0_ROUTE_HC115: u32 = 1074737523;
pub const CYREG_UDB_P0_ROUTE_HC116: u32 = 1074737524;
pub const CYREG_UDB_P0_ROUTE_HC117: u32 = 1074737525;
pub const CYREG_UDB_P0_ROUTE_HC118: u32 = 1074737526;
pub const CYREG_UDB_P0_ROUTE_HC119: u32 = 1074737527;
pub const CYREG_UDB_P0_ROUTE_HC120: u32 = 1074737528;
pub const CYREG_UDB_P0_ROUTE_HC121: u32 = 1074737529;
pub const CYREG_UDB_P0_ROUTE_HC122: u32 = 1074737530;
pub const CYREG_UDB_P0_ROUTE_HC123: u32 = 1074737531;
pub const CYREG_UDB_P0_ROUTE_HC124: u32 = 1074737532;
pub const CYREG_UDB_P0_ROUTE_HC125: u32 = 1074737533;
pub const CYREG_UDB_P0_ROUTE_HC126: u32 = 1074737534;
pub const CYREG_UDB_P0_ROUTE_HC127: u32 = 1074737535;
pub const CYREG_UDB_P0_ROUTE_HV_L0: u32 = 1074737536;
pub const CYFLD_UDB_P_ROUTE_HV_BYTE__OFFSET: u32 = 0;
pub const CYFLD_UDB_P_ROUTE_HV_BYTE__SIZE: u32 = 8;
pub const CYREG_UDB_P0_ROUTE_HV_L1: u32 = 1074737537;
pub const CYREG_UDB_P0_ROUTE_HV_L2: u32 = 1074737538;
pub const CYREG_UDB_P0_ROUTE_HV_L3: u32 = 1074737539;
pub const CYREG_UDB_P0_ROUTE_HV_L4: u32 = 1074737540;
pub const CYREG_UDB_P0_ROUTE_HV_L5: u32 = 1074737541;
pub const CYREG_UDB_P0_ROUTE_HV_L6: u32 = 1074737542;
pub const CYREG_UDB_P0_ROUTE_HV_L7: u32 = 1074737543;
pub const CYREG_UDB_P0_ROUTE_HV_L8: u32 = 1074737544;
pub const CYREG_UDB_P0_ROUTE_HV_L9: u32 = 1074737545;
pub const CYREG_UDB_P0_ROUTE_HV_L10: u32 = 1074737546;
pub const CYREG_UDB_P0_ROUTE_HV_L11: u32 = 1074737547;
pub const CYREG_UDB_P0_ROUTE_HV_L12: u32 = 1074737548;
pub const CYREG_UDB_P0_ROUTE_HV_L13: u32 = 1074737549;
pub const CYREG_UDB_P0_ROUTE_HV_L14: u32 = 1074737550;
pub const CYREG_UDB_P0_ROUTE_HV_L15: u32 = 1074737551;
pub const CYREG_UDB_P0_ROUTE_HS0: u32 = 1074737552;
pub const CYFLD_UDB_P_ROUTE_HS_BYTE__OFFSET: u32 = 0;
pub const CYFLD_UDB_P_ROUTE_HS_BYTE__SIZE: u32 = 8;
pub const CYREG_UDB_P0_ROUTE_HS1: u32 = 1074737553;
pub const CYREG_UDB_P0_ROUTE_HS2: u32 = 1074737554;
pub const CYREG_UDB_P0_ROUTE_HS3: u32 = 1074737555;
pub const CYREG_UDB_P0_ROUTE_HS4: u32 = 1074737556;
pub const CYREG_UDB_P0_ROUTE_HS5: u32 = 1074737557;
pub const CYREG_UDB_P0_ROUTE_HS6: u32 = 1074737558;
pub const CYREG_UDB_P0_ROUTE_HS7: u32 = 1074737559;
pub const CYREG_UDB_P0_ROUTE_HS8: u32 = 1074737560;
pub const CYREG_UDB_P0_ROUTE_HS9: u32 = 1074737561;
pub const CYREG_UDB_P0_ROUTE_HS10: u32 = 1074737562;
pub const CYREG_UDB_P0_ROUTE_HS11: u32 = 1074737563;
pub const CYREG_UDB_P0_ROUTE_HS12: u32 = 1074737564;
pub const CYREG_UDB_P0_ROUTE_HS13: u32 = 1074737565;
pub const CYREG_UDB_P0_ROUTE_HS14: u32 = 1074737566;
pub const CYREG_UDB_P0_ROUTE_HS15: u32 = 1074737567;
pub const CYREG_UDB_P0_ROUTE_HS16: u32 = 1074737568;
pub const CYREG_UDB_P0_ROUTE_HS17: u32 = 1074737569;
pub const CYREG_UDB_P0_ROUTE_HS18: u32 = 1074737570;
pub const CYREG_UDB_P0_ROUTE_HS19: u32 = 1074737571;
pub const CYREG_UDB_P0_ROUTE_HS20: u32 = 1074737572;
pub const CYREG_UDB_P0_ROUTE_HS21: u32 = 1074737573;
pub const CYREG_UDB_P0_ROUTE_HS22: u32 = 1074737574;
pub const CYREG_UDB_P0_ROUTE_HS23: u32 = 1074737575;
pub const CYREG_UDB_P0_ROUTE_HV_R0: u32 = 1074737576;
pub const CYREG_UDB_P0_ROUTE_HV_R1: u32 = 1074737577;
pub const CYREG_UDB_P0_ROUTE_HV_R2: u32 = 1074737578;
pub const CYREG_UDB_P0_ROUTE_HV_R3: u32 = 1074737579;
pub const CYREG_UDB_P0_ROUTE_HV_R4: u32 = 1074737580;
pub const CYREG_UDB_P0_ROUTE_HV_R5: u32 = 1074737581;
pub const CYREG_UDB_P0_ROUTE_HV_R6: u32 = 1074737582;
pub const CYREG_UDB_P0_ROUTE_HV_R7: u32 = 1074737583;
pub const CYREG_UDB_P0_ROUTE_HV_R8: u32 = 1074737584;
pub const CYREG_UDB_P0_ROUTE_HV_R9: u32 = 1074737585;
pub const CYREG_UDB_P0_ROUTE_HV_R10: u32 = 1074737586;
pub const CYREG_UDB_P0_ROUTE_HV_R11: u32 = 1074737587;
pub const CYREG_UDB_P0_ROUTE_HV_R12: u32 = 1074737588;
pub const CYREG_UDB_P0_ROUTE_HV_R13: u32 = 1074737589;
pub const CYREG_UDB_P0_ROUTE_HV_R14: u32 = 1074737590;
pub const CYREG_UDB_P0_ROUTE_HV_R15: u32 = 1074737591;
pub const CYREG_UDB_P0_ROUTE_PLD0IN0: u32 = 1074737600;
pub const CYFLD_UDB_P_ROUTE_PI_TOP__OFFSET: u32 = 0;
pub const CYFLD_UDB_P_ROUTE_PI_TOP__SIZE: u32 = 4;
pub const CYFLD_UDB_P_ROUTE_PI_BOT__OFFSET: u32 = 4;
pub const CYFLD_UDB_P_ROUTE_PI_BOT__SIZE: u32 = 4;
pub const CYREG_UDB_P0_ROUTE_PLD0IN1: u32 = 1074737602;
pub const CYREG_UDB_P0_ROUTE_PLD0IN2: u32 = 1074737604;
pub const CYREG_UDB_P0_ROUTE_PLD1IN0: u32 = 1074737610;
pub const CYREG_UDB_P0_ROUTE_PLD1IN1: u32 = 1074737612;
pub const CYREG_UDB_P0_ROUTE_PLD1IN2: u32 = 1074737614;
pub const CYREG_UDB_P0_ROUTE_DPIN0: u32 = 1074737616;
pub const CYREG_UDB_P0_ROUTE_DPIN1: u32 = 1074737618;
pub const CYFLD_UDB_P_ROUTE_PI_TOP2__OFFSET: u32 = 2;
pub const CYFLD_UDB_P_ROUTE_PI_TOP2__SIZE: u32 = 2;
pub const CYFLD_UDB_P_ROUTE_PI_BOT2__OFFSET: u32 = 4;
pub const CYFLD_UDB_P_ROUTE_PI_BOT2__SIZE: u32 = 2;
pub const CYREG_UDB_P0_ROUTE_SCIN: u32 = 1074737622;
pub const CYREG_UDB_P0_ROUTE_SCIOIN: u32 = 1074737624;
pub const CYREG_UDB_P0_ROUTE_RCIN: u32 = 1074737630;
pub const CYREG_UDB_P0_ROUTE_VS0: u32 = 1074737632;
pub const CYFLD_UDB_P_ROUTE_VS_TOP__OFFSET: u32 = 0;
pub const CYFLD_UDB_P_ROUTE_VS_TOP__SIZE: u32 = 4;
pub const CYFLD_UDB_P_ROUTE_VS_BOT__OFFSET: u32 = 4;
pub const CYFLD_UDB_P_ROUTE_VS_BOT__SIZE: u32 = 4;
pub const CYREG_UDB_P0_ROUTE_VS1: u32 = 1074737634;
pub const CYREG_UDB_P0_ROUTE_VS2: u32 = 1074737636;
pub const CYREG_UDB_P0_ROUTE_VS3: u32 = 1074737638;
pub const CYREG_UDB_P0_ROUTE_VS4: u32 = 1074737640;
pub const CYREG_UDB_P0_ROUTE_VS5: u32 = 1074737642;
pub const CYREG_UDB_P0_ROUTE_VS6: u32 = 1074737644;
pub const CYREG_UDB_P0_ROUTE_VS7: u32 = 1074737646;
pub const CYDEV_UDB_P1_BASE: u32 = 1074737664;
pub const CYDEV_UDB_P1_SIZE: u32 = 512;
pub const CYDEV_UDB_P1_U0_BASE: u32 = 1074737664;
pub const CYDEV_UDB_P1_U0_SIZE: u32 = 128;
pub const CYREG_UDB_P1_U0_PLD_IT0: u32 = 1074737664;
pub const CYREG_UDB_P1_U0_PLD_IT1: u32 = 1074737668;
pub const CYREG_UDB_P1_U0_PLD_IT2: u32 = 1074737672;
pub const CYREG_UDB_P1_U0_PLD_IT3: u32 = 1074737676;
pub const CYREG_UDB_P1_U0_PLD_IT4: u32 = 1074737680;
pub const CYREG_UDB_P1_U0_PLD_IT5: u32 = 1074737684;
pub const CYREG_UDB_P1_U0_PLD_IT6: u32 = 1074737688;
pub const CYREG_UDB_P1_U0_PLD_IT7: u32 = 1074737692;
pub const CYREG_UDB_P1_U0_PLD_IT8: u32 = 1074737696;
pub const CYREG_UDB_P1_U0_PLD_IT9: u32 = 1074737700;
pub const CYREG_UDB_P1_U0_PLD_IT10: u32 = 1074737704;
pub const CYREG_UDB_P1_U0_PLD_IT11: u32 = 1074737708;
pub const CYREG_UDB_P1_U0_PLD_ORT0: u32 = 1074737712;
pub const CYREG_UDB_P1_U0_PLD_ORT1: u32 = 1074737714;
pub const CYREG_UDB_P1_U0_PLD_ORT2: u32 = 1074737716;
pub const CYREG_UDB_P1_U0_PLD_ORT3: u32 = 1074737718;
pub const CYREG_UDB_P1_U0_PLD_MC_CFG_CEN_CONST: u32 = 1074737720;
pub const CYREG_UDB_P1_U0_PLD_MC_CFG_XORFB: u32 = 1074737722;
pub const CYREG_UDB_P1_U0_PLD_MC_SET_RESET: u32 = 1074737724;
pub const CYREG_UDB_P1_U0_PLD_MC_CFG_BYPASS: u32 = 1074737726;
pub const CYREG_UDB_P1_U0_CFG0: u32 = 1074737728;
pub const CYREG_UDB_P1_U0_CFG1: u32 = 1074737729;
pub const CYREG_UDB_P1_U0_CFG2: u32 = 1074737730;
pub const CYREG_UDB_P1_U0_CFG3: u32 = 1074737731;
pub const CYREG_UDB_P1_U0_CFG4: u32 = 1074737732;
pub const CYREG_UDB_P1_U0_CFG5: u32 = 1074737733;
pub const CYREG_UDB_P1_U0_CFG6: u32 = 1074737734;
pub const CYREG_UDB_P1_U0_CFG7: u32 = 1074737735;
pub const CYREG_UDB_P1_U0_CFG8: u32 = 1074737736;
pub const CYREG_UDB_P1_U0_CFG9: u32 = 1074737737;
pub const CYREG_UDB_P1_U0_CFG10: u32 = 1074737738;
pub const CYREG_UDB_P1_U0_CFG11: u32 = 1074737739;
pub const CYREG_UDB_P1_U0_CFG12: u32 = 1074737740;
pub const CYREG_UDB_P1_U0_CFG13: u32 = 1074737741;
pub const CYREG_UDB_P1_U0_CFG14: u32 = 1074737742;
pub const CYREG_UDB_P1_U0_CFG15: u32 = 1074737743;
pub const CYREG_UDB_P1_U0_CFG16: u32 = 1074737744;
pub const CYREG_UDB_P1_U0_CFG17: u32 = 1074737745;
pub const CYREG_UDB_P1_U0_CFG18: u32 = 1074737746;
pub const CYREG_UDB_P1_U0_CFG19: u32 = 1074737747;
pub const CYREG_UDB_P1_U0_CFG20: u32 = 1074737748;
pub const CYREG_UDB_P1_U0_CFG21: u32 = 1074737749;
pub const CYREG_UDB_P1_U0_CFG22: u32 = 1074737750;
pub const CYREG_UDB_P1_U0_CFG23: u32 = 1074737751;
pub const CYREG_UDB_P1_U0_CFG24: u32 = 1074737752;
pub const CYREG_UDB_P1_U0_CFG25: u32 = 1074737753;
pub const CYREG_UDB_P1_U0_CFG26: u32 = 1074737754;
pub const CYREG_UDB_P1_U0_CFG27: u32 = 1074737755;
pub const CYREG_UDB_P1_U0_CFG28: u32 = 1074737756;
pub const CYREG_UDB_P1_U0_CFG29: u32 = 1074737757;
pub const CYREG_UDB_P1_U0_CFG30: u32 = 1074737758;
pub const CYREG_UDB_P1_U0_CFG31: u32 = 1074737759;
pub const CYREG_UDB_P1_U0_DCFG0: u32 = 1074737760;
pub const CYREG_UDB_P1_U0_DCFG1: u32 = 1074737762;
pub const CYREG_UDB_P1_U0_DCFG2: u32 = 1074737764;
pub const CYREG_UDB_P1_U0_DCFG3: u32 = 1074737766;
pub const CYREG_UDB_P1_U0_DCFG4: u32 = 1074737768;
pub const CYREG_UDB_P1_U0_DCFG5: u32 = 1074737770;
pub const CYREG_UDB_P1_U0_DCFG6: u32 = 1074737772;
pub const CYREG_UDB_P1_U0_DCFG7: u32 = 1074737774;
pub const CYDEV_UDB_P1_U1_BASE: u32 = 1074737792;
pub const CYDEV_UDB_P1_U1_SIZE: u32 = 128;
pub const CYREG_UDB_P1_U1_PLD_IT0: u32 = 1074737792;
pub const CYREG_UDB_P1_U1_PLD_IT1: u32 = 1074737796;
pub const CYREG_UDB_P1_U1_PLD_IT2: u32 = 1074737800;
pub const CYREG_UDB_P1_U1_PLD_IT3: u32 = 1074737804;
pub const CYREG_UDB_P1_U1_PLD_IT4: u32 = 1074737808;
pub const CYREG_UDB_P1_U1_PLD_IT5: u32 = 1074737812;
pub const CYREG_UDB_P1_U1_PLD_IT6: u32 = 1074737816;
pub const CYREG_UDB_P1_U1_PLD_IT7: u32 = 1074737820;
pub const CYREG_UDB_P1_U1_PLD_IT8: u32 = 1074737824;
pub const CYREG_UDB_P1_U1_PLD_IT9: u32 = 1074737828;
pub const CYREG_UDB_P1_U1_PLD_IT10: u32 = 1074737832;
pub const CYREG_UDB_P1_U1_PLD_IT11: u32 = 1074737836;
pub const CYREG_UDB_P1_U1_PLD_ORT0: u32 = 1074737840;
pub const CYREG_UDB_P1_U1_PLD_ORT1: u32 = 1074737842;
pub const CYREG_UDB_P1_U1_PLD_ORT2: u32 = 1074737844;
pub const CYREG_UDB_P1_U1_PLD_ORT3: u32 = 1074737846;
pub const CYREG_UDB_P1_U1_PLD_MC_CFG_CEN_CONST: u32 = 1074737848;
pub const CYREG_UDB_P1_U1_PLD_MC_CFG_XORFB: u32 = 1074737850;
pub const CYREG_UDB_P1_U1_PLD_MC_SET_RESET: u32 = 1074737852;
pub const CYREG_UDB_P1_U1_PLD_MC_CFG_BYPASS: u32 = 1074737854;
pub const CYREG_UDB_P1_U1_CFG0: u32 = 1074737856;
pub const CYREG_UDB_P1_U1_CFG1: u32 = 1074737857;
pub const CYREG_UDB_P1_U1_CFG2: u32 = 1074737858;
pub const CYREG_UDB_P1_U1_CFG3: u32 = 1074737859;
pub const CYREG_UDB_P1_U1_CFG4: u32 = 1074737860;
pub const CYREG_UDB_P1_U1_CFG5: u32 = 1074737861;
pub const CYREG_UDB_P1_U1_CFG6: u32 = 1074737862;
pub const CYREG_UDB_P1_U1_CFG7: u32 = 1074737863;
pub const CYREG_UDB_P1_U1_CFG8: u32 = 1074737864;
pub const CYREG_UDB_P1_U1_CFG9: u32 = 1074737865;
pub const CYREG_UDB_P1_U1_CFG10: u32 = 1074737866;
pub const CYREG_UDB_P1_U1_CFG11: u32 = 1074737867;
pub const CYREG_UDB_P1_U1_CFG12: u32 = 1074737868;
pub const CYREG_UDB_P1_U1_CFG13: u32 = 1074737869;
pub const CYREG_UDB_P1_U1_CFG14: u32 = 1074737870;
pub const CYREG_UDB_P1_U1_CFG15: u32 = 1074737871;
pub const CYREG_UDB_P1_U1_CFG16: u32 = 1074737872;
pub const CYREG_UDB_P1_U1_CFG17: u32 = 1074737873;
pub const CYREG_UDB_P1_U1_CFG18: u32 = 1074737874;
pub const CYREG_UDB_P1_U1_CFG19: u32 = 1074737875;
pub const CYREG_UDB_P1_U1_CFG20: u32 = 1074737876;
pub const CYREG_UDB_P1_U1_CFG21: u32 = 1074737877;
pub const CYREG_UDB_P1_U1_CFG22: u32 = 1074737878;
pub const CYREG_UDB_P1_U1_CFG23: u32 = 1074737879;
pub const CYREG_UDB_P1_U1_CFG24: u32 = 1074737880;
pub const CYREG_UDB_P1_U1_CFG25: u32 = 1074737881;
pub const CYREG_UDB_P1_U1_CFG26: u32 = 1074737882;
pub const CYREG_UDB_P1_U1_CFG27: u32 = 1074737883;
pub const CYREG_UDB_P1_U1_CFG28: u32 = 1074737884;
pub const CYREG_UDB_P1_U1_CFG29: u32 = 1074737885;
pub const CYREG_UDB_P1_U1_CFG30: u32 = 1074737886;
pub const CYREG_UDB_P1_U1_CFG31: u32 = 1074737887;
pub const CYREG_UDB_P1_U1_DCFG0: u32 = 1074737888;
pub const CYREG_UDB_P1_U1_DCFG1: u32 = 1074737890;
pub const CYREG_UDB_P1_U1_DCFG2: u32 = 1074737892;
pub const CYREG_UDB_P1_U1_DCFG3: u32 = 1074737894;
pub const CYREG_UDB_P1_U1_DCFG4: u32 = 1074737896;
pub const CYREG_UDB_P1_U1_DCFG5: u32 = 1074737898;
pub const CYREG_UDB_P1_U1_DCFG6: u32 = 1074737900;
pub const CYREG_UDB_P1_U1_DCFG7: u32 = 1074737902;
pub const CYDEV_UDB_P1_ROUTE_BASE: u32 = 1074737920;
pub const CYDEV_UDB_P1_ROUTE_SIZE: u32 = 256;
pub const CYREG_UDB_P1_ROUTE_HC0: u32 = 1074737920;
pub const CYREG_UDB_P1_ROUTE_HC1: u32 = 1074737921;
pub const CYREG_UDB_P1_ROUTE_HC2: u32 = 1074737922;
pub const CYREG_UDB_P1_ROUTE_HC3: u32 = 1074737923;
pub const CYREG_UDB_P1_ROUTE_HC4: u32 = 1074737924;
pub const CYREG_UDB_P1_ROUTE_HC5: u32 = 1074737925;
pub const CYREG_UDB_P1_ROUTE_HC6: u32 = 1074737926;
pub const CYREG_UDB_P1_ROUTE_HC7: u32 = 1074737927;
pub const CYREG_UDB_P1_ROUTE_HC8: u32 = 1074737928;
pub const CYREG_UDB_P1_ROUTE_HC9: u32 = 1074737929;
pub const CYREG_UDB_P1_ROUTE_HC10: u32 = 1074737930;
pub const CYREG_UDB_P1_ROUTE_HC11: u32 = 1074737931;
pub const CYREG_UDB_P1_ROUTE_HC12: u32 = 1074737932;
pub const CYREG_UDB_P1_ROUTE_HC13: u32 = 1074737933;
pub const CYREG_UDB_P1_ROUTE_HC14: u32 = 1074737934;
pub const CYREG_UDB_P1_ROUTE_HC15: u32 = 1074737935;
pub const CYREG_UDB_P1_ROUTE_HC16: u32 = 1074737936;
pub const CYREG_UDB_P1_ROUTE_HC17: u32 = 1074737937;
pub const CYREG_UDB_P1_ROUTE_HC18: u32 = 1074737938;
pub const CYREG_UDB_P1_ROUTE_HC19: u32 = 1074737939;
pub const CYREG_UDB_P1_ROUTE_HC20: u32 = 1074737940;
pub const CYREG_UDB_P1_ROUTE_HC21: u32 = 1074737941;
pub const CYREG_UDB_P1_ROUTE_HC22: u32 = 1074737942;
pub const CYREG_UDB_P1_ROUTE_HC23: u32 = 1074737943;
pub const CYREG_UDB_P1_ROUTE_HC24: u32 = 1074737944;
pub const CYREG_UDB_P1_ROUTE_HC25: u32 = 1074737945;
pub const CYREG_UDB_P1_ROUTE_HC26: u32 = 1074737946;
pub const CYREG_UDB_P1_ROUTE_HC27: u32 = 1074737947;
pub const CYREG_UDB_P1_ROUTE_HC28: u32 = 1074737948;
pub const CYREG_UDB_P1_ROUTE_HC29: u32 = 1074737949;
pub const CYREG_UDB_P1_ROUTE_HC30: u32 = 1074737950;
pub const CYREG_UDB_P1_ROUTE_HC31: u32 = 1074737951;
pub const CYREG_UDB_P1_ROUTE_HC32: u32 = 1074737952;
pub const CYREG_UDB_P1_ROUTE_HC33: u32 = 1074737953;
pub const CYREG_UDB_P1_ROUTE_HC34: u32 = 1074737954;
pub const CYREG_UDB_P1_ROUTE_HC35: u32 = 1074737955;
pub const CYREG_UDB_P1_ROUTE_HC36: u32 = 1074737956;
pub const CYREG_UDB_P1_ROUTE_HC37: u32 = 1074737957;
pub const CYREG_UDB_P1_ROUTE_HC38: u32 = 1074737958;
pub const CYREG_UDB_P1_ROUTE_HC39: u32 = 1074737959;
pub const CYREG_UDB_P1_ROUTE_HC40: u32 = 1074737960;
pub const CYREG_UDB_P1_ROUTE_HC41: u32 = 1074737961;
pub const CYREG_UDB_P1_ROUTE_HC42: u32 = 1074737962;
pub const CYREG_UDB_P1_ROUTE_HC43: u32 = 1074737963;
pub const CYREG_UDB_P1_ROUTE_HC44: u32 = 1074737964;
pub const CYREG_UDB_P1_ROUTE_HC45: u32 = 1074737965;
pub const CYREG_UDB_P1_ROUTE_HC46: u32 = 1074737966;
pub const CYREG_UDB_P1_ROUTE_HC47: u32 = 1074737967;
pub const CYREG_UDB_P1_ROUTE_HC48: u32 = 1074737968;
pub const CYREG_UDB_P1_ROUTE_HC49: u32 = 1074737969;
pub const CYREG_UDB_P1_ROUTE_HC50: u32 = 1074737970;
pub const CYREG_UDB_P1_ROUTE_HC51: u32 = 1074737971;
pub const CYREG_UDB_P1_ROUTE_HC52: u32 = 1074737972;
pub const CYREG_UDB_P1_ROUTE_HC53: u32 = 1074737973;
pub const CYREG_UDB_P1_ROUTE_HC54: u32 = 1074737974;
pub const CYREG_UDB_P1_ROUTE_HC55: u32 = 1074737975;
pub const CYREG_UDB_P1_ROUTE_HC56: u32 = 1074737976;
pub const CYREG_UDB_P1_ROUTE_HC57: u32 = 1074737977;
pub const CYREG_UDB_P1_ROUTE_HC58: u32 = 1074737978;
pub const CYREG_UDB_P1_ROUTE_HC59: u32 = 1074737979;
pub const CYREG_UDB_P1_ROUTE_HC60: u32 = 1074737980;
pub const CYREG_UDB_P1_ROUTE_HC61: u32 = 1074737981;
pub const CYREG_UDB_P1_ROUTE_HC62: u32 = 1074737982;
pub const CYREG_UDB_P1_ROUTE_HC63: u32 = 1074737983;
pub const CYREG_UDB_P1_ROUTE_HC64: u32 = 1074737984;
pub const CYREG_UDB_P1_ROUTE_HC65: u32 = 1074737985;
pub const CYREG_UDB_P1_ROUTE_HC66: u32 = 1074737986;
pub const CYREG_UDB_P1_ROUTE_HC67: u32 = 1074737987;
pub const CYREG_UDB_P1_ROUTE_HC68: u32 = 1074737988;
pub const CYREG_UDB_P1_ROUTE_HC69: u32 = 1074737989;
pub const CYREG_UDB_P1_ROUTE_HC70: u32 = 1074737990;
pub const CYREG_UDB_P1_ROUTE_HC71: u32 = 1074737991;
pub const CYREG_UDB_P1_ROUTE_HC72: u32 = 1074737992;
pub const CYREG_UDB_P1_ROUTE_HC73: u32 = 1074737993;
pub const CYREG_UDB_P1_ROUTE_HC74: u32 = 1074737994;
pub const CYREG_UDB_P1_ROUTE_HC75: u32 = 1074737995;
pub const CYREG_UDB_P1_ROUTE_HC76: u32 = 1074737996;
pub const CYREG_UDB_P1_ROUTE_HC77: u32 = 1074737997;
pub const CYREG_UDB_P1_ROUTE_HC78: u32 = 1074737998;
pub const CYREG_UDB_P1_ROUTE_HC79: u32 = 1074737999;
pub const CYREG_UDB_P1_ROUTE_HC80: u32 = 1074738000;
pub const CYREG_UDB_P1_ROUTE_HC81: u32 = 1074738001;
pub const CYREG_UDB_P1_ROUTE_HC82: u32 = 1074738002;
pub const CYREG_UDB_P1_ROUTE_HC83: u32 = 1074738003;
pub const CYREG_UDB_P1_ROUTE_HC84: u32 = 1074738004;
pub const CYREG_UDB_P1_ROUTE_HC85: u32 = 1074738005;
pub const CYREG_UDB_P1_ROUTE_HC86: u32 = 1074738006;
pub const CYREG_UDB_P1_ROUTE_HC87: u32 = 1074738007;
pub const CYREG_UDB_P1_ROUTE_HC88: u32 = 1074738008;
pub const CYREG_UDB_P1_ROUTE_HC89: u32 = 1074738009;
pub const CYREG_UDB_P1_ROUTE_HC90: u32 = 1074738010;
pub const CYREG_UDB_P1_ROUTE_HC91: u32 = 1074738011;
pub const CYREG_UDB_P1_ROUTE_HC92: u32 = 1074738012;
pub const CYREG_UDB_P1_ROUTE_HC93: u32 = 1074738013;
pub const CYREG_UDB_P1_ROUTE_HC94: u32 = 1074738014;
pub const CYREG_UDB_P1_ROUTE_HC95: u32 = 1074738015;
pub const CYREG_UDB_P1_ROUTE_HC96: u32 = 1074738016;
pub const CYREG_UDB_P1_ROUTE_HC97: u32 = 1074738017;
pub const CYREG_UDB_P1_ROUTE_HC98: u32 = 1074738018;
pub const CYREG_UDB_P1_ROUTE_HC99: u32 = 1074738019;
pub const CYREG_UDB_P1_ROUTE_HC100: u32 = 1074738020;
pub const CYREG_UDB_P1_ROUTE_HC101: u32 = 1074738021;
pub const CYREG_UDB_P1_ROUTE_HC102: u32 = 1074738022;
pub const CYREG_UDB_P1_ROUTE_HC103: u32 = 1074738023;
pub const CYREG_UDB_P1_ROUTE_HC104: u32 = 1074738024;
pub const CYREG_UDB_P1_ROUTE_HC105: u32 = 1074738025;
pub const CYREG_UDB_P1_ROUTE_HC106: u32 = 1074738026;
pub const CYREG_UDB_P1_ROUTE_HC107: u32 = 1074738027;
pub const CYREG_UDB_P1_ROUTE_HC108: u32 = 1074738028;
pub const CYREG_UDB_P1_ROUTE_HC109: u32 = 1074738029;
pub const CYREG_UDB_P1_ROUTE_HC110: u32 = 1074738030;
pub const CYREG_UDB_P1_ROUTE_HC111: u32 = 1074738031;
pub const CYREG_UDB_P1_ROUTE_HC112: u32 = 1074738032;
pub const CYREG_UDB_P1_ROUTE_HC113: u32 = 1074738033;
pub const CYREG_UDB_P1_ROUTE_HC114: u32 = 1074738034;
pub const CYREG_UDB_P1_ROUTE_HC115: u32 = 1074738035;
pub const CYREG_UDB_P1_ROUTE_HC116: u32 = 1074738036;
pub const CYREG_UDB_P1_ROUTE_HC117: u32 = 1074738037;
pub const CYREG_UDB_P1_ROUTE_HC118: u32 = 1074738038;
pub const CYREG_UDB_P1_ROUTE_HC119: u32 = 1074738039;
pub const CYREG_UDB_P1_ROUTE_HC120: u32 = 1074738040;
pub const CYREG_UDB_P1_ROUTE_HC121: u32 = 1074738041;
pub const CYREG_UDB_P1_ROUTE_HC122: u32 = 1074738042;
pub const CYREG_UDB_P1_ROUTE_HC123: u32 = 1074738043;
pub const CYREG_UDB_P1_ROUTE_HC124: u32 = 1074738044;
pub const CYREG_UDB_P1_ROUTE_HC125: u32 = 1074738045;
pub const CYREG_UDB_P1_ROUTE_HC126: u32 = 1074738046;
pub const CYREG_UDB_P1_ROUTE_HC127: u32 = 1074738047;
pub const CYREG_UDB_P1_ROUTE_HV_L0: u32 = 1074738048;
pub const CYREG_UDB_P1_ROUTE_HV_L1: u32 = 1074738049;
pub const CYREG_UDB_P1_ROUTE_HV_L2: u32 = 1074738050;
pub const CYREG_UDB_P1_ROUTE_HV_L3: u32 = 1074738051;
pub const CYREG_UDB_P1_ROUTE_HV_L4: u32 = 1074738052;
pub const CYREG_UDB_P1_ROUTE_HV_L5: u32 = 1074738053;
pub const CYREG_UDB_P1_ROUTE_HV_L6: u32 = 1074738054;
pub const CYREG_UDB_P1_ROUTE_HV_L7: u32 = 1074738055;
pub const CYREG_UDB_P1_ROUTE_HV_L8: u32 = 1074738056;
pub const CYREG_UDB_P1_ROUTE_HV_L9: u32 = 1074738057;
pub const CYREG_UDB_P1_ROUTE_HV_L10: u32 = 1074738058;
pub const CYREG_UDB_P1_ROUTE_HV_L11: u32 = 1074738059;
pub const CYREG_UDB_P1_ROUTE_HV_L12: u32 = 1074738060;
pub const CYREG_UDB_P1_ROUTE_HV_L13: u32 = 1074738061;
pub const CYREG_UDB_P1_ROUTE_HV_L14: u32 = 1074738062;
pub const CYREG_UDB_P1_ROUTE_HV_L15: u32 = 1074738063;
pub const CYREG_UDB_P1_ROUTE_HS0: u32 = 1074738064;
pub const CYREG_UDB_P1_ROUTE_HS1: u32 = 1074738065;
pub const CYREG_UDB_P1_ROUTE_HS2: u32 = 1074738066;
pub const CYREG_UDB_P1_ROUTE_HS3: u32 = 1074738067;
pub const CYREG_UDB_P1_ROUTE_HS4: u32 = 1074738068;
pub const CYREG_UDB_P1_ROUTE_HS5: u32 = 1074738069;
pub const CYREG_UDB_P1_ROUTE_HS6: u32 = 1074738070;
pub const CYREG_UDB_P1_ROUTE_HS7: u32 = 1074738071;
pub const CYREG_UDB_P1_ROUTE_HS8: u32 = 1074738072;
pub const CYREG_UDB_P1_ROUTE_HS9: u32 = 1074738073;
pub const CYREG_UDB_P1_ROUTE_HS10: u32 = 1074738074;
pub const CYREG_UDB_P1_ROUTE_HS11: u32 = 1074738075;
pub const CYREG_UDB_P1_ROUTE_HS12: u32 = 1074738076;
pub const CYREG_UDB_P1_ROUTE_HS13: u32 = 1074738077;
pub const CYREG_UDB_P1_ROUTE_HS14: u32 = 1074738078;
pub const CYREG_UDB_P1_ROUTE_HS15: u32 = 1074738079;
pub const CYREG_UDB_P1_ROUTE_HS16: u32 = 1074738080;
pub const CYREG_UDB_P1_ROUTE_HS17: u32 = 1074738081;
pub const CYREG_UDB_P1_ROUTE_HS18: u32 = 1074738082;
pub const CYREG_UDB_P1_ROUTE_HS19: u32 = 1074738083;
pub const CYREG_UDB_P1_ROUTE_HS20: u32 = 1074738084;
pub const CYREG_UDB_P1_ROUTE_HS21: u32 = 1074738085;
pub const CYREG_UDB_P1_ROUTE_HS22: u32 = 1074738086;
pub const CYREG_UDB_P1_ROUTE_HS23: u32 = 1074738087;
pub const CYREG_UDB_P1_ROUTE_HV_R0: u32 = 1074738088;
pub const CYREG_UDB_P1_ROUTE_HV_R1: u32 = 1074738089;
pub const CYREG_UDB_P1_ROUTE_HV_R2: u32 = 1074738090;
pub const CYREG_UDB_P1_ROUTE_HV_R3: u32 = 1074738091;
pub const CYREG_UDB_P1_ROUTE_HV_R4: u32 = 1074738092;
pub const CYREG_UDB_P1_ROUTE_HV_R5: u32 = 1074738093;
pub const CYREG_UDB_P1_ROUTE_HV_R6: u32 = 1074738094;
pub const CYREG_UDB_P1_ROUTE_HV_R7: u32 = 1074738095;
pub const CYREG_UDB_P1_ROUTE_HV_R8: u32 = 1074738096;
pub const CYREG_UDB_P1_ROUTE_HV_R9: u32 = 1074738097;
pub const CYREG_UDB_P1_ROUTE_HV_R10: u32 = 1074738098;
pub const CYREG_UDB_P1_ROUTE_HV_R11: u32 = 1074738099;
pub const CYREG_UDB_P1_ROUTE_HV_R12: u32 = 1074738100;
pub const CYREG_UDB_P1_ROUTE_HV_R13: u32 = 1074738101;
pub const CYREG_UDB_P1_ROUTE_HV_R14: u32 = 1074738102;
pub const CYREG_UDB_P1_ROUTE_HV_R15: u32 = 1074738103;
pub const CYREG_UDB_P1_ROUTE_PLD0IN0: u32 = 1074738112;
pub const CYREG_UDB_P1_ROUTE_PLD0IN1: u32 = 1074738114;
pub const CYREG_UDB_P1_ROUTE_PLD0IN2: u32 = 1074738116;
pub const CYREG_UDB_P1_ROUTE_PLD1IN0: u32 = 1074738122;
pub const CYREG_UDB_P1_ROUTE_PLD1IN1: u32 = 1074738124;
pub const CYREG_UDB_P1_ROUTE_PLD1IN2: u32 = 1074738126;
pub const CYREG_UDB_P1_ROUTE_DPIN0: u32 = 1074738128;
pub const CYREG_UDB_P1_ROUTE_DPIN1: u32 = 1074738130;
pub const CYREG_UDB_P1_ROUTE_SCIN: u32 = 1074738134;
pub const CYREG_UDB_P1_ROUTE_SCIOIN: u32 = 1074738136;
pub const CYREG_UDB_P1_ROUTE_RCIN: u32 = 1074738142;
pub const CYREG_UDB_P1_ROUTE_VS0: u32 = 1074738144;
pub const CYREG_UDB_P1_ROUTE_VS1: u32 = 1074738146;
pub const CYREG_UDB_P1_ROUTE_VS2: u32 = 1074738148;
pub const CYREG_UDB_P1_ROUTE_VS3: u32 = 1074738150;
pub const CYREG_UDB_P1_ROUTE_VS4: u32 = 1074738152;
pub const CYREG_UDB_P1_ROUTE_VS5: u32 = 1074738154;
pub const CYREG_UDB_P1_ROUTE_VS6: u32 = 1074738156;
pub const CYREG_UDB_P1_ROUTE_VS7: u32 = 1074738158;
pub const CYDEV_UDB_DSI0_BASE: u32 = 1074741248;
pub const CYDEV_UDB_DSI0_SIZE: u32 = 256;
pub const CYREG_UDB_DSI0_HC0: u32 = 1074741248;
pub const CYFLD_UDB_DSI_HC_BYTE__OFFSET: u32 = 0;
pub const CYFLD_UDB_DSI_HC_BYTE__SIZE: u32 = 8;
pub const CYREG_UDB_DSI0_HC1: u32 = 1074741249;
pub const CYREG_UDB_DSI0_HC2: u32 = 1074741250;
pub const CYREG_UDB_DSI0_HC3: u32 = 1074741251;
pub const CYREG_UDB_DSI0_HC4: u32 = 1074741252;
pub const CYREG_UDB_DSI0_HC5: u32 = 1074741253;
pub const CYREG_UDB_DSI0_HC6: u32 = 1074741254;
pub const CYREG_UDB_DSI0_HC7: u32 = 1074741255;
pub const CYREG_UDB_DSI0_HC8: u32 = 1074741256;
pub const CYREG_UDB_DSI0_HC9: u32 = 1074741257;
pub const CYREG_UDB_DSI0_HC10: u32 = 1074741258;
pub const CYREG_UDB_DSI0_HC11: u32 = 1074741259;
pub const CYREG_UDB_DSI0_HC12: u32 = 1074741260;
pub const CYREG_UDB_DSI0_HC13: u32 = 1074741261;
pub const CYREG_UDB_DSI0_HC14: u32 = 1074741262;
pub const CYREG_UDB_DSI0_HC15: u32 = 1074741263;
pub const CYREG_UDB_DSI0_HC16: u32 = 1074741264;
pub const CYREG_UDB_DSI0_HC17: u32 = 1074741265;
pub const CYREG_UDB_DSI0_HC18: u32 = 1074741266;
pub const CYREG_UDB_DSI0_HC19: u32 = 1074741267;
pub const CYREG_UDB_DSI0_HC20: u32 = 1074741268;
pub const CYREG_UDB_DSI0_HC21: u32 = 1074741269;
pub const CYREG_UDB_DSI0_HC22: u32 = 1074741270;
pub const CYREG_UDB_DSI0_HC23: u32 = 1074741271;
pub const CYREG_UDB_DSI0_HC24: u32 = 1074741272;
pub const CYREG_UDB_DSI0_HC25: u32 = 1074741273;
pub const CYREG_UDB_DSI0_HC26: u32 = 1074741274;
pub const CYREG_UDB_DSI0_HC27: u32 = 1074741275;
pub const CYREG_UDB_DSI0_HC28: u32 = 1074741276;
pub const CYREG_UDB_DSI0_HC29: u32 = 1074741277;
pub const CYREG_UDB_DSI0_HC30: u32 = 1074741278;
pub const CYREG_UDB_DSI0_HC31: u32 = 1074741279;
pub const CYREG_UDB_DSI0_HC32: u32 = 1074741280;
pub const CYREG_UDB_DSI0_HC33: u32 = 1074741281;
pub const CYREG_UDB_DSI0_HC34: u32 = 1074741282;
pub const CYREG_UDB_DSI0_HC35: u32 = 1074741283;
pub const CYREG_UDB_DSI0_HC36: u32 = 1074741284;
pub const CYREG_UDB_DSI0_HC37: u32 = 1074741285;
pub const CYREG_UDB_DSI0_HC38: u32 = 1074741286;
pub const CYREG_UDB_DSI0_HC39: u32 = 1074741287;
pub const CYREG_UDB_DSI0_HC40: u32 = 1074741288;
pub const CYREG_UDB_DSI0_HC41: u32 = 1074741289;
pub const CYREG_UDB_DSI0_HC42: u32 = 1074741290;
pub const CYREG_UDB_DSI0_HC43: u32 = 1074741291;
pub const CYREG_UDB_DSI0_HC44: u32 = 1074741292;
pub const CYREG_UDB_DSI0_HC45: u32 = 1074741293;
pub const CYREG_UDB_DSI0_HC46: u32 = 1074741294;
pub const CYREG_UDB_DSI0_HC47: u32 = 1074741295;
pub const CYREG_UDB_DSI0_HC48: u32 = 1074741296;
pub const CYREG_UDB_DSI0_HC49: u32 = 1074741297;
pub const CYREG_UDB_DSI0_HC50: u32 = 1074741298;
pub const CYREG_UDB_DSI0_HC51: u32 = 1074741299;
pub const CYREG_UDB_DSI0_HC52: u32 = 1074741300;
pub const CYREG_UDB_DSI0_HC53: u32 = 1074741301;
pub const CYREG_UDB_DSI0_HC54: u32 = 1074741302;
pub const CYREG_UDB_DSI0_HC55: u32 = 1074741303;
pub const CYREG_UDB_DSI0_HC56: u32 = 1074741304;
pub const CYREG_UDB_DSI0_HC57: u32 = 1074741305;
pub const CYREG_UDB_DSI0_HC58: u32 = 1074741306;
pub const CYREG_UDB_DSI0_HC59: u32 = 1074741307;
pub const CYREG_UDB_DSI0_HC60: u32 = 1074741308;
pub const CYREG_UDB_DSI0_HC61: u32 = 1074741309;
pub const CYREG_UDB_DSI0_HC62: u32 = 1074741310;
pub const CYREG_UDB_DSI0_HC63: u32 = 1074741311;
pub const CYREG_UDB_DSI0_HC64: u32 = 1074741312;
pub const CYREG_UDB_DSI0_HC65: u32 = 1074741313;
pub const CYREG_UDB_DSI0_HC66: u32 = 1074741314;
pub const CYREG_UDB_DSI0_HC67: u32 = 1074741315;
pub const CYREG_UDB_DSI0_HC68: u32 = 1074741316;
pub const CYREG_UDB_DSI0_HC69: u32 = 1074741317;
pub const CYREG_UDB_DSI0_HC70: u32 = 1074741318;
pub const CYREG_UDB_DSI0_HC71: u32 = 1074741319;
pub const CYREG_UDB_DSI0_HC72: u32 = 1074741320;
pub const CYREG_UDB_DSI0_HC73: u32 = 1074741321;
pub const CYREG_UDB_DSI0_HC74: u32 = 1074741322;
pub const CYREG_UDB_DSI0_HC75: u32 = 1074741323;
pub const CYREG_UDB_DSI0_HC76: u32 = 1074741324;
pub const CYREG_UDB_DSI0_HC77: u32 = 1074741325;
pub const CYREG_UDB_DSI0_HC78: u32 = 1074741326;
pub const CYREG_UDB_DSI0_HC79: u32 = 1074741327;
pub const CYREG_UDB_DSI0_HC80: u32 = 1074741328;
pub const CYREG_UDB_DSI0_HC81: u32 = 1074741329;
pub const CYREG_UDB_DSI0_HC82: u32 = 1074741330;
pub const CYREG_UDB_DSI0_HC83: u32 = 1074741331;
pub const CYREG_UDB_DSI0_HC84: u32 = 1074741332;
pub const CYREG_UDB_DSI0_HC85: u32 = 1074741333;
pub const CYREG_UDB_DSI0_HC86: u32 = 1074741334;
pub const CYREG_UDB_DSI0_HC87: u32 = 1074741335;
pub const CYREG_UDB_DSI0_HC88: u32 = 1074741336;
pub const CYREG_UDB_DSI0_HC89: u32 = 1074741337;
pub const CYREG_UDB_DSI0_HC90: u32 = 1074741338;
pub const CYREG_UDB_DSI0_HC91: u32 = 1074741339;
pub const CYREG_UDB_DSI0_HC92: u32 = 1074741340;
pub const CYREG_UDB_DSI0_HC93: u32 = 1074741341;
pub const CYREG_UDB_DSI0_HC94: u32 = 1074741342;
pub const CYREG_UDB_DSI0_HC95: u32 = 1074741343;
pub const CYREG_UDB_DSI0_HC96: u32 = 1074741344;
pub const CYREG_UDB_DSI0_HC97: u32 = 1074741345;
pub const CYREG_UDB_DSI0_HC98: u32 = 1074741346;
pub const CYREG_UDB_DSI0_HC99: u32 = 1074741347;
pub const CYREG_UDB_DSI0_HC100: u32 = 1074741348;
pub const CYREG_UDB_DSI0_HC101: u32 = 1074741349;
pub const CYREG_UDB_DSI0_HC102: u32 = 1074741350;
pub const CYREG_UDB_DSI0_HC103: u32 = 1074741351;
pub const CYREG_UDB_DSI0_HC104: u32 = 1074741352;
pub const CYREG_UDB_DSI0_HC105: u32 = 1074741353;
pub const CYREG_UDB_DSI0_HC106: u32 = 1074741354;
pub const CYREG_UDB_DSI0_HC107: u32 = 1074741355;
pub const CYREG_UDB_DSI0_HC108: u32 = 1074741356;
pub const CYREG_UDB_DSI0_HC109: u32 = 1074741357;
pub const CYREG_UDB_DSI0_HC110: u32 = 1074741358;
pub const CYREG_UDB_DSI0_HC111: u32 = 1074741359;
pub const CYREG_UDB_DSI0_HC112: u32 = 1074741360;
pub const CYREG_UDB_DSI0_HC113: u32 = 1074741361;
pub const CYREG_UDB_DSI0_HC114: u32 = 1074741362;
pub const CYREG_UDB_DSI0_HC115: u32 = 1074741363;
pub const CYREG_UDB_DSI0_HC116: u32 = 1074741364;
pub const CYREG_UDB_DSI0_HC117: u32 = 1074741365;
pub const CYREG_UDB_DSI0_HC118: u32 = 1074741366;
pub const CYREG_UDB_DSI0_HC119: u32 = 1074741367;
pub const CYREG_UDB_DSI0_HC120: u32 = 1074741368;
pub const CYREG_UDB_DSI0_HC121: u32 = 1074741369;
pub const CYREG_UDB_DSI0_HC122: u32 = 1074741370;
pub const CYREG_UDB_DSI0_HC123: u32 = 1074741371;
pub const CYREG_UDB_DSI0_HC124: u32 = 1074741372;
pub const CYREG_UDB_DSI0_HC125: u32 = 1074741373;
pub const CYREG_UDB_DSI0_HC126: u32 = 1074741374;
pub const CYREG_UDB_DSI0_HC127: u32 = 1074741375;
pub const CYREG_UDB_DSI0_HV_L0: u32 = 1074741376;
pub const CYFLD_UDB_DSI_HV_BYTE__OFFSET: u32 = 0;
pub const CYFLD_UDB_DSI_HV_BYTE__SIZE: u32 = 8;
pub const CYREG_UDB_DSI0_HV_L1: u32 = 1074741377;
pub const CYREG_UDB_DSI0_HV_L2: u32 = 1074741378;
pub const CYREG_UDB_DSI0_HV_L3: u32 = 1074741379;
pub const CYREG_UDB_DSI0_HV_L4: u32 = 1074741380;
pub const CYREG_UDB_DSI0_HV_L5: u32 = 1074741381;
pub const CYREG_UDB_DSI0_HV_L6: u32 = 1074741382;
pub const CYREG_UDB_DSI0_HV_L7: u32 = 1074741383;
pub const CYREG_UDB_DSI0_HV_L8: u32 = 1074741384;
pub const CYREG_UDB_DSI0_HV_L9: u32 = 1074741385;
pub const CYREG_UDB_DSI0_HV_L10: u32 = 1074741386;
pub const CYREG_UDB_DSI0_HV_L11: u32 = 1074741387;
pub const CYREG_UDB_DSI0_HV_L12: u32 = 1074741388;
pub const CYREG_UDB_DSI0_HV_L13: u32 = 1074741389;
pub const CYREG_UDB_DSI0_HV_L14: u32 = 1074741390;
pub const CYREG_UDB_DSI0_HV_L15: u32 = 1074741391;
pub const CYREG_UDB_DSI0_HS0: u32 = 1074741392;
pub const CYFLD_UDB_DSI_HS_BYTE__OFFSET: u32 = 0;
pub const CYFLD_UDB_DSI_HS_BYTE__SIZE: u32 = 8;
pub const CYREG_UDB_DSI0_HS1: u32 = 1074741393;
pub const CYREG_UDB_DSI0_HS2: u32 = 1074741394;
pub const CYREG_UDB_DSI0_HS3: u32 = 1074741395;
pub const CYREG_UDB_DSI0_HS4: u32 = 1074741396;
pub const CYREG_UDB_DSI0_HS5: u32 = 1074741397;
pub const CYREG_UDB_DSI0_HS6: u32 = 1074741398;
pub const CYREG_UDB_DSI0_HS7: u32 = 1074741399;
pub const CYREG_UDB_DSI0_HS8: u32 = 1074741400;
pub const CYREG_UDB_DSI0_HS9: u32 = 1074741401;
pub const CYREG_UDB_DSI0_HS10: u32 = 1074741402;
pub const CYREG_UDB_DSI0_HS11: u32 = 1074741403;
pub const CYREG_UDB_DSI0_HS12: u32 = 1074741404;
pub const CYREG_UDB_DSI0_HS13: u32 = 1074741405;
pub const CYREG_UDB_DSI0_HS14: u32 = 1074741406;
pub const CYREG_UDB_DSI0_HS15: u32 = 1074741407;
pub const CYREG_UDB_DSI0_HS16: u32 = 1074741408;
pub const CYREG_UDB_DSI0_HS17: u32 = 1074741409;
pub const CYREG_UDB_DSI0_HS18: u32 = 1074741410;
pub const CYREG_UDB_DSI0_HS19: u32 = 1074741411;
pub const CYREG_UDB_DSI0_HS20: u32 = 1074741412;
pub const CYREG_UDB_DSI0_HS21: u32 = 1074741413;
pub const CYREG_UDB_DSI0_HS22: u32 = 1074741414;
pub const CYREG_UDB_DSI0_HS23: u32 = 1074741415;
pub const CYREG_UDB_DSI0_HV_R0: u32 = 1074741416;
pub const CYREG_UDB_DSI0_HV_R1: u32 = 1074741417;
pub const CYREG_UDB_DSI0_HV_R2: u32 = 1074741418;
pub const CYREG_UDB_DSI0_HV_R3: u32 = 1074741419;
pub const CYREG_UDB_DSI0_HV_R4: u32 = 1074741420;
pub const CYREG_UDB_DSI0_HV_R5: u32 = 1074741421;
pub const CYREG_UDB_DSI0_HV_R6: u32 = 1074741422;
pub const CYREG_UDB_DSI0_HV_R7: u32 = 1074741423;
pub const CYREG_UDB_DSI0_HV_R8: u32 = 1074741424;
pub const CYREG_UDB_DSI0_HV_R9: u32 = 1074741425;
pub const CYREG_UDB_DSI0_HV_R10: u32 = 1074741426;
pub const CYREG_UDB_DSI0_HV_R11: u32 = 1074741427;
pub const CYREG_UDB_DSI0_HV_R12: u32 = 1074741428;
pub const CYREG_UDB_DSI0_HV_R13: u32 = 1074741429;
pub const CYREG_UDB_DSI0_HV_R14: u32 = 1074741430;
pub const CYREG_UDB_DSI0_HV_R15: u32 = 1074741431;
pub const CYREG_UDB_DSI0_DSIINP0: u32 = 1074741440;
pub const CYFLD_UDB_DSI_PI_TOP__OFFSET: u32 = 0;
pub const CYFLD_UDB_DSI_PI_TOP__SIZE: u32 = 4;
pub const CYFLD_UDB_DSI_PI_BOT__OFFSET: u32 = 4;
pub const CYFLD_UDB_DSI_PI_BOT__SIZE: u32 = 4;
pub const CYREG_UDB_DSI0_DSIINP1: u32 = 1074741442;
pub const CYREG_UDB_DSI0_DSIINP2: u32 = 1074741444;
pub const CYREG_UDB_DSI0_DSIINP3: u32 = 1074741446;
pub const CYREG_UDB_DSI0_DSIINP4: u32 = 1074741448;
pub const CYREG_UDB_DSI0_DSIINP5: u32 = 1074741450;
pub const CYREG_UDB_DSI0_DSIOUTP0: u32 = 1074741452;
pub const CYREG_UDB_DSI0_DSIOUTP1: u32 = 1074741454;
pub const CYREG_UDB_DSI0_DSIOUTP2: u32 = 1074741456;
pub const CYREG_UDB_DSI0_DSIOUTP3: u32 = 1074741458;
pub const CYREG_UDB_DSI0_DSIOUTT0: u32 = 1074741460;
pub const CYREG_UDB_DSI0_DSIOUTT1: u32 = 1074741462;
pub const CYREG_UDB_DSI0_DSIOUTT2: u32 = 1074741464;
pub const CYREG_UDB_DSI0_DSIOUTT3: u32 = 1074741466;
pub const CYREG_UDB_DSI0_DSIOUTT4: u32 = 1074741468;
pub const CYREG_UDB_DSI0_DSIOUTT5: u32 = 1074741470;
pub const CYREG_UDB_DSI0_VS0: u32 = 1074741472;
pub const CYFLD_UDB_DSI_VS_TOP__OFFSET: u32 = 0;
pub const CYFLD_UDB_DSI_VS_TOP__SIZE: u32 = 4;
pub const CYFLD_UDB_DSI_VS_BOT__OFFSET: u32 = 4;
pub const CYFLD_UDB_DSI_VS_BOT__SIZE: u32 = 4;
pub const CYREG_UDB_DSI0_VS1: u32 = 1074741474;
pub const CYREG_UDB_DSI0_VS2: u32 = 1074741476;
pub const CYREG_UDB_DSI0_VS3: u32 = 1074741478;
pub const CYREG_UDB_DSI0_VS4: u32 = 1074741480;
pub const CYREG_UDB_DSI0_VS5: u32 = 1074741482;
pub const CYREG_UDB_DSI0_VS6: u32 = 1074741484;
pub const CYREG_UDB_DSI0_VS7: u32 = 1074741486;
pub const CYDEV_UDB_DSI1_BASE: u32 = 1074741504;
pub const CYDEV_UDB_DSI1_SIZE: u32 = 256;
pub const CYREG_UDB_DSI1_HC0: u32 = 1074741504;
pub const CYREG_UDB_DSI1_HC1: u32 = 1074741505;
pub const CYREG_UDB_DSI1_HC2: u32 = 1074741506;
pub const CYREG_UDB_DSI1_HC3: u32 = 1074741507;
pub const CYREG_UDB_DSI1_HC4: u32 = 1074741508;
pub const CYREG_UDB_DSI1_HC5: u32 = 1074741509;
pub const CYREG_UDB_DSI1_HC6: u32 = 1074741510;
pub const CYREG_UDB_DSI1_HC7: u32 = 1074741511;
pub const CYREG_UDB_DSI1_HC8: u32 = 1074741512;
pub const CYREG_UDB_DSI1_HC9: u32 = 1074741513;
pub const CYREG_UDB_DSI1_HC10: u32 = 1074741514;
pub const CYREG_UDB_DSI1_HC11: u32 = 1074741515;
pub const CYREG_UDB_DSI1_HC12: u32 = 1074741516;
pub const CYREG_UDB_DSI1_HC13: u32 = 1074741517;
pub const CYREG_UDB_DSI1_HC14: u32 = 1074741518;
pub const CYREG_UDB_DSI1_HC15: u32 = 1074741519;
pub const CYREG_UDB_DSI1_HC16: u32 = 1074741520;
pub const CYREG_UDB_DSI1_HC17: u32 = 1074741521;
pub const CYREG_UDB_DSI1_HC18: u32 = 1074741522;
pub const CYREG_UDB_DSI1_HC19: u32 = 1074741523;
pub const CYREG_UDB_DSI1_HC20: u32 = 1074741524;
pub const CYREG_UDB_DSI1_HC21: u32 = 1074741525;
pub const CYREG_UDB_DSI1_HC22: u32 = 1074741526;
pub const CYREG_UDB_DSI1_HC23: u32 = 1074741527;
pub const CYREG_UDB_DSI1_HC24: u32 = 1074741528;
pub const CYREG_UDB_DSI1_HC25: u32 = 1074741529;
pub const CYREG_UDB_DSI1_HC26: u32 = 1074741530;
pub const CYREG_UDB_DSI1_HC27: u32 = 1074741531;
pub const CYREG_UDB_DSI1_HC28: u32 = 1074741532;
pub const CYREG_UDB_DSI1_HC29: u32 = 1074741533;
pub const CYREG_UDB_DSI1_HC30: u32 = 1074741534;
pub const CYREG_UDB_DSI1_HC31: u32 = 1074741535;
pub const CYREG_UDB_DSI1_HC32: u32 = 1074741536;
pub const CYREG_UDB_DSI1_HC33: u32 = 1074741537;
pub const CYREG_UDB_DSI1_HC34: u32 = 1074741538;
pub const CYREG_UDB_DSI1_HC35: u32 = 1074741539;
pub const CYREG_UDB_DSI1_HC36: u32 = 1074741540;
pub const CYREG_UDB_DSI1_HC37: u32 = 1074741541;
pub const CYREG_UDB_DSI1_HC38: u32 = 1074741542;
pub const CYREG_UDB_DSI1_HC39: u32 = 1074741543;
pub const CYREG_UDB_DSI1_HC40: u32 = 1074741544;
pub const CYREG_UDB_DSI1_HC41: u32 = 1074741545;
pub const CYREG_UDB_DSI1_HC42: u32 = 1074741546;
pub const CYREG_UDB_DSI1_HC43: u32 = 1074741547;
pub const CYREG_UDB_DSI1_HC44: u32 = 1074741548;
pub const CYREG_UDB_DSI1_HC45: u32 = 1074741549;
pub const CYREG_UDB_DSI1_HC46: u32 = 1074741550;
pub const CYREG_UDB_DSI1_HC47: u32 = 1074741551;
pub const CYREG_UDB_DSI1_HC48: u32 = 1074741552;
pub const CYREG_UDB_DSI1_HC49: u32 = 1074741553;
pub const CYREG_UDB_DSI1_HC50: u32 = 1074741554;
pub const CYREG_UDB_DSI1_HC51: u32 = 1074741555;
pub const CYREG_UDB_DSI1_HC52: u32 = 1074741556;
pub const CYREG_UDB_DSI1_HC53: u32 = 1074741557;
pub const CYREG_UDB_DSI1_HC54: u32 = 1074741558;
pub const CYREG_UDB_DSI1_HC55: u32 = 1074741559;
pub const CYREG_UDB_DSI1_HC56: u32 = 1074741560;
pub const CYREG_UDB_DSI1_HC57: u32 = 1074741561;
pub const CYREG_UDB_DSI1_HC58: u32 = 1074741562;
pub const CYREG_UDB_DSI1_HC59: u32 = 1074741563;
pub const CYREG_UDB_DSI1_HC60: u32 = 1074741564;
pub const CYREG_UDB_DSI1_HC61: u32 = 1074741565;
pub const CYREG_UDB_DSI1_HC62: u32 = 1074741566;
pub const CYREG_UDB_DSI1_HC63: u32 = 1074741567;
pub const CYREG_UDB_DSI1_HC64: u32 = 1074741568;
pub const CYREG_UDB_DSI1_HC65: u32 = 1074741569;
pub const CYREG_UDB_DSI1_HC66: u32 = 1074741570;
pub const CYREG_UDB_DSI1_HC67: u32 = 1074741571;
pub const CYREG_UDB_DSI1_HC68: u32 = 1074741572;
pub const CYREG_UDB_DSI1_HC69: u32 = 1074741573;
pub const CYREG_UDB_DSI1_HC70: u32 = 1074741574;
pub const CYREG_UDB_DSI1_HC71: u32 = 1074741575;
pub const CYREG_UDB_DSI1_HC72: u32 = 1074741576;
pub const CYREG_UDB_DSI1_HC73: u32 = 1074741577;
pub const CYREG_UDB_DSI1_HC74: u32 = 1074741578;
pub const CYREG_UDB_DSI1_HC75: u32 = 1074741579;
pub const CYREG_UDB_DSI1_HC76: u32 = 1074741580;
pub const CYREG_UDB_DSI1_HC77: u32 = 1074741581;
pub const CYREG_UDB_DSI1_HC78: u32 = 1074741582;
pub const CYREG_UDB_DSI1_HC79: u32 = 1074741583;
pub const CYREG_UDB_DSI1_HC80: u32 = 1074741584;
pub const CYREG_UDB_DSI1_HC81: u32 = 1074741585;
pub const CYREG_UDB_DSI1_HC82: u32 = 1074741586;
pub const CYREG_UDB_DSI1_HC83: u32 = 1074741587;
pub const CYREG_UDB_DSI1_HC84: u32 = 1074741588;
pub const CYREG_UDB_DSI1_HC85: u32 = 1074741589;
pub const CYREG_UDB_DSI1_HC86: u32 = 1074741590;
pub const CYREG_UDB_DSI1_HC87: u32 = 1074741591;
pub const CYREG_UDB_DSI1_HC88: u32 = 1074741592;
pub const CYREG_UDB_DSI1_HC89: u32 = 1074741593;
pub const CYREG_UDB_DSI1_HC90: u32 = 1074741594;
pub const CYREG_UDB_DSI1_HC91: u32 = 1074741595;
pub const CYREG_UDB_DSI1_HC92: u32 = 1074741596;
pub const CYREG_UDB_DSI1_HC93: u32 = 1074741597;
pub const CYREG_UDB_DSI1_HC94: u32 = 1074741598;
pub const CYREG_UDB_DSI1_HC95: u32 = 1074741599;
pub const CYREG_UDB_DSI1_HC96: u32 = 1074741600;
pub const CYREG_UDB_DSI1_HC97: u32 = 1074741601;
pub const CYREG_UDB_DSI1_HC98: u32 = 1074741602;
pub const CYREG_UDB_DSI1_HC99: u32 = 1074741603;
pub const CYREG_UDB_DSI1_HC100: u32 = 1074741604;
pub const CYREG_UDB_DSI1_HC101: u32 = 1074741605;
pub const CYREG_UDB_DSI1_HC102: u32 = 1074741606;
pub const CYREG_UDB_DSI1_HC103: u32 = 1074741607;
pub const CYREG_UDB_DSI1_HC104: u32 = 1074741608;
pub const CYREG_UDB_DSI1_HC105: u32 = 1074741609;
pub const CYREG_UDB_DSI1_HC106: u32 = 1074741610;
pub const CYREG_UDB_DSI1_HC107: u32 = 1074741611;
pub const CYREG_UDB_DSI1_HC108: u32 = 1074741612;
pub const CYREG_UDB_DSI1_HC109: u32 = 1074741613;
pub const CYREG_UDB_DSI1_HC110: u32 = 1074741614;
pub const CYREG_UDB_DSI1_HC111: u32 = 1074741615;
pub const CYREG_UDB_DSI1_HC112: u32 = 1074741616;
pub const CYREG_UDB_DSI1_HC113: u32 = 1074741617;
pub const CYREG_UDB_DSI1_HC114: u32 = 1074741618;
pub const CYREG_UDB_DSI1_HC115: u32 = 1074741619;
pub const CYREG_UDB_DSI1_HC116: u32 = 1074741620;
pub const CYREG_UDB_DSI1_HC117: u32 = 1074741621;
pub const CYREG_UDB_DSI1_HC118: u32 = 1074741622;
pub const CYREG_UDB_DSI1_HC119: u32 = 1074741623;
pub const CYREG_UDB_DSI1_HC120: u32 = 1074741624;
pub const CYREG_UDB_DSI1_HC121: u32 = 1074741625;
pub const CYREG_UDB_DSI1_HC122: u32 = 1074741626;
pub const CYREG_UDB_DSI1_HC123: u32 = 1074741627;
pub const CYREG_UDB_DSI1_HC124: u32 = 1074741628;
pub const CYREG_UDB_DSI1_HC125: u32 = 1074741629;
pub const CYREG_UDB_DSI1_HC126: u32 = 1074741630;
pub const CYREG_UDB_DSI1_HC127: u32 = 1074741631;
pub const CYREG_UDB_DSI1_HV_L0: u32 = 1074741632;
pub const CYREG_UDB_DSI1_HV_L1: u32 = 1074741633;
pub const CYREG_UDB_DSI1_HV_L2: u32 = 1074741634;
pub const CYREG_UDB_DSI1_HV_L3: u32 = 1074741635;
pub const CYREG_UDB_DSI1_HV_L4: u32 = 1074741636;
pub const CYREG_UDB_DSI1_HV_L5: u32 = 1074741637;
pub const CYREG_UDB_DSI1_HV_L6: u32 = 1074741638;
pub const CYREG_UDB_DSI1_HV_L7: u32 = 1074741639;
pub const CYREG_UDB_DSI1_HV_L8: u32 = 1074741640;
pub const CYREG_UDB_DSI1_HV_L9: u32 = 1074741641;
pub const CYREG_UDB_DSI1_HV_L10: u32 = 1074741642;
pub const CYREG_UDB_DSI1_HV_L11: u32 = 1074741643;
pub const CYREG_UDB_DSI1_HV_L12: u32 = 1074741644;
pub const CYREG_UDB_DSI1_HV_L13: u32 = 1074741645;
pub const CYREG_UDB_DSI1_HV_L14: u32 = 1074741646;
pub const CYREG_UDB_DSI1_HV_L15: u32 = 1074741647;
pub const CYREG_UDB_DSI1_HS0: u32 = 1074741648;
pub const CYREG_UDB_DSI1_HS1: u32 = 1074741649;
pub const CYREG_UDB_DSI1_HS2: u32 = 1074741650;
pub const CYREG_UDB_DSI1_HS3: u32 = 1074741651;
pub const CYREG_UDB_DSI1_HS4: u32 = 1074741652;
pub const CYREG_UDB_DSI1_HS5: u32 = 1074741653;
pub const CYREG_UDB_DSI1_HS6: u32 = 1074741654;
pub const CYREG_UDB_DSI1_HS7: u32 = 1074741655;
pub const CYREG_UDB_DSI1_HS8: u32 = 1074741656;
pub const CYREG_UDB_DSI1_HS9: u32 = 1074741657;
pub const CYREG_UDB_DSI1_HS10: u32 = 1074741658;
pub const CYREG_UDB_DSI1_HS11: u32 = 1074741659;
pub const CYREG_UDB_DSI1_HS12: u32 = 1074741660;
pub const CYREG_UDB_DSI1_HS13: u32 = 1074741661;
pub const CYREG_UDB_DSI1_HS14: u32 = 1074741662;
pub const CYREG_UDB_DSI1_HS15: u32 = 1074741663;
pub const CYREG_UDB_DSI1_HS16: u32 = 1074741664;
pub const CYREG_UDB_DSI1_HS17: u32 = 1074741665;
pub const CYREG_UDB_DSI1_HS18: u32 = 1074741666;
pub const CYREG_UDB_DSI1_HS19: u32 = 1074741667;
pub const CYREG_UDB_DSI1_HS20: u32 = 1074741668;
pub const CYREG_UDB_DSI1_HS21: u32 = 1074741669;
pub const CYREG_UDB_DSI1_HS22: u32 = 1074741670;
pub const CYREG_UDB_DSI1_HS23: u32 = 1074741671;
pub const CYREG_UDB_DSI1_HV_R0: u32 = 1074741672;
pub const CYREG_UDB_DSI1_HV_R1: u32 = 1074741673;
pub const CYREG_UDB_DSI1_HV_R2: u32 = 1074741674;
pub const CYREG_UDB_DSI1_HV_R3: u32 = 1074741675;
pub const CYREG_UDB_DSI1_HV_R4: u32 = 1074741676;
pub const CYREG_UDB_DSI1_HV_R5: u32 = 1074741677;
pub const CYREG_UDB_DSI1_HV_R6: u32 = 1074741678;
pub const CYREG_UDB_DSI1_HV_R7: u32 = 1074741679;
pub const CYREG_UDB_DSI1_HV_R8: u32 = 1074741680;
pub const CYREG_UDB_DSI1_HV_R9: u32 = 1074741681;
pub const CYREG_UDB_DSI1_HV_R10: u32 = 1074741682;
pub const CYREG_UDB_DSI1_HV_R11: u32 = 1074741683;
pub const CYREG_UDB_DSI1_HV_R12: u32 = 1074741684;
pub const CYREG_UDB_DSI1_HV_R13: u32 = 1074741685;
pub const CYREG_UDB_DSI1_HV_R14: u32 = 1074741686;
pub const CYREG_UDB_DSI1_HV_R15: u32 = 1074741687;
pub const CYREG_UDB_DSI1_DSIINP0: u32 = 1074741696;
pub const CYREG_UDB_DSI1_DSIINP1: u32 = 1074741698;
pub const CYREG_UDB_DSI1_DSIINP2: u32 = 1074741700;
pub const CYREG_UDB_DSI1_DSIINP3: u32 = 1074741702;
pub const CYREG_UDB_DSI1_DSIINP4: u32 = 1074741704;
pub const CYREG_UDB_DSI1_DSIINP5: u32 = 1074741706;
pub const CYREG_UDB_DSI1_DSIOUTP0: u32 = 1074741708;
pub const CYREG_UDB_DSI1_DSIOUTP1: u32 = 1074741710;
pub const CYREG_UDB_DSI1_DSIOUTP2: u32 = 1074741712;
pub const CYREG_UDB_DSI1_DSIOUTP3: u32 = 1074741714;
pub const CYREG_UDB_DSI1_DSIOUTT0: u32 = 1074741716;
pub const CYREG_UDB_DSI1_DSIOUTT1: u32 = 1074741718;
pub const CYREG_UDB_DSI1_DSIOUTT2: u32 = 1074741720;
pub const CYREG_UDB_DSI1_DSIOUTT3: u32 = 1074741722;
pub const CYREG_UDB_DSI1_DSIOUTT4: u32 = 1074741724;
pub const CYREG_UDB_DSI1_DSIOUTT5: u32 = 1074741726;
pub const CYREG_UDB_DSI1_VS0: u32 = 1074741728;
pub const CYREG_UDB_DSI1_VS1: u32 = 1074741730;
pub const CYREG_UDB_DSI1_VS2: u32 = 1074741732;
pub const CYREG_UDB_DSI1_VS3: u32 = 1074741734;
pub const CYREG_UDB_DSI1_VS4: u32 = 1074741736;
pub const CYREG_UDB_DSI1_VS5: u32 = 1074741738;
pub const CYREG_UDB_DSI1_VS6: u32 = 1074741740;
pub const CYREG_UDB_DSI1_VS7: u32 = 1074741742;
pub const CYDEV_UDB_DSI2_BASE: u32 = 1074741760;
pub const CYDEV_UDB_DSI2_SIZE: u32 = 256;
pub const CYREG_UDB_DSI2_HC0: u32 = 1074741760;
pub const CYREG_UDB_DSI2_HC1: u32 = 1074741761;
pub const CYREG_UDB_DSI2_HC2: u32 = 1074741762;
pub const CYREG_UDB_DSI2_HC3: u32 = 1074741763;
pub const CYREG_UDB_DSI2_HC4: u32 = 1074741764;
pub const CYREG_UDB_DSI2_HC5: u32 = 1074741765;
pub const CYREG_UDB_DSI2_HC6: u32 = 1074741766;
pub const CYREG_UDB_DSI2_HC7: u32 = 1074741767;
pub const CYREG_UDB_DSI2_HC8: u32 = 1074741768;
pub const CYREG_UDB_DSI2_HC9: u32 = 1074741769;
pub const CYREG_UDB_DSI2_HC10: u32 = 1074741770;
pub const CYREG_UDB_DSI2_HC11: u32 = 1074741771;
pub const CYREG_UDB_DSI2_HC12: u32 = 1074741772;
pub const CYREG_UDB_DSI2_HC13: u32 = 1074741773;
pub const CYREG_UDB_DSI2_HC14: u32 = 1074741774;
pub const CYREG_UDB_DSI2_HC15: u32 = 1074741775;
pub const CYREG_UDB_DSI2_HC16: u32 = 1074741776;
pub const CYREG_UDB_DSI2_HC17: u32 = 1074741777;
pub const CYREG_UDB_DSI2_HC18: u32 = 1074741778;
pub const CYREG_UDB_DSI2_HC19: u32 = 1074741779;
pub const CYREG_UDB_DSI2_HC20: u32 = 1074741780;
pub const CYREG_UDB_DSI2_HC21: u32 = 1074741781;
pub const CYREG_UDB_DSI2_HC22: u32 = 1074741782;
pub const CYREG_UDB_DSI2_HC23: u32 = 1074741783;
pub const CYREG_UDB_DSI2_HC24: u32 = 1074741784;
pub const CYREG_UDB_DSI2_HC25: u32 = 1074741785;
pub const CYREG_UDB_DSI2_HC26: u32 = 1074741786;
pub const CYREG_UDB_DSI2_HC27: u32 = 1074741787;
pub const CYREG_UDB_DSI2_HC28: u32 = 1074741788;
pub const CYREG_UDB_DSI2_HC29: u32 = 1074741789;
pub const CYREG_UDB_DSI2_HC30: u32 = 1074741790;
pub const CYREG_UDB_DSI2_HC31: u32 = 1074741791;
pub const CYREG_UDB_DSI2_HC32: u32 = 1074741792;
pub const CYREG_UDB_DSI2_HC33: u32 = 1074741793;
pub const CYREG_UDB_DSI2_HC34: u32 = 1074741794;
pub const CYREG_UDB_DSI2_HC35: u32 = 1074741795;
pub const CYREG_UDB_DSI2_HC36: u32 = 1074741796;
pub const CYREG_UDB_DSI2_HC37: u32 = 1074741797;
pub const CYREG_UDB_DSI2_HC38: u32 = 1074741798;
pub const CYREG_UDB_DSI2_HC39: u32 = 1074741799;
pub const CYREG_UDB_DSI2_HC40: u32 = 1074741800;
pub const CYREG_UDB_DSI2_HC41: u32 = 1074741801;
pub const CYREG_UDB_DSI2_HC42: u32 = 1074741802;
pub const CYREG_UDB_DSI2_HC43: u32 = 1074741803;
pub const CYREG_UDB_DSI2_HC44: u32 = 1074741804;
pub const CYREG_UDB_DSI2_HC45: u32 = 1074741805;
pub const CYREG_UDB_DSI2_HC46: u32 = 1074741806;
pub const CYREG_UDB_DSI2_HC47: u32 = 1074741807;
pub const CYREG_UDB_DSI2_HC48: u32 = 1074741808;
pub const CYREG_UDB_DSI2_HC49: u32 = 1074741809;
pub const CYREG_UDB_DSI2_HC50: u32 = 1074741810;
pub const CYREG_UDB_DSI2_HC51: u32 = 1074741811;
pub const CYREG_UDB_DSI2_HC52: u32 = 1074741812;
pub const CYREG_UDB_DSI2_HC53: u32 = 1074741813;
pub const CYREG_UDB_DSI2_HC54: u32 = 1074741814;
pub const CYREG_UDB_DSI2_HC55: u32 = 1074741815;
pub const CYREG_UDB_DSI2_HC56: u32 = 1074741816;
pub const CYREG_UDB_DSI2_HC57: u32 = 1074741817;
pub const CYREG_UDB_DSI2_HC58: u32 = 1074741818;
pub const CYREG_UDB_DSI2_HC59: u32 = 1074741819;
pub const CYREG_UDB_DSI2_HC60: u32 = 1074741820;
pub const CYREG_UDB_DSI2_HC61: u32 = 1074741821;
pub const CYREG_UDB_DSI2_HC62: u32 = 1074741822;
pub const CYREG_UDB_DSI2_HC63: u32 = 1074741823;
pub const CYREG_UDB_DSI2_HC64: u32 = 1074741824;
pub const CYREG_UDB_DSI2_HC65: u32 = 1074741825;
pub const CYREG_UDB_DSI2_HC66: u32 = 1074741826;
pub const CYREG_UDB_DSI2_HC67: u32 = 1074741827;
pub const CYREG_UDB_DSI2_HC68: u32 = 1074741828;
pub const CYREG_UDB_DSI2_HC69: u32 = 1074741829;
pub const CYREG_UDB_DSI2_HC70: u32 = 1074741830;
pub const CYREG_UDB_DSI2_HC71: u32 = 1074741831;
pub const CYREG_UDB_DSI2_HC72: u32 = 1074741832;
pub const CYREG_UDB_DSI2_HC73: u32 = 1074741833;
pub const CYREG_UDB_DSI2_HC74: u32 = 1074741834;
pub const CYREG_UDB_DSI2_HC75: u32 = 1074741835;
pub const CYREG_UDB_DSI2_HC76: u32 = 1074741836;
pub const CYREG_UDB_DSI2_HC77: u32 = 1074741837;
pub const CYREG_UDB_DSI2_HC78: u32 = 1074741838;
pub const CYREG_UDB_DSI2_HC79: u32 = 1074741839;
pub const CYREG_UDB_DSI2_HC80: u32 = 1074741840;
pub const CYREG_UDB_DSI2_HC81: u32 = 1074741841;
pub const CYREG_UDB_DSI2_HC82: u32 = 1074741842;
pub const CYREG_UDB_DSI2_HC83: u32 = 1074741843;
pub const CYREG_UDB_DSI2_HC84: u32 = 1074741844;
pub const CYREG_UDB_DSI2_HC85: u32 = 1074741845;
pub const CYREG_UDB_DSI2_HC86: u32 = 1074741846;
pub const CYREG_UDB_DSI2_HC87: u32 = 1074741847;
pub const CYREG_UDB_DSI2_HC88: u32 = 1074741848;
pub const CYREG_UDB_DSI2_HC89: u32 = 1074741849;
pub const CYREG_UDB_DSI2_HC90: u32 = 1074741850;
pub const CYREG_UDB_DSI2_HC91: u32 = 1074741851;
pub const CYREG_UDB_DSI2_HC92: u32 = 1074741852;
pub const CYREG_UDB_DSI2_HC93: u32 = 1074741853;
pub const CYREG_UDB_DSI2_HC94: u32 = 1074741854;
pub const CYREG_UDB_DSI2_HC95: u32 = 1074741855;
pub const CYREG_UDB_DSI2_HC96: u32 = 1074741856;
pub const CYREG_UDB_DSI2_HC97: u32 = 1074741857;
pub const CYREG_UDB_DSI2_HC98: u32 = 1074741858;
pub const CYREG_UDB_DSI2_HC99: u32 = 1074741859;
pub const CYREG_UDB_DSI2_HC100: u32 = 1074741860;
pub const CYREG_UDB_DSI2_HC101: u32 = 1074741861;
pub const CYREG_UDB_DSI2_HC102: u32 = 1074741862;
pub const CYREG_UDB_DSI2_HC103: u32 = 1074741863;
pub const CYREG_UDB_DSI2_HC104: u32 = 1074741864;
pub const CYREG_UDB_DSI2_HC105: u32 = 1074741865;
pub const CYREG_UDB_DSI2_HC106: u32 = 1074741866;
pub const CYREG_UDB_DSI2_HC107: u32 = 1074741867;
pub const CYREG_UDB_DSI2_HC108: u32 = 1074741868;
pub const CYREG_UDB_DSI2_HC109: u32 = 1074741869;
pub const CYREG_UDB_DSI2_HC110: u32 = 1074741870;
pub const CYREG_UDB_DSI2_HC111: u32 = 1074741871;
pub const CYREG_UDB_DSI2_HC112: u32 = 1074741872;
pub const CYREG_UDB_DSI2_HC113: u32 = 1074741873;
pub const CYREG_UDB_DSI2_HC114: u32 = 1074741874;
pub const CYREG_UDB_DSI2_HC115: u32 = 1074741875;
pub const CYREG_UDB_DSI2_HC116: u32 = 1074741876;
pub const CYREG_UDB_DSI2_HC117: u32 = 1074741877;
pub const CYREG_UDB_DSI2_HC118: u32 = 1074741878;
pub const CYREG_UDB_DSI2_HC119: u32 = 1074741879;
pub const CYREG_UDB_DSI2_HC120: u32 = 1074741880;
pub const CYREG_UDB_DSI2_HC121: u32 = 1074741881;
pub const CYREG_UDB_DSI2_HC122: u32 = 1074741882;
pub const CYREG_UDB_DSI2_HC123: u32 = 1074741883;
pub const CYREG_UDB_DSI2_HC124: u32 = 1074741884;
pub const CYREG_UDB_DSI2_HC125: u32 = 1074741885;
pub const CYREG_UDB_DSI2_HC126: u32 = 1074741886;
pub const CYREG_UDB_DSI2_HC127: u32 = 1074741887;
pub const CYREG_UDB_DSI2_HV_L0: u32 = 1074741888;
pub const CYREG_UDB_DSI2_HV_L1: u32 = 1074741889;
pub const CYREG_UDB_DSI2_HV_L2: u32 = 1074741890;
pub const CYREG_UDB_DSI2_HV_L3: u32 = 1074741891;
pub const CYREG_UDB_DSI2_HV_L4: u32 = 1074741892;
pub const CYREG_UDB_DSI2_HV_L5: u32 = 1074741893;
pub const CYREG_UDB_DSI2_HV_L6: u32 = 1074741894;
pub const CYREG_UDB_DSI2_HV_L7: u32 = 1074741895;
pub const CYREG_UDB_DSI2_HV_L8: u32 = 1074741896;
pub const CYREG_UDB_DSI2_HV_L9: u32 = 1074741897;
pub const CYREG_UDB_DSI2_HV_L10: u32 = 1074741898;
pub const CYREG_UDB_DSI2_HV_L11: u32 = 1074741899;
pub const CYREG_UDB_DSI2_HV_L12: u32 = 1074741900;
pub const CYREG_UDB_DSI2_HV_L13: u32 = 1074741901;
pub const CYREG_UDB_DSI2_HV_L14: u32 = 1074741902;
pub const CYREG_UDB_DSI2_HV_L15: u32 = 1074741903;
pub const CYREG_UDB_DSI2_HS0: u32 = 1074741904;
pub const CYREG_UDB_DSI2_HS1: u32 = 1074741905;
pub const CYREG_UDB_DSI2_HS2: u32 = 1074741906;
pub const CYREG_UDB_DSI2_HS3: u32 = 1074741907;
pub const CYREG_UDB_DSI2_HS4: u32 = 1074741908;
pub const CYREG_UDB_DSI2_HS5: u32 = 1074741909;
pub const CYREG_UDB_DSI2_HS6: u32 = 1074741910;
pub const CYREG_UDB_DSI2_HS7: u32 = 1074741911;
pub const CYREG_UDB_DSI2_HS8: u32 = 1074741912;
pub const CYREG_UDB_DSI2_HS9: u32 = 1074741913;
pub const CYREG_UDB_DSI2_HS10: u32 = 1074741914;
pub const CYREG_UDB_DSI2_HS11: u32 = 1074741915;
pub const CYREG_UDB_DSI2_HS12: u32 = 1074741916;
pub const CYREG_UDB_DSI2_HS13: u32 = 1074741917;
pub const CYREG_UDB_DSI2_HS14: u32 = 1074741918;
pub const CYREG_UDB_DSI2_HS15: u32 = 1074741919;
pub const CYREG_UDB_DSI2_HS16: u32 = 1074741920;
pub const CYREG_UDB_DSI2_HS17: u32 = 1074741921;
pub const CYREG_UDB_DSI2_HS18: u32 = 1074741922;
pub const CYREG_UDB_DSI2_HS19: u32 = 1074741923;
pub const CYREG_UDB_DSI2_HS20: u32 = 1074741924;
pub const CYREG_UDB_DSI2_HS21: u32 = 1074741925;
pub const CYREG_UDB_DSI2_HS22: u32 = 1074741926;
pub const CYREG_UDB_DSI2_HS23: u32 = 1074741927;
pub const CYREG_UDB_DSI2_HV_R0: u32 = 1074741928;
pub const CYREG_UDB_DSI2_HV_R1: u32 = 1074741929;
pub const CYREG_UDB_DSI2_HV_R2: u32 = 1074741930;
pub const CYREG_UDB_DSI2_HV_R3: u32 = 1074741931;
pub const CYREG_UDB_DSI2_HV_R4: u32 = 1074741932;
pub const CYREG_UDB_DSI2_HV_R5: u32 = 1074741933;
pub const CYREG_UDB_DSI2_HV_R6: u32 = 1074741934;
pub const CYREG_UDB_DSI2_HV_R7: u32 = 1074741935;
pub const CYREG_UDB_DSI2_HV_R8: u32 = 1074741936;
pub const CYREG_UDB_DSI2_HV_R9: u32 = 1074741937;
pub const CYREG_UDB_DSI2_HV_R10: u32 = 1074741938;
pub const CYREG_UDB_DSI2_HV_R11: u32 = 1074741939;
pub const CYREG_UDB_DSI2_HV_R12: u32 = 1074741940;
pub const CYREG_UDB_DSI2_HV_R13: u32 = 1074741941;
pub const CYREG_UDB_DSI2_HV_R14: u32 = 1074741942;
pub const CYREG_UDB_DSI2_HV_R15: u32 = 1074741943;
pub const CYREG_UDB_DSI2_DSIINP0: u32 = 1074741952;
pub const CYREG_UDB_DSI2_DSIINP1: u32 = 1074741954;
pub const CYREG_UDB_DSI2_DSIINP2: u32 = 1074741956;
pub const CYREG_UDB_DSI2_DSIINP3: u32 = 1074741958;
pub const CYREG_UDB_DSI2_DSIINP4: u32 = 1074741960;
pub const CYREG_UDB_DSI2_DSIINP5: u32 = 1074741962;
pub const CYREG_UDB_DSI2_DSIOUTP0: u32 = 1074741964;
pub const CYREG_UDB_DSI2_DSIOUTP1: u32 = 1074741966;
pub const CYREG_UDB_DSI2_DSIOUTP2: u32 = 1074741968;
pub const CYREG_UDB_DSI2_DSIOUTP3: u32 = 1074741970;
pub const CYREG_UDB_DSI2_DSIOUTT0: u32 = 1074741972;
pub const CYREG_UDB_DSI2_DSIOUTT1: u32 = 1074741974;
pub const CYREG_UDB_DSI2_DSIOUTT2: u32 = 1074741976;
pub const CYREG_UDB_DSI2_DSIOUTT3: u32 = 1074741978;
pub const CYREG_UDB_DSI2_DSIOUTT4: u32 = 1074741980;
pub const CYREG_UDB_DSI2_DSIOUTT5: u32 = 1074741982;
pub const CYREG_UDB_DSI2_VS0: u32 = 1074741984;
pub const CYREG_UDB_DSI2_VS1: u32 = 1074741986;
pub const CYREG_UDB_DSI2_VS2: u32 = 1074741988;
pub const CYREG_UDB_DSI2_VS3: u32 = 1074741990;
pub const CYREG_UDB_DSI2_VS4: u32 = 1074741992;
pub const CYREG_UDB_DSI2_VS5: u32 = 1074741994;
pub const CYREG_UDB_DSI2_VS6: u32 = 1074741996;
pub const CYREG_UDB_DSI2_VS7: u32 = 1074741998;
pub const CYDEV_UDB_DSI3_BASE: u32 = 1074742016;
pub const CYDEV_UDB_DSI3_SIZE: u32 = 256;
pub const CYREG_UDB_DSI3_HC0: u32 = 1074742016;
pub const CYREG_UDB_DSI3_HC1: u32 = 1074742017;
pub const CYREG_UDB_DSI3_HC2: u32 = 1074742018;
pub const CYREG_UDB_DSI3_HC3: u32 = 1074742019;
pub const CYREG_UDB_DSI3_HC4: u32 = 1074742020;
pub const CYREG_UDB_DSI3_HC5: u32 = 1074742021;
pub const CYREG_UDB_DSI3_HC6: u32 = 1074742022;
pub const CYREG_UDB_DSI3_HC7: u32 = 1074742023;
pub const CYREG_UDB_DSI3_HC8: u32 = 1074742024;
pub const CYREG_UDB_DSI3_HC9: u32 = 1074742025;
pub const CYREG_UDB_DSI3_HC10: u32 = 1074742026;
pub const CYREG_UDB_DSI3_HC11: u32 = 1074742027;
pub const CYREG_UDB_DSI3_HC12: u32 = 1074742028;
pub const CYREG_UDB_DSI3_HC13: u32 = 1074742029;
pub const CYREG_UDB_DSI3_HC14: u32 = 1074742030;
pub const CYREG_UDB_DSI3_HC15: u32 = 1074742031;
pub const CYREG_UDB_DSI3_HC16: u32 = 1074742032;
pub const CYREG_UDB_DSI3_HC17: u32 = 1074742033;
pub const CYREG_UDB_DSI3_HC18: u32 = 1074742034;
pub const CYREG_UDB_DSI3_HC19: u32 = 1074742035;
pub const CYREG_UDB_DSI3_HC20: u32 = 1074742036;
pub const CYREG_UDB_DSI3_HC21: u32 = 1074742037;
pub const CYREG_UDB_DSI3_HC22: u32 = 1074742038;
pub const CYREG_UDB_DSI3_HC23: u32 = 1074742039;
pub const CYREG_UDB_DSI3_HC24: u32 = 1074742040;
pub const CYREG_UDB_DSI3_HC25: u32 = 1074742041;
pub const CYREG_UDB_DSI3_HC26: u32 = 1074742042;
pub const CYREG_UDB_DSI3_HC27: u32 = 1074742043;
pub const CYREG_UDB_DSI3_HC28: u32 = 1074742044;
pub const CYREG_UDB_DSI3_HC29: u32 = 1074742045;
pub const CYREG_UDB_DSI3_HC30: u32 = 1074742046;
pub const CYREG_UDB_DSI3_HC31: u32 = 1074742047;
pub const CYREG_UDB_DSI3_HC32: u32 = 1074742048;
pub const CYREG_UDB_DSI3_HC33: u32 = 1074742049;
pub const CYREG_UDB_DSI3_HC34: u32 = 1074742050;
pub const CYREG_UDB_DSI3_HC35: u32 = 1074742051;
pub const CYREG_UDB_DSI3_HC36: u32 = 1074742052;
pub const CYREG_UDB_DSI3_HC37: u32 = 1074742053;
pub const CYREG_UDB_DSI3_HC38: u32 = 1074742054;
pub const CYREG_UDB_DSI3_HC39: u32 = 1074742055;
pub const CYREG_UDB_DSI3_HC40: u32 = 1074742056;
pub const CYREG_UDB_DSI3_HC41: u32 = 1074742057;
pub const CYREG_UDB_DSI3_HC42: u32 = 1074742058;
pub const CYREG_UDB_DSI3_HC43: u32 = 1074742059;
pub const CYREG_UDB_DSI3_HC44: u32 = 1074742060;
pub const CYREG_UDB_DSI3_HC45: u32 = 1074742061;
pub const CYREG_UDB_DSI3_HC46: u32 = 1074742062;
pub const CYREG_UDB_DSI3_HC47: u32 = 1074742063;
pub const CYREG_UDB_DSI3_HC48: u32 = 1074742064;
pub const CYREG_UDB_DSI3_HC49: u32 = 1074742065;
pub const CYREG_UDB_DSI3_HC50: u32 = 1074742066;
pub const CYREG_UDB_DSI3_HC51: u32 = 1074742067;
pub const CYREG_UDB_DSI3_HC52: u32 = 1074742068;
pub const CYREG_UDB_DSI3_HC53: u32 = 1074742069;
pub const CYREG_UDB_DSI3_HC54: u32 = 1074742070;
pub const CYREG_UDB_DSI3_HC55: u32 = 1074742071;
pub const CYREG_UDB_DSI3_HC56: u32 = 1074742072;
pub const CYREG_UDB_DSI3_HC57: u32 = 1074742073;
pub const CYREG_UDB_DSI3_HC58: u32 = 1074742074;
pub const CYREG_UDB_DSI3_HC59: u32 = 1074742075;
pub const CYREG_UDB_DSI3_HC60: u32 = 1074742076;
pub const CYREG_UDB_DSI3_HC61: u32 = 1074742077;
pub const CYREG_UDB_DSI3_HC62: u32 = 1074742078;
pub const CYREG_UDB_DSI3_HC63: u32 = 1074742079;
pub const CYREG_UDB_DSI3_HC64: u32 = 1074742080;
pub const CYREG_UDB_DSI3_HC65: u32 = 1074742081;
pub const CYREG_UDB_DSI3_HC66: u32 = 1074742082;
pub const CYREG_UDB_DSI3_HC67: u32 = 1074742083;
pub const CYREG_UDB_DSI3_HC68: u32 = 1074742084;
pub const CYREG_UDB_DSI3_HC69: u32 = 1074742085;
pub const CYREG_UDB_DSI3_HC70: u32 = 1074742086;
pub const CYREG_UDB_DSI3_HC71: u32 = 1074742087;
pub const CYREG_UDB_DSI3_HC72: u32 = 1074742088;
pub const CYREG_UDB_DSI3_HC73: u32 = 1074742089;
pub const CYREG_UDB_DSI3_HC74: u32 = 1074742090;
pub const CYREG_UDB_DSI3_HC75: u32 = 1074742091;
pub const CYREG_UDB_DSI3_HC76: u32 = 1074742092;
pub const CYREG_UDB_DSI3_HC77: u32 = 1074742093;
pub const CYREG_UDB_DSI3_HC78: u32 = 1074742094;
pub const CYREG_UDB_DSI3_HC79: u32 = 1074742095;
pub const CYREG_UDB_DSI3_HC80: u32 = 1074742096;
pub const CYREG_UDB_DSI3_HC81: u32 = 1074742097;
pub const CYREG_UDB_DSI3_HC82: u32 = 1074742098;
pub const CYREG_UDB_DSI3_HC83: u32 = 1074742099;
pub const CYREG_UDB_DSI3_HC84: u32 = 1074742100;
pub const CYREG_UDB_DSI3_HC85: u32 = 1074742101;
pub const CYREG_UDB_DSI3_HC86: u32 = 1074742102;
pub const CYREG_UDB_DSI3_HC87: u32 = 1074742103;
pub const CYREG_UDB_DSI3_HC88: u32 = 1074742104;
pub const CYREG_UDB_DSI3_HC89: u32 = 1074742105;
pub const CYREG_UDB_DSI3_HC90: u32 = 1074742106;
pub const CYREG_UDB_DSI3_HC91: u32 = 1074742107;
pub const CYREG_UDB_DSI3_HC92: u32 = 1074742108;
pub const CYREG_UDB_DSI3_HC93: u32 = 1074742109;
pub const CYREG_UDB_DSI3_HC94: u32 = 1074742110;
pub const CYREG_UDB_DSI3_HC95: u32 = 1074742111;
pub const CYREG_UDB_DSI3_HC96: u32 = 1074742112;
pub const CYREG_UDB_DSI3_HC97: u32 = 1074742113;
pub const CYREG_UDB_DSI3_HC98: u32 = 1074742114;
pub const CYREG_UDB_DSI3_HC99: u32 = 1074742115;
pub const CYREG_UDB_DSI3_HC100: u32 = 1074742116;
pub const CYREG_UDB_DSI3_HC101: u32 = 1074742117;
pub const CYREG_UDB_DSI3_HC102: u32 = 1074742118;
pub const CYREG_UDB_DSI3_HC103: u32 = 1074742119;
pub const CYREG_UDB_DSI3_HC104: u32 = 1074742120;
pub const CYREG_UDB_DSI3_HC105: u32 = 1074742121;
pub const CYREG_UDB_DSI3_HC106: u32 = 1074742122;
pub const CYREG_UDB_DSI3_HC107: u32 = 1074742123;
pub const CYREG_UDB_DSI3_HC108: u32 = 1074742124;
pub const CYREG_UDB_DSI3_HC109: u32 = 1074742125;
pub const CYREG_UDB_DSI3_HC110: u32 = 1074742126;
pub const CYREG_UDB_DSI3_HC111: u32 = 1074742127;
pub const CYREG_UDB_DSI3_HC112: u32 = 1074742128;
pub const CYREG_UDB_DSI3_HC113: u32 = 1074742129;
pub const CYREG_UDB_DSI3_HC114: u32 = 1074742130;
pub const CYREG_UDB_DSI3_HC115: u32 = 1074742131;
pub const CYREG_UDB_DSI3_HC116: u32 = 1074742132;
pub const CYREG_UDB_DSI3_HC117: u32 = 1074742133;
pub const CYREG_UDB_DSI3_HC118: u32 = 1074742134;
pub const CYREG_UDB_DSI3_HC119: u32 = 1074742135;
pub const CYREG_UDB_DSI3_HC120: u32 = 1074742136;
pub const CYREG_UDB_DSI3_HC121: u32 = 1074742137;
pub const CYREG_UDB_DSI3_HC122: u32 = 1074742138;
pub const CYREG_UDB_DSI3_HC123: u32 = 1074742139;
pub const CYREG_UDB_DSI3_HC124: u32 = 1074742140;
pub const CYREG_UDB_DSI3_HC125: u32 = 1074742141;
pub const CYREG_UDB_DSI3_HC126: u32 = 1074742142;
pub const CYREG_UDB_DSI3_HC127: u32 = 1074742143;
pub const CYREG_UDB_DSI3_HV_L0: u32 = 1074742144;
pub const CYREG_UDB_DSI3_HV_L1: u32 = 1074742145;
pub const CYREG_UDB_DSI3_HV_L2: u32 = 1074742146;
pub const CYREG_UDB_DSI3_HV_L3: u32 = 1074742147;
pub const CYREG_UDB_DSI3_HV_L4: u32 = 1074742148;
pub const CYREG_UDB_DSI3_HV_L5: u32 = 1074742149;
pub const CYREG_UDB_DSI3_HV_L6: u32 = 1074742150;
pub const CYREG_UDB_DSI3_HV_L7: u32 = 1074742151;
pub const CYREG_UDB_DSI3_HV_L8: u32 = 1074742152;
pub const CYREG_UDB_DSI3_HV_L9: u32 = 1074742153;
pub const CYREG_UDB_DSI3_HV_L10: u32 = 1074742154;
pub const CYREG_UDB_DSI3_HV_L11: u32 = 1074742155;
pub const CYREG_UDB_DSI3_HV_L12: u32 = 1074742156;
pub const CYREG_UDB_DSI3_HV_L13: u32 = 1074742157;
pub const CYREG_UDB_DSI3_HV_L14: u32 = 1074742158;
pub const CYREG_UDB_DSI3_HV_L15: u32 = 1074742159;
pub const CYREG_UDB_DSI3_HS0: u32 = 1074742160;
pub const CYREG_UDB_DSI3_HS1: u32 = 1074742161;
pub const CYREG_UDB_DSI3_HS2: u32 = 1074742162;
pub const CYREG_UDB_DSI3_HS3: u32 = 1074742163;
pub const CYREG_UDB_DSI3_HS4: u32 = 1074742164;
pub const CYREG_UDB_DSI3_HS5: u32 = 1074742165;
pub const CYREG_UDB_DSI3_HS6: u32 = 1074742166;
pub const CYREG_UDB_DSI3_HS7: u32 = 1074742167;
pub const CYREG_UDB_DSI3_HS8: u32 = 1074742168;
pub const CYREG_UDB_DSI3_HS9: u32 = 1074742169;
pub const CYREG_UDB_DSI3_HS10: u32 = 1074742170;
pub const CYREG_UDB_DSI3_HS11: u32 = 1074742171;
pub const CYREG_UDB_DSI3_HS12: u32 = 1074742172;
pub const CYREG_UDB_DSI3_HS13: u32 = 1074742173;
pub const CYREG_UDB_DSI3_HS14: u32 = 1074742174;
pub const CYREG_UDB_DSI3_HS15: u32 = 1074742175;
pub const CYREG_UDB_DSI3_HS16: u32 = 1074742176;
pub const CYREG_UDB_DSI3_HS17: u32 = 1074742177;
pub const CYREG_UDB_DSI3_HS18: u32 = 1074742178;
pub const CYREG_UDB_DSI3_HS19: u32 = 1074742179;
pub const CYREG_UDB_DSI3_HS20: u32 = 1074742180;
pub const CYREG_UDB_DSI3_HS21: u32 = 1074742181;
pub const CYREG_UDB_DSI3_HS22: u32 = 1074742182;
pub const CYREG_UDB_DSI3_HS23: u32 = 1074742183;
pub const CYREG_UDB_DSI3_HV_R0: u32 = 1074742184;
pub const CYREG_UDB_DSI3_HV_R1: u32 = 1074742185;
pub const CYREG_UDB_DSI3_HV_R2: u32 = 1074742186;
pub const CYREG_UDB_DSI3_HV_R3: u32 = 1074742187;
pub const CYREG_UDB_DSI3_HV_R4: u32 = 1074742188;
pub const CYREG_UDB_DSI3_HV_R5: u32 = 1074742189;
pub const CYREG_UDB_DSI3_HV_R6: u32 = 1074742190;
pub const CYREG_UDB_DSI3_HV_R7: u32 = 1074742191;
pub const CYREG_UDB_DSI3_HV_R8: u32 = 1074742192;
pub const CYREG_UDB_DSI3_HV_R9: u32 = 1074742193;
pub const CYREG_UDB_DSI3_HV_R10: u32 = 1074742194;
pub const CYREG_UDB_DSI3_HV_R11: u32 = 1074742195;
pub const CYREG_UDB_DSI3_HV_R12: u32 = 1074742196;
pub const CYREG_UDB_DSI3_HV_R13: u32 = 1074742197;
pub const CYREG_UDB_DSI3_HV_R14: u32 = 1074742198;
pub const CYREG_UDB_DSI3_HV_R15: u32 = 1074742199;
pub const CYREG_UDB_DSI3_DSIINP0: u32 = 1074742208;
pub const CYREG_UDB_DSI3_DSIINP1: u32 = 1074742210;
pub const CYREG_UDB_DSI3_DSIINP2: u32 = 1074742212;
pub const CYREG_UDB_DSI3_DSIINP3: u32 = 1074742214;
pub const CYREG_UDB_DSI3_DSIINP4: u32 = 1074742216;
pub const CYREG_UDB_DSI3_DSIINP5: u32 = 1074742218;
pub const CYREG_UDB_DSI3_DSIOUTP0: u32 = 1074742220;
pub const CYREG_UDB_DSI3_DSIOUTP1: u32 = 1074742222;
pub const CYREG_UDB_DSI3_DSIOUTP2: u32 = 1074742224;
pub const CYREG_UDB_DSI3_DSIOUTP3: u32 = 1074742226;
pub const CYREG_UDB_DSI3_DSIOUTT0: u32 = 1074742228;
pub const CYREG_UDB_DSI3_DSIOUTT1: u32 = 1074742230;
pub const CYREG_UDB_DSI3_DSIOUTT2: u32 = 1074742232;
pub const CYREG_UDB_DSI3_DSIOUTT3: u32 = 1074742234;
pub const CYREG_UDB_DSI3_DSIOUTT4: u32 = 1074742236;
pub const CYREG_UDB_DSI3_DSIOUTT5: u32 = 1074742238;
pub const CYREG_UDB_DSI3_VS0: u32 = 1074742240;
pub const CYREG_UDB_DSI3_VS1: u32 = 1074742242;
pub const CYREG_UDB_DSI3_VS2: u32 = 1074742244;
pub const CYREG_UDB_DSI3_VS3: u32 = 1074742246;
pub const CYREG_UDB_DSI3_VS4: u32 = 1074742248;
pub const CYREG_UDB_DSI3_VS5: u32 = 1074742250;
pub const CYREG_UDB_DSI3_VS6: u32 = 1074742252;
pub const CYREG_UDB_DSI3_VS7: u32 = 1074742254;
pub const CYDEV_UDB_PA0_BASE: u32 = 1074745344;
pub const CYDEV_UDB_PA0_SIZE: u32 = 16;
pub const CYREG_UDB_PA0_CFG0: u32 = 1074745344;
pub const CYFLD_UDB_PA_CLKIN_EN_SEL__OFFSET: u32 = 0;
pub const CYFLD_UDB_PA_CLKIN_EN_SEL__SIZE: u32 = 2;
pub const CYVAL_UDB_PA_CLKIN_EN_SEL_PIN_RC: u32 = 0;
pub const CYVAL_UDB_PA_CLKIN_EN_SEL_DSI_RC_0: u32 = 1;
pub const CYVAL_UDB_PA_CLKIN_EN_SEL_DSI_RC_1: u32 = 2;
pub const CYVAL_UDB_PA_CLKIN_EN_SEL_DSI_RC_2: u32 = 3;
pub const CYFLD_UDB_PA_CLKIN_EN_MODE__OFFSET: u32 = 2;
pub const CYFLD_UDB_PA_CLKIN_EN_MODE__SIZE: u32 = 2;
pub const CYVAL_UDB_PA_CLKIN_EN_MODE_OFF: u32 = 0;
pub const CYVAL_UDB_PA_CLKIN_EN_MODE_ON: u32 = 1;
pub const CYVAL_UDB_PA_CLKIN_EN_MODE_POSEDGE: u32 = 2;
pub const CYVAL_UDB_PA_CLKIN_EN_MODE_LEVEL: u32 = 3;
pub const CYFLD_UDB_PA_CLKIN_EN_INV__OFFSET: u32 = 4;
pub const CYFLD_UDB_PA_CLKIN_EN_INV__SIZE: u32 = 1;
pub const CYVAL_UDB_PA_CLKIN_EN_INV_NOINV: u32 = 0;
pub const CYVAL_UDB_PA_CLKIN_EN_INV_INV: u32 = 1;
pub const CYFLD_UDB_PA_CLKIN_INV__OFFSET: u32 = 5;
pub const CYFLD_UDB_PA_CLKIN_INV__SIZE: u32 = 1;
pub const CYVAL_UDB_PA_CLKIN_INV_NOINV: u32 = 0;
pub const CYVAL_UDB_PA_CLKIN_INV_INV: u32 = 1;
pub const CYFLD_UDB_PA_NC__OFFSET: u32 = 6;
pub const CYFLD_UDB_PA_NC__SIZE: u32 = 2;
pub const CYREG_UDB_PA0_CFG1: u32 = 1074745345;
pub const CYFLD_UDB_PA_CLKOUT_EN_SEL__OFFSET: u32 = 0;
pub const CYFLD_UDB_PA_CLKOUT_EN_SEL__SIZE: u32 = 2;
pub const CYVAL_UDB_PA_CLKOUT_EN_SEL_PIN_RC: u32 = 0;
pub const CYVAL_UDB_PA_CLKOUT_EN_SEL_DSI_RC_0: u32 = 1;
pub const CYVAL_UDB_PA_CLKOUT_EN_SEL_DSI_RC_1: u32 = 2;
pub const CYVAL_UDB_PA_CLKOUT_EN_SEL_DSI_RC_2: u32 = 3;
pub const CYFLD_UDB_PA_CLKOUT_EN_MODE__OFFSET: u32 = 2;
pub const CYFLD_UDB_PA_CLKOUT_EN_MODE__SIZE: u32 = 2;
pub const CYVAL_UDB_PA_CLKOUT_EN_MODE_OFF: u32 = 0;
pub const CYVAL_UDB_PA_CLKOUT_EN_MODE_ON: u32 = 1;
pub const CYVAL_UDB_PA_CLKOUT_EN_MODE_POSEDGE: u32 = 2;
pub const CYVAL_UDB_PA_CLKOUT_EN_MODE_LEVEL: u32 = 3;
pub const CYFLD_UDB_PA_CLKOUT_EN_INV__OFFSET: u32 = 4;
pub const CYFLD_UDB_PA_CLKOUT_EN_INV__SIZE: u32 = 1;
pub const CYVAL_UDB_PA_CLKOUT_EN_INV_NOINV: u32 = 0;
pub const CYVAL_UDB_PA_CLKOUT_EN_INV_INV: u32 = 1;
pub const CYFLD_UDB_PA_CLKOUT_INV__OFFSET: u32 = 5;
pub const CYFLD_UDB_PA_CLKOUT_INV__SIZE: u32 = 1;
pub const CYVAL_UDB_PA_CLKOUT_INV_NOINV: u32 = 0;
pub const CYVAL_UDB_PA_CLKOUT_INV_INV: u32 = 1;
pub const CYREG_UDB_PA0_CFG2: u32 = 1074745346;
pub const CYFLD_UDB_PA_CLKIN_SEL__OFFSET: u32 = 0;
pub const CYFLD_UDB_PA_CLKIN_SEL__SIZE: u32 = 4;
pub const CYVAL_UDB_PA_CLKIN_SEL_GCLK0: u32 = 0;
pub const CYVAL_UDB_PA_CLKIN_SEL_GCLK1: u32 = 1;
pub const CYVAL_UDB_PA_CLKIN_SEL_GCLK2: u32 = 2;
pub const CYVAL_UDB_PA_CLKIN_SEL_GCLK3: u32 = 3;
pub const CYVAL_UDB_PA_CLKIN_SEL_GCLK4: u32 = 4;
pub const CYVAL_UDB_PA_CLKIN_SEL_GCLK5: u32 = 5;
pub const CYVAL_UDB_PA_CLKIN_SEL_GCLK6: u32 = 6;
pub const CYVAL_UDB_PA_CLKIN_SEL_GCLK7: u32 = 7;
pub const CYVAL_UDB_PA_CLKIN_SEL_BUS_CLK_APP: u32 = 9;
pub const CYVAL_UDB_PA_CLKIN_SEL_PIN_RC: u32 = 12;
pub const CYVAL_UDB_PA_CLKIN_SEL_DSI_RC_0: u32 = 13;
pub const CYVAL_UDB_PA_CLKIN_SEL_DSI_RC_1: u32 = 14;
pub const CYVAL_UDB_PA_CLKIN_SEL_DSI_RC_2: u32 = 15;
pub const CYFLD_UDB_PA_CLKOUT_SEL__OFFSET: u32 = 4;
pub const CYFLD_UDB_PA_CLKOUT_SEL__SIZE: u32 = 4;
pub const CYVAL_UDB_PA_CLKOUT_SEL_GCLK0: u32 = 0;
pub const CYVAL_UDB_PA_CLKOUT_SEL_GCLK1: u32 = 1;
pub const CYVAL_UDB_PA_CLKOUT_SEL_GCLK2: u32 = 2;
pub const CYVAL_UDB_PA_CLKOUT_SEL_GCLK3: u32 = 3;
pub const CYVAL_UDB_PA_CLKOUT_SEL_GCLK4: u32 = 4;
pub const CYVAL_UDB_PA_CLKOUT_SEL_GCLK5: u32 = 5;
pub const CYVAL_UDB_PA_CLKOUT_SEL_GCLK6: u32 = 6;
pub const CYVAL_UDB_PA_CLKOUT_SEL_GCLK7: u32 = 7;
pub const CYVAL_UDB_PA_CLKOUT_SEL_BUS_CLK_APP: u32 = 9;
pub const CYVAL_UDB_PA_CLKOUT_SEL_PIN_RC: u32 = 12;
pub const CYVAL_UDB_PA_CLKOUT_SEL_DSI_RC_0: u32 = 13;
pub const CYVAL_UDB_PA_CLKOUT_SEL_DSI_RC_1: u32 = 14;
pub const CYVAL_UDB_PA_CLKOUT_SEL_DSI_RC_2: u32 = 15;
pub const CYREG_UDB_PA0_CFG3: u32 = 1074745347;
pub const CYFLD_UDB_PA_RES_IN_SEL__OFFSET: u32 = 0;
pub const CYFLD_UDB_PA_RES_IN_SEL__SIZE: u32 = 2;
pub const CYVAL_UDB_PA_RES_IN_SEL_PIN_RC: u32 = 0;
pub const CYVAL_UDB_PA_RES_IN_SEL_DSI_RC_0: u32 = 1;
pub const CYVAL_UDB_PA_RES_IN_SEL_DSI_RC_1: u32 = 2;
pub const CYVAL_UDB_PA_RES_IN_SEL_DSI_RC_2: u32 = 3;
pub const CYFLD_UDB_PA_RES_IN_INV__OFFSET: u32 = 2;
pub const CYFLD_UDB_PA_RES_IN_INV__SIZE: u32 = 1;
pub const CYVAL_UDB_PA_RES_IN_INV_NOINV: u32 = 0;
pub const CYVAL_UDB_PA_RES_IN_INV_INV: u32 = 1;
pub const CYFLD_UDB_PA_NC0__OFFSET: u32 = 3;
pub const CYFLD_UDB_PA_NC0__SIZE: u32 = 1;
pub const CYFLD_UDB_PA_RES_OUT_SEL__OFFSET: u32 = 4;
pub const CYFLD_UDB_PA_RES_OUT_SEL__SIZE: u32 = 2;
pub const CYVAL_UDB_PA_RES_OUT_SEL_PIN_RC: u32 = 0;
pub const CYVAL_UDB_PA_RES_OUT_SEL_DSI_RC_0: u32 = 1;
pub const CYVAL_UDB_PA_RES_OUT_SEL_DSI_RC_1: u32 = 2;
pub const CYVAL_UDB_PA_RES_OUT_SEL_DSI_RC_2: u32 = 3;
pub const CYFLD_UDB_PA_RES_OUT_INV__OFFSET: u32 = 6;
pub const CYFLD_UDB_PA_RES_OUT_INV__SIZE: u32 = 1;
pub const CYVAL_UDB_PA_RES_OUT_INV_NOINV: u32 = 0;
pub const CYVAL_UDB_PA_RES_OUT_INV_INV: u32 = 1;
pub const CYFLD_UDB_PA_NC7__OFFSET: u32 = 7;
pub const CYFLD_UDB_PA_NC7__SIZE: u32 = 1;
pub const CYREG_UDB_PA0_CFG4: u32 = 1074745348;
pub const CYFLD_UDB_PA_RES_IN_EN__OFFSET: u32 = 0;
pub const CYFLD_UDB_PA_RES_IN_EN__SIZE: u32 = 1;
pub const CYVAL_UDB_PA_RES_IN_EN_DISABLE: u32 = 0;
pub const CYVAL_UDB_PA_RES_IN_EN_ENABLE: u32 = 1;
pub const CYFLD_UDB_PA_RES_OUT_EN__OFFSET: u32 = 1;
pub const CYFLD_UDB_PA_RES_OUT_EN__SIZE: u32 = 1;
pub const CYVAL_UDB_PA_RES_OUT_EN_DISABLE: u32 = 0;
pub const CYVAL_UDB_PA_RES_OUT_EN_ENABLE: u32 = 1;
pub const CYFLD_UDB_PA_RES_OE_EN__OFFSET: u32 = 2;
pub const CYFLD_UDB_PA_RES_OE_EN__SIZE: u32 = 1;
pub const CYVAL_UDB_PA_RES_OE_EN_DISABLE: u32 = 0;
pub const CYVAL_UDB_PA_RES_OE_EN_ENABLE: u32 = 1;
pub const CYFLD_UDB_PA_NC7654__OFFSET: u32 = 3;
pub const CYFLD_UDB_PA_NC7654__SIZE: u32 = 5;
pub const CYREG_UDB_PA0_CFG5: u32 = 1074745349;
pub const CYFLD_UDB_PA_PIN_SEL__OFFSET: u32 = 0;
pub const CYFLD_UDB_PA_PIN_SEL__SIZE: u32 = 1;
pub const CYVAL_UDB_PA_PIN_SEL_PIN0: u32 = 0;
pub const CYVAL_UDB_PA_PIN_SEL_PIN1: u32 = 1;
pub const CYVAL_UDB_PA_PIN_SEL_PIN2: u32 = 2;
pub const CYVAL_UDB_PA_PIN_SEL_PIN3: u32 = 3;
pub const CYVAL_UDB_PA_PIN_SEL_PIN4: u32 = 4;
pub const CYVAL_UDB_PA_PIN_SEL_PIN5: u32 = 5;
pub const CYVAL_UDB_PA_PIN_SEL_PIN6: u32 = 6;
pub const CYVAL_UDB_PA_PIN_SEL_PIN7: u32 = 7;
pub const CYREG_UDB_PA0_CFG6: u32 = 1074745350;
pub const CYFLD_UDB_PA_IN_SYNC0__OFFSET: u32 = 0;
pub const CYFLD_UDB_PA_IN_SYNC0__SIZE: u32 = 2;
pub const CYVAL_UDB_PA_IN_SYNC0_TRANSPARENT: u32 = 0;
pub const CYVAL_UDB_PA_IN_SYNC0_SINGLESYNC: u32 = 1;
pub const CYVAL_UDB_PA_IN_SYNC0_DOUBLESYNC: u32 = 2;
pub const CYVAL_UDB_PA_IN_SYNC0_RSVD: u32 = 3;
pub const CYFLD_UDB_PA_IN_SYNC1__OFFSET: u32 = 2;
pub const CYFLD_UDB_PA_IN_SYNC1__SIZE: u32 = 2;
pub const CYVAL_UDB_PA_IN_SYNC1_TRANSPARENT: u32 = 0;
pub const CYVAL_UDB_PA_IN_SYNC1_SINGLESYNC: u32 = 1;
pub const CYVAL_UDB_PA_IN_SYNC1_DOUBLESYNC: u32 = 2;
pub const CYVAL_UDB_PA_IN_SYNC1_RSVD: u32 = 3;
pub const CYFLD_UDB_PA_IN_SYNC2__OFFSET: u32 = 4;
pub const CYFLD_UDB_PA_IN_SYNC2__SIZE: u32 = 2;
pub const CYVAL_UDB_PA_IN_SYNC2_TRANSPARENT: u32 = 0;
pub const CYVAL_UDB_PA_IN_SYNC2_SINGLESYNC: u32 = 1;
pub const CYVAL_UDB_PA_IN_SYNC2_DOUBLESYNC: u32 = 2;
pub const CYVAL_UDB_PA_IN_SYNC2_RSVD: u32 = 3;
pub const CYFLD_UDB_PA_IN_SYNC3__OFFSET: u32 = 6;
pub const CYFLD_UDB_PA_IN_SYNC3__SIZE: u32 = 2;
pub const CYVAL_UDB_PA_IN_SYNC3_TRANSPARENT: u32 = 0;
pub const CYVAL_UDB_PA_IN_SYNC3_SINGLESYNC: u32 = 1;
pub const CYVAL_UDB_PA_IN_SYNC3_DOUBLESYNC: u32 = 2;
pub const CYVAL_UDB_PA_IN_SYNC3_RSVD: u32 = 3;
pub const CYREG_UDB_PA0_CFG7: u32 = 1074745351;
pub const CYFLD_UDB_PA_IN_SYNC4__OFFSET: u32 = 0;
pub const CYFLD_UDB_PA_IN_SYNC4__SIZE: u32 = 2;
pub const CYVAL_UDB_PA_IN_SYNC4_TRANSPARENT: u32 = 0;
pub const CYVAL_UDB_PA_IN_SYNC4_SINGLESYNC: u32 = 1;
pub const CYVAL_UDB_PA_IN_SYNC4_DOUBLESYNC: u32 = 2;
pub const CYVAL_UDB_PA_IN_SYNC4_RSVD: u32 = 3;
pub const CYFLD_UDB_PA_IN_SYNC5__OFFSET: u32 = 2;
pub const CYFLD_UDB_PA_IN_SYNC5__SIZE: u32 = 2;
pub const CYVAL_UDB_PA_IN_SYNC5_TRANSPARENT: u32 = 0;
pub const CYVAL_UDB_PA_IN_SYNC5_SINGLESYNC: u32 = 1;
pub const CYVAL_UDB_PA_IN_SYNC5_DOUBLESYNC: u32 = 2;
pub const CYVAL_UDB_PA_IN_SYNC5_RSVD: u32 = 3;
pub const CYFLD_UDB_PA_IN_SYNC6__OFFSET: u32 = 4;
pub const CYFLD_UDB_PA_IN_SYNC6__SIZE: u32 = 2;
pub const CYVAL_UDB_PA_IN_SYNC6_TRANSPARENT: u32 = 0;
pub const CYVAL_UDB_PA_IN_SYNC6_SINGLESYNC: u32 = 1;
pub const CYVAL_UDB_PA_IN_SYNC6_DOUBLESYNC: u32 = 2;
pub const CYVAL_UDB_PA_IN_SYNC6_RSVD: u32 = 3;
pub const CYFLD_UDB_PA_IN_SYNC7__OFFSET: u32 = 6;
pub const CYFLD_UDB_PA_IN_SYNC7__SIZE: u32 = 2;
pub const CYVAL_UDB_PA_IN_SYNC7_TRANSPARENT: u32 = 0;
pub const CYVAL_UDB_PA_IN_SYNC7_SINGLESYNC: u32 = 1;
pub const CYVAL_UDB_PA_IN_SYNC7_DOUBLESYNC: u32 = 2;
pub const CYVAL_UDB_PA_IN_SYNC7_RSVD: u32 = 3;
pub const CYREG_UDB_PA0_CFG8: u32 = 1074745352;
pub const CYFLD_UDB_PA_OUT_SYNC0__OFFSET: u32 = 0;
pub const CYFLD_UDB_PA_OUT_SYNC0__SIZE: u32 = 2;
pub const CYVAL_UDB_PA_OUT_SYNC0_TRANSPARENT: u32 = 0;
pub const CYVAL_UDB_PA_OUT_SYNC0_SINGLESYNC: u32 = 1;
pub const CYVAL_UDB_PA_OUT_SYNC0_CLOCK: u32 = 2;
pub const CYVAL_UDB_PA_OUT_SYNC0_CLOCKINV: u32 = 3;
pub const CYFLD_UDB_PA_OUT_SYNC1__OFFSET: u32 = 2;
pub const CYFLD_UDB_PA_OUT_SYNC1__SIZE: u32 = 2;
pub const CYVAL_UDB_PA_OUT_SYNC1_TRANSPARENT: u32 = 0;
pub const CYVAL_UDB_PA_OUT_SYNC1_SINGLESYNC: u32 = 1;
pub const CYVAL_UDB_PA_OUT_SYNC1_CLOCK: u32 = 2;
pub const CYVAL_UDB_PA_OUT_SYNC1_CLOCKINV: u32 = 3;
pub const CYFLD_UDB_PA_OUT_SYNC2__OFFSET: u32 = 4;
pub const CYFLD_UDB_PA_OUT_SYNC2__SIZE: u32 = 2;
pub const CYVAL_UDB_PA_OUT_SYNC2_TRANSPARENT: u32 = 0;
pub const CYVAL_UDB_PA_OUT_SYNC2_SINGLESYNC: u32 = 1;
pub const CYVAL_UDB_PA_OUT_SYNC2_CLOCK: u32 = 2;
pub const CYVAL_UDB_PA_OUT_SYNC2_CLOCKINV: u32 = 3;
pub const CYFLD_UDB_PA_OUT_SYNC3__OFFSET: u32 = 6;
pub const CYFLD_UDB_PA_OUT_SYNC3__SIZE: u32 = 2;
pub const CYVAL_UDB_PA_OUT_SYNC3_TRANSPARENT: u32 = 0;
pub const CYVAL_UDB_PA_OUT_SYNC3_SINGLESYNC: u32 = 1;
pub const CYVAL_UDB_PA_OUT_SYNC3_CLOCK: u32 = 2;
pub const CYVAL_UDB_PA_OUT_SYNC3_CLOCKINV: u32 = 3;
pub const CYREG_UDB_PA0_CFG9: u32 = 1074745353;
pub const CYFLD_UDB_PA_OUT_SYNC4__OFFSET: u32 = 0;
pub const CYFLD_UDB_PA_OUT_SYNC4__SIZE: u32 = 2;
pub const CYVAL_UDB_PA_OUT_SYNC4_TRANSPARENT: u32 = 0;
pub const CYVAL_UDB_PA_OUT_SYNC4_SINGLESYNC: u32 = 1;
pub const CYVAL_UDB_PA_OUT_SYNC4_CLOCK: u32 = 2;
pub const CYVAL_UDB_PA_OUT_SYNC4_CLOCKINV: u32 = 3;
pub const CYFLD_UDB_PA_OUT_SYNC5__OFFSET: u32 = 2;
pub const CYFLD_UDB_PA_OUT_SYNC5__SIZE: u32 = 2;
pub const CYVAL_UDB_PA_OUT_SYNC5_TRANSPARENT: u32 = 0;
pub const CYVAL_UDB_PA_OUT_SYNC5_SINGLESYNC: u32 = 1;
pub const CYVAL_UDB_PA_OUT_SYNC5_CLOCK: u32 = 2;
pub const CYVAL_UDB_PA_OUT_SYNC5_CLOCKINV: u32 = 3;
pub const CYFLD_UDB_PA_OUT_SYNC6__OFFSET: u32 = 4;
pub const CYFLD_UDB_PA_OUT_SYNC6__SIZE: u32 = 2;
pub const CYVAL_UDB_PA_OUT_SYNC6_TRANSPARENT: u32 = 0;
pub const CYVAL_UDB_PA_OUT_SYNC6_SINGLESYNC: u32 = 1;
pub const CYVAL_UDB_PA_OUT_SYNC6_CLOCK: u32 = 2;
pub const CYVAL_UDB_PA_OUT_SYNC6_CLOCKINV: u32 = 3;
pub const CYFLD_UDB_PA_OUT_SYNC7__OFFSET: u32 = 6;
pub const CYFLD_UDB_PA_OUT_SYNC7__SIZE: u32 = 2;
pub const CYVAL_UDB_PA_OUT_SYNC7_TRANSPARENT: u32 = 0;
pub const CYVAL_UDB_PA_OUT_SYNC7_SINGLESYNC: u32 = 1;
pub const CYVAL_UDB_PA_OUT_SYNC7_CLOCK: u32 = 2;
pub const CYVAL_UDB_PA_OUT_SYNC7_CLOCKINV: u32 = 3;
pub const CYREG_UDB_PA0_CFG10: u32 = 1074745354;
pub const CYFLD_UDB_PA_DATA_SEL0__OFFSET: u32 = 0;
pub const CYFLD_UDB_PA_DATA_SEL0__SIZE: u32 = 2;
pub const CYVAL_UDB_PA_DATA_SEL0_DSI_OUTPUT0: u32 = 0;
pub const CYVAL_UDB_PA_DATA_SEL0_DSI_OUTPUT1: u32 = 1;
pub const CYVAL_UDB_PA_DATA_SEL0_DSI_OUTPUT2: u32 = 2;
pub const CYVAL_UDB_PA_DATA_SEL0_DSI_OUTPUT3: u32 = 3;
pub const CYFLD_UDB_PA_DATA_SEL1__OFFSET: u32 = 2;
pub const CYFLD_UDB_PA_DATA_SEL1__SIZE: u32 = 2;
pub const CYVAL_UDB_PA_DATA_SEL1_DSI_OUTPUT0: u32 = 0;
pub const CYVAL_UDB_PA_DATA_SEL1_DSI_OUTPUT1: u32 = 1;
pub const CYVAL_UDB_PA_DATA_SEL1_DSI_OUTPUT2: u32 = 2;
pub const CYVAL_UDB_PA_DATA_SEL1_DSI_OUTPUT3: u32 = 3;
pub const CYFLD_UDB_PA_DATA_SEL2__OFFSET: u32 = 4;
pub const CYFLD_UDB_PA_DATA_SEL2__SIZE: u32 = 2;
pub const CYVAL_UDB_PA_DATA_SEL2_DSI_OUTPUT0: u32 = 0;
pub const CYVAL_UDB_PA_DATA_SEL2_DSI_OUTPUT1: u32 = 1;
pub const CYVAL_UDB_PA_DATA_SEL2_DSI_OUTPUT2: u32 = 2;
pub const CYVAL_UDB_PA_DATA_SEL2_DSI_OUTPUT3: u32 = 3;
pub const CYFLD_UDB_PA_DATA_SEL3__OFFSET: u32 = 6;
pub const CYFLD_UDB_PA_DATA_SEL3__SIZE: u32 = 2;
pub const CYVAL_UDB_PA_DATA_SEL3_DSI_OUTPUT0: u32 = 0;
pub const CYVAL_UDB_PA_DATA_SEL3_DSI_OUTPUT1: u32 = 1;
pub const CYVAL_UDB_PA_DATA_SEL3_DSI_OUTPUT2: u32 = 2;
pub const CYVAL_UDB_PA_DATA_SEL3_DSI_OUTPUT3: u32 = 3;
pub const CYREG_UDB_PA0_CFG11: u32 = 1074745355;
pub const CYFLD_UDB_PA_DATA_SEL4__OFFSET: u32 = 0;
pub const CYFLD_UDB_PA_DATA_SEL4__SIZE: u32 = 2;
pub const CYVAL_UDB_PA_DATA_SEL4_DSI_OUTPUT0: u32 = 0;
pub const CYVAL_UDB_PA_DATA_SEL4_DSI_OUTPUT1: u32 = 1;
pub const CYVAL_UDB_PA_DATA_SEL4_DSI_OUTPUT2: u32 = 2;
pub const CYVAL_UDB_PA_DATA_SEL4_DSI_OUTPUT3: u32 = 3;
pub const CYFLD_UDB_PA_DATA_SEL5__OFFSET: u32 = 2;
pub const CYFLD_UDB_PA_DATA_SEL5__SIZE: u32 = 2;
pub const CYVAL_UDB_PA_DATA_SEL5_DSI_OUTPUT0: u32 = 0;
pub const CYVAL_UDB_PA_DATA_SEL5_DSI_OUTPUT1: u32 = 1;
pub const CYVAL_UDB_PA_DATA_SEL5_DSI_OUTPUT2: u32 = 2;
pub const CYVAL_UDB_PA_DATA_SEL5_DSI_OUTPUT3: u32 = 3;
pub const CYFLD_UDB_PA_DATA_SEL6__OFFSET: u32 = 4;
pub const CYFLD_UDB_PA_DATA_SEL6__SIZE: u32 = 2;
pub const CYVAL_UDB_PA_DATA_SEL6_DSI_OUTPUT0: u32 = 0;
pub const CYVAL_UDB_PA_DATA_SEL6_DSI_OUTPUT1: u32 = 1;
pub const CYVAL_UDB_PA_DATA_SEL6_DSI_OUTPUT2: u32 = 2;
pub const CYVAL_UDB_PA_DATA_SEL6_DSI_OUTPUT3: u32 = 3;
pub const CYFLD_UDB_PA_DATA_SEL7__OFFSET: u32 = 6;
pub const CYFLD_UDB_PA_DATA_SEL7__SIZE: u32 = 2;
pub const CYVAL_UDB_PA_DATA_SEL7_DSI_OUTPUT0: u32 = 0;
pub const CYVAL_UDB_PA_DATA_SEL7_DSI_OUTPUT1: u32 = 1;
pub const CYVAL_UDB_PA_DATA_SEL7_DSI_OUTPUT2: u32 = 2;
pub const CYVAL_UDB_PA_DATA_SEL7_DSI_OUTPUT3: u32 = 3;
pub const CYREG_UDB_PA0_CFG12: u32 = 1074745356;
pub const CYFLD_UDB_PA_OE_SEL0__OFFSET: u32 = 0;
pub const CYFLD_UDB_PA_OE_SEL0__SIZE: u32 = 2;
pub const CYVAL_UDB_PA_OE_SEL0_DSI_OE_OUT0: u32 = 0;
pub const CYVAL_UDB_PA_OE_SEL0_DSI_OE_OUT1: u32 = 1;
pub const CYVAL_UDB_PA_OE_SEL0_DSI_OE_OUT2: u32 = 2;
pub const CYVAL_UDB_PA_OE_SEL0_DSI_OE_OUT3: u32 = 3;
pub const CYFLD_UDB_PA_OE_SEL1__OFFSET: u32 = 2;
pub const CYFLD_UDB_PA_OE_SEL1__SIZE: u32 = 2;
pub const CYVAL_UDB_PA_OE_SEL1_DSI_OE_OUT0: u32 = 0;
pub const CYVAL_UDB_PA_OE_SEL1_DSI_OE_OUT1: u32 = 1;
pub const CYVAL_UDB_PA_OE_SEL1_DSI_OE_OUT2: u32 = 2;
pub const CYVAL_UDB_PA_OE_SEL1_DSI_OE_OUT3: u32 = 3;
pub const CYFLD_UDB_PA_OE_SEL2__OFFSET: u32 = 4;
pub const CYFLD_UDB_PA_OE_SEL2__SIZE: u32 = 2;
pub const CYVAL_UDB_PA_OE_SEL2_DSI_OE_OUT0: u32 = 0;
pub const CYVAL_UDB_PA_OE_SEL2_DSI_OE_OUT1: u32 = 1;
pub const CYVAL_UDB_PA_OE_SEL2_DSI_OE_OUT2: u32 = 2;
pub const CYVAL_UDB_PA_OE_SEL2_DSI_OE_OUT3: u32 = 3;
pub const CYFLD_UDB_PA_OE_SEL3__OFFSET: u32 = 6;
pub const CYFLD_UDB_PA_OE_SEL3__SIZE: u32 = 2;
pub const CYVAL_UDB_PA_OE_SEL3_DSI_OE_OUT0: u32 = 0;
pub const CYVAL_UDB_PA_OE_SEL3_DSI_OE_OUT1: u32 = 1;
pub const CYVAL_UDB_PA_OE_SEL3_DSI_OE_OUT2: u32 = 2;
pub const CYVAL_UDB_PA_OE_SEL3_DSI_OE_OUT3: u32 = 3;
pub const CYREG_UDB_PA0_CFG13: u32 = 1074745357;
pub const CYFLD_UDB_PA_OE_SEL4__OFFSET: u32 = 0;
pub const CYFLD_UDB_PA_OE_SEL4__SIZE: u32 = 2;
pub const CYVAL_UDB_PA_OE_SEL4_DSI_OE_OUT0: u32 = 0;
pub const CYVAL_UDB_PA_OE_SEL4_DSI_OE_OUT1: u32 = 1;
pub const CYVAL_UDB_PA_OE_SEL4_DSI_OE_OUT2: u32 = 2;
pub const CYVAL_UDB_PA_OE_SEL4_DSI_OE_OUT3: u32 = 3;
pub const CYFLD_UDB_PA_OE_SEL5__OFFSET: u32 = 2;
pub const CYFLD_UDB_PA_OE_SEL5__SIZE: u32 = 2;
pub const CYVAL_UDB_PA_OE_SEL5_DSI_OE_OUT0: u32 = 0;
pub const CYVAL_UDB_PA_OE_SEL5_DSI_OE_OUT1: u32 = 1;
pub const CYVAL_UDB_PA_OE_SEL5_DSI_OE_OUT2: u32 = 2;
pub const CYVAL_UDB_PA_OE_SEL5_DSI_OE_OUT3: u32 = 3;
pub const CYFLD_UDB_PA_OE_SEL6__OFFSET: u32 = 4;
pub const CYFLD_UDB_PA_OE_SEL6__SIZE: u32 = 2;
pub const CYVAL_UDB_PA_OE_SEL6_DSI_OE_OUT0: u32 = 0;
pub const CYVAL_UDB_PA_OE_SEL6_DSI_OE_OUT1: u32 = 1;
pub const CYVAL_UDB_PA_OE_SEL6_DSI_OE_OUT2: u32 = 2;
pub const CYVAL_UDB_PA_OE_SEL6_DSI_OE_OUT3: u32 = 3;
pub const CYFLD_UDB_PA_OE_SEL7__OFFSET: u32 = 6;
pub const CYFLD_UDB_PA_OE_SEL7__SIZE: u32 = 2;
pub const CYVAL_UDB_PA_OE_SEL7_DSI_OE_OUT0: u32 = 0;
pub const CYVAL_UDB_PA_OE_SEL7_DSI_OE_OUT1: u32 = 1;
pub const CYVAL_UDB_PA_OE_SEL7_DSI_OE_OUT2: u32 = 2;
pub const CYVAL_UDB_PA_OE_SEL7_DSI_OE_OUT3: u32 = 3;
pub const CYREG_UDB_PA0_CFG14: u32 = 1074745358;
pub const CYFLD_UDB_PA_OE_SYNC0__OFFSET: u32 = 0;
pub const CYFLD_UDB_PA_OE_SYNC0__SIZE: u32 = 2;
pub const CYVAL_UDB_PA_OE_SYNC0_TRANSPARENT: u32 = 0;
pub const CYVAL_UDB_PA_OE_SYNC0_SINGLESYNC: u32 = 1;
pub const CYVAL_UDB_PA_OE_SYNC0_CONSTANT1: u32 = 2;
pub const CYVAL_UDB_PA_OE_SYNC0_CONSTANT0: u32 = 3;
pub const CYFLD_UDB_PA_OE_SYNC1__OFFSET: u32 = 2;
pub const CYFLD_UDB_PA_OE_SYNC1__SIZE: u32 = 2;
pub const CYVAL_UDB_PA_OE_SYNC1_TRANSPARENT: u32 = 0;
pub const CYVAL_UDB_PA_OE_SYNC1_SINGLESYNC: u32 = 1;
pub const CYVAL_UDB_PA_OE_SYNC1_CONSTANT1: u32 = 2;
pub const CYVAL_UDB_PA_OE_SYNC1_CONSTANT0: u32 = 3;
pub const CYFLD_UDB_PA_OE_SYNC2__OFFSET: u32 = 4;
pub const CYFLD_UDB_PA_OE_SYNC2__SIZE: u32 = 2;
pub const CYVAL_UDB_PA_OE_SYNC2_TRANSPARENT: u32 = 0;
pub const CYVAL_UDB_PA_OE_SYNC2_SINGLESYNC: u32 = 1;
pub const CYVAL_UDB_PA_OE_SYNC2_CONSTANT1: u32 = 2;
pub const CYVAL_UDB_PA_OE_SYNC2_CONSTANT0: u32 = 3;
pub const CYFLD_UDB_PA_OE_SYNC3__OFFSET: u32 = 6;
pub const CYFLD_UDB_PA_OE_SYNC3__SIZE: u32 = 2;
pub const CYVAL_UDB_PA_OE_SYNC3_TRANSPARENT: u32 = 0;
pub const CYVAL_UDB_PA_OE_SYNC3_SINGLESYNC: u32 = 1;
pub const CYVAL_UDB_PA_OE_SYNC3_CONSTANT1: u32 = 2;
pub const CYVAL_UDB_PA_OE_SYNC3_CONSTANT0: u32 = 3;
pub const CYDEV_UDB_PA1_BASE: u32 = 1074745360;
pub const CYDEV_UDB_PA1_SIZE: u32 = 16;
pub const CYREG_UDB_PA1_CFG0: u32 = 1074745360;
pub const CYREG_UDB_PA1_CFG1: u32 = 1074745361;
pub const CYREG_UDB_PA1_CFG2: u32 = 1074745362;
pub const CYREG_UDB_PA1_CFG3: u32 = 1074745363;
pub const CYREG_UDB_PA1_CFG4: u32 = 1074745364;
pub const CYREG_UDB_PA1_CFG5: u32 = 1074745365;
pub const CYREG_UDB_PA1_CFG6: u32 = 1074745366;
pub const CYREG_UDB_PA1_CFG7: u32 = 1074745367;
pub const CYREG_UDB_PA1_CFG8: u32 = 1074745368;
pub const CYREG_UDB_PA1_CFG9: u32 = 1074745369;
pub const CYREG_UDB_PA1_CFG10: u32 = 1074745370;
pub const CYREG_UDB_PA1_CFG11: u32 = 1074745371;
pub const CYREG_UDB_PA1_CFG12: u32 = 1074745372;
pub const CYREG_UDB_PA1_CFG13: u32 = 1074745373;
pub const CYREG_UDB_PA1_CFG14: u32 = 1074745374;
pub const CYDEV_UDB_PA2_BASE: u32 = 1074745376;
pub const CYDEV_UDB_PA2_SIZE: u32 = 16;
pub const CYREG_UDB_PA2_CFG0: u32 = 1074745376;
pub const CYREG_UDB_PA2_CFG1: u32 = 1074745377;
pub const CYREG_UDB_PA2_CFG2: u32 = 1074745378;
pub const CYREG_UDB_PA2_CFG3: u32 = 1074745379;
pub const CYREG_UDB_PA2_CFG4: u32 = 1074745380;
pub const CYREG_UDB_PA2_CFG5: u32 = 1074745381;
pub const CYREG_UDB_PA2_CFG6: u32 = 1074745382;
pub const CYREG_UDB_PA2_CFG7: u32 = 1074745383;
pub const CYREG_UDB_PA2_CFG8: u32 = 1074745384;
pub const CYREG_UDB_PA2_CFG9: u32 = 1074745385;
pub const CYREG_UDB_PA2_CFG10: u32 = 1074745386;
pub const CYREG_UDB_PA2_CFG11: u32 = 1074745387;
pub const CYREG_UDB_PA2_CFG12: u32 = 1074745388;
pub const CYREG_UDB_PA2_CFG13: u32 = 1074745389;
pub const CYREG_UDB_PA2_CFG14: u32 = 1074745390;
pub const CYDEV_UDB_PA3_BASE: u32 = 1074745392;
pub const CYDEV_UDB_PA3_SIZE: u32 = 16;
pub const CYREG_UDB_PA3_CFG0: u32 = 1074745392;
pub const CYREG_UDB_PA3_CFG1: u32 = 1074745393;
pub const CYREG_UDB_PA3_CFG2: u32 = 1074745394;
pub const CYREG_UDB_PA3_CFG3: u32 = 1074745395;
pub const CYREG_UDB_PA3_CFG4: u32 = 1074745396;
pub const CYREG_UDB_PA3_CFG5: u32 = 1074745397;
pub const CYREG_UDB_PA3_CFG6: u32 = 1074745398;
pub const CYREG_UDB_PA3_CFG7: u32 = 1074745399;
pub const CYREG_UDB_PA3_CFG8: u32 = 1074745400;
pub const CYREG_UDB_PA3_CFG9: u32 = 1074745401;
pub const CYREG_UDB_PA3_CFG10: u32 = 1074745402;
pub const CYREG_UDB_PA3_CFG11: u32 = 1074745403;
pub const CYREG_UDB_PA3_CFG12: u32 = 1074745404;
pub const CYREG_UDB_PA3_CFG13: u32 = 1074745405;
pub const CYREG_UDB_PA3_CFG14: u32 = 1074745406;
pub const CYDEV_UDB_BCTL0_BASE: u32 = 1074749440;
pub const CYDEV_UDB_BCTL0_SIZE: u32 = 4096;
pub const CYREG_UDB_BCTL0_DRV: u32 = 1074749440;
pub const CYFLD_UDB_BCTL0_DRV__OFFSET: u32 = 0;
pub const CYFLD_UDB_BCTL0_DRV__SIZE: u32 = 8;
pub const CYVAL_UDB_BCTL0_DRV_DISABLE: u32 = 0;
pub const CYVAL_UDB_BCTL0_DRV_ENABLE: u32 = 1;
pub const CYREG_UDB_BCTL0_MDCLK_EN: u32 = 1074749441;
pub const CYFLD_UDB_BCTL0_DCEN__OFFSET: u32 = 0;
pub const CYFLD_UDB_BCTL0_DCEN__SIZE: u32 = 8;
pub const CYVAL_UDB_BCTL0_DCEN_DISABLE: u32 = 0;
pub const CYVAL_UDB_BCTL0_DCEN_ENABLE: u32 = 1;
pub const CYREG_UDB_BCTL0_MBCLK_EN: u32 = 1074749442;
pub const CYFLD_UDB_BCTL0_BCEN__OFFSET: u32 = 0;
pub const CYFLD_UDB_BCTL0_BCEN__SIZE: u32 = 1;
pub const CYVAL_UDB_BCTL0_BCEN_DISABLE: u32 = 0;
pub const CYVAL_UDB_BCTL0_BCEN_ENABLE: u32 = 1;
pub const CYREG_UDB_BCTL0_BOTSEL_L: u32 = 1074749448;
pub const CYFLD_UDB_BCTL0_CLK_SEL0__OFFSET: u32 = 0;
pub const CYFLD_UDB_BCTL0_CLK_SEL0__SIZE: u32 = 2;
pub const CYVAL_UDB_BCTL0_CLK_SEL0_EDGE_ENABLES: u32 = 0;
pub const CYVAL_UDB_BCTL0_CLK_SEL0_PORT_INPUT: u32 = 1;
pub const CYVAL_UDB_BCTL0_CLK_SEL0_DSI_OUTPUT: u32 = 2;
pub const CYVAL_UDB_BCTL0_CLK_SEL0_SYNC_DSI_OUTPUT: u32 = 3;
pub const CYFLD_UDB_BCTL0_CLK_SEL1__OFFSET: u32 = 2;
pub const CYFLD_UDB_BCTL0_CLK_SEL1__SIZE: u32 = 2;
pub const CYVAL_UDB_BCTL0_CLK_SEL1_EDGE_ENABLES: u32 = 0;
pub const CYVAL_UDB_BCTL0_CLK_SEL1_PORT_INPUT: u32 = 1;
pub const CYVAL_UDB_BCTL0_CLK_SEL1_DSI_OUTPUT: u32 = 2;
pub const CYVAL_UDB_BCTL0_CLK_SEL1_SYNC_DSI_OUTPUT: u32 = 3;
pub const CYFLD_UDB_BCTL0_CLK_SEL2__OFFSET: u32 = 4;
pub const CYFLD_UDB_BCTL0_CLK_SEL2__SIZE: u32 = 2;
pub const CYVAL_UDB_BCTL0_CLK_SEL2_EDGE_ENABLES: u32 = 0;
pub const CYVAL_UDB_BCTL0_CLK_SEL2_PORT_INPUT: u32 = 1;
pub const CYVAL_UDB_BCTL0_CLK_SEL2_DSI_OUTPUT: u32 = 2;
pub const CYVAL_UDB_BCTL0_CLK_SEL2_SYNC_DSI_OUTPUT: u32 = 3;
pub const CYFLD_UDB_BCTL0_CLK_SEL3__OFFSET: u32 = 6;
pub const CYFLD_UDB_BCTL0_CLK_SEL3__SIZE: u32 = 2;
pub const CYVAL_UDB_BCTL0_CLK_SEL3_EDGE_ENABLES: u32 = 0;
pub const CYVAL_UDB_BCTL0_CLK_SEL3_PORT_INPUT: u32 = 1;
pub const CYVAL_UDB_BCTL0_CLK_SEL3_DSI_OUTPUT: u32 = 2;
pub const CYVAL_UDB_BCTL0_CLK_SEL3_SYNC_DSI_OUTPUT: u32 = 3;
pub const CYREG_UDB_BCTL0_BOTSEL_U: u32 = 1074749449;
pub const CYFLD_UDB_BCTL0_CLK_SEL4__OFFSET: u32 = 0;
pub const CYFLD_UDB_BCTL0_CLK_SEL4__SIZE: u32 = 2;
pub const CYVAL_UDB_BCTL0_CLK_SEL4_EDGE_ENABLES: u32 = 0;
pub const CYVAL_UDB_BCTL0_CLK_SEL4_PORT_INPUT: u32 = 1;
pub const CYVAL_UDB_BCTL0_CLK_SEL4_DSI_OUTPUT: u32 = 2;
pub const CYVAL_UDB_BCTL0_CLK_SEL4_SYNC_DSI_OUTPUT: u32 = 3;
pub const CYFLD_UDB_BCTL0_CLK_SEL5__OFFSET: u32 = 2;
pub const CYFLD_UDB_BCTL0_CLK_SEL5__SIZE: u32 = 2;
pub const CYVAL_UDB_BCTL0_CLK_SEL5_EDGE_ENABLES: u32 = 0;
pub const CYVAL_UDB_BCTL0_CLK_SEL5_PORT_INPUT: u32 = 1;
pub const CYVAL_UDB_BCTL0_CLK_SEL5_DSI_OUTPUT: u32 = 2;
pub const CYVAL_UDB_BCTL0_CLK_SEL5_SYNC_DSI_OUTPUT: u32 = 3;
pub const CYFLD_UDB_BCTL0_CLK_SEL6__OFFSET: u32 = 4;
pub const CYFLD_UDB_BCTL0_CLK_SEL6__SIZE: u32 = 2;
pub const CYVAL_UDB_BCTL0_CLK_SEL6_EDGE_ENABLES: u32 = 0;
pub const CYVAL_UDB_BCTL0_CLK_SEL6_PORT_INPUT: u32 = 1;
pub const CYVAL_UDB_BCTL0_CLK_SEL6_DSI_OUTPUT: u32 = 2;
pub const CYVAL_UDB_BCTL0_CLK_SEL6_SYNC_DSI_OUTPUT: u32 = 3;
pub const CYFLD_UDB_BCTL0_CLK_SEL7__OFFSET: u32 = 6;
pub const CYFLD_UDB_BCTL0_CLK_SEL7__SIZE: u32 = 2;
pub const CYVAL_UDB_BCTL0_CLK_SEL7_EDGE_ENABLES: u32 = 0;
pub const CYVAL_UDB_BCTL0_CLK_SEL7_PORT_INPUT: u32 = 1;
pub const CYVAL_UDB_BCTL0_CLK_SEL7_DSI_OUTPUT: u32 = 2;
pub const CYVAL_UDB_BCTL0_CLK_SEL7_SYNC_DSI_OUTPUT: u32 = 3;
pub const CYREG_UDB_BCTL0_TOPSEL_L: u32 = 1074749450;
pub const CYREG_UDB_BCTL0_TOPSEL_U: u32 = 1074749451;
pub const CYREG_UDB_BCTL0_QCLK_EN0: u32 = 1074749456;
pub const CYFLD_UDB_BCTL0_DCEN_Q__OFFSET: u32 = 0;
pub const CYFLD_UDB_BCTL0_DCEN_Q__SIZE: u32 = 8;
pub const CYVAL_UDB_BCTL0_DCEN_Q_DISABLE: u32 = 0;
pub const CYVAL_UDB_BCTL0_DCEN_Q_ENABLE: u32 = 1;
pub const CYFLD_UDB_BCTL0_BCEN_Q__OFFSET: u32 = 8;
pub const CYFLD_UDB_BCTL0_BCEN_Q__SIZE: u32 = 1;
pub const CYVAL_UDB_BCTL0_BCEN_Q_DISABLE: u32 = 0;
pub const CYVAL_UDB_BCTL0_BCEN_Q_ENABLE: u32 = 1;
pub const CYFLD_UDB_BCTL0_GCH_WR_LO__OFFSET: u32 = 9;
pub const CYFLD_UDB_BCTL0_GCH_WR_LO__SIZE: u32 = 1;
pub const CYVAL_UDB_BCTL0_GCH_WR_LO_DISABLE: u32 = 0;
pub const CYVAL_UDB_BCTL0_GCH_WR_LO_ENABLE: u32 = 1;
pub const CYFLD_UDB_BCTL0_GCH_WR_HI__OFFSET: u32 = 10;
pub const CYFLD_UDB_BCTL0_GCH_WR_HI__SIZE: u32 = 1;
pub const CYVAL_UDB_BCTL0_GCH_WR_HI_DISABLE: u32 = 0;
pub const CYVAL_UDB_BCTL0_GCH_WR_HI_ENABLE: u32 = 1;
pub const CYFLD_UDB_BCTL0_DISABLE_ROUTE__OFFSET: u32 = 11;
pub const CYFLD_UDB_BCTL0_DISABLE_ROUTE__SIZE: u32 = 1;
pub const CYVAL_UDB_BCTL0_DISABLE_ROUTE_DISABLE: u32 = 0;
pub const CYVAL_UDB_BCTL0_DISABLE_ROUTE_ENABLE: u32 = 1;
pub const CYFLD_UDB_BCTL0_GLB_DSI_WR__OFFSET: u32 = 12;
pub const CYFLD_UDB_BCTL0_GLB_DSI_WR__SIZE: u32 = 1;
pub const CYVAL_UDB_BCTL0_GLB_DSI_WR_DISABLE: u32 = 0;
pub const CYVAL_UDB_BCTL0_GLB_DSI_WR_ENABLE: u32 = 1;
pub const CYFLD_UDB_BCTL0_WR_CFG_OPT__OFFSET: u32 = 13;
pub const CYFLD_UDB_BCTL0_WR_CFG_OPT__SIZE: u32 = 1;
pub const CYVAL_UDB_BCTL0_WR_CFG_OPT_FULL_CYCLE_STB: u32 = 0;
pub const CYVAL_UDB_BCTL0_WR_CFG_OPT_HALF_CYCLE_STB: u32 = 1;
pub const CYFLD_UDB_BCTL0_NC0__OFFSET: u32 = 14;
pub const CYFLD_UDB_BCTL0_NC0__SIZE: u32 = 1;
pub const CYFLD_UDB_BCTL0_SLEEP_TEST__OFFSET: u32 = 15;
pub const CYFLD_UDB_BCTL0_SLEEP_TEST__SIZE: u32 = 1;
pub const CYVAL_UDB_BCTL0_SLEEP_TEST_DISABLE: u32 = 0;
pub const CYVAL_UDB_BCTL0_SLEEP_TEST_ENABLE: u32 = 1;
pub const CYREG_UDB_BCTL0_QCLK_EN1: u32 = 1074749458;
pub const CYDEV_UDB_UDBIF_BASE: u32 = 1074753536;
pub const CYDEV_UDB_UDBIF_SIZE: u32 = 4096;
pub const CYREG_UDB_UDBIF_BANK_CTL: u32 = 1074753536;
pub const CYFLD_UDB_UDBIF_DIS_COR__OFFSET: u32 = 0;
pub const CYFLD_UDB_UDBIF_DIS_COR__SIZE: u32 = 1;
pub const CYVAL_UDB_UDBIF_DIS_COR_NORMAL: u32 = 0;
pub const CYVAL_UDB_UDBIF_DIS_COR_DISABLE: u32 = 1;
pub const CYFLD_UDB_UDBIF_ROUTE_EN__OFFSET: u32 = 1;
pub const CYFLD_UDB_UDBIF_ROUTE_EN__SIZE: u32 = 1;
pub const CYVAL_UDB_UDBIF_ROUTE_EN_DISABLE: u32 = 0;
pub const CYVAL_UDB_UDBIF_ROUTE_EN_ENABLE: u32 = 1;
pub const CYFLD_UDB_UDBIF_BANK_EN__OFFSET: u32 = 2;
pub const CYFLD_UDB_UDBIF_BANK_EN__SIZE: u32 = 1;
pub const CYVAL_UDB_UDBIF_BANK_EN_DISABLE: u32 = 0;
pub const CYVAL_UDB_UDBIF_BANK_EN_ENABLE: u32 = 1;
pub const CYFLD_UDB_UDBIF_LOCK__OFFSET: u32 = 3;
pub const CYFLD_UDB_UDBIF_LOCK__SIZE: u32 = 1;
pub const CYVAL_UDB_UDBIF_LOCK_MUTABLE: u32 = 0;
pub const CYVAL_UDB_UDBIF_LOCK_LOCKED: u32 = 1;
pub const CYFLD_UDB_UDBIF_PIPE__OFFSET: u32 = 4;
pub const CYFLD_UDB_UDBIF_PIPE__SIZE: u32 = 1;
pub const CYVAL_UDB_UDBIF_PIPE_BYPASS: u32 = 0;
pub const CYVAL_UDB_UDBIF_PIPE_PIPELINED: u32 = 1;
pub const CYFLD_UDB_UDBIF_GLBL_WR__OFFSET: u32 = 7;
pub const CYFLD_UDB_UDBIF_GLBL_WR__SIZE: u32 = 1;
pub const CYVAL_UDB_UDBIF_GLBL_WR_DISABLE: u32 = 0;
pub const CYVAL_UDB_UDBIF_GLBL_WR_ENABLE: u32 = 1;
pub const CYREG_UDB_UDBIF_WAIT_CFG: u32 = 1074753537;
pub const CYFLD_UDB_UDBIF_RD_CFG_WAIT__OFFSET: u32 = 0;
pub const CYFLD_UDB_UDBIF_RD_CFG_WAIT__SIZE: u32 = 2;
pub const CYVAL_UDB_UDBIF_RD_CFG_WAIT_FIVE_WAITS: u32 = 0;
pub const CYVAL_UDB_UDBIF_RD_CFG_WAIT_FOUR_WAITS: u32 = 1;
pub const CYVAL_UDB_UDBIF_RD_CFG_WAIT_THREE_WAITS: u32 = 2;
pub const CYVAL_UDB_UDBIF_RD_CFG_WAIT_ONE_WAIT: u32 = 3;
pub const CYFLD_UDB_UDBIF_WR_CFG_WAIT__OFFSET: u32 = 2;
pub const CYFLD_UDB_UDBIF_WR_CFG_WAIT__SIZE: u32 = 2;
pub const CYVAL_UDB_UDBIF_WR_CFG_WAIT_ONE_WAIT: u32 = 0;
pub const CYVAL_UDB_UDBIF_WR_CFG_WAIT_TWO_WAITS: u32 = 1;
pub const CYVAL_UDB_UDBIF_WR_CFG_WAIT_THREE_WAITS: u32 = 2;
pub const CYVAL_UDB_UDBIF_WR_CFG_WAIT_ZERO_WAITS: u32 = 3;
pub const CYFLD_UDB_UDBIF_RD_WRK_WAIT__OFFSET: u32 = 4;
pub const CYFLD_UDB_UDBIF_RD_WRK_WAIT__SIZE: u32 = 2;
pub const CYVAL_UDB_UDBIF_RD_WRK_WAIT_ONE_WAIT: u32 = 0;
pub const CYVAL_UDB_UDBIF_RD_WRK_WAIT_TWO_WAITS: u32 = 1;
pub const CYVAL_UDB_UDBIF_RD_WRK_WAIT_THREE_WAITS: u32 = 2;
pub const CYVAL_UDB_UDBIF_RD_WRK_WAIT_ZERO_WAITS: u32 = 3;
pub const CYFLD_UDB_UDBIF_WR_WRK_WAIT__OFFSET: u32 = 6;
pub const CYFLD_UDB_UDBIF_WR_WRK_WAIT__SIZE: u32 = 2;
pub const CYVAL_UDB_UDBIF_WR_WRK_WAIT_ONE_WAIT: u32 = 0;
pub const CYVAL_UDB_UDBIF_WR_WRK_WAIT_TWO_WAITS: u32 = 1;
pub const CYVAL_UDB_UDBIF_WR_WRK_WAIT_THREE_WAITS: u32 = 2;
pub const CYVAL_UDB_UDBIF_WR_WRK_WAIT_ZERO_WAITS: u32 = 3;
pub const CYREG_UDB_UDBIF_INT_CLK_CTL: u32 = 1074753564;
pub const CYFLD_UDB_UDBIF_EN_HFCLK__OFFSET: u32 = 0;
pub const CYFLD_UDB_UDBIF_EN_HFCLK__SIZE: u32 = 1;
pub const CYREG_UDB_INT_CFG: u32 = 1074757632;
pub const CYFLD_UDB_INT_MODE_CFG__OFFSET: u32 = 0;
pub const CYFLD_UDB_INT_MODE_CFG__SIZE: u32 = 32;
pub const CYVAL_UDB_INT_MODE_CFG_LEVEL: u32 = 0;
pub const CYVAL_UDB_INT_MODE_CFG_PULSE: u32 = 1;
pub const CYDEV_CTBM_BASE: u32 = 1074790400;
pub const CYDEV_CTBM_SIZE: u32 = 65536;
pub const CYREG_CTBM_CTB_CTRL: u32 = 1074790400;
pub const CYFLD_CTBM_ENABLED__OFFSET: u32 = 31;
pub const CYFLD_CTBM_ENABLED__SIZE: u32 = 1;
pub const CYREG_CTBM_OA_RES0_CTRL: u32 = 1074790404;
pub const CYFLD_CTBM_OA0_PWR_MODE__OFFSET: u32 = 0;
pub const CYFLD_CTBM_OA0_PWR_MODE__SIZE: u32 = 2;
pub const CYFLD_CTBM_OA0_DRIVE_STR_SEL__OFFSET: u32 = 2;
pub const CYFLD_CTBM_OA0_DRIVE_STR_SEL__SIZE: u32 = 1;
pub const CYFLD_CTBM_OA0_COMP_EN__OFFSET: u32 = 4;
pub const CYFLD_CTBM_OA0_COMP_EN__SIZE: u32 = 1;
pub const CYFLD_CTBM_OA0_HYST_EN__OFFSET: u32 = 5;
pub const CYFLD_CTBM_OA0_HYST_EN__SIZE: u32 = 1;
pub const CYFLD_CTBM_OA0_BYPASS_DSI_SYNC__OFFSET: u32 = 6;
pub const CYFLD_CTBM_OA0_BYPASS_DSI_SYNC__SIZE: u32 = 1;
pub const CYFLD_CTBM_OA0_COMPINT__OFFSET: u32 = 8;
pub const CYFLD_CTBM_OA0_COMPINT__SIZE: u32 = 2;
pub const CYVAL_CTBM_OA0_COMPINT_DISABLE: u32 = 0;
pub const CYVAL_CTBM_OA0_COMPINT_RISING: u32 = 1;
pub const CYVAL_CTBM_OA0_COMPINT_FALLING: u32 = 2;
pub const CYVAL_CTBM_OA0_COMPINT_BOTH: u32 = 3;
pub const CYFLD_CTBM_OA0_PUMP_EN__OFFSET: u32 = 11;
pub const CYFLD_CTBM_OA0_PUMP_EN__SIZE: u32 = 1;
pub const CYREG_CTBM_OA_RES1_CTRL: u32 = 1074790408;
pub const CYFLD_CTBM_OA1_PWR_MODE__OFFSET: u32 = 0;
pub const CYFLD_CTBM_OA1_PWR_MODE__SIZE: u32 = 2;
pub const CYFLD_CTBM_OA1_DRIVE_STR_SEL__OFFSET: u32 = 2;
pub const CYFLD_CTBM_OA1_DRIVE_STR_SEL__SIZE: u32 = 1;
pub const CYFLD_CTBM_OA1_COMP_EN__OFFSET: u32 = 4;
pub const CYFLD_CTBM_OA1_COMP_EN__SIZE: u32 = 1;
pub const CYFLD_CTBM_OA1_HYST_EN__OFFSET: u32 = 5;
pub const CYFLD_CTBM_OA1_HYST_EN__SIZE: u32 = 1;
pub const CYFLD_CTBM_OA1_BYPASS_DSI_SYNC__OFFSET: u32 = 6;
pub const CYFLD_CTBM_OA1_BYPASS_DSI_SYNC__SIZE: u32 = 1;
pub const CYFLD_CTBM_OA1_COMPINT__OFFSET: u32 = 8;
pub const CYFLD_CTBM_OA1_COMPINT__SIZE: u32 = 2;
pub const CYVAL_CTBM_OA1_COMPINT_DISABLE: u32 = 0;
pub const CYVAL_CTBM_OA1_COMPINT_RISING: u32 = 1;
pub const CYVAL_CTBM_OA1_COMPINT_FALLING: u32 = 2;
pub const CYVAL_CTBM_OA1_COMPINT_BOTH: u32 = 3;
pub const CYFLD_CTBM_OA1_PUMP_EN__OFFSET: u32 = 11;
pub const CYFLD_CTBM_OA1_PUMP_EN__SIZE: u32 = 1;
pub const CYREG_CTBM_COMP_STAT: u32 = 1074790412;
pub const CYFLD_CTBM_OA0_COMP__OFFSET: u32 = 0;
pub const CYFLD_CTBM_OA0_COMP__SIZE: u32 = 1;
pub const CYFLD_CTBM_OA1_COMP__OFFSET: u32 = 16;
pub const CYFLD_CTBM_OA1_COMP__SIZE: u32 = 1;
pub const CYREG_CTBM_INTR: u32 = 1074790432;
pub const CYFLD_CTBM_COMP0__OFFSET: u32 = 0;
pub const CYFLD_CTBM_COMP0__SIZE: u32 = 1;
pub const CYFLD_CTBM_COMP1__OFFSET: u32 = 1;
pub const CYFLD_CTBM_COMP1__SIZE: u32 = 1;
pub const CYREG_CTBM_INTR_SET: u32 = 1074790436;
pub const CYFLD_CTBM_COMP0_SET__OFFSET: u32 = 0;
pub const CYFLD_CTBM_COMP0_SET__SIZE: u32 = 1;
pub const CYFLD_CTBM_COMP1_SET__OFFSET: u32 = 1;
pub const CYFLD_CTBM_COMP1_SET__SIZE: u32 = 1;
pub const CYREG_CTBM_INTR_MASK: u32 = 1074790440;
pub const CYFLD_CTBM_COMP0_MASK__OFFSET: u32 = 0;
pub const CYFLD_CTBM_COMP0_MASK__SIZE: u32 = 1;
pub const CYFLD_CTBM_COMP1_MASK__OFFSET: u32 = 1;
pub const CYFLD_CTBM_COMP1_MASK__SIZE: u32 = 1;
pub const CYREG_CTBM_INTR_MASKED: u32 = 1074790444;
pub const CYFLD_CTBM_COMP0_MASKED__OFFSET: u32 = 0;
pub const CYFLD_CTBM_COMP0_MASKED__SIZE: u32 = 1;
pub const CYFLD_CTBM_COMP1_MASKED__OFFSET: u32 = 1;
pub const CYFLD_CTBM_COMP1_MASKED__SIZE: u32 = 1;
pub const CYREG_CTBM_DFT_CTRL: u32 = 1074790448;
pub const CYFLD_CTBM_DFT_MODE__OFFSET: u32 = 0;
pub const CYFLD_CTBM_DFT_MODE__SIZE: u32 = 3;
pub const CYFLD_CTBM_DFT_EN__OFFSET: u32 = 31;
pub const CYFLD_CTBM_DFT_EN__SIZE: u32 = 1;
pub const CYREG_CTBM_OA0_SW: u32 = 1074790528;
pub const CYFLD_CTBM_OA0P_A00__OFFSET: u32 = 0;
pub const CYFLD_CTBM_OA0P_A00__SIZE: u32 = 1;
pub const CYFLD_CTBM_OA0P_A20__OFFSET: u32 = 2;
pub const CYFLD_CTBM_OA0P_A20__SIZE: u32 = 1;
pub const CYFLD_CTBM_OA0P_A30__OFFSET: u32 = 3;
pub const CYFLD_CTBM_OA0P_A30__SIZE: u32 = 1;
pub const CYFLD_CTBM_OA0M_A11__OFFSET: u32 = 8;
pub const CYFLD_CTBM_OA0M_A11__SIZE: u32 = 1;
pub const CYFLD_CTBM_OA0M_A81__OFFSET: u32 = 14;
pub const CYFLD_CTBM_OA0M_A81__SIZE: u32 = 1;
pub const CYFLD_CTBM_OA0O_D51__OFFSET: u32 = 18;
pub const CYFLD_CTBM_OA0O_D51__SIZE: u32 = 1;
pub const CYFLD_CTBM_OA0O_D81__OFFSET: u32 = 21;
pub const CYFLD_CTBM_OA0O_D81__SIZE: u32 = 1;
pub const CYREG_CTBM_OA0_SW_CLEAR: u32 = 1074790532;
pub const CYREG_CTBM_OA1_SW: u32 = 1074790536;
pub const CYFLD_CTBM_OA1P_A03__OFFSET: u32 = 0;
pub const CYFLD_CTBM_OA1P_A03__SIZE: u32 = 1;
pub const CYFLD_CTBM_OA1P_A13__OFFSET: u32 = 1;
pub const CYFLD_CTBM_OA1P_A13__SIZE: u32 = 1;
pub const CYFLD_CTBM_OA1P_A43__OFFSET: u32 = 4;
pub const CYFLD_CTBM_OA1P_A43__SIZE: u32 = 1;
pub const CYFLD_CTBM_OA1M_A22__OFFSET: u32 = 8;
pub const CYFLD_CTBM_OA1M_A22__SIZE: u32 = 1;
pub const CYFLD_CTBM_OA1M_A82__OFFSET: u32 = 14;
pub const CYFLD_CTBM_OA1M_A82__SIZE: u32 = 1;
pub const CYFLD_CTBM_OA1O_D52__OFFSET: u32 = 18;
pub const CYFLD_CTBM_OA1O_D52__SIZE: u32 = 1;
pub const CYFLD_CTBM_OA1O_D62__OFFSET: u32 = 19;
pub const CYFLD_CTBM_OA1O_D62__SIZE: u32 = 1;
pub const CYFLD_CTBM_OA1O_D82__OFFSET: u32 = 21;
pub const CYFLD_CTBM_OA1O_D82__SIZE: u32 = 1;
pub const CYREG_CTBM_OA1_SW_CLEAR: u32 = 1074790540;
pub const CYREG_CTBM_CTB_SW_HW_CTRL: u32 = 1074790592;
pub const CYFLD_CTBM_P2_HW_CTRL__OFFSET: u32 = 2;
pub const CYFLD_CTBM_P2_HW_CTRL__SIZE: u32 = 1;
pub const CYFLD_CTBM_P3_HW_CTRL__OFFSET: u32 = 3;
pub const CYFLD_CTBM_P3_HW_CTRL__SIZE: u32 = 1;
pub const CYREG_CTBM_CTB_SW_STATUS: u32 = 1074790596;
pub const CYFLD_CTBM_OA0O_D51_STAT__OFFSET: u32 = 28;
pub const CYFLD_CTBM_OA0O_D51_STAT__SIZE: u32 = 1;
pub const CYFLD_CTBM_OA1O_D52_STAT__OFFSET: u32 = 29;
pub const CYFLD_CTBM_OA1O_D52_STAT__SIZE: u32 = 1;
pub const CYFLD_CTBM_OA1O_D62_STAT__OFFSET: u32 = 30;
pub const CYFLD_CTBM_OA1O_D62_STAT__SIZE: u32 = 1;
pub const CYREG_CTBM_OA0_OFFSET_TRIM: u32 = 1074794240;
pub const CYFLD_CTBM_OA0_OFFSET_TRIM__OFFSET: u32 = 0;
pub const CYFLD_CTBM_OA0_OFFSET_TRIM__SIZE: u32 = 6;
pub const CYREG_CTBM_OA0_SLOPE_OFFSET_TRIM: u32 = 1074794244;
pub const CYFLD_CTBM_OA0_SLOPE_OFFSET_TRIM__OFFSET: u32 = 0;
pub const CYFLD_CTBM_OA0_SLOPE_OFFSET_TRIM__SIZE: u32 = 6;
pub const CYREG_CTBM_OA0_COMP_TRIM: u32 = 1074794248;
pub const CYFLD_CTBM_OA0_COMP_TRIM__OFFSET: u32 = 0;
pub const CYFLD_CTBM_OA0_COMP_TRIM__SIZE: u32 = 2;
pub const CYREG_CTBM_OA1_OFFSET_TRIM: u32 = 1074794252;
pub const CYFLD_CTBM_OA1_OFFSET_TRIM__OFFSET: u32 = 0;
pub const CYFLD_CTBM_OA1_OFFSET_TRIM__SIZE: u32 = 6;
pub const CYREG_CTBM_OA1_SLOPE_OFFSET_TRIM: u32 = 1074794256;
pub const CYFLD_CTBM_OA1_SLOPE_OFFSET_TRIM__OFFSET: u32 = 0;
pub const CYFLD_CTBM_OA1_SLOPE_OFFSET_TRIM__SIZE: u32 = 6;
pub const CYREG_CTBM_OA1_COMP_TRIM: u32 = 1074794260;
pub const CYFLD_CTBM_OA1_COMP_TRIM__OFFSET: u32 = 0;
pub const CYFLD_CTBM_OA1_COMP_TRIM__SIZE: u32 = 2;
pub const CYDEV_SAR_BASE: u32 = 1075445760;
pub const CYDEV_SAR_SIZE: u32 = 65536;
pub const CYREG_SAR_CTRL: u32 = 1075445760;
pub const CYFLD_SAR_VREF_SEL__OFFSET: u32 = 4;
pub const CYFLD_SAR_VREF_SEL__SIZE: u32 = 3;
pub const CYVAL_SAR_VREF_SEL_VREF0: u32 = 0;
pub const CYVAL_SAR_VREF_SEL_VREF1: u32 = 1;
pub const CYVAL_SAR_VREF_SEL_VREF2: u32 = 2;
pub const CYVAL_SAR_VREF_SEL_VREF_AROUTE: u32 = 3;
pub const CYVAL_SAR_VREF_SEL_VBGR: u32 = 4;
pub const CYVAL_SAR_VREF_SEL_VREF_EXT: u32 = 5;
pub const CYVAL_SAR_VREF_SEL_VDDA_DIV_2: u32 = 6;
pub const CYVAL_SAR_VREF_SEL_VDDA: u32 = 7;
pub const CYFLD_SAR_VREF_BYP_CAP_EN__OFFSET: u32 = 7;
pub const CYFLD_SAR_VREF_BYP_CAP_EN__SIZE: u32 = 1;
pub const CYFLD_SAR_NEG_SEL__OFFSET: u32 = 9;
pub const CYFLD_SAR_NEG_SEL__SIZE: u32 = 3;
pub const CYVAL_SAR_NEG_SEL_VSSA_KELVIN: u32 = 0;
pub const CYVAL_SAR_NEG_SEL_ART_VSSA: u32 = 1;
pub const CYVAL_SAR_NEG_SEL_P1: u32 = 2;
pub const CYVAL_SAR_NEG_SEL_P3: u32 = 3;
pub const CYVAL_SAR_NEG_SEL_P5: u32 = 4;
pub const CYVAL_SAR_NEG_SEL_P7: u32 = 5;
pub const CYVAL_SAR_NEG_SEL_ACORE: u32 = 6;
pub const CYVAL_SAR_NEG_SEL_VREF: u32 = 7;
pub const CYFLD_SAR_SAR_HW_CTRL_NEGVREF__OFFSET: u32 = 13;
pub const CYFLD_SAR_SAR_HW_CTRL_NEGVREF__SIZE: u32 = 1;
pub const CYFLD_SAR_PWR_CTRL_VREF__OFFSET: u32 = 14;
pub const CYFLD_SAR_PWR_CTRL_VREF__SIZE: u32 = 2;
pub const CYVAL_SAR_PWR_CTRL_VREF_NORMAL_PWR: u32 = 0;
pub const CYVAL_SAR_PWR_CTRL_VREF_HALF_PWR: u32 = 1;
pub const CYVAL_SAR_PWR_CTRL_VREF_THIRD_PWR: u32 = 2;
pub const CYVAL_SAR_PWR_CTRL_VREF_QUARTER_PWR: u32 = 3;
pub const CYFLD_SAR_SPARE__OFFSET: u32 = 16;
pub const CYFLD_SAR_SPARE__SIZE: u32 = 4;
pub const CYFLD_SAR_ICONT_LV__OFFSET: u32 = 24;
pub const CYFLD_SAR_ICONT_LV__SIZE: u32 = 2;
pub const CYVAL_SAR_ICONT_LV_NORMAL_PWR: u32 = 0;
pub const CYVAL_SAR_ICONT_LV_HALF_PWR: u32 = 1;
pub const CYVAL_SAR_ICONT_LV_MORE_PWR: u32 = 2;
pub const CYVAL_SAR_ICONT_LV_QUARTER_PWR: u32 = 3;
pub const CYFLD_SAR_DSI_SYNC_CONFIG__OFFSET: u32 = 28;
pub const CYFLD_SAR_DSI_SYNC_CONFIG__SIZE: u32 = 1;
pub const CYFLD_SAR_DSI_MODE__OFFSET: u32 = 29;
pub const CYFLD_SAR_DSI_MODE__SIZE: u32 = 1;
pub const CYFLD_SAR_SWITCH_DISABLE__OFFSET: u32 = 30;
pub const CYFLD_SAR_SWITCH_DISABLE__SIZE: u32 = 1;
pub const CYFLD_SAR_ENABLED__OFFSET: u32 = 31;
pub const CYFLD_SAR_ENABLED__SIZE: u32 = 1;
pub const CYREG_SAR_SAMPLE_CTRL: u32 = 1075445764;
pub const CYFLD_SAR_SUB_RESOLUTION__OFFSET: u32 = 0;
pub const CYFLD_SAR_SUB_RESOLUTION__SIZE: u32 = 1;
pub const CYVAL_SAR_SUB_RESOLUTION_8B: u32 = 0;
pub const CYVAL_SAR_SUB_RESOLUTION_10B: u32 = 1;
pub const CYFLD_SAR_LEFT_ALIGN__OFFSET: u32 = 1;
pub const CYFLD_SAR_LEFT_ALIGN__SIZE: u32 = 1;
pub const CYFLD_SAR_SINGLE_ENDED_SIGNED__OFFSET: u32 = 2;
pub const CYFLD_SAR_SINGLE_ENDED_SIGNED__SIZE: u32 = 1;
pub const CYVAL_SAR_SINGLE_ENDED_SIGNED_UNSIGNED: u32 = 0;
pub const CYVAL_SAR_SINGLE_ENDED_SIGNED_SIGNED: u32 = 1;
pub const CYFLD_SAR_DIFFERENTIAL_SIGNED__OFFSET: u32 = 3;
pub const CYFLD_SAR_DIFFERENTIAL_SIGNED__SIZE: u32 = 1;
pub const CYVAL_SAR_DIFFERENTIAL_SIGNED_UNSIGNED: u32 = 0;
pub const CYVAL_SAR_DIFFERENTIAL_SIGNED_SIGNED: u32 = 1;
pub const CYFLD_SAR_AVG_CNT__OFFSET: u32 = 4;
pub const CYFLD_SAR_AVG_CNT__SIZE: u32 = 3;
pub const CYFLD_SAR_AVG_SHIFT__OFFSET: u32 = 7;
pub const CYFLD_SAR_AVG_SHIFT__SIZE: u32 = 1;
pub const CYFLD_SAR_CONTINUOUS__OFFSET: u32 = 16;
pub const CYFLD_SAR_CONTINUOUS__SIZE: u32 = 1;
pub const CYFLD_SAR_DSI_TRIGGER_EN__OFFSET: u32 = 17;
pub const CYFLD_SAR_DSI_TRIGGER_EN__SIZE: u32 = 1;
pub const CYFLD_SAR_DSI_TRIGGER_LEVEL__OFFSET: u32 = 18;
pub const CYFLD_SAR_DSI_TRIGGER_LEVEL__SIZE: u32 = 1;
pub const CYFLD_SAR_DSI_SYNC_TRIGGER__OFFSET: u32 = 19;
pub const CYFLD_SAR_DSI_SYNC_TRIGGER__SIZE: u32 = 1;
pub const CYFLD_SAR_EOS_DSI_OUT_EN__OFFSET: u32 = 31;
pub const CYFLD_SAR_EOS_DSI_OUT_EN__SIZE: u32 = 1;
pub const CYREG_SAR_SAMPLE_TIME01: u32 = 1075445776;
pub const CYFLD_SAR_SAMPLE_TIME0__OFFSET: u32 = 0;
pub const CYFLD_SAR_SAMPLE_TIME0__SIZE: u32 = 10;
pub const CYFLD_SAR_SAMPLE_TIME1__OFFSET: u32 = 16;
pub const CYFLD_SAR_SAMPLE_TIME1__SIZE: u32 = 10;
pub const CYREG_SAR_SAMPLE_TIME23: u32 = 1075445780;
pub const CYFLD_SAR_SAMPLE_TIME2__OFFSET: u32 = 0;
pub const CYFLD_SAR_SAMPLE_TIME2__SIZE: u32 = 10;
pub const CYFLD_SAR_SAMPLE_TIME3__OFFSET: u32 = 16;
pub const CYFLD_SAR_SAMPLE_TIME3__SIZE: u32 = 10;
pub const CYREG_SAR_RANGE_THRES: u32 = 1075445784;
pub const CYFLD_SAR_RANGE_LOW__OFFSET: u32 = 0;
pub const CYFLD_SAR_RANGE_LOW__SIZE: u32 = 16;
pub const CYFLD_SAR_RANGE_HIGH__OFFSET: u32 = 16;
pub const CYFLD_SAR_RANGE_HIGH__SIZE: u32 = 16;
pub const CYREG_SAR_RANGE_COND: u32 = 1075445788;
pub const CYFLD_SAR_RANGE_COND__OFFSET: u32 = 30;
pub const CYFLD_SAR_RANGE_COND__SIZE: u32 = 2;
pub const CYVAL_SAR_RANGE_COND_BELOW: u32 = 0;
pub const CYVAL_SAR_RANGE_COND_INSIDE: u32 = 1;
pub const CYVAL_SAR_RANGE_COND_ABOVE: u32 = 2;
pub const CYVAL_SAR_RANGE_COND_OUTSIDE: u32 = 3;
pub const CYREG_SAR_CHAN_EN: u32 = 1075445792;
pub const CYFLD_SAR_CHAN_EN__OFFSET: u32 = 0;
pub const CYFLD_SAR_CHAN_EN__SIZE: u32 = 16;
pub const CYREG_SAR_START_CTRL: u32 = 1075445796;
pub const CYFLD_SAR_FW_TRIGGER__OFFSET: u32 = 0;
pub const CYFLD_SAR_FW_TRIGGER__SIZE: u32 = 1;
pub const CYREG_SAR_DFT_CTRL: u32 = 1075445808;
pub const CYFLD_SAR_DLY_INC__OFFSET: u32 = 0;
pub const CYFLD_SAR_DLY_INC__SIZE: u32 = 1;
pub const CYFLD_SAR_HIZ__OFFSET: u32 = 1;
pub const CYFLD_SAR_HIZ__SIZE: u32 = 1;
pub const CYFLD_SAR_DFT_INC__OFFSET: u32 = 16;
pub const CYFLD_SAR_DFT_INC__SIZE: u32 = 4;
pub const CYFLD_SAR_DFT_OUTC__OFFSET: u32 = 20;
pub const CYFLD_SAR_DFT_OUTC__SIZE: u32 = 3;
pub const CYFLD_SAR_SEL_CSEL_DFT__OFFSET: u32 = 24;
pub const CYFLD_SAR_SEL_CSEL_DFT__SIZE: u32 = 4;
pub const CYFLD_SAR_EN_CSEL_DFT__OFFSET: u32 = 28;
pub const CYFLD_SAR_EN_CSEL_DFT__SIZE: u32 = 1;
pub const CYFLD_SAR_DCEN__OFFSET: u32 = 29;
pub const CYFLD_SAR_DCEN__SIZE: u32 = 1;
pub const CYFLD_SAR_ADFT_OVERRIDE__OFFSET: u32 = 31;
pub const CYFLD_SAR_ADFT_OVERRIDE__SIZE: u32 = 1;
pub const CYREG_SAR_CHAN_CONFIG00: u32 = 1075445888;
pub const CYFLD_SAR_PIN_ADDR__OFFSET: u32 = 0;
pub const CYFLD_SAR_PIN_ADDR__SIZE: u32 = 3;
pub const CYFLD_SAR_PORT_ADDR__OFFSET: u32 = 4;
pub const CYFLD_SAR_PORT_ADDR__SIZE: u32 = 3;
pub const CYVAL_SAR_PORT_ADDR_SARMUX: u32 = 0;
pub const CYVAL_SAR_PORT_ADDR_CTB0: u32 = 1;
pub const CYVAL_SAR_PORT_ADDR_CTB1: u32 = 2;
pub const CYVAL_SAR_PORT_ADDR_CTB2: u32 = 3;
pub const CYVAL_SAR_PORT_ADDR_CTB3: u32 = 4;
pub const CYVAL_SAR_PORT_ADDR_AROUTE_VIRT: u32 = 6;
pub const CYVAL_SAR_PORT_ADDR_SARMUX_VIRT: u32 = 7;
pub const CYFLD_SAR_DIFFERENTIAL_EN__OFFSET: u32 = 8;
pub const CYFLD_SAR_DIFFERENTIAL_EN__SIZE: u32 = 1;
pub const CYFLD_SAR_RESOLUTION__OFFSET: u32 = 9;
pub const CYFLD_SAR_RESOLUTION__SIZE: u32 = 1;
pub const CYVAL_SAR_RESOLUTION_12B: u32 = 0;
pub const CYVAL_SAR_RESOLUTION_SUBRES: u32 = 1;
pub const CYFLD_SAR_AVG_EN__OFFSET: u32 = 10;
pub const CYFLD_SAR_AVG_EN__SIZE: u32 = 1;
pub const CYFLD_SAR_SAMPLE_TIME_SEL__OFFSET: u32 = 12;
pub const CYFLD_SAR_SAMPLE_TIME_SEL__SIZE: u32 = 2;
pub const CYFLD_SAR_DSI_OUT_EN__OFFSET: u32 = 31;
pub const CYFLD_SAR_DSI_OUT_EN__SIZE: u32 = 1;
pub const CYREG_SAR_CHAN_CONFIG01: u32 = 1075445892;
pub const CYREG_SAR_CHAN_CONFIG02: u32 = 1075445896;
pub const CYREG_SAR_CHAN_CONFIG03: u32 = 1075445900;
pub const CYREG_SAR_CHAN_CONFIG04: u32 = 1075445904;
pub const CYREG_SAR_CHAN_CONFIG05: u32 = 1075445908;
pub const CYREG_SAR_CHAN_CONFIG06: u32 = 1075445912;
pub const CYREG_SAR_CHAN_CONFIG07: u32 = 1075445916;
pub const CYREG_SAR_CHAN_WORK00: u32 = 1075446016;
pub const CYFLD_SAR_WORK__OFFSET: u32 = 0;
pub const CYFLD_SAR_WORK__SIZE: u32 = 16;
pub const CYFLD_SAR_CHAN_WORK_VALID_MIR__OFFSET: u32 = 31;
pub const CYFLD_SAR_CHAN_WORK_VALID_MIR__SIZE: u32 = 1;
pub const CYREG_SAR_CHAN_WORK01: u32 = 1075446020;
pub const CYREG_SAR_CHAN_WORK02: u32 = 1075446024;
pub const CYREG_SAR_CHAN_WORK03: u32 = 1075446028;
pub const CYREG_SAR_CHAN_WORK04: u32 = 1075446032;
pub const CYREG_SAR_CHAN_WORK05: u32 = 1075446036;
pub const CYREG_SAR_CHAN_WORK06: u32 = 1075446040;
pub const CYREG_SAR_CHAN_WORK07: u32 = 1075446044;
pub const CYREG_SAR_CHAN_RESULT00: u32 = 1075446144;
pub const CYFLD_SAR_RESULT__OFFSET: u32 = 0;
pub const CYFLD_SAR_RESULT__SIZE: u32 = 16;
pub const CYFLD_SAR_SATURATE_INTR_MIR__OFFSET: u32 = 29;
pub const CYFLD_SAR_SATURATE_INTR_MIR__SIZE: u32 = 1;
pub const CYFLD_SAR_RANGE_INTR_MIR__OFFSET: u32 = 30;
pub const CYFLD_SAR_RANGE_INTR_MIR__SIZE: u32 = 1;
pub const CYFLD_SAR_CHAN_RESULT_VALID_MIR__OFFSET: u32 = 31;
pub const CYFLD_SAR_CHAN_RESULT_VALID_MIR__SIZE: u32 = 1;
pub const CYREG_SAR_CHAN_RESULT01: u32 = 1075446148;
pub const CYREG_SAR_CHAN_RESULT02: u32 = 1075446152;
pub const CYREG_SAR_CHAN_RESULT03: u32 = 1075446156;
pub const CYREG_SAR_CHAN_RESULT04: u32 = 1075446160;
pub const CYREG_SAR_CHAN_RESULT05: u32 = 1075446164;
pub const CYREG_SAR_CHAN_RESULT06: u32 = 1075446168;
pub const CYREG_SAR_CHAN_RESULT07: u32 = 1075446172;
pub const CYREG_SAR_CHAN_WORK_VALID: u32 = 1075446272;
pub const CYFLD_SAR_CHAN_WORK_VALID__OFFSET: u32 = 0;
pub const CYFLD_SAR_CHAN_WORK_VALID__SIZE: u32 = 16;
pub const CYREG_SAR_CHAN_RESULT_VALID: u32 = 1075446276;
pub const CYFLD_SAR_CHAN_RESULT_VALID__OFFSET: u32 = 0;
pub const CYFLD_SAR_CHAN_RESULT_VALID__SIZE: u32 = 16;
pub const CYREG_SAR_STATUS: u32 = 1075446280;
pub const CYFLD_SAR_CUR_CHAN__OFFSET: u32 = 0;
pub const CYFLD_SAR_CUR_CHAN__SIZE: u32 = 5;
pub const CYFLD_SAR_SW_VREF_NEG__OFFSET: u32 = 30;
pub const CYFLD_SAR_SW_VREF_NEG__SIZE: u32 = 1;
pub const CYFLD_SAR_BUSY__OFFSET: u32 = 31;
pub const CYFLD_SAR_BUSY__SIZE: u32 = 1;
pub const CYREG_SAR_AVG_STAT: u32 = 1075446284;
pub const CYFLD_SAR_CUR_AVG_ACCU__OFFSET: u32 = 0;
pub const CYFLD_SAR_CUR_AVG_ACCU__SIZE: u32 = 20;
pub const CYFLD_SAR_CUR_AVG_CNT__OFFSET: u32 = 24;
pub const CYFLD_SAR_CUR_AVG_CNT__SIZE: u32 = 8;
pub const CYREG_SAR_INTR: u32 = 1075446288;
pub const CYFLD_SAR_EOS_INTR__OFFSET: u32 = 0;
pub const CYFLD_SAR_EOS_INTR__SIZE: u32 = 1;
pub const CYFLD_SAR_OVERFLOW_INTR__OFFSET: u32 = 1;
pub const CYFLD_SAR_OVERFLOW_INTR__SIZE: u32 = 1;
pub const CYFLD_SAR_FW_COLLISION_INTR__OFFSET: u32 = 2;
pub const CYFLD_SAR_FW_COLLISION_INTR__SIZE: u32 = 1;
pub const CYFLD_SAR_DSI_COLLISION_INTR__OFFSET: u32 = 3;
pub const CYFLD_SAR_DSI_COLLISION_INTR__SIZE: u32 = 1;
pub const CYFLD_SAR_INJ_EOC_INTR__OFFSET: u32 = 4;
pub const CYFLD_SAR_INJ_EOC_INTR__SIZE: u32 = 1;
pub const CYFLD_SAR_INJ_SATURATE_INTR__OFFSET: u32 = 5;
pub const CYFLD_SAR_INJ_SATURATE_INTR__SIZE: u32 = 1;
pub const CYFLD_SAR_INJ_RANGE_INTR__OFFSET: u32 = 6;
pub const CYFLD_SAR_INJ_RANGE_INTR__SIZE: u32 = 1;
pub const CYFLD_SAR_INJ_COLLISION_INTR__OFFSET: u32 = 7;
pub const CYFLD_SAR_INJ_COLLISION_INTR__SIZE: u32 = 1;
pub const CYREG_SAR_INTR_SET: u32 = 1075446292;
pub const CYFLD_SAR_EOS_SET__OFFSET: u32 = 0;
pub const CYFLD_SAR_EOS_SET__SIZE: u32 = 1;
pub const CYFLD_SAR_OVERFLOW_SET__OFFSET: u32 = 1;
pub const CYFLD_SAR_OVERFLOW_SET__SIZE: u32 = 1;
pub const CYFLD_SAR_FW_COLLISION_SET__OFFSET: u32 = 2;
pub const CYFLD_SAR_FW_COLLISION_SET__SIZE: u32 = 1;
pub const CYFLD_SAR_DSI_COLLISION_SET__OFFSET: u32 = 3;
pub const CYFLD_SAR_DSI_COLLISION_SET__SIZE: u32 = 1;
pub const CYFLD_SAR_INJ_EOC_SET__OFFSET: u32 = 4;
pub const CYFLD_SAR_INJ_EOC_SET__SIZE: u32 = 1;
pub const CYFLD_SAR_INJ_SATURATE_SET__OFFSET: u32 = 5;
pub const CYFLD_SAR_INJ_SATURATE_SET__SIZE: u32 = 1;
pub const CYFLD_SAR_INJ_RANGE_SET__OFFSET: u32 = 6;
pub const CYFLD_SAR_INJ_RANGE_SET__SIZE: u32 = 1;
pub const CYFLD_SAR_INJ_COLLISION_SET__OFFSET: u32 = 7;
pub const CYFLD_SAR_INJ_COLLISION_SET__SIZE: u32 = 1;
pub const CYREG_SAR_INTR_MASK: u32 = 1075446296;
pub const CYFLD_SAR_EOS_MASK__OFFSET: u32 = 0;
pub const CYFLD_SAR_EOS_MASK__SIZE: u32 = 1;
pub const CYFLD_SAR_OVERFLOW_MASK__OFFSET: u32 = 1;
pub const CYFLD_SAR_OVERFLOW_MASK__SIZE: u32 = 1;
pub const CYFLD_SAR_FW_COLLISION_MASK__OFFSET: u32 = 2;
pub const CYFLD_SAR_FW_COLLISION_MASK__SIZE: u32 = 1;
pub const CYFLD_SAR_DSI_COLLISION_MASK__OFFSET: u32 = 3;
pub const CYFLD_SAR_DSI_COLLISION_MASK__SIZE: u32 = 1;
pub const CYFLD_SAR_INJ_EOC_MASK__OFFSET: u32 = 4;
pub const CYFLD_SAR_INJ_EOC_MASK__SIZE: u32 = 1;
pub const CYFLD_SAR_INJ_SATURATE_MASK__OFFSET: u32 = 5;
pub const CYFLD_SAR_INJ_SATURATE_MASK__SIZE: u32 = 1;
pub const CYFLD_SAR_INJ_RANGE_MASK__OFFSET: u32 = 6;
pub const CYFLD_SAR_INJ_RANGE_MASK__SIZE: u32 = 1;
pub const CYFLD_SAR_INJ_COLLISION_MASK__OFFSET: u32 = 7;
pub const CYFLD_SAR_INJ_COLLISION_MASK__SIZE: u32 = 1;
pub const CYREG_SAR_INTR_MASKED: u32 = 1075446300;
pub const CYFLD_SAR_EOS_MASKED__OFFSET: u32 = 0;
pub const CYFLD_SAR_EOS_MASKED__SIZE: u32 = 1;
pub const CYFLD_SAR_OVERFLOW_MASKED__OFFSET: u32 = 1;
pub const CYFLD_SAR_OVERFLOW_MASKED__SIZE: u32 = 1;
pub const CYFLD_SAR_FW_COLLISION_MASKED__OFFSET: u32 = 2;
pub const CYFLD_SAR_FW_COLLISION_MASKED__SIZE: u32 = 1;
pub const CYFLD_SAR_DSI_COLLISION_MASKED__OFFSET: u32 = 3;
pub const CYFLD_SAR_DSI_COLLISION_MASKED__SIZE: u32 = 1;
pub const CYFLD_SAR_INJ_EOC_MASKED__OFFSET: u32 = 4;
pub const CYFLD_SAR_INJ_EOC_MASKED__SIZE: u32 = 1;
pub const CYFLD_SAR_INJ_SATURATE_MASKED__OFFSET: u32 = 5;
pub const CYFLD_SAR_INJ_SATURATE_MASKED__SIZE: u32 = 1;
pub const CYFLD_SAR_INJ_RANGE_MASKED__OFFSET: u32 = 6;
pub const CYFLD_SAR_INJ_RANGE_MASKED__SIZE: u32 = 1;
pub const CYFLD_SAR_INJ_COLLISION_MASKED__OFFSET: u32 = 7;
pub const CYFLD_SAR_INJ_COLLISION_MASKED__SIZE: u32 = 1;
pub const CYREG_SAR_SATURATE_INTR: u32 = 1075446304;
pub const CYFLD_SAR_SATURATE_INTR__OFFSET: u32 = 0;
pub const CYFLD_SAR_SATURATE_INTR__SIZE: u32 = 16;
pub const CYREG_SAR_SATURATE_INTR_SET: u32 = 1075446308;
pub const CYFLD_SAR_SATURATE_SET__OFFSET: u32 = 0;
pub const CYFLD_SAR_SATURATE_SET__SIZE: u32 = 16;
pub const CYREG_SAR_SATURATE_INTR_MASK: u32 = 1075446312;
pub const CYFLD_SAR_SATURATE_MASK__OFFSET: u32 = 0;
pub const CYFLD_SAR_SATURATE_MASK__SIZE: u32 = 16;
pub const CYREG_SAR_SATURATE_INTR_MASKED: u32 = 1075446316;
pub const CYFLD_SAR_SATURATE_MASKED__OFFSET: u32 = 0;
pub const CYFLD_SAR_SATURATE_MASKED__SIZE: u32 = 16;
pub const CYREG_SAR_RANGE_INTR: u32 = 1075446320;
pub const CYFLD_SAR_RANGE_INTR__OFFSET: u32 = 0;
pub const CYFLD_SAR_RANGE_INTR__SIZE: u32 = 16;
pub const CYREG_SAR_RANGE_INTR_SET: u32 = 1075446324;
pub const CYFLD_SAR_RANGE_SET__OFFSET: u32 = 0;
pub const CYFLD_SAR_RANGE_SET__SIZE: u32 = 16;
pub const CYREG_SAR_RANGE_INTR_MASK: u32 = 1075446328;
pub const CYFLD_SAR_RANGE_MASK__OFFSET: u32 = 0;
pub const CYFLD_SAR_RANGE_MASK__SIZE: u32 = 16;
pub const CYREG_SAR_RANGE_INTR_MASKED: u32 = 1075446332;
pub const CYFLD_SAR_RANGE_MASKED__OFFSET: u32 = 0;
pub const CYFLD_SAR_RANGE_MASKED__SIZE: u32 = 16;
pub const CYREG_SAR_INTR_CAUSE: u32 = 1075446336;
pub const CYFLD_SAR_EOS_MASKED_MIR__OFFSET: u32 = 0;
pub const CYFLD_SAR_EOS_MASKED_MIR__SIZE: u32 = 1;
pub const CYFLD_SAR_OVERFLOW_MASKED_MIR__OFFSET: u32 = 1;
pub const CYFLD_SAR_OVERFLOW_MASKED_MIR__SIZE: u32 = 1;
pub const CYFLD_SAR_FW_COLLISION_MASKED_MIR__OFFSET: u32 = 2;
pub const CYFLD_SAR_FW_COLLISION_MASKED_MIR__SIZE: u32 = 1;
pub const CYFLD_SAR_DSI_COLLISION_MASKED_MIR__OFFSET: u32 = 3;
pub const CYFLD_SAR_DSI_COLLISION_MASKED_MIR__SIZE: u32 = 1;
pub const CYFLD_SAR_INJ_EOC_MASKED_MIR__OFFSET: u32 = 4;
pub const CYFLD_SAR_INJ_EOC_MASKED_MIR__SIZE: u32 = 1;
pub const CYFLD_SAR_INJ_SATURATE_MASKED_MIR__OFFSET: u32 = 5;
pub const CYFLD_SAR_INJ_SATURATE_MASKED_MIR__SIZE: u32 = 1;
pub const CYFLD_SAR_INJ_RANGE_MASKED_MIR__OFFSET: u32 = 6;
pub const CYFLD_SAR_INJ_RANGE_MASKED_MIR__SIZE: u32 = 1;
pub const CYFLD_SAR_INJ_COLLISION_MASKED_MIR__OFFSET: u32 = 7;
pub const CYFLD_SAR_INJ_COLLISION_MASKED_MIR__SIZE: u32 = 1;
pub const CYFLD_SAR_SATURATE_MASKED_RED__OFFSET: u32 = 30;
pub const CYFLD_SAR_SATURATE_MASKED_RED__SIZE: u32 = 1;
pub const CYFLD_SAR_RANGE_MASKED_RED__OFFSET: u32 = 31;
pub const CYFLD_SAR_RANGE_MASKED_RED__SIZE: u32 = 1;
pub const CYREG_SAR_INJ_CHAN_CONFIG: u32 = 1075446400;
pub const CYFLD_SAR_INJ_PIN_ADDR__OFFSET: u32 = 0;
pub const CYFLD_SAR_INJ_PIN_ADDR__SIZE: u32 = 3;
pub const CYFLD_SAR_INJ_PORT_ADDR__OFFSET: u32 = 4;
pub const CYFLD_SAR_INJ_PORT_ADDR__SIZE: u32 = 3;
pub const CYVAL_SAR_INJ_PORT_ADDR_SARMUX: u32 = 0;
pub const CYVAL_SAR_INJ_PORT_ADDR_CTB0: u32 = 1;
pub const CYVAL_SAR_INJ_PORT_ADDR_CTB1: u32 = 2;
pub const CYVAL_SAR_INJ_PORT_ADDR_CTB2: u32 = 3;
pub const CYVAL_SAR_INJ_PORT_ADDR_CTB3: u32 = 4;
pub const CYVAL_SAR_INJ_PORT_ADDR_AROUTE_VIRT: u32 = 6;
pub const CYVAL_SAR_INJ_PORT_ADDR_SARMUX_VIRT: u32 = 7;
pub const CYFLD_SAR_INJ_DIFFERENTIAL_EN__OFFSET: u32 = 8;
pub const CYFLD_SAR_INJ_DIFFERENTIAL_EN__SIZE: u32 = 1;
pub const CYFLD_SAR_INJ_RESOLUTION__OFFSET: u32 = 9;
pub const CYFLD_SAR_INJ_RESOLUTION__SIZE: u32 = 1;
pub const CYVAL_SAR_INJ_RESOLUTION_12B: u32 = 0;
pub const CYVAL_SAR_INJ_RESOLUTION_SUBRES: u32 = 1;
pub const CYFLD_SAR_INJ_AVG_EN__OFFSET: u32 = 10;
pub const CYFLD_SAR_INJ_AVG_EN__SIZE: u32 = 1;
pub const CYFLD_SAR_INJ_SAMPLE_TIME_SEL__OFFSET: u32 = 12;
pub const CYFLD_SAR_INJ_SAMPLE_TIME_SEL__SIZE: u32 = 2;
pub const CYFLD_SAR_INJ_TAILGATING__OFFSET: u32 = 30;
pub const CYFLD_SAR_INJ_TAILGATING__SIZE: u32 = 1;
pub const CYFLD_SAR_INJ_START_EN__OFFSET: u32 = 31;
pub const CYFLD_SAR_INJ_START_EN__SIZE: u32 = 1;
pub const CYREG_SAR_INJ_RESULT: u32 = 1075446416;
pub const CYFLD_SAR_INJ_RESULT__OFFSET: u32 = 0;
pub const CYFLD_SAR_INJ_RESULT__SIZE: u32 = 16;
pub const CYFLD_SAR_INJ_COLLISION_INTR_MIR__OFFSET: u32 = 28;
pub const CYFLD_SAR_INJ_COLLISION_INTR_MIR__SIZE: u32 = 1;
pub const CYFLD_SAR_INJ_SATURATE_INTR_MIR__OFFSET: u32 = 29;
pub const CYFLD_SAR_INJ_SATURATE_INTR_MIR__SIZE: u32 = 1;
pub const CYFLD_SAR_INJ_RANGE_INTR_MIR__OFFSET: u32 = 30;
pub const CYFLD_SAR_INJ_RANGE_INTR_MIR__SIZE: u32 = 1;
pub const CYFLD_SAR_INJ_EOC_INTR_MIR__OFFSET: u32 = 31;
pub const CYFLD_SAR_INJ_EOC_INTR_MIR__SIZE: u32 = 1;
pub const CYREG_SAR_MUX_SWITCH0: u32 = 1075446528;
pub const CYFLD_SAR_MUX_FW_P0_VPLUS__OFFSET: u32 = 0;
pub const CYFLD_SAR_MUX_FW_P0_VPLUS__SIZE: u32 = 1;
pub const CYFLD_SAR_MUX_FW_P1_VPLUS__OFFSET: u32 = 1;
pub const CYFLD_SAR_MUX_FW_P1_VPLUS__SIZE: u32 = 1;
pub const CYFLD_SAR_MUX_FW_P2_VPLUS__OFFSET: u32 = 2;
pub const CYFLD_SAR_MUX_FW_P2_VPLUS__SIZE: u32 = 1;
pub const CYFLD_SAR_MUX_FW_P3_VPLUS__OFFSET: u32 = 3;
pub const CYFLD_SAR_MUX_FW_P3_VPLUS__SIZE: u32 = 1;
pub const CYFLD_SAR_MUX_FW_P4_VPLUS__OFFSET: u32 = 4;
pub const CYFLD_SAR_MUX_FW_P4_VPLUS__SIZE: u32 = 1;
pub const CYFLD_SAR_MUX_FW_P5_VPLUS__OFFSET: u32 = 5;
pub const CYFLD_SAR_MUX_FW_P5_VPLUS__SIZE: u32 = 1;
pub const CYFLD_SAR_MUX_FW_P6_VPLUS__OFFSET: u32 = 6;
pub const CYFLD_SAR_MUX_FW_P6_VPLUS__SIZE: u32 = 1;
pub const CYFLD_SAR_MUX_FW_P7_VPLUS__OFFSET: u32 = 7;
pub const CYFLD_SAR_MUX_FW_P7_VPLUS__SIZE: u32 = 1;
pub const CYFLD_SAR_MUX_FW_P0_VMINUS__OFFSET: u32 = 8;
pub const CYFLD_SAR_MUX_FW_P0_VMINUS__SIZE: u32 = 1;
pub const CYFLD_SAR_MUX_FW_P1_VMINUS__OFFSET: u32 = 9;
pub const CYFLD_SAR_MUX_FW_P1_VMINUS__SIZE: u32 = 1;
pub const CYFLD_SAR_MUX_FW_P2_VMINUS__OFFSET: u32 = 10;
pub const CYFLD_SAR_MUX_FW_P2_VMINUS__SIZE: u32 = 1;
pub const CYFLD_SAR_MUX_FW_P3_VMINUS__OFFSET: u32 = 11;
pub const CYFLD_SAR_MUX_FW_P3_VMINUS__SIZE: u32 = 1;
pub const CYFLD_SAR_MUX_FW_P4_VMINUS__OFFSET: u32 = 12;
pub const CYFLD_SAR_MUX_FW_P4_VMINUS__SIZE: u32 = 1;
pub const CYFLD_SAR_MUX_FW_P5_VMINUS__OFFSET: u32 = 13;
pub const CYFLD_SAR_MUX_FW_P5_VMINUS__SIZE: u32 = 1;
pub const CYFLD_SAR_MUX_FW_P6_VMINUS__OFFSET: u32 = 14;
pub const CYFLD_SAR_MUX_FW_P6_VMINUS__SIZE: u32 = 1;
pub const CYFLD_SAR_MUX_FW_P7_VMINUS__OFFSET: u32 = 15;
pub const CYFLD_SAR_MUX_FW_P7_VMINUS__SIZE: u32 = 1;
pub const CYFLD_SAR_MUX_FW_VSSA_VMINUS__OFFSET: u32 = 16;
pub const CYFLD_SAR_MUX_FW_VSSA_VMINUS__SIZE: u32 = 1;
pub const CYFLD_SAR_MUX_FW_TEMP_VPLUS__OFFSET: u32 = 17;
pub const CYFLD_SAR_MUX_FW_TEMP_VPLUS__SIZE: u32 = 1;
pub const CYFLD_SAR_MUX_FW_AMUXBUSA_VPLUS__OFFSET: u32 = 18;
pub const CYFLD_SAR_MUX_FW_AMUXBUSA_VPLUS__SIZE: u32 = 1;
pub const CYFLD_SAR_MUX_FW_AMUXBUSB_VPLUS__OFFSET: u32 = 19;
pub const CYFLD_SAR_MUX_FW_AMUXBUSB_VPLUS__SIZE: u32 = 1;
pub const CYFLD_SAR_MUX_FW_AMUXBUSA_VMINUS__OFFSET: u32 = 20;
pub const CYFLD_SAR_MUX_FW_AMUXBUSA_VMINUS__SIZE: u32 = 1;
pub const CYFLD_SAR_MUX_FW_AMUXBUSB_VMINUS__OFFSET: u32 = 21;
pub const CYFLD_SAR_MUX_FW_AMUXBUSB_VMINUS__SIZE: u32 = 1;
pub const CYFLD_SAR_MUX_FW_SARBUS0_VPLUS__OFFSET: u32 = 22;
pub const CYFLD_SAR_MUX_FW_SARBUS0_VPLUS__SIZE: u32 = 1;
pub const CYFLD_SAR_MUX_FW_SARBUS1_VPLUS__OFFSET: u32 = 23;
pub const CYFLD_SAR_MUX_FW_SARBUS1_VPLUS__SIZE: u32 = 1;
pub const CYFLD_SAR_MUX_FW_SARBUS0_VMINUS__OFFSET: u32 = 24;
pub const CYFLD_SAR_MUX_FW_SARBUS0_VMINUS__SIZE: u32 = 1;
pub const CYFLD_SAR_MUX_FW_SARBUS1_VMINUS__OFFSET: u32 = 25;
pub const CYFLD_SAR_MUX_FW_SARBUS1_VMINUS__SIZE: u32 = 1;
pub const CYFLD_SAR_MUX_FW_P4_COREIO0__OFFSET: u32 = 26;
pub const CYFLD_SAR_MUX_FW_P4_COREIO0__SIZE: u32 = 1;
pub const CYFLD_SAR_MUX_FW_P5_COREIO1__OFFSET: u32 = 27;
pub const CYFLD_SAR_MUX_FW_P5_COREIO1__SIZE: u32 = 1;
pub const CYFLD_SAR_MUX_FW_P6_COREIO2__OFFSET: u32 = 28;
pub const CYFLD_SAR_MUX_FW_P6_COREIO2__SIZE: u32 = 1;
pub const CYFLD_SAR_MUX_FW_P7_COREIO3__OFFSET: u32 = 29;
pub const CYFLD_SAR_MUX_FW_P7_COREIO3__SIZE: u32 = 1;
pub const CYREG_SAR_MUX_SWITCH_CLEAR0: u32 = 1075446532;
pub const CYREG_SAR_MUX_SWITCH1: u32 = 1075446536;
pub const CYFLD_SAR_MUX_FW_P4_DFT_INP__OFFSET: u32 = 0;
pub const CYFLD_SAR_MUX_FW_P4_DFT_INP__SIZE: u32 = 1;
pub const CYFLD_SAR_MUX_FW_P5_DFT_INM__OFFSET: u32 = 1;
pub const CYFLD_SAR_MUX_FW_P5_DFT_INM__SIZE: u32 = 1;
pub const CYFLD_SAR_MUX_FW_ADFT0_SARBUS0__OFFSET: u32 = 2;
pub const CYFLD_SAR_MUX_FW_ADFT0_SARBUS0__SIZE: u32 = 1;
pub const CYFLD_SAR_MUX_FW_ADFT1_SARBUS1__OFFSET: u32 = 3;
pub const CYFLD_SAR_MUX_FW_ADFT1_SARBUS1__SIZE: u32 = 1;
pub const CYREG_SAR_MUX_SWITCH_CLEAR1: u32 = 1075446540;
pub const CYREG_SAR_MUX_SWITCH_HW_CTRL: u32 = 1075446592;
pub const CYFLD_SAR_MUX_HW_CTRL_P0__OFFSET: u32 = 0;
pub const CYFLD_SAR_MUX_HW_CTRL_P0__SIZE: u32 = 1;
pub const CYFLD_SAR_MUX_HW_CTRL_P1__OFFSET: u32 = 1;
pub const CYFLD_SAR_MUX_HW_CTRL_P1__SIZE: u32 = 1;
pub const CYFLD_SAR_MUX_HW_CTRL_P2__OFFSET: u32 = 2;
pub const CYFLD_SAR_MUX_HW_CTRL_P2__SIZE: u32 = 1;
pub const CYFLD_SAR_MUX_HW_CTRL_P3__OFFSET: u32 = 3;
pub const CYFLD_SAR_MUX_HW_CTRL_P3__SIZE: u32 = 1;
pub const CYFLD_SAR_MUX_HW_CTRL_P4__OFFSET: u32 = 4;
pub const CYFLD_SAR_MUX_HW_CTRL_P4__SIZE: u32 = 1;
pub const CYFLD_SAR_MUX_HW_CTRL_P5__OFFSET: u32 = 5;
pub const CYFLD_SAR_MUX_HW_CTRL_P5__SIZE: u32 = 1;
pub const CYFLD_SAR_MUX_HW_CTRL_P6__OFFSET: u32 = 6;
pub const CYFLD_SAR_MUX_HW_CTRL_P6__SIZE: u32 = 1;
pub const CYFLD_SAR_MUX_HW_CTRL_P7__OFFSET: u32 = 7;
pub const CYFLD_SAR_MUX_HW_CTRL_P7__SIZE: u32 = 1;
pub const CYFLD_SAR_MUX_HW_CTRL_VSSA__OFFSET: u32 = 16;
pub const CYFLD_SAR_MUX_HW_CTRL_VSSA__SIZE: u32 = 1;
pub const CYFLD_SAR_MUX_HW_CTRL_TEMP__OFFSET: u32 = 17;
pub const CYFLD_SAR_MUX_HW_CTRL_TEMP__SIZE: u32 = 1;
pub const CYFLD_SAR_MUX_HW_CTRL_AMUXBUSA__OFFSET: u32 = 18;
pub const CYFLD_SAR_MUX_HW_CTRL_AMUXBUSA__SIZE: u32 = 1;
pub const CYFLD_SAR_MUX_HW_CTRL_AMUXBUSB__OFFSET: u32 = 19;
pub const CYFLD_SAR_MUX_HW_CTRL_AMUXBUSB__SIZE: u32 = 1;
pub const CYFLD_SAR_MUX_HW_CTRL_SARBUS0__OFFSET: u32 = 22;
pub const CYFLD_SAR_MUX_HW_CTRL_SARBUS0__SIZE: u32 = 1;
pub const CYFLD_SAR_MUX_HW_CTRL_SARBUS1__OFFSET: u32 = 23;
pub const CYFLD_SAR_MUX_HW_CTRL_SARBUS1__SIZE: u32 = 1;
pub const CYREG_SAR_MUX_SWITCH_STATUS: u32 = 1075446600;
pub const CYREG_SAR_PUMP_CTRL: u32 = 1075446656;
pub const CYFLD_SAR_CLOCK_SEL__OFFSET: u32 = 0;
pub const CYFLD_SAR_CLOCK_SEL__SIZE: u32 = 1;
pub const CYREG_SAR_ANA_TRIM: u32 = 1075449600;
pub const CYFLD_SAR_CAP_TRIM__OFFSET: u32 = 0;
pub const CYFLD_SAR_CAP_TRIM__SIZE: u32 = 3;
pub const CYFLD_SAR_TRIMUNIT__OFFSET: u32 = 3;
pub const CYFLD_SAR_TRIMUNIT__SIZE: u32 = 1;
pub const CYREG_SAR_WOUNDING: u32 = 1075449604;
pub const CYFLD_SAR_WOUND_RESOLUTION__OFFSET: u32 = 0;
pub const CYFLD_SAR_WOUND_RESOLUTION__SIZE: u32 = 2;
pub const CYVAL_SAR_WOUND_RESOLUTION_12BIT: u32 = 0;
pub const CYVAL_SAR_WOUND_RESOLUTION_10BIT: u32 = 1;
pub const CYVAL_SAR_WOUND_RESOLUTION_8BIT: u32 = 2;
pub const CYVAL_SAR_WOUND_RESOLUTION_8BIT_TOO: u32 = 3;
pub const CYDEV_CM0_BASE: u32 = 3758096384;
pub const CYDEV_CM0_SIZE: u32 = 1048576;
pub const CYREG_CM0_DWT_PID4: u32 = 3758104528;
pub const CYFLD_CM0_VALUE__OFFSET: u32 = 0;
pub const CYFLD_CM0_VALUE__SIZE: u32 = 32;
pub const CYREG_CM0_DWT_PID0: u32 = 3758104544;
pub const CYREG_CM0_DWT_PID1: u32 = 3758104548;
pub const CYREG_CM0_DWT_PID2: u32 = 3758104552;
pub const CYREG_CM0_DWT_PID3: u32 = 3758104556;
pub const CYREG_CM0_DWT_CID0: u32 = 3758104560;
pub const CYREG_CM0_DWT_CID1: u32 = 3758104564;
pub const CYREG_CM0_DWT_CID2: u32 = 3758104568;
pub const CYREG_CM0_DWT_CID3: u32 = 3758104572;
pub const CYREG_CM0_BP_PID4: u32 = 3758108624;
pub const CYREG_CM0_BP_PID0: u32 = 3758108640;
pub const CYREG_CM0_BP_PID1: u32 = 3758108644;
pub const CYREG_CM0_BP_PID2: u32 = 3758108648;
pub const CYREG_CM0_BP_PID3: u32 = 3758108652;
pub const CYREG_CM0_BP_CID0: u32 = 3758108656;
pub const CYREG_CM0_BP_CID1: u32 = 3758108660;
pub const CYREG_CM0_BP_CID2: u32 = 3758108664;
pub const CYREG_CM0_BP_CID3: u32 = 3758108668;
pub const CYREG_CM0_SYST_CSR: u32 = 3758153744;
pub const CYFLD_CM0_ENABLE__OFFSET: u32 = 0;
pub const CYFLD_CM0_ENABLE__SIZE: u32 = 1;
pub const CYFLD_CM0_TICKINT__OFFSET: u32 = 1;
pub const CYFLD_CM0_TICKINT__SIZE: u32 = 1;
pub const CYFLD_CM0_CLKSOURCE__OFFSET: u32 = 2;
pub const CYFLD_CM0_CLKSOURCE__SIZE: u32 = 1;
pub const CYFLD_CM0_COUNTFLAG__OFFSET: u32 = 16;
pub const CYFLD_CM0_COUNTFLAG__SIZE: u32 = 1;
pub const CYREG_CM0_SYST_RVR: u32 = 3758153748;
pub const CYFLD_CM0_RELOAD__OFFSET: u32 = 0;
pub const CYFLD_CM0_RELOAD__SIZE: u32 = 24;
pub const CYREG_CM0_SYST_CVR: u32 = 3758153752;
pub const CYFLD_CM0_CURRENT__OFFSET: u32 = 0;
pub const CYFLD_CM0_CURRENT__SIZE: u32 = 24;
pub const CYREG_CM0_SYST_CALIB: u32 = 3758153756;
pub const CYFLD_CM0_TENMS__OFFSET: u32 = 0;
pub const CYFLD_CM0_TENMS__SIZE: u32 = 24;
pub const CYFLD_CM0_SKEW__OFFSET: u32 = 30;
pub const CYFLD_CM0_SKEW__SIZE: u32 = 1;
pub const CYFLD_CM0_NOREF__OFFSET: u32 = 31;
pub const CYFLD_CM0_NOREF__SIZE: u32 = 1;
pub const CYREG_CM0_ISER: u32 = 3758153984;
pub const CYFLD_CM0_SETENA__OFFSET: u32 = 0;
pub const CYFLD_CM0_SETENA__SIZE: u32 = 32;
pub const CYREG_CM0_ICER: u32 = 3758154112;
pub const CYFLD_CM0_CLRENA__OFFSET: u32 = 0;
pub const CYFLD_CM0_CLRENA__SIZE: u32 = 32;
pub const CYREG_CM0_ISPR: u32 = 3758154240;
pub const CYFLD_CM0_SETPEND__OFFSET: u32 = 0;
pub const CYFLD_CM0_SETPEND__SIZE: u32 = 32;
pub const CYREG_CM0_ICPR: u32 = 3758154368;
pub const CYFLD_CM0_CLRPEND__OFFSET: u32 = 0;
pub const CYFLD_CM0_CLRPEND__SIZE: u32 = 32;
pub const CYREG_CM0_IPR0: u32 = 3758154752;
pub const CYFLD_CM0_PRI_N0__OFFSET: u32 = 6;
pub const CYFLD_CM0_PRI_N0__SIZE: u32 = 2;
pub const CYFLD_CM0_PRI_N1__OFFSET: u32 = 14;
pub const CYFLD_CM0_PRI_N1__SIZE: u32 = 2;
pub const CYFLD_CM0_PRI_N2__OFFSET: u32 = 22;
pub const CYFLD_CM0_PRI_N2__SIZE: u32 = 2;
pub const CYFLD_CM0_PRI_N3__OFFSET: u32 = 30;
pub const CYFLD_CM0_PRI_N3__SIZE: u32 = 2;
pub const CYREG_CM0_IPR1: u32 = 3758154756;
pub const CYREG_CM0_IPR2: u32 = 3758154760;
pub const CYREG_CM0_IPR3: u32 = 3758154764;
pub const CYREG_CM0_IPR4: u32 = 3758154768;
pub const CYREG_CM0_IPR5: u32 = 3758154772;
pub const CYREG_CM0_IPR6: u32 = 3758154776;
pub const CYREG_CM0_IPR7: u32 = 3758154780;
pub const CYREG_CM0_CPUID: u32 = 3758157056;
pub const CYFLD_CM0_REVISION__OFFSET: u32 = 0;
pub const CYFLD_CM0_REVISION__SIZE: u32 = 4;
pub const CYFLD_CM0_PARTNO__OFFSET: u32 = 4;
pub const CYFLD_CM0_PARTNO__SIZE: u32 = 12;
pub const CYFLD_CM0_CONSTANT__OFFSET: u32 = 16;
pub const CYFLD_CM0_CONSTANT__SIZE: u32 = 4;
pub const CYFLD_CM0_VARIANT__OFFSET: u32 = 20;
pub const CYFLD_CM0_VARIANT__SIZE: u32 = 4;
pub const CYFLD_CM0_IMPLEMENTER__OFFSET: u32 = 24;
pub const CYFLD_CM0_IMPLEMENTER__SIZE: u32 = 8;
pub const CYREG_CM0_ICSR: u32 = 3758157060;
pub const CYFLD_CM0_VECTACTIVE__OFFSET: u32 = 0;
pub const CYFLD_CM0_VECTACTIVE__SIZE: u32 = 9;
pub const CYFLD_CM0_VECTPENDING__OFFSET: u32 = 12;
pub const CYFLD_CM0_VECTPENDING__SIZE: u32 = 9;
pub const CYFLD_CM0_ISRPENDING__OFFSET: u32 = 22;
pub const CYFLD_CM0_ISRPENDING__SIZE: u32 = 1;
pub const CYFLD_CM0_ISRPREEMPT__OFFSET: u32 = 23;
pub const CYFLD_CM0_ISRPREEMPT__SIZE: u32 = 1;
pub const CYFLD_CM0_PENDSTCLR__OFFSET: u32 = 25;
pub const CYFLD_CM0_PENDSTCLR__SIZE: u32 = 1;
pub const CYFLD_CM0_PENDSTSETb__OFFSET: u32 = 26;
pub const CYFLD_CM0_PENDSTSETb__SIZE: u32 = 1;
pub const CYFLD_CM0_PENDSVCLR__OFFSET: u32 = 27;
pub const CYFLD_CM0_PENDSVCLR__SIZE: u32 = 1;
pub const CYFLD_CM0_PENDSVSET__OFFSET: u32 = 28;
pub const CYFLD_CM0_PENDSVSET__SIZE: u32 = 1;
pub const CYFLD_CM0_NMIPENDSET__OFFSET: u32 = 31;
pub const CYFLD_CM0_NMIPENDSET__SIZE: u32 = 1;
pub const CYREG_CM0_AIRCR: u32 = 3758157068;
pub const CYFLD_CM0_VECTCLRACTIVE__OFFSET: u32 = 1;
pub const CYFLD_CM0_VECTCLRACTIVE__SIZE: u32 = 1;
pub const CYFLD_CM0_SYSRESETREQ__OFFSET: u32 = 2;
pub const CYFLD_CM0_SYSRESETREQ__SIZE: u32 = 1;
pub const CYFLD_CM0_ENDIANNESS__OFFSET: u32 = 15;
pub const CYFLD_CM0_ENDIANNESS__SIZE: u32 = 1;
pub const CYFLD_CM0_VECTKEY__OFFSET: u32 = 16;
pub const CYFLD_CM0_VECTKEY__SIZE: u32 = 16;
pub const CYREG_CM0_SCR: u32 = 3758157072;
pub const CYFLD_CM0_SLEEPONEXIT__OFFSET: u32 = 1;
pub const CYFLD_CM0_SLEEPONEXIT__SIZE: u32 = 1;
pub const CYFLD_CM0_SLEEPDEEP__OFFSET: u32 = 2;
pub const CYFLD_CM0_SLEEPDEEP__SIZE: u32 = 1;
pub const CYFLD_CM0_SEVONPEND__OFFSET: u32 = 4;
pub const CYFLD_CM0_SEVONPEND__SIZE: u32 = 1;
pub const CYREG_CM0_CCR: u32 = 3758157076;
pub const CYFLD_CM0_UNALIGN_TRP__OFFSET: u32 = 3;
pub const CYFLD_CM0_UNALIGN_TRP__SIZE: u32 = 1;
pub const CYFLD_CM0_STKALIGN__OFFSET: u32 = 9;
pub const CYFLD_CM0_STKALIGN__SIZE: u32 = 1;
pub const CYREG_CM0_SHPR2: u32 = 3758157084;
pub const CYFLD_CM0_PRI_11__OFFSET: u32 = 30;
pub const CYFLD_CM0_PRI_11__SIZE: u32 = 2;
pub const CYREG_CM0_SHPR3: u32 = 3758157088;
pub const CYFLD_CM0_PRI_14__OFFSET: u32 = 22;
pub const CYFLD_CM0_PRI_14__SIZE: u32 = 2;
pub const CYFLD_CM0_PRI_15__OFFSET: u32 = 30;
pub const CYFLD_CM0_PRI_15__SIZE: u32 = 2;
pub const CYREG_CM0_SHCSR: u32 = 3758157092;
pub const CYFLD_CM0_SVCALLPENDED__OFFSET: u32 = 15;
pub const CYFLD_CM0_SVCALLPENDED__SIZE: u32 = 1;
pub const CYREG_CM0_SCS_PID4: u32 = 3758157776;
pub const CYREG_CM0_SCS_PID0: u32 = 3758157792;
pub const CYREG_CM0_SCS_PID1: u32 = 3758157796;
pub const CYREG_CM0_SCS_PID2: u32 = 3758157800;
pub const CYREG_CM0_SCS_PID3: u32 = 3758157804;
pub const CYREG_CM0_SCS_CID0: u32 = 3758157808;
pub const CYREG_CM0_SCS_CID1: u32 = 3758157812;
pub const CYREG_CM0_SCS_CID2: u32 = 3758157816;
pub const CYREG_CM0_SCS_CID3: u32 = 3758157820;
pub const CYREG_CM0_ROM_SCS: u32 = 3759140864;
pub const CYREG_CM0_ROM_DWT: u32 = 3759140868;
pub const CYREG_CM0_ROM_BPU: u32 = 3759140872;
pub const CYREG_CM0_ROM_END: u32 = 3759140876;
pub const CYREG_CM0_ROM_CSMT: u32 = 3759144908;
pub const CYREG_CM0_ROM_PID4: u32 = 3759144912;
pub const CYREG_CM0_ROM_PID0: u32 = 3759144928;
pub const CYREG_CM0_ROM_PID1: u32 = 3759144932;
pub const CYREG_CM0_ROM_PID2: u32 = 3759144936;
pub const CYREG_CM0_ROM_PID3: u32 = 3759144940;
pub const CYREG_CM0_ROM_CID0: u32 = 3759144944;
pub const CYREG_CM0_ROM_CID1: u32 = 3759144948;
pub const CYREG_CM0_ROM_CID2: u32 = 3759144952;
pub const CYREG_CM0_ROM_CID3: u32 = 3759144956;
pub const CYDEV_CoreSightTable_BASE: u32 = 4026531840;
pub const CYDEV_CoreSightTable_SIZE: u32 = 4096;
pub const CYREG_CoreSightTable_DATA_MBASE: u32 = 4026531840;
pub const CYREG_CoreSightTable_DATA_MSIZE: u32 = 4096;
pub const CYDEV_FLS_SECTOR_SIZE: u32 = 32768;
pub const CYDEV_FLS_ROW_SIZE: u32 = 128;
pub const EN__0__DM__MASK: u32 = 7;
pub const EN__0__DM__SHIFT: u32 = 0;
pub const EN__0__DR: u32 = 1074003968;
pub const EN__0__HSIOM: u32 = 1073807360;
pub const EN__0__HSIOM_MASK: u32 = 15;
pub const EN__0__HSIOM_SHIFT: u32 = 0;
pub const EN__0__INTCFG: u32 = 1074003980;
pub const EN__0__INTSTAT: u32 = 1074003984;
pub const EN__0__MASK: u32 = 1;
pub const EN__0__PA__CFG0: u32 = 1074745344;
pub const EN__0__PA__CFG1: u32 = 1074745345;
pub const EN__0__PA__CFG10: u32 = 1074745354;
pub const EN__0__PA__CFG11: u32 = 1074745355;
pub const EN__0__PA__CFG12: u32 = 1074745356;
pub const EN__0__PA__CFG13: u32 = 1074745357;
pub const EN__0__PA__CFG14: u32 = 1074745358;
pub const EN__0__PA__CFG2: u32 = 1074745346;
pub const EN__0__PA__CFG3: u32 = 1074745347;
pub const EN__0__PA__CFG4: u32 = 1074745348;
pub const EN__0__PA__CFG5: u32 = 1074745349;
pub const EN__0__PA__CFG6: u32 = 1074745350;
pub const EN__0__PA__CFG7: u32 = 1074745351;
pub const EN__0__PA__CFG8: u32 = 1074745352;
pub const EN__0__PA__CFG9: u32 = 1074745353;
pub const EN__0__PC: u32 = 1074003976;
pub const EN__0__PC2: u32 = 1074003992;
pub const EN__0__PORT: u32 = 0;
pub const EN__0__PS: u32 = 1074003972;
pub const EN__0__SHIFT: u32 = 0;
pub const EN__DR: u32 = 1074003968;
pub const EN__INTCFG: u32 = 1074003980;
pub const EN__INTSTAT: u32 = 1074003984;
pub const EN__MASK: u32 = 1;
pub const EN__PA__CFG0: u32 = 1074745344;
pub const EN__PA__CFG1: u32 = 1074745345;
pub const EN__PA__CFG10: u32 = 1074745354;
pub const EN__PA__CFG11: u32 = 1074745355;
pub const EN__PA__CFG12: u32 = 1074745356;
pub const EN__PA__CFG13: u32 = 1074745357;
pub const EN__PA__CFG14: u32 = 1074745358;
pub const EN__PA__CFG2: u32 = 1074745346;
pub const EN__PA__CFG3: u32 = 1074745347;
pub const EN__PA__CFG4: u32 = 1074745348;
pub const EN__PA__CFG5: u32 = 1074745349;
pub const EN__PA__CFG6: u32 = 1074745350;
pub const EN__PA__CFG7: u32 = 1074745351;
pub const EN__PA__CFG8: u32 = 1074745352;
pub const EN__PA__CFG9: u32 = 1074745353;
pub const EN__PC: u32 = 1074003976;
pub const EN__PC2: u32 = 1074003992;
pub const EN__PORT: u32 = 0;
pub const EN__PS: u32 = 1074003972;
pub const EN__SHIFT: u32 = 0;
pub const EN_GND__0__DM__MASK: u32 = 448;
pub const EN_GND__0__DM__SHIFT: u32 = 6;
pub const EN_GND__0__DR: u32 = 1074003968;
pub const EN_GND__0__HSIOM: u32 = 1073807360;
pub const EN_GND__0__HSIOM_MASK: u32 = 3840;
pub const EN_GND__0__HSIOM_SHIFT: u32 = 8;
pub const EN_GND__0__INTCFG: u32 = 1074003980;
pub const EN_GND__0__INTSTAT: u32 = 1074003984;
pub const EN_GND__0__MASK: u32 = 4;
pub const EN_GND__0__PA__CFG0: u32 = 1074745344;
pub const EN_GND__0__PA__CFG1: u32 = 1074745345;
pub const EN_GND__0__PA__CFG10: u32 = 1074745354;
pub const EN_GND__0__PA__CFG11: u32 = 1074745355;
pub const EN_GND__0__PA__CFG12: u32 = 1074745356;
pub const EN_GND__0__PA__CFG13: u32 = 1074745357;
pub const EN_GND__0__PA__CFG14: u32 = 1074745358;
pub const EN_GND__0__PA__CFG2: u32 = 1074745346;
pub const EN_GND__0__PA__CFG3: u32 = 1074745347;
pub const EN_GND__0__PA__CFG4: u32 = 1074745348;
pub const EN_GND__0__PA__CFG5: u32 = 1074745349;
pub const EN_GND__0__PA__CFG6: u32 = 1074745350;
pub const EN_GND__0__PA__CFG7: u32 = 1074745351;
pub const EN_GND__0__PA__CFG8: u32 = 1074745352;
pub const EN_GND__0__PA__CFG9: u32 = 1074745353;
pub const EN_GND__0__PC: u32 = 1074003976;
pub const EN_GND__0__PC2: u32 = 1074003992;
pub const EN_GND__0__PORT: u32 = 0;
pub const EN_GND__0__PS: u32 = 1074003972;
pub const EN_GND__0__SHIFT: u32 = 2;
pub const EN_GND__DR: u32 = 1074003968;
pub const EN_GND__INTCFG: u32 = 1074003980;
pub const EN_GND__INTSTAT: u32 = 1074003984;
pub const EN_GND__MASK: u32 = 4;
pub const EN_GND__PA__CFG0: u32 = 1074745344;
pub const EN_GND__PA__CFG1: u32 = 1074745345;
pub const EN_GND__PA__CFG10: u32 = 1074745354;
pub const EN_GND__PA__CFG11: u32 = 1074745355;
pub const EN_GND__PA__CFG12: u32 = 1074745356;
pub const EN_GND__PA__CFG13: u32 = 1074745357;
pub const EN_GND__PA__CFG14: u32 = 1074745358;
pub const EN_GND__PA__CFG2: u32 = 1074745346;
pub const EN_GND__PA__CFG3: u32 = 1074745347;
pub const EN_GND__PA__CFG4: u32 = 1074745348;
pub const EN_GND__PA__CFG5: u32 = 1074745349;
pub const EN_GND__PA__CFG6: u32 = 1074745350;
pub const EN_GND__PA__CFG7: u32 = 1074745351;
pub const EN_GND__PA__CFG8: u32 = 1074745352;
pub const EN_GND__PA__CFG9: u32 = 1074745353;
pub const EN_GND__PC: u32 = 1074003976;
pub const EN_GND__PC2: u32 = 1074003992;
pub const EN_GND__PORT: u32 = 0;
pub const EN_GND__PS: u32 = 1074003972;
pub const EN_GND__SHIFT: u32 = 2;
pub const BTN__0__DM__MASK: u32 = 14680064;
pub const BTN__0__DM__SHIFT: u32 = 21;
pub const BTN__0__DR: u32 = 1074003968;
pub const BTN__0__HSIOM: u32 = 1073807360;
pub const BTN__0__HSIOM_MASK: u32 = 4026531840;
pub const BTN__0__HSIOM_SHIFT: u32 = 28;
pub const BTN__0__INTCFG: u32 = 1074003980;
pub const BTN__0__INTSTAT: u32 = 1074003984;
pub const BTN__0__MASK: u32 = 128;
pub const BTN__0__PA__CFG0: u32 = 1074745344;
pub const BTN__0__PA__CFG1: u32 = 1074745345;
pub const BTN__0__PA__CFG10: u32 = 1074745354;
pub const BTN__0__PA__CFG11: u32 = 1074745355;
pub const BTN__0__PA__CFG12: u32 = 1074745356;
pub const BTN__0__PA__CFG13: u32 = 1074745357;
pub const BTN__0__PA__CFG14: u32 = 1074745358;
pub const BTN__0__PA__CFG2: u32 = 1074745346;
pub const BTN__0__PA__CFG3: u32 = 1074745347;
pub const BTN__0__PA__CFG4: u32 = 1074745348;
pub const BTN__0__PA__CFG5: u32 = 1074745349;
pub const BTN__0__PA__CFG6: u32 = 1074745350;
pub const BTN__0__PA__CFG7: u32 = 1074745351;
pub const BTN__0__PA__CFG8: u32 = 1074745352;
pub const BTN__0__PA__CFG9: u32 = 1074745353;
pub const BTN__0__PC: u32 = 1074003976;
pub const BTN__0__PC2: u32 = 1074003992;
pub const BTN__0__PORT: u32 = 0;
pub const BTN__0__PS: u32 = 1074003972;
pub const BTN__0__SHIFT: u32 = 7;
pub const BTN__DR: u32 = 1074003968;
pub const BTN__INTCFG: u32 = 1074003980;
pub const BTN__INTSTAT: u32 = 1074003984;
pub const BTN__MASK: u32 = 128;
pub const BTN__PA__CFG0: u32 = 1074745344;
pub const BTN__PA__CFG1: u32 = 1074745345;
pub const BTN__PA__CFG10: u32 = 1074745354;
pub const BTN__PA__CFG11: u32 = 1074745355;
pub const BTN__PA__CFG12: u32 = 1074745356;
pub const BTN__PA__CFG13: u32 = 1074745357;
pub const BTN__PA__CFG14: u32 = 1074745358;
pub const BTN__PA__CFG2: u32 = 1074745346;
pub const BTN__PA__CFG3: u32 = 1074745347;
pub const BTN__PA__CFG4: u32 = 1074745348;
pub const BTN__PA__CFG5: u32 = 1074745349;
pub const BTN__PA__CFG6: u32 = 1074745350;
pub const BTN__PA__CFG7: u32 = 1074745351;
pub const BTN__PA__CFG8: u32 = 1074745352;
pub const BTN__PA__CFG9: u32 = 1074745353;
pub const BTN__PC: u32 = 1074003976;
pub const BTN__PC2: u32 = 1074003992;
pub const BTN__PORT: u32 = 0;
pub const BTN__PS: u32 = 1074003972;
pub const BTN__SHIFT: u32 = 7;
pub const LED__0__DM__MASK: u32 = 1835008;
pub const LED__0__DM__SHIFT: u32 = 18;
pub const LED__0__DR: u32 = 1074004224;
pub const LED__0__HSIOM: u32 = 1073807364;
pub const LED__0__HSIOM_MASK: u32 = 251658240;
pub const LED__0__HSIOM_SHIFT: u32 = 24;
pub const LED__0__INTCFG: u32 = 1074004236;
pub const LED__0__INTSTAT: u32 = 1074004240;
pub const LED__0__MASK: u32 = 64;
pub const LED__0__PA__CFG0: u32 = 1074745360;
pub const LED__0__PA__CFG1: u32 = 1074745361;
pub const LED__0__PA__CFG10: u32 = 1074745370;
pub const LED__0__PA__CFG11: u32 = 1074745371;
pub const LED__0__PA__CFG12: u32 = 1074745372;
pub const LED__0__PA__CFG13: u32 = 1074745373;
pub const LED__0__PA__CFG14: u32 = 1074745374;
pub const LED__0__PA__CFG2: u32 = 1074745362;
pub const LED__0__PA__CFG3: u32 = 1074745363;
pub const LED__0__PA__CFG4: u32 = 1074745364;
pub const LED__0__PA__CFG5: u32 = 1074745365;
pub const LED__0__PA__CFG6: u32 = 1074745366;
pub const LED__0__PA__CFG7: u32 = 1074745367;
pub const LED__0__PA__CFG8: u32 = 1074745368;
pub const LED__0__PA__CFG9: u32 = 1074745369;
pub const LED__0__PC: u32 = 1074004232;
pub const LED__0__PC2: u32 = 1074004248;
pub const LED__0__PORT: u32 = 1;
pub const LED__0__PS: u32 = 1074004228;
pub const LED__0__SHIFT: u32 = 6;
pub const LED__DR: u32 = 1074004224;
pub const LED__INTCFG: u32 = 1074004236;
pub const LED__INTSTAT: u32 = 1074004240;
pub const LED__MASK: u32 = 64;
pub const LED__PA__CFG0: u32 = 1074745360;
pub const LED__PA__CFG1: u32 = 1074745361;
pub const LED__PA__CFG10: u32 = 1074745370;
pub const LED__PA__CFG11: u32 = 1074745371;
pub const LED__PA__CFG12: u32 = 1074745372;
pub const LED__PA__CFG13: u32 = 1074745373;
pub const LED__PA__CFG14: u32 = 1074745374;
pub const LED__PA__CFG2: u32 = 1074745362;
pub const LED__PA__CFG3: u32 = 1074745363;
pub const LED__PA__CFG4: u32 = 1074745364;
pub const LED__PA__CFG5: u32 = 1074745365;
pub const LED__PA__CFG6: u32 = 1074745366;
pub const LED__PA__CFG7: u32 = 1074745367;
pub const LED__PA__CFG8: u32 = 1074745368;
pub const LED__PA__CFG9: u32 = 1074745369;
pub const LED__PC: u32 = 1074004232;
pub const LED__PC2: u32 = 1074004248;
pub const LED__PORT: u32 = 1;
pub const LED__PS: u32 = 1074004228;
pub const LED__SHIFT: u32 = 6;
pub const DecX_cy_m0s8_tcpwm_1__CC: u32 = 1074069772;
pub const DecX_cy_m0s8_tcpwm_1__CC_BUFF: u32 = 1074069776;
pub const DecX_cy_m0s8_tcpwm_1__COUNTER: u32 = 1074069768;
pub const DecX_cy_m0s8_tcpwm_1__CTRL: u32 = 1074069760;
pub const DecX_cy_m0s8_tcpwm_1__INTR: u32 = 1074069808;
pub const DecX_cy_m0s8_tcpwm_1__INTR_MASK: u32 = 1074069816;
pub const DecX_cy_m0s8_tcpwm_1__INTR_MASKED: u32 = 1074069820;
pub const DecX_cy_m0s8_tcpwm_1__INTR_SET: u32 = 1074069812;
pub const DecX_cy_m0s8_tcpwm_1__PERIOD: u32 = 1074069780;
pub const DecX_cy_m0s8_tcpwm_1__PERIOD_BUFF: u32 = 1074069784;
pub const DecX_cy_m0s8_tcpwm_1__STATUS: u32 = 1074069764;
pub const DecX_cy_m0s8_tcpwm_1__TCPWM_CMD: u32 = 1074069512;
pub const DecX_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK: u32 = 1;
pub const DecX_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT: u32 = 0;
pub const DecX_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK: u32 = 256;
pub const DecX_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT: u32 = 8;
pub const DecX_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK: u32 = 16777216;
pub const DecX_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT: u32 = 24;
pub const DecX_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK: u32 = 65536;
pub const DecX_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT: u32 = 16;
pub const DecX_cy_m0s8_tcpwm_1__TCPWM_CTRL: u32 = 1074069504;
pub const DecX_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK: u32 = 1;
pub const DecX_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT: u32 = 0;
pub const DecX_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE: u32 = 1074069516;
pub const DecX_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK: u32 = 1;
pub const DecX_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT: u32 = 0;
pub const DecX_cy_m0s8_tcpwm_1__TCPWM_NUMBER: u32 = 0;
pub const DecX_cy_m0s8_tcpwm_1__TR_CTRL0: u32 = 1074069792;
pub const DecX_cy_m0s8_tcpwm_1__TR_CTRL1: u32 = 1074069796;
pub const DecX_cy_m0s8_tcpwm_1__TR_CTRL2: u32 = 1074069800;
pub const DecY_cy_m0s8_tcpwm_1__CC: u32 = 1074069964;
pub const DecY_cy_m0s8_tcpwm_1__CC_BUFF: u32 = 1074069968;
pub const DecY_cy_m0s8_tcpwm_1__COUNTER: u32 = 1074069960;
pub const DecY_cy_m0s8_tcpwm_1__CTRL: u32 = 1074069952;
pub const DecY_cy_m0s8_tcpwm_1__INTR: u32 = 1074070000;
pub const DecY_cy_m0s8_tcpwm_1__INTR_MASK: u32 = 1074070008;
pub const DecY_cy_m0s8_tcpwm_1__INTR_MASKED: u32 = 1074070012;
pub const DecY_cy_m0s8_tcpwm_1__INTR_SET: u32 = 1074070004;
pub const DecY_cy_m0s8_tcpwm_1__PERIOD: u32 = 1074069972;
pub const DecY_cy_m0s8_tcpwm_1__PERIOD_BUFF: u32 = 1074069976;
pub const DecY_cy_m0s8_tcpwm_1__STATUS: u32 = 1074069956;
pub const DecY_cy_m0s8_tcpwm_1__TCPWM_CMD: u32 = 1074069512;
pub const DecY_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK: u32 = 8;
pub const DecY_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT: u32 = 3;
pub const DecY_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK: u32 = 2048;
pub const DecY_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT: u32 = 11;
pub const DecY_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK: u32 = 134217728;
pub const DecY_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT: u32 = 27;
pub const DecY_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK: u32 = 524288;
pub const DecY_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT: u32 = 19;
pub const DecY_cy_m0s8_tcpwm_1__TCPWM_CTRL: u32 = 1074069504;
pub const DecY_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK: u32 = 8;
pub const DecY_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT: u32 = 3;
pub const DecY_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE: u32 = 1074069516;
pub const DecY_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK: u32 = 8;
pub const DecY_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT: u32 = 3;
pub const DecY_cy_m0s8_tcpwm_1__TCPWM_NUMBER: u32 = 3;
pub const DecY_cy_m0s8_tcpwm_1__TR_CTRL0: u32 = 1074069984;
pub const DecY_cy_m0s8_tcpwm_1__TR_CTRL1: u32 = 1074069988;
pub const DecY_cy_m0s8_tcpwm_1__TR_CTRL2: u32 = 1074069992;
pub const DecZ_cy_m0s8_tcpwm_1__CC: u32 = 1074069836;
pub const DecZ_cy_m0s8_tcpwm_1__CC_BUFF: u32 = 1074069840;
pub const DecZ_cy_m0s8_tcpwm_1__COUNTER: u32 = 1074069832;
pub const DecZ_cy_m0s8_tcpwm_1__CTRL: u32 = 1074069824;
pub const DecZ_cy_m0s8_tcpwm_1__INTR: u32 = 1074069872;
pub const DecZ_cy_m0s8_tcpwm_1__INTR_MASK: u32 = 1074069880;
pub const DecZ_cy_m0s8_tcpwm_1__INTR_MASKED: u32 = 1074069884;
pub const DecZ_cy_m0s8_tcpwm_1__INTR_SET: u32 = 1074069876;
pub const DecZ_cy_m0s8_tcpwm_1__PERIOD: u32 = 1074069844;
pub const DecZ_cy_m0s8_tcpwm_1__PERIOD_BUFF: u32 = 1074069848;
pub const DecZ_cy_m0s8_tcpwm_1__STATUS: u32 = 1074069828;
pub const DecZ_cy_m0s8_tcpwm_1__TCPWM_CMD: u32 = 1074069512;
pub const DecZ_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK: u32 = 2;
pub const DecZ_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT: u32 = 1;
pub const DecZ_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK: u32 = 512;
pub const DecZ_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT: u32 = 9;
pub const DecZ_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK: u32 = 33554432;
pub const DecZ_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT: u32 = 25;
pub const DecZ_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK: u32 = 131072;
pub const DecZ_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT: u32 = 17;
pub const DecZ_cy_m0s8_tcpwm_1__TCPWM_CTRL: u32 = 1074069504;
pub const DecZ_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK: u32 = 2;
pub const DecZ_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT: u32 = 1;
pub const DecZ_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE: u32 = 1074069516;
pub const DecZ_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK: u32 = 2;
pub const DecZ_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT: u32 = 1;
pub const DecZ_cy_m0s8_tcpwm_1__TCPWM_NUMBER: u32 = 1;
pub const DecZ_cy_m0s8_tcpwm_1__TR_CTRL0: u32 = 1074069856;
pub const DecZ_cy_m0s8_tcpwm_1__TR_CTRL1: u32 = 1074069860;
pub const DecZ_cy_m0s8_tcpwm_1__TR_CTRL2: u32 = 1074069864;
pub const I2CS_SCB__BIST_CONTROL: u32 = 1074200832;
pub const I2CS_SCB__BIST_DATA: u32 = 1074200836;
pub const I2CS_SCB__CTRL: u32 = 1074200576;
pub const I2CS_SCB__EZ_DATA00: u32 = 1074201600;
pub const I2CS_SCB__EZ_DATA01: u32 = 1074201604;
pub const I2CS_SCB__EZ_DATA02: u32 = 1074201608;
pub const I2CS_SCB__EZ_DATA03: u32 = 1074201612;
pub const I2CS_SCB__EZ_DATA04: u32 = 1074201616;
pub const I2CS_SCB__EZ_DATA05: u32 = 1074201620;
pub const I2CS_SCB__EZ_DATA06: u32 = 1074201624;
pub const I2CS_SCB__EZ_DATA07: u32 = 1074201628;
pub const I2CS_SCB__EZ_DATA08: u32 = 1074201632;
pub const I2CS_SCB__EZ_DATA09: u32 = 1074201636;
pub const I2CS_SCB__EZ_DATA10: u32 = 1074201640;
pub const I2CS_SCB__EZ_DATA11: u32 = 1074201644;
pub const I2CS_SCB__EZ_DATA12: u32 = 1074201648;
pub const I2CS_SCB__EZ_DATA13: u32 = 1074201652;
pub const I2CS_SCB__EZ_DATA14: u32 = 1074201656;
pub const I2CS_SCB__EZ_DATA15: u32 = 1074201660;
pub const I2CS_SCB__EZ_DATA16: u32 = 1074201664;
pub const I2CS_SCB__EZ_DATA17: u32 = 1074201668;
pub const I2CS_SCB__EZ_DATA18: u32 = 1074201672;
pub const I2CS_SCB__EZ_DATA19: u32 = 1074201676;
pub const I2CS_SCB__EZ_DATA20: u32 = 1074201680;
pub const I2CS_SCB__EZ_DATA21: u32 = 1074201684;
pub const I2CS_SCB__EZ_DATA22: u32 = 1074201688;
pub const I2CS_SCB__EZ_DATA23: u32 = 1074201692;
pub const I2CS_SCB__EZ_DATA24: u32 = 1074201696;
pub const I2CS_SCB__EZ_DATA25: u32 = 1074201700;
pub const I2CS_SCB__EZ_DATA26: u32 = 1074201704;
pub const I2CS_SCB__EZ_DATA27: u32 = 1074201708;
pub const I2CS_SCB__EZ_DATA28: u32 = 1074201712;
pub const I2CS_SCB__EZ_DATA29: u32 = 1074201716;
pub const I2CS_SCB__EZ_DATA30: u32 = 1074201720;
pub const I2CS_SCB__EZ_DATA31: u32 = 1074201724;
pub const I2CS_SCB__I2C_CFG: u32 = 1074200688;
pub const I2CS_SCB__I2C_CTRL: u32 = 1074200672;
pub const I2CS_SCB__I2C_M_CMD: u32 = 1074200680;
pub const I2CS_SCB__I2C_S_CMD: u32 = 1074200684;
pub const I2CS_SCB__I2C_STATUS: u32 = 1074200676;
pub const I2CS_SCB__INTR_CAUSE: u32 = 1074204160;
pub const I2CS_SCB__INTR_I2C_EC: u32 = 1074204288;
pub const I2CS_SCB__INTR_I2C_EC_MASK: u32 = 1074204296;
pub const I2CS_SCB__INTR_I2C_EC_MASKED: u32 = 1074204300;
pub const I2CS_SCB__INTR_M: u32 = 1074204416;
pub const I2CS_SCB__INTR_M_MASK: u32 = 1074204424;
pub const I2CS_SCB__INTR_M_MASKED: u32 = 1074204428;
pub const I2CS_SCB__INTR_M_SET: u32 = 1074204420;
pub const I2CS_SCB__INTR_RX: u32 = 1074204608;
pub const I2CS_SCB__INTR_RX_MASK: u32 = 1074204616;
pub const I2CS_SCB__INTR_RX_MASKED: u32 = 1074204620;
pub const I2CS_SCB__INTR_RX_SET: u32 = 1074204612;
pub const I2CS_SCB__INTR_S: u32 = 1074204480;
pub const I2CS_SCB__INTR_S_MASK: u32 = 1074204488;
pub const I2CS_SCB__INTR_S_MASKED: u32 = 1074204492;
pub const I2CS_SCB__INTR_S_SET: u32 = 1074204484;
pub const I2CS_SCB__INTR_SPI_EC: u32 = 1074204352;
pub const I2CS_SCB__INTR_SPI_EC_MASK: u32 = 1074204360;
pub const I2CS_SCB__INTR_SPI_EC_MASKED: u32 = 1074204364;
pub const I2CS_SCB__INTR_TX: u32 = 1074204544;
pub const I2CS_SCB__INTR_TX_MASK: u32 = 1074204552;
pub const I2CS_SCB__INTR_TX_MASKED: u32 = 1074204556;
pub const I2CS_SCB__INTR_TX_SET: u32 = 1074204548;
pub const I2CS_SCB__RX_CTRL: u32 = 1074201344;
pub const I2CS_SCB__RX_FIFO_CTRL: u32 = 1074201348;
pub const I2CS_SCB__RX_FIFO_RD: u32 = 1074201408;
pub const I2CS_SCB__RX_FIFO_RD_SILENT: u32 = 1074201412;
pub const I2CS_SCB__RX_FIFO_STATUS: u32 = 1074201352;
pub const I2CS_SCB__RX_MATCH: u32 = 1074201360;
pub const I2CS_SCB__SPI_CTRL: u32 = 1074200608;
pub const I2CS_SCB__SPI_STATUS: u32 = 1074200612;
pub const I2CS_SCB__SS0_POSISTION: u32 = 0;
pub const I2CS_SCB__SS1_POSISTION: u32 = 1;
pub const I2CS_SCB__SS2_POSISTION: u32 = 2;
pub const I2CS_SCB__SS3_POSISTION: u32 = 3;
pub const I2CS_SCB__STATUS: u32 = 1074200580;
pub const I2CS_SCB__TX_CTRL: u32 = 1074201088;
pub const I2CS_SCB__TX_FIFO_CTRL: u32 = 1074201092;
pub const I2CS_SCB__TX_FIFO_STATUS: u32 = 1074201096;
pub const I2CS_SCB__TX_FIFO_WR: u32 = 1074201152;
pub const I2CS_SCB__UART_CTRL: u32 = 1074200640;
pub const I2CS_SCB__UART_RX_CTRL: u32 = 1074200648;
pub const I2CS_SCB__UART_RX_STATUS: u32 = 1074200652;
pub const I2CS_SCB__UART_TX_CTRL: u32 = 1074200644;
pub const I2CS_SCB_IRQ__INTC_CLR_EN_REG: u32 = 3758154112;
pub const I2CS_SCB_IRQ__INTC_CLR_PD_REG: u32 = 3758154368;
pub const I2CS_SCB_IRQ__INTC_MASK: u32 = 2048;
pub const I2CS_SCB_IRQ__INTC_NUMBER: u32 = 11;
pub const I2CS_SCB_IRQ__INTC_PRIOR_MASK: u32 = 3221225472;
pub const I2CS_SCB_IRQ__INTC_PRIOR_NUM: u32 = 3;
pub const I2CS_SCB_IRQ__INTC_PRIOR_REG: u32 = 3758154760;
pub const I2CS_SCB_IRQ__INTC_SET_EN_REG: u32 = 3758153984;
pub const I2CS_SCB_IRQ__INTC_SET_PD_REG: u32 = 3758154240;
pub const I2CS_SCBCLK__DIVIDER_MASK: u32 = 65535;
pub const I2CS_SCBCLK__ENABLE: u32 = 1073873024;
pub const I2CS_SCBCLK__ENABLE_MASK: u32 = 2147483648;
pub const I2CS_SCBCLK__MASK: u32 = 2147483648;
pub const I2CS_SCBCLK__REGISTER: u32 = 1073873024;
pub const I2CS_scl__0__DM__MASK: u32 = 7;
pub const I2CS_scl__0__DM__SHIFT: u32 = 0;
pub const I2CS_scl__0__DR: u32 = 1074004736;
pub const I2CS_scl__0__HSIOM: u32 = 1073807372;
pub const I2CS_scl__0__HSIOM_GPIO: u32 = 0;
pub const I2CS_scl__0__HSIOM_I2C: u32 = 14;
pub const I2CS_scl__0__HSIOM_I2C_SCL: u32 = 14;
pub const I2CS_scl__0__HSIOM_MASK: u32 = 15;
pub const I2CS_scl__0__HSIOM_SHIFT: u32 = 0;
pub const I2CS_scl__0__HSIOM_SPI: u32 = 15;
pub const I2CS_scl__0__HSIOM_SPI_MOSI: u32 = 15;
pub const I2CS_scl__0__HSIOM_UART: u32 = 9;
pub const I2CS_scl__0__HSIOM_UART_RX: u32 = 9;
pub const I2CS_scl__0__INTCFG: u32 = 1074004748;
pub const I2CS_scl__0__INTSTAT: u32 = 1074004752;
pub const I2CS_scl__0__MASK: u32 = 1;
pub const I2CS_scl__0__PA__CFG0: u32 = 1074745392;
pub const I2CS_scl__0__PA__CFG1: u32 = 1074745393;
pub const I2CS_scl__0__PA__CFG10: u32 = 1074745402;
pub const I2CS_scl__0__PA__CFG11: u32 = 1074745403;
pub const I2CS_scl__0__PA__CFG12: u32 = 1074745404;
pub const I2CS_scl__0__PA__CFG13: u32 = 1074745405;
pub const I2CS_scl__0__PA__CFG14: u32 = 1074745406;
pub const I2CS_scl__0__PA__CFG2: u32 = 1074745394;
pub const I2CS_scl__0__PA__CFG3: u32 = 1074745395;
pub const I2CS_scl__0__PA__CFG4: u32 = 1074745396;
pub const I2CS_scl__0__PA__CFG5: u32 = 1074745397;
pub const I2CS_scl__0__PA__CFG6: u32 = 1074745398;
pub const I2CS_scl__0__PA__CFG7: u32 = 1074745399;
pub const I2CS_scl__0__PA__CFG8: u32 = 1074745400;
pub const I2CS_scl__0__PA__CFG9: u32 = 1074745401;
pub const I2CS_scl__0__PC: u32 = 1074004744;
pub const I2CS_scl__0__PC2: u32 = 1074004760;
pub const I2CS_scl__0__PORT: u32 = 3;
pub const I2CS_scl__0__PS: u32 = 1074004740;
pub const I2CS_scl__0__SHIFT: u32 = 0;
pub const I2CS_scl__DR: u32 = 1074004736;
pub const I2CS_scl__INTCFG: u32 = 1074004748;
pub const I2CS_scl__INTSTAT: u32 = 1074004752;
pub const I2CS_scl__MASK: u32 = 1;
pub const I2CS_scl__PA__CFG0: u32 = 1074745392;
pub const I2CS_scl__PA__CFG1: u32 = 1074745393;
pub const I2CS_scl__PA__CFG10: u32 = 1074745402;
pub const I2CS_scl__PA__CFG11: u32 = 1074745403;
pub const I2CS_scl__PA__CFG12: u32 = 1074745404;
pub const I2CS_scl__PA__CFG13: u32 = 1074745405;
pub const I2CS_scl__PA__CFG14: u32 = 1074745406;
pub const I2CS_scl__PA__CFG2: u32 = 1074745394;
pub const I2CS_scl__PA__CFG3: u32 = 1074745395;
pub const I2CS_scl__PA__CFG4: u32 = 1074745396;
pub const I2CS_scl__PA__CFG5: u32 = 1074745397;
pub const I2CS_scl__PA__CFG6: u32 = 1074745398;
pub const I2CS_scl__PA__CFG7: u32 = 1074745399;
pub const I2CS_scl__PA__CFG8: u32 = 1074745400;
pub const I2CS_scl__PA__CFG9: u32 = 1074745401;
pub const I2CS_scl__PC: u32 = 1074004744;
pub const I2CS_scl__PC2: u32 = 1074004760;
pub const I2CS_scl__PORT: u32 = 3;
pub const I2CS_scl__PS: u32 = 1074004740;
pub const I2CS_scl__SHIFT: u32 = 0;
pub const I2CS_sda__0__DM__MASK: u32 = 56;
pub const I2CS_sda__0__DM__SHIFT: u32 = 3;
pub const I2CS_sda__0__DR: u32 = 1074004736;
pub const I2CS_sda__0__HSIOM: u32 = 1073807372;
pub const I2CS_sda__0__HSIOM_GPIO: u32 = 0;
pub const I2CS_sda__0__HSIOM_I2C: u32 = 14;
pub const I2CS_sda__0__HSIOM_I2C_SDA: u32 = 14;
pub const I2CS_sda__0__HSIOM_MASK: u32 = 240;
pub const I2CS_sda__0__HSIOM_SHIFT: u32 = 4;
pub const I2CS_sda__0__HSIOM_SPI: u32 = 15;
pub const I2CS_sda__0__HSIOM_SPI_MISO: u32 = 15;
pub const I2CS_sda__0__HSIOM_UART: u32 = 9;
pub const I2CS_sda__0__HSIOM_UART_TX: u32 = 9;
pub const I2CS_sda__0__INTCFG: u32 = 1074004748;
pub const I2CS_sda__0__INTSTAT: u32 = 1074004752;
pub const I2CS_sda__0__MASK: u32 = 2;
pub const I2CS_sda__0__PA__CFG0: u32 = 1074745392;
pub const I2CS_sda__0__PA__CFG1: u32 = 1074745393;
pub const I2CS_sda__0__PA__CFG10: u32 = 1074745402;
pub const I2CS_sda__0__PA__CFG11: u32 = 1074745403;
pub const I2CS_sda__0__PA__CFG12: u32 = 1074745404;
pub const I2CS_sda__0__PA__CFG13: u32 = 1074745405;
pub const I2CS_sda__0__PA__CFG14: u32 = 1074745406;
pub const I2CS_sda__0__PA__CFG2: u32 = 1074745394;
pub const I2CS_sda__0__PA__CFG3: u32 = 1074745395;
pub const I2CS_sda__0__PA__CFG4: u32 = 1074745396;
pub const I2CS_sda__0__PA__CFG5: u32 = 1074745397;
pub const I2CS_sda__0__PA__CFG6: u32 = 1074745398;
pub const I2CS_sda__0__PA__CFG7: u32 = 1074745399;
pub const I2CS_sda__0__PA__CFG8: u32 = 1074745400;
pub const I2CS_sda__0__PA__CFG9: u32 = 1074745401;
pub const I2CS_sda__0__PC: u32 = 1074004744;
pub const I2CS_sda__0__PC2: u32 = 1074004760;
pub const I2CS_sda__0__PORT: u32 = 3;
pub const I2CS_sda__0__PS: u32 = 1074004740;
pub const I2CS_sda__0__SHIFT: u32 = 1;
pub const I2CS_sda__DR: u32 = 1074004736;
pub const I2CS_sda__INTCFG: u32 = 1074004748;
pub const I2CS_sda__INTSTAT: u32 = 1074004752;
pub const I2CS_sda__MASK: u32 = 2;
pub const I2CS_sda__PA__CFG0: u32 = 1074745392;
pub const I2CS_sda__PA__CFG1: u32 = 1074745393;
pub const I2CS_sda__PA__CFG10: u32 = 1074745402;
pub const I2CS_sda__PA__CFG11: u32 = 1074745403;
pub const I2CS_sda__PA__CFG12: u32 = 1074745404;
pub const I2CS_sda__PA__CFG13: u32 = 1074745405;
pub const I2CS_sda__PA__CFG14: u32 = 1074745406;
pub const I2CS_sda__PA__CFG2: u32 = 1074745394;
pub const I2CS_sda__PA__CFG3: u32 = 1074745395;
pub const I2CS_sda__PA__CFG4: u32 = 1074745396;
pub const I2CS_sda__PA__CFG5: u32 = 1074745397;
pub const I2CS_sda__PA__CFG6: u32 = 1074745398;
pub const I2CS_sda__PA__CFG7: u32 = 1074745399;
pub const I2CS_sda__PA__CFG8: u32 = 1074745400;
pub const I2CS_sda__PA__CFG9: u32 = 1074745401;
pub const I2CS_sda__PC: u32 = 1074004744;
pub const I2CS_sda__PC2: u32 = 1074004760;
pub const I2CS_sda__PORT: u32 = 3;
pub const I2CS_sda__PS: u32 = 1074004740;
pub const I2CS_sda__SHIFT: u32 = 1;
pub const IDAC_cy_psoc4_idac__CONTROL: u32 = 1074266116;
pub const IDAC_cy_psoc4_idac__CSD_IDAC: u32 = 1074266120;
pub const IDAC_cy_psoc4_idac__CSD_IDAC_SHIFT: u32 = 0;
pub const IDAC_cy_psoc4_idac__CSD_TRIM1: u32 = 1074331392;
pub const IDAC_cy_psoc4_idac__CSD_TRIM1_SHIFT: u32 = 0;
pub const IDAC_cy_psoc4_idac__CSD_TRIM2: u32 = 1074331396;
pub const IDAC_cy_psoc4_idac__CSD_TRIM2_SHIFT: u32 = 0;
pub const IDAC_cy_psoc4_idac__IDAC_NUMBER: u32 = 1;
pub const IDAC_cy_psoc4_idac__POLARITY: u32 = 1074266116;
pub const IDAC_cy_psoc4_idac__POLARITY_SHIFT: u32 = 16;
pub const Iref__0__DM__MASK: u32 = 448;
pub const Iref__0__DM__SHIFT: u32 = 6;
pub const Iref__0__DR: u32 = 1074004224;
pub const Iref__0__HSIOM: u32 = 1073807364;
pub const Iref__0__HSIOM_MASK: u32 = 3840;
pub const Iref__0__HSIOM_SHIFT: u32 = 8;
pub const Iref__0__INTCFG: u32 = 1074004236;
pub const Iref__0__INTSTAT: u32 = 1074004240;
pub const Iref__0__MASK: u32 = 4;
pub const Iref__0__OUT_SEL: u32 = 1074745370;
pub const Iref__0__OUT_SEL_SHIFT: u32 = 4;
pub const Iref__0__OUT_SEL_VAL: u32 = 1;
pub const Iref__0__PA__CFG0: u32 = 1074745360;
pub const Iref__0__PA__CFG1: u32 = 1074745361;
pub const Iref__0__PA__CFG10: u32 = 1074745370;
pub const Iref__0__PA__CFG11: u32 = 1074745371;
pub const Iref__0__PA__CFG12: u32 = 1074745372;
pub const Iref__0__PA__CFG13: u32 = 1074745373;
pub const Iref__0__PA__CFG14: u32 = 1074745374;
pub const Iref__0__PA__CFG2: u32 = 1074745362;
pub const Iref__0__PA__CFG3: u32 = 1074745363;
pub const Iref__0__PA__CFG4: u32 = 1074745364;
pub const Iref__0__PA__CFG5: u32 = 1074745365;
pub const Iref__0__PA__CFG6: u32 = 1074745366;
pub const Iref__0__PA__CFG7: u32 = 1074745367;
pub const Iref__0__PA__CFG8: u32 = 1074745368;
pub const Iref__0__PA__CFG9: u32 = 1074745369;
pub const Iref__0__PC: u32 = 1074004232;
pub const Iref__0__PC2: u32 = 1074004248;
pub const Iref__0__PORT: u32 = 1;
pub const Iref__0__PS: u32 = 1074004228;
pub const Iref__0__SHIFT: u32 = 2;
pub const Iref__DR: u32 = 1074004224;
pub const Iref__INTCFG: u32 = 1074004236;
pub const Iref__INTSTAT: u32 = 1074004240;
pub const Iref__MASK: u32 = 4;
pub const Iref__PA__CFG0: u32 = 1074745360;
pub const Iref__PA__CFG1: u32 = 1074745361;
pub const Iref__PA__CFG10: u32 = 1074745370;
pub const Iref__PA__CFG11: u32 = 1074745371;
pub const Iref__PA__CFG12: u32 = 1074745372;
pub const Iref__PA__CFG13: u32 = 1074745373;
pub const Iref__PA__CFG14: u32 = 1074745374;
pub const Iref__PA__CFG2: u32 = 1074745362;
pub const Iref__PA__CFG3: u32 = 1074745363;
pub const Iref__PA__CFG4: u32 = 1074745364;
pub const Iref__PA__CFG5: u32 = 1074745365;
pub const Iref__PA__CFG6: u32 = 1074745366;
pub const Iref__PA__CFG7: u32 = 1074745367;
pub const Iref__PA__CFG8: u32 = 1074745368;
pub const Iref__PA__CFG9: u32 = 1074745369;
pub const Iref__PC: u32 = 1074004232;
pub const Iref__PC2: u32 = 1074004248;
pub const Iref__PORT: u32 = 1;
pub const Iref__PS: u32 = 1074004228;
pub const Iref__SHIFT: u32 = 2;
pub const UART_rx__0__DM__MASK: u32 = 7;
pub const UART_rx__0__DM__SHIFT: u32 = 0;
pub const UART_rx__0__DR: u32 = 1074004992;
pub const UART_rx__0__HSIOM: u32 = 1073807376;
pub const UART_rx__0__HSIOM_GPIO: u32 = 0;
pub const UART_rx__0__HSIOM_I2C: u32 = 14;
pub const UART_rx__0__HSIOM_I2C_SCL: u32 = 14;
pub const UART_rx__0__HSIOM_MASK: u32 = 15;
pub const UART_rx__0__HSIOM_SHIFT: u32 = 0;
pub const UART_rx__0__HSIOM_SPI: u32 = 15;
pub const UART_rx__0__HSIOM_SPI_MOSI: u32 = 15;
pub const UART_rx__0__HSIOM_UART: u32 = 9;
pub const UART_rx__0__HSIOM_UART_RX: u32 = 9;
pub const UART_rx__0__INTCFG: u32 = 1074005004;
pub const UART_rx__0__INTSTAT: u32 = 1074005008;
pub const UART_rx__0__MASK: u32 = 1;
pub const UART_rx__0__PC: u32 = 1074005000;
pub const UART_rx__0__PC2: u32 = 1074005016;
pub const UART_rx__0__PORT: u32 = 4;
pub const UART_rx__0__PS: u32 = 1074004996;
pub const UART_rx__0__SHIFT: u32 = 0;
pub const UART_rx__DR: u32 = 1074004992;
pub const UART_rx__INTCFG: u32 = 1074005004;
pub const UART_rx__INTSTAT: u32 = 1074005008;
pub const UART_rx__MASK: u32 = 1;
pub const UART_rx__PC: u32 = 1074005000;
pub const UART_rx__PC2: u32 = 1074005016;
pub const UART_rx__PORT: u32 = 4;
pub const UART_rx__PS: u32 = 1074004996;
pub const UART_rx__SHIFT: u32 = 0;
pub const UART_SCB__BIST_CONTROL: u32 = 1074135296;
pub const UART_SCB__BIST_DATA: u32 = 1074135300;
pub const UART_SCB__CTRL: u32 = 1074135040;
pub const UART_SCB__EZ_DATA00: u32 = 1074136064;
pub const UART_SCB__EZ_DATA01: u32 = 1074136068;
pub const UART_SCB__EZ_DATA02: u32 = 1074136072;
pub const UART_SCB__EZ_DATA03: u32 = 1074136076;
pub const UART_SCB__EZ_DATA04: u32 = 1074136080;
pub const UART_SCB__EZ_DATA05: u32 = 1074136084;
pub const UART_SCB__EZ_DATA06: u32 = 1074136088;
pub const UART_SCB__EZ_DATA07: u32 = 1074136092;
pub const UART_SCB__EZ_DATA08: u32 = 1074136096;
pub const UART_SCB__EZ_DATA09: u32 = 1074136100;
pub const UART_SCB__EZ_DATA10: u32 = 1074136104;
pub const UART_SCB__EZ_DATA11: u32 = 1074136108;
pub const UART_SCB__EZ_DATA12: u32 = 1074136112;
pub const UART_SCB__EZ_DATA13: u32 = 1074136116;
pub const UART_SCB__EZ_DATA14: u32 = 1074136120;
pub const UART_SCB__EZ_DATA15: u32 = 1074136124;
pub const UART_SCB__EZ_DATA16: u32 = 1074136128;
pub const UART_SCB__EZ_DATA17: u32 = 1074136132;
pub const UART_SCB__EZ_DATA18: u32 = 1074136136;
pub const UART_SCB__EZ_DATA19: u32 = 1074136140;
pub const UART_SCB__EZ_DATA20: u32 = 1074136144;
pub const UART_SCB__EZ_DATA21: u32 = 1074136148;
pub const UART_SCB__EZ_DATA22: u32 = 1074136152;
pub const UART_SCB__EZ_DATA23: u32 = 1074136156;
pub const UART_SCB__EZ_DATA24: u32 = 1074136160;
pub const UART_SCB__EZ_DATA25: u32 = 1074136164;
pub const UART_SCB__EZ_DATA26: u32 = 1074136168;
pub const UART_SCB__EZ_DATA27: u32 = 1074136172;
pub const UART_SCB__EZ_DATA28: u32 = 1074136176;
pub const UART_SCB__EZ_DATA29: u32 = 1074136180;
pub const UART_SCB__EZ_DATA30: u32 = 1074136184;
pub const UART_SCB__EZ_DATA31: u32 = 1074136188;
pub const UART_SCB__I2C_CFG: u32 = 1074135152;
pub const UART_SCB__I2C_CTRL: u32 = 1074135136;
pub const UART_SCB__I2C_M_CMD: u32 = 1074135144;
pub const UART_SCB__I2C_S_CMD: u32 = 1074135148;
pub const UART_SCB__I2C_STATUS: u32 = 1074135140;
pub const UART_SCB__INTR_CAUSE: u32 = 1074138624;
pub const UART_SCB__INTR_I2C_EC: u32 = 1074138752;
pub const UART_SCB__INTR_I2C_EC_MASK: u32 = 1074138760;
pub const UART_SCB__INTR_I2C_EC_MASKED: u32 = 1074138764;
pub const UART_SCB__INTR_M: u32 = 1074138880;
pub const UART_SCB__INTR_M_MASK: u32 = 1074138888;
pub const UART_SCB__INTR_M_MASKED: u32 = 1074138892;
pub const UART_SCB__INTR_M_SET: u32 = 1074138884;
pub const UART_SCB__INTR_RX: u32 = 1074139072;
pub const UART_SCB__INTR_RX_MASK: u32 = 1074139080;
pub const UART_SCB__INTR_RX_MASKED: u32 = 1074139084;
pub const UART_SCB__INTR_RX_SET: u32 = 1074139076;
pub const UART_SCB__INTR_S: u32 = 1074138944;
pub const UART_SCB__INTR_S_MASK: u32 = 1074138952;
pub const UART_SCB__INTR_S_MASKED: u32 = 1074138956;
pub const UART_SCB__INTR_S_SET: u32 = 1074138948;
pub const UART_SCB__INTR_SPI_EC: u32 = 1074138816;
pub const UART_SCB__INTR_SPI_EC_MASK: u32 = 1074138824;
pub const UART_SCB__INTR_SPI_EC_MASKED: u32 = 1074138828;
pub const UART_SCB__INTR_TX: u32 = 1074139008;
pub const UART_SCB__INTR_TX_MASK: u32 = 1074139016;
pub const UART_SCB__INTR_TX_MASKED: u32 = 1074139020;
pub const UART_SCB__INTR_TX_SET: u32 = 1074139012;
pub const UART_SCB__RX_CTRL: u32 = 1074135808;
pub const UART_SCB__RX_FIFO_CTRL: u32 = 1074135812;
pub const UART_SCB__RX_FIFO_RD: u32 = 1074135872;
pub const UART_SCB__RX_FIFO_RD_SILENT: u32 = 1074135876;
pub const UART_SCB__RX_FIFO_STATUS: u32 = 1074135816;
pub const UART_SCB__RX_MATCH: u32 = 1074135824;
pub const UART_SCB__SPI_CTRL: u32 = 1074135072;
pub const UART_SCB__SPI_STATUS: u32 = 1074135076;
pub const UART_SCB__SS0_POSISTION: u32 = 0;
pub const UART_SCB__SS1_POSISTION: u32 = 1;
pub const UART_SCB__SS2_POSISTION: u32 = 2;
pub const UART_SCB__SS3_POSISTION: u32 = 3;
pub const UART_SCB__STATUS: u32 = 1074135044;
pub const UART_SCB__TX_CTRL: u32 = 1074135552;
pub const UART_SCB__TX_FIFO_CTRL: u32 = 1074135556;
pub const UART_SCB__TX_FIFO_STATUS: u32 = 1074135560;
pub const UART_SCB__TX_FIFO_WR: u32 = 1074135616;
pub const UART_SCB__UART_CTRL: u32 = 1074135104;
pub const UART_SCB__UART_RX_CTRL: u32 = 1074135112;
pub const UART_SCB__UART_RX_STATUS: u32 = 1074135116;
pub const UART_SCB__UART_TX_CTRL: u32 = 1074135108;
pub const UART_SCB_IRQ__INTC_CLR_EN_REG: u32 = 3758154112;
pub const UART_SCB_IRQ__INTC_CLR_PD_REG: u32 = 3758154368;
pub const UART_SCB_IRQ__INTC_MASK: u32 = 1024;
pub const UART_SCB_IRQ__INTC_NUMBER: u32 = 10;
pub const UART_SCB_IRQ__INTC_PRIOR_MASK: u32 = 12582912;
pub const UART_SCB_IRQ__INTC_PRIOR_NUM: u32 = 3;
pub const UART_SCB_IRQ__INTC_PRIOR_REG: u32 = 3758154760;
pub const UART_SCB_IRQ__INTC_SET_EN_REG: u32 = 3758153984;
pub const UART_SCB_IRQ__INTC_SET_PD_REG: u32 = 3758154240;
pub const UART_SCBCLK__DIVIDER_MASK: u32 = 65535;
pub const UART_SCBCLK__ENABLE: u32 = 1073872900;
pub const UART_SCBCLK__ENABLE_MASK: u32 = 2147483648;
pub const UART_SCBCLK__MASK: u32 = 2147483648;
pub const UART_SCBCLK__REGISTER: u32 = 1073872900;
pub const UART_tx__0__DM__MASK: u32 = 56;
pub const UART_tx__0__DM__SHIFT: u32 = 3;
pub const UART_tx__0__DR: u32 = 1074004992;
pub const UART_tx__0__HSIOM: u32 = 1073807376;
pub const UART_tx__0__HSIOM_GPIO: u32 = 0;
pub const UART_tx__0__HSIOM_I2C: u32 = 14;
pub const UART_tx__0__HSIOM_I2C_SDA: u32 = 14;
pub const UART_tx__0__HSIOM_MASK: u32 = 240;
pub const UART_tx__0__HSIOM_SHIFT: u32 = 4;
pub const UART_tx__0__HSIOM_SPI: u32 = 15;
pub const UART_tx__0__HSIOM_SPI_MISO: u32 = 15;
pub const UART_tx__0__HSIOM_UART: u32 = 9;
pub const UART_tx__0__HSIOM_UART_TX: u32 = 9;
pub const UART_tx__0__INTCFG: u32 = 1074005004;
pub const UART_tx__0__INTSTAT: u32 = 1074005008;
pub const UART_tx__0__MASK: u32 = 2;
pub const UART_tx__0__PC: u32 = 1074005000;
pub const UART_tx__0__PC2: u32 = 1074005016;
pub const UART_tx__0__PORT: u32 = 4;
pub const UART_tx__0__PS: u32 = 1074004996;
pub const UART_tx__0__SHIFT: u32 = 1;
pub const UART_tx__DR: u32 = 1074004992;
pub const UART_tx__INTCFG: u32 = 1074005004;
pub const UART_tx__INTSTAT: u32 = 1074005008;
pub const UART_tx__MASK: u32 = 2;
pub const UART_tx__PC: u32 = 1074005000;
pub const UART_tx__PC2: u32 = 1074005016;
pub const UART_tx__PORT: u32 = 4;
pub const UART_tx__PS: u32 = 1074004996;
pub const UART_tx__SHIFT: u32 = 1;
pub const XchA__0__DM__MASK: u32 = 14680064;
pub const XchA__0__DM__SHIFT: u32 = 21;
pub const XchA__0__DR: u32 = 1074004224;
pub const XchA__0__HSIOM: u32 = 1073807364;
pub const XchA__0__HSIOM_MASK: u32 = 4026531840;
pub const XchA__0__HSIOM_SHIFT: u32 = 28;
pub const XchA__0__INTCFG: u32 = 1074004236;
pub const XchA__0__INTSTAT: u32 = 1074004240;
pub const XchA__0__MASK: u32 = 128;
pub const XchA__0__PA__CFG0: u32 = 1074745360;
pub const XchA__0__PA__CFG1: u32 = 1074745361;
pub const XchA__0__PA__CFG10: u32 = 1074745370;
pub const XchA__0__PA__CFG11: u32 = 1074745371;
pub const XchA__0__PA__CFG12: u32 = 1074745372;
pub const XchA__0__PA__CFG13: u32 = 1074745373;
pub const XchA__0__PA__CFG14: u32 = 1074745374;
pub const XchA__0__PA__CFG2: u32 = 1074745362;
pub const XchA__0__PA__CFG3: u32 = 1074745363;
pub const XchA__0__PA__CFG4: u32 = 1074745364;
pub const XchA__0__PA__CFG5: u32 = 1074745365;
pub const XchA__0__PA__CFG6: u32 = 1074745366;
pub const XchA__0__PA__CFG7: u32 = 1074745367;
pub const XchA__0__PA__CFG8: u32 = 1074745368;
pub const XchA__0__PA__CFG9: u32 = 1074745369;
pub const XchA__0__PC: u32 = 1074004232;
pub const XchA__0__PC2: u32 = 1074004248;
pub const XchA__0__PORT: u32 = 1;
pub const XchA__0__PS: u32 = 1074004228;
pub const XchA__0__SHIFT: u32 = 7;
pub const XchA__DR: u32 = 1074004224;
pub const XchA__INTCFG: u32 = 1074004236;
pub const XchA__INTSTAT: u32 = 1074004240;
pub const XchA__MASK: u32 = 128;
pub const XchA__PA__CFG0: u32 = 1074745360;
pub const XchA__PA__CFG1: u32 = 1074745361;
pub const XchA__PA__CFG10: u32 = 1074745370;
pub const XchA__PA__CFG11: u32 = 1074745371;
pub const XchA__PA__CFG12: u32 = 1074745372;
pub const XchA__PA__CFG13: u32 = 1074745373;
pub const XchA__PA__CFG14: u32 = 1074745374;
pub const XchA__PA__CFG2: u32 = 1074745362;
pub const XchA__PA__CFG3: u32 = 1074745363;
pub const XchA__PA__CFG4: u32 = 1074745364;
pub const XchA__PA__CFG5: u32 = 1074745365;
pub const XchA__PA__CFG6: u32 = 1074745366;
pub const XchA__PA__CFG7: u32 = 1074745367;
pub const XchA__PA__CFG8: u32 = 1074745368;
pub const XchA__PA__CFG9: u32 = 1074745369;
pub const XchA__PC: u32 = 1074004232;
pub const XchA__PC2: u32 = 1074004248;
pub const XchA__PORT: u32 = 1;
pub const XchA__PS: u32 = 1074004228;
pub const XchA__SHIFT: u32 = 7;
pub const XchB__0__DM__MASK: u32 = 28672;
pub const XchB__0__DM__SHIFT: u32 = 12;
pub const XchB__0__DR: u32 = 1074004224;
pub const XchB__0__HSIOM: u32 = 1073807364;
pub const XchB__0__HSIOM_MASK: u32 = 983040;
pub const XchB__0__HSIOM_SHIFT: u32 = 16;
pub const XchB__0__INTCFG: u32 = 1074004236;
pub const XchB__0__INTSTAT: u32 = 1074004240;
pub const XchB__0__MASK: u32 = 16;
pub const XchB__0__PA__CFG0: u32 = 1074745360;
pub const XchB__0__PA__CFG1: u32 = 1074745361;
pub const XchB__0__PA__CFG10: u32 = 1074745370;
pub const XchB__0__PA__CFG11: u32 = 1074745371;
pub const XchB__0__PA__CFG12: u32 = 1074745372;
pub const XchB__0__PA__CFG13: u32 = 1074745373;
pub const XchB__0__PA__CFG14: u32 = 1074745374;
pub const XchB__0__PA__CFG2: u32 = 1074745362;
pub const XchB__0__PA__CFG3: u32 = 1074745363;
pub const XchB__0__PA__CFG4: u32 = 1074745364;
pub const XchB__0__PA__CFG5: u32 = 1074745365;
pub const XchB__0__PA__CFG6: u32 = 1074745366;
pub const XchB__0__PA__CFG7: u32 = 1074745367;
pub const XchB__0__PA__CFG8: u32 = 1074745368;
pub const XchB__0__PA__CFG9: u32 = 1074745369;
pub const XchB__0__PC: u32 = 1074004232;
pub const XchB__0__PC2: u32 = 1074004248;
pub const XchB__0__PORT: u32 = 1;
pub const XchB__0__PS: u32 = 1074004228;
pub const XchB__0__SHIFT: u32 = 4;
pub const XchB__DR: u32 = 1074004224;
pub const XchB__INTCFG: u32 = 1074004236;
pub const XchB__INTSTAT: u32 = 1074004240;
pub const XchB__MASK: u32 = 16;
pub const XchB__PA__CFG0: u32 = 1074745360;
pub const XchB__PA__CFG1: u32 = 1074745361;
pub const XchB__PA__CFG10: u32 = 1074745370;
pub const XchB__PA__CFG11: u32 = 1074745371;
pub const XchB__PA__CFG12: u32 = 1074745372;
pub const XchB__PA__CFG13: u32 = 1074745373;
pub const XchB__PA__CFG14: u32 = 1074745374;
pub const XchB__PA__CFG2: u32 = 1074745362;
pub const XchB__PA__CFG3: u32 = 1074745363;
pub const XchB__PA__CFG4: u32 = 1074745364;
pub const XchB__PA__CFG5: u32 = 1074745365;
pub const XchB__PA__CFG6: u32 = 1074745366;
pub const XchB__PA__CFG7: u32 = 1074745367;
pub const XchB__PA__CFG8: u32 = 1074745368;
pub const XchB__PA__CFG9: u32 = 1074745369;
pub const XchB__PC: u32 = 1074004232;
pub const XchB__PC2: u32 = 1074004248;
pub const XchB__PORT: u32 = 1;
pub const XchB__PS: u32 = 1074004228;
pub const XchB__SHIFT: u32 = 4;
pub const YchA__0__DM__MASK: u32 = 28672;
pub const YchA__0__DM__SHIFT: u32 = 12;
pub const YchA__0__DR: u32 = 1074003968;
pub const YchA__0__HSIOM: u32 = 1073807360;
pub const YchA__0__HSIOM_MASK: u32 = 983040;
pub const YchA__0__HSIOM_SHIFT: u32 = 16;
pub const YchA__0__INTCFG: u32 = 1074003980;
pub const YchA__0__INTSTAT: u32 = 1074003984;
pub const YchA__0__MASK: u32 = 16;
pub const YchA__0__PA__CFG0: u32 = 1074745344;
pub const YchA__0__PA__CFG1: u32 = 1074745345;
pub const YchA__0__PA__CFG10: u32 = 1074745354;
pub const YchA__0__PA__CFG11: u32 = 1074745355;
pub const YchA__0__PA__CFG12: u32 = 1074745356;
pub const YchA__0__PA__CFG13: u32 = 1074745357;
pub const YchA__0__PA__CFG14: u32 = 1074745358;
pub const YchA__0__PA__CFG2: u32 = 1074745346;
pub const YchA__0__PA__CFG3: u32 = 1074745347;
pub const YchA__0__PA__CFG4: u32 = 1074745348;
pub const YchA__0__PA__CFG5: u32 = 1074745349;
pub const YchA__0__PA__CFG6: u32 = 1074745350;
pub const YchA__0__PA__CFG7: u32 = 1074745351;
pub const YchA__0__PA__CFG8: u32 = 1074745352;
pub const YchA__0__PA__CFG9: u32 = 1074745353;
pub const YchA__0__PC: u32 = 1074003976;
pub const YchA__0__PC2: u32 = 1074003992;
pub const YchA__0__PORT: u32 = 0;
pub const YchA__0__PS: u32 = 1074003972;
pub const YchA__0__SHIFT: u32 = 4;
pub const YchA__DR: u32 = 1074003968;
pub const YchA__INTCFG: u32 = 1074003980;
pub const YchA__INTSTAT: u32 = 1074003984;
pub const YchA__MASK: u32 = 16;
pub const YchA__PA__CFG0: u32 = 1074745344;
pub const YchA__PA__CFG1: u32 = 1074745345;
pub const YchA__PA__CFG10: u32 = 1074745354;
pub const YchA__PA__CFG11: u32 = 1074745355;
pub const YchA__PA__CFG12: u32 = 1074745356;
pub const YchA__PA__CFG13: u32 = 1074745357;
pub const YchA__PA__CFG14: u32 = 1074745358;
pub const YchA__PA__CFG2: u32 = 1074745346;
pub const YchA__PA__CFG3: u32 = 1074745347;
pub const YchA__PA__CFG4: u32 = 1074745348;
pub const YchA__PA__CFG5: u32 = 1074745349;
pub const YchA__PA__CFG6: u32 = 1074745350;
pub const YchA__PA__CFG7: u32 = 1074745351;
pub const YchA__PA__CFG8: u32 = 1074745352;
pub const YchA__PA__CFG9: u32 = 1074745353;
pub const YchA__PC: u32 = 1074003976;
pub const YchA__PC2: u32 = 1074003992;
pub const YchA__PORT: u32 = 0;
pub const YchA__PS: u32 = 1074003972;
pub const YchA__SHIFT: u32 = 4;
pub const YchB__0__DM__MASK: u32 = 229376;
pub const YchB__0__DM__SHIFT: u32 = 15;
pub const YchB__0__DR: u32 = 1074003968;
pub const YchB__0__HSIOM: u32 = 1073807360;
pub const YchB__0__HSIOM_MASK: u32 = 15728640;
pub const YchB__0__HSIOM_SHIFT: u32 = 20;
pub const YchB__0__INTCFG: u32 = 1074003980;
pub const YchB__0__INTSTAT: u32 = 1074003984;
pub const YchB__0__MASK: u32 = 32;
pub const YchB__0__PA__CFG0: u32 = 1074745344;
pub const YchB__0__PA__CFG1: u32 = 1074745345;
pub const YchB__0__PA__CFG10: u32 = 1074745354;
pub const YchB__0__PA__CFG11: u32 = 1074745355;
pub const YchB__0__PA__CFG12: u32 = 1074745356;
pub const YchB__0__PA__CFG13: u32 = 1074745357;
pub const YchB__0__PA__CFG14: u32 = 1074745358;
pub const YchB__0__PA__CFG2: u32 = 1074745346;
pub const YchB__0__PA__CFG3: u32 = 1074745347;
pub const YchB__0__PA__CFG4: u32 = 1074745348;
pub const YchB__0__PA__CFG5: u32 = 1074745349;
pub const YchB__0__PA__CFG6: u32 = 1074745350;
pub const YchB__0__PA__CFG7: u32 = 1074745351;
pub const YchB__0__PA__CFG8: u32 = 1074745352;
pub const YchB__0__PA__CFG9: u32 = 1074745353;
pub const YchB__0__PC: u32 = 1074003976;
pub const YchB__0__PC2: u32 = 1074003992;
pub const YchB__0__PORT: u32 = 0;
pub const YchB__0__PS: u32 = 1074003972;
pub const YchB__0__SHIFT: u32 = 5;
pub const YchB__DR: u32 = 1074003968;
pub const YchB__INTCFG: u32 = 1074003980;
pub const YchB__INTSTAT: u32 = 1074003984;
pub const YchB__MASK: u32 = 32;
pub const YchB__PA__CFG0: u32 = 1074745344;
pub const YchB__PA__CFG1: u32 = 1074745345;
pub const YchB__PA__CFG10: u32 = 1074745354;
pub const YchB__PA__CFG11: u32 = 1074745355;
pub const YchB__PA__CFG12: u32 = 1074745356;
pub const YchB__PA__CFG13: u32 = 1074745357;
pub const YchB__PA__CFG14: u32 = 1074745358;
pub const YchB__PA__CFG2: u32 = 1074745346;
pub const YchB__PA__CFG3: u32 = 1074745347;
pub const YchB__PA__CFG4: u32 = 1074745348;
pub const YchB__PA__CFG5: u32 = 1074745349;
pub const YchB__PA__CFG6: u32 = 1074745350;
pub const YchB__PA__CFG7: u32 = 1074745351;
pub const YchB__PA__CFG8: u32 = 1074745352;
pub const YchB__PA__CFG9: u32 = 1074745353;
pub const YchB__PC: u32 = 1074003976;
pub const YchB__PC2: u32 = 1074003992;
pub const YchB__PORT: u32 = 0;
pub const YchB__PS: u32 = 1074003972;
pub const YchB__SHIFT: u32 = 5;
pub const ZchA__0__DM__MASK: u32 = 3584;
pub const ZchA__0__DM__SHIFT: u32 = 9;
pub const ZchA__0__DR: u32 = 1074004224;
pub const ZchA__0__HSIOM: u32 = 1073807364;
pub const ZchA__0__HSIOM_MASK: u32 = 61440;
pub const ZchA__0__HSIOM_SHIFT: u32 = 12;
pub const ZchA__0__INTCFG: u32 = 1074004236;
pub const ZchA__0__INTSTAT: u32 = 1074004240;
pub const ZchA__0__MASK: u32 = 8;
pub const ZchA__0__PA__CFG0: u32 = 1074745360;
pub const ZchA__0__PA__CFG1: u32 = 1074745361;
pub const ZchA__0__PA__CFG10: u32 = 1074745370;
pub const ZchA__0__PA__CFG11: u32 = 1074745371;
pub const ZchA__0__PA__CFG12: u32 = 1074745372;
pub const ZchA__0__PA__CFG13: u32 = 1074745373;
pub const ZchA__0__PA__CFG14: u32 = 1074745374;
pub const ZchA__0__PA__CFG2: u32 = 1074745362;
pub const ZchA__0__PA__CFG3: u32 = 1074745363;
pub const ZchA__0__PA__CFG4: u32 = 1074745364;
pub const ZchA__0__PA__CFG5: u32 = 1074745365;
pub const ZchA__0__PA__CFG6: u32 = 1074745366;
pub const ZchA__0__PA__CFG7: u32 = 1074745367;
pub const ZchA__0__PA__CFG8: u32 = 1074745368;
pub const ZchA__0__PA__CFG9: u32 = 1074745369;
pub const ZchA__0__PC: u32 = 1074004232;
pub const ZchA__0__PC2: u32 = 1074004248;
pub const ZchA__0__PORT: u32 = 1;
pub const ZchA__0__PS: u32 = 1074004228;
pub const ZchA__0__SHIFT: u32 = 3;
pub const ZchA__DR: u32 = 1074004224;
pub const ZchA__INTCFG: u32 = 1074004236;
pub const ZchA__INTSTAT: u32 = 1074004240;
pub const ZchA__MASK: u32 = 8;
pub const ZchA__PA__CFG0: u32 = 1074745360;
pub const ZchA__PA__CFG1: u32 = 1074745361;
pub const ZchA__PA__CFG10: u32 = 1074745370;
pub const ZchA__PA__CFG11: u32 = 1074745371;
pub const ZchA__PA__CFG12: u32 = 1074745372;
pub const ZchA__PA__CFG13: u32 = 1074745373;
pub const ZchA__PA__CFG14: u32 = 1074745374;
pub const ZchA__PA__CFG2: u32 = 1074745362;
pub const ZchA__PA__CFG3: u32 = 1074745363;
pub const ZchA__PA__CFG4: u32 = 1074745364;
pub const ZchA__PA__CFG5: u32 = 1074745365;
pub const ZchA__PA__CFG6: u32 = 1074745366;
pub const ZchA__PA__CFG7: u32 = 1074745367;
pub const ZchA__PA__CFG8: u32 = 1074745368;
pub const ZchA__PA__CFG9: u32 = 1074745369;
pub const ZchA__PC: u32 = 1074004232;
pub const ZchA__PC2: u32 = 1074004248;
pub const ZchA__PORT: u32 = 1;
pub const ZchA__PS: u32 = 1074004228;
pub const ZchA__SHIFT: u32 = 3;
pub const ZchB__0__DM__MASK: u32 = 1835008;
pub const ZchB__0__DM__SHIFT: u32 = 18;
pub const ZchB__0__DR: u32 = 1074003968;
pub const ZchB__0__HSIOM: u32 = 1073807360;
pub const ZchB__0__HSIOM_MASK: u32 = 251658240;
pub const ZchB__0__HSIOM_SHIFT: u32 = 24;
pub const ZchB__0__INTCFG: u32 = 1074003980;
pub const ZchB__0__INTSTAT: u32 = 1074003984;
pub const ZchB__0__MASK: u32 = 64;
pub const ZchB__0__PA__CFG0: u32 = 1074745344;
pub const ZchB__0__PA__CFG1: u32 = 1074745345;
pub const ZchB__0__PA__CFG10: u32 = 1074745354;
pub const ZchB__0__PA__CFG11: u32 = 1074745355;
pub const ZchB__0__PA__CFG12: u32 = 1074745356;
pub const ZchB__0__PA__CFG13: u32 = 1074745357;
pub const ZchB__0__PA__CFG14: u32 = 1074745358;
pub const ZchB__0__PA__CFG2: u32 = 1074745346;
pub const ZchB__0__PA__CFG3: u32 = 1074745347;
pub const ZchB__0__PA__CFG4: u32 = 1074745348;
pub const ZchB__0__PA__CFG5: u32 = 1074745349;
pub const ZchB__0__PA__CFG6: u32 = 1074745350;
pub const ZchB__0__PA__CFG7: u32 = 1074745351;
pub const ZchB__0__PA__CFG8: u32 = 1074745352;
pub const ZchB__0__PA__CFG9: u32 = 1074745353;
pub const ZchB__0__PC: u32 = 1074003976;
pub const ZchB__0__PC2: u32 = 1074003992;
pub const ZchB__0__PORT: u32 = 0;
pub const ZchB__0__PS: u32 = 1074003972;
pub const ZchB__0__SHIFT: u32 = 6;
pub const ZchB__DR: u32 = 1074003968;
pub const ZchB__INTCFG: u32 = 1074003980;
pub const ZchB__INTSTAT: u32 = 1074003984;
pub const ZchB__MASK: u32 = 64;
pub const ZchB__PA__CFG0: u32 = 1074745344;
pub const ZchB__PA__CFG1: u32 = 1074745345;
pub const ZchB__PA__CFG10: u32 = 1074745354;
pub const ZchB__PA__CFG11: u32 = 1074745355;
pub const ZchB__PA__CFG12: u32 = 1074745356;
pub const ZchB__PA__CFG13: u32 = 1074745357;
pub const ZchB__PA__CFG14: u32 = 1074745358;
pub const ZchB__PA__CFG2: u32 = 1074745346;
pub const ZchB__PA__CFG3: u32 = 1074745347;
pub const ZchB__PA__CFG4: u32 = 1074745348;
pub const ZchB__PA__CFG5: u32 = 1074745349;
pub const ZchB__PA__CFG6: u32 = 1074745350;
pub const ZchB__PA__CFG7: u32 = 1074745351;
pub const ZchB__PA__CFG8: u32 = 1074745352;
pub const ZchB__PA__CFG9: u32 = 1074745353;
pub const ZchB__PC: u32 = 1074003976;
pub const ZchB__PC2: u32 = 1074003992;
pub const ZchB__PORT: u32 = 0;
pub const ZchB__PS: u32 = 1074003972;
pub const ZchB__SHIFT: u32 = 6;
pub const clkA__DIVIDER_MASK: u32 = 65535;
pub const clkA__ENABLE: u32 = 1073872896;
pub const clkA__ENABLE_MASK: u32 = 2147483648;
pub const clkA__MASK: u32 = 2147483648;
pub const clkA__REGISTER: u32 = 1073872896;
pub const dirX__0__DM__MASK: u32 = 56;
pub const dirX__0__DM__SHIFT: u32 = 3;
pub const dirX__0__DR: u32 = 1074003968;
pub const dirX__0__HSIOM: u32 = 1073807360;
pub const dirX__0__HSIOM_MASK: u32 = 240;
pub const dirX__0__HSIOM_SHIFT: u32 = 4;
pub const dirX__0__INTCFG: u32 = 1074003980;
pub const dirX__0__INTSTAT: u32 = 1074003984;
pub const dirX__0__MASK: u32 = 2;
pub const dirX__0__OUT_SEL: u32 = 1074745354;
pub const dirX__0__OUT_SEL_SHIFT: u32 = 2;
pub const dirX__0__OUT_SEL_VAL: u32 = 0;
pub const dirX__0__PA__CFG0: u32 = 1074745344;
pub const dirX__0__PA__CFG1: u32 = 1074745345;
pub const dirX__0__PA__CFG10: u32 = 1074745354;
pub const dirX__0__PA__CFG11: u32 = 1074745355;
pub const dirX__0__PA__CFG12: u32 = 1074745356;
pub const dirX__0__PA__CFG13: u32 = 1074745357;
pub const dirX__0__PA__CFG14: u32 = 1074745358;
pub const dirX__0__PA__CFG2: u32 = 1074745346;
pub const dirX__0__PA__CFG3: u32 = 1074745347;
pub const dirX__0__PA__CFG4: u32 = 1074745348;
pub const dirX__0__PA__CFG5: u32 = 1074745349;
pub const dirX__0__PA__CFG6: u32 = 1074745350;
pub const dirX__0__PA__CFG7: u32 = 1074745351;
pub const dirX__0__PA__CFG8: u32 = 1074745352;
pub const dirX__0__PA__CFG9: u32 = 1074745353;
pub const dirX__0__PC: u32 = 1074003976;
pub const dirX__0__PC2: u32 = 1074003992;
pub const dirX__0__PORT: u32 = 0;
pub const dirX__0__PS: u32 = 1074003972;
pub const dirX__0__SHIFT: u32 = 1;
pub const dirX__DR: u32 = 1074003968;
pub const dirX__INTCFG: u32 = 1074003980;
pub const dirX__INTSTAT: u32 = 1074003984;
pub const dirX__MASK: u32 = 2;
pub const dirX__PA__CFG0: u32 = 1074745344;
pub const dirX__PA__CFG1: u32 = 1074745345;
pub const dirX__PA__CFG10: u32 = 1074745354;
pub const dirX__PA__CFG11: u32 = 1074745355;
pub const dirX__PA__CFG12: u32 = 1074745356;
pub const dirX__PA__CFG13: u32 = 1074745357;
pub const dirX__PA__CFG14: u32 = 1074745358;
pub const dirX__PA__CFG2: u32 = 1074745346;
pub const dirX__PA__CFG3: u32 = 1074745347;
pub const dirX__PA__CFG4: u32 = 1074745348;
pub const dirX__PA__CFG5: u32 = 1074745349;
pub const dirX__PA__CFG6: u32 = 1074745350;
pub const dirX__PA__CFG7: u32 = 1074745351;
pub const dirX__PA__CFG8: u32 = 1074745352;
pub const dirX__PA__CFG9: u32 = 1074745353;
pub const dirX__PC: u32 = 1074003976;
pub const dirX__PC2: u32 = 1074003992;
pub const dirX__PORT: u32 = 0;
pub const dirX__PS: u32 = 1074003972;
pub const dirX__SHIFT: u32 = 1;
pub const dirY__0__DM__MASK: u32 = 1835008;
pub const dirY__0__DM__SHIFT: u32 = 18;
pub const dirY__0__DR: u32 = 1074004736;
pub const dirY__0__HSIOM: u32 = 1073807372;
pub const dirY__0__HSIOM_MASK: u32 = 251658240;
pub const dirY__0__HSIOM_SHIFT: u32 = 24;
pub const dirY__0__INTCFG: u32 = 1074004748;
pub const dirY__0__INTSTAT: u32 = 1074004752;
pub const dirY__0__MASK: u32 = 64;
pub const dirY__0__OUT_SEL: u32 = 1074745402;
pub const dirY__0__OUT_SEL_SHIFT: u32 = 12;
pub const dirY__0__OUT_SEL_VAL: u32 = 2;
pub const dirY__0__PA__CFG0: u32 = 1074745392;
pub const dirY__0__PA__CFG1: u32 = 1074745393;
pub const dirY__0__PA__CFG10: u32 = 1074745402;
pub const dirY__0__PA__CFG11: u32 = 1074745403;
pub const dirY__0__PA__CFG12: u32 = 1074745404;
pub const dirY__0__PA__CFG13: u32 = 1074745405;
pub const dirY__0__PA__CFG14: u32 = 1074745406;
pub const dirY__0__PA__CFG2: u32 = 1074745394;
pub const dirY__0__PA__CFG3: u32 = 1074745395;
pub const dirY__0__PA__CFG4: u32 = 1074745396;
pub const dirY__0__PA__CFG5: u32 = 1074745397;
pub const dirY__0__PA__CFG6: u32 = 1074745398;
pub const dirY__0__PA__CFG7: u32 = 1074745399;
pub const dirY__0__PA__CFG8: u32 = 1074745400;
pub const dirY__0__PA__CFG9: u32 = 1074745401;
pub const dirY__0__PC: u32 = 1074004744;
pub const dirY__0__PC2: u32 = 1074004760;
pub const dirY__0__PORT: u32 = 3;
pub const dirY__0__PS: u32 = 1074004740;
pub const dirY__0__SHIFT: u32 = 6;
pub const dirY__DR: u32 = 1074004736;
pub const dirY__INTCFG: u32 = 1074004748;
pub const dirY__INTSTAT: u32 = 1074004752;
pub const dirY__MASK: u32 = 64;
pub const dirY__PA__CFG0: u32 = 1074745392;
pub const dirY__PA__CFG1: u32 = 1074745393;
pub const dirY__PA__CFG10: u32 = 1074745402;
pub const dirY__PA__CFG11: u32 = 1074745403;
pub const dirY__PA__CFG12: u32 = 1074745404;
pub const dirY__PA__CFG13: u32 = 1074745405;
pub const dirY__PA__CFG14: u32 = 1074745406;
pub const dirY__PA__CFG2: u32 = 1074745394;
pub const dirY__PA__CFG3: u32 = 1074745395;
pub const dirY__PA__CFG4: u32 = 1074745396;
pub const dirY__PA__CFG5: u32 = 1074745397;
pub const dirY__PA__CFG6: u32 = 1074745398;
pub const dirY__PA__CFG7: u32 = 1074745399;
pub const dirY__PA__CFG8: u32 = 1074745400;
pub const dirY__PA__CFG9: u32 = 1074745401;
pub const dirY__PC: u32 = 1074004744;
pub const dirY__PC2: u32 = 1074004760;
pub const dirY__PORT: u32 = 3;
pub const dirY__PS: u32 = 1074004740;
pub const dirY__SHIFT: u32 = 6;
pub const dirZ__0__DM__MASK: u32 = 229376;
pub const dirZ__0__DM__SHIFT: u32 = 15;
pub const dirZ__0__DR: u32 = 1074004224;
pub const dirZ__0__HSIOM: u32 = 1073807364;
pub const dirZ__0__HSIOM_MASK: u32 = 15728640;
pub const dirZ__0__HSIOM_SHIFT: u32 = 20;
pub const dirZ__0__INTCFG: u32 = 1074004236;
pub const dirZ__0__INTSTAT: u32 = 1074004240;
pub const dirZ__0__MASK: u32 = 32;
pub const dirZ__0__OUT_SEL: u32 = 1074745370;
pub const dirZ__0__OUT_SEL_SHIFT: u32 = 10;
pub const dirZ__0__OUT_SEL_VAL: u32 = 1;
pub const dirZ__0__PA__CFG0: u32 = 1074745360;
pub const dirZ__0__PA__CFG1: u32 = 1074745361;
pub const dirZ__0__PA__CFG10: u32 = 1074745370;
pub const dirZ__0__PA__CFG11: u32 = 1074745371;
pub const dirZ__0__PA__CFG12: u32 = 1074745372;
pub const dirZ__0__PA__CFG13: u32 = 1074745373;
pub const dirZ__0__PA__CFG14: u32 = 1074745374;
pub const dirZ__0__PA__CFG2: u32 = 1074745362;
pub const dirZ__0__PA__CFG3: u32 = 1074745363;
pub const dirZ__0__PA__CFG4: u32 = 1074745364;
pub const dirZ__0__PA__CFG5: u32 = 1074745365;
pub const dirZ__0__PA__CFG6: u32 = 1074745366;
pub const dirZ__0__PA__CFG7: u32 = 1074745367;
pub const dirZ__0__PA__CFG8: u32 = 1074745368;
pub const dirZ__0__PA__CFG9: u32 = 1074745369;
pub const dirZ__0__PC: u32 = 1074004232;
pub const dirZ__0__PC2: u32 = 1074004248;
pub const dirZ__0__PORT: u32 = 1;
pub const dirZ__0__PS: u32 = 1074004228;
pub const dirZ__0__SHIFT: u32 = 5;
pub const dirZ__DR: u32 = 1074004224;
pub const dirZ__INTCFG: u32 = 1074004236;
pub const dirZ__INTSTAT: u32 = 1074004240;
pub const dirZ__MASK: u32 = 32;
pub const dirZ__PA__CFG0: u32 = 1074745360;
pub const dirZ__PA__CFG1: u32 = 1074745361;
pub const dirZ__PA__CFG10: u32 = 1074745370;
pub const dirZ__PA__CFG11: u32 = 1074745371;
pub const dirZ__PA__CFG12: u32 = 1074745372;
pub const dirZ__PA__CFG13: u32 = 1074745373;
pub const dirZ__PA__CFG14: u32 = 1074745374;
pub const dirZ__PA__CFG2: u32 = 1074745362;
pub const dirZ__PA__CFG3: u32 = 1074745363;
pub const dirZ__PA__CFG4: u32 = 1074745364;
pub const dirZ__PA__CFG5: u32 = 1074745365;
pub const dirZ__PA__CFG6: u32 = 1074745366;
pub const dirZ__PA__CFG7: u32 = 1074745367;
pub const dirZ__PA__CFG8: u32 = 1074745368;
pub const dirZ__PA__CFG9: u32 = 1074745369;
pub const dirZ__PC: u32 = 1074004232;
pub const dirZ__PC2: u32 = 1074004248;
pub const dirZ__PORT: u32 = 1;
pub const dirZ__PS: u32 = 1074004228;
pub const dirZ__SHIFT: u32 = 5;
pub const stepX__0__DM__MASK: u32 = 3584;
pub const stepX__0__DM__SHIFT: u32 = 9;
pub const stepX__0__DR: u32 = 1074003968;
pub const stepX__0__HSIOM: u32 = 1073807360;
pub const stepX__0__HSIOM_MASK: u32 = 61440;
pub const stepX__0__HSIOM_SHIFT: u32 = 12;
pub const stepX__0__INTCFG: u32 = 1074003980;
pub const stepX__0__INTSTAT: u32 = 1074003984;
pub const stepX__0__MASK: u32 = 8;
pub const stepX__0__OUT_SEL: u32 = 1074745354;
pub const stepX__0__OUT_SEL_SHIFT: u32 = 6;
pub const stepX__0__OUT_SEL_VAL: u32 = 2;
pub const stepX__0__PA__CFG0: u32 = 1074745344;
pub const stepX__0__PA__CFG1: u32 = 1074745345;
pub const stepX__0__PA__CFG10: u32 = 1074745354;
pub const stepX__0__PA__CFG11: u32 = 1074745355;
pub const stepX__0__PA__CFG12: u32 = 1074745356;
pub const stepX__0__PA__CFG13: u32 = 1074745357;
pub const stepX__0__PA__CFG14: u32 = 1074745358;
pub const stepX__0__PA__CFG2: u32 = 1074745346;
pub const stepX__0__PA__CFG3: u32 = 1074745347;
pub const stepX__0__PA__CFG4: u32 = 1074745348;
pub const stepX__0__PA__CFG5: u32 = 1074745349;
pub const stepX__0__PA__CFG6: u32 = 1074745350;
pub const stepX__0__PA__CFG7: u32 = 1074745351;
pub const stepX__0__PA__CFG8: u32 = 1074745352;
pub const stepX__0__PA__CFG9: u32 = 1074745353;
pub const stepX__0__PC: u32 = 1074003976;
pub const stepX__0__PC2: u32 = 1074003992;
pub const stepX__0__PORT: u32 = 0;
pub const stepX__0__PS: u32 = 1074003972;
pub const stepX__0__SHIFT: u32 = 3;
pub const stepX__DR: u32 = 1074003968;
pub const stepX__INTCFG: u32 = 1074003980;
pub const stepX__INTSTAT: u32 = 1074003984;
pub const stepX__MASK: u32 = 8;
pub const stepX__PA__CFG0: u32 = 1074745344;
pub const stepX__PA__CFG1: u32 = 1074745345;
pub const stepX__PA__CFG10: u32 = 1074745354;
pub const stepX__PA__CFG11: u32 = 1074745355;
pub const stepX__PA__CFG12: u32 = 1074745356;
pub const stepX__PA__CFG13: u32 = 1074745357;
pub const stepX__PA__CFG14: u32 = 1074745358;
pub const stepX__PA__CFG2: u32 = 1074745346;
pub const stepX__PA__CFG3: u32 = 1074745347;
pub const stepX__PA__CFG4: u32 = 1074745348;
pub const stepX__PA__CFG5: u32 = 1074745349;
pub const stepX__PA__CFG6: u32 = 1074745350;
pub const stepX__PA__CFG7: u32 = 1074745351;
pub const stepX__PA__CFG8: u32 = 1074745352;
pub const stepX__PA__CFG9: u32 = 1074745353;
pub const stepX__PC: u32 = 1074003976;
pub const stepX__PC2: u32 = 1074003992;
pub const stepX__PORT: u32 = 0;
pub const stepX__PS: u32 = 1074003972;
pub const stepX__SHIFT: u32 = 3;
pub const stepY__0__DM__MASK: u32 = 7;
pub const stepY__0__DM__SHIFT: u32 = 0;
pub const stepY__0__DR: u32 = 1074004224;
pub const stepY__0__HSIOM: u32 = 1073807364;
pub const stepY__0__HSIOM_MASK: u32 = 15;
pub const stepY__0__HSIOM_SHIFT: u32 = 0;
pub const stepY__0__INTCFG: u32 = 1074004236;
pub const stepY__0__INTSTAT: u32 = 1074004240;
pub const stepY__0__MASK: u32 = 1;
pub const stepY__0__OUT_SEL: u32 = 1074745370;
pub const stepY__0__OUT_SEL_SHIFT: u32 = 0;
pub const stepY__0__OUT_SEL_VAL: u32 = 2;
pub const stepY__0__PA__CFG0: u32 = 1074745360;
pub const stepY__0__PA__CFG1: u32 = 1074745361;
pub const stepY__0__PA__CFG10: u32 = 1074745370;
pub const stepY__0__PA__CFG11: u32 = 1074745371;
pub const stepY__0__PA__CFG12: u32 = 1074745372;
pub const stepY__0__PA__CFG13: u32 = 1074745373;
pub const stepY__0__PA__CFG14: u32 = 1074745374;
pub const stepY__0__PA__CFG2: u32 = 1074745362;
pub const stepY__0__PA__CFG3: u32 = 1074745363;
pub const stepY__0__PA__CFG4: u32 = 1074745364;
pub const stepY__0__PA__CFG5: u32 = 1074745365;
pub const stepY__0__PA__CFG6: u32 = 1074745366;
pub const stepY__0__PA__CFG7: u32 = 1074745367;
pub const stepY__0__PA__CFG8: u32 = 1074745368;
pub const stepY__0__PA__CFG9: u32 = 1074745369;
pub const stepY__0__PC: u32 = 1074004232;
pub const stepY__0__PC2: u32 = 1074004248;
pub const stepY__0__PORT: u32 = 1;
pub const stepY__0__PS: u32 = 1074004228;
pub const stepY__0__SHIFT: u32 = 0;
pub const stepY__DR: u32 = 1074004224;
pub const stepY__INTCFG: u32 = 1074004236;
pub const stepY__INTSTAT: u32 = 1074004240;
pub const stepY__MASK: u32 = 1;
pub const stepY__PA__CFG0: u32 = 1074745360;
pub const stepY__PA__CFG1: u32 = 1074745361;
pub const stepY__PA__CFG10: u32 = 1074745370;
pub const stepY__PA__CFG11: u32 = 1074745371;
pub const stepY__PA__CFG12: u32 = 1074745372;
pub const stepY__PA__CFG13: u32 = 1074745373;
pub const stepY__PA__CFG14: u32 = 1074745374;
pub const stepY__PA__CFG2: u32 = 1074745362;
pub const stepY__PA__CFG3: u32 = 1074745363;
pub const stepY__PA__CFG4: u32 = 1074745364;
pub const stepY__PA__CFG5: u32 = 1074745365;
pub const stepY__PA__CFG6: u32 = 1074745366;
pub const stepY__PA__CFG7: u32 = 1074745367;
pub const stepY__PA__CFG8: u32 = 1074745368;
pub const stepY__PA__CFG9: u32 = 1074745369;
pub const stepY__PC: u32 = 1074004232;
pub const stepY__PC2: u32 = 1074004248;
pub const stepY__PORT: u32 = 1;
pub const stepY__PS: u32 = 1074004228;
pub const stepY__SHIFT: u32 = 0;
pub const stepZ__0__DM__MASK: u32 = 56;
pub const stepZ__0__DM__SHIFT: u32 = 3;
pub const stepZ__0__DR: u32 = 1074004224;
pub const stepZ__0__HSIOM: u32 = 1073807364;
pub const stepZ__0__HSIOM_MASK: u32 = 240;
pub const stepZ__0__HSIOM_SHIFT: u32 = 4;
pub const stepZ__0__INTCFG: u32 = 1074004236;
pub const stepZ__0__INTSTAT: u32 = 1074004240;
pub const stepZ__0__MASK: u32 = 2;
pub const stepZ__0__OUT_SEL: u32 = 1074745370;
pub const stepZ__0__OUT_SEL_SHIFT: u32 = 2;
pub const stepZ__0__OUT_SEL_VAL: u32 = 0;
pub const stepZ__0__PA__CFG0: u32 = 1074745360;
pub const stepZ__0__PA__CFG1: u32 = 1074745361;
pub const stepZ__0__PA__CFG10: u32 = 1074745370;
pub const stepZ__0__PA__CFG11: u32 = 1074745371;
pub const stepZ__0__PA__CFG12: u32 = 1074745372;
pub const stepZ__0__PA__CFG13: u32 = 1074745373;
pub const stepZ__0__PA__CFG14: u32 = 1074745374;
pub const stepZ__0__PA__CFG2: u32 = 1074745362;
pub const stepZ__0__PA__CFG3: u32 = 1074745363;
pub const stepZ__0__PA__CFG4: u32 = 1074745364;
pub const stepZ__0__PA__CFG5: u32 = 1074745365;
pub const stepZ__0__PA__CFG6: u32 = 1074745366;
pub const stepZ__0__PA__CFG7: u32 = 1074745367;
pub const stepZ__0__PA__CFG8: u32 = 1074745368;
pub const stepZ__0__PA__CFG9: u32 = 1074745369;
pub const stepZ__0__PC: u32 = 1074004232;
pub const stepZ__0__PC2: u32 = 1074004248;
pub const stepZ__0__PORT: u32 = 1;
pub const stepZ__0__PS: u32 = 1074004228;
pub const stepZ__0__SHIFT: u32 = 1;
pub const stepZ__DR: u32 = 1074004224;
pub const stepZ__INTCFG: u32 = 1074004236;
pub const stepZ__INTSTAT: u32 = 1074004240;
pub const stepZ__MASK: u32 = 2;
pub const stepZ__PA__CFG0: u32 = 1074745360;
pub const stepZ__PA__CFG1: u32 = 1074745361;
pub const stepZ__PA__CFG10: u32 = 1074745370;
pub const stepZ__PA__CFG11: u32 = 1074745371;
pub const stepZ__PA__CFG12: u32 = 1074745372;
pub const stepZ__PA__CFG13: u32 = 1074745373;
pub const stepZ__PA__CFG14: u32 = 1074745374;
pub const stepZ__PA__CFG2: u32 = 1074745362;
pub const stepZ__PA__CFG3: u32 = 1074745363;
pub const stepZ__PA__CFG4: u32 = 1074745364;
pub const stepZ__PA__CFG5: u32 = 1074745365;
pub const stepZ__PA__CFG6: u32 = 1074745366;
pub const stepZ__PA__CFG7: u32 = 1074745367;
pub const stepZ__PA__CFG8: u32 = 1074745368;
pub const stepZ__PA__CFG9: u32 = 1074745369;
pub const stepZ__PC: u32 = 1074004232;
pub const stepZ__PC2: u32 = 1074004248;
pub const stepZ__PORT: u32 = 1;
pub const stepZ__PS: u32 = 1074004228;
pub const stepZ__SHIFT: u32 = 1;
pub const DirReg_Sync_ctrl_reg__0__MASK: u32 = 1;
pub const DirReg_Sync_ctrl_reg__0__POS: u32 = 0;
pub const DirReg_Sync_ctrl_reg__1__MASK: u32 = 2;
pub const DirReg_Sync_ctrl_reg__1__POS: u32 = 1;
pub const DirReg_Sync_ctrl_reg__2__MASK: u32 = 4;
pub const DirReg_Sync_ctrl_reg__2__POS: u32 = 2;
pub const DirReg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG: u32 = 1074725011;
pub const DirReg_Sync_ctrl_reg__CONTROL_REG: u32 = 1074724979;
pub const DirReg_Sync_ctrl_reg__CONTROL_ST_REG: u32 = 1074729158;
pub const DirReg_Sync_ctrl_reg__COUNT_REG: u32 = 1074724979;
pub const DirReg_Sync_ctrl_reg__COUNT_ST_REG: u32 = 1074729158;
pub const DirReg_Sync_ctrl_reg__MASK: u32 = 7;
pub const DirReg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG: u32 = 1074729222;
pub const DirReg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG: u32 = 1074729222;
pub const DirReg_Sync_ctrl_reg__PERIOD_REG: u32 = 1074724995;
pub const SPD_REF__0__DM__MASK: u32 = 7;
pub const SPD_REF__0__DM__SHIFT: u32 = 0;
pub const SPD_REF__0__DR: u32 = 1074004480;
pub const SPD_REF__0__HSIOM: u32 = 1073807368;
pub const SPD_REF__0__HSIOM_MASK: u32 = 15;
pub const SPD_REF__0__HSIOM_SHIFT: u32 = 0;
pub const SPD_REF__0__INTCFG: u32 = 1074004492;
pub const SPD_REF__0__INTSTAT: u32 = 1074004496;
pub const SPD_REF__0__MASK: u32 = 1;
pub const SPD_REF__0__PA__CFG0: u32 = 1074745376;
pub const SPD_REF__0__PA__CFG1: u32 = 1074745377;
pub const SPD_REF__0__PA__CFG10: u32 = 1074745386;
pub const SPD_REF__0__PA__CFG11: u32 = 1074745387;
pub const SPD_REF__0__PA__CFG12: u32 = 1074745388;
pub const SPD_REF__0__PA__CFG13: u32 = 1074745389;
pub const SPD_REF__0__PA__CFG14: u32 = 1074745390;
pub const SPD_REF__0__PA__CFG2: u32 = 1074745378;
pub const SPD_REF__0__PA__CFG3: u32 = 1074745379;
pub const SPD_REF__0__PA__CFG4: u32 = 1074745380;
pub const SPD_REF__0__PA__CFG5: u32 = 1074745381;
pub const SPD_REF__0__PA__CFG6: u32 = 1074745382;
pub const SPD_REF__0__PA__CFG7: u32 = 1074745383;
pub const SPD_REF__0__PA__CFG8: u32 = 1074745384;
pub const SPD_REF__0__PA__CFG9: u32 = 1074745385;
pub const SPD_REF__0__PC: u32 = 1074004488;
pub const SPD_REF__0__PC2: u32 = 1074004504;
pub const SPD_REF__0__PORT: u32 = 2;
pub const SPD_REF__0__PS: u32 = 1074004484;
pub const SPD_REF__0__SHIFT: u32 = 0;
pub const SPD_REF__DR: u32 = 1074004480;
pub const SPD_REF__INTCFG: u32 = 1074004492;
pub const SPD_REF__INTSTAT: u32 = 1074004496;
pub const SPD_REF__MASK: u32 = 1;
pub const SPD_REF__PA__CFG0: u32 = 1074745376;
pub const SPD_REF__PA__CFG1: u32 = 1074745377;
pub const SPD_REF__PA__CFG10: u32 = 1074745386;
pub const SPD_REF__PA__CFG11: u32 = 1074745387;
pub const SPD_REF__PA__CFG12: u32 = 1074745388;
pub const SPD_REF__PA__CFG13: u32 = 1074745389;
pub const SPD_REF__PA__CFG14: u32 = 1074745390;
pub const SPD_REF__PA__CFG2: u32 = 1074745378;
pub const SPD_REF__PA__CFG3: u32 = 1074745379;
pub const SPD_REF__PA__CFG4: u32 = 1074745380;
pub const SPD_REF__PA__CFG5: u32 = 1074745381;
pub const SPD_REF__PA__CFG6: u32 = 1074745382;
pub const SPD_REF__PA__CFG7: u32 = 1074745383;
pub const SPD_REF__PA__CFG8: u32 = 1074745384;
pub const SPD_REF__PA__CFG9: u32 = 1074745385;
pub const SPD_REF__PC: u32 = 1074004488;
pub const SPD_REF__PC2: u32 = 1074004504;
pub const SPD_REF__PORT: u32 = 2;
pub const SPD_REF__PS: u32 = 1074004484;
pub const SPD_REF__SHIFT: u32 = 0;
pub const StepReg_Sync_ctrl_reg__0__MASK: u32 = 1;
pub const StepReg_Sync_ctrl_reg__0__POS: u32 = 0;
pub const StepReg_Sync_ctrl_reg__1__MASK: u32 = 2;
pub const StepReg_Sync_ctrl_reg__1__POS: u32 = 1;
pub const StepReg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG: u32 = 1074729252;
pub const StepReg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG: u32 = 1074729188;
pub const StepReg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG: u32 = 1074729188;
pub const StepReg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG: u32 = 1074729188;
pub const StepReg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG: u32 = 1074729188;
pub const StepReg_Sync_ctrl_reg__16BIT_MASK_MASK_REG: u32 = 1074729220;
pub const StepReg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG: u32 = 1074729220;
pub const StepReg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG: u32 = 1074729220;
pub const StepReg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG: u32 = 1074729220;
pub const StepReg_Sync_ctrl_reg__2__MASK: u32 = 4;
pub const StepReg_Sync_ctrl_reg__2__POS: u32 = 2;
pub const StepReg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG: u32 = 1074725010;
pub const StepReg_Sync_ctrl_reg__CONTROL_REG: u32 = 1074724978;
pub const StepReg_Sync_ctrl_reg__CONTROL_ST_REG: u32 = 1074729156;
pub const StepReg_Sync_ctrl_reg__COUNT_REG: u32 = 1074724978;
pub const StepReg_Sync_ctrl_reg__COUNT_ST_REG: u32 = 1074729156;
pub const StepReg_Sync_ctrl_reg__MASK: u32 = 7;
pub const StepReg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG: u32 = 1074729220;
pub const StepReg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG: u32 = 1074729220;
pub const StepReg_Sync_ctrl_reg__PERIOD_REG: u32 = 1074724994;
pub const ISR_QDecL__INTC_CLR_EN_REG: u32 = 3758154112;
pub const ISR_QDecL__INTC_CLR_PD_REG: u32 = 3758154368;
pub const ISR_QDecL__INTC_MASK: u32 = 65536;
pub const ISR_QDecL__INTC_NUMBER: u32 = 16;
pub const ISR_QDecL__INTC_PRIOR_MASK: u32 = 192;
pub const ISR_QDecL__INTC_PRIOR_NUM: u32 = 3;
pub const ISR_QDecL__INTC_PRIOR_REG: u32 = 3758154768;
pub const ISR_QDecL__INTC_SET_EN_REG: u32 = 3758153984;
pub const ISR_QDecL__INTC_SET_PD_REG: u32 = 3758154240;
pub const ISR_Pulser__INTC_CLR_EN_REG: u32 = 3758154112;
pub const ISR_Pulser__INTC_CLR_PD_REG: u32 = 3758154368;
pub const ISR_Pulser__INTC_MASK: u32 = 262144;
pub const ISR_Pulser__INTC_NUMBER: u32 = 18;
pub const ISR_Pulser__INTC_PRIOR_MASK: u32 = 12582912;
pub const ISR_Pulser__INTC_PRIOR_NUM: u32 = 3;
pub const ISR_Pulser__INTC_PRIOR_REG: u32 = 3758154768;
pub const ISR_Pulser__INTC_SET_EN_REG: u32 = 3758153984;
pub const ISR_Pulser__INTC_SET_PD_REG: u32 = 3758154240;
pub const Pulser_tmr_cy_m0s8_tcpwm_1__CC: u32 = 1074069900;
pub const Pulser_tmr_cy_m0s8_tcpwm_1__CC_BUFF: u32 = 1074069904;
pub const Pulser_tmr_cy_m0s8_tcpwm_1__COUNTER: u32 = 1074069896;
pub const Pulser_tmr_cy_m0s8_tcpwm_1__CTRL: u32 = 1074069888;
pub const Pulser_tmr_cy_m0s8_tcpwm_1__INTR: u32 = 1074069936;
pub const Pulser_tmr_cy_m0s8_tcpwm_1__INTR_MASK: u32 = 1074069944;
pub const Pulser_tmr_cy_m0s8_tcpwm_1__INTR_MASKED: u32 = 1074069948;
pub const Pulser_tmr_cy_m0s8_tcpwm_1__INTR_SET: u32 = 1074069940;
pub const Pulser_tmr_cy_m0s8_tcpwm_1__PERIOD: u32 = 1074069908;
pub const Pulser_tmr_cy_m0s8_tcpwm_1__PERIOD_BUFF: u32 = 1074069912;
pub const Pulser_tmr_cy_m0s8_tcpwm_1__STATUS: u32 = 1074069892;
pub const Pulser_tmr_cy_m0s8_tcpwm_1__TCPWM_CMD: u32 = 1074069512;
pub const Pulser_tmr_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK: u32 = 4;
pub const Pulser_tmr_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT: u32 = 2;
pub const Pulser_tmr_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK: u32 = 1024;
pub const Pulser_tmr_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT: u32 = 10;
pub const Pulser_tmr_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK: u32 = 67108864;
pub const Pulser_tmr_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT: u32 = 26;
pub const Pulser_tmr_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK: u32 = 262144;
pub const Pulser_tmr_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT: u32 = 18;
pub const Pulser_tmr_cy_m0s8_tcpwm_1__TCPWM_CTRL: u32 = 1074069504;
pub const Pulser_tmr_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK: u32 = 4;
pub const Pulser_tmr_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT: u32 = 2;
pub const Pulser_tmr_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE: u32 = 1074069516;
pub const Pulser_tmr_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK: u32 = 4;
pub const Pulser_tmr_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT: u32 = 2;
pub const Pulser_tmr_cy_m0s8_tcpwm_1__TCPWM_NUMBER: u32 = 2;
pub const Pulser_tmr_cy_m0s8_tcpwm_1__TR_CTRL0: u32 = 1074069920;
pub const Pulser_tmr_cy_m0s8_tcpwm_1__TR_CTRL1: u32 = 1074069924;
pub const Pulser_tmr_cy_m0s8_tcpwm_1__TR_CTRL2: u32 = 1074069928;
pub const ADC_SAR_Seq_cy_psoc4_sar__SAR_ANA_TRIM: u32 = 1075449600;
pub const ADC_SAR_Seq_cy_psoc4_sar__SAR_AVG_STAT: u32 = 1075446284;
pub const ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG00: u32 = 1075445888;
pub const ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG01: u32 = 1075445892;
pub const ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG02: u32 = 1075445896;
pub const ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG03: u32 = 1075445900;
pub const ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG04: u32 = 1075445904;
pub const ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG05: u32 = 1075445908;
pub const ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG06: u32 = 1075445912;
pub const ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG07: u32 = 1075445916;
pub const ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_EN: u32 = 1075445792;
pub const ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT_VALID: u32 = 1075446276;
pub const ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT00: u32 = 1075446144;
pub const ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT01: u32 = 1075446148;
pub const ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT02: u32 = 1075446152;
pub const ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT03: u32 = 1075446156;
pub const ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT04: u32 = 1075446160;
pub const ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT05: u32 = 1075446164;
pub const ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT06: u32 = 1075446168;
pub const ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT07: u32 = 1075446172;
pub const ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK_VALID: u32 = 1075446272;
pub const ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK00: u32 = 1075446016;
pub const ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK01: u32 = 1075446020;
pub const ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK02: u32 = 1075446024;
pub const ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK03: u32 = 1075446028;
pub const ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK04: u32 = 1075446032;
pub const ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK05: u32 = 1075446036;
pub const ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK06: u32 = 1075446040;
pub const ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK07: u32 = 1075446044;
pub const ADC_SAR_Seq_cy_psoc4_sar__SAR_CTRL: u32 = 1075445760;
pub const ADC_SAR_Seq_cy_psoc4_sar__SAR_DFT_CTRL: u32 = 1075445808;
pub const ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR: u32 = 1075446288;
pub const ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR_CAUSE: u32 = 1075446336;
pub const ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR_MASK: u32 = 1075446296;
pub const ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR_MASKED: u32 = 1075446300;
pub const ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR_SET: u32 = 1075446292;
pub const ADC_SAR_Seq_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR0: u32 = 1075446532;
pub const ADC_SAR_Seq_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR1: u32 = 1075446540;
pub const ADC_SAR_Seq_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL: u32 = 1075446592;
pub const ADC_SAR_Seq_cy_psoc4_sar__SAR_MUX_SWITCH_STATUS: u32 = 1075446600;
pub const ADC_SAR_Seq_cy_psoc4_sar__SAR_MUX_SWITCH0: u32 = 1075446528;
pub const ADC_SAR_Seq_cy_psoc4_sar__SAR_MUX_SWITCH1: u32 = 1075446536;
pub const ADC_SAR_Seq_cy_psoc4_sar__SAR_NUMBER: u32 = 0;
pub const ADC_SAR_Seq_cy_psoc4_sar__SAR_PUMP_CTRL: u32 = 1075446656;
pub const ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_COND: u32 = 1075445788;
pub const ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_INTR: u32 = 1075446320;
pub const ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_INTR_MASK: u32 = 1075446328;
pub const ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_INTR_MASKED: u32 = 1075446332;
pub const ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_INTR_SET: u32 = 1075446324;
pub const ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_THRES: u32 = 1075445784;
pub const ADC_SAR_Seq_cy_psoc4_sar__SAR_SAMPLE_CTRL: u32 = 1075445764;
pub const ADC_SAR_Seq_cy_psoc4_sar__SAR_SAMPLE_TIME01: u32 = 1075445776;
pub const ADC_SAR_Seq_cy_psoc4_sar__SAR_SAMPLE_TIME23: u32 = 1075445780;
pub const ADC_SAR_Seq_cy_psoc4_sar__SAR_SATURATE_INTR: u32 = 1075446304;
pub const ADC_SAR_Seq_cy_psoc4_sar__SAR_SATURATE_INTR_MASK: u32 = 1075446312;
pub const ADC_SAR_Seq_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED: u32 = 1075446316;
pub const ADC_SAR_Seq_cy_psoc4_sar__SAR_SATURATE_INTR_SET: u32 = 1075446308;
pub const ADC_SAR_Seq_cy_psoc4_sar__SAR_START_CTRL: u32 = 1075445796;
pub const ADC_SAR_Seq_cy_psoc4_sar__SAR_STATUS: u32 = 1075446280;
pub const ADC_SAR_Seq_cy_psoc4_sar__SAR_WOUNDING: u32 = 1075449604;
pub const ADC_SAR_Seq_intClock__DIVIDER_MASK: u32 = 65535;
pub const ADC_SAR_Seq_intClock__ENABLE: u32 = 1073872960;
pub const ADC_SAR_Seq_intClock__ENABLE_MASK: u32 = 2147483648;
pub const ADC_SAR_Seq_intClock__MASK: u32 = 2147483648;
pub const ADC_SAR_Seq_intClock__REGISTER: u32 = 1073872960;
pub const ADC_SAR_Seq_IRQ__INTC_CLR_EN_REG: u32 = 3758154112;
pub const ADC_SAR_Seq_IRQ__INTC_CLR_PD_REG: u32 = 3758154368;
pub const ADC_SAR_Seq_IRQ__INTC_MASK: u32 = 16384;
pub const ADC_SAR_Seq_IRQ__INTC_NUMBER: u32 = 14;
pub const ADC_SAR_Seq_IRQ__INTC_PRIOR_MASK: u32 = 12582912;
pub const ADC_SAR_Seq_IRQ__INTC_PRIOR_NUM: u32 = 3;
pub const ADC_SAR_Seq_IRQ__INTC_PRIOR_REG: u32 = 3758154764;
pub const ADC_SAR_Seq_IRQ__INTC_SET_EN_REG: u32 = 3758153984;
pub const ADC_SAR_Seq_IRQ__INTC_SET_PD_REG: u32 = 3758154240;
pub const CY_PROJECT_NAME: &[u8; 9] = b"PSoC42rs\0";
pub const CY_VERSION: &[u8; 18] = b"PSoC Creator  4.4\0";
pub const CYDEV_BANDGAP_VOLTAGE: f64 = 1.024;
pub const CYDEV_BCLK__HFCLK__HZ: u32 = 24000000;
pub const CYDEV_BCLK__HFCLK__KHZ: u32 = 24000;
pub const CYDEV_BCLK__HFCLK__MHZ: u32 = 24;
pub const CYDEV_BCLK__SYSCLK__HZ: u32 = 24000000;
pub const CYDEV_BCLK__SYSCLK__KHZ: u32 = 24000;
pub const CYDEV_BCLK__SYSCLK__MHZ: u32 = 24;
pub const CYDEV_CHIP_DIE_LEOPARD: u32 = 1;
pub const CYDEV_CHIP_DIE_PSOC4A: u32 = 26;
pub const CYDEV_CHIP_DIE_PSOC5LP: u32 = 2;
pub const CYDEV_CHIP_DIE_PSOC5TM: u32 = 3;
pub const CYDEV_CHIP_DIE_TMA4: u32 = 4;
pub const CYDEV_CHIP_DIE_UNKNOWN: u32 = 0;
pub const CYDEV_CHIP_FAMILY_FM0P: u32 = 5;
pub const CYDEV_CHIP_FAMILY_FM3: u32 = 6;
pub const CYDEV_CHIP_FAMILY_FM4: u32 = 7;
pub const CYDEV_CHIP_FAMILY_PSOC3: u32 = 1;
pub const CYDEV_CHIP_FAMILY_PSOC4: u32 = 2;
pub const CYDEV_CHIP_FAMILY_PSOC5: u32 = 3;
pub const CYDEV_CHIP_FAMILY_PSOC6: u32 = 4;
pub const CYDEV_CHIP_FAMILY_UNKNOWN: u32 = 0;
pub const CYDEV_CHIP_FAMILY_USED: u32 = 2;
pub const CYDEV_CHIP_JTAG_ID: u32 = 80220563;
pub const CYDEV_CHIP_MEMBER_3A: u32 = 1;
pub const CYDEV_CHIP_MEMBER_4A: u32 = 26;
pub const CYDEV_CHIP_MEMBER_4AA: u32 = 25;
pub const CYDEV_CHIP_MEMBER_4AB: u32 = 30;
pub const CYDEV_CHIP_MEMBER_4AC: u32 = 14;
pub const CYDEV_CHIP_MEMBER_4AD: u32 = 15;
pub const CYDEV_CHIP_MEMBER_4AE: u32 = 16;
pub const CYDEV_CHIP_MEMBER_4D: u32 = 20;
pub const CYDEV_CHIP_MEMBER_4E: u32 = 6;
pub const CYDEV_CHIP_MEMBER_4F: u32 = 27;
pub const CYDEV_CHIP_MEMBER_4G: u32 = 4;
pub const CYDEV_CHIP_MEMBER_4H: u32 = 24;
pub const CYDEV_CHIP_MEMBER_4I: u32 = 32;
pub const CYDEV_CHIP_MEMBER_4J: u32 = 21;
pub const CYDEV_CHIP_MEMBER_4K: u32 = 22;
pub const CYDEV_CHIP_MEMBER_4L: u32 = 31;
pub const CYDEV_CHIP_MEMBER_4M: u32 = 29;
pub const CYDEV_CHIP_MEMBER_4N: u32 = 11;
pub const CYDEV_CHIP_MEMBER_4O: u32 = 8;
pub const CYDEV_CHIP_MEMBER_4P: u32 = 28;
pub const CYDEV_CHIP_MEMBER_4Q: u32 = 17;
pub const CYDEV_CHIP_MEMBER_4R: u32 = 9;
pub const CYDEV_CHIP_MEMBER_4S: u32 = 12;
pub const CYDEV_CHIP_MEMBER_4T: u32 = 10;
pub const CYDEV_CHIP_MEMBER_4U: u32 = 5;
pub const CYDEV_CHIP_MEMBER_4V: u32 = 23;
pub const CYDEV_CHIP_MEMBER_4W: u32 = 13;
pub const CYDEV_CHIP_MEMBER_4X: u32 = 7;
pub const CYDEV_CHIP_MEMBER_4Y: u32 = 18;
pub const CYDEV_CHIP_MEMBER_4Z: u32 = 19;
pub const CYDEV_CHIP_MEMBER_5A: u32 = 3;
pub const CYDEV_CHIP_MEMBER_5B: u32 = 2;
pub const CYDEV_CHIP_MEMBER_6A: u32 = 33;
pub const CYDEV_CHIP_MEMBER_FM3: u32 = 37;
pub const CYDEV_CHIP_MEMBER_FM4: u32 = 38;
pub const CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1: u32 = 34;
pub const CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2: u32 = 35;
pub const CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3: u32 = 36;
pub const CYDEV_CHIP_MEMBER_UNKNOWN: u32 = 0;
pub const CYDEV_CHIP_MEMBER_USED: u32 = 26;
pub const CYDEV_CHIP_DIE_EXPECT: u32 = 26;
pub const CYDEV_CHIP_DIE_ACTUAL: u32 = 26;
pub const CYDEV_CHIP_REV_LEOPARD_ES1: u32 = 0;
pub const CYDEV_CHIP_REV_LEOPARD_ES2: u32 = 1;
pub const CYDEV_CHIP_REV_LEOPARD_ES3: u32 = 3;
pub const CYDEV_CHIP_REV_LEOPARD_PRODUCTION: u32 = 3;
pub const CYDEV_CHIP_REV_PSOC4A_ES0: u32 = 17;
pub const CYDEV_CHIP_REV_PSOC4A_PRODUCTION: u32 = 17;
pub const CYDEV_CHIP_REV_PSOC5LP_ES0: u32 = 0;
pub const CYDEV_CHIP_REV_PSOC5LP_PRODUCTION: u32 = 0;
pub const CYDEV_CHIP_REV_PSOC5TM_ES0: u32 = 0;
pub const CYDEV_CHIP_REV_PSOC5TM_ES1: u32 = 1;
pub const CYDEV_CHIP_REV_PSOC5TM_PRODUCTION: u32 = 1;
pub const CYDEV_CHIP_REV_TMA4_ES: u32 = 17;
pub const CYDEV_CHIP_REV_TMA4_ES2: u32 = 33;
pub const CYDEV_CHIP_REV_TMA4_PRODUCTION: u32 = 17;
pub const CYDEV_CHIP_REVISION_3A_ES1: u32 = 0;
pub const CYDEV_CHIP_REVISION_3A_ES2: u32 = 1;
pub const CYDEV_CHIP_REVISION_3A_ES3: u32 = 3;
pub const CYDEV_CHIP_REVISION_3A_PRODUCTION: u32 = 3;
pub const CYDEV_CHIP_REVISION_4A_ES0: u32 = 17;
pub const CYDEV_CHIP_REVISION_4A_PRODUCTION: u32 = 17;
pub const CYDEV_CHIP_REVISION_4AA_PRODUCTION: u32 = 0;
pub const CYDEV_CHIP_REVISION_4AB_PRODUCTION: u32 = 0;
pub const CYDEV_CHIP_REVISION_4AC_PRODUCTION: u32 = 0;
pub const CYDEV_CHIP_REVISION_4AD_PRODUCTION: u32 = 0;
pub const CYDEV_CHIP_REVISION_4AE_PRODUCTION: u32 = 0;
pub const CYDEV_CHIP_REVISION_4D_PRODUCTION: u32 = 0;
pub const CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD: u32 = 0;
pub const CYDEV_CHIP_REVISION_4E_PRODUCTION: u32 = 0;
pub const CYDEV_CHIP_REVISION_4F_PRODUCTION: u32 = 0;
pub const CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA: u32 = 0;
pub const CYDEV_CHIP_REVISION_4F_PRODUCTION_256K: u32 = 0;
pub const CYDEV_CHIP_REVISION_4G_ES: u32 = 17;
pub const CYDEV_CHIP_REVISION_4G_ES2: u32 = 33;
pub const CYDEV_CHIP_REVISION_4G_PRODUCTION: u32 = 17;
pub const CYDEV_CHIP_REVISION_4H_PRODUCTION: u32 = 0;
pub const CYDEV_CHIP_REVISION_4I_PRODUCTION: u32 = 0;
pub const CYDEV_CHIP_REVISION_4J_PRODUCTION: u32 = 0;
pub const CYDEV_CHIP_REVISION_4K_PRODUCTION: u32 = 0;
pub const CYDEV_CHIP_REVISION_4L_PRODUCTION: u32 = 0;
pub const CYDEV_CHIP_REVISION_4M_PRODUCTION: u32 = 0;
pub const CYDEV_CHIP_REVISION_4N_PRODUCTION: u32 = 0;
pub const CYDEV_CHIP_REVISION_4O_PRODUCTION: u32 = 0;
pub const CYDEV_CHIP_REVISION_4P_PRODUCTION: u32 = 0;
pub const CYDEV_CHIP_REVISION_4Q_PRODUCTION: u32 = 0;
pub const CYDEV_CHIP_REVISION_4R_PRODUCTION: u32 = 0;
pub const CYDEV_CHIP_REVISION_4S_PRODUCTION: u32 = 0;
pub const CYDEV_CHIP_REVISION_4T_PRODUCTION: u32 = 0;
pub const CYDEV_CHIP_REVISION_4U_PRODUCTION: u32 = 0;
pub const CYDEV_CHIP_REVISION_4V_PRODUCTION: u32 = 0;
pub const CYDEV_CHIP_REVISION_4W_PRODUCTION: u32 = 0;
pub const CYDEV_CHIP_REVISION_4X_PRODUCTION: u32 = 0;
pub const CYDEV_CHIP_REVISION_4Y_PRODUCTION: u32 = 0;
pub const CYDEV_CHIP_REVISION_4Z_PRODUCTION: u32 = 0;
pub const CYDEV_CHIP_REVISION_5A_ES0: u32 = 0;
pub const CYDEV_CHIP_REVISION_5A_ES1: u32 = 1;
pub const CYDEV_CHIP_REVISION_5A_PRODUCTION: u32 = 1;
pub const CYDEV_CHIP_REVISION_5B_ES0: u32 = 0;
pub const CYDEV_CHIP_REVISION_5B_PRODUCTION: u32 = 0;
pub const CYDEV_CHIP_REVISION_6A_ES: u32 = 17;
pub const CYDEV_CHIP_REVISION_6A_NO_UDB: u32 = 33;
pub const CYDEV_CHIP_REVISION_6A_PRODUCTION: u32 = 33;
pub const CYDEV_CHIP_REVISION_FM3_PRODUCTION: u32 = 0;
pub const CYDEV_CHIP_REVISION_FM4_PRODUCTION: u32 = 0;
pub const CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION: u32 = 0;
pub const CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION: u32 = 0;
pub const CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION: u32 = 0;
pub const CYDEV_CHIP_REVISION_USED: u32 = 17;
pub const CYDEV_CHIP_REV_EXPECT: u32 = 17;
pub const CYDEV_CONFIG_READ_ACCELERATOR: u32 = 1;
pub const CYDEV_CONFIG_UNUSED_IO_AllowButWarn: u32 = 0;
pub const CYDEV_CONFIG_UNUSED_IO_AllowWithInfo: u32 = 1;
pub const CYDEV_CONFIG_UNUSED_IO_Disallowed: u32 = 2;
pub const CYDEV_CONFIG_UNUSED_IO: u32 = 2;
pub const CYDEV_CONFIGURATION_COMPRESSED: u32 = 0;
pub const CYDEV_CONFIGURATION_MODE_COMPRESSED: u32 = 0;
pub const CYDEV_CONFIGURATION_MODE_DMA: u32 = 2;
pub const CYDEV_CONFIGURATION_MODE_UNCOMPRESSED: u32 = 1;
pub const CYDEV_CONFIGURATION_MODE: u32 = 1;
pub const CYDEV_DEBUG_PROTECT_KILL: u32 = 4;
pub const CYDEV_DEBUG_PROTECT_OPEN: u32 = 1;
pub const CYDEV_DEBUG_PROTECT: u32 = 1;
pub const CYDEV_DEBUG_PROTECT_PROTECTED: u32 = 2;
pub const CYDEV_DEBUGGING_DPS_Disable: u32 = 3;
pub const CYDEV_DEBUGGING_DPS_SWD: u32 = 2;
pub const CYDEV_DEBUGGING_DPS: u32 = 2;
pub const CYDEV_DEBUGGING_ENABLE: u32 = 1;
pub const CYDEV_DFT_SELECT_CLK0: u32 = 1;
pub const CYDEV_DFT_SELECT_CLK1: u32 = 2;
pub const CYDEV_HEAP_SIZE: u32 = 1024;
pub const CYDEV_IMO_TRIMMED_BY_USB: u32 = 0;
pub const CYDEV_IMO_TRIMMED_BY_WCO: u32 = 0;
pub const CYDEV_IS_EXPORTING_CODE: u32 = 0;
pub const CYDEV_IS_IMPORTING_CODE: u32 = 0;
pub const CYDEV_PROJ_TYPE: u32 = 0;
pub const CYDEV_PROJ_TYPE_BOOTLOADER: u32 = 1;
pub const CYDEV_PROJ_TYPE_LAUNCHER: u32 = 5;
pub const CYDEV_PROJ_TYPE_LOADABLE: u32 = 2;
pub const CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER: u32 = 4;
pub const CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER: u32 = 3;
pub const CYDEV_PROJ_TYPE_STANDARD: u32 = 0;
pub const CYDEV_STACK_SIZE: u32 = 1536;
pub const CYDEV_USE_BUNDLED_CMSIS: u32 = 1;
pub const CYDEV_VARIABLE_VDDA: u32 = 1;
pub const CYDEV_VDDA: f64 = 3.3;
pub const CYDEV_VDDA_MV: u32 = 3300;
pub const CYDEV_VDDD: f64 = 3.3;
pub const CYDEV_VDDD_MV: u32 = 3300;
pub const CYDEV_WDT_GENERATE_ISR: u32 = 1;
pub const CYIPBLOCK_M0S8_CTBM_VERSION: u32 = 0;
pub const CYIPBLOCK_m0s8cpuss_VERSION: u32 = 0;
pub const CYIPBLOCK_m0s8csd_VERSION: u32 = 0;
pub const CYIPBLOCK_m0s8gpio2_VERSION: u32 = 0;
pub const CYIPBLOCK_m0s8hsiom4a_VERSION: u32 = 0;
pub const CYIPBLOCK_m0s8lcd_VERSION: u32 = 0;
pub const CYIPBLOCK_m0s8lpcomp_VERSION: u32 = 0;
pub const CYIPBLOCK_m0s8pclk_VERSION: u32 = 0;
pub const CYIPBLOCK_m0s8sar_VERSION: u32 = 0;
pub const CYIPBLOCK_m0s8scb_VERSION: u32 = 0;
pub const CYIPBLOCK_m0s8srssv2_VERSION: u32 = 1;
pub const CYIPBLOCK_m0s8tcpwm_VERSION: u32 = 0;
pub const CYIPBLOCK_m0s8udbif_VERSION: u32 = 0;
pub const CYIPBLOCK_S8_GPIO_VERSION: u32 = 2;
pub const CYDEV_BOOTLOADER_ENABLE: u32 = 0;
pub const CY_IP_FLASH_MACROS: u32 = 1;
pub const CY_IP_INT_NR: u32 = 32;
pub const CY_IP_PLL_NR: u32 = 0;
pub const CY_IP_SL_NR: u32 = 0;
pub const CY_BOOT_4_20: u32 = 420;
pub const CY_BOOT_5_0: u32 = 500;
pub const CY_BOOT_5_10: u32 = 510;
pub const CY_BOOT_5_20: u32 = 520;
pub const CY_BOOT_5_30: u32 = 530;
pub const CY_BOOT_5_40: u32 = 540;
pub const CY_BOOT_5_50: u32 = 550;
pub const CY_BOOT_5_60: u32 = 560;
pub const CY_BOOT_5_70: u32 = 570;
pub const CY_BOOT_5_80: u32 = 580;
pub const CY_BOOT_5_81: u32 = 581;
pub const CY_BOOT_5_90: u32 = 590;
pub const CY_BOOT_6_0: u32 = 600;
pub const CY_BOOT_6_10: u32 = 610;
pub const CY_BOOT_VERSION: u32 = 610;
pub const CY_M_PI: f64 = 3.141592653589793;
pub const CYRET_SUCCESS: u32 = 0;
pub const CYRET_BAD_PARAM: u32 = 1;
pub const CYRET_INVALID_OBJECT: u32 = 2;
pub const CYRET_MEMORY: u32 = 3;
pub const CYRET_LOCKED: u32 = 4;
pub const CYRET_EMPTY: u32 = 5;
pub const CYRET_BAD_DATA: u32 = 6;
pub const CYRET_STARTED: u32 = 7;
pub const CYRET_FINISHED: u32 = 8;
pub const CYRET_CANCELED: u32 = 9;
pub const CYRET_TIMEOUT: u32 = 16;
pub const CYRET_INVALID_STATE: u32 = 17;
pub const CYREG_GPIO_PRT0_DR: u32 = 1074003968;
pub const CYREG_GPIO_PRT0_PS: u32 = 1074003972;
pub const CYREG_GPIO_PRT0_PC: u32 = 1074003976;
pub const CYREG_GPIO_PRT1_DR: u32 = 1074004224;
pub const CYREG_GPIO_PRT1_PS: u32 = 1074004228;
pub const CYREG_GPIO_PRT1_PC: u32 = 1074004232;
pub const CYREG_GPIO_PRT2_DR: u32 = 1074004480;
pub const CYREG_GPIO_PRT2_PS: u32 = 1074004484;
pub const CYREG_GPIO_PRT2_PC: u32 = 1074004488;
pub const CYREG_GPIO_PRT3_DR: u32 = 1074004736;
pub const CYREG_GPIO_PRT3_PS: u32 = 1074004740;
pub const CYREG_GPIO_PRT3_PC: u32 = 1074004744;
pub const CYREG_GPIO_PRT4_DR: u32 = 1074004992;
pub const CYREG_GPIO_PRT4_PS: u32 = 1074004996;
pub const CYREG_GPIO_PRT4_PC: u32 = 1074005000;
pub const BTN_0: u32 = 1074003976;
pub const BTN_0_PS: u32 = 1074003972;
pub const BTN_0_PC: u32 = 1074003976;
pub const BTN_0_DR: u32 = 1074003968;
pub const BTN_0_SHIFT: u32 = 7;
pub const BTN_DRIVE_MODE_BITS: u32 = 3;
pub const BTN_DRIVE_MODE_IND_MASK: u32 = 7;
pub const BTN_DM_ALG_HIZ: u32 = 0;
pub const BTN_DM_DIG_HIZ: u32 = 1;
pub const BTN_DM_RES_UP: u32 = 2;
pub const BTN_DM_RES_DWN: u32 = 3;
pub const BTN_DM_OD_LO: u32 = 4;
pub const BTN_DM_OD_HI: u32 = 5;
pub const BTN_DM_STRONG: u32 = 6;
pub const BTN_DM_RES_UPDWN: u32 = 7;
pub const BTN_MASK: u32 = 128;
pub const BTN_SHIFT: u32 = 7;
pub const BTN_WIDTH: u32 = 1;
pub const BTN_DRIVE_MODE_SHIFT: u32 = 0;
pub const BTN_DRIVE_MODE_MASK: u32 = 7;
pub const LED_0: u32 = 1074004232;
pub const LED_0_PS: u32 = 1074004228;
pub const LED_0_PC: u32 = 1074004232;
pub const LED_0_DR: u32 = 1074004224;
pub const LED_0_SHIFT: u32 = 6;
pub const LED_DRIVE_MODE_BITS: u32 = 3;
pub const LED_DRIVE_MODE_IND_MASK: u32 = 7;
pub const LED_DM_ALG_HIZ: u32 = 0;
pub const LED_DM_DIG_HIZ: u32 = 1;
pub const LED_DM_RES_UP: u32 = 2;
pub const LED_DM_RES_DWN: u32 = 3;
pub const LED_DM_OD_LO: u32 = 4;
pub const LED_DM_OD_HI: u32 = 5;
pub const LED_DM_STRONG: u32 = 6;
pub const LED_DM_RES_UPDWN: u32 = 7;
pub const LED_MASK: u32 = 64;
pub const LED_SHIFT: u32 = 6;
pub const LED_WIDTH: u32 = 1;
pub const LED_DRIVE_MODE_SHIFT: u32 = 0;
pub const LED_DRIVE_MODE_MASK: u32 = 7;
pub const XchA_0: u32 = 1074004232;
pub const XchA_0_PS: u32 = 1074004228;
pub const XchA_0_PC: u32 = 1074004232;
pub const XchA_0_DR: u32 = 1074004224;
pub const XchA_0_SHIFT: u32 = 7;
pub const XchA_DRIVE_MODE_BITS: u32 = 3;
pub const XchA_DRIVE_MODE_IND_MASK: u32 = 7;
pub const XchA_DM_ALG_HIZ: u32 = 0;
pub const XchA_DM_DIG_HIZ: u32 = 1;
pub const XchA_DM_RES_UP: u32 = 2;
pub const XchA_DM_RES_DWN: u32 = 3;
pub const XchA_DM_OD_LO: u32 = 4;
pub const XchA_DM_OD_HI: u32 = 5;
pub const XchA_DM_STRONG: u32 = 6;
pub const XchA_DM_RES_UPDWN: u32 = 7;
pub const XchA_MASK: u32 = 128;
pub const XchA_SHIFT: u32 = 7;
pub const XchA_WIDTH: u32 = 1;
pub const XchA_DRIVE_MODE_SHIFT: u32 = 0;
pub const XchA_DRIVE_MODE_MASK: u32 = 7;
pub const stepX_0: u32 = 1074003976;
pub const stepX_0_PS: u32 = 1074003972;
pub const stepX_0_PC: u32 = 1074003976;
pub const stepX_0_DR: u32 = 1074003968;
pub const stepX_0_SHIFT: u32 = 3;
pub const stepX_DRIVE_MODE_BITS: u32 = 3;
pub const stepX_DRIVE_MODE_IND_MASK: u32 = 7;
pub const stepX_DM_ALG_HIZ: u32 = 0;
pub const stepX_DM_DIG_HIZ: u32 = 1;
pub const stepX_DM_RES_UP: u32 = 2;
pub const stepX_DM_RES_DWN: u32 = 3;
pub const stepX_DM_OD_LO: u32 = 4;
pub const stepX_DM_OD_HI: u32 = 5;
pub const stepX_DM_STRONG: u32 = 6;
pub const stepX_DM_RES_UPDWN: u32 = 7;
pub const stepX_MASK: u32 = 8;
pub const stepX_SHIFT: u32 = 3;
pub const stepX_WIDTH: u32 = 1;
pub const stepX_DRIVE_MODE_SHIFT: u32 = 0;
pub const stepX_DRIVE_MODE_MASK: u32 = 7;
pub const XchB_0: u32 = 1074004232;
pub const XchB_0_PS: u32 = 1074004228;
pub const XchB_0_PC: u32 = 1074004232;
pub const XchB_0_DR: u32 = 1074004224;
pub const XchB_0_SHIFT: u32 = 4;
pub const XchB_DRIVE_MODE_BITS: u32 = 3;
pub const XchB_DRIVE_MODE_IND_MASK: u32 = 7;
pub const XchB_DM_ALG_HIZ: u32 = 0;
pub const XchB_DM_DIG_HIZ: u32 = 1;
pub const XchB_DM_RES_UP: u32 = 2;
pub const XchB_DM_RES_DWN: u32 = 3;
pub const XchB_DM_OD_LO: u32 = 4;
pub const XchB_DM_OD_HI: u32 = 5;
pub const XchB_DM_STRONG: u32 = 6;
pub const XchB_DM_RES_UPDWN: u32 = 7;
pub const XchB_MASK: u32 = 16;
pub const XchB_SHIFT: u32 = 4;
pub const XchB_WIDTH: u32 = 1;
pub const XchB_DRIVE_MODE_SHIFT: u32 = 0;
pub const XchB_DRIVE_MODE_MASK: u32 = 7;
pub const EN_0: u32 = 1074003976;
pub const EN_0_PS: u32 = 1074003972;
pub const EN_0_PC: u32 = 1074003976;
pub const EN_0_DR: u32 = 1074003968;
pub const EN_0_SHIFT: u32 = 0;
pub const EN_DRIVE_MODE_BITS: u32 = 3;
pub const EN_DRIVE_MODE_IND_MASK: u32 = 7;
pub const EN_DM_ALG_HIZ: u32 = 0;
pub const EN_DM_DIG_HIZ: u32 = 1;
pub const EN_DM_RES_UP: u32 = 2;
pub const EN_DM_RES_DWN: u32 = 3;
pub const EN_DM_OD_LO: u32 = 4;
pub const EN_DM_OD_HI: u32 = 5;
pub const EN_DM_STRONG: u32 = 6;
pub const EN_DM_RES_UPDWN: u32 = 7;
pub const EN_MASK: u32 = 1;
pub const EN_SHIFT: u32 = 0;
pub const EN_WIDTH: u32 = 1;
pub const EN_DRIVE_MODE_SHIFT: u32 = 0;
pub const EN_DRIVE_MODE_MASK: u32 = 7;
pub const clkA_DIV_FRAC_SHIFT: u32 = 16;
pub const clkA_DIV_INT_MASK: u32 = 65535;
pub const clkA_DIV_INT_SHIFT: u32 = 0;
pub const ISR_Pulser_INTC_PRIOR_NUMBER: u32 = 3;
pub const CY_SYS_UINT16_MAX_VAL: u32 = 65535;
pub const CY_SYS_CLK_TRIM_OR_COMP_STARTED: u32 = 1;
pub const CY_SYS_CLK_TRIM_OR_COMP_FINISHED: u32 = 0;
pub const CY_SYS_WDT_MODE_NONE: u32 = 0;
pub const CY_SYS_WDT_MODE_INT: u32 = 1;
pub const CY_SYS_WDT_MODE_RESET: u32 = 2;
pub const CY_SYS_WDT_MODE_INT_RESET: u32 = 3;
pub const CY_SYS_WDT_COUNTER0: u32 = 0;
pub const CY_SYS_WDT_COUNTER1: u32 = 1;
pub const CY_SYS_WDT_COUNTER2: u32 = 2;
pub const CY_SYS_WDT_COUNTER0_OFFSET: u32 = 0;
pub const CY_SYS_WDT_COUNTER1_OFFSET: u32 = 2;
pub const CY_SYS_WDT_COUNTER2_OFFSET: u32 = 4;
pub const CY_SYS_WDT_COUNTERS_MAX: u32 = 3;
pub const CY_SYS_WDT_CNT_SHIFT: u32 = 8;
pub const CY_SYS_WDT_CNT_MATCH_CLR_SHIFT: u32 = 2;
pub const CY_SYS_WDT_CNT_STTS_SHIFT: u32 = 1;
pub const CY_SYS_WDT_CNT_MATCH_SHIFT: u32 = 16;
pub const CY_WDT_NUM_OF_WDT: u32 = 3;
pub const CY_WDT_NUM_OF_CALLBACKS: u32 = 3;
pub const CY_SYS_CLK_WCO_HPM: u32 = 0;
pub const CY_SYS_CLK_ILO_DESIRED_FREQ_HZ: u32 = 32000;
pub const __NEWLIB_H__: u32 = 1;
pub const _WANT_IO_LONG_LONG: u32 = 1;
pub const _WANT_REGISTER_FINI: u32 = 1;
pub const _MB_LEN_MAX: u32 = 1;
pub const HAVE_INITFINI_ARRAY: u32 = 1;
pub const _ATEXIT_DYNAMIC_ALLOC: u32 = 1;
pub const _HAVE_LONG_DOUBLE: u32 = 1;
pub const _HAVE_CC_INHIBIT_LOOP_TO_LIBCALL: u32 = 1;
pub const _LDBL_EQ_DBL: u32 = 1;
pub const _FVWRITE_IN_STREAMIO: u32 = 1;
pub const _FSEEK_OPTIMIZATION: u32 = 1;
pub const _WIDE_ORIENT: u32 = 1;
pub const _UNBUF_STREAM_OPT: u32 = 1;
pub const __RAND_MAX: u32 = 2147483647;
pub const _NULL: u32 = 0;
pub const _ATEXIT_SIZE: u32 = 32;
pub const _RAND48_SEED_0: u32 = 13070;
pub const _RAND48_SEED_1: u32 = 43981;
pub const _RAND48_SEED_2: u32 = 4660;
pub const _RAND48_MULT_0: u32 = 58989;
pub const _RAND48_MULT_1: u32 = 57068;
pub const _RAND48_MULT_2: u32 = 5;
pub const _RAND48_ADD: u32 = 11;
pub const _REENT_EMERGENCY_SIZE: u32 = 25;
pub const _REENT_ASCTIME_SIZE: u32 = 26;
pub const _REENT_SIGNAL_SIZE: u32 = 24;
pub const _N_LISTS: u32 = 30;
pub const __GNUCLIKE_ASM: u32 = 3;
pub const __GNUCLIKE___TYPEOF: u32 = 1;
pub const __GNUCLIKE___OFFSETOF: u32 = 1;
pub const __GNUCLIKE___SECTION: u32 = 1;
pub const __GNUCLIKE_CTOR_SECTION_HANDLING: u32 = 1;
pub const __GNUCLIKE_BUILTIN_CONSTANT_P: u32 = 1;
pub const __GNUCLIKE_BUILTIN_VARARGS: u32 = 1;
pub const __GNUCLIKE_BUILTIN_STDARG: u32 = 1;
pub const __GNUCLIKE_BUILTIN_VAALIST: u32 = 1;
pub const __GNUC_VA_LIST_COMPATIBILITY: u32 = 1;
pub const __GNUCLIKE_BUILTIN_NEXT_ARG: u32 = 1;
pub const __GNUCLIKE_BUILTIN_MEMCPY: u32 = 1;
pub const __CC_SUPPORTS_INLINE: u32 = 1;
pub const __CC_SUPPORTS___INLINE: u32 = 1;
pub const __CC_SUPPORTS___INLINE__: u32 = 1;
pub const __CC_SUPPORTS___FUNC__: u32 = 1;
pub const __CC_SUPPORTS_WARNING: u32 = 1;
pub const __CC_SUPPORTS_VARADIC_XXX: u32 = 1;
pub const __CC_SUPPORTS_DYNAMIC_ARRAY_INIT: u32 = 1;
pub const _LIBC_LIMITS_H_: u32 = 1;
pub const MB_LEN_MAX: u32 = 1;
pub const NL_ARGMAX: u32 = 32;
pub const CHAR_MIN: u32 = 0;
pub const _POSIX2_RE_DUP_MAX: u32 = 255;
pub const ARG_MAX: u32 = 4096;
pub const PATH_MAX: u32 = 4096;
pub const _U: u32 = 1;
pub const _L: u32 = 2;
pub const _N: u32 = 4;
pub const _S: u32 = 8;
pub const _P: u32 = 16;
pub const _C: u32 = 32;
pub const _X: u32 = 64;
pub const _B: u32 = 128;
pub const CY_SYS_CLK_HFCLK_IMO: u32 = 0;
pub const CY_SYS_CLK_HFCLK_EXTCLK: u32 = 1;
pub const CY_SYS_CLK_SYSCLK_DIV1: u32 = 0;
pub const CY_SYS_CLK_SYSCLK_DIV2: u32 = 1;
pub const CY_SYS_CLK_SYSCLK_DIV4: u32 = 2;
pub const CY_SYS_CLK_SYSCLK_DIV8: u32 = 3;
pub const CY_SYS_CLK_SYSCLK_DIV16: u32 = 4;
pub const CY_SYS_CLK_SYSCLK_DIV32: u32 = 5;
pub const CY_SYS_CLK_SYSCLK_DIV64: u32 = 6;
pub const CY_SYS_CLK_SYSCLK_DIV128: u32 = 7;
pub const CY_SYS_CLK_SELECT_SYSCLK_DIV_SHIFT: u32 = 19;
pub const CY_SYS_CLK_IMO_MAX_FREQ_MHZ: u32 = 48;
pub const CY_SYS_CLK_IMO_MIN_FREQ_MHZ: u32 = 3;
pub const CY_SYS_CLK_IMO_TEMP_FREQ_MHZ: u32 = 24;
pub const CY_SYS_CLK_IMO_TEMP_FREQ_TRIM2: u32 = 25;
pub const CY_SYS_CLK_IMO_BOUNDARY_FREQ_MHZ: u32 = 43;
pub const CY_SYS_CLK_IMO_BOUNDARY_FREQ_TRIM2: u32 = 48;
pub const CY_SYS_CLK_IMO_FREQ_TIMEOUT_CYCLES: u32 = 5;
pub const CY_SYS_CLK_IMO_TRIM_TIMEOUT_US: u32 = 5;
pub const CY_SYS_CLK_IMO_FREQ_TABLE_SIZE: u32 = 46;
pub const CY_SYS_CLK_IMO_FREQ_TABLE_OFFSET: u32 = 3;
pub const CY_SYS_CLK_IMO_CONFIG_PUMP_SEL_SHIFT: u32 = 25;
pub const CY_SYS_CLK_IMO_CONFIG_PUMP_SEL_IMO: u32 = 1;
pub const CY_SYS_RESET_WDT_SHIFT: u32 = 0;
pub const CY_SYS_RESET_PROTFAULT_SHIFT: u32 = 3;
pub const CY_SYS_RESET_SW_SHIFT: u32 = 4;
pub const CY_SYS_AIRCR_VECTKEY_SHIFT: u32 = 16;
pub const CY_SYS_AIRCR_SYSRESETREQ_SHIFT: u32 = 2;
pub const CY_SYS_SYST_CSR_CLK_SOURCE_SHIFT: u32 = 2;
pub const CY_SYS_SYST_CSR_COUNTFLAG_SHIFT: u32 = 16;
pub const CY_SYS_SYST_CSR_CLK_SRC_LFCLK: u32 = 0;
pub const CY_SYS_SYST_RVR_CNT_MASK: u32 = 16777215;
pub const CY_SYS_SYST_CVR_CNT_MASK: u32 = 16777215;
pub const CY_SYS_SYST_NUM_OF_CALLBACKS: u32 = 5;
pub const CY_NUM_INTERRUPTS: u32 = 32;
pub const CY_MIN_PRIORITY: u32 = 3;
pub const CY_INT_IRQ_BASE: u32 = 16;
pub const CY_INT_CLEAR_DISABLE_ALL: u32 = 4294967295;
pub const CY_INT_ENABLE_RANGE_MASK: u32 = 31;
pub const CY_INT_NMI_IRQN: u32 = 2;
pub const CY_INT_HARD_FAULT_IRQN: u32 = 3;
pub const CY_INT_SVCALL_IRQN: u32 = 11;
pub const CY_INT_PEND_SV_IRQN: u32 = 14;
pub const CY_INT_SYSTICK_IRQN: u32 = 15;
pub const CY_LVD_PWR_VMON_CONFIG_LVD_SEL_SHIFT: u32 = 1;
pub const CY_LVD_STABILIZE_TIMEOUT_US: u32 = 1000;
pub const CY_DELAY_MS_OVERFLOW: u32 = 32768;
pub const CY_DELAY_1M_THRESHOLD: u32 = 1000000;
pub const CY_DELAY_1M_MINUS_1_THRESHOLD: u32 = 999999;
pub const CY_DELAY_1K_THRESHOLD: u32 = 1000;
pub const CY_DELAY_1K_MINUS_1_THRESHOLD: u32 = 999;
pub const CYINT_IRQ_BASE: u32 = 16;
pub const CY_SYS_CM0_AIRCR_VECTKEY_SHIFT: u32 = 16;
pub const CY_SYS_CM0_AIRCR_SYSRESETREQ_SHIFT: u32 = 2;
pub const UART_COMP_VERSION_MAJOR: u32 = 4;
pub const UART_COMP_VERSION_MINOR: u32 = 0;
pub const UART_SCB_MODE: u32 = 4;
pub const UART_SCB_MODE_I2C: u32 = 1;
pub const UART_SCB_MODE_SPI: u32 = 2;
pub const UART_SCB_MODE_UART: u32 = 4;
pub const UART_SCB_MODE_EZI2C: u32 = 8;
pub const UART_SCB_MODE_UNCONFIG: u32 = 255;
pub const UART_REMOVE_SCB_IRQ: u32 = 0;
pub const UART_REMOVE_UART_RX_WAKEUP_IRQ: u32 = 1;
pub const UART_SCB_INTR_MODE_NONE: u32 = 0;
pub const UART_SCB_INTR_MODE_INTERNAL: u32 = 1;
pub const UART_SCB_INTR_MODE_EXTERNAL: u32 = 2;
pub const UART_REMOVE_SCB_CLK: u32 = 0;
pub const UART_REMOVE_RX_WAKE_SCL_MOSI_PIN: u32 = 1;
pub const UART_REMOVE_RX_SCL_MOSI_PIN: u32 = 1;
pub const UART_REMOVE_TX_SDA_MISO_PIN: u32 = 1;
pub const UART_REMOVE_SCLK_PIN: u32 = 1;
pub const UART_REMOVE_SS0_PIN: u32 = 1;
pub const UART_REMOVE_SS1_PIN: u32 = 1;
pub const UART_REMOVE_SS2_PIN: u32 = 1;
pub const UART_REMOVE_SS3_PIN: u32 = 1;
pub const UART_REMOVE_I2C_PINS: u32 = 1;
pub const UART_REMOVE_SPI_MASTER_PINS: u32 = 1;
pub const UART_REMOVE_SPI_MASTER_SCLK_PIN: u32 = 1;
pub const UART_REMOVE_SPI_MASTER_MOSI_PIN: u32 = 1;
pub const UART_REMOVE_SPI_MASTER_MISO_PIN: u32 = 1;
pub const UART_REMOVE_SPI_MASTER_SS0_PIN: u32 = 1;
pub const UART_REMOVE_SPI_MASTER_SS1_PIN: u32 = 1;
pub const UART_REMOVE_SPI_MASTER_SS2_PIN: u32 = 1;
pub const UART_REMOVE_SPI_MASTER_SS3_PIN: u32 = 1;
pub const UART_REMOVE_SPI_SLAVE_PINS: u32 = 1;
pub const UART_REMOVE_SPI_SLAVE_MOSI_PIN: u32 = 1;
pub const UART_REMOVE_SPI_SLAVE_MISO_PIN: u32 = 1;
pub const UART_REMOVE_UART_TX_PIN: u32 = 0;
pub const UART_REMOVE_UART_RX_TX_PIN: u32 = 1;
pub const UART_REMOVE_UART_RX_PIN: u32 = 0;
pub const UART_REMOVE_UART_RX_WAKE_PIN: u32 = 1;
pub const UART_REMOVE_UART_RTS_PIN: u32 = 1;
pub const UART_REMOVE_UART_CTS_PIN: u32 = 1;
pub const UART_tx_0: u32 = 1074005000;
pub const UART_tx_0_PS: u32 = 1074004996;
pub const UART_tx_0_PC: u32 = 1074005000;
pub const UART_tx_0_DR: u32 = 1074004992;
pub const UART_tx_0_SHIFT: u32 = 1;
pub const UART_tx_DRIVE_MODE_BITS: u32 = 3;
pub const UART_tx_DRIVE_MODE_IND_MASK: u32 = 7;
pub const UART_tx_DM_ALG_HIZ: u32 = 0;
pub const UART_tx_DM_DIG_HIZ: u32 = 1;
pub const UART_tx_DM_RES_UP: u32 = 2;
pub const UART_tx_DM_RES_DWN: u32 = 3;
pub const UART_tx_DM_OD_LO: u32 = 4;
pub const UART_tx_DM_OD_HI: u32 = 5;
pub const UART_tx_DM_STRONG: u32 = 6;
pub const UART_tx_DM_RES_UPDWN: u32 = 7;
pub const UART_tx_MASK: u32 = 2;
pub const UART_tx_SHIFT: u32 = 1;
pub const UART_tx_WIDTH: u32 = 1;
pub const UART_tx_DRIVE_MODE_SHIFT: u32 = 0;
pub const UART_tx_DRIVE_MODE_MASK: u32 = 7;
pub const UART_rx_0: u32 = 1074005000;
pub const UART_rx_0_PS: u32 = 1074004996;
pub const UART_rx_0_PC: u32 = 1074005000;
pub const UART_rx_0_DR: u32 = 1074004992;
pub const UART_rx_0_SHIFT: u32 = 0;
pub const UART_rx_DRIVE_MODE_BITS: u32 = 3;
pub const UART_rx_DRIVE_MODE_IND_MASK: u32 = 7;
pub const UART_rx_DM_ALG_HIZ: u32 = 0;
pub const UART_rx_DM_DIG_HIZ: u32 = 1;
pub const UART_rx_DM_RES_UP: u32 = 2;
pub const UART_rx_DM_RES_DWN: u32 = 3;
pub const UART_rx_DM_OD_LO: u32 = 4;
pub const UART_rx_DM_OD_HI: u32 = 5;
pub const UART_rx_DM_STRONG: u32 = 6;
pub const UART_rx_DM_RES_UPDWN: u32 = 7;
pub const UART_rx_MASK: u32 = 1;
pub const UART_rx_SHIFT: u32 = 0;
pub const UART_rx_WIDTH: u32 = 1;
pub const UART_rx_DRIVE_MODE_SHIFT: u32 = 0;
pub const UART_rx_DRIVE_MODE_MASK: u32 = 7;
pub const UART_RX_HSIOM_MASK: u32 = 15;
pub const UART_RX_HSIOM_POS: u32 = 0;
pub const UART_RX_HSIOM_SEL_GPIO: u32 = 0;
pub const UART_RX_HSIOM_SEL_UART: u32 = 9;
pub const UART_TX_HSIOM_MASK: u32 = 240;
pub const UART_TX_HSIOM_POS: u32 = 4;
pub const UART_TX_HSIOM_SEL_GPIO: u32 = 0;
pub const UART_TX_HSIOM_SEL_UART: u32 = 9;
pub const UART_HSIOM_DEF_SEL: u32 = 0;
pub const UART_HSIOM_GPIO_SEL: u32 = 0;
pub const UART_HSIOM_UART_SEL: u32 = 9;
pub const UART_HSIOM_I2C_SEL: u32 = 14;
pub const UART_HSIOM_SPI_SEL: u32 = 15;
pub const UART_RX_WAKE_SCL_MOSI_PIN_INDEX: u32 = 0;
pub const UART_RX_SCL_MOSI_PIN_INDEX: u32 = 0;
pub const UART_TX_SDA_MISO_PIN_INDEX: u32 = 1;
pub const UART_SCLK_PIN_INDEX: u32 = 2;
pub const UART_SS0_PIN_INDEX: u32 = 3;
pub const UART_SS1_PIN_INDEX: u32 = 4;
pub const UART_SS2_PIN_INDEX: u32 = 5;
pub const UART_SS3_PIN_INDEX: u32 = 6;
pub const UART_INTCFG_TYPE_MASK: u32 = 3;
pub const UART_INTCFG_TYPE_FALLING_EDGE: u32 = 2;
pub const UART_PIN_DM_ALG_HIZ: u32 = 0;
pub const UART_PIN_DM_DIG_HIZ: u32 = 1;
pub const UART_PIN_DM_OD_LO: u32 = 4;
pub const UART_PIN_DM_STRONG: u32 = 6;
pub const UART_DM_MASK: u32 = 7;
pub const UART_DM_SIZE: u32 = 3;
pub const UART_WAIT_SCL_SET_HIGH: u32 = 0;
pub const UART_WAIT_SDA_SET_HIGH: u32 = 0;
pub const UART_REMOVE_MOSI_SCL_RX_WAKE_PIN: u32 = 1;
pub const UART_REMOVE_MOSI_SCL_RX_PIN: u32 = 1;
pub const UART_REMOVE_MISO_SDA_TX_PIN: u32 = 1;
pub const UART_MOSI_SCL_RX_WAKE_PIN_INDEX: u32 = 0;
pub const UART_MOSI_SCL_RX_PIN_INDEX: u32 = 0;
pub const UART_MISO_SDA_TX_PIN_INDEX: u32 = 1;
pub const UART_SCBCLK_DIV_FRAC_SHIFT: u32 = 16;
pub const UART_SCBCLK_DIV_INT_MASK: u32 = 65535;
pub const UART_SCBCLK_DIV_INT_SHIFT: u32 = 0;
pub const UART_FIFO_SIZE: u32 = 8;
pub const UART_EZ_DATA_NR: u32 = 32;
pub const UART_ONE_BYTE_WIDTH: u32 = 8;
pub const UART_FF_DATA_NR_LOG2_MASK: u32 = 7;
pub const UART_FF_DATA_NR_LOG2_PLUS1_MASK: u32 = 15;
pub const UART_CTRL_OVS_POS: u32 = 0;
pub const UART_CTRL_EC_AM_MODE_POS: u32 = 8;
pub const UART_CTRL_EC_OP_MODE_POS: u32 = 9;
pub const UART_CTRL_EZBUF_MODE_POS: u32 = 10;
pub const UART_CTRL_ADDR_ACCEPT_POS: u32 = 16;
pub const UART_CTRL_BLOCK_POS: u32 = 17;
pub const UART_CTRL_MODE_POS: u32 = 24;
pub const UART_CTRL_ENABLED_POS: u32 = 31;
pub const UART_STATUS_EC_BUSY_POS: u32 = 0;
pub const UART_SPI_CTRL_CONTINUOUS_POS: u32 = 0;
pub const UART_SPI_CTRL_SELECT_PRECEDE_POS: u32 = 1;
pub const UART_SPI_CTRL_CPHA_POS: u32 = 2;
pub const UART_SPI_CTRL_CPOL_POS: u32 = 3;
pub const UART_SPI_CTRL_LATE_MISO_SAMPLE_POS: u32 = 4;
pub const UART_SPI_CTRL_LOOPBACK_POS: u32 = 16;
pub const UART_SPI_CTRL_MODE_POS: u32 = 24;
pub const UART_SPI_CTRL_SLAVE_SELECT_POS: u32 = 26;
pub const UART_SPI_CTRL_MASTER_MODE_POS: u32 = 31;
pub const UART_SPI_STATUS_BUS_BUSY_POS: u32 = 0;
pub const UART_SPI_STATUS_EZBUF_ADDR_POS: u32 = 8;
pub const UART_UART_CTRL_LOOPBACK_POS: u32 = 16;
pub const UART_UART_CTRL_MODE_POS: u32 = 24;
pub const UART_UART_TX_CTRL_STOP_BITS_POS: u32 = 0;
pub const UART_UART_TX_CTRL_PARITY_POS: u32 = 4;
pub const UART_UART_TX_CTRL_PARITY_ENABLED_POS: u32 = 5;
pub const UART_UART_TX_CTRL_RETRY_ON_NACK_POS: u32 = 8;
pub const UART_UART_RX_CTRL_STOP_BITS_POS: u32 = 0;
pub const UART_UART_RX_CTRL_PARITY_POS: u32 = 4;
pub const UART_UART_RX_CTRL_PARITY_ENABLED_POS: u32 = 5;
pub const UART_UART_RX_CTRL_POLARITY_POS: u32 = 6;
pub const UART_UART_RX_CTRL_DROP_ON_PARITY_ERR_POS: u32 = 8;
pub const UART_UART_RX_CTRL_DROP_ON_FRAME_ERR_POS: u32 = 9;
pub const UART_UART_RX_CTRL_MP_MODE_POS: u32 = 10;
pub const UART_UART_RX_CTRL_LIN_MODE_POS: u32 = 12;
pub const UART_UART_RX_CTRL_SKIP_START_POS: u32 = 13;
pub const UART_UART_RX_CTRL_BREAK_WIDTH_POS: u32 = 16;
pub const UART_UART_RX_STATUS_BR_COUNTER_POS: u32 = 0;
pub const UART_I2C_CTRL_HIGH_PHASE_OVS_POS: u32 = 0;
pub const UART_I2C_CTRL_LOW_PHASE_OVS_POS: u32 = 4;
pub const UART_I2C_CTRL_M_READY_DATA_ACK_POS: u32 = 8;
pub const UART_I2C_CTRL_M_NOT_READY_DATA_NACK_POS: u32 = 9;
pub const UART_I2C_CTRL_S_GENERAL_IGNORE_POS: u32 = 11;
pub const UART_I2C_CTRL_S_READY_ADDR_ACK_POS: u32 = 12;
pub const UART_I2C_CTRL_S_READY_DATA_ACK_POS: u32 = 13;
pub const UART_I2C_CTRL_S_NOT_READY_ADDR_NACK_POS: u32 = 14;
pub const UART_I2C_CTRL_S_NOT_READY_DATA_NACK_POS: u32 = 15;
pub const UART_I2C_CTRL_LOOPBACK_POS: u32 = 16;
pub const UART_I2C_CTRL_SLAVE_MODE_POS: u32 = 30;
pub const UART_I2C_CTRL_MASTER_MODE_POS: u32 = 31;
pub const UART_I2C_STATUS_BUS_BUSY_POS: u32 = 0;
pub const UART_I2C_STATUS_S_READ_POS: u32 = 4;
pub const UART_I2C_STATUS_M_READ_POS: u32 = 5;
pub const UART_I2C_STATUS_EZBUF_ADDR_POS: u32 = 8;
pub const UART_I2C_MASTER_CMD_M_START_POS: u32 = 0;
pub const UART_I2C_MASTER_CMD_M_START_ON_IDLE_POS: u32 = 1;
pub const UART_I2C_MASTER_CMD_M_ACK_POS: u32 = 2;
pub const UART_I2C_MASTER_CMD_M_NACK_POS: u32 = 3;
pub const UART_I2C_MASTER_CMD_M_STOP_POS: u32 = 4;
pub const UART_I2C_SLAVE_CMD_S_ACK_POS: u32 = 0;
pub const UART_I2C_SLAVE_CMD_S_NACK_POS: u32 = 1;
pub const UART_I2C_CFG_SDA_FILT_HYS_POS: u32 = 0;
pub const UART_I2C_CFG_SDA_FILT_TRIM_POS: u32 = 2;
pub const UART_I2C_CFG_SCL_FILT_HYS_POS: u32 = 4;
pub const UART_I2C_CFG_SCL_FILT_TRIM_POS: u32 = 6;
pub const UART_I2C_CFG_SDA_FILT_OUT_HYS_POS: u32 = 8;
pub const UART_I2C_CFG_SDA_FILT_OUT_TRIM_POS: u32 = 10;
pub const UART_I2C_CFG_SDA_FILT_HS_POS: u32 = 16;
pub const UART_I2C_CFG_SDA_FILT_ENABLED_POS: u32 = 17;
pub const UART_I2C_CFG_SCL_FILT_HS_POS: u32 = 24;
pub const UART_I2C_CFG_SCL_FILT_ENABLED_POS: u32 = 25;
pub const UART_I2C_CFG_SDA_FILT_OUT_HS_POS: u32 = 26;
pub const UART_I2C_CFG_SDA_FILT_OUT_ENABLED_POS: u32 = 27;
pub const UART_TX_CTRL_DATA_WIDTH_POS: u32 = 0;
pub const UART_TX_CTRL_MSB_FIRST_POS: u32 = 8;
pub const UART_TX_CTRL_ENABLED_POS: u32 = 31;
pub const UART_TX_FIFO_CTRL_TRIGGER_LEVEL_POS: u32 = 0;
pub const UART_TX_FIFO_CTRL_CLEAR_POS: u32 = 16;
pub const UART_TX_FIFO_CTRL_FREEZE_POS: u32 = 17;
pub const UART_TX_FIFO_STATUS_USED_POS: u32 = 0;
pub const UART_TX_FIFO_SR_VALID_POS: u32 = 15;
pub const UART_TX_FIFO_STATUS_RD_PTR_POS: u32 = 16;
pub const UART_TX_FIFO_STATUS_WR_PTR_POS: u32 = 24;
pub const UART_TX_FIFO_WR_POS: u32 = 0;
pub const UART_RX_CTRL_DATA_WIDTH_POS: u32 = 0;
pub const UART_RX_CTRL_MSB_FIRST_POS: u32 = 8;
pub const UART_RX_CTRL_MEDIAN_POS: u32 = 9;
pub const UART_RX_CTRL_ENABLED_POS: u32 = 31;
pub const UART_RX_FIFO_CTRL_TRIGGER_LEVEL_POS: u32 = 0;
pub const UART_RX_FIFO_CTRL_CLEAR_POS: u32 = 16;
pub const UART_RX_FIFO_CTRL_FREEZE_POS: u32 = 17;
pub const UART_RX_FIFO_STATUS_USED_POS: u32 = 0;
pub const UART_RX_FIFO_SR_VALID_POS: u32 = 15;
pub const UART_RX_FIFO_STATUS_RD_PTR_POS: u32 = 16;
pub const UART_RX_FIFO_STATUS_WR_PTR_POS: u32 = 24;
pub const UART_RX_MATCH_ADDR_POS: u32 = 0;
pub const UART_RX_MATCH_MASK_POS: u32 = 16;
pub const UART_RX_FIFO_RD_POS: u32 = 0;
pub const UART_RX_FIFO_RD_SILENT_POS: u32 = 0;
pub const UART_EZBUF_DATA_POS: u32 = 0;
pub const UART_INTR_CAUSE_MASTER_POS: u32 = 0;
pub const UART_INTR_CAUSE_SLAVE_POS: u32 = 1;
pub const UART_INTR_CAUSE_TX_POS: u32 = 2;
pub const UART_INTR_CAUSE_RX_POS: u32 = 3;
pub const UART_INTR_CAUSE_I2C_EC_POS: u32 = 4;
pub const UART_INTR_CAUSE_SPI_EC_POS: u32 = 5;
pub const UART_INTR_SPI_EC_WAKE_UP_POS: u32 = 0;
pub const UART_INTR_SPI_EC_EZBUF_STOP_POS: u32 = 1;
pub const UART_INTR_SPI_EC_EZBUF_WRITE_STOP_POS: u32 = 2;
pub const UART_INTR_I2C_EC_WAKE_UP_POS: u32 = 0;
pub const UART_INTR_I2C_EC_EZBUF_STOP_POS: u32 = 1;
pub const UART_INTR_I2C_EC_EZBUF_WRITE_STOP_POS: u32 = 2;
pub const UART_INTR_MASTER_I2C_ARB_LOST_POS: u32 = 0;
pub const UART_INTR_MASTER_I2C_NACK_POS: u32 = 1;
pub const UART_INTR_MASTER_I2C_ACK_POS: u32 = 2;
pub const UART_INTR_MASTER_I2C_STOP_POS: u32 = 4;
pub const UART_INTR_MASTER_I2C_BUS_ERROR_POS: u32 = 8;
pub const UART_INTR_MASTER_SPI_DONE_POS: u32 = 9;
pub const UART_INTR_SLAVE_I2C_ARB_LOST_POS: u32 = 0;
pub const UART_INTR_SLAVE_I2C_NACK_POS: u32 = 1;
pub const UART_INTR_SLAVE_I2C_ACK_POS: u32 = 2;
pub const UART_INTR_SLAVE_I2C_WRITE_STOP_POS: u32 = 3;
pub const UART_INTR_SLAVE_I2C_STOP_POS: u32 = 4;
pub const UART_INTR_SLAVE_I2C_START_POS: u32 = 5;
pub const UART_INTR_SLAVE_I2C_ADDR_MATCH_POS: u32 = 6;
pub const UART_INTR_SLAVE_I2C_GENERAL_POS: u32 = 7;
pub const UART_INTR_SLAVE_I2C_BUS_ERROR_POS: u32 = 8;
pub const UART_INTR_SLAVE_SPI_EZBUF_WRITE_STOP_POS: u32 = 9;
pub const UART_INTR_SLAVE_SPI_EZBUF_STOP_POS: u32 = 10;
pub const UART_INTR_SLAVE_SPI_BUS_ERROR_POS: u32 = 11;
pub const UART_INTR_TX_TRIGGER_POS: u32 = 0;
pub const UART_INTR_TX_NOT_FULL_POS: u32 = 1;
pub const UART_INTR_TX_EMPTY_POS: u32 = 4;
pub const UART_INTR_TX_OVERFLOW_POS: u32 = 5;
pub const UART_INTR_TX_UNDERFLOW_POS: u32 = 6;
pub const UART_INTR_TX_BLOCKED_POS: u32 = 7;
pub const UART_INTR_TX_UART_NACK_POS: u32 = 8;
pub const UART_INTR_TX_UART_DONE_POS: u32 = 9;
pub const UART_INTR_TX_UART_ARB_LOST_POS: u32 = 10;
pub const UART_INTR_RX_TRIGGER_POS: u32 = 0;
pub const UART_INTR_RX_NOT_EMPTY_POS: u32 = 2;
pub const UART_INTR_RX_FULL_POS: u32 = 3;
pub const UART_INTR_RX_OVERFLOW_POS: u32 = 5;
pub const UART_INTR_RX_UNDERFLOW_POS: u32 = 6;
pub const UART_INTR_RX_BLOCKED_POS: u32 = 7;
pub const UART_INTR_RX_FRAME_ERROR_POS: u32 = 8;
pub const UART_INTR_RX_PARITY_ERROR_POS: u32 = 9;
pub const UART_INTR_RX_BAUD_DETECT_POS: u32 = 10;
pub const UART_INTR_RX_BREAK_DETECT_POS: u32 = 11;
pub const UART_I2C_SLAVE_ADDR_POS: u32 = 1;
pub const UART_I2C_SLAVE_ADDR_MASK: u32 = 254;
pub const UART_CTRL_OVS_IRDA_LP_OVS16: u32 = 0;
pub const UART_CTRL_OVS_IRDA_LP_OVS32: u32 = 1;
pub const UART_CTRL_OVS_IRDA_LP_OVS48: u32 = 2;
pub const UART_CTRL_OVS_IRDA_LP_OVS96: u32 = 3;
pub const UART_CTRL_OVS_IRDA_LP_OVS192: u32 = 4;
pub const UART_CTRL_OVS_IRDA_LP_OVS768: u32 = 5;
pub const UART_CTRL_OVS_IRDA_LP_OVS1536: u32 = 6;
pub const UART_DEFAULT_I2C_CFG_SDA_FILT_TRIM: u32 = 2;
pub const UART_EC_AM_I2C_CFG_SDA_FILT_TRIM: u32 = 3;
pub const UART_DIGITAL_FILTER_DISABLE: u32 = 0;
pub const UART_DIGITAL_FILTER_ENABLE: u32 = 1;
pub const UART_I2C_DATA_RATE_FS_MODE_MAX: u32 = 400;
pub const UART_GET_SPI_SS0_INACTIVE: u32 = 1;
pub const UART_GET_SPI_SS1_INACTIVE: u32 = 1;
pub const UART_GET_SPI_SS2_INACTIVE: u32 = 1;
pub const UART_GET_SPI_SS3_INACTIVE: u32 = 1;
pub const UART_GET_UART_RTS_INACTIVE: u32 = 1;
pub const UART_EZBUFFER_SIZE: u32 = 32;
pub const UART_SPI_MODE: u32 = 0;
pub const UART_SPI_SUB_MODE: u32 = 0;
pub const UART_SPI_CLOCK_MODE: u32 = 0;
pub const UART_SPI_OVS_FACTOR: u32 = 16;
pub const UART_SPI_MEDIAN_FILTER_ENABLE: u32 = 0;
pub const UART_SPI_LATE_MISO_SAMPLE_ENABLE: u32 = 0;
pub const UART_SPI_RX_DATA_BITS_NUM: u32 = 8;
pub const UART_SPI_TX_DATA_BITS_NUM: u32 = 8;
pub const UART_SPI_WAKE_ENABLE: u32 = 0;
pub const UART_SPI_BITS_ORDER: u32 = 1;
pub const UART_SPI_TRANSFER_SEPARATION: u32 = 1;
pub const UART_SPI_NUMBER_OF_SS_LINES: u32 = 1;
pub const UART_SPI_RX_BUFFER_SIZE: u32 = 8;
pub const UART_SPI_TX_BUFFER_SIZE: u32 = 8;
pub const UART_SPI_INTERRUPT_MODE: u32 = 0;
pub const UART_SPI_INTR_RX_MASK: u32 = 0;
pub const UART_SPI_INTR_TX_MASK: u32 = 0;
pub const UART_SPI_RX_TRIGGER_LEVEL: u32 = 7;
pub const UART_SPI_TX_TRIGGER_LEVEL: u32 = 0;
pub const UART_SPI_BYTE_MODE_ENABLE: u32 = 0;
pub const UART_SPI_FREE_RUN_SCLK_ENABLE: u32 = 0;
pub const UART_SPI_SS0_POLARITY: u32 = 0;
pub const UART_SPI_SS1_POLARITY: u32 = 0;
pub const UART_SPI_SS2_POLARITY: u32 = 0;
pub const UART_SPI_SS3_POLARITY: u32 = 0;
pub const UART_UART_SUB_MODE: u32 = 0;
pub const UART_UART_DIRECTION: u32 = 3;
pub const UART_UART_DATA_BITS_NUM: u32 = 8;
pub const UART_UART_PARITY_TYPE: u32 = 2;
pub const UART_UART_STOP_BITS_NUM: u32 = 2;
pub const UART_UART_OVS_FACTOR: u32 = 8;
pub const UART_UART_IRDA_LOW_POWER: u32 = 0;
pub const UART_UART_MEDIAN_FILTER_ENABLE: u32 = 0;
pub const UART_UART_RETRY_ON_NACK: u32 = 0;
pub const UART_UART_IRDA_POLARITY: u32 = 0;
pub const UART_UART_DROP_ON_FRAME_ERR: u32 = 0;
pub const UART_UART_DROP_ON_PARITY_ERR: u32 = 0;
pub const UART_UART_WAKE_ENABLE: u32 = 0;
pub const UART_UART_RX_BUFFER_SIZE: u32 = 30;
pub const UART_UART_TX_BUFFER_SIZE: u32 = 8;
pub const UART_UART_MP_MODE_ENABLE: u32 = 0;
pub const UART_UART_MP_ACCEPT_ADDRESS: u32 = 0;
pub const UART_UART_MP_RX_ADDRESS: u32 = 2;
pub const UART_UART_MP_RX_ADDRESS_MASK: u32 = 255;
pub const UART_UART_INTERRUPT_MODE: u32 = 1;
pub const UART_UART_INTR_RX_MASK: u32 = 4;
pub const UART_UART_INTR_TX_MASK: u32 = 0;
pub const UART_UART_RX_TRIGGER_LEVEL: u32 = 7;
pub const UART_UART_TX_TRIGGER_LEVEL: u32 = 0;
pub const UART_UART_BYTE_MODE_ENABLE: u32 = 0;
pub const UART_UART_CTS_ENABLE: u32 = 0;
pub const UART_UART_CTS_POLARITY: u32 = 0;
pub const UART_UART_RTS_ENABLE: u32 = 0;
pub const UART_UART_RTS_POLARITY: u32 = 0;
pub const UART_UART_RTS_FIFO_LEVEL: u32 = 4;
pub const UART_UART_RX_BREAK_WIDTH: u32 = 11;
pub const UART_SPI_SLAVE: u32 = 0;
pub const UART_SPI_MASTER: u32 = 1;
pub const UART_UART_RX: u32 = 1;
pub const UART_UART_TX: u32 = 2;
pub const UART_UART_TX_RX: u32 = 3;
pub const UART_INTERNAL_RX_BUFFER_SIZE: u32 = 31;
pub const UART_RX_BUFFER_SIZE: u32 = 30;
pub const UART_TX_BUFFER_SIZE: u32 = 8;
pub const UART_SPI_WAKE_ENABLE_CONST: u32 = 0;
pub const UART_CHECK_SPI_WAKE_ENABLE: u32 = 0;
pub const UART_SPI_MODE_MOTOROLA: u32 = 0;
pub const UART_SPI_MODE_TI_COINCIDES: u32 = 1;
pub const UART_SPI_MODE_TI_PRECEDES: u32 = 17;
pub const UART_SPI_MODE_NATIONAL: u32 = 2;
pub const UART_SPI_MODE_MASK: u32 = 3;
pub const UART_SPI_MODE_TI_PRECEDES_MASK: u32 = 16;
pub const UART_SPI_MODE_NS_MICROWIRE: u32 = 2;
pub const UART_SPI_SCLK_CPHA0_CPOL0: u32 = 0;
pub const UART_SPI_SCLK_CPHA0_CPOL1: u32 = 2;
pub const UART_SPI_SCLK_CPHA1_CPOL0: u32 = 1;
pub const UART_SPI_SCLK_CPHA1_CPOL1: u32 = 3;
pub const UART_BITS_ORDER_LSB_FIRST: u32 = 0;
pub const UART_BITS_ORDER_MSB_FIRST: u32 = 1;
pub const UART_SPI_TRANSFER_SEPARATED: u32 = 0;
pub const UART_SPI_TRANSFER_CONTINUOUS: u32 = 1;
pub const UART_SPI_SLAVE_SELECT0: u32 = 0;
pub const UART_SPI_SLAVE_SELECT1: u32 = 1;
pub const UART_SPI_SLAVE_SELECT2: u32 = 2;
pub const UART_SPI_SLAVE_SELECT3: u32 = 3;
pub const UART_SPI_SS_ACTIVE_LOW: u32 = 0;
pub const UART_SPI_SS_ACTIVE_HIGH: u32 = 1;
pub const UART_UART_MODE_STD: u32 = 0;
pub const UART_UART_MODE_SMARTCARD: u32 = 1;
pub const UART_UART_MODE_IRDA: u32 = 2;
pub const UART_UART_PARITY_EVEN: u32 = 0;
pub const UART_UART_PARITY_ODD: u32 = 1;
pub const UART_UART_PARITY_NONE: u32 = 2;
pub const UART_UART_STOP_BITS_1: u32 = 2;
pub const UART_UART_STOP_BITS_1_5: u32 = 3;
pub const UART_UART_STOP_BITS_2: u32 = 4;
pub const UART_UART_IRDA_LP_OVS16: u32 = 16;
pub const UART_UART_IRDA_LP_OVS32: u32 = 32;
pub const UART_UART_IRDA_LP_OVS48: u32 = 48;
pub const UART_UART_IRDA_LP_OVS96: u32 = 96;
pub const UART_UART_IRDA_LP_OVS192: u32 = 192;
pub const UART_UART_IRDA_LP_OVS768: u32 = 768;
pub const UART_UART_IRDA_LP_OVS1536: u32 = 1536;
pub const UART_UART_MP_MARK: u32 = 256;
pub const UART_UART_MP_SPACE: u32 = 0;
pub const UART_UART_CTS_ACTIVE_LOW: u32 = 0;
pub const UART_UART_CTS_ACTIVE_HIGH: u32 = 1;
pub const UART_UART_RTS_ACTIVE_LOW: u32 = 0;
pub const UART_UART_RTS_ACTIVE_HIGH: u32 = 1;
pub const UART_UART_DEFAULT_INTR_RX_MASK: u32 = 4;
pub const UART_UART_DEFAULT_INTR_TX_MASK: u32 = 0;
pub const UART_SPIM_ACTIVE_SS0: u32 = 0;
pub const UART_SPIM_ACTIVE_SS1: u32 = 1;
pub const UART_SPIM_ACTIVE_SS2: u32 = 2;
pub const UART_SPIM_ACTIVE_SS3: u32 = 3;
pub const UART_UART_RX_PIN_ENABLE: u32 = 1;
pub const UART_UART_TX_PIN_ENABLE: u32 = 2;
pub const UART_UART_RTS_PIN_ENABLE: u32 = 16;
pub const UART_UART_CTS_PIN_ENABLE: u32 = 32;
pub const UART_SCB_PINS_NUMBER: u32 = 7;
pub const UART_I2C_BTLDR_COMM_ENABLED: u32 = 0;
pub const UART_EZI2C_BTLDR_COMM_ENABLED: u32 = 0;
pub const UART_SPI_BTLDR_COMM_ENABLED: u32 = 0;
pub const UART_WAIT_1_MS: u32 = 1;
pub const UART_I2C_BTLDR_SIZEOF_READ_BUFFER: u32 = 64;
pub const UART_I2C_BTLDR_SIZEOF_WRITE_BUFFER: u32 = 64;
pub const UART_SPI_BYTE_TO_BYTE: u32 = 160;
pub const UART_UART_BYTE_TO_BYTE: u32 = 174;
pub const DecX_CONFIG: u32 = 3;
pub const DecX_QUAD_ENCODING_MODES: u32 = 0;
pub const DecX_QUAD_AUTO_START: u32 = 1;
pub const DecX_QUAD_INDEX_SIGNAL_MODE: u32 = 0;
pub const DecX_QUAD_PHIA_SIGNAL_MODE: u32 = 2;
pub const DecX_QUAD_PHIB_SIGNAL_MODE: u32 = 2;
pub const DecX_QUAD_STOP_SIGNAL_MODE: u32 = 0;
pub const DecX_QUAD_INDEX_SIGNAL_PRESENT: u32 = 0;
pub const DecX_QUAD_STOP_SIGNAL_PRESENT: u32 = 0;
pub const DecX_QUAD_INTERRUPT_MASK: u32 = 0;
pub const DecX_TC_RUN_MODE: u32 = 0;
pub const DecX_TC_COUNTER_MODE: u32 = 0;
pub const DecX_TC_COMP_CAP_MODE: u32 = 2;
pub const DecX_TC_PRESCALER: u32 = 0;
pub const DecX_TC_RELOAD_SIGNAL_MODE: u32 = 0;
pub const DecX_TC_COUNT_SIGNAL_MODE: u32 = 3;
pub const DecX_TC_START_SIGNAL_MODE: u32 = 0;
pub const DecX_TC_STOP_SIGNAL_MODE: u32 = 0;
pub const DecX_TC_CAPTURE_SIGNAL_MODE: u32 = 0;
pub const DecX_TC_RELOAD_SIGNAL_PRESENT: u32 = 0;
pub const DecX_TC_COUNT_SIGNAL_PRESENT: u32 = 0;
pub const DecX_TC_START_SIGNAL_PRESENT: u32 = 0;
pub const DecX_TC_STOP_SIGNAL_PRESENT: u32 = 0;
pub const DecX_TC_CAPTURE_SIGNAL_PRESENT: u32 = 0;
pub const DecX_TC_INTERRUPT_MASK: u32 = 1;
pub const DecX_PWM_KILL_EVENT: u32 = 0;
pub const DecX_PWM_STOP_EVENT: u32 = 0;
pub const DecX_PWM_MODE: u32 = 4;
pub const DecX_PWM_OUT_N_INVERT: u32 = 0;
pub const DecX_PWM_OUT_INVERT: u32 = 0;
pub const DecX_PWM_ALIGN: u32 = 0;
pub const DecX_PWM_RUN_MODE: u32 = 0;
pub const DecX_PWM_DEAD_TIME_CYCLE: u32 = 0;
pub const DecX_PWM_PRESCALER: u32 = 0;
pub const DecX_PWM_RELOAD_SIGNAL_MODE: u32 = 0;
pub const DecX_PWM_COUNT_SIGNAL_MODE: u32 = 3;
pub const DecX_PWM_START_SIGNAL_MODE: u32 = 0;
pub const DecX_PWM_STOP_SIGNAL_MODE: u32 = 0;
pub const DecX_PWM_SWITCH_SIGNAL_MODE: u32 = 0;
pub const DecX_PWM_RELOAD_SIGNAL_PRESENT: u32 = 0;
pub const DecX_PWM_COUNT_SIGNAL_PRESENT: u32 = 0;
pub const DecX_PWM_START_SIGNAL_PRESENT: u32 = 0;
pub const DecX_PWM_STOP_SIGNAL_PRESENT: u32 = 0;
pub const DecX_PWM_SWITCH_SIGNAL_PRESENT: u32 = 0;
pub const DecX_PWM_INTERRUPT_MASK: u32 = 1;
pub const DecX_TC_PERIOD_VALUE: u32 = 65535;
pub const DecX_TC_COMPARE_VALUE: u32 = 65535;
pub const DecX_TC_COMPARE_BUF_VALUE: u32 = 65535;
pub const DecX_TC_COMPARE_SWAP: u32 = 0;
pub const DecX_PWM_PERIOD_VALUE: u32 = 65535;
pub const DecX_PWM_PERIOD_BUF_VALUE: u32 = 65535;
pub const DecX_PWM_PERIOD_SWAP: u32 = 0;
pub const DecX_PWM_COMPARE_VALUE: u32 = 65535;
pub const DecX_PWM_COMPARE_BUF_VALUE: u32 = 65535;
pub const DecX_PWM_COMPARE_SWAP: u32 = 0;
pub const DecX__LEFT: u32 = 0;
pub const DecX__RIGHT: u32 = 1;
pub const DecX__CENTER: u32 = 2;
pub const DecX__ASYMMETRIC: u32 = 3;
pub const DecX__X1: u32 = 0;
pub const DecX__X2: u32 = 1;
pub const DecX__X4: u32 = 2;
pub const DecX__PWM: u32 = 4;
pub const DecX__PWM_DT: u32 = 5;
pub const DecX__PWM_PR: u32 = 6;
pub const DecX__INVERSE: u32 = 1;
pub const DecX__DIRECT: u32 = 0;
pub const DecX__CAPTURE: u32 = 2;
pub const DecX__COMPARE: u32 = 0;
pub const DecX__TRIG_LEVEL: u32 = 3;
pub const DecX__TRIG_RISING: u32 = 0;
pub const DecX__TRIG_FALLING: u32 = 1;
pub const DecX__TRIG_BOTH: u32 = 2;
pub const DecX__INTR_MASK_TC: u32 = 1;
pub const DecX__INTR_MASK_CC_MATCH: u32 = 2;
pub const DecX__INTR_MASK_NONE: u32 = 0;
pub const DecX__INTR_MASK_TC_CC: u32 = 3;
pub const DecX__UNCONFIG: u32 = 8;
pub const DecX__TIMER: u32 = 1;
pub const DecX__QUAD: u32 = 3;
pub const DecX__PWM_SEL: u32 = 7;
pub const DecX__COUNT_UP: u32 = 0;
pub const DecX__COUNT_DOWN: u32 = 1;
pub const DecX__COUNT_UPDOWN0: u32 = 2;
pub const DecX__COUNT_UPDOWN1: u32 = 3;
pub const DecX_CC_MATCH_SET: u32 = 0;
pub const DecX_CC_MATCH_CLEAR: u32 = 1;
pub const DecX_CC_MATCH_INVERT: u32 = 2;
pub const DecX_CC_MATCH_NO_CHANGE: u32 = 3;
pub const DecX_OVERLOW_SET: u32 = 0;
pub const DecX_OVERLOW_CLEAR: u32 = 4;
pub const DecX_OVERLOW_INVERT: u32 = 8;
pub const DecX_OVERLOW_NO_CHANGE: u32 = 12;
pub const DecX_UNDERFLOW_SET: u32 = 0;
pub const DecX_UNDERFLOW_CLEAR: u32 = 16;
pub const DecX_UNDERFLOW_INVERT: u32 = 32;
pub const DecX_UNDERFLOW_NO_CHANGE: u32 = 48;
pub const DecX_PWM_MODE_LEFT: u32 = 49;
pub const DecX_PWM_MODE_RIGHT: u32 = 28;
pub const DecX_PWM_MODE_ASYM: u32 = 18;
pub const DecX_PWM_MODE_CENTER: u32 = 30;
pub const DecX_CMD_CAPTURE: u32 = 0;
pub const DecX_CMD_RELOAD: u32 = 8;
pub const DecX_CMD_STOP: u32 = 16;
pub const DecX_CMD_START: u32 = 24;
pub const DecX_STATUS_DOWN: u32 = 1;
pub const DecX_STATUS_RUNNING: u32 = 2;
pub const DecX_RELOAD_CC_SHIFT: u32 = 0;
pub const DecX_RELOAD_PERIOD_SHIFT: u32 = 1;
pub const DecX_PWM_SYNC_KILL_SHIFT: u32 = 2;
pub const DecX_PWM_STOP_KILL_SHIFT: u32 = 3;
pub const DecX_PRESCALER_SHIFT: u32 = 8;
pub const DecX_UPDOWN_SHIFT: u32 = 16;
pub const DecX_ONESHOT_SHIFT: u32 = 18;
pub const DecX_QUAD_MODE_SHIFT: u32 = 20;
pub const DecX_INV_OUT_SHIFT: u32 = 20;
pub const DecX_INV_COMPL_OUT_SHIFT: u32 = 21;
pub const DecX_MODE_SHIFT: u32 = 24;
pub const DecX_CAPTURE_SHIFT: u32 = 0;
pub const DecX_COUNT_SHIFT: u32 = 2;
pub const DecX_RELOAD_SHIFT: u32 = 4;
pub const DecX_STOP_SHIFT: u32 = 6;
pub const DecX_START_SHIFT: u32 = 8;
pub const DecX_RUNNING_STATUS_SHIFT: u32 = 30;
pub const DecX_PWM_PR_INIT_VALUE: u32 = 1;
pub const DecX_QUAD_PERIOD_INIT_VALUE: u32 = 32768;
pub const EN_GND_0: u32 = 1074003976;
pub const EN_GND_0_PS: u32 = 1074003972;
pub const EN_GND_0_PC: u32 = 1074003976;
pub const EN_GND_0_DR: u32 = 1074003968;
pub const EN_GND_0_SHIFT: u32 = 2;
pub const EN_GND_DRIVE_MODE_BITS: u32 = 3;
pub const EN_GND_DRIVE_MODE_IND_MASK: u32 = 7;
pub const EN_GND_DM_ALG_HIZ: u32 = 0;
pub const EN_GND_DM_DIG_HIZ: u32 = 1;
pub const EN_GND_DM_RES_UP: u32 = 2;
pub const EN_GND_DM_RES_DWN: u32 = 3;
pub const EN_GND_DM_OD_LO: u32 = 4;
pub const EN_GND_DM_OD_HI: u32 = 5;
pub const EN_GND_DM_STRONG: u32 = 6;
pub const EN_GND_DM_RES_UPDWN: u32 = 7;
pub const EN_GND_MASK: u32 = 4;
pub const EN_GND_SHIFT: u32 = 2;
pub const EN_GND_WIDTH: u32 = 1;
pub const EN_GND_DRIVE_MODE_SHIFT: u32 = 0;
pub const EN_GND_DRIVE_MODE_MASK: u32 = 7;
pub const I2CS_COMP_VERSION_MAJOR: u32 = 4;
pub const I2CS_COMP_VERSION_MINOR: u32 = 0;
pub const I2CS_SCB_MODE: u32 = 1;
pub const I2CS_SCB_MODE_I2C: u32 = 1;
pub const I2CS_SCB_MODE_SPI: u32 = 2;
pub const I2CS_SCB_MODE_UART: u32 = 4;
pub const I2CS_SCB_MODE_EZI2C: u32 = 8;
pub const I2CS_SCB_MODE_UNCONFIG: u32 = 255;
pub const I2CS_REMOVE_SCB_IRQ: u32 = 0;
pub const I2CS_REMOVE_UART_RX_WAKEUP_IRQ: u32 = 1;
pub const I2CS_SCB_INTR_MODE_NONE: u32 = 0;
pub const I2CS_SCB_INTR_MODE_INTERNAL: u32 = 1;
pub const I2CS_SCB_INTR_MODE_EXTERNAL: u32 = 2;
pub const I2CS_REMOVE_SCB_CLK: u32 = 0;
pub const I2CS_REMOVE_RX_WAKE_SCL_MOSI_PIN: u32 = 1;
pub const I2CS_REMOVE_RX_SCL_MOSI_PIN: u32 = 1;
pub const I2CS_REMOVE_TX_SDA_MISO_PIN: u32 = 1;
pub const I2CS_REMOVE_SCLK_PIN: u32 = 1;
pub const I2CS_REMOVE_SS0_PIN: u32 = 1;
pub const I2CS_REMOVE_SS1_PIN: u32 = 1;
pub const I2CS_REMOVE_SS2_PIN: u32 = 1;
pub const I2CS_REMOVE_SS3_PIN: u32 = 1;
pub const I2CS_REMOVE_I2C_PINS: u32 = 0;
pub const I2CS_REMOVE_SPI_MASTER_PINS: u32 = 1;
pub const I2CS_REMOVE_SPI_MASTER_SCLK_PIN: u32 = 1;
pub const I2CS_REMOVE_SPI_MASTER_MOSI_PIN: u32 = 1;
pub const I2CS_REMOVE_SPI_MASTER_MISO_PIN: u32 = 1;
pub const I2CS_REMOVE_SPI_MASTER_SS0_PIN: u32 = 1;
pub const I2CS_REMOVE_SPI_MASTER_SS1_PIN: u32 = 1;
pub const I2CS_REMOVE_SPI_MASTER_SS2_PIN: u32 = 1;
pub const I2CS_REMOVE_SPI_MASTER_SS3_PIN: u32 = 1;
pub const I2CS_REMOVE_SPI_SLAVE_PINS: u32 = 1;
pub const I2CS_REMOVE_SPI_SLAVE_MOSI_PIN: u32 = 1;
pub const I2CS_REMOVE_SPI_SLAVE_MISO_PIN: u32 = 1;
pub const I2CS_REMOVE_UART_TX_PIN: u32 = 1;
pub const I2CS_REMOVE_UART_RX_TX_PIN: u32 = 1;
pub const I2CS_REMOVE_UART_RX_PIN: u32 = 1;
pub const I2CS_REMOVE_UART_RX_WAKE_PIN: u32 = 1;
pub const I2CS_REMOVE_UART_RTS_PIN: u32 = 1;
pub const I2CS_REMOVE_UART_CTS_PIN: u32 = 1;
pub const I2CS_scl_0: u32 = 1074004744;
pub const I2CS_scl_0_PS: u32 = 1074004740;
pub const I2CS_scl_0_PC: u32 = 1074004744;
pub const I2CS_scl_0_DR: u32 = 1074004736;
pub const I2CS_scl_0_SHIFT: u32 = 0;
pub const I2CS_scl_DRIVE_MODE_BITS: u32 = 3;
pub const I2CS_scl_DRIVE_MODE_IND_MASK: u32 = 7;
pub const I2CS_scl_DM_ALG_HIZ: u32 = 0;
pub const I2CS_scl_DM_DIG_HIZ: u32 = 1;
pub const I2CS_scl_DM_RES_UP: u32 = 2;
pub const I2CS_scl_DM_RES_DWN: u32 = 3;
pub const I2CS_scl_DM_OD_LO: u32 = 4;
pub const I2CS_scl_DM_OD_HI: u32 = 5;
pub const I2CS_scl_DM_STRONG: u32 = 6;
pub const I2CS_scl_DM_RES_UPDWN: u32 = 7;
pub const I2CS_scl_MASK: u32 = 1;
pub const I2CS_scl_SHIFT: u32 = 0;
pub const I2CS_scl_WIDTH: u32 = 1;
pub const I2CS_scl_DRIVE_MODE_SHIFT: u32 = 0;
pub const I2CS_scl_DRIVE_MODE_MASK: u32 = 7;
pub const I2CS_sda_0: u32 = 1074004744;
pub const I2CS_sda_0_PS: u32 = 1074004740;
pub const I2CS_sda_0_PC: u32 = 1074004744;
pub const I2CS_sda_0_DR: u32 = 1074004736;
pub const I2CS_sda_0_SHIFT: u32 = 1;
pub const I2CS_sda_DRIVE_MODE_BITS: u32 = 3;
pub const I2CS_sda_DRIVE_MODE_IND_MASK: u32 = 7;
pub const I2CS_sda_DM_ALG_HIZ: u32 = 0;
pub const I2CS_sda_DM_DIG_HIZ: u32 = 1;
pub const I2CS_sda_DM_RES_UP: u32 = 2;
pub const I2CS_sda_DM_RES_DWN: u32 = 3;
pub const I2CS_sda_DM_OD_LO: u32 = 4;
pub const I2CS_sda_DM_OD_HI: u32 = 5;
pub const I2CS_sda_DM_STRONG: u32 = 6;
pub const I2CS_sda_DM_RES_UPDWN: u32 = 7;
pub const I2CS_sda_MASK: u32 = 2;
pub const I2CS_sda_SHIFT: u32 = 1;
pub const I2CS_sda_WIDTH: u32 = 1;
pub const I2CS_sda_DRIVE_MODE_SHIFT: u32 = 0;
pub const I2CS_sda_DRIVE_MODE_MASK: u32 = 7;
pub const I2CS_SCL_HSIOM_MASK: u32 = 15;
pub const I2CS_SCL_HSIOM_POS: u32 = 0;
pub const I2CS_SCL_HSIOM_SEL_GPIO: u32 = 0;
pub const I2CS_SCL_HSIOM_SEL_I2C: u32 = 14;
pub const I2CS_SDA_HSIOM_MASK: u32 = 240;
pub const I2CS_SDA_HSIOM_POS: u32 = 4;
pub const I2CS_SDA_HSIOM_SEL_GPIO: u32 = 0;
pub const I2CS_SDA_HSIOM_SEL_I2C: u32 = 14;
pub const I2CS_HSIOM_DEF_SEL: u32 = 0;
pub const I2CS_HSIOM_GPIO_SEL: u32 = 0;
pub const I2CS_HSIOM_UART_SEL: u32 = 9;
pub const I2CS_HSIOM_I2C_SEL: u32 = 14;
pub const I2CS_HSIOM_SPI_SEL: u32 = 15;
pub const I2CS_RX_WAKE_SCL_MOSI_PIN_INDEX: u32 = 0;
pub const I2CS_RX_SCL_MOSI_PIN_INDEX: u32 = 0;
pub const I2CS_TX_SDA_MISO_PIN_INDEX: u32 = 1;
pub const I2CS_SCLK_PIN_INDEX: u32 = 2;
pub const I2CS_SS0_PIN_INDEX: u32 = 3;
pub const I2CS_SS1_PIN_INDEX: u32 = 4;
pub const I2CS_SS2_PIN_INDEX: u32 = 5;
pub const I2CS_SS3_PIN_INDEX: u32 = 6;
pub const I2CS_INTCFG_TYPE_MASK: u32 = 3;
pub const I2CS_INTCFG_TYPE_FALLING_EDGE: u32 = 2;
pub const I2CS_PIN_DM_ALG_HIZ: u32 = 0;
pub const I2CS_PIN_DM_DIG_HIZ: u32 = 1;
pub const I2CS_PIN_DM_OD_LO: u32 = 4;
pub const I2CS_PIN_DM_STRONG: u32 = 6;
pub const I2CS_DM_MASK: u32 = 7;
pub const I2CS_DM_SIZE: u32 = 3;
pub const I2CS_REMOVE_MOSI_SCL_RX_WAKE_PIN: u32 = 1;
pub const I2CS_REMOVE_MOSI_SCL_RX_PIN: u32 = 1;
pub const I2CS_REMOVE_MISO_SDA_TX_PIN: u32 = 1;
pub const I2CS_MOSI_SCL_RX_WAKE_PIN_INDEX: u32 = 0;
pub const I2CS_MOSI_SCL_RX_PIN_INDEX: u32 = 0;
pub const I2CS_MISO_SDA_TX_PIN_INDEX: u32 = 1;
pub const I2CS_SCBCLK_DIV_FRAC_SHIFT: u32 = 16;
pub const I2CS_SCBCLK_DIV_INT_MASK: u32 = 65535;
pub const I2CS_SCBCLK_DIV_INT_SHIFT: u32 = 0;
pub const I2CS_FIFO_SIZE: u32 = 8;
pub const I2CS_EZ_DATA_NR: u32 = 32;
pub const I2CS_ONE_BYTE_WIDTH: u32 = 8;
pub const I2CS_FF_DATA_NR_LOG2_MASK: u32 = 7;
pub const I2CS_FF_DATA_NR_LOG2_PLUS1_MASK: u32 = 15;
pub const I2CS_CTRL_OVS_POS: u32 = 0;
pub const I2CS_CTRL_EC_AM_MODE_POS: u32 = 8;
pub const I2CS_CTRL_EC_OP_MODE_POS: u32 = 9;
pub const I2CS_CTRL_EZBUF_MODE_POS: u32 = 10;
pub const I2CS_CTRL_ADDR_ACCEPT_POS: u32 = 16;
pub const I2CS_CTRL_BLOCK_POS: u32 = 17;
pub const I2CS_CTRL_MODE_POS: u32 = 24;
pub const I2CS_CTRL_ENABLED_POS: u32 = 31;
pub const I2CS_STATUS_EC_BUSY_POS: u32 = 0;
pub const I2CS_SPI_CTRL_CONTINUOUS_POS: u32 = 0;
pub const I2CS_SPI_CTRL_SELECT_PRECEDE_POS: u32 = 1;
pub const I2CS_SPI_CTRL_CPHA_POS: u32 = 2;
pub const I2CS_SPI_CTRL_CPOL_POS: u32 = 3;
pub const I2CS_SPI_CTRL_LATE_MISO_SAMPLE_POS: u32 = 4;
pub const I2CS_SPI_CTRL_LOOPBACK_POS: u32 = 16;
pub const I2CS_SPI_CTRL_MODE_POS: u32 = 24;
pub const I2CS_SPI_CTRL_SLAVE_SELECT_POS: u32 = 26;
pub const I2CS_SPI_CTRL_MASTER_MODE_POS: u32 = 31;
pub const I2CS_SPI_STATUS_BUS_BUSY_POS: u32 = 0;
pub const I2CS_SPI_STATUS_EZBUF_ADDR_POS: u32 = 8;
pub const I2CS_UART_CTRL_LOOPBACK_POS: u32 = 16;
pub const I2CS_UART_CTRL_MODE_POS: u32 = 24;
pub const I2CS_UART_TX_CTRL_STOP_BITS_POS: u32 = 0;
pub const I2CS_UART_TX_CTRL_PARITY_POS: u32 = 4;
pub const I2CS_UART_TX_CTRL_PARITY_ENABLED_POS: u32 = 5;
pub const I2CS_UART_TX_CTRL_RETRY_ON_NACK_POS: u32 = 8;
pub const I2CS_UART_RX_CTRL_STOP_BITS_POS: u32 = 0;
pub const I2CS_UART_RX_CTRL_PARITY_POS: u32 = 4;
pub const I2CS_UART_RX_CTRL_PARITY_ENABLED_POS: u32 = 5;
pub const I2CS_UART_RX_CTRL_POLARITY_POS: u32 = 6;
pub const I2CS_UART_RX_CTRL_DROP_ON_PARITY_ERR_POS: u32 = 8;
pub const I2CS_UART_RX_CTRL_DROP_ON_FRAME_ERR_POS: u32 = 9;
pub const I2CS_UART_RX_CTRL_MP_MODE_POS: u32 = 10;
pub const I2CS_UART_RX_CTRL_LIN_MODE_POS: u32 = 12;
pub const I2CS_UART_RX_CTRL_SKIP_START_POS: u32 = 13;
pub const I2CS_UART_RX_CTRL_BREAK_WIDTH_POS: u32 = 16;
pub const I2CS_UART_RX_STATUS_BR_COUNTER_POS: u32 = 0;
pub const I2CS_I2C_CTRL_HIGH_PHASE_OVS_POS: u32 = 0;
pub const I2CS_I2C_CTRL_LOW_PHASE_OVS_POS: u32 = 4;
pub const I2CS_I2C_CTRL_M_READY_DATA_ACK_POS: u32 = 8;
pub const I2CS_I2C_CTRL_M_NOT_READY_DATA_NACK_POS: u32 = 9;
pub const I2CS_I2C_CTRL_S_GENERAL_IGNORE_POS: u32 = 11;
pub const I2CS_I2C_CTRL_S_READY_ADDR_ACK_POS: u32 = 12;
pub const I2CS_I2C_CTRL_S_READY_DATA_ACK_POS: u32 = 13;
pub const I2CS_I2C_CTRL_S_NOT_READY_ADDR_NACK_POS: u32 = 14;
pub const I2CS_I2C_CTRL_S_NOT_READY_DATA_NACK_POS: u32 = 15;
pub const I2CS_I2C_CTRL_LOOPBACK_POS: u32 = 16;
pub const I2CS_I2C_CTRL_SLAVE_MODE_POS: u32 = 30;
pub const I2CS_I2C_CTRL_MASTER_MODE_POS: u32 = 31;
pub const I2CS_I2C_STATUS_BUS_BUSY_POS: u32 = 0;
pub const I2CS_I2C_STATUS_S_READ_POS: u32 = 4;
pub const I2CS_I2C_STATUS_M_READ_POS: u32 = 5;
pub const I2CS_I2C_STATUS_EZBUF_ADDR_POS: u32 = 8;
pub const I2CS_I2C_MASTER_CMD_M_START_POS: u32 = 0;
pub const I2CS_I2C_MASTER_CMD_M_START_ON_IDLE_POS: u32 = 1;
pub const I2CS_I2C_MASTER_CMD_M_ACK_POS: u32 = 2;
pub const I2CS_I2C_MASTER_CMD_M_NACK_POS: u32 = 3;
pub const I2CS_I2C_MASTER_CMD_M_STOP_POS: u32 = 4;
pub const I2CS_I2C_SLAVE_CMD_S_ACK_POS: u32 = 0;
pub const I2CS_I2C_SLAVE_CMD_S_NACK_POS: u32 = 1;
pub const I2CS_I2C_CFG_SDA_FILT_HYS_POS: u32 = 0;
pub const I2CS_I2C_CFG_SDA_FILT_TRIM_POS: u32 = 2;
pub const I2CS_I2C_CFG_SCL_FILT_HYS_POS: u32 = 4;
pub const I2CS_I2C_CFG_SCL_FILT_TRIM_POS: u32 = 6;
pub const I2CS_I2C_CFG_SDA_FILT_OUT_HYS_POS: u32 = 8;
pub const I2CS_I2C_CFG_SDA_FILT_OUT_TRIM_POS: u32 = 10;
pub const I2CS_I2C_CFG_SDA_FILT_HS_POS: u32 = 16;
pub const I2CS_I2C_CFG_SDA_FILT_ENABLED_POS: u32 = 17;
pub const I2CS_I2C_CFG_SCL_FILT_HS_POS: u32 = 24;
pub const I2CS_I2C_CFG_SCL_FILT_ENABLED_POS: u32 = 25;
pub const I2CS_I2C_CFG_SDA_FILT_OUT_HS_POS: u32 = 26;
pub const I2CS_I2C_CFG_SDA_FILT_OUT_ENABLED_POS: u32 = 27;
pub const I2CS_TX_CTRL_DATA_WIDTH_POS: u32 = 0;
pub const I2CS_TX_CTRL_MSB_FIRST_POS: u32 = 8;
pub const I2CS_TX_CTRL_ENABLED_POS: u32 = 31;
pub const I2CS_TX_FIFO_CTRL_TRIGGER_LEVEL_POS: u32 = 0;
pub const I2CS_TX_FIFO_CTRL_CLEAR_POS: u32 = 16;
pub const I2CS_TX_FIFO_CTRL_FREEZE_POS: u32 = 17;
pub const I2CS_TX_FIFO_STATUS_USED_POS: u32 = 0;
pub const I2CS_TX_FIFO_SR_VALID_POS: u32 = 15;
pub const I2CS_TX_FIFO_STATUS_RD_PTR_POS: u32 = 16;
pub const I2CS_TX_FIFO_STATUS_WR_PTR_POS: u32 = 24;
pub const I2CS_TX_FIFO_WR_POS: u32 = 0;
pub const I2CS_RX_CTRL_DATA_WIDTH_POS: u32 = 0;
pub const I2CS_RX_CTRL_MSB_FIRST_POS: u32 = 8;
pub const I2CS_RX_CTRL_MEDIAN_POS: u32 = 9;
pub const I2CS_RX_CTRL_ENABLED_POS: u32 = 31;
pub const I2CS_RX_FIFO_CTRL_TRIGGER_LEVEL_POS: u32 = 0;
pub const I2CS_RX_FIFO_CTRL_CLEAR_POS: u32 = 16;
pub const I2CS_RX_FIFO_CTRL_FREEZE_POS: u32 = 17;
pub const I2CS_RX_FIFO_STATUS_USED_POS: u32 = 0;
pub const I2CS_RX_FIFO_SR_VALID_POS: u32 = 15;
pub const I2CS_RX_FIFO_STATUS_RD_PTR_POS: u32 = 16;
pub const I2CS_RX_FIFO_STATUS_WR_PTR_POS: u32 = 24;
pub const I2CS_RX_MATCH_ADDR_POS: u32 = 0;
pub const I2CS_RX_MATCH_MASK_POS: u32 = 16;
pub const I2CS_RX_FIFO_RD_POS: u32 = 0;
pub const I2CS_RX_FIFO_RD_SILENT_POS: u32 = 0;
pub const I2CS_EZBUF_DATA_POS: u32 = 0;
pub const I2CS_INTR_CAUSE_MASTER_POS: u32 = 0;
pub const I2CS_INTR_CAUSE_SLAVE_POS: u32 = 1;
pub const I2CS_INTR_CAUSE_TX_POS: u32 = 2;
pub const I2CS_INTR_CAUSE_RX_POS: u32 = 3;
pub const I2CS_INTR_CAUSE_I2C_EC_POS: u32 = 4;
pub const I2CS_INTR_CAUSE_SPI_EC_POS: u32 = 5;
pub const I2CS_INTR_SPI_EC_WAKE_UP_POS: u32 = 0;
pub const I2CS_INTR_SPI_EC_EZBUF_STOP_POS: u32 = 1;
pub const I2CS_INTR_SPI_EC_EZBUF_WRITE_STOP_POS: u32 = 2;
pub const I2CS_INTR_I2C_EC_WAKE_UP_POS: u32 = 0;
pub const I2CS_INTR_I2C_EC_EZBUF_STOP_POS: u32 = 1;
pub const I2CS_INTR_I2C_EC_EZBUF_WRITE_STOP_POS: u32 = 2;
pub const I2CS_INTR_MASTER_I2C_ARB_LOST_POS: u32 = 0;
pub const I2CS_INTR_MASTER_I2C_NACK_POS: u32 = 1;
pub const I2CS_INTR_MASTER_I2C_ACK_POS: u32 = 2;
pub const I2CS_INTR_MASTER_I2C_STOP_POS: u32 = 4;
pub const I2CS_INTR_MASTER_I2C_BUS_ERROR_POS: u32 = 8;
pub const I2CS_INTR_MASTER_SPI_DONE_POS: u32 = 9;
pub const I2CS_INTR_SLAVE_I2C_ARB_LOST_POS: u32 = 0;
pub const I2CS_INTR_SLAVE_I2C_NACK_POS: u32 = 1;
pub const I2CS_INTR_SLAVE_I2C_ACK_POS: u32 = 2;
pub const I2CS_INTR_SLAVE_I2C_WRITE_STOP_POS: u32 = 3;
pub const I2CS_INTR_SLAVE_I2C_STOP_POS: u32 = 4;
pub const I2CS_INTR_SLAVE_I2C_START_POS: u32 = 5;
pub const I2CS_INTR_SLAVE_I2C_ADDR_MATCH_POS: u32 = 6;
pub const I2CS_INTR_SLAVE_I2C_GENERAL_POS: u32 = 7;
pub const I2CS_INTR_SLAVE_I2C_BUS_ERROR_POS: u32 = 8;
pub const I2CS_INTR_SLAVE_SPI_EZBUF_WRITE_STOP_POS: u32 = 9;
pub const I2CS_INTR_SLAVE_SPI_EZBUF_STOP_POS: u32 = 10;
pub const I2CS_INTR_SLAVE_SPI_BUS_ERROR_POS: u32 = 11;
pub const I2CS_INTR_TX_TRIGGER_POS: u32 = 0;
pub const I2CS_INTR_TX_NOT_FULL_POS: u32 = 1;
pub const I2CS_INTR_TX_EMPTY_POS: u32 = 4;
pub const I2CS_INTR_TX_OVERFLOW_POS: u32 = 5;
pub const I2CS_INTR_TX_UNDERFLOW_POS: u32 = 6;
pub const I2CS_INTR_TX_BLOCKED_POS: u32 = 7;
pub const I2CS_INTR_TX_UART_NACK_POS: u32 = 8;
pub const I2CS_INTR_TX_UART_DONE_POS: u32 = 9;
pub const I2CS_INTR_TX_UART_ARB_LOST_POS: u32 = 10;
pub const I2CS_INTR_RX_TRIGGER_POS: u32 = 0;
pub const I2CS_INTR_RX_NOT_EMPTY_POS: u32 = 2;
pub const I2CS_INTR_RX_FULL_POS: u32 = 3;
pub const I2CS_INTR_RX_OVERFLOW_POS: u32 = 5;
pub const I2CS_INTR_RX_UNDERFLOW_POS: u32 = 6;
pub const I2CS_INTR_RX_BLOCKED_POS: u32 = 7;
pub const I2CS_INTR_RX_FRAME_ERROR_POS: u32 = 8;
pub const I2CS_INTR_RX_PARITY_ERROR_POS: u32 = 9;
pub const I2CS_INTR_RX_BAUD_DETECT_POS: u32 = 10;
pub const I2CS_INTR_RX_BREAK_DETECT_POS: u32 = 11;
pub const I2CS_I2C_SLAVE_ADDR_POS: u32 = 1;
pub const I2CS_I2C_SLAVE_ADDR_MASK: u32 = 254;
pub const I2CS_CTRL_OVS_IRDA_LP_OVS16: u32 = 0;
pub const I2CS_CTRL_OVS_IRDA_LP_OVS32: u32 = 1;
pub const I2CS_CTRL_OVS_IRDA_LP_OVS48: u32 = 2;
pub const I2CS_CTRL_OVS_IRDA_LP_OVS96: u32 = 3;
pub const I2CS_CTRL_OVS_IRDA_LP_OVS192: u32 = 4;
pub const I2CS_CTRL_OVS_IRDA_LP_OVS768: u32 = 5;
pub const I2CS_CTRL_OVS_IRDA_LP_OVS1536: u32 = 6;
pub const I2CS_DEFAULT_I2C_CFG_SDA_FILT_TRIM: u32 = 2;
pub const I2CS_EC_AM_I2C_CFG_SDA_FILT_TRIM: u32 = 3;
pub const I2CS_DIGITAL_FILTER_DISABLE: u32 = 0;
pub const I2CS_DIGITAL_FILTER_ENABLE: u32 = 1;
pub const I2CS_I2C_DATA_RATE_FS_MODE_MAX: u32 = 400;
pub const I2CS_GET_SPI_SS0_INACTIVE: u32 = 1;
pub const I2CS_GET_SPI_SS1_INACTIVE: u32 = 1;
pub const I2CS_GET_SPI_SS2_INACTIVE: u32 = 1;
pub const I2CS_GET_SPI_SS3_INACTIVE: u32 = 1;
pub const I2CS_GET_UART_RTS_INACTIVE: u32 = 1;
pub const I2CS_EZBUFFER_SIZE: u32 = 32;
pub const I2CS_I2C_MODE: u32 = 1;
pub const I2CS_I2C_OVS_FACTOR_LOW: u32 = 11;
pub const I2CS_I2C_OVS_FACTOR_HIGH: u32 = 10;
pub const I2CS_I2C_MEDIAN_FILTER_ENABLE: u32 = 1;
pub const I2CS_I2C_SLAVE_ADDRESS: u32 = 32;
pub const I2CS_I2C_SLAVE_ADDRESS_MASK: u32 = 6;
pub const I2CS_I2C_ACCEPT_ADDRESS: u32 = 0;
pub const I2CS_I2C_ACCEPT_GENERAL_CALL: u32 = 0;
pub const I2CS_I2C_WAKE_ENABLE: u32 = 0;
pub const I2CS_I2C_DATA_RATE: u32 = 400;
pub const I2CS_I2C_DATA_RATE_ACTUAL: u32 = 381;
pub const I2CS_I2C_CLOCK_FROM_TERM: u32 = 0;
pub const I2CS_I2C_EXTERN_INTR_HANDLER: u32 = 0;
pub const I2CS_I2C_BYTE_MODE_ENABLE: u32 = 0;
pub const I2CS_I2C_MANUAL_OVS_CONTROL: u32 = 0;
pub const I2CS_I2C_MODE_SLAVE: u32 = 1;
pub const I2CS_I2C_MODE_MASTER: u32 = 2;
pub const I2CS_I2C_MODE_MULTI_MASTER: u32 = 6;
pub const I2CS_I2C_MODE_MULTI_MASTER_SLAVE: u32 = 7;
pub const I2CS_I2C_MODE_MULTI_MASTER_MASK: u32 = 4;
pub const I2CS_I2C_MEDIAN_FILTER_ENABLE_ADJ: u32 = 0;
pub const I2CS_I2C_WRITE_XFER_MODE: u32 = 0;
pub const I2CS_I2C_READ_XFER_MODE: u32 = 1;
pub const I2CS_I2C_ACK_ADDR: u32 = 0;
pub const I2CS_I2C_NAK_ADDR: u32 = 1;
pub const I2CS_I2C_ACK_DATA: u32 = 0;
pub const I2CS_I2C_NAK_DATA: u32 = 1;
pub const I2CS_I2C_MODE_COMPLETE_XFER: u32 = 0;
pub const I2CS_I2C_MODE_REPEAT_START: u32 = 1;
pub const I2CS_I2C_MODE_NO_STOP: u32 = 2;
pub const I2CS_I2C_MSTR_NO_ERROR: u32 = 0;
pub const I2CS_I2C_MSTR_ERR_ARB_LOST: u32 = 1;
pub const I2CS_I2C_MSTR_ERR_LB_NAK: u32 = 2;
pub const I2CS_I2C_MSTR_NOT_READY: u32 = 4;
pub const I2CS_I2C_MSTR_BUS_BUSY: u32 = 8;
pub const I2CS_I2C_MSTR_ERR_ABORT_START: u32 = 16;
pub const I2CS_I2C_MSTR_ERR_BUS_ERR: u32 = 256;
pub const I2CS_I2C_SSTAT_RD_CMPLT: u32 = 1;
pub const I2CS_I2C_SSTAT_RD_BUSY: u32 = 2;
pub const I2CS_I2C_SSTAT_RD_OVFL: u32 = 4;
pub const I2CS_I2C_SSTAT_RD_ERR: u32 = 8;
pub const I2CS_I2C_SSTAT_RD_MASK: u32 = 15;
pub const I2CS_I2C_SSTAT_RD_NO_ERR: u32 = 0;
pub const I2CS_I2C_SSTAT_WR_CMPLT: u32 = 16;
pub const I2CS_I2C_SSTAT_WR_BUSY: u32 = 32;
pub const I2CS_I2C_SSTAT_WR_OVFL: u32 = 64;
pub const I2CS_I2C_SSTAT_WR_ERR: u32 = 128;
pub const I2CS_I2C_SSTAT_WR_MASK: u32 = 240;
pub const I2CS_I2C_SSTAT_WR_NO_ERR: u32 = 0;
pub const I2CS_I2C_SSTAT_RD_CLEAR: u32 = 13;
pub const I2CS_I2C_SSTAT_WR_CLEAR: u32 = 208;
pub const I2CS_I2C_READ_FLAG: u32 = 1;
pub const I2CS_I2C_SLAVE_OVFL_RETURN: u32 = 255;
pub const I2CS_I2C_RESET_ERROR: u32 = 1;
pub const I2CS_I2C_FSM_EXIT_IDLE: u32 = 0;
pub const I2CS_I2C_FSM_IDLE: u32 = 16;
pub const I2CS_I2C_FSM_SLAVE: u32 = 16;
pub const I2CS_I2C_FSM_SL_WR: u32 = 17;
pub const I2CS_I2C_FSM_SL_RD: u32 = 18;
pub const I2CS_I2C_FSM_MASTER: u32 = 32;
pub const I2CS_I2C_FSM_MSTR_ADDR: u32 = 8;
pub const I2CS_I2C_FSM_MSTR_DATA: u32 = 4;
pub const I2CS_I2C_FSM_MSTR_RD: u32 = 1;
pub const I2CS_I2C_FSM_MSTR_WR_ADDR: u32 = 40;
pub const I2CS_I2C_FSM_MSTR_RD_ADDR: u32 = 41;
pub const I2CS_I2C_FSM_MSTR_WR_DATA: u32 = 36;
pub const I2CS_I2C_FSM_MSTR_RD_DATA: u32 = 37;
pub const I2CS_I2C_FSM_MSTR_HALT: u32 = 96;
pub const I2CS_I2C_CMPLT_ANY_TRANSFER: u32 = 1;
pub const I2CS_I2C_MASTER_TIMEOUT_POS: u32 = 31;
pub const I2CS_I2C_SCL_LOW: u32 = 0;
pub const I2CS_I2C_SCL_HIGH: u32 = 1;
pub const I2CS_I2C_PHASE_GEN_TIMEOUT: u32 = 20000;
pub const I2CS_I2C_WAKE_ENABLE_ADJ: u32 = 0;
pub const I2CS_I2C_MODE_MASKED: u32 = 1;
pub const I2CS_I2C_DEFAULT_RX_FIFO_CTRL: u32 = 0;
pub const I2CS_I2C_DEFAULT_TX_FIFO_CTRL: u32 = 0;
pub const I2CS_SCB_PINS_NUMBER: u32 = 7;
pub const I2CS_EZI2C_BTLDR_COMM_ENABLED: u32 = 0;
pub const I2CS_SPI_BTLDR_COMM_ENABLED: u32 = 0;
pub const I2CS_UART_BTLDR_COMM_ENABLED: u32 = 0;
pub const I2CS_WAIT_1_MS: u32 = 1;
pub const I2CS_I2C_BTLDR_SIZEOF_READ_BUFFER: u32 = 64;
pub const I2CS_I2C_BTLDR_SIZEOF_WRITE_BUFFER: u32 = 64;
pub const I2CS_SPI_BYTE_TO_BYTE: u32 = 160;
pub const I2CS_UART_BYTE_TO_BYTE: u32 = 2500;
pub const ISR_QDecL_INTC_PRIOR_NUMBER: u32 = 3;
pub const Pulser_tmr_CONFIG: u32 = 1;
pub const Pulser_tmr_QUAD_ENCODING_MODES: u32 = 0;
pub const Pulser_tmr_QUAD_AUTO_START: u32 = 1;
pub const Pulser_tmr_QUAD_INDEX_SIGNAL_MODE: u32 = 0;
pub const Pulser_tmr_QUAD_PHIA_SIGNAL_MODE: u32 = 3;
pub const Pulser_tmr_QUAD_PHIB_SIGNAL_MODE: u32 = 3;
pub const Pulser_tmr_QUAD_STOP_SIGNAL_MODE: u32 = 0;
pub const Pulser_tmr_QUAD_INDEX_SIGNAL_PRESENT: u32 = 0;
pub const Pulser_tmr_QUAD_STOP_SIGNAL_PRESENT: u32 = 0;
pub const Pulser_tmr_QUAD_INTERRUPT_MASK: u32 = 1;
pub const Pulser_tmr_TC_RUN_MODE: u32 = 0;
pub const Pulser_tmr_TC_COUNTER_MODE: u32 = 0;
pub const Pulser_tmr_TC_COMP_CAP_MODE: u32 = 2;
pub const Pulser_tmr_TC_PRESCALER: u32 = 0;
pub const Pulser_tmr_TC_RELOAD_SIGNAL_MODE: u32 = 0;
pub const Pulser_tmr_TC_COUNT_SIGNAL_MODE: u32 = 3;
pub const Pulser_tmr_TC_START_SIGNAL_MODE: u32 = 0;
pub const Pulser_tmr_TC_STOP_SIGNAL_MODE: u32 = 0;
pub const Pulser_tmr_TC_CAPTURE_SIGNAL_MODE: u32 = 0;
pub const Pulser_tmr_TC_RELOAD_SIGNAL_PRESENT: u32 = 0;
pub const Pulser_tmr_TC_COUNT_SIGNAL_PRESENT: u32 = 0;
pub const Pulser_tmr_TC_START_SIGNAL_PRESENT: u32 = 0;
pub const Pulser_tmr_TC_STOP_SIGNAL_PRESENT: u32 = 0;
pub const Pulser_tmr_TC_CAPTURE_SIGNAL_PRESENT: u32 = 0;
pub const Pulser_tmr_TC_INTERRUPT_MASK: u32 = 1;
pub const Pulser_tmr_PWM_KILL_EVENT: u32 = 0;
pub const Pulser_tmr_PWM_STOP_EVENT: u32 = 0;
pub const Pulser_tmr_PWM_MODE: u32 = 4;
pub const Pulser_tmr_PWM_OUT_N_INVERT: u32 = 0;
pub const Pulser_tmr_PWM_OUT_INVERT: u32 = 0;
pub const Pulser_tmr_PWM_ALIGN: u32 = 0;
pub const Pulser_tmr_PWM_RUN_MODE: u32 = 0;
pub const Pulser_tmr_PWM_DEAD_TIME_CYCLE: u32 = 0;
pub const Pulser_tmr_PWM_PRESCALER: u32 = 0;
pub const Pulser_tmr_PWM_RELOAD_SIGNAL_MODE: u32 = 0;
pub const Pulser_tmr_PWM_COUNT_SIGNAL_MODE: u32 = 3;
pub const Pulser_tmr_PWM_START_SIGNAL_MODE: u32 = 0;
pub const Pulser_tmr_PWM_STOP_SIGNAL_MODE: u32 = 0;
pub const Pulser_tmr_PWM_SWITCH_SIGNAL_MODE: u32 = 0;
pub const Pulser_tmr_PWM_RELOAD_SIGNAL_PRESENT: u32 = 0;
pub const Pulser_tmr_PWM_COUNT_SIGNAL_PRESENT: u32 = 0;
pub const Pulser_tmr_PWM_START_SIGNAL_PRESENT: u32 = 0;
pub const Pulser_tmr_PWM_STOP_SIGNAL_PRESENT: u32 = 0;
pub const Pulser_tmr_PWM_SWITCH_SIGNAL_PRESENT: u32 = 0;
pub const Pulser_tmr_PWM_INTERRUPT_MASK: u32 = 1;
pub const Pulser_tmr_TC_PERIOD_VALUE: u32 = 10000;
pub const Pulser_tmr_TC_COMPARE_VALUE: u32 = 65535;
pub const Pulser_tmr_TC_COMPARE_BUF_VALUE: u32 = 65535;
pub const Pulser_tmr_TC_COMPARE_SWAP: u32 = 0;
pub const Pulser_tmr_PWM_PERIOD_VALUE: u32 = 65535;
pub const Pulser_tmr_PWM_PERIOD_BUF_VALUE: u32 = 65535;
pub const Pulser_tmr_PWM_PERIOD_SWAP: u32 = 0;
pub const Pulser_tmr_PWM_COMPARE_VALUE: u32 = 65535;
pub const Pulser_tmr_PWM_COMPARE_BUF_VALUE: u32 = 65535;
pub const Pulser_tmr_PWM_COMPARE_SWAP: u32 = 0;
pub const Pulser_tmr__LEFT: u32 = 0;
pub const Pulser_tmr__RIGHT: u32 = 1;
pub const Pulser_tmr__CENTER: u32 = 2;
pub const Pulser_tmr__ASYMMETRIC: u32 = 3;
pub const Pulser_tmr__X1: u32 = 0;
pub const Pulser_tmr__X2: u32 = 1;
pub const Pulser_tmr__X4: u32 = 2;
pub const Pulser_tmr__PWM: u32 = 4;
pub const Pulser_tmr__PWM_DT: u32 = 5;
pub const Pulser_tmr__PWM_PR: u32 = 6;
pub const Pulser_tmr__INVERSE: u32 = 1;
pub const Pulser_tmr__DIRECT: u32 = 0;
pub const Pulser_tmr__CAPTURE: u32 = 2;
pub const Pulser_tmr__COMPARE: u32 = 0;
pub const Pulser_tmr__TRIG_LEVEL: u32 = 3;
pub const Pulser_tmr__TRIG_RISING: u32 = 0;
pub const Pulser_tmr__TRIG_FALLING: u32 = 1;
pub const Pulser_tmr__TRIG_BOTH: u32 = 2;
pub const Pulser_tmr__INTR_MASK_TC: u32 = 1;
pub const Pulser_tmr__INTR_MASK_CC_MATCH: u32 = 2;
pub const Pulser_tmr__INTR_MASK_NONE: u32 = 0;
pub const Pulser_tmr__INTR_MASK_TC_CC: u32 = 3;
pub const Pulser_tmr__UNCONFIG: u32 = 8;
pub const Pulser_tmr__TIMER: u32 = 1;
pub const Pulser_tmr__QUAD: u32 = 3;
pub const Pulser_tmr__PWM_SEL: u32 = 7;
pub const Pulser_tmr__COUNT_UP: u32 = 0;
pub const Pulser_tmr__COUNT_DOWN: u32 = 1;
pub const Pulser_tmr__COUNT_UPDOWN0: u32 = 2;
pub const Pulser_tmr__COUNT_UPDOWN1: u32 = 3;
pub const Pulser_tmr_CC_MATCH_SET: u32 = 0;
pub const Pulser_tmr_CC_MATCH_CLEAR: u32 = 1;
pub const Pulser_tmr_CC_MATCH_INVERT: u32 = 2;
pub const Pulser_tmr_CC_MATCH_NO_CHANGE: u32 = 3;
pub const Pulser_tmr_OVERLOW_SET: u32 = 0;
pub const Pulser_tmr_OVERLOW_CLEAR: u32 = 4;
pub const Pulser_tmr_OVERLOW_INVERT: u32 = 8;
pub const Pulser_tmr_OVERLOW_NO_CHANGE: u32 = 12;
pub const Pulser_tmr_UNDERFLOW_SET: u32 = 0;
pub const Pulser_tmr_UNDERFLOW_CLEAR: u32 = 16;
pub const Pulser_tmr_UNDERFLOW_INVERT: u32 = 32;
pub const Pulser_tmr_UNDERFLOW_NO_CHANGE: u32 = 48;
pub const Pulser_tmr_PWM_MODE_LEFT: u32 = 49;
pub const Pulser_tmr_PWM_MODE_RIGHT: u32 = 28;
pub const Pulser_tmr_PWM_MODE_ASYM: u32 = 18;
pub const Pulser_tmr_PWM_MODE_CENTER: u32 = 30;
pub const Pulser_tmr_CMD_CAPTURE: u32 = 0;
pub const Pulser_tmr_CMD_RELOAD: u32 = 8;
pub const Pulser_tmr_CMD_STOP: u32 = 16;
pub const Pulser_tmr_CMD_START: u32 = 24;
pub const Pulser_tmr_STATUS_DOWN: u32 = 1;
pub const Pulser_tmr_STATUS_RUNNING: u32 = 2;
pub const Pulser_tmr_RELOAD_CC_SHIFT: u32 = 0;
pub const Pulser_tmr_RELOAD_PERIOD_SHIFT: u32 = 1;
pub const Pulser_tmr_PWM_SYNC_KILL_SHIFT: u32 = 2;
pub const Pulser_tmr_PWM_STOP_KILL_SHIFT: u32 = 3;
pub const Pulser_tmr_PRESCALER_SHIFT: u32 = 8;
pub const Pulser_tmr_UPDOWN_SHIFT: u32 = 16;
pub const Pulser_tmr_ONESHOT_SHIFT: u32 = 18;
pub const Pulser_tmr_QUAD_MODE_SHIFT: u32 = 20;
pub const Pulser_tmr_INV_OUT_SHIFT: u32 = 20;
pub const Pulser_tmr_INV_COMPL_OUT_SHIFT: u32 = 21;
pub const Pulser_tmr_MODE_SHIFT: u32 = 24;
pub const Pulser_tmr_CAPTURE_SHIFT: u32 = 0;
pub const Pulser_tmr_COUNT_SHIFT: u32 = 2;
pub const Pulser_tmr_RELOAD_SHIFT: u32 = 4;
pub const Pulser_tmr_STOP_SHIFT: u32 = 6;
pub const Pulser_tmr_START_SHIFT: u32 = 8;
pub const Pulser_tmr_RUNNING_STATUS_SHIFT: u32 = 30;
pub const Pulser_tmr_PWM_PR_INIT_VALUE: u32 = 1;
pub const Pulser_tmr_QUAD_PERIOD_INIT_VALUE: u32 = 32768;
pub const stepY_0: u32 = 1074004232;
pub const stepY_0_PS: u32 = 1074004228;
pub const stepY_0_PC: u32 = 1074004232;
pub const stepY_0_DR: u32 = 1074004224;
pub const stepY_0_SHIFT: u32 = 0;
pub const stepY_DRIVE_MODE_BITS: u32 = 3;
pub const stepY_DRIVE_MODE_IND_MASK: u32 = 7;
pub const stepY_DM_ALG_HIZ: u32 = 0;
pub const stepY_DM_DIG_HIZ: u32 = 1;
pub const stepY_DM_RES_UP: u32 = 2;
pub const stepY_DM_RES_DWN: u32 = 3;
pub const stepY_DM_OD_LO: u32 = 4;
pub const stepY_DM_OD_HI: u32 = 5;
pub const stepY_DM_STRONG: u32 = 6;
pub const stepY_DM_RES_UPDWN: u32 = 7;
pub const stepY_MASK: u32 = 1;
pub const stepY_SHIFT: u32 = 0;
pub const stepY_WIDTH: u32 = 1;
pub const stepY_DRIVE_MODE_SHIFT: u32 = 0;
pub const stepY_DRIVE_MODE_MASK: u32 = 7;
pub const stepZ_0: u32 = 1074004232;
pub const stepZ_0_PS: u32 = 1074004228;
pub const stepZ_0_PC: u32 = 1074004232;
pub const stepZ_0_DR: u32 = 1074004224;
pub const stepZ_0_SHIFT: u32 = 1;
pub const stepZ_DRIVE_MODE_BITS: u32 = 3;
pub const stepZ_DRIVE_MODE_IND_MASK: u32 = 7;
pub const stepZ_DM_ALG_HIZ: u32 = 0;
pub const stepZ_DM_DIG_HIZ: u32 = 1;
pub const stepZ_DM_RES_UP: u32 = 2;
pub const stepZ_DM_RES_DWN: u32 = 3;
pub const stepZ_DM_OD_LO: u32 = 4;
pub const stepZ_DM_OD_HI: u32 = 5;
pub const stepZ_DM_STRONG: u32 = 6;
pub const stepZ_DM_RES_UPDWN: u32 = 7;
pub const stepZ_MASK: u32 = 2;
pub const stepZ_SHIFT: u32 = 1;
pub const stepZ_WIDTH: u32 = 1;
pub const stepZ_DRIVE_MODE_SHIFT: u32 = 0;
pub const stepZ_DRIVE_MODE_MASK: u32 = 7;
pub const IDAC__SOURCE: u32 = 0;
pub const IDAC__SINK: u32 = 1;
pub const IDAC__LOWRANGE: u32 = 0;
pub const IDAC__HIGHRANGE: u32 = 1;
pub const IDAC_MODE_SOURCE: u32 = 0;
pub const IDAC_MODE_SINK: u32 = 1;
pub const IDAC_MODE_LOWRANGE: u32 = 0;
pub const IDAC_MODE_HIGHRANGE: u32 = 1;
pub const IDAC_IDAC_RESOLUTION: u32 = 8;
pub const IDAC_IDAC_RANGE: u32 = 0;
pub const IDAC_IDAC_POLARITY: u32 = 0;
pub const IDAC_IDAC_INIT_VALUE: u32 = 255;
pub const IDAC_IDAC_EN_MODE: u32 = 3;
pub const IDAC_IDAC_CSD_EN: u32 = 1;
pub const IDAC_IDAC_CSD_EN_POSITION: u32 = 31;
pub const IDAC_IDAC_VALUE_POSITION: u32 = 0;
pub const IDAC_IDAC_MODE_SHIFT: u32 = 8;
pub const IDAC_IDAC_RANGE_SHIFT: u32 = 10;
pub const IDAC_IDAC_CDS_EN_MASK: u32 = 2147483648;
pub const IDAC_IDAC_VALUE_MASK: u32 = 255;
pub const IDAC_IDAC_MODE_MASK: u32 = 3;
pub const IDAC_IDAC_RANGE_MASK: u32 = 1;
pub const IDAC_IDAC_POLARITY_MASK: u32 = 1;
pub const ADC_SAR_Seq__EXTERNAL: u32 = 0;
pub const ADC_SAR_Seq__INTERNAL: u32 = 1;
pub const ADC_SAR_Seq__FREERUNNING: u32 = 0;
pub const ADC_SAR_Seq__HARDWARESOC: u32 = 1;
pub const ADC_SAR_Seq__VDDA_2: u32 = 0;
pub const ADC_SAR_Seq__VDDA: u32 = 1;
pub const ADC_SAR_Seq__INTERNAL1024: u32 = 2;
pub const ADC_SAR_Seq__INTERNAL1024BYPASSED: u32 = 3;
pub const ADC_SAR_Seq__INTERNALVREF: u32 = 4;
pub const ADC_SAR_Seq__INTERNALVREFBYPASSED: u32 = 5;
pub const ADC_SAR_Seq__VDDA_2BYPASSED: u32 = 6;
pub const ADC_SAR_Seq__EXTERNALVREF: u32 = 7;
pub const ADC_SAR_Seq__DISABLED: u32 = 0;
pub const ADC_SAR_Seq__ONE: u32 = 1;
pub const ADC_SAR_Seq__TWO: u32 = 2;
pub const ADC_SAR_Seq__FOUR: u32 = 3;
pub const ADC_SAR_Seq__EIGHT: u32 = 4;
pub const ADC_SAR_Seq__SIXTEEN: u32 = 5;
pub const ADC_SAR_Seq__VSS: u32 = 0;
pub const ADC_SAR_Seq__VREF: u32 = 1;
pub const ADC_SAR_Seq__OTHER: u32 = 2;
pub const ADC_SAR_Seq__MODE0: u32 = 0;
pub const ADC_SAR_Seq__MODE1: u32 = 1;
pub const ADC_SAR_Seq__MODE2: u32 = 2;
pub const ADC_SAR_Seq__MODE3: u32 = 3;
pub const ADC_SAR_Seq__RES8: u32 = 0;
pub const ADC_SAR_Seq__RES10: u32 = 1;
pub const ADC_SAR_Seq__RIGHT: u32 = 0;
pub const ADC_SAR_Seq__LEFT: u32 = 1;
pub const ADC_SAR_Seq__FSIGNED: u32 = 1;
pub const ADC_SAR_Seq__FUNSIGNED: u32 = 0;
pub const ADC_SAR_Seq__ACCUMULATE: u32 = 0;
pub const ADC_SAR_Seq__FIXEDRESOLUTION: u32 = 1;
pub const ADC_SAR_Seq_CY_SAR_IP_VER0: u32 = 0;
pub const ADC_SAR_Seq_CY_SAR_IP_VER1: u32 = 1;
pub const ADC_SAR_Seq_CY_SAR_IP_VER: u32 = 0;
pub const ADC_SAR_Seq_DEFAULT_SAMPLE_MODE_SEL: u32 = 0;
pub const ADC_SAR_Seq_DEFAULT_VREF_SEL: u32 = 1;
pub const ADC_SAR_Seq_DEFAULT_NEG_INPUT_SEL: u32 = 0;
pub const ADC_SAR_Seq_DEFAULT_ALT_RESOLUTION_SEL: u32 = 0;
pub const ADC_SAR_Seq_DEFAULT_JUSTIFICATION_SEL: u32 = 0;
pub const ADC_SAR_Seq_DEFAULT_DIFF_RESULT_FORMAT_SEL: u32 = 1;
pub const ADC_SAR_Seq_DEFAULT_SE_RESULT_FORMAT_SEL: u32 = 1;
pub const ADC_SAR_Seq_DEFAULT_CLOCK_SOURCE: u32 = 1;
pub const ADC_SAR_Seq_DEFAULT_VREF_MV_VALUE: u32 = 3300;
pub const ADC_SAR_Seq_DEFAULT_BUFFER_GAIN: u32 = 0;
pub const ADC_SAR_Seq_DEFAULT_AVG_SAMPLES_NUM: u32 = 7;
pub const ADC_SAR_Seq_DEFAULT_AVG_MODE: u32 = 1;
pub const ADC_SAR_Seq_MAX_RESOLUTION: u32 = 12;
pub const ADC_SAR_Seq_DEFAULT_LOW_LIMIT: u32 = 0;
pub const ADC_SAR_Seq_DEFAULT_HIGH_LIMIT: u32 = 2047;
pub const ADC_SAR_Seq_DEFAULT_COMPARE_MODE: u32 = 0;
pub const ADC_SAR_Seq_DEFAULT_ACLKS_NUM: u32 = 4;
pub const ADC_SAR_Seq_DEFAULT_BCLKS_NUM: u32 = 4;
pub const ADC_SAR_Seq_DEFAULT_CCLKS_NUM: u32 = 4;
pub const ADC_SAR_Seq_DEFAULT_DCLKS_NUM: u32 = 4;
pub const ADC_SAR_Seq_TOTAL_CHANNELS_NUM: u32 = 1;
pub const ADC_SAR_Seq_SEQUENCED_CHANNELS_NUM: u32 = 1;
pub const ADC_SAR_Seq_DEFAULT_EN_CHANNELS: u32 = 1;
pub const ADC_SAR_Seq_NOMINAL_CLOCK_FREQ: u32 = 8000000;
pub const ADC_SAR_Seq_INJ_CHANNEL_ENABLED: u32 = 0;
pub const ADC_SAR_Seq_IRQ_REMOVE: u32 = 0;
pub const ADC_SAR_Seq_SINGLE_PRESENT: u32 = 0;
pub const ADC_SAR_Seq_CHANNELS_MODE: u32 = 0;
pub const ADC_SAR_Seq_MAX_CHANNELS_EN_MASK: u32 = 1;
pub const ADC_SAR_Seq_DISABLED: u32 = 0;
pub const ADC_SAR_Seq_ENABLED: u32 = 1;
pub const ADC_SAR_Seq_STARTED: u32 = 2;
pub const ADC_SAR_Seq_BOOSTPUMP_ENABLED: u32 = 4;
pub const ADC_SAR_Seq_RETURN_STATUS: u32 = 1;
pub const ADC_SAR_Seq_WAIT_FOR_RESULT: u32 = 2;
pub const ADC_SAR_Seq_RETURN_STATUS_INJ: u32 = 4;
pub const ADC_SAR_Seq_WAIT_FOR_RESULT_INJ: u32 = 8;
pub const ADC_SAR_Seq_MAX_FREQUENCY: u32 = 18000000;
pub const ADC_SAR_Seq_RESOLUTION_12: u32 = 12;
pub const ADC_SAR_Seq_RESOLUTION_10: u32 = 10;
pub const ADC_SAR_Seq_RESOLUTION_8: u32 = 8;
pub const ADC_SAR_Seq_10US_DELAY: u32 = 10;
pub const ADC_SAR_Seq_10V_COUNTS: f64 = 10.0;
pub const ADC_SAR_Seq_10MV_COUNTS: u32 = 10000;
pub const ADC_SAR_Seq_10UV_COUNTS: u32 = 10000000;
pub const ADC_SAR_Seq_SAR_CHAN_CONFIG_IND: u32 = 1075445888;
pub const ADC_SAR_Seq_SAR_CHAN_RESULT_IND: u32 = 1075446144;
pub const ADC_SAR_Seq_INTC_NUMBER: u32 = 14;
pub const ADC_SAR_Seq_INTC_PRIOR_NUMBER: u32 = 3;
pub const ADC_SAR_Seq_VREF_INTERNAL1024: u32 = 64;
pub const ADC_SAR_Seq_VREF_EXTERNAL: u32 = 80;
pub const ADC_SAR_Seq_VREF_VDDA_2: u32 = 96;
pub const ADC_SAR_Seq_VREF_VDDA: u32 = 112;
pub const ADC_SAR_Seq_VREF_INTERNAL1024BYPASSED: u32 = 192;
pub const ADC_SAR_Seq_VREF_VDDA_2BYPASSED: u32 = 224;
pub const ADC_SAR_Seq_VREF_INTERNALVREF: u32 = 64;
pub const ADC_SAR_Seq_VREF_INTERNALVREFBYPASSED: u32 = 192;
pub const ADC_SAR_Seq_NEG_VSSA_KELVIN: u32 = 0;
pub const ADC_SAR_Seq_NEG_VSSA: u32 = 512;
pub const ADC_SAR_Seq_NEG_VREF: u32 = 3584;
pub const ADC_SAR_Seq_NEG_OTHER: u32 = 0;
pub const ADC_SAR_Seq_SAR_HW_CTRL_NEGVREF: u32 = 8192;
pub const ADC_SAR_Seq_BOOSTPUMP_EN: u32 = 1048576;
pub const ADC_SAR_Seq_NORMAL_PWR: u32 = 0;
pub const ADC_SAR_Seq_HALF_PWR: u32 = 16777216;
pub const ADC_SAR_Seq_MORE_PWR: u32 = 33554432;
pub const ADC_SAR_Seq_QUARTER_PWR: u32 = 50331648;
pub const ADC_SAR_Seq_DEEPSLEEP_ON: u32 = 134217728;
pub const ADC_SAR_Seq_DSI_SYNC_CONFIG: u32 = 268435456;
pub const ADC_SAR_Seq_DSI_MODE: u32 = 536870912;
pub const ADC_SAR_Seq_SWITCH_DISABLE: u32 = 1073741824;
pub const ADC_SAR_Seq_ENABLE: u32 = 2147483648;
pub const ADC_SAR_Seq_STATUS_BUSY: u32 = 2147483648;
pub const ADC_SAR_Seq_ALT_RESOLUTION_10BIT: u32 = 1;
pub const ADC_SAR_Seq_ALT_RESOLUTION_8BIT: u32 = 0;
pub const ADC_SAR_Seq_DATA_ALIGN_LEFT: u32 = 2;
pub const ADC_SAR_Seq_DATA_ALIGN_RIGHT: u32 = 0;
pub const ADC_SAR_Seq_SE_SIGNED_RESULT: u32 = 4;
pub const ADC_SAR_Seq_SE_UNSIGNED_RESULT: u32 = 0;
pub const ADC_SAR_Seq_DIFF_SIGNED_RESULT: u32 = 8;
pub const ADC_SAR_Seq_DIFF_UNSIGNED_RESULT: u32 = 0;
pub const ADC_SAR_Seq_AVG_CNT_OFFSET: u32 = 4;
pub const ADC_SAR_Seq_AVG_CNT_MASK: u32 = 112;
pub const ADC_SAR_Seq_AVG_SHIFT: u32 = 128;
pub const ADC_SAR_Seq_CONTINUOUS_EN: u32 = 65536;
pub const ADC_SAR_Seq_DSI_TRIGGER_EN: u32 = 131072;
pub const ADC_SAR_Seq_DSI_TRIGGER_LEVEL: u32 = 262144;
pub const ADC_SAR_Seq_DSI_SYNC_TRIGGER: u32 = 524288;
pub const ADC_SAR_Seq_EOS_DSI_OUT_EN: u32 = 2147483648;
pub const ADC_SAR_Seq_SAMPLE_TIME13_OFFSET: u32 = 16;
pub const ADC_SAR_Seq_SAMPLE_TIME02_MASK: u32 = 1023;
pub const ADC_SAR_Seq_SAMPLE_TIME13_MASK: u32 = 67043328;
pub const ADC_SAR_Seq_RANGE_HIGH_OFFSET: u32 = 16;
pub const ADC_SAR_Seq_RANGE_HIGH_MASK: u32 = 4294901760;
pub const ADC_SAR_Seq_RANGE_LOW_MASK: u32 = 65535;
pub const ADC_SAR_Seq_CMP_MODE_BELOW: u32 = 0;
pub const ADC_SAR_Seq_CMP_MODE_INSIDE: u32 = 1073741824;
pub const ADC_SAR_Seq_CMP_MODE_ABOVE: u32 = 2147483648;
pub const ADC_SAR_Seq_CMP_MODE_OUTSIDE: u32 = 3221225472;
pub const ADC_SAR_Seq_CMP_OFFSET: u32 = 30;
pub const ADC_SAR_Seq_FW_TRIGGER: u32 = 1;
pub const ADC_SAR_Seq_DLY_INC: u32 = 1;
pub const ADC_SAR_Seq_HIZ: u32 = 2;
pub const ADC_SAR_Seq_DFT_INC_MASK: u32 = 983040;
pub const ADC_SAR_Seq_DFT_OUTC_MASK: u32 = 7340032;
pub const ADC_SAR_Seq_SEL_CSEL_DFT_MASK: u32 = 251658240;
pub const ADC_SAR_Seq_SEL_CSEL_DFT_CHAR: u32 = 50331648;
pub const ADC_SAR_Seq_EN_CSEL_DFT: u32 = 268435456;
pub const ADC_SAR_Seq_DCEN: u32 = 536870912;
pub const ADC_SAR_Seq_ADFT_OVERRIDE: u32 = 2147483648;
pub const ADC_SAR_Seq_SARMUX_VIRT_SELECT: u32 = 112;
pub const ADC_SAR_Seq_DIFFERENTIAL_EN: u32 = 256;
pub const ADC_SAR_Seq_ALT_RESOLUTION_ON: u32 = 512;
pub const ADC_SAR_Seq_AVERAGING_EN: u32 = 1024;
pub const ADC_SAR_Seq_SAMPLE_TIME_SEL_SHIFT: u32 = 12;
pub const ADC_SAR_Seq_SAMPLE_TIME_SEL_MASK: u32 = 12288;
pub const ADC_SAR_Seq_CHANNEL_CONFIG_MASK: u32 = 14080;
pub const ADC_SAR_Seq_DSI_OUT_EN: u32 = 2147483648;
pub const ADC_SAR_Seq_INJ_TAILGATING: u32 = 1073741824;
pub const ADC_SAR_Seq_INJ_CHAN_EN: u32 = 2147483648;
pub const ADC_SAR_Seq_SAR_WRK_MAX_12BIT: u32 = 4096;
pub const ADC_SAR_Seq_SAR_WRK_MAX_10BIT: u32 = 1024;
pub const ADC_SAR_Seq_SAR_WRK_MAX_8BIT: u32 = 256;
pub const ADC_SAR_Seq_RESULT_MASK: u32 = 65535;
pub const ADC_SAR_Seq_SATURATE_INTR_MIR: u32 = 536870912;
pub const ADC_SAR_Seq_RANGE_INTR_MIR: u32 = 1073741824;
pub const ADC_SAR_Seq_CHAN_RESULT_VALID_MIR: u32 = 2147483648;
pub const ADC_SAR_Seq_EOS_MASK: u32 = 1;
pub const ADC_SAR_Seq_OVERFLOW_MASK: u32 = 2;
pub const ADC_SAR_Seq_FW_COLLISION_MASK: u32 = 4;
pub const ADC_SAR_Seq_DSI_COLLISION_MASK: u32 = 8;
pub const ADC_SAR_Seq_INJ_EOC_MASK: u32 = 16;
pub const ADC_SAR_Seq_INJ_SATURATE_MASK: u32 = 32;
pub const ADC_SAR_Seq_INJ_RANGE_MASK: u32 = 64;
pub const ADC_SAR_Seq_INJ_COLLISION_MASK: u32 = 128;
pub const ADC_SAR_Seq_INJ_COLLISION_INTR_MIR: u32 = 268435456;
pub const ADC_SAR_Seq_INJ_SATURATE_INTR_MIR: u32 = 536870912;
pub const ADC_SAR_Seq_INJ_RANGE_INTR_MIR: u32 = 1073741824;
pub const ADC_SAR_Seq_INJ_EOC_INTR_MIR: u32 = 2147483648;
pub const ADC_SAR_Seq_MUX_FW_VSSA_VMINUS: u32 = 65536;
pub const ADC_SAR_Seq_PUMP_CTRL_ENABLED: u32 = 2147483648;
pub const ADC_SAR_Seq_IS_SATURATE_EN_MASK: u32 = 1;
pub const ADC_SAR_Seq_IS_RANGE_CTRL_EN_MASK: u32 = 2;
pub const ADC_SAR_Seq_WOUNDING_12BIT: u32 = 0;
pub const ADC_SAR_Seq_WOUNDING_10BIT: u32 = 1;
pub const ADC_SAR_Seq_WOUNDING_8BIT: u32 = 2;
pub const ADC_SAR_Seq_TRIM_COEF: u32 = 2;
pub const ADC_SAR_Seq_ALT_WOUNDING: u32 = 2;
pub const ADC_SAR_Seq_DEFAULT_VREF_SOURCE: u32 = 112;
pub const ADC_SAR_Seq_DEFAULT_SE_NEG_INPUT: u32 = 512;
pub const ADC_SAR_Seq_DEFAULT_MUX_SWITCH0: u32 = 65536;
pub const ADC_SAR_Seq_DEFAULT_HW_CTRL_NEGVREF: u32 = 0;
pub const ADC_SAR_Seq_DEFAULT_ALT_RESOLUTION: u32 = 0;
pub const ADC_SAR_Seq_DEFAULT_MAX_WRK_ALT: u32 = 256;
pub const ADC_SAR_Seq_DEFAULT_JUSTIFICATION: u32 = 0;
pub const ADC_SAR_Seq_DEFAULT_DIFF_RESULT_FORMAT: u32 = 8;
pub const ADC_SAR_Seq_DEFAULT_SE_RESULT_FORMAT: u32 = 4;
pub const ADC_SAR_Seq_DSI_TRIGGER: u32 = 0;
pub const ADC_SAR_Seq_SAR_INTR_MASK: u32 = 1;
pub const ADC_SAR_Seq_AVG_SHIFT_MODE: u32 = 128;
pub const ADC_SAR_Seq_DEFAULT_SWITCH_CONF: u32 = 1073741824;
pub const Iref_0: u32 = 1074004232;
pub const Iref_0_PS: u32 = 1074004228;
pub const Iref_0_PC: u32 = 1074004232;
pub const Iref_0_DR: u32 = 1074004224;
pub const Iref_0_SHIFT: u32 = 2;
pub const Iref_DRIVE_MODE_BITS: u32 = 3;
pub const Iref_DRIVE_MODE_IND_MASK: u32 = 7;
pub const Iref_DM_ALG_HIZ: u32 = 0;
pub const Iref_DM_DIG_HIZ: u32 = 1;
pub const Iref_DM_RES_UP: u32 = 2;
pub const Iref_DM_RES_DWN: u32 = 3;
pub const Iref_DM_OD_LO: u32 = 4;
pub const Iref_DM_OD_HI: u32 = 5;
pub const Iref_DM_STRONG: u32 = 6;
pub const Iref_DM_RES_UPDWN: u32 = 7;
pub const Iref_MASK: u32 = 4;
pub const Iref_SHIFT: u32 = 2;
pub const Iref_WIDTH: u32 = 1;
pub const Iref_DRIVE_MODE_SHIFT: u32 = 0;
pub const Iref_DRIVE_MODE_MASK: u32 = 7;
pub const SPD_REF_0: u32 = 1074004488;
pub const SPD_REF_0_PS: u32 = 1074004484;
pub const SPD_REF_0_PC: u32 = 1074004488;
pub const SPD_REF_0_DR: u32 = 1074004480;
pub const SPD_REF_0_SHIFT: u32 = 0;
pub const SPD_REF_DRIVE_MODE_BITS: u32 = 3;
pub const SPD_REF_DRIVE_MODE_IND_MASK: u32 = 7;
pub const SPD_REF_DM_ALG_HIZ: u32 = 0;
pub const SPD_REF_DM_DIG_HIZ: u32 = 1;
pub const SPD_REF_DM_RES_UP: u32 = 2;
pub const SPD_REF_DM_RES_DWN: u32 = 3;
pub const SPD_REF_DM_OD_LO: u32 = 4;
pub const SPD_REF_DM_OD_HI: u32 = 5;
pub const SPD_REF_DM_STRONG: u32 = 6;
pub const SPD_REF_DM_RES_UPDWN: u32 = 7;
pub const SPD_REF_MASK: u32 = 1;
pub const SPD_REF_SHIFT: u32 = 0;
pub const SPD_REF_WIDTH: u32 = 1;
pub const SPD_REF_DRIVE_MODE_SHIFT: u32 = 0;
pub const SPD_REF_DRIVE_MODE_MASK: u32 = 7;
pub const DecY_CONFIG: u32 = 3;
pub const DecY_QUAD_ENCODING_MODES: u32 = 0;
pub const DecY_QUAD_AUTO_START: u32 = 1;
pub const DecY_QUAD_INDEX_SIGNAL_MODE: u32 = 0;
pub const DecY_QUAD_PHIA_SIGNAL_MODE: u32 = 2;
pub const DecY_QUAD_PHIB_SIGNAL_MODE: u32 = 2;
pub const DecY_QUAD_STOP_SIGNAL_MODE: u32 = 0;
pub const DecY_QUAD_INDEX_SIGNAL_PRESENT: u32 = 0;
pub const DecY_QUAD_STOP_SIGNAL_PRESENT: u32 = 0;
pub const DecY_QUAD_INTERRUPT_MASK: u32 = 0;
pub const DecY_TC_RUN_MODE: u32 = 0;
pub const DecY_TC_COUNTER_MODE: u32 = 0;
pub const DecY_TC_COMP_CAP_MODE: u32 = 2;
pub const DecY_TC_PRESCALER: u32 = 0;
pub const DecY_TC_RELOAD_SIGNAL_MODE: u32 = 0;
pub const DecY_TC_COUNT_SIGNAL_MODE: u32 = 3;
pub const DecY_TC_START_SIGNAL_MODE: u32 = 0;
pub const DecY_TC_STOP_SIGNAL_MODE: u32 = 0;
pub const DecY_TC_CAPTURE_SIGNAL_MODE: u32 = 0;
pub const DecY_TC_RELOAD_SIGNAL_PRESENT: u32 = 0;
pub const DecY_TC_COUNT_SIGNAL_PRESENT: u32 = 0;
pub const DecY_TC_START_SIGNAL_PRESENT: u32 = 0;
pub const DecY_TC_STOP_SIGNAL_PRESENT: u32 = 0;
pub const DecY_TC_CAPTURE_SIGNAL_PRESENT: u32 = 0;
pub const DecY_TC_INTERRUPT_MASK: u32 = 1;
pub const DecY_PWM_KILL_EVENT: u32 = 0;
pub const DecY_PWM_STOP_EVENT: u32 = 0;
pub const DecY_PWM_MODE: u32 = 4;
pub const DecY_PWM_OUT_N_INVERT: u32 = 0;
pub const DecY_PWM_OUT_INVERT: u32 = 0;
pub const DecY_PWM_ALIGN: u32 = 0;
pub const DecY_PWM_RUN_MODE: u32 = 0;
pub const DecY_PWM_DEAD_TIME_CYCLE: u32 = 0;
pub const DecY_PWM_PRESCALER: u32 = 0;
pub const DecY_PWM_RELOAD_SIGNAL_MODE: u32 = 0;
pub const DecY_PWM_COUNT_SIGNAL_MODE: u32 = 3;
pub const DecY_PWM_START_SIGNAL_MODE: u32 = 0;
pub const DecY_PWM_STOP_SIGNAL_MODE: u32 = 0;
pub const DecY_PWM_SWITCH_SIGNAL_MODE: u32 = 0;
pub const DecY_PWM_RELOAD_SIGNAL_PRESENT: u32 = 0;
pub const DecY_PWM_COUNT_SIGNAL_PRESENT: u32 = 0;
pub const DecY_PWM_START_SIGNAL_PRESENT: u32 = 0;
pub const DecY_PWM_STOP_SIGNAL_PRESENT: u32 = 0;
pub const DecY_PWM_SWITCH_SIGNAL_PRESENT: u32 = 0;
pub const DecY_PWM_INTERRUPT_MASK: u32 = 1;
pub const DecY_TC_PERIOD_VALUE: u32 = 65535;
pub const DecY_TC_COMPARE_VALUE: u32 = 65535;
pub const DecY_TC_COMPARE_BUF_VALUE: u32 = 65535;
pub const DecY_TC_COMPARE_SWAP: u32 = 0;
pub const DecY_PWM_PERIOD_VALUE: u32 = 65535;
pub const DecY_PWM_PERIOD_BUF_VALUE: u32 = 65535;
pub const DecY_PWM_PERIOD_SWAP: u32 = 0;
pub const DecY_PWM_COMPARE_VALUE: u32 = 65535;
pub const DecY_PWM_COMPARE_BUF_VALUE: u32 = 65535;
pub const DecY_PWM_COMPARE_SWAP: u32 = 0;
pub const DecY__LEFT: u32 = 0;
pub const DecY__RIGHT: u32 = 1;
pub const DecY__CENTER: u32 = 2;
pub const DecY__ASYMMETRIC: u32 = 3;
pub const DecY__X1: u32 = 0;
pub const DecY__X2: u32 = 1;
pub const DecY__X4: u32 = 2;
pub const DecY__PWM: u32 = 4;
pub const DecY__PWM_DT: u32 = 5;
pub const DecY__PWM_PR: u32 = 6;
pub const DecY__INVERSE: u32 = 1;
pub const DecY__DIRECT: u32 = 0;
pub const DecY__CAPTURE: u32 = 2;
pub const DecY__COMPARE: u32 = 0;
pub const DecY__TRIG_LEVEL: u32 = 3;
pub const DecY__TRIG_RISING: u32 = 0;
pub const DecY__TRIG_FALLING: u32 = 1;
pub const DecY__TRIG_BOTH: u32 = 2;
pub const DecY__INTR_MASK_TC: u32 = 1;
pub const DecY__INTR_MASK_CC_MATCH: u32 = 2;
pub const DecY__INTR_MASK_NONE: u32 = 0;
pub const DecY__INTR_MASK_TC_CC: u32 = 3;
pub const DecY__UNCONFIG: u32 = 8;
pub const DecY__TIMER: u32 = 1;
pub const DecY__QUAD: u32 = 3;
pub const DecY__PWM_SEL: u32 = 7;
pub const DecY__COUNT_UP: u32 = 0;
pub const DecY__COUNT_DOWN: u32 = 1;
pub const DecY__COUNT_UPDOWN0: u32 = 2;
pub const DecY__COUNT_UPDOWN1: u32 = 3;
pub const DecY_CC_MATCH_SET: u32 = 0;
pub const DecY_CC_MATCH_CLEAR: u32 = 1;
pub const DecY_CC_MATCH_INVERT: u32 = 2;
pub const DecY_CC_MATCH_NO_CHANGE: u32 = 3;
pub const DecY_OVERLOW_SET: u32 = 0;
pub const DecY_OVERLOW_CLEAR: u32 = 4;
pub const DecY_OVERLOW_INVERT: u32 = 8;
pub const DecY_OVERLOW_NO_CHANGE: u32 = 12;
pub const DecY_UNDERFLOW_SET: u32 = 0;
pub const DecY_UNDERFLOW_CLEAR: u32 = 16;
pub const DecY_UNDERFLOW_INVERT: u32 = 32;
pub const DecY_UNDERFLOW_NO_CHANGE: u32 = 48;
pub const DecY_PWM_MODE_LEFT: u32 = 49;
pub const DecY_PWM_MODE_RIGHT: u32 = 28;
pub const DecY_PWM_MODE_ASYM: u32 = 18;
pub const DecY_PWM_MODE_CENTER: u32 = 30;
pub const DecY_CMD_CAPTURE: u32 = 0;
pub const DecY_CMD_RELOAD: u32 = 8;
pub const DecY_CMD_STOP: u32 = 16;
pub const DecY_CMD_START: u32 = 24;
pub const DecY_STATUS_DOWN: u32 = 1;
pub const DecY_STATUS_RUNNING: u32 = 2;
pub const DecY_RELOAD_CC_SHIFT: u32 = 0;
pub const DecY_RELOAD_PERIOD_SHIFT: u32 = 1;
pub const DecY_PWM_SYNC_KILL_SHIFT: u32 = 2;
pub const DecY_PWM_STOP_KILL_SHIFT: u32 = 3;
pub const DecY_PRESCALER_SHIFT: u32 = 8;
pub const DecY_UPDOWN_SHIFT: u32 = 16;
pub const DecY_ONESHOT_SHIFT: u32 = 18;
pub const DecY_QUAD_MODE_SHIFT: u32 = 20;
pub const DecY_INV_OUT_SHIFT: u32 = 20;
pub const DecY_INV_COMPL_OUT_SHIFT: u32 = 21;
pub const DecY_MODE_SHIFT: u32 = 24;
pub const DecY_CAPTURE_SHIFT: u32 = 0;
pub const DecY_COUNT_SHIFT: u32 = 2;
pub const DecY_RELOAD_SHIFT: u32 = 4;
pub const DecY_STOP_SHIFT: u32 = 6;
pub const DecY_START_SHIFT: u32 = 8;
pub const DecY_RUNNING_STATUS_SHIFT: u32 = 30;
pub const DecY_PWM_PR_INIT_VALUE: u32 = 1;
pub const DecY_QUAD_PERIOD_INIT_VALUE: u32 = 32768;
pub const DecZ_CONFIG: u32 = 3;
pub const DecZ_QUAD_ENCODING_MODES: u32 = 0;
pub const DecZ_QUAD_AUTO_START: u32 = 1;
pub const DecZ_QUAD_INDEX_SIGNAL_MODE: u32 = 0;
pub const DecZ_QUAD_PHIA_SIGNAL_MODE: u32 = 2;
pub const DecZ_QUAD_PHIB_SIGNAL_MODE: u32 = 2;
pub const DecZ_QUAD_STOP_SIGNAL_MODE: u32 = 0;
pub const DecZ_QUAD_INDEX_SIGNAL_PRESENT: u32 = 0;
pub const DecZ_QUAD_STOP_SIGNAL_PRESENT: u32 = 0;
pub const DecZ_QUAD_INTERRUPT_MASK: u32 = 0;
pub const DecZ_TC_RUN_MODE: u32 = 0;
pub const DecZ_TC_COUNTER_MODE: u32 = 0;
pub const DecZ_TC_COMP_CAP_MODE: u32 = 2;
pub const DecZ_TC_PRESCALER: u32 = 0;
pub const DecZ_TC_RELOAD_SIGNAL_MODE: u32 = 0;
pub const DecZ_TC_COUNT_SIGNAL_MODE: u32 = 3;
pub const DecZ_TC_START_SIGNAL_MODE: u32 = 0;
pub const DecZ_TC_STOP_SIGNAL_MODE: u32 = 0;
pub const DecZ_TC_CAPTURE_SIGNAL_MODE: u32 = 0;
pub const DecZ_TC_RELOAD_SIGNAL_PRESENT: u32 = 0;
pub const DecZ_TC_COUNT_SIGNAL_PRESENT: u32 = 0;
pub const DecZ_TC_START_SIGNAL_PRESENT: u32 = 0;
pub const DecZ_TC_STOP_SIGNAL_PRESENT: u32 = 0;
pub const DecZ_TC_CAPTURE_SIGNAL_PRESENT: u32 = 0;
pub const DecZ_TC_INTERRUPT_MASK: u32 = 1;
pub const DecZ_PWM_KILL_EVENT: u32 = 0;
pub const DecZ_PWM_STOP_EVENT: u32 = 0;
pub const DecZ_PWM_MODE: u32 = 4;
pub const DecZ_PWM_OUT_N_INVERT: u32 = 0;
pub const DecZ_PWM_OUT_INVERT: u32 = 0;
pub const DecZ_PWM_ALIGN: u32 = 0;
pub const DecZ_PWM_RUN_MODE: u32 = 0;
pub const DecZ_PWM_DEAD_TIME_CYCLE: u32 = 0;
pub const DecZ_PWM_PRESCALER: u32 = 0;
pub const DecZ_PWM_RELOAD_SIGNAL_MODE: u32 = 0;
pub const DecZ_PWM_COUNT_SIGNAL_MODE: u32 = 3;
pub const DecZ_PWM_START_SIGNAL_MODE: u32 = 0;
pub const DecZ_PWM_STOP_SIGNAL_MODE: u32 = 0;
pub const DecZ_PWM_SWITCH_SIGNAL_MODE: u32 = 0;
pub const DecZ_PWM_RELOAD_SIGNAL_PRESENT: u32 = 0;
pub const DecZ_PWM_COUNT_SIGNAL_PRESENT: u32 = 0;
pub const DecZ_PWM_START_SIGNAL_PRESENT: u32 = 0;
pub const DecZ_PWM_STOP_SIGNAL_PRESENT: u32 = 0;
pub const DecZ_PWM_SWITCH_SIGNAL_PRESENT: u32 = 0;
pub const DecZ_PWM_INTERRUPT_MASK: u32 = 1;
pub const DecZ_TC_PERIOD_VALUE: u32 = 65535;
pub const DecZ_TC_COMPARE_VALUE: u32 = 65535;
pub const DecZ_TC_COMPARE_BUF_VALUE: u32 = 65535;
pub const DecZ_TC_COMPARE_SWAP: u32 = 0;
pub const DecZ_PWM_PERIOD_VALUE: u32 = 65535;
pub const DecZ_PWM_PERIOD_BUF_VALUE: u32 = 65535;
pub const DecZ_PWM_PERIOD_SWAP: u32 = 0;
pub const DecZ_PWM_COMPARE_VALUE: u32 = 65535;
pub const DecZ_PWM_COMPARE_BUF_VALUE: u32 = 65535;
pub const DecZ_PWM_COMPARE_SWAP: u32 = 0;
pub const DecZ__LEFT: u32 = 0;
pub const DecZ__RIGHT: u32 = 1;
pub const DecZ__CENTER: u32 = 2;
pub const DecZ__ASYMMETRIC: u32 = 3;
pub const DecZ__X1: u32 = 0;
pub const DecZ__X2: u32 = 1;
pub const DecZ__X4: u32 = 2;
pub const DecZ__PWM: u32 = 4;
pub const DecZ__PWM_DT: u32 = 5;
pub const DecZ__PWM_PR: u32 = 6;
pub const DecZ__INVERSE: u32 = 1;
pub const DecZ__DIRECT: u32 = 0;
pub const DecZ__CAPTURE: u32 = 2;
pub const DecZ__COMPARE: u32 = 0;
pub const DecZ__TRIG_LEVEL: u32 = 3;
pub const DecZ__TRIG_RISING: u32 = 0;
pub const DecZ__TRIG_FALLING: u32 = 1;
pub const DecZ__TRIG_BOTH: u32 = 2;
pub const DecZ__INTR_MASK_TC: u32 = 1;
pub const DecZ__INTR_MASK_CC_MATCH: u32 = 2;
pub const DecZ__INTR_MASK_NONE: u32 = 0;
pub const DecZ__INTR_MASK_TC_CC: u32 = 3;
pub const DecZ__UNCONFIG: u32 = 8;
pub const DecZ__TIMER: u32 = 1;
pub const DecZ__QUAD: u32 = 3;
pub const DecZ__PWM_SEL: u32 = 7;
pub const DecZ__COUNT_UP: u32 = 0;
pub const DecZ__COUNT_DOWN: u32 = 1;
pub const DecZ__COUNT_UPDOWN0: u32 = 2;
pub const DecZ__COUNT_UPDOWN1: u32 = 3;
pub const DecZ_CC_MATCH_SET: u32 = 0;
pub const DecZ_CC_MATCH_CLEAR: u32 = 1;
pub const DecZ_CC_MATCH_INVERT: u32 = 2;
pub const DecZ_CC_MATCH_NO_CHANGE: u32 = 3;
pub const DecZ_OVERLOW_SET: u32 = 0;
pub const DecZ_OVERLOW_CLEAR: u32 = 4;
pub const DecZ_OVERLOW_INVERT: u32 = 8;
pub const DecZ_OVERLOW_NO_CHANGE: u32 = 12;
pub const DecZ_UNDERFLOW_SET: u32 = 0;
pub const DecZ_UNDERFLOW_CLEAR: u32 = 16;
pub const DecZ_UNDERFLOW_INVERT: u32 = 32;
pub const DecZ_UNDERFLOW_NO_CHANGE: u32 = 48;
pub const DecZ_PWM_MODE_LEFT: u32 = 49;
pub const DecZ_PWM_MODE_RIGHT: u32 = 28;
pub const DecZ_PWM_MODE_ASYM: u32 = 18;
pub const DecZ_PWM_MODE_CENTER: u32 = 30;
pub const DecZ_CMD_CAPTURE: u32 = 0;
pub const DecZ_CMD_RELOAD: u32 = 8;
pub const DecZ_CMD_STOP: u32 = 16;
pub const DecZ_CMD_START: u32 = 24;
pub const DecZ_STATUS_DOWN: u32 = 1;
pub const DecZ_STATUS_RUNNING: u32 = 2;
pub const DecZ_RELOAD_CC_SHIFT: u32 = 0;
pub const DecZ_RELOAD_PERIOD_SHIFT: u32 = 1;
pub const DecZ_PWM_SYNC_KILL_SHIFT: u32 = 2;
pub const DecZ_PWM_STOP_KILL_SHIFT: u32 = 3;
pub const DecZ_PRESCALER_SHIFT: u32 = 8;
pub const DecZ_UPDOWN_SHIFT: u32 = 16;
pub const DecZ_ONESHOT_SHIFT: u32 = 18;
pub const DecZ_QUAD_MODE_SHIFT: u32 = 20;
pub const DecZ_INV_OUT_SHIFT: u32 = 20;
pub const DecZ_INV_COMPL_OUT_SHIFT: u32 = 21;
pub const DecZ_MODE_SHIFT: u32 = 24;
pub const DecZ_CAPTURE_SHIFT: u32 = 0;
pub const DecZ_COUNT_SHIFT: u32 = 2;
pub const DecZ_RELOAD_SHIFT: u32 = 4;
pub const DecZ_STOP_SHIFT: u32 = 6;
pub const DecZ_START_SHIFT: u32 = 8;
pub const DecZ_RUNNING_STATUS_SHIFT: u32 = 30;
pub const DecZ_PWM_PR_INIT_VALUE: u32 = 1;
pub const DecZ_QUAD_PERIOD_INIT_VALUE: u32 = 32768;
pub const YchA_0: u32 = 1074003976;
pub const YchA_0_PS: u32 = 1074003972;
pub const YchA_0_PC: u32 = 1074003976;
pub const YchA_0_DR: u32 = 1074003968;
pub const YchA_0_SHIFT: u32 = 4;
pub const YchA_DRIVE_MODE_BITS: u32 = 3;
pub const YchA_DRIVE_MODE_IND_MASK: u32 = 7;
pub const YchA_DM_ALG_HIZ: u32 = 0;
pub const YchA_DM_DIG_HIZ: u32 = 1;
pub const YchA_DM_RES_UP: u32 = 2;
pub const YchA_DM_RES_DWN: u32 = 3;
pub const YchA_DM_OD_LO: u32 = 4;
pub const YchA_DM_OD_HI: u32 = 5;
pub const YchA_DM_STRONG: u32 = 6;
pub const YchA_DM_RES_UPDWN: u32 = 7;
pub const YchA_MASK: u32 = 16;
pub const YchA_SHIFT: u32 = 4;
pub const YchA_WIDTH: u32 = 1;
pub const YchA_DRIVE_MODE_SHIFT: u32 = 0;
pub const YchA_DRIVE_MODE_MASK: u32 = 7;
pub const YchB_0: u32 = 1074003976;
pub const YchB_0_PS: u32 = 1074003972;
pub const YchB_0_PC: u32 = 1074003976;
pub const YchB_0_DR: u32 = 1074003968;
pub const YchB_0_SHIFT: u32 = 5;
pub const YchB_DRIVE_MODE_BITS: u32 = 3;
pub const YchB_DRIVE_MODE_IND_MASK: u32 = 7;
pub const YchB_DM_ALG_HIZ: u32 = 0;
pub const YchB_DM_DIG_HIZ: u32 = 1;
pub const YchB_DM_RES_UP: u32 = 2;
pub const YchB_DM_RES_DWN: u32 = 3;
pub const YchB_DM_OD_LO: u32 = 4;
pub const YchB_DM_OD_HI: u32 = 5;
pub const YchB_DM_STRONG: u32 = 6;
pub const YchB_DM_RES_UPDWN: u32 = 7;
pub const YchB_MASK: u32 = 32;
pub const YchB_SHIFT: u32 = 5;
pub const YchB_WIDTH: u32 = 1;
pub const YchB_DRIVE_MODE_SHIFT: u32 = 0;
pub const YchB_DRIVE_MODE_MASK: u32 = 7;
pub const ZchA_0: u32 = 1074004232;
pub const ZchA_0_PS: u32 = 1074004228;
pub const ZchA_0_PC: u32 = 1074004232;
pub const ZchA_0_DR: u32 = 1074004224;
pub const ZchA_0_SHIFT: u32 = 3;
pub const ZchA_DRIVE_MODE_BITS: u32 = 3;
pub const ZchA_DRIVE_MODE_IND_MASK: u32 = 7;
pub const ZchA_DM_ALG_HIZ: u32 = 0;
pub const ZchA_DM_DIG_HIZ: u32 = 1;
pub const ZchA_DM_RES_UP: u32 = 2;
pub const ZchA_DM_RES_DWN: u32 = 3;
pub const ZchA_DM_OD_LO: u32 = 4;
pub const ZchA_DM_OD_HI: u32 = 5;
pub const ZchA_DM_STRONG: u32 = 6;
pub const ZchA_DM_RES_UPDWN: u32 = 7;
pub const ZchA_MASK: u32 = 8;
pub const ZchA_SHIFT: u32 = 3;
pub const ZchA_WIDTH: u32 = 1;
pub const ZchA_DRIVE_MODE_SHIFT: u32 = 0;
pub const ZchA_DRIVE_MODE_MASK: u32 = 7;
pub const ZchB_0: u32 = 1074003976;
pub const ZchB_0_PS: u32 = 1074003972;
pub const ZchB_0_PC: u32 = 1074003976;
pub const ZchB_0_DR: u32 = 1074003968;
pub const ZchB_0_SHIFT: u32 = 6;
pub const ZchB_DRIVE_MODE_BITS: u32 = 3;
pub const ZchB_DRIVE_MODE_IND_MASK: u32 = 7;
pub const ZchB_DM_ALG_HIZ: u32 = 0;
pub const ZchB_DM_DIG_HIZ: u32 = 1;
pub const ZchB_DM_RES_UP: u32 = 2;
pub const ZchB_DM_RES_DWN: u32 = 3;
pub const ZchB_DM_OD_LO: u32 = 4;
pub const ZchB_DM_OD_HI: u32 = 5;
pub const ZchB_DM_STRONG: u32 = 6;
pub const ZchB_DM_RES_UPDWN: u32 = 7;
pub const ZchB_MASK: u32 = 64;
pub const ZchB_SHIFT: u32 = 6;
pub const ZchB_WIDTH: u32 = 1;
pub const ZchB_DRIVE_MODE_SHIFT: u32 = 0;
pub const ZchB_DRIVE_MODE_MASK: u32 = 7;
pub const dirX_0: u32 = 1074003976;
pub const dirX_0_PS: u32 = 1074003972;
pub const dirX_0_PC: u32 = 1074003976;
pub const dirX_0_DR: u32 = 1074003968;
pub const dirX_0_SHIFT: u32 = 1;
pub const dirX_DRIVE_MODE_BITS: u32 = 3;
pub const dirX_DRIVE_MODE_IND_MASK: u32 = 7;
pub const dirX_DM_ALG_HIZ: u32 = 0;
pub const dirX_DM_DIG_HIZ: u32 = 1;
pub const dirX_DM_RES_UP: u32 = 2;
pub const dirX_DM_RES_DWN: u32 = 3;
pub const dirX_DM_OD_LO: u32 = 4;
pub const dirX_DM_OD_HI: u32 = 5;
pub const dirX_DM_STRONG: u32 = 6;
pub const dirX_DM_RES_UPDWN: u32 = 7;
pub const dirX_MASK: u32 = 2;
pub const dirX_SHIFT: u32 = 1;
pub const dirX_WIDTH: u32 = 1;
pub const dirX_DRIVE_MODE_SHIFT: u32 = 0;
pub const dirX_DRIVE_MODE_MASK: u32 = 7;
pub const dirY_0: u32 = 1074004744;
pub const dirY_0_PS: u32 = 1074004740;
pub const dirY_0_PC: u32 = 1074004744;
pub const dirY_0_DR: u32 = 1074004736;
pub const dirY_0_SHIFT: u32 = 6;
pub const dirY_DRIVE_MODE_BITS: u32 = 3;
pub const dirY_DRIVE_MODE_IND_MASK: u32 = 7;
pub const dirY_DM_ALG_HIZ: u32 = 0;
pub const dirY_DM_DIG_HIZ: u32 = 1;
pub const dirY_DM_RES_UP: u32 = 2;
pub const dirY_DM_RES_DWN: u32 = 3;
pub const dirY_DM_OD_LO: u32 = 4;
pub const dirY_DM_OD_HI: u32 = 5;
pub const dirY_DM_STRONG: u32 = 6;
pub const dirY_DM_RES_UPDWN: u32 = 7;
pub const dirY_MASK: u32 = 64;
pub const dirY_SHIFT: u32 = 6;
pub const dirY_WIDTH: u32 = 1;
pub const dirY_DRIVE_MODE_SHIFT: u32 = 0;
pub const dirY_DRIVE_MODE_MASK: u32 = 7;
pub const dirZ_0: u32 = 1074004232;
pub const dirZ_0_PS: u32 = 1074004228;
pub const dirZ_0_PC: u32 = 1074004232;
pub const dirZ_0_DR: u32 = 1074004224;
pub const dirZ_0_SHIFT: u32 = 5;
pub const dirZ_DRIVE_MODE_BITS: u32 = 3;
pub const dirZ_DRIVE_MODE_IND_MASK: u32 = 7;
pub const dirZ_DM_ALG_HIZ: u32 = 0;
pub const dirZ_DM_DIG_HIZ: u32 = 1;
pub const dirZ_DM_RES_UP: u32 = 2;
pub const dirZ_DM_RES_DWN: u32 = 3;
pub const dirZ_DM_OD_LO: u32 = 4;
pub const dirZ_DM_OD_HI: u32 = 5;
pub const dirZ_DM_STRONG: u32 = 6;
pub const dirZ_DM_RES_UPDWN: u32 = 7;
pub const dirZ_MASK: u32 = 32;
pub const dirZ_SHIFT: u32 = 5;
pub const dirZ_WIDTH: u32 = 1;
pub const dirZ_DRIVE_MODE_SHIFT: u32 = 0;
pub const dirZ_DRIVE_MODE_MASK: u32 = 7;
pub const UART_SCB_IRQ_INTC_PRIOR_NUMBER: u32 = 3;
pub const I2CS_SCB_IRQ_INTC_PRIOR_NUMBER: u32 = 3;
pub const ADC_SAR_Seq_IRQ_INTC_PRIOR_NUMBER: u32 = 3;
pub const ADC_SAR_Seq_intClock_DIV_FRAC_SHIFT: u32 = 16;
pub const ADC_SAR_Seq_intClock_DIV_INT_MASK: u32 = 65535;
pub const ADC_SAR_Seq_intClock_DIV_INT_SHIFT: u32 = 0;
pub const __CM0_REV: u32 = 0;
pub const __NVIC_PRIO_BITS: u32 = 2;
pub const __Vendor_SysTickConfig: u32 = 0;
pub const __CM0_CMSIS_VERSION_MAIN: u32 = 5;
pub const __CM0_CMSIS_VERSION_SUB: u32 = 0;
pub const __CM0_CMSIS_VERSION: u32 = 327680;
pub const __CORTEX_M: u32 = 0;
pub const __FPU_USED: u32 = 0;
pub const APSR_N_Pos: u32 = 31;
pub const APSR_N_Msk: u32 = 2147483648;
pub const APSR_Z_Pos: u32 = 30;
pub const APSR_Z_Msk: u32 = 1073741824;
pub const APSR_C_Pos: u32 = 29;
pub const APSR_C_Msk: u32 = 536870912;
pub const APSR_V_Pos: u32 = 28;
pub const APSR_V_Msk: u32 = 268435456;
pub const IPSR_ISR_Pos: u32 = 0;
pub const IPSR_ISR_Msk: u32 = 511;
pub const xPSR_N_Pos: u32 = 31;
pub const xPSR_N_Msk: u32 = 2147483648;
pub const xPSR_Z_Pos: u32 = 30;
pub const xPSR_Z_Msk: u32 = 1073741824;
pub const xPSR_C_Pos: u32 = 29;
pub const xPSR_C_Msk: u32 = 536870912;
pub const xPSR_V_Pos: u32 = 28;
pub const xPSR_V_Msk: u32 = 268435456;
pub const xPSR_T_Pos: u32 = 24;
pub const xPSR_T_Msk: u32 = 16777216;
pub const xPSR_ISR_Pos: u32 = 0;
pub const xPSR_ISR_Msk: u32 = 511;
pub const CONTROL_SPSEL_Pos: u32 = 1;
pub const CONTROL_SPSEL_Msk: u32 = 2;
pub const SCB_CPUID_IMPLEMENTER_Pos: u32 = 24;
pub const SCB_CPUID_IMPLEMENTER_Msk: u32 = 4278190080;
pub const SCB_CPUID_VARIANT_Pos: u32 = 20;
pub const SCB_CPUID_VARIANT_Msk: u32 = 15728640;
pub const SCB_CPUID_ARCHITECTURE_Pos: u32 = 16;
pub const SCB_CPUID_ARCHITECTURE_Msk: u32 = 983040;
pub const SCB_CPUID_PARTNO_Pos: u32 = 4;
pub const SCB_CPUID_PARTNO_Msk: u32 = 65520;
pub const SCB_CPUID_REVISION_Pos: u32 = 0;
pub const SCB_CPUID_REVISION_Msk: u32 = 15;
pub const SCB_ICSR_NMIPENDSET_Pos: u32 = 31;
pub const SCB_ICSR_NMIPENDSET_Msk: u32 = 2147483648;
pub const SCB_ICSR_PENDSVSET_Pos: u32 = 28;
pub const SCB_ICSR_PENDSVSET_Msk: u32 = 268435456;
pub const SCB_ICSR_PENDSVCLR_Pos: u32 = 27;
pub const SCB_ICSR_PENDSVCLR_Msk: u32 = 134217728;
pub const SCB_ICSR_PENDSTSET_Pos: u32 = 26;
pub const SCB_ICSR_PENDSTSET_Msk: u32 = 67108864;
pub const SCB_ICSR_PENDSTCLR_Pos: u32 = 25;
pub const SCB_ICSR_PENDSTCLR_Msk: u32 = 33554432;
pub const SCB_ICSR_ISRPREEMPT_Pos: u32 = 23;
pub const SCB_ICSR_ISRPREEMPT_Msk: u32 = 8388608;
pub const SCB_ICSR_ISRPENDING_Pos: u32 = 22;
pub const SCB_ICSR_ISRPENDING_Msk: u32 = 4194304;
pub const SCB_ICSR_VECTPENDING_Pos: u32 = 12;
pub const SCB_ICSR_VECTPENDING_Msk: u32 = 2093056;
pub const SCB_ICSR_VECTACTIVE_Pos: u32 = 0;
pub const SCB_ICSR_VECTACTIVE_Msk: u32 = 511;
pub const SCB_AIRCR_VECTKEY_Pos: u32 = 16;
pub const SCB_AIRCR_VECTKEY_Msk: u32 = 4294901760;
pub const SCB_AIRCR_VECTKEYSTAT_Pos: u32 = 16;
pub const SCB_AIRCR_VECTKEYSTAT_Msk: u32 = 4294901760;
pub const SCB_AIRCR_ENDIANESS_Pos: u32 = 15;
pub const SCB_AIRCR_ENDIANESS_Msk: u32 = 32768;
pub const SCB_AIRCR_SYSRESETREQ_Pos: u32 = 2;
pub const SCB_AIRCR_SYSRESETREQ_Msk: u32 = 4;
pub const SCB_AIRCR_VECTCLRACTIVE_Pos: u32 = 1;
pub const SCB_AIRCR_VECTCLRACTIVE_Msk: u32 = 2;
pub const SCB_SCR_SEVONPEND_Pos: u32 = 4;
pub const SCB_SCR_SEVONPEND_Msk: u32 = 16;
pub const SCB_SCR_SLEEPDEEP_Pos: u32 = 2;
pub const SCB_SCR_SLEEPDEEP_Msk: u32 = 4;
pub const SCB_SCR_SLEEPONEXIT_Pos: u32 = 1;
pub const SCB_SCR_SLEEPONEXIT_Msk: u32 = 2;
pub const SCB_CCR_STKALIGN_Pos: u32 = 9;
pub const SCB_CCR_STKALIGN_Msk: u32 = 512;
pub const SCB_CCR_UNALIGN_TRP_Pos: u32 = 3;
pub const SCB_CCR_UNALIGN_TRP_Msk: u32 = 8;
pub const SCB_SHCSR_SVCALLPENDED_Pos: u32 = 15;
pub const SCB_SHCSR_SVCALLPENDED_Msk: u32 = 32768;
pub const SysTick_CTRL_COUNTFLAG_Pos: u32 = 16;
pub const SysTick_CTRL_COUNTFLAG_Msk: u32 = 65536;
pub const SysTick_CTRL_CLKSOURCE_Pos: u32 = 2;
pub const SysTick_CTRL_CLKSOURCE_Msk: u32 = 4;
pub const SysTick_CTRL_TICKINT_Pos: u32 = 1;
pub const SysTick_CTRL_TICKINT_Msk: u32 = 2;
pub const SysTick_CTRL_ENABLE_Pos: u32 = 0;
pub const SysTick_CTRL_ENABLE_Msk: u32 = 1;
pub const SysTick_LOAD_RELOAD_Pos: u32 = 0;
pub const SysTick_LOAD_RELOAD_Msk: u32 = 16777215;
pub const SysTick_VAL_CURRENT_Pos: u32 = 0;
pub const SysTick_VAL_CURRENT_Msk: u32 = 16777215;
pub const SysTick_CALIB_NOREF_Pos: u32 = 31;
pub const SysTick_CALIB_NOREF_Msk: u32 = 2147483648;
pub const SysTick_CALIB_SKEW_Pos: u32 = 30;
pub const SysTick_CALIB_SKEW_Msk: u32 = 1073741824;
pub const SysTick_CALIB_TENMS_Pos: u32 = 0;
pub const SysTick_CALIB_TENMS_Msk: u32 = 16777215;
pub const SCS_BASE: u32 = 3758153728;
pub const SysTick_BASE: u32 = 3758153744;
pub const NVIC_BASE: u32 = 3758153984;
pub const SCB_BASE: u32 = 3758157056;
pub const CY_FLASH_BASE: u32 = 0;
pub const CY_FLASH_SIZE: u32 = 32768;
pub const CY_FLASH_NUMBER_ARRAYS: u32 = 1;
pub const CY_FLASH_SIZEOF_ARRAY: u32 = 32768;
pub const CY_FLASH_NUMBER_ROWS: u32 = 256;
pub const CY_FLASH_SIZEOF_ROW: u32 = 128;
pub const CY_SYS_FLASH_SUCCESS: u32 = 0;
pub const CY_SYS_FLASH_INVALID_ADDR: u32 = 4;
pub const CY_SYS_FLASH_PROTECTED: u32 = 5;
pub const CY_SYS_FLASH_RESUME_COMPLETED: u32 = 7;
pub const CY_SYS_FLASH_PENDING_RESUME: u32 = 8;
pub const CY_SYS_FLASH_CALL_IN_PROGRESS: u32 = 9;
pub const CY_SYS_FLASH_INVALID_CLOCK: u32 = 18;
pub const CY_SYS_SFLASH_SUCCESS: u32 = 0;
pub const CY_SYS_SFLASH_INVALID_ADDR: u32 = 4;
pub const CY_SYS_SFLASH_PROTECTED: u32 = 5;
pub const CY_FLASH_SYSCLK_BOUNDARY_MHZ: u32 = 24;
pub const CY_FLASH_KEY_ONE: u32 = 182;
pub const CY_FLASH_ROW_NUM_MASK: u32 = 256;
pub const CY_FLASH_API_OPCODE_LOAD: u32 = 4;
pub const CY_FLASH_API_OPCODE_WRITE_ROW: u32 = 5;
pub const CY_FLASH_API_OPCODE_NON_BLOCKING_WRITE_ROW: u32 = 7;
pub const CY_FLASH_API_OPCODE_RESUME_NON_BLOCKING: u32 = 9;
pub const CY_FLASH_API_OPCODE_PROGRAM_ROW: u32 = 6;
pub const CY_FLASH_API_OPCODE_WRITE_SFLASH_ROW: u32 = 24;
pub const CY_FLASH_API_OPCODE_CLK_CONFIG: u32 = 21;
pub const CY_FLASH_API_OPCODE_CLK_BACKUP: u32 = 22;
pub const CY_FLASH_API_OPCODE_CLK_RESTORE: u32 = 23;
pub const CY_FLASH_PARAM_KEY_TWO_OFFSET: u32 = 8;
pub const CY_FLASH_PARAM_ADDR_OFFSET: u32 = 16;
pub const CY_FLASH_PARAM_MACRO_SEL_OFFSET: u32 = 24;
pub const CY_FLASH_CLOCK_BACKUP_SIZE: u32 = 4;
pub const CY_FLASH_SROM_CMD_RETURN_MASK: u32 = 4026531840;
pub const CY_FLASH_SROM_CMD_RETURN_SUCC: u32 = 2684354560;
pub const CY_PM_RESET_REASON_UNKN: u32 = 0;
pub const CY_PM_RESET_REASON_XRES: u32 = 1;
pub const CY_PM_RESET_REASON_WAKEUP_HIB: u32 = 2;
pub const CY_PM_RESET_REASON_WAKEUP_STOP: u32 = 3;
pub const CY_PM_PWR_CONTROL_HIBERNATE: u32 = 2147483648;
pub const CY_PM_PWR_STOP_POLARITY_SHIFT: u32 = 16;
pub const CY_PM_PWR_STOP_FREEZE_SHIFT: u32 = 17;
pub const CY_PM_PWR_STOP_UNLOCK_SHIFT: u32 = 8;
pub const CY_PM_PWR_STOP_STOP_SHIFT: u32 = 31;
pub const CY_EM_EEPROM_ID_ERROR: u32 = 0;
pub const CY_EM_EEPROM_VERSION_MAJOR: u32 = 2;
pub const CY_EM_EEPROM_VERSION_MINOR: u32 = 20;
pub const CY_EM_EEPROM_FLASH_SIZEOF_ROW: u32 = 128;
pub const CY_EM_EEPROM_FLASH_BASE_ADDR: u32 = 0;
pub const CY_EM_EEPROM_FLASH_SIZE: u32 = 32768;
pub const CY_EM_EEPROM_ROWS_IN_ARRAY: u32 = 256;
pub const CY_EM_EEPROM_FLASH_END_ADDR: u32 = 32768;
pub const CY_EM_EEPROM_HEADER_DATA_LEN: u32 = 48;
pub const CY_EM_EEPROM_ADDR_IN_RANGE: u32 = 1;
pub const CY_EM_EEPROM_CRC8_POLYNOM_LEN: u32 = 8;
pub const CY_EM_EEPROM_CRC8_SEED: u32 = 255;
pub const CY_EM_EEPROM_EEPROM_DATA_OFFSET_U32: u32 = 16;
pub const CY_EM_EEPROM_HEADER_SEQ_NUM_OFFSET_U32: u32 = 0;
pub const CY_EM_EEPROM_HEADER_ADDR_OFFSET_U32: u32 = 1;
pub const CY_EM_EEPROM_HEADER_LEN_OFFSET_U32: u32 = 2;
pub const CY_EM_EEPROM_HEADER_DATA_OFFSET_U32: u32 = 3;
pub const CY_EM_EEPROM_HEADER_CHECKSUM_OFFSET_U32: u32 = 15;
pub const CY_EM_EEPROM_EEPROM_DATA_OFFSET: u32 = 64;
pub const CY_EM_EEPROM_HEADER_ADDR_OFFSET: u32 = 4;
pub const CY_EM_EEPROM_HEADER_LEN_OFFSET: u32 = 8;
pub const CY_EM_EEPROM_HEADER_DATA_OFFSET: u32 = 12;
pub const CY_EM_EEPROM_HEADER_CHECKSUM_OFFSET: u32 = 60;
pub const CY_EM_EEPROM_U32_DIV: u32 = 4;
pub const CY_EM_EEPROM_MAX_WEAR_LEVELING_FACTOR: u32 = 10;
pub const CY_EM_EEPROM_MAX_WRITE_DURATION_MS: u32 = 50;
pub type __int8_t = cty::c_schar;
pub type __uint8_t = cty::c_uchar;
pub type __int16_t = cty::c_short;
pub type __uint16_t = cty::c_ushort;
pub type __int32_t = cty::c_int;
pub type __uint32_t = cty::c_uint;
pub type __int64_t = cty::c_longlong;
pub type __uint64_t = cty::c_ulonglong;
pub type __int_least8_t = cty::c_schar;
pub type __uint_least8_t = cty::c_uchar;
pub type __int_least16_t = cty::c_short;
pub type __uint_least16_t = cty::c_ushort;
pub type __int_least32_t = cty::c_int;
pub type __uint_least32_t = cty::c_uint;
pub type __int_least64_t = cty::c_longlong;
pub type __uint_least64_t = cty::c_ulonglong;
pub type __intptr_t = cty::c_int;
pub type __uintptr_t = cty::c_uint;
pub type int_least8_t = __int_least8_t;
pub type uint_least8_t = __uint_least8_t;
pub type int_least16_t = __int_least16_t;
pub type uint_least16_t = __uint_least16_t;
pub type int_least32_t = __int_least32_t;
pub type uint_least32_t = __uint_least32_t;
pub type int_least64_t = __int_least64_t;
pub type uint_least64_t = __uint_least64_t;
pub type int_fast8_t = cty::c_schar;
pub type uint_fast8_t = cty::c_uchar;
pub type int_fast16_t = cty::c_short;
pub type uint_fast16_t = cty::c_ushort;
pub type int_fast32_t = cty::c_int;
pub type uint_fast32_t = cty::c_uint;
pub type int_fast64_t = cty::c_longlong;
pub type uint_fast64_t = cty::c_ulonglong;
pub type intmax_t = cty::c_longlong;
pub type uintmax_t = cty::c_ulonglong;
#[doc = "   Base Types. Acceptable types from MISRA-C specifying signedness and size."]
pub type uint8 = cty::c_uchar;
pub type uint16 = cty::c_ushort;
pub type uint32 = cty::c_ulong;
pub type int8 = cty::c_schar;
pub type int16 = cty::c_short;
pub type int32 = cty::c_long;
pub type float32 = f32;
pub type float64 = f64;
pub type int64 = cty::c_longlong;
pub type uint64 = cty::c_ulonglong;
pub type char8 = cty::c_char;
unsafe extern "C" {
    pub fn CySetReg24(addr: *mut uint32, value: uint32);
}
unsafe extern "C" {
    pub fn CyGetReg24(addr: *const uint32) -> uint32;
}
pub type cystatus = cty::c_ulong;
#[doc = "  Hardware Register Types."]
pub type reg8 = uint8;
pub type reg16 = uint16;
pub type reg32 = uint32;
pub type cyisraddress = ::core::option::Option<unsafe extern "C" fn()>;
unsafe extern "C" {
    pub fn cyfitter_cfg();
}
unsafe extern "C" {
    pub fn SetAnalogRoutingPumps(enabled: uint8);
}
#[doc = " \\addtogroup group_structures\n @{"]
#[repr(C)]
#[derive(Debug, Copy, Clone)]
pub struct BTN_BACKUP_STRUCT {
    #[doc = "< State of the port control register"]
    pub pcState: uint32,
    #[doc = "< State of the SIO configuration"]
    pub sioState: uint32,
    #[doc = "< State of the USBIO regulator"]
    pub usbState: uint32,
}
#[allow(clippy::unnecessary_operation, clippy::identity_op)]
const _: () = {
    ["Size of BTN_BACKUP_STRUCT"][::core::mem::size_of::<BTN_BACKUP_STRUCT>() - 12usize];
    ["Alignment of BTN_BACKUP_STRUCT"][::core::mem::align_of::<BTN_BACKUP_STRUCT>() - 4usize];
    ["Offset of field: BTN_BACKUP_STRUCT::pcState"]
        [::core::mem::offset_of!(BTN_BACKUP_STRUCT, pcState) - 0usize];
    ["Offset of field: BTN_BACKUP_STRUCT::sioState"]
        [::core::mem::offset_of!(BTN_BACKUP_STRUCT, sioState) - 4usize];
    ["Offset of field: BTN_BACKUP_STRUCT::usbState"]
        [::core::mem::offset_of!(BTN_BACKUP_STRUCT, usbState) - 8usize];
};
unsafe extern "C" {
    #[doc = "        Function Prototypes\n/\n/**\n \\addtogroup group_general\n @{"]
    pub fn BTN_Read() -> uint8;
}
unsafe extern "C" {
    pub fn BTN_Write(value: uint8);
}
unsafe extern "C" {
    pub fn BTN_ReadDataReg() -> uint8;
}
unsafe extern "C" {
    pub fn BTN_SetDriveMode(mode: uint8);
}
unsafe extern "C" {
    pub fn BTN_SetInterruptMode(position: uint16, mode: uint16);
}
unsafe extern "C" {
    pub fn BTN_ClearInterrupt() -> uint8;
}
unsafe extern "C" {
    #[doc = " \\addtogroup group_power\n @{"]
    pub fn BTN_Sleep();
}
unsafe extern "C" {
    pub fn BTN_Wakeup();
}
#[doc = " \\addtogroup group_structures\n @{"]
#[repr(C)]
#[derive(Debug, Copy, Clone)]
pub struct LED_BACKUP_STRUCT {
    #[doc = "< State of the port control register"]
    pub pcState: uint32,
    #[doc = "< State of the SIO configuration"]
    pub sioState: uint32,
    #[doc = "< State of the USBIO regulator"]
    pub usbState: uint32,
}
#[allow(clippy::unnecessary_operation, clippy::identity_op)]
const _: () = {
    ["Size of LED_BACKUP_STRUCT"][::core::mem::size_of::<LED_BACKUP_STRUCT>() - 12usize];
    ["Alignment of LED_BACKUP_STRUCT"][::core::mem::align_of::<LED_BACKUP_STRUCT>() - 4usize];
    ["Offset of field: LED_BACKUP_STRUCT::pcState"]
        [::core::mem::offset_of!(LED_BACKUP_STRUCT, pcState) - 0usize];
    ["Offset of field: LED_BACKUP_STRUCT::sioState"]
        [::core::mem::offset_of!(LED_BACKUP_STRUCT, sioState) - 4usize];
    ["Offset of field: LED_BACKUP_STRUCT::usbState"]
        [::core::mem::offset_of!(LED_BACKUP_STRUCT, usbState) - 8usize];
};
unsafe extern "C" {
    #[doc = "        Function Prototypes\n/\n/**\n \\addtogroup group_general\n @{"]
    pub fn LED_Read() -> uint8;
}
unsafe extern "C" {
    pub fn LED_Write(value: uint8);
}
unsafe extern "C" {
    pub fn LED_ReadDataReg() -> uint8;
}
unsafe extern "C" {
    pub fn LED_SetDriveMode(mode: uint8);
}
unsafe extern "C" {
    pub fn LED_SetInterruptMode(position: uint16, mode: uint16);
}
unsafe extern "C" {
    pub fn LED_ClearInterrupt() -> uint8;
}
unsafe extern "C" {
    #[doc = " \\addtogroup group_power\n @{"]
    pub fn LED_Sleep();
}
unsafe extern "C" {
    pub fn LED_Wakeup();
}
#[doc = " \\addtogroup group_structures\n @{"]
#[repr(C)]
#[derive(Debug, Copy, Clone)]
pub struct XchA_BACKUP_STRUCT {
    #[doc = "< State of the port control register"]
    pub pcState: uint32,
    #[doc = "< State of the SIO configuration"]
    pub sioState: uint32,
    #[doc = "< State of the USBIO regulator"]
    pub usbState: uint32,
}
#[allow(clippy::unnecessary_operation, clippy::identity_op)]
const _: () = {
    ["Size of XchA_BACKUP_STRUCT"][::core::mem::size_of::<XchA_BACKUP_STRUCT>() - 12usize];
    ["Alignment of XchA_BACKUP_STRUCT"][::core::mem::align_of::<XchA_BACKUP_STRUCT>() - 4usize];
    ["Offset of field: XchA_BACKUP_STRUCT::pcState"]
        [::core::mem::offset_of!(XchA_BACKUP_STRUCT, pcState) - 0usize];
    ["Offset of field: XchA_BACKUP_STRUCT::sioState"]
        [::core::mem::offset_of!(XchA_BACKUP_STRUCT, sioState) - 4usize];
    ["Offset of field: XchA_BACKUP_STRUCT::usbState"]
        [::core::mem::offset_of!(XchA_BACKUP_STRUCT, usbState) - 8usize];
};
unsafe extern "C" {
    #[doc = "        Function Prototypes\n/\n/**\n \\addtogroup group_general\n @{"]
    pub fn XchA_Read() -> uint8;
}
unsafe extern "C" {
    pub fn XchA_Write(value: uint8);
}
unsafe extern "C" {
    pub fn XchA_ReadDataReg() -> uint8;
}
unsafe extern "C" {
    pub fn XchA_SetDriveMode(mode: uint8);
}
unsafe extern "C" {
    pub fn XchA_SetInterruptMode(position: uint16, mode: uint16);
}
unsafe extern "C" {
    pub fn XchA_ClearInterrupt() -> uint8;
}
unsafe extern "C" {
    #[doc = " \\addtogroup group_power\n @{"]
    pub fn XchA_Sleep();
}
unsafe extern "C" {
    pub fn XchA_Wakeup();
}
#[doc = "     Data Struct Definitions"]
#[repr(C)]
#[derive(Debug, Copy, Clone)]
pub struct StepReg_BACKUP_STRUCT {
    pub controlState: uint8,
}
#[allow(clippy::unnecessary_operation, clippy::identity_op)]
const _: () = {
    ["Size of StepReg_BACKUP_STRUCT"][::core::mem::size_of::<StepReg_BACKUP_STRUCT>() - 1usize];
    ["Alignment of StepReg_BACKUP_STRUCT"]
        [::core::mem::align_of::<StepReg_BACKUP_STRUCT>() - 1usize];
    ["Offset of field: StepReg_BACKUP_STRUCT::controlState"]
        [::core::mem::offset_of!(StepReg_BACKUP_STRUCT, controlState) - 0usize];
};
unsafe extern "C" {
    #[doc = "         Function Prototypes"]
    pub fn StepReg_Write(control: uint8);
}
unsafe extern "C" {
    pub fn StepReg_Read() -> uint8;
}
unsafe extern "C" {
    pub fn StepReg_SaveConfig();
}
unsafe extern "C" {
    pub fn StepReg_RestoreConfig();
}
unsafe extern "C" {
    pub fn StepReg_Sleep();
}
unsafe extern "C" {
    pub fn StepReg_Wakeup();
}
#[doc = " \\addtogroup group_structures\n @{"]
#[repr(C)]
#[derive(Debug, Copy, Clone)]
pub struct stepX_BACKUP_STRUCT {
    #[doc = "< State of the port control register"]
    pub pcState: uint32,
    #[doc = "< State of the SIO configuration"]
    pub sioState: uint32,
    #[doc = "< State of the USBIO regulator"]
    pub usbState: uint32,
}
#[allow(clippy::unnecessary_operation, clippy::identity_op)]
const _: () = {
    ["Size of stepX_BACKUP_STRUCT"][::core::mem::size_of::<stepX_BACKUP_STRUCT>() - 12usize];
    ["Alignment of stepX_BACKUP_STRUCT"][::core::mem::align_of::<stepX_BACKUP_STRUCT>() - 4usize];
    ["Offset of field: stepX_BACKUP_STRUCT::pcState"]
        [::core::mem::offset_of!(stepX_BACKUP_STRUCT, pcState) - 0usize];
    ["Offset of field: stepX_BACKUP_STRUCT::sioState"]
        [::core::mem::offset_of!(stepX_BACKUP_STRUCT, sioState) - 4usize];
    ["Offset of field: stepX_BACKUP_STRUCT::usbState"]
        [::core::mem::offset_of!(stepX_BACKUP_STRUCT, usbState) - 8usize];
};
unsafe extern "C" {
    #[doc = "        Function Prototypes\n/\n/**\n \\addtogroup group_general\n @{"]
    pub fn stepX_Read() -> uint8;
}
unsafe extern "C" {
    pub fn stepX_Write(value: uint8);
}
unsafe extern "C" {
    pub fn stepX_ReadDataReg() -> uint8;
}
unsafe extern "C" {
    pub fn stepX_SetDriveMode(mode: uint8);
}
unsafe extern "C" {
    pub fn stepX_SetInterruptMode(position: uint16, mode: uint16);
}
unsafe extern "C" {
    pub fn stepX_ClearInterrupt() -> uint8;
}
unsafe extern "C" {
    #[doc = " \\addtogroup group_power\n @{"]
    pub fn stepX_Sleep();
}
unsafe extern "C" {
    pub fn stepX_Wakeup();
}
#[doc = " \\addtogroup group_structures\n @{"]
#[repr(C)]
#[derive(Debug, Copy, Clone)]
pub struct XchB_BACKUP_STRUCT {
    #[doc = "< State of the port control register"]
    pub pcState: uint32,
    #[doc = "< State of the SIO configuration"]
    pub sioState: uint32,
    #[doc = "< State of the USBIO regulator"]
    pub usbState: uint32,
}
#[allow(clippy::unnecessary_operation, clippy::identity_op)]
const _: () = {
    ["Size of XchB_BACKUP_STRUCT"][::core::mem::size_of::<XchB_BACKUP_STRUCT>() - 12usize];
    ["Alignment of XchB_BACKUP_STRUCT"][::core::mem::align_of::<XchB_BACKUP_STRUCT>() - 4usize];
    ["Offset of field: XchB_BACKUP_STRUCT::pcState"]
        [::core::mem::offset_of!(XchB_BACKUP_STRUCT, pcState) - 0usize];
    ["Offset of field: XchB_BACKUP_STRUCT::sioState"]
        [::core::mem::offset_of!(XchB_BACKUP_STRUCT, sioState) - 4usize];
    ["Offset of field: XchB_BACKUP_STRUCT::usbState"]
        [::core::mem::offset_of!(XchB_BACKUP_STRUCT, usbState) - 8usize];
};
unsafe extern "C" {
    #[doc = "        Function Prototypes\n/\n/**\n \\addtogroup group_general\n @{"]
    pub fn XchB_Read() -> uint8;
}
unsafe extern "C" {
    pub fn XchB_Write(value: uint8);
}
unsafe extern "C" {
    pub fn XchB_ReadDataReg() -> uint8;
}
unsafe extern "C" {
    pub fn XchB_SetDriveMode(mode: uint8);
}
unsafe extern "C" {
    pub fn XchB_SetInterruptMode(position: uint16, mode: uint16);
}
unsafe extern "C" {
    pub fn XchB_ClearInterrupt() -> uint8;
}
unsafe extern "C" {
    #[doc = " \\addtogroup group_power\n @{"]
    pub fn XchB_Sleep();
}
unsafe extern "C" {
    pub fn XchB_Wakeup();
}
#[doc = " \\addtogroup group_structures\n @{"]
#[repr(C)]
#[derive(Debug, Copy, Clone)]
pub struct EN_BACKUP_STRUCT {
    #[doc = "< State of the port control register"]
    pub pcState: uint32,
    #[doc = "< State of the SIO configuration"]
    pub sioState: uint32,
    #[doc = "< State of the USBIO regulator"]
    pub usbState: uint32,
}
#[allow(clippy::unnecessary_operation, clippy::identity_op)]
const _: () = {
    ["Size of EN_BACKUP_STRUCT"][::core::mem::size_of::<EN_BACKUP_STRUCT>() - 12usize];
    ["Alignment of EN_BACKUP_STRUCT"][::core::mem::align_of::<EN_BACKUP_STRUCT>() - 4usize];
    ["Offset of field: EN_BACKUP_STRUCT::pcState"]
        [::core::mem::offset_of!(EN_BACKUP_STRUCT, pcState) - 0usize];
    ["Offset of field: EN_BACKUP_STRUCT::sioState"]
        [::core::mem::offset_of!(EN_BACKUP_STRUCT, sioState) - 4usize];
    ["Offset of field: EN_BACKUP_STRUCT::usbState"]
        [::core::mem::offset_of!(EN_BACKUP_STRUCT, usbState) - 8usize];
};
unsafe extern "C" {
    #[doc = "        Function Prototypes\n/\n/**\n \\addtogroup group_general\n @{"]
    pub fn EN_Read() -> uint8;
}
unsafe extern "C" {
    pub fn EN_Write(value: uint8);
}
unsafe extern "C" {
    pub fn EN_ReadDataReg() -> uint8;
}
unsafe extern "C" {
    pub fn EN_SetDriveMode(mode: uint8);
}
unsafe extern "C" {
    pub fn EN_SetInterruptMode(position: uint16, mode: uint16);
}
unsafe extern "C" {
    pub fn EN_ClearInterrupt() -> uint8;
}
unsafe extern "C" {
    #[doc = " \\addtogroup group_power\n @{"]
    pub fn EN_Sleep();
}
unsafe extern "C" {
    pub fn EN_Wakeup();
}
unsafe extern "C" {
    pub fn clkA_Start();
}
unsafe extern "C" {
    pub fn clkA_Stop();
}
unsafe extern "C" {
    pub fn clkA_SetFractionalDividerRegister(clkDivider: uint16, clkFractional: uint8);
}
unsafe extern "C" {
    pub fn clkA_GetDividerRegister() -> uint16;
}
unsafe extern "C" {
    pub fn clkA_GetFractionalDividerRegister() -> uint8;
}
unsafe extern "C" {
    pub fn ISR_Pulser_Start();
}
unsafe extern "C" {
    pub fn ISR_Pulser_StartEx(address: cyisraddress);
}
unsafe extern "C" {
    pub fn ISR_Pulser_Stop();
}
unsafe extern "C" {
    pub fn ISR_Pulser_Interrupt();
}
unsafe extern "C" {
    pub fn ISR_Pulser_SetVector(address: cyisraddress);
}
unsafe extern "C" {
    pub fn ISR_Pulser_GetVector() -> cyisraddress;
}
unsafe extern "C" {
    pub fn ISR_Pulser_SetPriority(priority: uint8);
}
unsafe extern "C" {
    pub fn ISR_Pulser_GetPriority() -> uint8;
}
unsafe extern "C" {
    pub fn ISR_Pulser_Enable();
}
unsafe extern "C" {
    pub fn ISR_Pulser_GetState() -> uint8;
}
unsafe extern "C" {
    pub fn ISR_Pulser_Disable();
}
unsafe extern "C" {
    pub fn ISR_Pulser_SetPending();
}
unsafe extern "C" {
    pub fn ISR_Pulser_ClearPending();
}
pub const cy_sys_timer_delaytype_enum_CY_SYS_TIMER_WAIT: cy_sys_timer_delaytype_enum = 0;
pub const cy_sys_timer_delaytype_enum_CY_SYS_TIMER_INTERRUPT: cy_sys_timer_delaytype_enum = 1;
pub type cy_sys_timer_delaytype_enum = cty::c_uint;
unsafe extern "C" {
    #[doc = "    Function Prototypes\n/\n/**\n \\addtogroup group_general\n @{"]
    pub fn CySysClkIloStart();
}
unsafe extern "C" {
    pub fn CySysClkIloStop();
}
unsafe extern "C" {
    #[doc = " \\addtogroup group_compensate\n @{"]
    pub fn CySysClkIloCompensate(desiredDelay: uint32, compensatedCycles: *mut uint32) -> cystatus;
}
unsafe extern "C" {
    pub fn CySysClkIloStartMeasurement();
}
unsafe extern "C" {
    pub fn CySysClkIloStopMeasurement();
}
pub type cyWdtCallback = ::core::option::Option<unsafe extern "C" fn()>;
unsafe extern "C" {
    #[doc = " \\addtogroup group_wdtsrssv2\n @{"]
    pub fn CySysWdtLock();
}
unsafe extern "C" {
    pub fn CySysWdtUnlock();
}
unsafe extern "C" {
    pub fn CySysWdtSetMode(counterNum: uint32, mode: uint32);
}
unsafe extern "C" {
    pub fn CySysWdtGetMode(counterNum: uint32) -> uint32;
}
unsafe extern "C" {
    pub fn CySysWdtGetEnabledStatus(counterNum: uint32) -> uint32;
}
unsafe extern "C" {
    pub fn CySysWdtSetClearOnMatch(counterNum: uint32, enable: uint32);
}
unsafe extern "C" {
    pub fn CySysWdtGetClearOnMatch(counterNum: uint32) -> uint32;
}
unsafe extern "C" {
    pub fn CySysWdtEnable(counterMask: uint32);
}
unsafe extern "C" {
    pub fn CySysWdtDisable(counterMask: uint32);
}
unsafe extern "C" {
    pub fn CySysWdtSetCascade(cascadeMask: uint32);
}
unsafe extern "C" {
    pub fn CySysWdtGetCascade() -> uint32;
}
unsafe extern "C" {
    pub fn CySysWdtSetMatch(counterNum: uint32, match_: uint32);
}
unsafe extern "C" {
    pub fn CySysWdtSetToggleBit(bits: uint32);
}
unsafe extern "C" {
    pub fn CySysWdtGetToggleBit() -> uint32;
}
unsafe extern "C" {
    pub fn CySysWdtGetMatch(counterNum: uint32) -> uint32;
}
unsafe extern "C" {
    pub fn CySysWdtGetCount(counterNum: uint32) -> uint32;
}
unsafe extern "C" {
    pub fn CySysWdtGetInterruptSource() -> uint32;
}
unsafe extern "C" {
    pub fn CySysWdtClearInterrupt(counterMask: uint32);
}
unsafe extern "C" {
    pub fn CySysWdtResetCounters(countersMask: uint32);
}
unsafe extern "C" {
    pub fn CySysWdtSetInterruptCallback(
        counterNum: uint32,
        function: cyWdtCallback,
    ) -> cyWdtCallback;
}
unsafe extern "C" {
    pub fn CySysWdtGetInterruptCallback(counterNum: uint32) -> cyWdtCallback;
}
unsafe extern "C" {
    pub fn CySysTimerDelay(
        counterNum: uint32,
        delayType: cy_sys_timer_delaytype_enum,
        delay: uint32,
    );
}
unsafe extern "C" {
    pub fn CySysTimerDelayUntilMatch(
        counterNum: uint32,
        delayType: cy_sys_timer_delaytype_enum,
        match_: uint32,
    );
}
unsafe extern "C" {
    pub fn CySysWatchdogFeed(counterNum: uint32);
}
unsafe extern "C" {
    pub fn CySysWdtEnableCounterIsr(counterNum: uint32);
}
unsafe extern "C" {
    pub fn CySysWdtDisableCounterIsr(counterNum: uint32);
}
unsafe extern "C" {
    pub fn CySysWdtIsr();
}
pub type wchar_t = cty::c_uint;
#[repr(C)]
#[derive(Debug, Copy, Clone)]
pub struct max_align_t {
    pub __clang_max_align_nonce1: cty::c_longlong,
    pub __clang_max_align_nonce2: f64,
}
#[allow(clippy::unnecessary_operation, clippy::identity_op)]
const _: () = {
    ["Size of max_align_t"][::core::mem::size_of::<max_align_t>() - 16usize];
    ["Alignment of max_align_t"][::core::mem::align_of::<max_align_t>() - 8usize];
    ["Offset of field: max_align_t::__clang_max_align_nonce1"]
        [::core::mem::offset_of!(max_align_t, __clang_max_align_nonce1) - 0usize];
    ["Offset of field: max_align_t::__clang_max_align_nonce2"]
        [::core::mem::offset_of!(max_align_t, __clang_max_align_nonce2) - 8usize];
};
pub type _LOCK_T = cty::c_int;
pub type _LOCK_RECURSIVE_T = cty::c_int;
pub type __blkcnt_t = cty::c_long;
pub type __blksize_t = cty::c_long;
pub type __fsblkcnt_t = __uint64_t;
pub type __fsfilcnt_t = __uint32_t;
pub type _off_t = cty::c_long;
pub type __pid_t = cty::c_int;
pub type __dev_t = cty::c_short;
pub type __uid_t = cty::c_ushort;
pub type __gid_t = cty::c_ushort;
pub type __id_t = __uint32_t;
pub type __ino_t = cty::c_ushort;
pub type __mode_t = __uint32_t;
pub type _off64_t = cty::c_longlong;
pub type __off_t = _off_t;
pub type __loff_t = _off64_t;
pub type __key_t = cty::c_long;
pub type _fpos_t = cty::c_long;
pub type __size_t = cty::c_uint;
pub type _ssize_t = cty::c_int;
pub type __ssize_t = _ssize_t;
pub type wint_t = cty::c_int;
#[repr(C)]
#[derive(Copy, Clone)]
pub struct _mbstate_t {
    pub __count: cty::c_int,
    pub __value: _mbstate_t__bindgen_ty_1,
}
#[repr(C)]
#[derive(Copy, Clone)]
pub union _mbstate_t__bindgen_ty_1 {
    pub __wch: wint_t,
    pub __wchb: [cty::c_uchar; 4usize],
}
#[allow(clippy::unnecessary_operation, clippy::identity_op)]
const _: () = {
    ["Size of _mbstate_t__bindgen_ty_1"]
        [::core::mem::size_of::<_mbstate_t__bindgen_ty_1>() - 4usize];
    ["Alignment of _mbstate_t__bindgen_ty_1"]
        [::core::mem::align_of::<_mbstate_t__bindgen_ty_1>() - 4usize];
    ["Offset of field: _mbstate_t__bindgen_ty_1::__wch"]
        [::core::mem::offset_of!(_mbstate_t__bindgen_ty_1, __wch) - 0usize];
    ["Offset of field: _mbstate_t__bindgen_ty_1::__wchb"]
        [::core::mem::offset_of!(_mbstate_t__bindgen_ty_1, __wchb) - 0usize];
};
#[allow(clippy::unnecessary_operation, clippy::identity_op)]
const _: () = {
    ["Size of _mbstate_t"][::core::mem::size_of::<_mbstate_t>() - 8usize];
    ["Alignment of _mbstate_t"][::core::mem::align_of::<_mbstate_t>() - 4usize];
    ["Offset of field: _mbstate_t::__count"][::core::mem::offset_of!(_mbstate_t, __count) - 0usize];
    ["Offset of field: _mbstate_t::__value"][::core::mem::offset_of!(_mbstate_t, __value) - 4usize];
};
pub type _flock_t = _LOCK_RECURSIVE_T;
pub type _iconv_t = *mut cty::c_void;
pub type __clock_t = cty::c_ulong;
pub type __time_t = cty::c_long;
pub type __clockid_t = cty::c_ulong;
pub type __timer_t = cty::c_ulong;
pub type __sa_family_t = __uint8_t;
pub type __socklen_t = __uint32_t;
pub type __nlink_t = cty::c_ushort;
pub type __suseconds_t = cty::c_long;
pub type __useconds_t = cty::c_ulong;
pub type __va_list = *mut cty::c_char;
pub type __ULong = cty::c_ulong;
#[repr(C)]
#[derive(Debug, Copy, Clone)]
pub struct _Bigint {
    pub _next: *mut _Bigint,
    pub _k: cty::c_int,
    pub _maxwds: cty::c_int,
    pub _sign: cty::c_int,
    pub _wds: cty::c_int,
    pub _x: [__ULong; 1usize],
}
#[allow(clippy::unnecessary_operation, clippy::identity_op)]
const _: () = {
    ["Size of _Bigint"][::core::mem::size_of::<_Bigint>() - 24usize];
    ["Alignment of _Bigint"][::core::mem::align_of::<_Bigint>() - 4usize];
    ["Offset of field: _Bigint::_next"][::core::mem::offset_of!(_Bigint, _next) - 0usize];
    ["Offset of field: _Bigint::_k"][::core::mem::offset_of!(_Bigint, _k) - 4usize];
    ["Offset of field: _Bigint::_maxwds"][::core::mem::offset_of!(_Bigint, _maxwds) - 8usize];
    ["Offset of field: _Bigint::_sign"][::core::mem::offset_of!(_Bigint, _sign) - 12usize];
    ["Offset of field: _Bigint::_wds"][::core::mem::offset_of!(_Bigint, _wds) - 16usize];
    ["Offset of field: _Bigint::_x"][::core::mem::offset_of!(_Bigint, _x) - 20usize];
};
#[repr(C)]
#[derive(Debug, Copy, Clone)]
pub struct __tm {
    pub __tm_sec: cty::c_int,
    pub __tm_min: cty::c_int,
    pub __tm_hour: cty::c_int,
    pub __tm_mday: cty::c_int,
    pub __tm_mon: cty::c_int,
    pub __tm_year: cty::c_int,
    pub __tm_wday: cty::c_int,
    pub __tm_yday: cty::c_int,
    pub __tm_isdst: cty::c_int,
}
#[allow(clippy::unnecessary_operation, clippy::identity_op)]
const _: () = {
    ["Size of __tm"][::core::mem::size_of::<__tm>() - 36usize];
    ["Alignment of __tm"][::core::mem::align_of::<__tm>() - 4usize];
    ["Offset of field: __tm::__tm_sec"][::core::mem::offset_of!(__tm, __tm_sec) - 0usize];
    ["Offset of field: __tm::__tm_min"][::core::mem::offset_of!(__tm, __tm_min) - 4usize];
    ["Offset of field: __tm::__tm_hour"][::core::mem::offset_of!(__tm, __tm_hour) - 8usize];
    ["Offset of field: __tm::__tm_mday"][::core::mem::offset_of!(__tm, __tm_mday) - 12usize];
    ["Offset of field: __tm::__tm_mon"][::core::mem::offset_of!(__tm, __tm_mon) - 16usize];
    ["Offset of field: __tm::__tm_year"][::core::mem::offset_of!(__tm, __tm_year) - 20usize];
    ["Offset of field: __tm::__tm_wday"][::core::mem::offset_of!(__tm, __tm_wday) - 24usize];
    ["Offset of field: __tm::__tm_yday"][::core::mem::offset_of!(__tm, __tm_yday) - 28usize];
    ["Offset of field: __tm::__tm_isdst"][::core::mem::offset_of!(__tm, __tm_isdst) - 32usize];
};
#[repr(C)]
#[derive(Debug, Copy, Clone)]
pub struct _on_exit_args {
    pub _fnargs: [*mut cty::c_void; 32usize],
    pub _dso_handle: [*mut cty::c_void; 32usize],
    pub _fntypes: __ULong,
    pub _is_cxa: __ULong,
}
#[allow(clippy::unnecessary_operation, clippy::identity_op)]
const _: () = {
    ["Size of _on_exit_args"][::core::mem::size_of::<_on_exit_args>() - 264usize];
    ["Alignment of _on_exit_args"][::core::mem::align_of::<_on_exit_args>() - 4usize];
    ["Offset of field: _on_exit_args::_fnargs"]
        [::core::mem::offset_of!(_on_exit_args, _fnargs) - 0usize];
    ["Offset of field: _on_exit_args::_dso_handle"]
        [::core::mem::offset_of!(_on_exit_args, _dso_handle) - 128usize];
    ["Offset of field: _on_exit_args::_fntypes"]
        [::core::mem::offset_of!(_on_exit_args, _fntypes) - 256usize];
    ["Offset of field: _on_exit_args::_is_cxa"]
        [::core::mem::offset_of!(_on_exit_args, _is_cxa) - 260usize];
};
#[repr(C)]
#[derive(Debug, Copy, Clone)]
pub struct _atexit {
    pub _next: *mut _atexit,
    pub _ind: cty::c_int,
    pub _fns: [::core::option::Option<unsafe extern "C" fn()>; 32usize],
    pub _on_exit_args: _on_exit_args,
}
#[allow(clippy::unnecessary_operation, clippy::identity_op)]
const _: () = {
    ["Size of _atexit"][::core::mem::size_of::<_atexit>() - 400usize];
    ["Alignment of _atexit"][::core::mem::align_of::<_atexit>() - 4usize];
    ["Offset of field: _atexit::_next"][::core::mem::offset_of!(_atexit, _next) - 0usize];
    ["Offset of field: _atexit::_ind"][::core::mem::offset_of!(_atexit, _ind) - 4usize];
    ["Offset of field: _atexit::_fns"][::core::mem::offset_of!(_atexit, _fns) - 8usize];
    ["Offset of field: _atexit::_on_exit_args"]
        [::core::mem::offset_of!(_atexit, _on_exit_args) - 136usize];
};
#[repr(C)]
#[derive(Debug, Copy, Clone)]
pub struct __sbuf {
    pub _base: *mut cty::c_uchar,
    pub _size: cty::c_int,
}
#[allow(clippy::unnecessary_operation, clippy::identity_op)]
const _: () = {
    ["Size of __sbuf"][::core::mem::size_of::<__sbuf>() - 8usize];
    ["Alignment of __sbuf"][::core::mem::align_of::<__sbuf>() - 4usize];
    ["Offset of field: __sbuf::_base"][::core::mem::offset_of!(__sbuf, _base) - 0usize];
    ["Offset of field: __sbuf::_size"][::core::mem::offset_of!(__sbuf, _size) - 4usize];
};
#[repr(C)]
#[derive(Copy, Clone)]
pub struct __sFILE {
    pub _p: *mut cty::c_uchar,
    pub _r: cty::c_int,
    pub _w: cty::c_int,
    pub _flags: cty::c_short,
    pub _file: cty::c_short,
    pub _bf: __sbuf,
    pub _lbfsize: cty::c_int,
    pub _cookie: *mut cty::c_void,
    pub _read: ::core::option::Option<
        unsafe extern "C" fn(
            arg1: *mut _reent,
            arg2: *mut cty::c_void,
            arg3: *mut cty::c_char,
            arg4: cty::c_int,
        ) -> cty::c_int,
    >,
    pub _write: ::core::option::Option<
        unsafe extern "C" fn(
            arg1: *mut _reent,
            arg2: *mut cty::c_void,
            arg3: *const cty::c_char,
            arg4: cty::c_int,
        ) -> cty::c_int,
    >,
    pub _seek: ::core::option::Option<
        unsafe extern "C" fn(
            arg1: *mut _reent,
            arg2: *mut cty::c_void,
            arg3: _fpos_t,
            arg4: cty::c_int,
        ) -> _fpos_t,
    >,
    pub _close: ::core::option::Option<
        unsafe extern "C" fn(arg1: *mut _reent, arg2: *mut cty::c_void) -> cty::c_int,
    >,
    pub _ub: __sbuf,
    pub _up: *mut cty::c_uchar,
    pub _ur: cty::c_int,
    pub _ubuf: [cty::c_uchar; 3usize],
    pub _nbuf: [cty::c_uchar; 1usize],
    pub _lb: __sbuf,
    pub _blksize: cty::c_int,
    pub _offset: _off_t,
    pub _data: *mut _reent,
    pub _lock: _flock_t,
    pub _mbstate: _mbstate_t,
    pub _flags2: cty::c_int,
}
#[allow(clippy::unnecessary_operation, clippy::identity_op)]
const _: () = {
    ["Size of __sFILE"][::core::mem::size_of::<__sFILE>() - 104usize];
    ["Alignment of __sFILE"][::core::mem::align_of::<__sFILE>() - 4usize];
    ["Offset of field: __sFILE::_p"][::core::mem::offset_of!(__sFILE, _p) - 0usize];
    ["Offset of field: __sFILE::_r"][::core::mem::offset_of!(__sFILE, _r) - 4usize];
    ["Offset of field: __sFILE::_w"][::core::mem::offset_of!(__sFILE, _w) - 8usize];
    ["Offset of field: __sFILE::_flags"][::core::mem::offset_of!(__sFILE, _flags) - 12usize];
    ["Offset of field: __sFILE::_file"][::core::mem::offset_of!(__sFILE, _file) - 14usize];
    ["Offset of field: __sFILE::_bf"][::core::mem::offset_of!(__sFILE, _bf) - 16usize];
    ["Offset of field: __sFILE::_lbfsize"][::core::mem::offset_of!(__sFILE, _lbfsize) - 24usize];
    ["Offset of field: __sFILE::_cookie"][::core::mem::offset_of!(__sFILE, _cookie) - 28usize];
    ["Offset of field: __sFILE::_read"][::core::mem::offset_of!(__sFILE, _read) - 32usize];
    ["Offset of field: __sFILE::_write"][::core::mem::offset_of!(__sFILE, _write) - 36usize];
    ["Offset of field: __sFILE::_seek"][::core::mem::offset_of!(__sFILE, _seek) - 40usize];
    ["Offset of field: __sFILE::_close"][::core::mem::offset_of!(__sFILE, _close) - 44usize];
    ["Offset of field: __sFILE::_ub"][::core::mem::offset_of!(__sFILE, _ub) - 48usize];
    ["Offset of field: __sFILE::_up"][::core::mem::offset_of!(__sFILE, _up) - 56usize];
    ["Offset of field: __sFILE::_ur"][::core::mem::offset_of!(__sFILE, _ur) - 60usize];
    ["Offset of field: __sFILE::_ubuf"][::core::mem::offset_of!(__sFILE, _ubuf) - 64usize];
    ["Offset of field: __sFILE::_nbuf"][::core::mem::offset_of!(__sFILE, _nbuf) - 67usize];
    ["Offset of field: __sFILE::_lb"][::core::mem::offset_of!(__sFILE, _lb) - 68usize];
    ["Offset of field: __sFILE::_blksize"][::core::mem::offset_of!(__sFILE, _blksize) - 76usize];
    ["Offset of field: __sFILE::_offset"][::core::mem::offset_of!(__sFILE, _offset) - 80usize];
    ["Offset of field: __sFILE::_data"][::core::mem::offset_of!(__sFILE, _data) - 84usize];
    ["Offset of field: __sFILE::_lock"][::core::mem::offset_of!(__sFILE, _lock) - 88usize];
    ["Offset of field: __sFILE::_mbstate"][::core::mem::offset_of!(__sFILE, _mbstate) - 92usize];
    ["Offset of field: __sFILE::_flags2"][::core::mem::offset_of!(__sFILE, _flags2) - 100usize];
};
pub type __FILE = __sFILE;
#[repr(C)]
#[derive(Debug, Copy, Clone)]
pub struct _glue {
    pub _next: *mut _glue,
    pub _niobs: cty::c_int,
    pub _iobs: *mut __FILE,
}
#[allow(clippy::unnecessary_operation, clippy::identity_op)]
const _: () = {
    ["Size of _glue"][::core::mem::size_of::<_glue>() - 12usize];
    ["Alignment of _glue"][::core::mem::align_of::<_glue>() - 4usize];
    ["Offset of field: _glue::_next"][::core::mem::offset_of!(_glue, _next) - 0usize];
    ["Offset of field: _glue::_niobs"][::core::mem::offset_of!(_glue, _niobs) - 4usize];
    ["Offset of field: _glue::_iobs"][::core::mem::offset_of!(_glue, _iobs) - 8usize];
};
#[repr(C)]
#[derive(Debug, Copy, Clone)]
pub struct _rand48 {
    pub _seed: [cty::c_ushort; 3usize],
    pub _mult: [cty::c_ushort; 3usize],
    pub _add: cty::c_ushort,
}
#[allow(clippy::unnecessary_operation, clippy::identity_op)]
const _: () = {
    ["Size of _rand48"][::core::mem::size_of::<_rand48>() - 14usize];
    ["Alignment of _rand48"][::core::mem::align_of::<_rand48>() - 2usize];
    ["Offset of field: _rand48::_seed"][::core::mem::offset_of!(_rand48, _seed) - 0usize];
    ["Offset of field: _rand48::_mult"][::core::mem::offset_of!(_rand48, _mult) - 6usize];
    ["Offset of field: _rand48::_add"][::core::mem::offset_of!(_rand48, _add) - 12usize];
};
#[repr(C)]
#[derive(Copy, Clone)]
pub struct _reent {
    pub _errno: cty::c_int,
    pub _stdin: *mut __FILE,
    pub _stdout: *mut __FILE,
    pub _stderr: *mut __FILE,
    pub _inc: cty::c_int,
    pub _emergency: [cty::c_char; 25usize],
    pub _current_category: cty::c_int,
    pub _current_locale: *const cty::c_char,
    pub __sdidinit: cty::c_int,
    pub __cleanup: ::core::option::Option<unsafe extern "C" fn(arg1: *mut _reent)>,
    pub _result: *mut _Bigint,
    pub _result_k: cty::c_int,
    pub _p5s: *mut _Bigint,
    pub _freelist: *mut *mut _Bigint,
    pub _cvtlen: cty::c_int,
    pub _cvtbuf: *mut cty::c_char,
    pub _new: _reent__bindgen_ty_1,
    pub _atexit: *mut _atexit,
    pub _atexit0: _atexit,
    pub _sig_func: *mut ::core::option::Option<unsafe extern "C" fn(arg1: cty::c_int)>,
    pub __sglue: _glue,
    pub __sf: [__FILE; 3usize],
}
#[repr(C)]
#[derive(Copy, Clone)]
pub union _reent__bindgen_ty_1 {
    pub _reent: _reent__bindgen_ty_1__bindgen_ty_1,
    pub _unused: _reent__bindgen_ty_1__bindgen_ty_2,
}
#[repr(C)]
#[derive(Copy, Clone)]
pub struct _reent__bindgen_ty_1__bindgen_ty_1 {
    pub _unused_rand: cty::c_uint,
    pub _strtok_last: *mut cty::c_char,
    pub _asctime_buf: [cty::c_char; 26usize],
    pub _localtime_buf: __tm,
    pub _gamma_signgam: cty::c_int,
    pub _rand_next: cty::c_ulonglong,
    pub _r48: _rand48,
    pub _mblen_state: _mbstate_t,
    pub _mbtowc_state: _mbstate_t,
    pub _wctomb_state: _mbstate_t,
    pub _l64a_buf: [cty::c_char; 8usize],
    pub _signal_buf: [cty::c_char; 24usize],
    pub _getdate_err: cty::c_int,
    pub _mbrlen_state: _mbstate_t,
    pub _mbrtowc_state: _mbstate_t,
    pub _mbsrtowcs_state: _mbstate_t,
    pub _wcrtomb_state: _mbstate_t,
    pub _wcsrtombs_state: _mbstate_t,
    pub _h_errno: cty::c_int,
}
#[allow(clippy::unnecessary_operation, clippy::identity_op)]
const _: () = {
    ["Size of _reent__bindgen_ty_1__bindgen_ty_1"]
        [::core::mem::size_of::<_reent__bindgen_ty_1__bindgen_ty_1>() - 208usize];
    ["Alignment of _reent__bindgen_ty_1__bindgen_ty_1"]
        [::core::mem::align_of::<_reent__bindgen_ty_1__bindgen_ty_1>() - 8usize];
    ["Offset of field: _reent__bindgen_ty_1__bindgen_ty_1::_unused_rand"]
        [::core::mem::offset_of!(_reent__bindgen_ty_1__bindgen_ty_1, _unused_rand) - 0usize];
    ["Offset of field: _reent__bindgen_ty_1__bindgen_ty_1::_strtok_last"]
        [::core::mem::offset_of!(_reent__bindgen_ty_1__bindgen_ty_1, _strtok_last) - 4usize];
    ["Offset of field: _reent__bindgen_ty_1__bindgen_ty_1::_asctime_buf"]
        [::core::mem::offset_of!(_reent__bindgen_ty_1__bindgen_ty_1, _asctime_buf) - 8usize];
    ["Offset of field: _reent__bindgen_ty_1__bindgen_ty_1::_localtime_buf"]
        [::core::mem::offset_of!(_reent__bindgen_ty_1__bindgen_ty_1, _localtime_buf) - 36usize];
    ["Offset of field: _reent__bindgen_ty_1__bindgen_ty_1::_gamma_signgam"]
        [::core::mem::offset_of!(_reent__bindgen_ty_1__bindgen_ty_1, _gamma_signgam) - 72usize];
    ["Offset of field: _reent__bindgen_ty_1__bindgen_ty_1::_rand_next"]
        [::core::mem::offset_of!(_reent__bindgen_ty_1__bindgen_ty_1, _rand_next) - 80usize];
    ["Offset of field: _reent__bindgen_ty_1__bindgen_ty_1::_r48"]
        [::core::mem::offset_of!(_reent__bindgen_ty_1__bindgen_ty_1, _r48) - 88usize];
    ["Offset of field: _reent__bindgen_ty_1__bindgen_ty_1::_mblen_state"]
        [::core::mem::offset_of!(_reent__bindgen_ty_1__bindgen_ty_1, _mblen_state) - 104usize];
    ["Offset of field: _reent__bindgen_ty_1__bindgen_ty_1::_mbtowc_state"]
        [::core::mem::offset_of!(_reent__bindgen_ty_1__bindgen_ty_1, _mbtowc_state) - 112usize];
    ["Offset of field: _reent__bindgen_ty_1__bindgen_ty_1::_wctomb_state"]
        [::core::mem::offset_of!(_reent__bindgen_ty_1__bindgen_ty_1, _wctomb_state) - 120usize];
    ["Offset of field: _reent__bindgen_ty_1__bindgen_ty_1::_l64a_buf"]
        [::core::mem::offset_of!(_reent__bindgen_ty_1__bindgen_ty_1, _l64a_buf) - 128usize];
    ["Offset of field: _reent__bindgen_ty_1__bindgen_ty_1::_signal_buf"]
        [::core::mem::offset_of!(_reent__bindgen_ty_1__bindgen_ty_1, _signal_buf) - 136usize];
    ["Offset of field: _reent__bindgen_ty_1__bindgen_ty_1::_getdate_err"]
        [::core::mem::offset_of!(_reent__bindgen_ty_1__bindgen_ty_1, _getdate_err) - 160usize];
    ["Offset of field: _reent__bindgen_ty_1__bindgen_ty_1::_mbrlen_state"]
        [::core::mem::offset_of!(_reent__bindgen_ty_1__bindgen_ty_1, _mbrlen_state) - 164usize];
    ["Offset of field: _reent__bindgen_ty_1__bindgen_ty_1::_mbrtowc_state"]
        [::core::mem::offset_of!(_reent__bindgen_ty_1__bindgen_ty_1, _mbrtowc_state) - 172usize];
    ["Offset of field: _reent__bindgen_ty_1__bindgen_ty_1::_mbsrtowcs_state"]
        [::core::mem::offset_of!(_reent__bindgen_ty_1__bindgen_ty_1, _mbsrtowcs_state) - 180usize];
    ["Offset of field: _reent__bindgen_ty_1__bindgen_ty_1::_wcrtomb_state"]
        [::core::mem::offset_of!(_reent__bindgen_ty_1__bindgen_ty_1, _wcrtomb_state) - 188usize];
    ["Offset of field: _reent__bindgen_ty_1__bindgen_ty_1::_wcsrtombs_state"]
        [::core::mem::offset_of!(_reent__bindgen_ty_1__bindgen_ty_1, _wcsrtombs_state) - 196usize];
    ["Offset of field: _reent__bindgen_ty_1__bindgen_ty_1::_h_errno"]
        [::core::mem::offset_of!(_reent__bindgen_ty_1__bindgen_ty_1, _h_errno) - 204usize];
};
#[repr(C)]
#[derive(Debug, Copy, Clone)]
pub struct _reent__bindgen_ty_1__bindgen_ty_2 {
    pub _nextf: [*mut cty::c_uchar; 30usize],
    pub _nmalloc: [cty::c_uint; 30usize],
}
#[allow(clippy::unnecessary_operation, clippy::identity_op)]
const _: () = {
    ["Size of _reent__bindgen_ty_1__bindgen_ty_2"]
        [::core::mem::size_of::<_reent__bindgen_ty_1__bindgen_ty_2>() - 240usize];
    ["Alignment of _reent__bindgen_ty_1__bindgen_ty_2"]
        [::core::mem::align_of::<_reent__bindgen_ty_1__bindgen_ty_2>() - 4usize];
    ["Offset of field: _reent__bindgen_ty_1__bindgen_ty_2::_nextf"]
        [::core::mem::offset_of!(_reent__bindgen_ty_1__bindgen_ty_2, _nextf) - 0usize];
    ["Offset of field: _reent__bindgen_ty_1__bindgen_ty_2::_nmalloc"]
        [::core::mem::offset_of!(_reent__bindgen_ty_1__bindgen_ty_2, _nmalloc) - 120usize];
};
#[allow(clippy::unnecessary_operation, clippy::identity_op)]
const _: () = {
    ["Size of _reent__bindgen_ty_1"][::core::mem::size_of::<_reent__bindgen_ty_1>() - 240usize];
    ["Alignment of _reent__bindgen_ty_1"][::core::mem::align_of::<_reent__bindgen_ty_1>() - 8usize];
    ["Offset of field: _reent__bindgen_ty_1::_reent"]
        [::core::mem::offset_of!(_reent__bindgen_ty_1, _reent) - 0usize];
    ["Offset of field: _reent__bindgen_ty_1::_unused"]
        [::core::mem::offset_of!(_reent__bindgen_ty_1, _unused) - 0usize];
};
#[allow(clippy::unnecessary_operation, clippy::identity_op)]
const _: () = {
    ["Size of _reent"][::core::mem::size_of::<_reent>() - 1064usize];
    ["Alignment of _reent"][::core::mem::align_of::<_reent>() - 8usize];
    ["Offset of field: _reent::_errno"][::core::mem::offset_of!(_reent, _errno) - 0usize];
    ["Offset of field: _reent::_stdin"][::core::mem::offset_of!(_reent, _stdin) - 4usize];
    ["Offset of field: _reent::_stdout"][::core::mem::offset_of!(_reent, _stdout) - 8usize];
    ["Offset of field: _reent::_stderr"][::core::mem::offset_of!(_reent, _stderr) - 12usize];
    ["Offset of field: _reent::_inc"][::core::mem::offset_of!(_reent, _inc) - 16usize];
    ["Offset of field: _reent::_emergency"][::core::mem::offset_of!(_reent, _emergency) - 20usize];
    ["Offset of field: _reent::_current_category"]
        [::core::mem::offset_of!(_reent, _current_category) - 48usize];
    ["Offset of field: _reent::_current_locale"]
        [::core::mem::offset_of!(_reent, _current_locale) - 52usize];
    ["Offset of field: _reent::__sdidinit"][::core::mem::offset_of!(_reent, __sdidinit) - 56usize];
    ["Offset of field: _reent::__cleanup"][::core::mem::offset_of!(_reent, __cleanup) - 60usize];
    ["Offset of field: _reent::_result"][::core::mem::offset_of!(_reent, _result) - 64usize];
    ["Offset of field: _reent::_result_k"][::core::mem::offset_of!(_reent, _result_k) - 68usize];
    ["Offset of field: _reent::_p5s"][::core::mem::offset_of!(_reent, _p5s) - 72usize];
    ["Offset of field: _reent::_freelist"][::core::mem::offset_of!(_reent, _freelist) - 76usize];
    ["Offset of field: _reent::_cvtlen"][::core::mem::offset_of!(_reent, _cvtlen) - 80usize];
    ["Offset of field: _reent::_cvtbuf"][::core::mem::offset_of!(_reent, _cvtbuf) - 84usize];
    ["Offset of field: _reent::_new"][::core::mem::offset_of!(_reent, _new) - 88usize];
    ["Offset of field: _reent::_atexit"][::core::mem::offset_of!(_reent, _atexit) - 328usize];
    ["Offset of field: _reent::_atexit0"][::core::mem::offset_of!(_reent, _atexit0) - 332usize];
    ["Offset of field: _reent::_sig_func"][::core::mem::offset_of!(_reent, _sig_func) - 732usize];
    ["Offset of field: _reent::__sglue"][::core::mem::offset_of!(_reent, __sglue) - 736usize];
    ["Offset of field: _reent::__sf"][::core::mem::offset_of!(_reent, __sf) - 748usize];
};
unsafe extern "C" {
    pub static mut _impure_ptr: *mut _reent;
}
unsafe extern "C" {
    pub static _global_impure_ptr: *mut _reent;
}
unsafe extern "C" {
    pub fn _reclaim_reent(arg1: *mut _reent);
}
unsafe extern "C" {
    pub fn memchr(
        arg1: *const cty::c_void,
        arg2: cty::c_int,
        arg3: cty::c_uint,
    ) -> *mut cty::c_void;
}
unsafe extern "C" {
    pub fn memcmp(
        arg1: *const cty::c_void,
        arg2: *const cty::c_void,
        arg3: cty::c_uint,
    ) -> cty::c_int;
}
unsafe extern "C" {
    pub fn memcpy(
        arg1: *mut cty::c_void,
        arg2: *const cty::c_void,
        arg3: cty::c_uint,
    ) -> *mut cty::c_void;
}
unsafe extern "C" {
    pub fn memmove(
        arg1: *mut cty::c_void,
        arg2: *const cty::c_void,
        arg3: cty::c_uint,
    ) -> *mut cty::c_void;
}
unsafe extern "C" {
    pub fn memset(arg1: *mut cty::c_void, arg2: cty::c_int, arg3: cty::c_uint) -> *mut cty::c_void;
}
unsafe extern "C" {
    pub fn strcat(arg1: *mut cty::c_char, arg2: *const cty::c_char) -> *mut cty::c_char;
}
unsafe extern "C" {
    pub fn strchr(arg1: *const cty::c_char, arg2: cty::c_int) -> *mut cty::c_char;
}
unsafe extern "C" {
    pub fn strcmp(arg1: *const cty::c_char, arg2: *const cty::c_char) -> cty::c_int;
}
unsafe extern "C" {
    pub fn strcoll(arg1: *const cty::c_char, arg2: *const cty::c_char) -> cty::c_int;
}
unsafe extern "C" {
    pub fn strcpy(arg1: *mut cty::c_char, arg2: *const cty::c_char) -> *mut cty::c_char;
}
unsafe extern "C" {
    pub fn strcspn(arg1: *const cty::c_char, arg2: *const cty::c_char) -> cty::c_uint;
}
unsafe extern "C" {
    pub fn strerror(arg1: cty::c_int) -> *mut cty::c_char;
}
unsafe extern "C" {
    pub fn strlen(arg1: *const cty::c_char) -> cty::c_uint;
}
unsafe extern "C" {
    pub fn strncat(
        arg1: *mut cty::c_char,
        arg2: *const cty::c_char,
        arg3: cty::c_uint,
    ) -> *mut cty::c_char;
}
unsafe extern "C" {
    pub fn strncmp(
        arg1: *const cty::c_char,
        arg2: *const cty::c_char,
        arg3: cty::c_uint,
    ) -> cty::c_int;
}
unsafe extern "C" {
    pub fn strncpy(
        arg1: *mut cty::c_char,
        arg2: *const cty::c_char,
        arg3: cty::c_uint,
    ) -> *mut cty::c_char;
}
unsafe extern "C" {
    pub fn strpbrk(arg1: *const cty::c_char, arg2: *const cty::c_char) -> *mut cty::c_char;
}
unsafe extern "C" {
    pub fn strrchr(arg1: *const cty::c_char, arg2: cty::c_int) -> *mut cty::c_char;
}
unsafe extern "C" {
    pub fn strspn(arg1: *const cty::c_char, arg2: *const cty::c_char) -> cty::c_uint;
}
unsafe extern "C" {
    pub fn strstr(arg1: *const cty::c_char, arg2: *const cty::c_char) -> *mut cty::c_char;
}
unsafe extern "C" {
    pub fn strtok(arg1: *mut cty::c_char, arg2: *const cty::c_char) -> *mut cty::c_char;
}
unsafe extern "C" {
    pub fn strxfrm(
        arg1: *mut cty::c_char,
        arg2: *const cty::c_char,
        arg3: cty::c_uint,
    ) -> cty::c_uint;
}
unsafe extern "C" {
    pub fn strtok_r(
        arg1: *mut cty::c_char,
        arg2: *const cty::c_char,
        arg3: *mut *mut cty::c_char,
    ) -> *mut cty::c_char;
}
unsafe extern "C" {
    pub fn bcmp(
        arg1: *const cty::c_void,
        arg2: *const cty::c_void,
        arg3: cty::c_uint,
    ) -> cty::c_int;
}
unsafe extern "C" {
    pub fn bcopy(arg1: *const cty::c_void, arg2: *mut cty::c_void, arg3: cty::c_uint);
}
unsafe extern "C" {
    pub fn bzero(arg1: *mut cty::c_void, arg2: cty::c_uint);
}
unsafe extern "C" {
    pub fn explicit_bzero(arg1: *mut cty::c_void, arg2: usize);
}
unsafe extern "C" {
    pub fn timingsafe_bcmp(
        arg1: *const cty::c_void,
        arg2: *const cty::c_void,
        arg3: usize,
    ) -> cty::c_int;
}
unsafe extern "C" {
    pub fn timingsafe_memcmp(
        arg1: *const cty::c_void,
        arg2: *const cty::c_void,
        arg3: usize,
    ) -> cty::c_int;
}
unsafe extern "C" {
    pub fn ffs(arg1: cty::c_int) -> cty::c_int;
}
unsafe extern "C" {
    pub fn index(arg1: *const cty::c_char, arg2: cty::c_int) -> *mut cty::c_char;
}
unsafe extern "C" {
    pub fn memccpy(
        arg1: *mut cty::c_void,
        arg2: *const cty::c_void,
        arg3: cty::c_int,
        arg4: cty::c_uint,
    ) -> *mut cty::c_void;
}
unsafe extern "C" {
    pub fn rindex(arg1: *const cty::c_char, arg2: cty::c_int) -> *mut cty::c_char;
}
unsafe extern "C" {
    pub fn stpcpy(arg1: *mut cty::c_char, arg2: *const cty::c_char) -> *mut cty::c_char;
}
unsafe extern "C" {
    pub fn stpncpy(
        arg1: *mut cty::c_char,
        arg2: *const cty::c_char,
        arg3: cty::c_uint,
    ) -> *mut cty::c_char;
}
unsafe extern "C" {
    pub fn strcasecmp(arg1: *const cty::c_char, arg2: *const cty::c_char) -> cty::c_int;
}
unsafe extern "C" {
    pub fn strdup(arg1: *const cty::c_char) -> *mut cty::c_char;
}
unsafe extern "C" {
    pub fn _strdup_r(arg1: *mut _reent, arg2: *const cty::c_char) -> *mut cty::c_char;
}
unsafe extern "C" {
    pub fn strndup(arg1: *const cty::c_char, arg2: cty::c_uint) -> *mut cty::c_char;
}
unsafe extern "C" {
    pub fn _strndup_r(arg1: *mut _reent, arg2: *const cty::c_char, arg3: usize)
        -> *mut cty::c_char;
}
unsafe extern "C" {
    #[link_name = "\u{1}__xpg_strerror_r"]
    pub fn strerror_r(arg1: cty::c_int, arg2: *mut cty::c_char, arg3: usize) -> cty::c_int;
}
unsafe extern "C" {
    pub fn _strerror_r(
        arg1: *mut _reent,
        arg2: cty::c_int,
        arg3: cty::c_int,
        arg4: *mut cty::c_int,
    ) -> *mut cty::c_char;
}
unsafe extern "C" {
    pub fn strlcat(
        arg1: *mut cty::c_char,
        arg2: *const cty::c_char,
        arg3: cty::c_uint,
    ) -> cty::c_uint;
}
unsafe extern "C" {
    pub fn strlcpy(
        arg1: *mut cty::c_char,
        arg2: *const cty::c_char,
        arg3: cty::c_uint,
    ) -> cty::c_uint;
}
unsafe extern "C" {
    pub fn strncasecmp(
        arg1: *const cty::c_char,
        arg2: *const cty::c_char,
        arg3: cty::c_uint,
    ) -> cty::c_int;
}
unsafe extern "C" {
    pub fn strnlen(arg1: *const cty::c_char, arg2: usize) -> usize;
}
unsafe extern "C" {
    pub fn strsep(arg1: *mut *mut cty::c_char, arg2: *const cty::c_char) -> *mut cty::c_char;
}
unsafe extern "C" {
    pub fn strlwr(arg1: *mut cty::c_char) -> *mut cty::c_char;
}
unsafe extern "C" {
    pub fn strupr(arg1: *mut cty::c_char) -> *mut cty::c_char;
}
unsafe extern "C" {
    pub fn strsignal(__signo: cty::c_int) -> *mut cty::c_char;
}
unsafe extern "C" {
    pub fn isalnum(__c: cty::c_int) -> cty::c_int;
}
unsafe extern "C" {
    pub fn isalpha(__c: cty::c_int) -> cty::c_int;
}
unsafe extern "C" {
    pub fn iscntrl(__c: cty::c_int) -> cty::c_int;
}
unsafe extern "C" {
    pub fn isdigit(__c: cty::c_int) -> cty::c_int;
}
unsafe extern "C" {
    pub fn isgraph(__c: cty::c_int) -> cty::c_int;
}
unsafe extern "C" {
    pub fn islower(__c: cty::c_int) -> cty::c_int;
}
unsafe extern "C" {
    pub fn isprint(__c: cty::c_int) -> cty::c_int;
}
unsafe extern "C" {
    pub fn ispunct(__c: cty::c_int) -> cty::c_int;
}
unsafe extern "C" {
    pub fn isspace(__c: cty::c_int) -> cty::c_int;
}
unsafe extern "C" {
    pub fn isupper(__c: cty::c_int) -> cty::c_int;
}
unsafe extern "C" {
    pub fn isxdigit(__c: cty::c_int) -> cty::c_int;
}
unsafe extern "C" {
    pub fn tolower(__c: cty::c_int) -> cty::c_int;
}
unsafe extern "C" {
    pub fn toupper(__c: cty::c_int) -> cty::c_int;
}
unsafe extern "C" {
    pub fn isblank(__c: cty::c_int) -> cty::c_int;
}
unsafe extern "C" {
    pub fn isascii(__c: cty::c_int) -> cty::c_int;
}
unsafe extern "C" {
    pub fn toascii(__c: cty::c_int) -> cty::c_int;
}
unsafe extern "C" {
    pub static mut __ctype_ptr__: *const cty::c_char;
}
unsafe extern "C" {
    pub static _ctype_: [cty::c_char; 0usize];
}
unsafe extern "C" {
    #[doc = " \\addtogroup group_clocking_hfclk High-Frequency Clocking API\n \\ingroup group_clocking\n @{"]
    pub fn CySysClkImoStart();
}
unsafe extern "C" {
    pub fn CySysClkImoStop();
}
unsafe extern "C" {
    pub fn CySysClkWriteHfclkDirect(clkSelect: uint32);
}
unsafe extern "C" {
    pub fn CySysClkWriteSysclkDiv(divider: uint32);
}
unsafe extern "C" {
    pub fn CySysClkWriteImoFreq(freq: uint32);
}
unsafe extern "C" {
    pub fn CySysClkGetSysclkSource() -> uint32;
}
unsafe extern "C" {
    pub fn CySysEnablePumpClock(enable: uint32);
}
unsafe extern "C" {
    pub fn CySysLvdEnable(threshold: uint32);
}
unsafe extern "C" {
    pub fn CySysLvdDisable();
}
unsafe extern "C" {
    pub fn CySysLvdGetInterruptSource() -> uint32;
}
unsafe extern "C" {
    pub fn CySysLvdClearInterrupt();
}
unsafe extern "C" {
    #[doc = " \\addtogroup group_interrupts Interrupt API\n \\brief The APIs in this chapter apply to all architectures except as noted. The Interrupts API is provided in the\n CyLib.c and CyLib.h files. Refer also to the Interrupt component datasheet for more information about interrupts.\n @{"]
    pub fn CyIntSetSysVector(number: uint8, address: cyisraddress) -> cyisraddress;
}
unsafe extern "C" {
    pub fn CyIntGetSysVector(number: uint8) -> cyisraddress;
}
unsafe extern "C" {
    pub fn CyIntSetVector(number: uint8, address: cyisraddress) -> cyisraddress;
}
unsafe extern "C" {
    pub fn CyIntGetVector(number: uint8) -> cyisraddress;
}
unsafe extern "C" {
    pub fn CyIntSetPriority(number: uint8, priority: uint8);
}
unsafe extern "C" {
    pub fn CyIntGetPriority(number: uint8) -> uint8;
}
unsafe extern "C" {
    pub fn CyIntEnable(number: uint8);
}
unsafe extern "C" {
    pub fn CyIntGetState(number: uint8) -> uint8;
}
unsafe extern "C" {
    pub fn CyIntDisable(number: uint8);
}
unsafe extern "C" {
    pub fn CyIntSetPending(number: uint8);
}
unsafe extern "C" {
    pub fn CyIntClearPending(number: uint8);
}
unsafe extern "C" {
    pub fn CyDisableInts() -> uint32;
}
unsafe extern "C" {
    pub fn CyEnableInts(mask: uint32);
}
unsafe extern "C" {
    #[doc = " \\addtogroup group_api_delay_functions Delay API\n @{"]
    pub static mut cydelayFreqHz: uint32;
}
unsafe extern "C" {
    pub static mut cydelayFreqKhz: uint32;
}
unsafe extern "C" {
    pub static mut cydelayFreqMhz: uint8;
}
unsafe extern "C" {
    pub static mut cydelay32kMs: uint32;
}
unsafe extern "C" {
    pub fn CyDelay(milliseconds: uint32);
}
unsafe extern "C" {
    pub fn CyDelayUs(microseconds: uint16);
}
unsafe extern "C" {
    pub fn CyDelayFreq(freq: uint32);
}
unsafe extern "C" {
    pub fn CyDelayCycles(cycles: uint32);
}
unsafe extern "C" {
    #[doc = " \\addtogroup group_api_system_functions System API\n @{"]
    pub fn CySoftwareReset();
}
unsafe extern "C" {
    pub fn CyEnterCriticalSection() -> uint8;
}
unsafe extern "C" {
    pub fn CyExitCriticalSection(savedIntrStatus: uint8);
}
unsafe extern "C" {
    pub fn CyHalt(reason: uint8);
}
unsafe extern "C" {
    pub fn CySysGetResetReason(reason: uint32) -> uint32;
}
unsafe extern "C" {
    pub fn CyGetUniqueId(uniqueId: *mut uint32);
}
unsafe extern "C" {
    pub fn IntDefaultHandler();
}
#[doc = " \\addtogroup group_api_systick_functions System Timer (SysTick) API\n @{"]
pub type cySysTickCallback = ::core::option::Option<unsafe extern "C" fn()>;
unsafe extern "C" {
    pub fn CySysTickStart();
}
unsafe extern "C" {
    pub fn CySysTickInit();
}
unsafe extern "C" {
    pub fn CySysTickEnable();
}
unsafe extern "C" {
    pub fn CySysTickStop();
}
unsafe extern "C" {
    pub fn CySysTickEnableInterrupt();
}
unsafe extern "C" {
    pub fn CySysTickDisableInterrupt();
}
unsafe extern "C" {
    pub fn CySysTickSetReload(value: uint32);
}
unsafe extern "C" {
    pub fn CySysTickGetReload() -> uint32;
}
unsafe extern "C" {
    pub fn CySysTickGetValue() -> uint32;
}
unsafe extern "C" {
    pub fn CySysTickSetCallback(number: uint32, function: cySysTickCallback) -> cySysTickCallback;
}
unsafe extern "C" {
    pub fn CySysTickGetCallback(number: uint32) -> cySysTickCallback;
}
unsafe extern "C" {
    pub fn CySysTickGetCountFlag() -> uint32;
}
unsafe extern "C" {
    pub fn CySysTickClear();
}
unsafe extern "C" {
    pub static mut CySysTickInitVar: uint32;
}
unsafe extern "C" {
    pub static cyImoFreqMhz2Reg: [uint8; 46usize];
}
#[doc = " \\addtogroup group_structures\n @{"]
#[repr(C)]
#[derive(Debug, Copy, Clone)]
pub struct UART_tx_BACKUP_STRUCT {
    #[doc = "< State of the port control register"]
    pub pcState: uint32,
    #[doc = "< State of the SIO configuration"]
    pub sioState: uint32,
    #[doc = "< State of the USBIO regulator"]
    pub usbState: uint32,
}
#[allow(clippy::unnecessary_operation, clippy::identity_op)]
const _: () = {
    ["Size of UART_tx_BACKUP_STRUCT"][::core::mem::size_of::<UART_tx_BACKUP_STRUCT>() - 12usize];
    ["Alignment of UART_tx_BACKUP_STRUCT"]
        [::core::mem::align_of::<UART_tx_BACKUP_STRUCT>() - 4usize];
    ["Offset of field: UART_tx_BACKUP_STRUCT::pcState"]
        [::core::mem::offset_of!(UART_tx_BACKUP_STRUCT, pcState) - 0usize];
    ["Offset of field: UART_tx_BACKUP_STRUCT::sioState"]
        [::core::mem::offset_of!(UART_tx_BACKUP_STRUCT, sioState) - 4usize];
    ["Offset of field: UART_tx_BACKUP_STRUCT::usbState"]
        [::core::mem::offset_of!(UART_tx_BACKUP_STRUCT, usbState) - 8usize];
};
unsafe extern "C" {
    #[doc = "        Function Prototypes\n/\n/**\n \\addtogroup group_general\n @{"]
    pub fn UART_tx_Read() -> uint8;
}
unsafe extern "C" {
    pub fn UART_tx_Write(value: uint8);
}
unsafe extern "C" {
    pub fn UART_tx_ReadDataReg() -> uint8;
}
unsafe extern "C" {
    pub fn UART_tx_SetDriveMode(mode: uint8);
}
unsafe extern "C" {
    pub fn UART_tx_SetInterruptMode(position: uint16, mode: uint16);
}
unsafe extern "C" {
    pub fn UART_tx_ClearInterrupt() -> uint8;
}
unsafe extern "C" {
    #[doc = " \\addtogroup group_power\n @{"]
    pub fn UART_tx_Sleep();
}
unsafe extern "C" {
    pub fn UART_tx_Wakeup();
}
#[doc = " \\addtogroup group_structures\n @{"]
#[repr(C)]
#[derive(Debug, Copy, Clone)]
pub struct UART_rx_BACKUP_STRUCT {
    #[doc = "< State of the port control register"]
    pub pcState: uint32,
    #[doc = "< State of the SIO configuration"]
    pub sioState: uint32,
    #[doc = "< State of the USBIO regulator"]
    pub usbState: uint32,
}
#[allow(clippy::unnecessary_operation, clippy::identity_op)]
const _: () = {
    ["Size of UART_rx_BACKUP_STRUCT"][::core::mem::size_of::<UART_rx_BACKUP_STRUCT>() - 12usize];
    ["Alignment of UART_rx_BACKUP_STRUCT"]
        [::core::mem::align_of::<UART_rx_BACKUP_STRUCT>() - 4usize];
    ["Offset of field: UART_rx_BACKUP_STRUCT::pcState"]
        [::core::mem::offset_of!(UART_rx_BACKUP_STRUCT, pcState) - 0usize];
    ["Offset of field: UART_rx_BACKUP_STRUCT::sioState"]
        [::core::mem::offset_of!(UART_rx_BACKUP_STRUCT, sioState) - 4usize];
    ["Offset of field: UART_rx_BACKUP_STRUCT::usbState"]
        [::core::mem::offset_of!(UART_rx_BACKUP_STRUCT, usbState) - 8usize];
};
unsafe extern "C" {
    #[doc = "        Function Prototypes\n/\n/**\n \\addtogroup group_general\n @{"]
    pub fn UART_rx_Read() -> uint8;
}
unsafe extern "C" {
    pub fn UART_rx_Write(value: uint8);
}
unsafe extern "C" {
    pub fn UART_rx_ReadDataReg() -> uint8;
}
unsafe extern "C" {
    pub fn UART_rx_SetDriveMode(mode: uint8);
}
unsafe extern "C" {
    pub fn UART_rx_SetInterruptMode(position: uint16, mode: uint16);
}
unsafe extern "C" {
    pub fn UART_rx_ClearInterrupt() -> uint8;
}
unsafe extern "C" {
    #[doc = " \\addtogroup group_power\n @{"]
    pub fn UART_rx_Sleep();
}
unsafe extern "C" {
    pub fn UART_rx_Wakeup();
}
unsafe extern "C" {
    pub fn UART_SCBCLK_Start();
}
unsafe extern "C" {
    pub fn UART_SCBCLK_Stop();
}
unsafe extern "C" {
    pub fn UART_SCBCLK_SetFractionalDividerRegister(clkDivider: uint16, clkFractional: uint8);
}
unsafe extern "C" {
    pub fn UART_SCBCLK_GetDividerRegister() -> uint16;
}
unsafe extern "C" {
    pub fn UART_SCBCLK_GetFractionalDividerRegister() -> uint8;
}
#[doc = "       Type Definitions"]
#[repr(C)]
#[derive(Debug, Copy, Clone)]
pub struct UART_BACKUP_STRUCT {
    pub enableState: uint8,
}
#[allow(clippy::unnecessary_operation, clippy::identity_op)]
const _: () = {
    ["Size of UART_BACKUP_STRUCT"][::core::mem::size_of::<UART_BACKUP_STRUCT>() - 1usize];
    ["Alignment of UART_BACKUP_STRUCT"][::core::mem::align_of::<UART_BACKUP_STRUCT>() - 1usize];
    ["Offset of field: UART_BACKUP_STRUCT::enableState"]
        [::core::mem::offset_of!(UART_BACKUP_STRUCT, enableState) - 0usize];
};
unsafe extern "C" {
    #[doc = " \\addtogroup group_general\n @{"]
    pub fn UART_Init();
}
unsafe extern "C" {
    pub fn UART_Enable();
}
unsafe extern "C" {
    pub fn UART_Start();
}
unsafe extern "C" {
    pub fn UART_Stop();
}
unsafe extern "C" {
    #[doc = " \\addtogroup group_power\n @{"]
    pub fn UART_Sleep();
}
unsafe extern "C" {
    pub fn UART_Wakeup();
}
unsafe extern "C" {
    pub fn UART_SetCustomInterruptHandler(func: ::core::option::Option<unsafe extern "C" fn()>);
}
unsafe extern "C" {
    pub fn UART_SetRxFifoLevel(level: uint32);
}
unsafe extern "C" {
    pub fn UART_SetTxFifoLevel(level: uint32);
}
unsafe extern "C" {
    #[doc = " UART_initVar indicates whether the UART\n  component has been initialized. The variable is initialized to 0\n  and set to 1 the first time SCB_Start() is called. This allows\n  the component to restart without reinitialization after the first\n  call to the UART_Start() routine.\n\n  If re-initialization of the component is required, then the\n  UART_Init() function can be called before the\n  UART_Start() or UART_Enable() function."]
    pub static mut UART_initVar: uint8;
}
unsafe extern "C" {
    pub fn UART_I2CSlaveNackGeneration();
}
#[doc = " \\addtogroup group_structures\n @{"]
#[repr(C)]
#[derive(Debug, Copy, Clone)]
pub struct UART_SPI_INIT_STRUCT {
    #[doc = " Mode of operation for SPI. The following defines are available choices:\n  - UART_SPI_SLAVE\n  - UART_SPI_MASTE"]
    pub mode: uint32,
    #[doc = " Submode of operation for SPI. The following defines are available\n  choices:\n  - UART_SPI_MODE_MOTOROLA\n  - UART_SPI_MODE_TI_COINCIDES\n  - UART_SPI_MODE_TI_PRECEDES\n  - UART_SPI_MODE_NATIONAL"]
    pub submode: uint32,
    #[doc = " Determines the sclk relationship for Motorola submode. Ignored\n  for other submodes. The following defines are available choices:\n  - UART_SPI_SCLK_CPHA0_CPOL0\n  - UART_SPI_SCLK_CPHA0_CPOL1\n  - UART_SPI_SCLK_CPHA1_CPOL0\n  - UART_SPI_SCLK_CPHA1_CPOL1"]
    pub sclkMode: uint32,
    #[doc = " Oversampling factor for the SPI clock. Ignored for Slave mode operation."]
    pub oversample: uint32,
    #[doc = " Applies median filter on the input lines: 0  not applied, 1  applied."]
    pub enableMedianFilter: uint32,
    #[doc = " Applies late sampling of MISO line: 0  not applied, 1  applied.\n  Ignored for slave mode."]
    pub enableLateSampling: uint32,
    #[doc = " Enables wakeup from low power mode: 0  disable, 1  enable.\n  Ignored for master mode."]
    pub enableWake: uint32,
    #[doc = " Number of data bits for RX direction.\n  Different dataBitsRx and dataBitsTx are only allowed for National\n  submode."]
    pub rxDataBits: uint32,
    #[doc = " Number of data bits for TX direction.\n  Different dataBitsRx and dataBitsTx are only allowed for National\n  submode."]
    pub txDataBits: uint32,
    #[doc = " Determines the bit ordering. The following defines are available\n  choices:\n  - UART_BITS_ORDER_LSB_FIRST\n  - UART_BITS_ORDER_MSB_FIRST"]
    pub bitOrder: uint32,
    #[doc = " Determines whether transfers are back to back or have SS disabled\n  between words. Ignored for slave mode. The following defines are\n  available choices:\n  - UART_SPI_TRANSFER_CONTINUOUS\n  - UART_SPI_TRANSFER_SEPARATED"]
    pub transferSeperation: uint32,
    #[doc = " Size of the RX buffer in bytes/words (depends on rxDataBits parameter).\n  A value equal to the RX FIFO depth implies the usage of buffering in\n  hardware. A value greater than the RX FIFO depth results in a software\n  buffer.\n  The UART_INTR _RX_NOT_EMPTY interrupt has to be enabled to\n  transfer data into the software buffer.\n  - The RX and TX FIFO depth is equal to 8 bytes/words for PSoC 4100 /\n    PSoC 4200 devices.\n  - The RX and TX FIFO depth is equal to 8 bytes/words or 16\n    bytes (Byte mode is enabled) for PSoC 4100 BLE / PSoC 4200 BLE /\n    PSoC 4100M / PSoC 4200M / PSoC 4200L / PSoC 4000S / PSoC 4100S /\n    PSoC Analog Coprocessor devices."]
    pub rxBufferSize: uint32,
    #[doc = " Buffer space provided for a RX software buffer:\n  - A NULL pointer must be provided to use hardware buffering.\n  - A pointer to an allocated buffer must be provided to use software\n    buffering. The buffer size must equal (rxBufferSize + 1) in bytes if\n    dataBitsRx is less or equal to 8, otherwise (2 * (rxBufferSize + 1))\n    in bytes. The software RX buffer always keeps one element empty.\n    For correct operation the allocated RX buffer has to be one element\n    greater than maximum packet size expected to be received."]
    pub rxBuffer: *mut uint8,
    #[doc = " Size of the TX buffer in bytes/words(depends on txDataBits parameter).\n  A value equal to the TX FIFO depth implies the usage of buffering in\n  hardware. A value greater than the TX FIFO depth results in a software\n  buffer.\n  - The RX and TX FIFO depth is equal to 8 bytes/words for PSoC 4100 /\n    PSoC 4200 devices.\n  - The RX and TX FIFO depth is equal to 8 bytes/words or 16\n    bytes (Byte mode is enabled) for PSoC 4100 BLE / PSoC 4200 BLE /\n    PSoC 4100M / PSoC 4200M / PSoC 4200L / PSoC 4000S / PSoC 4100S /\n    PSoC Analog Coprocessor devices."]
    pub txBufferSize: uint32,
    #[doc = " Buffer space provided for a TX software buffer:\n  - A NULL pointer must be provided to use hardware buffering.\n  - A pointer to an allocated buffer must be provided to use software\n    buffering. The buffer size must equal txBufferSize if dataBitsTx is\n    less or equal to 8, otherwise (2* txBufferSize)."]
    pub txBuffer: *mut uint8,
    #[doc = " Enables component interrupt: 0  disable, 1  enable.\n  The interrupt has to be enabled if software buffer is used."]
    pub enableInterrupt: uint32,
    #[doc = " Mask of enabled interrupt sources for the RX direction. This mask is\n  written regardless of the setting of the enable Interrupt field.\n  Multiple sources are enabled by providing a value that is the OR of\n  all of the following sources to enable:\n  - UART_INTR_RX_FIFO_LEVEL\n  - UART_INTR_RX_NOT_EMPTY\n  - UART_INTR_RX_FULL\n  - UART_INTR_RX_OVERFLOW\n  - UART_INTR_RX_UNDERFLOW\n  - UART_INTR_SLAVE_SPI_BUS_ERROR"]
    pub rxInterruptMask: uint32,
    #[doc = " FIFO level for an RX FIFO level interrupt. This value is written\n  regardless of whether the RX FIFO level interrupt source is enabled."]
    pub rxTriggerLevel: uint32,
    #[doc = " Mask of enabled interrupt sources for the TX direction. This mask is\n  written regardless of the setting of the enable Interrupt field.\n  Multiple sources are enabled by providing a value that is the OR of\n  all of the following sources to enable:\n  - UART_INTR_TX_FIFO_LEVEL\n  - UART_INTR_TX_NOT_FULL\n  - UART_INTR_TX_EMPTY\n  - UART_INTR_TX_OVERFLOW\n  - UART_INTR_TX_UNDERFLOW\n  - UART_INTR_MASTER_SPI_DONE"]
    pub txInterruptMask: uint32,
    #[doc = " FIFO level for a TX FIFO level interrupt. This value is written\n regardless of whether the TX FIFO level interrupt source is enabled."]
    pub txTriggerLevel: uint32,
    #[doc = " When enabled the TX and RX FIFO depth is doubled and equal to\n  16 bytes: 0  disable, 1  enable. This implies that number of\n  TX and RX data bits must be less than or equal to 8.\n\n  Ignored for all devices other than PSoC 4100 BLE / PSoC 4200 BLE /\n  PSoC 4100M / PSoC 4200M / PSoC 4200L / PSoC 4000S / PSoC 4100S /\n  PSoC Analog Coprocessor."]
    pub enableByteMode: uint8,
    #[doc = " Enables continuous SCLK generation by the SPI master: 0  disable,\n  1  enable.\n\n  Ignored for all devices other than PSoC 4100 BLE / PSoC 4200 BLE /\n  PSoC 4100M / PSoC 4200M / PSoC 4200L / PSoC 4000S / PSoC 4100S /\n  PSoC Analog Coprocessor."]
    pub enableFreeRunSclk: uint8,
    #[doc = " Active polarity of slave select lines 0-3. This is bit mask where bit\n  UART_SPI_SLAVE_SELECT0 corresponds to slave select 0\n  polarity, bit UART_SPI_SLAVE_SELECT1  slave select 1\n  polarity and so on. Polarity constants are:\n  - UART_SPI_SS_ACTIVE_LOW\n  - UART_SPI_SS_ACTIVE_HIGH\n\n  Ignored for all devices other than PSoC 4100 BLE / PSoC 4200 BLE /\n  PSoC 4100M / PSoC 4200M / PSoC 4200L / PSoC 4000S / PSoC 4100S /\n  PSoC Analog Coprocessor."]
    pub polaritySs: uint8,
}
#[allow(clippy::unnecessary_operation, clippy::identity_op)]
const _: () = {
    ["Size of UART_SPI_INIT_STRUCT"][::core::mem::size_of::<UART_SPI_INIT_STRUCT>() - 84usize];
    ["Alignment of UART_SPI_INIT_STRUCT"][::core::mem::align_of::<UART_SPI_INIT_STRUCT>() - 4usize];
    ["Offset of field: UART_SPI_INIT_STRUCT::mode"]
        [::core::mem::offset_of!(UART_SPI_INIT_STRUCT, mode) - 0usize];
    ["Offset of field: UART_SPI_INIT_STRUCT::submode"]
        [::core::mem::offset_of!(UART_SPI_INIT_STRUCT, submode) - 4usize];
    ["Offset of field: UART_SPI_INIT_STRUCT::sclkMode"]
        [::core::mem::offset_of!(UART_SPI_INIT_STRUCT, sclkMode) - 8usize];
    ["Offset of field: UART_SPI_INIT_STRUCT::oversample"]
        [::core::mem::offset_of!(UART_SPI_INIT_STRUCT, oversample) - 12usize];
    ["Offset of field: UART_SPI_INIT_STRUCT::enableMedianFilter"]
        [::core::mem::offset_of!(UART_SPI_INIT_STRUCT, enableMedianFilter) - 16usize];
    ["Offset of field: UART_SPI_INIT_STRUCT::enableLateSampling"]
        [::core::mem::offset_of!(UART_SPI_INIT_STRUCT, enableLateSampling) - 20usize];
    ["Offset of field: UART_SPI_INIT_STRUCT::enableWake"]
        [::core::mem::offset_of!(UART_SPI_INIT_STRUCT, enableWake) - 24usize];
    ["Offset of field: UART_SPI_INIT_STRUCT::rxDataBits"]
        [::core::mem::offset_of!(UART_SPI_INIT_STRUCT, rxDataBits) - 28usize];
    ["Offset of field: UART_SPI_INIT_STRUCT::txDataBits"]
        [::core::mem::offset_of!(UART_SPI_INIT_STRUCT, txDataBits) - 32usize];
    ["Offset of field: UART_SPI_INIT_STRUCT::bitOrder"]
        [::core::mem::offset_of!(UART_SPI_INIT_STRUCT, bitOrder) - 36usize];
    ["Offset of field: UART_SPI_INIT_STRUCT::transferSeperation"]
        [::core::mem::offset_of!(UART_SPI_INIT_STRUCT, transferSeperation) - 40usize];
    ["Offset of field: UART_SPI_INIT_STRUCT::rxBufferSize"]
        [::core::mem::offset_of!(UART_SPI_INIT_STRUCT, rxBufferSize) - 44usize];
    ["Offset of field: UART_SPI_INIT_STRUCT::rxBuffer"]
        [::core::mem::offset_of!(UART_SPI_INIT_STRUCT, rxBuffer) - 48usize];
    ["Offset of field: UART_SPI_INIT_STRUCT::txBufferSize"]
        [::core::mem::offset_of!(UART_SPI_INIT_STRUCT, txBufferSize) - 52usize];
    ["Offset of field: UART_SPI_INIT_STRUCT::txBuffer"]
        [::core::mem::offset_of!(UART_SPI_INIT_STRUCT, txBuffer) - 56usize];
    ["Offset of field: UART_SPI_INIT_STRUCT::enableInterrupt"]
        [::core::mem::offset_of!(UART_SPI_INIT_STRUCT, enableInterrupt) - 60usize];
    ["Offset of field: UART_SPI_INIT_STRUCT::rxInterruptMask"]
        [::core::mem::offset_of!(UART_SPI_INIT_STRUCT, rxInterruptMask) - 64usize];
    ["Offset of field: UART_SPI_INIT_STRUCT::rxTriggerLevel"]
        [::core::mem::offset_of!(UART_SPI_INIT_STRUCT, rxTriggerLevel) - 68usize];
    ["Offset of field: UART_SPI_INIT_STRUCT::txInterruptMask"]
        [::core::mem::offset_of!(UART_SPI_INIT_STRUCT, txInterruptMask) - 72usize];
    ["Offset of field: UART_SPI_INIT_STRUCT::txTriggerLevel"]
        [::core::mem::offset_of!(UART_SPI_INIT_STRUCT, txTriggerLevel) - 76usize];
    ["Offset of field: UART_SPI_INIT_STRUCT::enableByteMode"]
        [::core::mem::offset_of!(UART_SPI_INIT_STRUCT, enableByteMode) - 80usize];
    ["Offset of field: UART_SPI_INIT_STRUCT::enableFreeRunSclk"]
        [::core::mem::offset_of!(UART_SPI_INIT_STRUCT, enableFreeRunSclk) - 81usize];
    ["Offset of field: UART_SPI_INIT_STRUCT::polaritySs"]
        [::core::mem::offset_of!(UART_SPI_INIT_STRUCT, polaritySs) - 82usize];
};
#[repr(C)]
#[derive(Debug, Copy, Clone)]
pub struct UART_UART_INIT_STRUCT {
    #[doc = " Mode of operation for the UART. The following defines are available\n  choices:\n  - UART_UART_MODE_STD\n  - UART_UART_MODE_SMARTCARD\n  - UART_UART_MODE_IRDA"]
    pub mode: uint32,
    #[doc = " Direction of operation for the UART. The following defines are available\n  choices:\n  - UART_UART_TX_RX\n  - UART_UART_RX\n  - UART_UART_TX"]
    pub direction: uint32,
    #[doc = " Number of data bits."]
    pub dataBits: uint32,
    #[doc = " Determines the parity. The following defines are available choices:\n  - UART_UART_PARITY_EVEN\n  - UART_UART_PARITY_ODD\n  - UART_UART_PARITY_NONE"]
    pub parity: uint32,
    #[doc = " Determines the number of stop bits. The following defines are available\n  choices:\n  - UART_UART_STOP_BITS_1\n  - UART_UART_STOP_BITS_1_5\n  - UART_UART_STOP_BITS_2"]
    pub stopBits: uint32,
    #[doc = " Oversampling factor for the UART.\n\n  Note The oversampling factor values are changed when enableIrdaLowPower\n  is enabled:\n  - UART_UART_IRDA_LP_OVS16\n  - UART_UART_IRDA_LP_OVS32\n  - UART_UART_IRDA_LP_OVS48\n  - UART_UART_IRDA_LP_OVS96\n  - UART_UART_IRDA_LP_OVS192\n  - UART_UART_IRDA_LP_OVS768\n  - UART_UART_IRDA_LP_OVS1536"]
    pub oversample: uint32,
    #[doc = " Enables IrDA low power RX mode operation: 0  disable, 1  enable.\n  The TX functionality does not work when enabled."]
    pub enableIrdaLowPower: uint32,
    #[doc = " Applies median filter on the input lines:  0  not applied, 1  applied."]
    pub enableMedianFilter: uint32,
    #[doc = " Enables retry when NACK response was received: 0  disable, 1  enable.\n  Only current content of TX FIFO is re-sent.\n  Ignored for modes other than SmartCard."]
    pub enableRetryNack: uint32,
    #[doc = " Inverts polarity of RX line: 0  non-inverting, 1  inverting.\n  Ignored for modes other than IrDA."]
    pub enableInvertedRx: uint32,
    #[doc = " Drop data from RX FIFO if parity error is detected: 0  disable,\n  1  enable."]
    pub dropOnParityErr: uint32,
    #[doc = " Drop data from RX FIFO if a frame error is detected: 0  disable,\n  1  enable."]
    pub dropOnFrameErr: uint32,
    #[doc = " Enables wakeup from low power mode: 0  disable, 1  enable.\n  Ignored for modes other than standard UART. The RX functionality\n  has to be enabled."]
    pub enableWake: uint32,
    #[doc = " Size of the RX buffer in bytes/words (depends on rxDataBits parameter).\n  A value equal to the RX FIFO depth implies the usage of buffering in\n  hardware. A value greater than the RX FIFO depth results in a software\n  buffer.\n  The UART_INTR _RX_NOT_EMPTY interrupt has to be enabled to\n  transfer data into the software buffer.\n  - The RX and TX FIFO depth is equal to 8 bytes/words for PSoC 4100 /\n    PSoC 4200 devices.\n  - The RX and TX FIFO depth is equal to 8 bytes/words or 16\n    bytes (Byte mode is enabled) for PSoC 4100 BLE / PSoC 4200 BLE /\n    PSoC 4100M / PSoC 4200M / PSoC 4200L / PSoC 4000S / PSoC 4100S /\n    PSoC Analog Coprocessor devices."]
    pub rxBufferSize: uint32,
    #[doc = " Buffer space provided for a RX software buffer:\n  - A NULL pointer must be provided to use hardware buffering.\n  - A pointer to an allocated buffer must be provided to use software\n    buffering. The buffer size must equal (rxBufferSize + 1) in bytes if\n    dataBitsRx is less or equal to 8, otherwise (2 * (rxBufferSize + 1))\n    in bytes. The software RX buffer always keeps one element empty.\n    For correct operation the allocated RX buffer has to be one element\n    greater than maximum packet size expected to be received."]
    pub rxBuffer: *mut uint8,
    #[doc = " Size of the TX buffer in bytes/words(depends on txDataBits parameter).\n  A value equal to the TX FIFO depth implies the usage of buffering in\n  hardware. A value greater than the TX FIFO depth results in a software\n  buffer.\n  - The RX and TX FIFO depth is equal to 8 bytes/words for PSoC 4100 /\n    PSoC 4200 devices.\n  - The RX and TX FIFO depth is equal to 8 bytes/words or 16\n    bytes (Byte mode is enabled) for PSoC 4100 BLE / PSoC 4200 BLE /\n    PSoC 4100M / PSoC 4200M / PSoC 4200L / PSoC 4000S / PSoC 4100S /\n    PSoC Analog Coprocessor devices."]
    pub txBufferSize: uint32,
    #[doc = " Buffer space provided for a TX software buffer:\n  - A NULL pointer must be provided to use hardware buffering.\n  - A pointer to an allocated buffer must be provided to use software\n    buffering. The buffer size must equal txBufferSize if dataBitsTx is\n    less or equal to 8, otherwise (2* txBufferSize)."]
    pub txBuffer: *mut uint8,
    #[doc = " Enables multiprocessor mode: 0  disable, 1  enable."]
    pub enableMultiproc: uint32,
    #[doc = " Enables matched address to be accepted: 0  disable, 1  enable."]
    pub multiprocAcceptAddr: uint32,
    #[doc = " 8 bit address to match in Multiprocessor mode. Ignored for other modes."]
    pub multiprocAddr: uint32,
    #[doc = " 8 bit mask of address bits that are compared for a Multiprocessor\n  address match. Ignored for other modes.\n  - Bit value 0  excludes bit from address comparison.\n  - Bit value 1  the bit needs to match with the corresponding bit\n   of the device address."]
    pub multiprocAddrMask: uint32,
    #[doc = " Enables component interrupt: 0  disable, 1  enable.\n  The interrupt has to be enabled if software buffer is used."]
    pub enableInterrupt: uint32,
    #[doc = " Mask of interrupt sources to enable in the RX direction. This mask is\n  written regardless of the setting of the enableInterrupt field.\n  Multiple sources are enabled by providing a value that is the OR of\n  all of the following sources to enable:\n  - UART_INTR_RX_FIFO_LEVEL\n  - UART_INTR_RX_NOT_EMPTY\n  - UART_INTR_RX_FULL\n  - UART_INTR_RX_OVERFLOW\n  - UART_INTR_RX_UNDERFLOW\n  - UART_INTR_RX_FRAME_ERROR\n  - UART_INTR_RX_PARITY_ERROR"]
    pub rxInterruptMask: uint32,
    #[doc = " FIFO level for an RX FIFO level interrupt. This value is written\n  regardless of whether the RX FIFO level interrupt source is enabled."]
    pub rxTriggerLevel: uint32,
    #[doc = " Mask of interrupt sources to enable in the TX direction. This mask is\n  written regardless of the setting of the enableInterrupt field.\n  Multiple sources are enabled by providing a value that is the OR of\n  all of the following sources to enable:\n  - UART_INTR_TX_FIFO_LEVEL\n  - UART_INTR_TX_NOT_FULL\n  - UART_INTR_TX_EMPTY\n  - UART_INTR_TX_OVERFLOW\n  - UART_INTR_TX_UNDERFLOW\n  - UART_INTR_TX_UART_DONE\n  - UART_INTR_TX_UART_NACK\n  - UART_INTR_TX_UART_ARB_LOST"]
    pub txInterruptMask: uint32,
    #[doc = " FIFO level for a TX FIFO level interrupt. This value is written\n  regardless of whether the TX FIFO level interrupt source is enabled."]
    pub txTriggerLevel: uint32,
    #[doc = " When enabled the TX and RX FIFO depth is doubled and equal to\n  16 bytes: 0  disable, 1  enable. This implies that number of\n  Data bits must be less than or equal to 8.\n\n  Ignored for all devices other than PSoC 4100 BLE / PSoC 4200 BLE /\n  PSoC 4100M / PSoC 4200M / PSoC 4200L / PSoC 4000S / PSoC 4100S /\n  PSoC Analog Coprocessor."]
    pub enableByteMode: uint8,
    #[doc = " Enables usage of CTS input signal by the UART transmitter : 0  disable,\n  1  enable.\n\n  Ignored for all devices other than PSoC 4100 BLE / PSoC 4200 BLE /\n  PSoC 4100M / PSoC 4200M / PSoC 4200L / PSoC 4000S / PSoC 4100S /\n  PSoC Analog Coprocessor."]
    pub enableCts: uint8,
    #[doc = " Sets active polarity of CTS input signal:\n  - UART_UART_CTS_ACTIVE_LOW\n  - UART_UART_CTS_ACTIVE_HIGH\n\n  Ignored for all devices other than PSoC 4100 BLE / PSoC 4200 BLE /\n  PSoC 4100M / PSoC 4200M / PSoC 4200L / PSoC 4000S / PSoC 4100S /\n  PSoC Analog Coprocessor."]
    pub ctsPolarity: uint8,
    #[doc = " RX FIFO level for RTS signal activation. While the RX FIFO has fewer\n  entries than the RTS FIFO level value the RTS signal remains active,\n  otherwise the RTS signal becomes inactive. By setting this field to 0,\n  RTS signal activation is disabled.\n\n  Ignored for all devices other than PSoC 4100 BLE / PSoC 4200 BLE /\n  PSoC 4100M / PSoC 4200M / PSoC 4200L / PSoC 4000S / PSoC 4100S /\n  PSoC Analog Coprocessor."]
    pub rtsRxFifoLevel: uint8,
    #[doc = " Sets active polarity of RTS output signal:\n  - UART_UART_RTS_ ACTIVE_LOW\n  - UART_UART_RTS_ACTIVE_HIGH\n\n  Ignored for all devices other than PSoC 4100 BLE / PSoC 4200 BLE /\n  PSoC 4100M / PSoC 4200M / PSoC 4200L / PSoC 4000S / PSoC 4100S /\n  PSoC Analog Coprocessor."]
    pub rtsPolarity: uint8,
    #[doc = " Configures the width of a break signal in that triggers the break\n  detection interrupt source. A Break is a low level on the RX line.\n  Valid range is 1-16 UART bits times."]
    pub breakWidth: uint8,
}
#[allow(clippy::unnecessary_operation, clippy::identity_op)]
const _: () = {
    ["Size of UART_UART_INIT_STRUCT"][::core::mem::size_of::<UART_UART_INIT_STRUCT>() - 112usize];
    ["Alignment of UART_UART_INIT_STRUCT"]
        [::core::mem::align_of::<UART_UART_INIT_STRUCT>() - 4usize];
    ["Offset of field: UART_UART_INIT_STRUCT::mode"]
        [::core::mem::offset_of!(UART_UART_INIT_STRUCT, mode) - 0usize];
    ["Offset of field: UART_UART_INIT_STRUCT::direction"]
        [::core::mem::offset_of!(UART_UART_INIT_STRUCT, direction) - 4usize];
    ["Offset of field: UART_UART_INIT_STRUCT::dataBits"]
        [::core::mem::offset_of!(UART_UART_INIT_STRUCT, dataBits) - 8usize];
    ["Offset of field: UART_UART_INIT_STRUCT::parity"]
        [::core::mem::offset_of!(UART_UART_INIT_STRUCT, parity) - 12usize];
    ["Offset of field: UART_UART_INIT_STRUCT::stopBits"]
        [::core::mem::offset_of!(UART_UART_INIT_STRUCT, stopBits) - 16usize];
    ["Offset of field: UART_UART_INIT_STRUCT::oversample"]
        [::core::mem::offset_of!(UART_UART_INIT_STRUCT, oversample) - 20usize];
    ["Offset of field: UART_UART_INIT_STRUCT::enableIrdaLowPower"]
        [::core::mem::offset_of!(UART_UART_INIT_STRUCT, enableIrdaLowPower) - 24usize];
    ["Offset of field: UART_UART_INIT_STRUCT::enableMedianFilter"]
        [::core::mem::offset_of!(UART_UART_INIT_STRUCT, enableMedianFilter) - 28usize];
    ["Offset of field: UART_UART_INIT_STRUCT::enableRetryNack"]
        [::core::mem::offset_of!(UART_UART_INIT_STRUCT, enableRetryNack) - 32usize];
    ["Offset of field: UART_UART_INIT_STRUCT::enableInvertedRx"]
        [::core::mem::offset_of!(UART_UART_INIT_STRUCT, enableInvertedRx) - 36usize];
    ["Offset of field: UART_UART_INIT_STRUCT::dropOnParityErr"]
        [::core::mem::offset_of!(UART_UART_INIT_STRUCT, dropOnParityErr) - 40usize];
    ["Offset of field: UART_UART_INIT_STRUCT::dropOnFrameErr"]
        [::core::mem::offset_of!(UART_UART_INIT_STRUCT, dropOnFrameErr) - 44usize];
    ["Offset of field: UART_UART_INIT_STRUCT::enableWake"]
        [::core::mem::offset_of!(UART_UART_INIT_STRUCT, enableWake) - 48usize];
    ["Offset of field: UART_UART_INIT_STRUCT::rxBufferSize"]
        [::core::mem::offset_of!(UART_UART_INIT_STRUCT, rxBufferSize) - 52usize];
    ["Offset of field: UART_UART_INIT_STRUCT::rxBuffer"]
        [::core::mem::offset_of!(UART_UART_INIT_STRUCT, rxBuffer) - 56usize];
    ["Offset of field: UART_UART_INIT_STRUCT::txBufferSize"]
        [::core::mem::offset_of!(UART_UART_INIT_STRUCT, txBufferSize) - 60usize];
    ["Offset of field: UART_UART_INIT_STRUCT::txBuffer"]
        [::core::mem::offset_of!(UART_UART_INIT_STRUCT, txBuffer) - 64usize];
    ["Offset of field: UART_UART_INIT_STRUCT::enableMultiproc"]
        [::core::mem::offset_of!(UART_UART_INIT_STRUCT, enableMultiproc) - 68usize];
    ["Offset of field: UART_UART_INIT_STRUCT::multiprocAcceptAddr"]
        [::core::mem::offset_of!(UART_UART_INIT_STRUCT, multiprocAcceptAddr) - 72usize];
    ["Offset of field: UART_UART_INIT_STRUCT::multiprocAddr"]
        [::core::mem::offset_of!(UART_UART_INIT_STRUCT, multiprocAddr) - 76usize];
    ["Offset of field: UART_UART_INIT_STRUCT::multiprocAddrMask"]
        [::core::mem::offset_of!(UART_UART_INIT_STRUCT, multiprocAddrMask) - 80usize];
    ["Offset of field: UART_UART_INIT_STRUCT::enableInterrupt"]
        [::core::mem::offset_of!(UART_UART_INIT_STRUCT, enableInterrupt) - 84usize];
    ["Offset of field: UART_UART_INIT_STRUCT::rxInterruptMask"]
        [::core::mem::offset_of!(UART_UART_INIT_STRUCT, rxInterruptMask) - 88usize];
    ["Offset of field: UART_UART_INIT_STRUCT::rxTriggerLevel"]
        [::core::mem::offset_of!(UART_UART_INIT_STRUCT, rxTriggerLevel) - 92usize];
    ["Offset of field: UART_UART_INIT_STRUCT::txInterruptMask"]
        [::core::mem::offset_of!(UART_UART_INIT_STRUCT, txInterruptMask) - 96usize];
    ["Offset of field: UART_UART_INIT_STRUCT::txTriggerLevel"]
        [::core::mem::offset_of!(UART_UART_INIT_STRUCT, txTriggerLevel) - 100usize];
    ["Offset of field: UART_UART_INIT_STRUCT::enableByteMode"]
        [::core::mem::offset_of!(UART_UART_INIT_STRUCT, enableByteMode) - 104usize];
    ["Offset of field: UART_UART_INIT_STRUCT::enableCts"]
        [::core::mem::offset_of!(UART_UART_INIT_STRUCT, enableCts) - 105usize];
    ["Offset of field: UART_UART_INIT_STRUCT::ctsPolarity"]
        [::core::mem::offset_of!(UART_UART_INIT_STRUCT, ctsPolarity) - 106usize];
    ["Offset of field: UART_UART_INIT_STRUCT::rtsRxFifoLevel"]
        [::core::mem::offset_of!(UART_UART_INIT_STRUCT, rtsRxFifoLevel) - 107usize];
    ["Offset of field: UART_UART_INIT_STRUCT::rtsPolarity"]
        [::core::mem::offset_of!(UART_UART_INIT_STRUCT, rtsPolarity) - 108usize];
    ["Offset of field: UART_UART_INIT_STRUCT::breakWidth"]
        [::core::mem::offset_of!(UART_UART_INIT_STRUCT, breakWidth) - 109usize];
};
unsafe extern "C" {
    pub fn UART_UartSetRxAddress(address: uint32);
}
unsafe extern "C" {
    pub fn UART_UartSetRxAddressMask(addressMask: uint32);
}
unsafe extern "C" {
    pub fn UART_UartGetChar() -> uint32;
}
unsafe extern "C" {
    pub fn UART_UartGetByte() -> uint32;
}
unsafe extern "C" {
    pub fn UART_UartPutString(string: *const char8);
}
unsafe extern "C" {
    pub fn UART_UartPutCRLF(txDataByte: uint32);
}
unsafe extern "C" {
    pub fn UART_UartSendBreakBlocking(breakWidth: uint32);
}
unsafe extern "C" {
    pub fn UART_SpiUartReadRxData() -> uint32;
}
unsafe extern "C" {
    pub fn UART_SpiUartGetRxBufferSize() -> uint32;
}
unsafe extern "C" {
    pub fn UART_SpiUartClearRxBuffer();
}
unsafe extern "C" {
    pub fn UART_SpiUartWriteTxData(txData: uint32);
}
unsafe extern "C" {
    pub fn UART_SpiUartPutArray(wrBuf: *const uint8, count: uint32);
}
unsafe extern "C" {
    pub fn UART_SpiUartGetTxBufferSize() -> uint32;
}
unsafe extern "C" {
    pub fn UART_SpiUartClearTxBuffer();
}
unsafe extern "C" {
    #[doc = " @} spi_uart"]
    pub fn UART_SPI_UART_ISR();
}
unsafe extern "C" {
    pub static mut UART_rxBufferHead: uint32;
}
unsafe extern "C" {
    pub static mut UART_rxBufferTail: uint32;
}
unsafe extern "C" {
    #[doc = " Sets when internal software receive buffer overflow\n  was occurred."]
    pub static mut UART_rxBufferOverflow: uint8;
}
unsafe extern "C" {
    pub static mut UART_rxBufferInternal: [uint8; 31usize];
}
unsafe extern "C" {
    #[doc = "     Private Function Prototypes"]
    pub fn UART_SpiPostEnable();
}
unsafe extern "C" {
    pub fn UART_SpiStop();
}
unsafe extern "C" {
    pub fn UART_UartPostEnable();
}
unsafe extern "C" {
    pub fn UART_UartStop();
}
unsafe extern "C" {
    pub fn UART_UartInit();
}
unsafe extern "C" {
    pub fn UART_SpiUartDisableIntRx() -> uint32;
}
unsafe extern "C" {
    pub fn UART_SpiUartDisableIntTx() -> uint32;
}
unsafe extern "C" {
    pub static mut UART_customIntrHandler: cyisraddress;
}
unsafe extern "C" {
    pub static mut UART_backup: UART_BACKUP_STRUCT;
}
unsafe extern "C" {
    pub static mut UART_IntrTxMask: uint16;
}
#[doc = " Internal Type defines"]
#[repr(C)]
#[derive(Debug, Copy, Clone)]
pub struct DecX_BACKUP_STRUCT {
    pub enableState: uint8,
}
#[allow(clippy::unnecessary_operation, clippy::identity_op)]
const _: () = {
    ["Size of DecX_BACKUP_STRUCT"][::core::mem::size_of::<DecX_BACKUP_STRUCT>() - 1usize];
    ["Alignment of DecX_BACKUP_STRUCT"][::core::mem::align_of::<DecX_BACKUP_STRUCT>() - 1usize];
    ["Offset of field: DecX_BACKUP_STRUCT::enableState"]
        [::core::mem::offset_of!(DecX_BACKUP_STRUCT, enableState) - 0usize];
};
unsafe extern "C" {
    #[doc = " Variables"]
    pub static mut DecX_initVar: uint8;
}
unsafe extern "C" {
    #[doc = "        Function Prototypes"]
    pub fn DecX_Init();
}
unsafe extern "C" {
    pub fn DecX_Enable();
}
unsafe extern "C" {
    pub fn DecX_Start();
}
unsafe extern "C" {
    pub fn DecX_Stop();
}
unsafe extern "C" {
    pub fn DecX_SetMode(mode: uint32);
}
unsafe extern "C" {
    pub fn DecX_SetCounterMode(counterMode: uint32);
}
unsafe extern "C" {
    pub fn DecX_SetPWMMode(modeMask: uint32);
}
unsafe extern "C" {
    pub fn DecX_SetQDMode(qdMode: uint32);
}
unsafe extern "C" {
    pub fn DecX_SetPrescaler(prescaler: uint32);
}
unsafe extern "C" {
    pub fn DecX_TriggerCommand(mask: uint32, command: uint32);
}
unsafe extern "C" {
    pub fn DecX_SetOneShot(oneShotEnable: uint32);
}
unsafe extern "C" {
    pub fn DecX_ReadStatus() -> uint32;
}
unsafe extern "C" {
    pub fn DecX_SetPWMSyncKill(syncKillEnable: uint32);
}
unsafe extern "C" {
    pub fn DecX_SetPWMStopOnKill(stopOnKillEnable: uint32);
}
unsafe extern "C" {
    pub fn DecX_SetPWMDeadTime(deadTime: uint32);
}
unsafe extern "C" {
    pub fn DecX_SetPWMInvert(mask: uint32);
}
unsafe extern "C" {
    pub fn DecX_SetInterruptMode(interruptMask: uint32);
}
unsafe extern "C" {
    pub fn DecX_GetInterruptSourceMasked() -> uint32;
}
unsafe extern "C" {
    pub fn DecX_GetInterruptSource() -> uint32;
}
unsafe extern "C" {
    pub fn DecX_ClearInterrupt(interruptMask: uint32);
}
unsafe extern "C" {
    pub fn DecX_SetInterrupt(interruptMask: uint32);
}
unsafe extern "C" {
    pub fn DecX_WriteCounter(count: uint32);
}
unsafe extern "C" {
    pub fn DecX_ReadCounter() -> uint32;
}
unsafe extern "C" {
    pub fn DecX_ReadCapture() -> uint32;
}
unsafe extern "C" {
    pub fn DecX_ReadCaptureBuf() -> uint32;
}
unsafe extern "C" {
    pub fn DecX_WritePeriod(period: uint32);
}
unsafe extern "C" {
    pub fn DecX_ReadPeriod() -> uint32;
}
unsafe extern "C" {
    pub fn DecX_WritePeriodBuf(periodBuf: uint32);
}
unsafe extern "C" {
    pub fn DecX_ReadPeriodBuf() -> uint32;
}
unsafe extern "C" {
    pub fn DecX_WriteCompare(compare: uint32);
}
unsafe extern "C" {
    pub fn DecX_ReadCompare() -> uint32;
}
unsafe extern "C" {
    pub fn DecX_WriteCompareBuf(compareBuf: uint32);
}
unsafe extern "C" {
    pub fn DecX_ReadCompareBuf() -> uint32;
}
unsafe extern "C" {
    pub fn DecX_SetPeriodSwap(swapEnable: uint32);
}
unsafe extern "C" {
    pub fn DecX_SetCompareSwap(swapEnable: uint32);
}
unsafe extern "C" {
    pub fn DecX_SetCaptureMode(triggerMode: uint32);
}
unsafe extern "C" {
    pub fn DecX_SetReloadMode(triggerMode: uint32);
}
unsafe extern "C" {
    pub fn DecX_SetStartMode(triggerMode: uint32);
}
unsafe extern "C" {
    pub fn DecX_SetStopMode(triggerMode: uint32);
}
unsafe extern "C" {
    pub fn DecX_SetCountMode(triggerMode: uint32);
}
unsafe extern "C" {
    pub fn DecX_SaveConfig();
}
unsafe extern "C" {
    pub fn DecX_RestoreConfig();
}
unsafe extern "C" {
    pub fn DecX_Sleep();
}
unsafe extern "C" {
    pub fn DecX_Wakeup();
}
#[doc = " \\addtogroup group_structures\n @{"]
#[repr(C)]
#[derive(Debug, Copy, Clone)]
pub struct EN_GND_BACKUP_STRUCT {
    #[doc = "< State of the port control register"]
    pub pcState: uint32,
    #[doc = "< State of the SIO configuration"]
    pub sioState: uint32,
    #[doc = "< State of the USBIO regulator"]
    pub usbState: uint32,
}
#[allow(clippy::unnecessary_operation, clippy::identity_op)]
const _: () = {
    ["Size of EN_GND_BACKUP_STRUCT"][::core::mem::size_of::<EN_GND_BACKUP_STRUCT>() - 12usize];
    ["Alignment of EN_GND_BACKUP_STRUCT"][::core::mem::align_of::<EN_GND_BACKUP_STRUCT>() - 4usize];
    ["Offset of field: EN_GND_BACKUP_STRUCT::pcState"]
        [::core::mem::offset_of!(EN_GND_BACKUP_STRUCT, pcState) - 0usize];
    ["Offset of field: EN_GND_BACKUP_STRUCT::sioState"]
        [::core::mem::offset_of!(EN_GND_BACKUP_STRUCT, sioState) - 4usize];
    ["Offset of field: EN_GND_BACKUP_STRUCT::usbState"]
        [::core::mem::offset_of!(EN_GND_BACKUP_STRUCT, usbState) - 8usize];
};
unsafe extern "C" {
    #[doc = "        Function Prototypes\n/\n/**\n \\addtogroup group_general\n @{"]
    pub fn EN_GND_Read() -> uint8;
}
unsafe extern "C" {
    pub fn EN_GND_Write(value: uint8);
}
unsafe extern "C" {
    pub fn EN_GND_ReadDataReg() -> uint8;
}
unsafe extern "C" {
    pub fn EN_GND_SetDriveMode(mode: uint8);
}
unsafe extern "C" {
    pub fn EN_GND_SetInterruptMode(position: uint16, mode: uint16);
}
unsafe extern "C" {
    pub fn EN_GND_ClearInterrupt() -> uint8;
}
unsafe extern "C" {
    #[doc = " \\addtogroup group_power\n @{"]
    pub fn EN_GND_Sleep();
}
unsafe extern "C" {
    pub fn EN_GND_Wakeup();
}
#[doc = " \\addtogroup group_structures\n @{"]
#[repr(C)]
#[derive(Debug, Copy, Clone)]
pub struct I2CS_scl_BACKUP_STRUCT {
    #[doc = "< State of the port control register"]
    pub pcState: uint32,
    #[doc = "< State of the SIO configuration"]
    pub sioState: uint32,
    #[doc = "< State of the USBIO regulator"]
    pub usbState: uint32,
}
#[allow(clippy::unnecessary_operation, clippy::identity_op)]
const _: () = {
    ["Size of I2CS_scl_BACKUP_STRUCT"][::core::mem::size_of::<I2CS_scl_BACKUP_STRUCT>() - 12usize];
    ["Alignment of I2CS_scl_BACKUP_STRUCT"]
        [::core::mem::align_of::<I2CS_scl_BACKUP_STRUCT>() - 4usize];
    ["Offset of field: I2CS_scl_BACKUP_STRUCT::pcState"]
        [::core::mem::offset_of!(I2CS_scl_BACKUP_STRUCT, pcState) - 0usize];
    ["Offset of field: I2CS_scl_BACKUP_STRUCT::sioState"]
        [::core::mem::offset_of!(I2CS_scl_BACKUP_STRUCT, sioState) - 4usize];
    ["Offset of field: I2CS_scl_BACKUP_STRUCT::usbState"]
        [::core::mem::offset_of!(I2CS_scl_BACKUP_STRUCT, usbState) - 8usize];
};
unsafe extern "C" {
    #[doc = "        Function Prototypes\n/\n/**\n \\addtogroup group_general\n @{"]
    pub fn I2CS_scl_Read() -> uint8;
}
unsafe extern "C" {
    pub fn I2CS_scl_Write(value: uint8);
}
unsafe extern "C" {
    pub fn I2CS_scl_ReadDataReg() -> uint8;
}
unsafe extern "C" {
    pub fn I2CS_scl_SetDriveMode(mode: uint8);
}
unsafe extern "C" {
    pub fn I2CS_scl_SetInterruptMode(position: uint16, mode: uint16);
}
unsafe extern "C" {
    pub fn I2CS_scl_ClearInterrupt() -> uint8;
}
unsafe extern "C" {
    #[doc = " \\addtogroup group_power\n @{"]
    pub fn I2CS_scl_Sleep();
}
unsafe extern "C" {
    pub fn I2CS_scl_Wakeup();
}
#[doc = " \\addtogroup group_structures\n @{"]
#[repr(C)]
#[derive(Debug, Copy, Clone)]
pub struct I2CS_sda_BACKUP_STRUCT {
    #[doc = "< State of the port control register"]
    pub pcState: uint32,
    #[doc = "< State of the SIO configuration"]
    pub sioState: uint32,
    #[doc = "< State of the USBIO regulator"]
    pub usbState: uint32,
}
#[allow(clippy::unnecessary_operation, clippy::identity_op)]
const _: () = {
    ["Size of I2CS_sda_BACKUP_STRUCT"][::core::mem::size_of::<I2CS_sda_BACKUP_STRUCT>() - 12usize];
    ["Alignment of I2CS_sda_BACKUP_STRUCT"]
        [::core::mem::align_of::<I2CS_sda_BACKUP_STRUCT>() - 4usize];
    ["Offset of field: I2CS_sda_BACKUP_STRUCT::pcState"]
        [::core::mem::offset_of!(I2CS_sda_BACKUP_STRUCT, pcState) - 0usize];
    ["Offset of field: I2CS_sda_BACKUP_STRUCT::sioState"]
        [::core::mem::offset_of!(I2CS_sda_BACKUP_STRUCT, sioState) - 4usize];
    ["Offset of field: I2CS_sda_BACKUP_STRUCT::usbState"]
        [::core::mem::offset_of!(I2CS_sda_BACKUP_STRUCT, usbState) - 8usize];
};
unsafe extern "C" {
    #[doc = "        Function Prototypes\n/\n/**\n \\addtogroup group_general\n @{"]
    pub fn I2CS_sda_Read() -> uint8;
}
unsafe extern "C" {
    pub fn I2CS_sda_Write(value: uint8);
}
unsafe extern "C" {
    pub fn I2CS_sda_ReadDataReg() -> uint8;
}
unsafe extern "C" {
    pub fn I2CS_sda_SetDriveMode(mode: uint8);
}
unsafe extern "C" {
    pub fn I2CS_sda_SetInterruptMode(position: uint16, mode: uint16);
}
unsafe extern "C" {
    pub fn I2CS_sda_ClearInterrupt() -> uint8;
}
unsafe extern "C" {
    #[doc = " \\addtogroup group_power\n @{"]
    pub fn I2CS_sda_Sleep();
}
unsafe extern "C" {
    pub fn I2CS_sda_Wakeup();
}
unsafe extern "C" {
    pub fn I2CS_SCBCLK_Start();
}
unsafe extern "C" {
    pub fn I2CS_SCBCLK_Stop();
}
unsafe extern "C" {
    pub fn I2CS_SCBCLK_SetFractionalDividerRegister(clkDivider: uint16, clkFractional: uint8);
}
unsafe extern "C" {
    pub fn I2CS_SCBCLK_GetDividerRegister() -> uint16;
}
unsafe extern "C" {
    pub fn I2CS_SCBCLK_GetFractionalDividerRegister() -> uint8;
}
#[doc = "       Type Definitions"]
#[repr(C)]
#[derive(Debug, Copy, Clone)]
pub struct I2CS_BACKUP_STRUCT {
    pub enableState: uint8,
}
#[allow(clippy::unnecessary_operation, clippy::identity_op)]
const _: () = {
    ["Size of I2CS_BACKUP_STRUCT"][::core::mem::size_of::<I2CS_BACKUP_STRUCT>() - 1usize];
    ["Alignment of I2CS_BACKUP_STRUCT"][::core::mem::align_of::<I2CS_BACKUP_STRUCT>() - 1usize];
    ["Offset of field: I2CS_BACKUP_STRUCT::enableState"]
        [::core::mem::offset_of!(I2CS_BACKUP_STRUCT, enableState) - 0usize];
};
unsafe extern "C" {
    #[doc = " \\addtogroup group_general\n @{"]
    pub fn I2CS_Init();
}
unsafe extern "C" {
    pub fn I2CS_Enable();
}
unsafe extern "C" {
    pub fn I2CS_Start();
}
unsafe extern "C" {
    pub fn I2CS_Stop();
}
unsafe extern "C" {
    #[doc = " \\addtogroup group_power\n @{"]
    pub fn I2CS_Sleep();
}
unsafe extern "C" {
    pub fn I2CS_Wakeup();
}
unsafe extern "C" {
    pub fn I2CS_SetCustomInterruptHandler(func: ::core::option::Option<unsafe extern "C" fn()>);
}
unsafe extern "C" {
    pub fn I2CS_SetRxFifoLevel(level: uint32);
}
unsafe extern "C" {
    pub fn I2CS_SetTxFifoLevel(level: uint32);
}
unsafe extern "C" {
    #[doc = " I2CS_initVar indicates whether the I2CS\n  component has been initialized. The variable is initialized to 0\n  and set to 1 the first time SCB_Start() is called. This allows\n  the component to restart without reinitialization after the first\n  call to the I2CS_Start() routine.\n\n  If re-initialization of the component is required, then the\n  I2CS_Init() function can be called before the\n  I2CS_Start() or I2CS_Enable() function."]
    pub static mut I2CS_initVar: uint8;
}
unsafe extern "C" {
    pub fn I2CS_I2CSlaveNackGeneration();
}
#[doc = " \\addtogroup group_structures\n @{"]
#[repr(C)]
#[derive(Debug, Copy, Clone)]
pub struct I2CS_I2C_INIT_STRUCT {
    #[doc = " Mode of operation for I2C. The following defines are available choices:\n  - I2CS_I2C_MODE_SLAVE\n  - I2CS_I2C_MODE_MASTER\n  - I2CS_I2C_MODE_MULTI_MASTER\n  - I2CS_I2C_MODE_MULTI_MASTER_SLAVE"]
    pub mode: uint32,
    #[doc = " Oversampling factor for the low phase of the I2C clock. Ignored for\n  Slave mode operation.  The oversampling factors need to be chosen in\n  conjunction with the clock rate in order to generate the desired rate\n  of I2C operation."]
    pub oversampleLow: uint32,
    #[doc = " Oversampling factor for the high phase of the I2C clock. Ignored for\n  Slave mode operation."]
    pub oversampleHigh: uint32,
    #[doc = " This field is left for compatibility and its value is ignored.\n  Median filter is enabled or disabled depends on the data rate and\n  operation mode."]
    pub enableMedianFilter: uint32,
    #[doc = " 7-bit slave address. Ignored for non-slave modes."]
    pub slaveAddr: uint32,
    #[doc = " 8-bit slave address mask. Bit 0 must have a value of 0. Ignored for\n  non-slave modes.\n  - Bit value 0  excludes bit from address comparison.\n  - Bit value 1  the bit needs to match with the corresponding bit\n   of the device address."]
    pub slaveAddrMask: uint32,
    #[doc = " When enabled the matching address is received into the RX FIFO:\n  0  disable, 1  enable.\n\n  The callback function has to be registered to handle the address\n  accepted in the RX FIFO. Refer to section Accept matching address\n  RX FIFO for more information."]
    pub acceptAddr: uint32,
    #[doc = " When enabled the matching address generates a wakeup request:\n  0  disable, 1  enable. 1  enable. Ignored for non-slave modes."]
    pub enableWake: uint32,
    #[doc = " When enabled the TX and RX FIFO depth is doubled and equal to\n  16 bytes: 0  disable, 1  enable.\n\n Ignored for all devices other than PSoC 4100 BLE / PSoC 4200 BLE /\n PSoC 4100M / PSoC 4200M / PSoC 4200L / PSoC 4000S / PSoC 4100S /\n PSoC Analog Coprocessor."]
    pub enableByteMode: uint8,
    #[doc = " Data rate in kbps used while the of I2C is in operation. Valid values\n are between 1 and 1000. Note that this filed must be initialized\n for correct operation if Unconfigured SCB was utilized with previous\n version of the component."]
    pub dataRate: uint16,
    #[doc = " When enabled the I2C general call address (0x00) will be accepted by\n  the I2C hardware and trigger an interrupt: 0  disable, 1  enable.\n\n  The callback function has to be registered to handle a general call\n  address. Refer to section Accept General Call for more information."]
    pub acceptGeneralAddr: uint8,
}
#[allow(clippy::unnecessary_operation, clippy::identity_op)]
const _: () = {
    ["Size of I2CS_I2C_INIT_STRUCT"][::core::mem::size_of::<I2CS_I2C_INIT_STRUCT>() - 40usize];
    ["Alignment of I2CS_I2C_INIT_STRUCT"][::core::mem::align_of::<I2CS_I2C_INIT_STRUCT>() - 4usize];
    ["Offset of field: I2CS_I2C_INIT_STRUCT::mode"]
        [::core::mem::offset_of!(I2CS_I2C_INIT_STRUCT, mode) - 0usize];
    ["Offset of field: I2CS_I2C_INIT_STRUCT::oversampleLow"]
        [::core::mem::offset_of!(I2CS_I2C_INIT_STRUCT, oversampleLow) - 4usize];
    ["Offset of field: I2CS_I2C_INIT_STRUCT::oversampleHigh"]
        [::core::mem::offset_of!(I2CS_I2C_INIT_STRUCT, oversampleHigh) - 8usize];
    ["Offset of field: I2CS_I2C_INIT_STRUCT::enableMedianFilter"]
        [::core::mem::offset_of!(I2CS_I2C_INIT_STRUCT, enableMedianFilter) - 12usize];
    ["Offset of field: I2CS_I2C_INIT_STRUCT::slaveAddr"]
        [::core::mem::offset_of!(I2CS_I2C_INIT_STRUCT, slaveAddr) - 16usize];
    ["Offset of field: I2CS_I2C_INIT_STRUCT::slaveAddrMask"]
        [::core::mem::offset_of!(I2CS_I2C_INIT_STRUCT, slaveAddrMask) - 20usize];
    ["Offset of field: I2CS_I2C_INIT_STRUCT::acceptAddr"]
        [::core::mem::offset_of!(I2CS_I2C_INIT_STRUCT, acceptAddr) - 24usize];
    ["Offset of field: I2CS_I2C_INIT_STRUCT::enableWake"]
        [::core::mem::offset_of!(I2CS_I2C_INIT_STRUCT, enableWake) - 28usize];
    ["Offset of field: I2CS_I2C_INIT_STRUCT::enableByteMode"]
        [::core::mem::offset_of!(I2CS_I2C_INIT_STRUCT, enableByteMode) - 32usize];
    ["Offset of field: I2CS_I2C_INIT_STRUCT::dataRate"]
        [::core::mem::offset_of!(I2CS_I2C_INIT_STRUCT, dataRate) - 34usize];
    ["Offset of field: I2CS_I2C_INIT_STRUCT::acceptGeneralAddr"]
        [::core::mem::offset_of!(I2CS_I2C_INIT_STRUCT, acceptGeneralAddr) - 36usize];
};
unsafe extern "C" {
    pub fn I2CS_I2CSlaveStatus() -> uint32;
}
unsafe extern "C" {
    pub fn I2CS_I2CSlaveClearReadStatus() -> uint32;
}
unsafe extern "C" {
    pub fn I2CS_I2CSlaveClearWriteStatus() -> uint32;
}
unsafe extern "C" {
    pub fn I2CS_I2CSlaveSetAddress(address: uint32);
}
unsafe extern "C" {
    pub fn I2CS_I2CSlaveSetAddressMask(addressMask: uint32);
}
unsafe extern "C" {
    pub fn I2CS_I2CSlaveInitReadBuf(rdBuf: *mut uint8, bufSize: uint32);
}
unsafe extern "C" {
    pub fn I2CS_I2CSlaveInitWriteBuf(wrBuf: *mut uint8, bufSize: uint32);
}
unsafe extern "C" {
    pub fn I2CS_I2CSlaveGetReadBufSize() -> uint32;
}
unsafe extern "C" {
    pub fn I2CS_I2CSlaveGetWriteBufSize() -> uint32;
}
unsafe extern "C" {
    pub fn I2CS_I2CSlaveClearReadBuf();
}
unsafe extern "C" {
    pub fn I2CS_I2CSlaveClearWriteBuf();
}
unsafe extern "C" {
    #[doc = " @} i2c"]
    pub fn I2CS_I2C_ISR();
}
unsafe extern "C" {
    #[doc = "     Private Global Vars"]
    pub static mut I2CS_state: uint8;
}
unsafe extern "C" {
    pub static mut I2CS_slStatus: uint8;
}
unsafe extern "C" {
    pub static mut I2CS_slWrBufPtr: *mut uint8;
}
unsafe extern "C" {
    pub static mut I2CS_slWrBufSize: uint32;
}
unsafe extern "C" {
    pub static mut I2CS_slWrBufIndex: uint32;
}
unsafe extern "C" {
    pub static mut I2CS_slRdBufPtr: *mut uint8;
}
unsafe extern "C" {
    pub static mut I2CS_slRdBufSize: uint32;
}
unsafe extern "C" {
    pub static mut I2CS_slRdBufIndex: uint32;
}
unsafe extern "C" {
    pub static mut I2CS_slRdBufIndexTmp: uint32;
}
unsafe extern "C" {
    pub static mut I2CS_slOverFlowCount: uint8;
}
unsafe extern "C" {
    pub fn I2CS_I2CInit();
}
unsafe extern "C" {
    pub fn I2CS_I2CStop();
}
unsafe extern "C" {
    pub fn I2CS_I2CFwBlockReset();
}
unsafe extern "C" {
    pub fn I2CS_I2CSaveConfig();
}
unsafe extern "C" {
    pub fn I2CS_I2CRestoreConfig();
}
unsafe extern "C" {
    pub static mut I2CS_customIntrHandler: cyisraddress;
}
unsafe extern "C" {
    pub static mut I2CS_backup: I2CS_BACKUP_STRUCT;
}
unsafe extern "C" {
    pub fn ISR_QDecL_Start();
}
unsafe extern "C" {
    pub fn ISR_QDecL_StartEx(address: cyisraddress);
}
unsafe extern "C" {
    pub fn ISR_QDecL_Stop();
}
unsafe extern "C" {
    pub fn ISR_QDecL_Interrupt();
}
unsafe extern "C" {
    pub fn ISR_QDecL_SetVector(address: cyisraddress);
}
unsafe extern "C" {
    pub fn ISR_QDecL_GetVector() -> cyisraddress;
}
unsafe extern "C" {
    pub fn ISR_QDecL_SetPriority(priority: uint8);
}
unsafe extern "C" {
    pub fn ISR_QDecL_GetPriority() -> uint8;
}
unsafe extern "C" {
    pub fn ISR_QDecL_Enable();
}
unsafe extern "C" {
    pub fn ISR_QDecL_GetState() -> uint8;
}
unsafe extern "C" {
    pub fn ISR_QDecL_Disable();
}
unsafe extern "C" {
    pub fn ISR_QDecL_SetPending();
}
unsafe extern "C" {
    pub fn ISR_QDecL_ClearPending();
}
#[doc = " Internal Type defines"]
#[repr(C)]
#[derive(Debug, Copy, Clone)]
pub struct Pulser_tmr_BACKUP_STRUCT {
    pub enableState: uint8,
}
#[allow(clippy::unnecessary_operation, clippy::identity_op)]
const _: () = {
    ["Size of Pulser_tmr_BACKUP_STRUCT"]
        [::core::mem::size_of::<Pulser_tmr_BACKUP_STRUCT>() - 1usize];
    ["Alignment of Pulser_tmr_BACKUP_STRUCT"]
        [::core::mem::align_of::<Pulser_tmr_BACKUP_STRUCT>() - 1usize];
    ["Offset of field: Pulser_tmr_BACKUP_STRUCT::enableState"]
        [::core::mem::offset_of!(Pulser_tmr_BACKUP_STRUCT, enableState) - 0usize];
};
unsafe extern "C" {
    #[doc = " Variables"]
    pub static mut Pulser_tmr_initVar: uint8;
}
unsafe extern "C" {
    #[doc = "        Function Prototypes"]
    pub fn Pulser_tmr_Init();
}
unsafe extern "C" {
    pub fn Pulser_tmr_Enable();
}
unsafe extern "C" {
    pub fn Pulser_tmr_Start();
}
unsafe extern "C" {
    pub fn Pulser_tmr_Stop();
}
unsafe extern "C" {
    pub fn Pulser_tmr_SetMode(mode: uint32);
}
unsafe extern "C" {
    pub fn Pulser_tmr_SetCounterMode(counterMode: uint32);
}
unsafe extern "C" {
    pub fn Pulser_tmr_SetPWMMode(modeMask: uint32);
}
unsafe extern "C" {
    pub fn Pulser_tmr_SetQDMode(qdMode: uint32);
}
unsafe extern "C" {
    pub fn Pulser_tmr_SetPrescaler(prescaler: uint32);
}
unsafe extern "C" {
    pub fn Pulser_tmr_TriggerCommand(mask: uint32, command: uint32);
}
unsafe extern "C" {
    pub fn Pulser_tmr_SetOneShot(oneShotEnable: uint32);
}
unsafe extern "C" {
    pub fn Pulser_tmr_ReadStatus() -> uint32;
}
unsafe extern "C" {
    pub fn Pulser_tmr_SetPWMSyncKill(syncKillEnable: uint32);
}
unsafe extern "C" {
    pub fn Pulser_tmr_SetPWMStopOnKill(stopOnKillEnable: uint32);
}
unsafe extern "C" {
    pub fn Pulser_tmr_SetPWMDeadTime(deadTime: uint32);
}
unsafe extern "C" {
    pub fn Pulser_tmr_SetPWMInvert(mask: uint32);
}
unsafe extern "C" {
    pub fn Pulser_tmr_SetInterruptMode(interruptMask: uint32);
}
unsafe extern "C" {
    pub fn Pulser_tmr_GetInterruptSourceMasked() -> uint32;
}
unsafe extern "C" {
    pub fn Pulser_tmr_GetInterruptSource() -> uint32;
}
unsafe extern "C" {
    pub fn Pulser_tmr_ClearInterrupt(interruptMask: uint32);
}
unsafe extern "C" {
    pub fn Pulser_tmr_SetInterrupt(interruptMask: uint32);
}
unsafe extern "C" {
    pub fn Pulser_tmr_WriteCounter(count: uint32);
}
unsafe extern "C" {
    pub fn Pulser_tmr_ReadCounter() -> uint32;
}
unsafe extern "C" {
    pub fn Pulser_tmr_ReadCapture() -> uint32;
}
unsafe extern "C" {
    pub fn Pulser_tmr_ReadCaptureBuf() -> uint32;
}
unsafe extern "C" {
    pub fn Pulser_tmr_WritePeriod(period: uint32);
}
unsafe extern "C" {
    pub fn Pulser_tmr_ReadPeriod() -> uint32;
}
unsafe extern "C" {
    pub fn Pulser_tmr_WritePeriodBuf(periodBuf: uint32);
}
unsafe extern "C" {
    pub fn Pulser_tmr_ReadPeriodBuf() -> uint32;
}
unsafe extern "C" {
    pub fn Pulser_tmr_WriteCompare(compare: uint32);
}
unsafe extern "C" {
    pub fn Pulser_tmr_ReadCompare() -> uint32;
}
unsafe extern "C" {
    pub fn Pulser_tmr_WriteCompareBuf(compareBuf: uint32);
}
unsafe extern "C" {
    pub fn Pulser_tmr_ReadCompareBuf() -> uint32;
}
unsafe extern "C" {
    pub fn Pulser_tmr_SetPeriodSwap(swapEnable: uint32);
}
unsafe extern "C" {
    pub fn Pulser_tmr_SetCompareSwap(swapEnable: uint32);
}
unsafe extern "C" {
    pub fn Pulser_tmr_SetCaptureMode(triggerMode: uint32);
}
unsafe extern "C" {
    pub fn Pulser_tmr_SetReloadMode(triggerMode: uint32);
}
unsafe extern "C" {
    pub fn Pulser_tmr_SetStartMode(triggerMode: uint32);
}
unsafe extern "C" {
    pub fn Pulser_tmr_SetStopMode(triggerMode: uint32);
}
unsafe extern "C" {
    pub fn Pulser_tmr_SetCountMode(triggerMode: uint32);
}
unsafe extern "C" {
    pub fn Pulser_tmr_SaveConfig();
}
unsafe extern "C" {
    pub fn Pulser_tmr_RestoreConfig();
}
unsafe extern "C" {
    pub fn Pulser_tmr_Sleep();
}
unsafe extern "C" {
    pub fn Pulser_tmr_Wakeup();
}
#[doc = " \\addtogroup group_structures\n @{"]
#[repr(C)]
#[derive(Debug, Copy, Clone)]
pub struct stepY_BACKUP_STRUCT {
    #[doc = "< State of the port control register"]
    pub pcState: uint32,
    #[doc = "< State of the SIO configuration"]
    pub sioState: uint32,
    #[doc = "< State of the USBIO regulator"]
    pub usbState: uint32,
}
#[allow(clippy::unnecessary_operation, clippy::identity_op)]
const _: () = {
    ["Size of stepY_BACKUP_STRUCT"][::core::mem::size_of::<stepY_BACKUP_STRUCT>() - 12usize];
    ["Alignment of stepY_BACKUP_STRUCT"][::core::mem::align_of::<stepY_BACKUP_STRUCT>() - 4usize];
    ["Offset of field: stepY_BACKUP_STRUCT::pcState"]
        [::core::mem::offset_of!(stepY_BACKUP_STRUCT, pcState) - 0usize];
    ["Offset of field: stepY_BACKUP_STRUCT::sioState"]
        [::core::mem::offset_of!(stepY_BACKUP_STRUCT, sioState) - 4usize];
    ["Offset of field: stepY_BACKUP_STRUCT::usbState"]
        [::core::mem::offset_of!(stepY_BACKUP_STRUCT, usbState) - 8usize];
};
unsafe extern "C" {
    #[doc = "        Function Prototypes\n/\n/**\n \\addtogroup group_general\n @{"]
    pub fn stepY_Read() -> uint8;
}
unsafe extern "C" {
    pub fn stepY_Write(value: uint8);
}
unsafe extern "C" {
    pub fn stepY_ReadDataReg() -> uint8;
}
unsafe extern "C" {
    pub fn stepY_SetDriveMode(mode: uint8);
}
unsafe extern "C" {
    pub fn stepY_SetInterruptMode(position: uint16, mode: uint16);
}
unsafe extern "C" {
    pub fn stepY_ClearInterrupt() -> uint8;
}
unsafe extern "C" {
    #[doc = " \\addtogroup group_power\n @{"]
    pub fn stepY_Sleep();
}
unsafe extern "C" {
    pub fn stepY_Wakeup();
}
#[doc = " \\addtogroup group_structures\n @{"]
#[repr(C)]
#[derive(Debug, Copy, Clone)]
pub struct stepZ_BACKUP_STRUCT {
    #[doc = "< State of the port control register"]
    pub pcState: uint32,
    #[doc = "< State of the SIO configuration"]
    pub sioState: uint32,
    #[doc = "< State of the USBIO regulator"]
    pub usbState: uint32,
}
#[allow(clippy::unnecessary_operation, clippy::identity_op)]
const _: () = {
    ["Size of stepZ_BACKUP_STRUCT"][::core::mem::size_of::<stepZ_BACKUP_STRUCT>() - 12usize];
    ["Alignment of stepZ_BACKUP_STRUCT"][::core::mem::align_of::<stepZ_BACKUP_STRUCT>() - 4usize];
    ["Offset of field: stepZ_BACKUP_STRUCT::pcState"]
        [::core::mem::offset_of!(stepZ_BACKUP_STRUCT, pcState) - 0usize];
    ["Offset of field: stepZ_BACKUP_STRUCT::sioState"]
        [::core::mem::offset_of!(stepZ_BACKUP_STRUCT, sioState) - 4usize];
    ["Offset of field: stepZ_BACKUP_STRUCT::usbState"]
        [::core::mem::offset_of!(stepZ_BACKUP_STRUCT, usbState) - 8usize];
};
unsafe extern "C" {
    #[doc = "        Function Prototypes\n/\n/**\n \\addtogroup group_general\n @{"]
    pub fn stepZ_Read() -> uint8;
}
unsafe extern "C" {
    pub fn stepZ_Write(value: uint8);
}
unsafe extern "C" {
    pub fn stepZ_ReadDataReg() -> uint8;
}
unsafe extern "C" {
    pub fn stepZ_SetDriveMode(mode: uint8);
}
unsafe extern "C" {
    pub fn stepZ_SetInterruptMode(position: uint16, mode: uint16);
}
unsafe extern "C" {
    pub fn stepZ_ClearInterrupt() -> uint8;
}
unsafe extern "C" {
    #[doc = " \\addtogroup group_power\n @{"]
    pub fn stepZ_Sleep();
}
unsafe extern "C" {
    pub fn stepZ_Wakeup();
}
#[doc = " Internal Type defines"]
#[repr(C)]
#[derive(Debug, Copy, Clone)]
pub struct IDAC_BACKUP_STRUCT {
    pub enableState: uint8,
}
#[allow(clippy::unnecessary_operation, clippy::identity_op)]
const _: () = {
    ["Size of IDAC_BACKUP_STRUCT"][::core::mem::size_of::<IDAC_BACKUP_STRUCT>() - 1usize];
    ["Alignment of IDAC_BACKUP_STRUCT"][::core::mem::align_of::<IDAC_BACKUP_STRUCT>() - 1usize];
    ["Offset of field: IDAC_BACKUP_STRUCT::enableState"]
        [::core::mem::offset_of!(IDAC_BACKUP_STRUCT, enableState) - 0usize];
};
unsafe extern "C" {
    pub static mut IDAC_initVar: uint32;
}
unsafe extern "C" {
    #[doc = "        Function Prototypes"]
    pub fn IDAC_Init();
}
unsafe extern "C" {
    pub fn IDAC_Enable();
}
unsafe extern "C" {
    pub fn IDAC_Start();
}
unsafe extern "C" {
    pub fn IDAC_Stop();
}
unsafe extern "C" {
    pub fn IDAC_SetValue(value: uint32);
}
unsafe extern "C" {
    pub fn IDAC_SaveConfig();
}
unsafe extern "C" {
    pub fn IDAC_Sleep();
}
unsafe extern "C" {
    pub fn IDAC_RestoreConfig();
}
unsafe extern "C" {
    pub fn IDAC_Wakeup();
}
#[doc = "      Data Struct Definition"]
#[repr(C)]
#[derive(Debug, Copy, Clone)]
pub struct ADC_SAR_Seq_BACKUP_STRUCT {
    pub enableState: uint8,
    pub dftRegVal: uint32,
}
#[allow(clippy::unnecessary_operation, clippy::identity_op)]
const _: () = {
    ["Size of ADC_SAR_Seq_BACKUP_STRUCT"]
        [::core::mem::size_of::<ADC_SAR_Seq_BACKUP_STRUCT>() - 8usize];
    ["Alignment of ADC_SAR_Seq_BACKUP_STRUCT"]
        [::core::mem::align_of::<ADC_SAR_Seq_BACKUP_STRUCT>() - 4usize];
    ["Offset of field: ADC_SAR_Seq_BACKUP_STRUCT::enableState"]
        [::core::mem::offset_of!(ADC_SAR_Seq_BACKUP_STRUCT, enableState) - 0usize];
    ["Offset of field: ADC_SAR_Seq_BACKUP_STRUCT::dftRegVal"]
        [::core::mem::offset_of!(ADC_SAR_Seq_BACKUP_STRUCT, dftRegVal) - 4usize];
};
unsafe extern "C" {
    #[doc = "        Function Prototypes"]
    pub fn ADC_SAR_Seq_Start();
}
unsafe extern "C" {
    pub fn ADC_SAR_Seq_Stop();
}
unsafe extern "C" {
    pub fn ADC_SAR_Seq_Init();
}
unsafe extern "C" {
    pub fn ADC_SAR_Seq_Enable();
}
unsafe extern "C" {
    pub fn ADC_SAR_Seq_StartConvert();
}
unsafe extern "C" {
    pub fn ADC_SAR_Seq_StopConvert();
}
unsafe extern "C" {
    pub fn ADC_SAR_Seq_IsEndConversion(retMode: uint32) -> uint32;
}
unsafe extern "C" {
    pub fn ADC_SAR_Seq_GetResult16(chan: uint32) -> int16;
}
unsafe extern "C" {
    pub fn ADC_SAR_Seq_SetChanMask(mask: uint32);
}
unsafe extern "C" {
    pub fn ADC_SAR_Seq_SetLowLimit(lowLimit: uint32);
}
unsafe extern "C" {
    pub fn ADC_SAR_Seq_SetHighLimit(highLimit: uint32);
}
unsafe extern "C" {
    pub fn ADC_SAR_Seq_SetLimitMask(mask: uint32);
}
unsafe extern "C" {
    pub fn ADC_SAR_Seq_SetSatMask(mask: uint32);
}
unsafe extern "C" {
    pub fn ADC_SAR_Seq_SetOffset(chan: uint32, offset: int16);
}
unsafe extern "C" {
    pub fn ADC_SAR_Seq_SetGain(chan: uint32, adcGain: int32);
}
unsafe extern "C" {
    pub fn ADC_SAR_Seq_CountsTo_mVolts(chan: uint32, adcCounts: int16) -> int16;
}
unsafe extern "C" {
    pub fn ADC_SAR_Seq_CountsTo_uVolts(chan: uint32, adcCounts: int16) -> int32;
}
unsafe extern "C" {
    pub fn ADC_SAR_Seq_CountsTo_Volts(chan: uint32, adcCounts: int16) -> float32;
}
unsafe extern "C" {
    pub fn ADC_SAR_Seq_Sleep();
}
unsafe extern "C" {
    pub fn ADC_SAR_Seq_Wakeup();
}
unsafe extern "C" {
    pub fn ADC_SAR_Seq_SaveConfig();
}
unsafe extern "C" {
    pub fn ADC_SAR_Seq_RestoreConfig();
}
unsafe extern "C" {
    pub fn ADC_SAR_Seq_ISR();
}
unsafe extern "C" {
    #[doc = " Global variables external identifier"]
    pub static mut ADC_SAR_Seq_initVar: uint8;
}
unsafe extern "C" {
    pub static mut ADC_SAR_Seq_offset: [int16; 1usize];
}
unsafe extern "C" {
    pub static mut ADC_SAR_Seq_countsPer10Volt: [int32; 1usize];
}
#[doc = " \\addtogroup group_structures\n @{"]
#[repr(C)]
#[derive(Debug, Copy, Clone)]
pub struct Iref_BACKUP_STRUCT {
    #[doc = "< State of the port control register"]
    pub pcState: uint32,
    #[doc = "< State of the SIO configuration"]
    pub sioState: uint32,
    #[doc = "< State of the USBIO regulator"]
    pub usbState: uint32,
}
#[allow(clippy::unnecessary_operation, clippy::identity_op)]
const _: () = {
    ["Size of Iref_BACKUP_STRUCT"][::core::mem::size_of::<Iref_BACKUP_STRUCT>() - 12usize];
    ["Alignment of Iref_BACKUP_STRUCT"][::core::mem::align_of::<Iref_BACKUP_STRUCT>() - 4usize];
    ["Offset of field: Iref_BACKUP_STRUCT::pcState"]
        [::core::mem::offset_of!(Iref_BACKUP_STRUCT, pcState) - 0usize];
    ["Offset of field: Iref_BACKUP_STRUCT::sioState"]
        [::core::mem::offset_of!(Iref_BACKUP_STRUCT, sioState) - 4usize];
    ["Offset of field: Iref_BACKUP_STRUCT::usbState"]
        [::core::mem::offset_of!(Iref_BACKUP_STRUCT, usbState) - 8usize];
};
unsafe extern "C" {
    #[doc = "        Function Prototypes\n/\n/**\n \\addtogroup group_general\n @{"]
    pub fn Iref_Read() -> uint8;
}
unsafe extern "C" {
    pub fn Iref_Write(value: uint8);
}
unsafe extern "C" {
    pub fn Iref_ReadDataReg() -> uint8;
}
unsafe extern "C" {
    pub fn Iref_SetDriveMode(mode: uint8);
}
unsafe extern "C" {
    pub fn Iref_SetInterruptMode(position: uint16, mode: uint16);
}
unsafe extern "C" {
    pub fn Iref_ClearInterrupt() -> uint8;
}
unsafe extern "C" {
    #[doc = " \\addtogroup group_power\n @{"]
    pub fn Iref_Sleep();
}
unsafe extern "C" {
    pub fn Iref_Wakeup();
}
#[doc = " \\addtogroup group_structures\n @{"]
#[repr(C)]
#[derive(Debug, Copy, Clone)]
pub struct SPD_REF_BACKUP_STRUCT {
    #[doc = "< State of the port control register"]
    pub pcState: uint32,
    #[doc = "< State of the SIO configuration"]
    pub sioState: uint32,
    #[doc = "< State of the USBIO regulator"]
    pub usbState: uint32,
}
#[allow(clippy::unnecessary_operation, clippy::identity_op)]
const _: () = {
    ["Size of SPD_REF_BACKUP_STRUCT"][::core::mem::size_of::<SPD_REF_BACKUP_STRUCT>() - 12usize];
    ["Alignment of SPD_REF_BACKUP_STRUCT"]
        [::core::mem::align_of::<SPD_REF_BACKUP_STRUCT>() - 4usize];
    ["Offset of field: SPD_REF_BACKUP_STRUCT::pcState"]
        [::core::mem::offset_of!(SPD_REF_BACKUP_STRUCT, pcState) - 0usize];
    ["Offset of field: SPD_REF_BACKUP_STRUCT::sioState"]
        [::core::mem::offset_of!(SPD_REF_BACKUP_STRUCT, sioState) - 4usize];
    ["Offset of field: SPD_REF_BACKUP_STRUCT::usbState"]
        [::core::mem::offset_of!(SPD_REF_BACKUP_STRUCT, usbState) - 8usize];
};
unsafe extern "C" {
    #[doc = "        Function Prototypes\n/\n/**\n \\addtogroup group_general\n @{"]
    pub fn SPD_REF_Read() -> uint8;
}
unsafe extern "C" {
    pub fn SPD_REF_Write(value: uint8);
}
unsafe extern "C" {
    pub fn SPD_REF_ReadDataReg() -> uint8;
}
unsafe extern "C" {
    pub fn SPD_REF_SetDriveMode(mode: uint8);
}
unsafe extern "C" {
    pub fn SPD_REF_SetInterruptMode(position: uint16, mode: uint16);
}
unsafe extern "C" {
    pub fn SPD_REF_ClearInterrupt() -> uint8;
}
unsafe extern "C" {
    #[doc = " \\addtogroup group_power\n @{"]
    pub fn SPD_REF_Sleep();
}
unsafe extern "C" {
    pub fn SPD_REF_Wakeup();
}
#[doc = " Internal Type defines"]
#[repr(C)]
#[derive(Debug, Copy, Clone)]
pub struct DecY_BACKUP_STRUCT {
    pub enableState: uint8,
}
#[allow(clippy::unnecessary_operation, clippy::identity_op)]
const _: () = {
    ["Size of DecY_BACKUP_STRUCT"][::core::mem::size_of::<DecY_BACKUP_STRUCT>() - 1usize];
    ["Alignment of DecY_BACKUP_STRUCT"][::core::mem::align_of::<DecY_BACKUP_STRUCT>() - 1usize];
    ["Offset of field: DecY_BACKUP_STRUCT::enableState"]
        [::core::mem::offset_of!(DecY_BACKUP_STRUCT, enableState) - 0usize];
};
unsafe extern "C" {
    #[doc = " Variables"]
    pub static mut DecY_initVar: uint8;
}
unsafe extern "C" {
    #[doc = "        Function Prototypes"]
    pub fn DecY_Init();
}
unsafe extern "C" {
    pub fn DecY_Enable();
}
unsafe extern "C" {
    pub fn DecY_Start();
}
unsafe extern "C" {
    pub fn DecY_Stop();
}
unsafe extern "C" {
    pub fn DecY_SetMode(mode: uint32);
}
unsafe extern "C" {
    pub fn DecY_SetCounterMode(counterMode: uint32);
}
unsafe extern "C" {
    pub fn DecY_SetPWMMode(modeMask: uint32);
}
unsafe extern "C" {
    pub fn DecY_SetQDMode(qdMode: uint32);
}
unsafe extern "C" {
    pub fn DecY_SetPrescaler(prescaler: uint32);
}
unsafe extern "C" {
    pub fn DecY_TriggerCommand(mask: uint32, command: uint32);
}
unsafe extern "C" {
    pub fn DecY_SetOneShot(oneShotEnable: uint32);
}
unsafe extern "C" {
    pub fn DecY_ReadStatus() -> uint32;
}
unsafe extern "C" {
    pub fn DecY_SetPWMSyncKill(syncKillEnable: uint32);
}
unsafe extern "C" {
    pub fn DecY_SetPWMStopOnKill(stopOnKillEnable: uint32);
}
unsafe extern "C" {
    pub fn DecY_SetPWMDeadTime(deadTime: uint32);
}
unsafe extern "C" {
    pub fn DecY_SetPWMInvert(mask: uint32);
}
unsafe extern "C" {
    pub fn DecY_SetInterruptMode(interruptMask: uint32);
}
unsafe extern "C" {
    pub fn DecY_GetInterruptSourceMasked() -> uint32;
}
unsafe extern "C" {
    pub fn DecY_GetInterruptSource() -> uint32;
}
unsafe extern "C" {
    pub fn DecY_ClearInterrupt(interruptMask: uint32);
}
unsafe extern "C" {
    pub fn DecY_SetInterrupt(interruptMask: uint32);
}
unsafe extern "C" {
    pub fn DecY_WriteCounter(count: uint32);
}
unsafe extern "C" {
    pub fn DecY_ReadCounter() -> uint32;
}
unsafe extern "C" {
    pub fn DecY_ReadCapture() -> uint32;
}
unsafe extern "C" {
    pub fn DecY_ReadCaptureBuf() -> uint32;
}
unsafe extern "C" {
    pub fn DecY_WritePeriod(period: uint32);
}
unsafe extern "C" {
    pub fn DecY_ReadPeriod() -> uint32;
}
unsafe extern "C" {
    pub fn DecY_WritePeriodBuf(periodBuf: uint32);
}
unsafe extern "C" {
    pub fn DecY_ReadPeriodBuf() -> uint32;
}
unsafe extern "C" {
    pub fn DecY_WriteCompare(compare: uint32);
}
unsafe extern "C" {
    pub fn DecY_ReadCompare() -> uint32;
}
unsafe extern "C" {
    pub fn DecY_WriteCompareBuf(compareBuf: uint32);
}
unsafe extern "C" {
    pub fn DecY_ReadCompareBuf() -> uint32;
}
unsafe extern "C" {
    pub fn DecY_SetPeriodSwap(swapEnable: uint32);
}
unsafe extern "C" {
    pub fn DecY_SetCompareSwap(swapEnable: uint32);
}
unsafe extern "C" {
    pub fn DecY_SetCaptureMode(triggerMode: uint32);
}
unsafe extern "C" {
    pub fn DecY_SetReloadMode(triggerMode: uint32);
}
unsafe extern "C" {
    pub fn DecY_SetStartMode(triggerMode: uint32);
}
unsafe extern "C" {
    pub fn DecY_SetStopMode(triggerMode: uint32);
}
unsafe extern "C" {
    pub fn DecY_SetCountMode(triggerMode: uint32);
}
unsafe extern "C" {
    pub fn DecY_SaveConfig();
}
unsafe extern "C" {
    pub fn DecY_RestoreConfig();
}
unsafe extern "C" {
    pub fn DecY_Sleep();
}
unsafe extern "C" {
    pub fn DecY_Wakeup();
}
#[doc = " Internal Type defines"]
#[repr(C)]
#[derive(Debug, Copy, Clone)]
pub struct DecZ_BACKUP_STRUCT {
    pub enableState: uint8,
}
#[allow(clippy::unnecessary_operation, clippy::identity_op)]
const _: () = {
    ["Size of DecZ_BACKUP_STRUCT"][::core::mem::size_of::<DecZ_BACKUP_STRUCT>() - 1usize];
    ["Alignment of DecZ_BACKUP_STRUCT"][::core::mem::align_of::<DecZ_BACKUP_STRUCT>() - 1usize];
    ["Offset of field: DecZ_BACKUP_STRUCT::enableState"]
        [::core::mem::offset_of!(DecZ_BACKUP_STRUCT, enableState) - 0usize];
};
unsafe extern "C" {
    #[doc = " Variables"]
    pub static mut DecZ_initVar: uint8;
}
unsafe extern "C" {
    #[doc = "        Function Prototypes"]
    pub fn DecZ_Init();
}
unsafe extern "C" {
    pub fn DecZ_Enable();
}
unsafe extern "C" {
    pub fn DecZ_Start();
}
unsafe extern "C" {
    pub fn DecZ_Stop();
}
unsafe extern "C" {
    pub fn DecZ_SetMode(mode: uint32);
}
unsafe extern "C" {
    pub fn DecZ_SetCounterMode(counterMode: uint32);
}
unsafe extern "C" {
    pub fn DecZ_SetPWMMode(modeMask: uint32);
}
unsafe extern "C" {
    pub fn DecZ_SetQDMode(qdMode: uint32);
}
unsafe extern "C" {
    pub fn DecZ_SetPrescaler(prescaler: uint32);
}
unsafe extern "C" {
    pub fn DecZ_TriggerCommand(mask: uint32, command: uint32);
}
unsafe extern "C" {
    pub fn DecZ_SetOneShot(oneShotEnable: uint32);
}
unsafe extern "C" {
    pub fn DecZ_ReadStatus() -> uint32;
}
unsafe extern "C" {
    pub fn DecZ_SetPWMSyncKill(syncKillEnable: uint32);
}
unsafe extern "C" {
    pub fn DecZ_SetPWMStopOnKill(stopOnKillEnable: uint32);
}
unsafe extern "C" {
    pub fn DecZ_SetPWMDeadTime(deadTime: uint32);
}
unsafe extern "C" {
    pub fn DecZ_SetPWMInvert(mask: uint32);
}
unsafe extern "C" {
    pub fn DecZ_SetInterruptMode(interruptMask: uint32);
}
unsafe extern "C" {
    pub fn DecZ_GetInterruptSourceMasked() -> uint32;
}
unsafe extern "C" {
    pub fn DecZ_GetInterruptSource() -> uint32;
}
unsafe extern "C" {
    pub fn DecZ_ClearInterrupt(interruptMask: uint32);
}
unsafe extern "C" {
    pub fn DecZ_SetInterrupt(interruptMask: uint32);
}
unsafe extern "C" {
    pub fn DecZ_WriteCounter(count: uint32);
}
unsafe extern "C" {
    pub fn DecZ_ReadCounter() -> uint32;
}
unsafe extern "C" {
    pub fn DecZ_ReadCapture() -> uint32;
}
unsafe extern "C" {
    pub fn DecZ_ReadCaptureBuf() -> uint32;
}
unsafe extern "C" {
    pub fn DecZ_WritePeriod(period: uint32);
}
unsafe extern "C" {
    pub fn DecZ_ReadPeriod() -> uint32;
}
unsafe extern "C" {
    pub fn DecZ_WritePeriodBuf(periodBuf: uint32);
}
unsafe extern "C" {
    pub fn DecZ_ReadPeriodBuf() -> uint32;
}
unsafe extern "C" {
    pub fn DecZ_WriteCompare(compare: uint32);
}
unsafe extern "C" {
    pub fn DecZ_ReadCompare() -> uint32;
}
unsafe extern "C" {
    pub fn DecZ_WriteCompareBuf(compareBuf: uint32);
}
unsafe extern "C" {
    pub fn DecZ_ReadCompareBuf() -> uint32;
}
unsafe extern "C" {
    pub fn DecZ_SetPeriodSwap(swapEnable: uint32);
}
unsafe extern "C" {
    pub fn DecZ_SetCompareSwap(swapEnable: uint32);
}
unsafe extern "C" {
    pub fn DecZ_SetCaptureMode(triggerMode: uint32);
}
unsafe extern "C" {
    pub fn DecZ_SetReloadMode(triggerMode: uint32);
}
unsafe extern "C" {
    pub fn DecZ_SetStartMode(triggerMode: uint32);
}
unsafe extern "C" {
    pub fn DecZ_SetStopMode(triggerMode: uint32);
}
unsafe extern "C" {
    pub fn DecZ_SetCountMode(triggerMode: uint32);
}
unsafe extern "C" {
    pub fn DecZ_SaveConfig();
}
unsafe extern "C" {
    pub fn DecZ_RestoreConfig();
}
unsafe extern "C" {
    pub fn DecZ_Sleep();
}
unsafe extern "C" {
    pub fn DecZ_Wakeup();
}
#[doc = " \\addtogroup group_structures\n @{"]
#[repr(C)]
#[derive(Debug, Copy, Clone)]
pub struct YchA_BACKUP_STRUCT {
    #[doc = "< State of the port control register"]
    pub pcState: uint32,
    #[doc = "< State of the SIO configuration"]
    pub sioState: uint32,
    #[doc = "< State of the USBIO regulator"]
    pub usbState: uint32,
}
#[allow(clippy::unnecessary_operation, clippy::identity_op)]
const _: () = {
    ["Size of YchA_BACKUP_STRUCT"][::core::mem::size_of::<YchA_BACKUP_STRUCT>() - 12usize];
    ["Alignment of YchA_BACKUP_STRUCT"][::core::mem::align_of::<YchA_BACKUP_STRUCT>() - 4usize];
    ["Offset of field: YchA_BACKUP_STRUCT::pcState"]
        [::core::mem::offset_of!(YchA_BACKUP_STRUCT, pcState) - 0usize];
    ["Offset of field: YchA_BACKUP_STRUCT::sioState"]
        [::core::mem::offset_of!(YchA_BACKUP_STRUCT, sioState) - 4usize];
    ["Offset of field: YchA_BACKUP_STRUCT::usbState"]
        [::core::mem::offset_of!(YchA_BACKUP_STRUCT, usbState) - 8usize];
};
unsafe extern "C" {
    #[doc = "        Function Prototypes\n/\n/**\n \\addtogroup group_general\n @{"]
    pub fn YchA_Read() -> uint8;
}
unsafe extern "C" {
    pub fn YchA_Write(value: uint8);
}
unsafe extern "C" {
    pub fn YchA_ReadDataReg() -> uint8;
}
unsafe extern "C" {
    pub fn YchA_SetDriveMode(mode: uint8);
}
unsafe extern "C" {
    pub fn YchA_SetInterruptMode(position: uint16, mode: uint16);
}
unsafe extern "C" {
    pub fn YchA_ClearInterrupt() -> uint8;
}
unsafe extern "C" {
    #[doc = " \\addtogroup group_power\n @{"]
    pub fn YchA_Sleep();
}
unsafe extern "C" {
    pub fn YchA_Wakeup();
}
#[doc = " \\addtogroup group_structures\n @{"]
#[repr(C)]
#[derive(Debug, Copy, Clone)]
pub struct YchB_BACKUP_STRUCT {
    #[doc = "< State of the port control register"]
    pub pcState: uint32,
    #[doc = "< State of the SIO configuration"]
    pub sioState: uint32,
    #[doc = "< State of the USBIO regulator"]
    pub usbState: uint32,
}
#[allow(clippy::unnecessary_operation, clippy::identity_op)]
const _: () = {
    ["Size of YchB_BACKUP_STRUCT"][::core::mem::size_of::<YchB_BACKUP_STRUCT>() - 12usize];
    ["Alignment of YchB_BACKUP_STRUCT"][::core::mem::align_of::<YchB_BACKUP_STRUCT>() - 4usize];
    ["Offset of field: YchB_BACKUP_STRUCT::pcState"]
        [::core::mem::offset_of!(YchB_BACKUP_STRUCT, pcState) - 0usize];
    ["Offset of field: YchB_BACKUP_STRUCT::sioState"]
        [::core::mem::offset_of!(YchB_BACKUP_STRUCT, sioState) - 4usize];
    ["Offset of field: YchB_BACKUP_STRUCT::usbState"]
        [::core::mem::offset_of!(YchB_BACKUP_STRUCT, usbState) - 8usize];
};
unsafe extern "C" {
    #[doc = "        Function Prototypes\n/\n/**\n \\addtogroup group_general\n @{"]
    pub fn YchB_Read() -> uint8;
}
unsafe extern "C" {
    pub fn YchB_Write(value: uint8);
}
unsafe extern "C" {
    pub fn YchB_ReadDataReg() -> uint8;
}
unsafe extern "C" {
    pub fn YchB_SetDriveMode(mode: uint8);
}
unsafe extern "C" {
    pub fn YchB_SetInterruptMode(position: uint16, mode: uint16);
}
unsafe extern "C" {
    pub fn YchB_ClearInterrupt() -> uint8;
}
unsafe extern "C" {
    #[doc = " \\addtogroup group_power\n @{"]
    pub fn YchB_Sleep();
}
unsafe extern "C" {
    pub fn YchB_Wakeup();
}
#[doc = " \\addtogroup group_structures\n @{"]
#[repr(C)]
#[derive(Debug, Copy, Clone)]
pub struct ZchA_BACKUP_STRUCT {
    #[doc = "< State of the port control register"]
    pub pcState: uint32,
    #[doc = "< State of the SIO configuration"]
    pub sioState: uint32,
    #[doc = "< State of the USBIO regulator"]
    pub usbState: uint32,
}
#[allow(clippy::unnecessary_operation, clippy::identity_op)]
const _: () = {
    ["Size of ZchA_BACKUP_STRUCT"][::core::mem::size_of::<ZchA_BACKUP_STRUCT>() - 12usize];
    ["Alignment of ZchA_BACKUP_STRUCT"][::core::mem::align_of::<ZchA_BACKUP_STRUCT>() - 4usize];
    ["Offset of field: ZchA_BACKUP_STRUCT::pcState"]
        [::core::mem::offset_of!(ZchA_BACKUP_STRUCT, pcState) - 0usize];
    ["Offset of field: ZchA_BACKUP_STRUCT::sioState"]
        [::core::mem::offset_of!(ZchA_BACKUP_STRUCT, sioState) - 4usize];
    ["Offset of field: ZchA_BACKUP_STRUCT::usbState"]
        [::core::mem::offset_of!(ZchA_BACKUP_STRUCT, usbState) - 8usize];
};
unsafe extern "C" {
    #[doc = "        Function Prototypes\n/\n/**\n \\addtogroup group_general\n @{"]
    pub fn ZchA_Read() -> uint8;
}
unsafe extern "C" {
    pub fn ZchA_Write(value: uint8);
}
unsafe extern "C" {
    pub fn ZchA_ReadDataReg() -> uint8;
}
unsafe extern "C" {
    pub fn ZchA_SetDriveMode(mode: uint8);
}
unsafe extern "C" {
    pub fn ZchA_SetInterruptMode(position: uint16, mode: uint16);
}
unsafe extern "C" {
    pub fn ZchA_ClearInterrupt() -> uint8;
}
unsafe extern "C" {
    #[doc = " \\addtogroup group_power\n @{"]
    pub fn ZchA_Sleep();
}
unsafe extern "C" {
    pub fn ZchA_Wakeup();
}
#[doc = " \\addtogroup group_structures\n @{"]
#[repr(C)]
#[derive(Debug, Copy, Clone)]
pub struct ZchB_BACKUP_STRUCT {
    #[doc = "< State of the port control register"]
    pub pcState: uint32,
    #[doc = "< State of the SIO configuration"]
    pub sioState: uint32,
    #[doc = "< State of the USBIO regulator"]
    pub usbState: uint32,
}
#[allow(clippy::unnecessary_operation, clippy::identity_op)]
const _: () = {
    ["Size of ZchB_BACKUP_STRUCT"][::core::mem::size_of::<ZchB_BACKUP_STRUCT>() - 12usize];
    ["Alignment of ZchB_BACKUP_STRUCT"][::core::mem::align_of::<ZchB_BACKUP_STRUCT>() - 4usize];
    ["Offset of field: ZchB_BACKUP_STRUCT::pcState"]
        [::core::mem::offset_of!(ZchB_BACKUP_STRUCT, pcState) - 0usize];
    ["Offset of field: ZchB_BACKUP_STRUCT::sioState"]
        [::core::mem::offset_of!(ZchB_BACKUP_STRUCT, sioState) - 4usize];
    ["Offset of field: ZchB_BACKUP_STRUCT::usbState"]
        [::core::mem::offset_of!(ZchB_BACKUP_STRUCT, usbState) - 8usize];
};
unsafe extern "C" {
    #[doc = "        Function Prototypes\n/\n/**\n \\addtogroup group_general\n @{"]
    pub fn ZchB_Read() -> uint8;
}
unsafe extern "C" {
    pub fn ZchB_Write(value: uint8);
}
unsafe extern "C" {
    pub fn ZchB_ReadDataReg() -> uint8;
}
unsafe extern "C" {
    pub fn ZchB_SetDriveMode(mode: uint8);
}
unsafe extern "C" {
    pub fn ZchB_SetInterruptMode(position: uint16, mode: uint16);
}
unsafe extern "C" {
    pub fn ZchB_ClearInterrupt() -> uint8;
}
unsafe extern "C" {
    #[doc = " \\addtogroup group_power\n @{"]
    pub fn ZchB_Sleep();
}
unsafe extern "C" {
    pub fn ZchB_Wakeup();
}
#[doc = " \\addtogroup group_structures\n @{"]
#[repr(C)]
#[derive(Debug, Copy, Clone)]
pub struct dirX_BACKUP_STRUCT {
    #[doc = "< State of the port control register"]
    pub pcState: uint32,
    #[doc = "< State of the SIO configuration"]
    pub sioState: uint32,
    #[doc = "< State of the USBIO regulator"]
    pub usbState: uint32,
}
#[allow(clippy::unnecessary_operation, clippy::identity_op)]
const _: () = {
    ["Size of dirX_BACKUP_STRUCT"][::core::mem::size_of::<dirX_BACKUP_STRUCT>() - 12usize];
    ["Alignment of dirX_BACKUP_STRUCT"][::core::mem::align_of::<dirX_BACKUP_STRUCT>() - 4usize];
    ["Offset of field: dirX_BACKUP_STRUCT::pcState"]
        [::core::mem::offset_of!(dirX_BACKUP_STRUCT, pcState) - 0usize];
    ["Offset of field: dirX_BACKUP_STRUCT::sioState"]
        [::core::mem::offset_of!(dirX_BACKUP_STRUCT, sioState) - 4usize];
    ["Offset of field: dirX_BACKUP_STRUCT::usbState"]
        [::core::mem::offset_of!(dirX_BACKUP_STRUCT, usbState) - 8usize];
};
unsafe extern "C" {
    #[doc = "        Function Prototypes\n/\n/**\n \\addtogroup group_general\n @{"]
    pub fn dirX_Read() -> uint8;
}
unsafe extern "C" {
    pub fn dirX_Write(value: uint8);
}
unsafe extern "C" {
    pub fn dirX_ReadDataReg() -> uint8;
}
unsafe extern "C" {
    pub fn dirX_SetDriveMode(mode: uint8);
}
unsafe extern "C" {
    pub fn dirX_SetInterruptMode(position: uint16, mode: uint16);
}
unsafe extern "C" {
    pub fn dirX_ClearInterrupt() -> uint8;
}
unsafe extern "C" {
    #[doc = " \\addtogroup group_power\n @{"]
    pub fn dirX_Sleep();
}
unsafe extern "C" {
    pub fn dirX_Wakeup();
}
#[doc = "     Data Struct Definitions"]
#[repr(C)]
#[derive(Debug, Copy, Clone)]
pub struct DirReg_BACKUP_STRUCT {
    pub controlState: uint8,
}
#[allow(clippy::unnecessary_operation, clippy::identity_op)]
const _: () = {
    ["Size of DirReg_BACKUP_STRUCT"][::core::mem::size_of::<DirReg_BACKUP_STRUCT>() - 1usize];
    ["Alignment of DirReg_BACKUP_STRUCT"][::core::mem::align_of::<DirReg_BACKUP_STRUCT>() - 1usize];
    ["Offset of field: DirReg_BACKUP_STRUCT::controlState"]
        [::core::mem::offset_of!(DirReg_BACKUP_STRUCT, controlState) - 0usize];
};
unsafe extern "C" {
    #[doc = "         Function Prototypes"]
    pub fn DirReg_Write(control: uint8);
}
unsafe extern "C" {
    pub fn DirReg_Read() -> uint8;
}
unsafe extern "C" {
    pub fn DirReg_SaveConfig();
}
unsafe extern "C" {
    pub fn DirReg_RestoreConfig();
}
unsafe extern "C" {
    pub fn DirReg_Sleep();
}
unsafe extern "C" {
    pub fn DirReg_Wakeup();
}
#[doc = " \\addtogroup group_structures\n @{"]
#[repr(C)]
#[derive(Debug, Copy, Clone)]
pub struct dirY_BACKUP_STRUCT {
    #[doc = "< State of the port control register"]
    pub pcState: uint32,
    #[doc = "< State of the SIO configuration"]
    pub sioState: uint32,
    #[doc = "< State of the USBIO regulator"]
    pub usbState: uint32,
}
#[allow(clippy::unnecessary_operation, clippy::identity_op)]
const _: () = {
    ["Size of dirY_BACKUP_STRUCT"][::core::mem::size_of::<dirY_BACKUP_STRUCT>() - 12usize];
    ["Alignment of dirY_BACKUP_STRUCT"][::core::mem::align_of::<dirY_BACKUP_STRUCT>() - 4usize];
    ["Offset of field: dirY_BACKUP_STRUCT::pcState"]
        [::core::mem::offset_of!(dirY_BACKUP_STRUCT, pcState) - 0usize];
    ["Offset of field: dirY_BACKUP_STRUCT::sioState"]
        [::core::mem::offset_of!(dirY_BACKUP_STRUCT, sioState) - 4usize];
    ["Offset of field: dirY_BACKUP_STRUCT::usbState"]
        [::core::mem::offset_of!(dirY_BACKUP_STRUCT, usbState) - 8usize];
};
unsafe extern "C" {
    #[doc = "        Function Prototypes\n/\n/**\n \\addtogroup group_general\n @{"]
    pub fn dirY_Read() -> uint8;
}
unsafe extern "C" {
    pub fn dirY_Write(value: uint8);
}
unsafe extern "C" {
    pub fn dirY_ReadDataReg() -> uint8;
}
unsafe extern "C" {
    pub fn dirY_SetDriveMode(mode: uint8);
}
unsafe extern "C" {
    pub fn dirY_SetInterruptMode(position: uint16, mode: uint16);
}
unsafe extern "C" {
    pub fn dirY_ClearInterrupt() -> uint8;
}
unsafe extern "C" {
    #[doc = " \\addtogroup group_power\n @{"]
    pub fn dirY_Sleep();
}
unsafe extern "C" {
    pub fn dirY_Wakeup();
}
#[doc = " \\addtogroup group_structures\n @{"]
#[repr(C)]
#[derive(Debug, Copy, Clone)]
pub struct dirZ_BACKUP_STRUCT {
    #[doc = "< State of the port control register"]
    pub pcState: uint32,
    #[doc = "< State of the SIO configuration"]
    pub sioState: uint32,
    #[doc = "< State of the USBIO regulator"]
    pub usbState: uint32,
}
#[allow(clippy::unnecessary_operation, clippy::identity_op)]
const _: () = {
    ["Size of dirZ_BACKUP_STRUCT"][::core::mem::size_of::<dirZ_BACKUP_STRUCT>() - 12usize];
    ["Alignment of dirZ_BACKUP_STRUCT"][::core::mem::align_of::<dirZ_BACKUP_STRUCT>() - 4usize];
    ["Offset of field: dirZ_BACKUP_STRUCT::pcState"]
        [::core::mem::offset_of!(dirZ_BACKUP_STRUCT, pcState) - 0usize];
    ["Offset of field: dirZ_BACKUP_STRUCT::sioState"]
        [::core::mem::offset_of!(dirZ_BACKUP_STRUCT, sioState) - 4usize];
    ["Offset of field: dirZ_BACKUP_STRUCT::usbState"]
        [::core::mem::offset_of!(dirZ_BACKUP_STRUCT, usbState) - 8usize];
};
unsafe extern "C" {
    #[doc = "        Function Prototypes\n/\n/**\n \\addtogroup group_general\n @{"]
    pub fn dirZ_Read() -> uint8;
}
unsafe extern "C" {
    pub fn dirZ_Write(value: uint8);
}
unsafe extern "C" {
    pub fn dirZ_ReadDataReg() -> uint8;
}
unsafe extern "C" {
    pub fn dirZ_SetDriveMode(mode: uint8);
}
unsafe extern "C" {
    pub fn dirZ_SetInterruptMode(position: uint16, mode: uint16);
}
unsafe extern "C" {
    pub fn dirZ_ClearInterrupt() -> uint8;
}
unsafe extern "C" {
    #[doc = " \\addtogroup group_power\n @{"]
    pub fn dirZ_Sleep();
}
unsafe extern "C" {
    pub fn dirZ_Wakeup();
}
unsafe extern "C" {
    pub fn UART_SCB_IRQ_Start();
}
unsafe extern "C" {
    pub fn UART_SCB_IRQ_StartEx(address: cyisraddress);
}
unsafe extern "C" {
    pub fn UART_SCB_IRQ_Stop();
}
unsafe extern "C" {
    pub fn UART_SCB_IRQ_Interrupt();
}
unsafe extern "C" {
    pub fn UART_SCB_IRQ_SetVector(address: cyisraddress);
}
unsafe extern "C" {
    pub fn UART_SCB_IRQ_GetVector() -> cyisraddress;
}
unsafe extern "C" {
    pub fn UART_SCB_IRQ_SetPriority(priority: uint8);
}
unsafe extern "C" {
    pub fn UART_SCB_IRQ_GetPriority() -> uint8;
}
unsafe extern "C" {
    pub fn UART_SCB_IRQ_Enable();
}
unsafe extern "C" {
    pub fn UART_SCB_IRQ_GetState() -> uint8;
}
unsafe extern "C" {
    pub fn UART_SCB_IRQ_Disable();
}
unsafe extern "C" {
    pub fn UART_SCB_IRQ_SetPending();
}
unsafe extern "C" {
    pub fn UART_SCB_IRQ_ClearPending();
}
unsafe extern "C" {
    pub fn I2CS_SCB_IRQ_Start();
}
unsafe extern "C" {
    pub fn I2CS_SCB_IRQ_StartEx(address: cyisraddress);
}
unsafe extern "C" {
    pub fn I2CS_SCB_IRQ_Stop();
}
unsafe extern "C" {
    pub fn I2CS_SCB_IRQ_Interrupt();
}
unsafe extern "C" {
    pub fn I2CS_SCB_IRQ_SetVector(address: cyisraddress);
}
unsafe extern "C" {
    pub fn I2CS_SCB_IRQ_GetVector() -> cyisraddress;
}
unsafe extern "C" {
    pub fn I2CS_SCB_IRQ_SetPriority(priority: uint8);
}
unsafe extern "C" {
    pub fn I2CS_SCB_IRQ_GetPriority() -> uint8;
}
unsafe extern "C" {
    pub fn I2CS_SCB_IRQ_Enable();
}
unsafe extern "C" {
    pub fn I2CS_SCB_IRQ_GetState() -> uint8;
}
unsafe extern "C" {
    pub fn I2CS_SCB_IRQ_Disable();
}
unsafe extern "C" {
    pub fn I2CS_SCB_IRQ_SetPending();
}
unsafe extern "C" {
    pub fn I2CS_SCB_IRQ_ClearPending();
}
unsafe extern "C" {
    pub fn ADC_SAR_Seq_IRQ_Start();
}
unsafe extern "C" {
    pub fn ADC_SAR_Seq_IRQ_StartEx(address: cyisraddress);
}
unsafe extern "C" {
    pub fn ADC_SAR_Seq_IRQ_Stop();
}
unsafe extern "C" {
    pub fn ADC_SAR_Seq_IRQ_Interrupt();
}
unsafe extern "C" {
    pub fn ADC_SAR_Seq_IRQ_SetVector(address: cyisraddress);
}
unsafe extern "C" {
    pub fn ADC_SAR_Seq_IRQ_GetVector() -> cyisraddress;
}
unsafe extern "C" {
    pub fn ADC_SAR_Seq_IRQ_SetPriority(priority: uint8);
}
unsafe extern "C" {
    pub fn ADC_SAR_Seq_IRQ_GetPriority() -> uint8;
}
unsafe extern "C" {
    pub fn ADC_SAR_Seq_IRQ_Enable();
}
unsafe extern "C" {
    pub fn ADC_SAR_Seq_IRQ_GetState() -> uint8;
}
unsafe extern "C" {
    pub fn ADC_SAR_Seq_IRQ_Disable();
}
unsafe extern "C" {
    pub fn ADC_SAR_Seq_IRQ_SetPending();
}
unsafe extern "C" {
    pub fn ADC_SAR_Seq_IRQ_ClearPending();
}
unsafe extern "C" {
    pub fn ADC_SAR_Seq_intClock_Start();
}
unsafe extern "C" {
    pub fn ADC_SAR_Seq_intClock_Stop();
}
unsafe extern "C" {
    pub fn ADC_SAR_Seq_intClock_SetFractionalDividerRegister(
        clkDivider: uint16,
        clkFractional: uint8,
    );
}
unsafe extern "C" {
    pub fn ADC_SAR_Seq_intClock_GetDividerRegister() -> uint16;
}
unsafe extern "C" {
    pub fn ADC_SAR_Seq_intClock_GetFractionalDividerRegister() -> uint8;
}
#[doc = "< 2 Non Maskable Interrupt"]
pub const IRQn_NonMaskableInt_IRQn: IRQn = -14;
#[doc = "< 3 Cortex-M0 Hard Fault Interrupt"]
pub const IRQn_HardFault_IRQn: IRQn = -13;
#[doc = "< 11 Cortex-M0 SV Call Interrupt"]
pub const IRQn_SVCall_IRQn: IRQn = -5;
#[doc = "< 14 Cortex-M0 Pend SV Interrupt"]
pub const IRQn_PendSV_IRQn: IRQn = -2;
#[doc = "< 15 Cortex-M0 System Tick Interrupt"]
pub const IRQn_SysTick_IRQn: IRQn = -1;
#[doc = " Interrupt Number Definition"]
pub type IRQn = cty::c_int;
#[doc = " Interrupt Number Definition"]
pub use self::IRQn as IRQn_Type;
#[repr(C, packed)]
#[derive(Debug, Copy, Clone)]
pub struct T_UINT32 {
    pub v: u32,
}
#[allow(clippy::unnecessary_operation, clippy::identity_op)]
const _: () = {
    ["Size of T_UINT32"][::core::mem::size_of::<T_UINT32>() - 4usize];
    ["Alignment of T_UINT32"][::core::mem::align_of::<T_UINT32>() - 1usize];
    ["Offset of field: T_UINT32::v"][::core::mem::offset_of!(T_UINT32, v) - 0usize];
};
#[doc = "\\brief  Union type to access the Application Program Status Register (APSR)."]
#[repr(C)]
#[derive(Copy, Clone)]
pub union APSR_Type {
    #[doc = "< Structure used for bit  access"]
    pub b: APSR_Type__bindgen_ty_1,
    #[doc = "< Type      used for word access"]
    pub w: u32,
}
#[repr(C)]
#[derive(Debug, Copy, Clone)]
pub struct APSR_Type__bindgen_ty_1 {
    pub _bitfield_align_1: [u32; 0],
    pub _bitfield_1: __BindgenBitfieldUnit<[u8; 4usize]>,
}
#[allow(clippy::unnecessary_operation, clippy::identity_op)]
const _: () = {
    ["Size of APSR_Type__bindgen_ty_1"][::core::mem::size_of::<APSR_Type__bindgen_ty_1>() - 4usize];
    ["Alignment of APSR_Type__bindgen_ty_1"]
        [::core::mem::align_of::<APSR_Type__bindgen_ty_1>() - 4usize];
};
impl APSR_Type__bindgen_ty_1 {
    #[inline]
    pub fn _reserved0(&self) -> u32 {
        unsafe { ::core::mem::transmute(self._bitfield_1.get(0usize, 28u8) as u32) }
    }
    #[inline]
    pub fn set__reserved0(&mut self, val: u32) {
        unsafe {
            let val: u32 = ::core::mem::transmute(val);
            self._bitfield_1.set(0usize, 28u8, val as u64)
        }
    }
    #[inline]
    pub unsafe fn _reserved0_raw(this: *const Self) -> u32 {
        unsafe {
            ::core::mem::transmute(<__BindgenBitfieldUnit<[u8; 4usize]>>::raw_get(
                ::core::ptr::addr_of!((*this)._bitfield_1),
                0usize,
                28u8,
            ) as u32)
        }
    }
    #[inline]
    pub unsafe fn set__reserved0_raw(this: *mut Self, val: u32) {
        unsafe {
            let val: u32 = ::core::mem::transmute(val);
            <__BindgenBitfieldUnit<[u8; 4usize]>>::raw_set(
                ::core::ptr::addr_of_mut!((*this)._bitfield_1),
                0usize,
                28u8,
                val as u64,
            )
        }
    }
    #[inline]
    pub fn V(&self) -> u32 {
        unsafe { ::core::mem::transmute(self._bitfield_1.get(28usize, 1u8) as u32) }
    }
    #[inline]
    pub fn set_V(&mut self, val: u32) {
        unsafe {
            let val: u32 = ::core::mem::transmute(val);
            self._bitfield_1.set(28usize, 1u8, val as u64)
        }
    }
    #[inline]
    pub unsafe fn V_raw(this: *const Self) -> u32 {
        unsafe {
            ::core::mem::transmute(<__BindgenBitfieldUnit<[u8; 4usize]>>::raw_get(
                ::core::ptr::addr_of!((*this)._bitfield_1),
                28usize,
                1u8,
            ) as u32)
        }
    }
    #[inline]
    pub unsafe fn set_V_raw(this: *mut Self, val: u32) {
        unsafe {
            let val: u32 = ::core::mem::transmute(val);
            <__BindgenBitfieldUnit<[u8; 4usize]>>::raw_set(
                ::core::ptr::addr_of_mut!((*this)._bitfield_1),
                28usize,
                1u8,
                val as u64,
            )
        }
    }
    #[inline]
    pub fn C(&self) -> u32 {
        unsafe { ::core::mem::transmute(self._bitfield_1.get(29usize, 1u8) as u32) }
    }
    #[inline]
    pub fn set_C(&mut self, val: u32) {
        unsafe {
            let val: u32 = ::core::mem::transmute(val);
            self._bitfield_1.set(29usize, 1u8, val as u64)
        }
    }
    #[inline]
    pub unsafe fn C_raw(this: *const Self) -> u32 {
        unsafe {
            ::core::mem::transmute(<__BindgenBitfieldUnit<[u8; 4usize]>>::raw_get(
                ::core::ptr::addr_of!((*this)._bitfield_1),
                29usize,
                1u8,
            ) as u32)
        }
    }
    #[inline]
    pub unsafe fn set_C_raw(this: *mut Self, val: u32) {
        unsafe {
            let val: u32 = ::core::mem::transmute(val);
            <__BindgenBitfieldUnit<[u8; 4usize]>>::raw_set(
                ::core::ptr::addr_of_mut!((*this)._bitfield_1),
                29usize,
                1u8,
                val as u64,
            )
        }
    }
    #[inline]
    pub fn Z(&self) -> u32 {
        unsafe { ::core::mem::transmute(self._bitfield_1.get(30usize, 1u8) as u32) }
    }
    #[inline]
    pub fn set_Z(&mut self, val: u32) {
        unsafe {
            let val: u32 = ::core::mem::transmute(val);
            self._bitfield_1.set(30usize, 1u8, val as u64)
        }
    }
    #[inline]
    pub unsafe fn Z_raw(this: *const Self) -> u32 {
        unsafe {
            ::core::mem::transmute(<__BindgenBitfieldUnit<[u8; 4usize]>>::raw_get(
                ::core::ptr::addr_of!((*this)._bitfield_1),
                30usize,
                1u8,
            ) as u32)
        }
    }
    #[inline]
    pub unsafe fn set_Z_raw(this: *mut Self, val: u32) {
        unsafe {
            let val: u32 = ::core::mem::transmute(val);
            <__BindgenBitfieldUnit<[u8; 4usize]>>::raw_set(
                ::core::ptr::addr_of_mut!((*this)._bitfield_1),
                30usize,
                1u8,
                val as u64,
            )
        }
    }
    #[inline]
    pub fn N(&self) -> u32 {
        unsafe { ::core::mem::transmute(self._bitfield_1.get(31usize, 1u8) as u32) }
    }
    #[inline]
    pub fn set_N(&mut self, val: u32) {
        unsafe {
            let val: u32 = ::core::mem::transmute(val);
            self._bitfield_1.set(31usize, 1u8, val as u64)
        }
    }
    #[inline]
    pub unsafe fn N_raw(this: *const Self) -> u32 {
        unsafe {
            ::core::mem::transmute(<__BindgenBitfieldUnit<[u8; 4usize]>>::raw_get(
                ::core::ptr::addr_of!((*this)._bitfield_1),
                31usize,
                1u8,
            ) as u32)
        }
    }
    #[inline]
    pub unsafe fn set_N_raw(this: *mut Self, val: u32) {
        unsafe {
            let val: u32 = ::core::mem::transmute(val);
            <__BindgenBitfieldUnit<[u8; 4usize]>>::raw_set(
                ::core::ptr::addr_of_mut!((*this)._bitfield_1),
                31usize,
                1u8,
                val as u64,
            )
        }
    }
    #[inline]
    pub fn new_bitfield_1(
        _reserved0: u32,
        V: u32,
        C: u32,
        Z: u32,
        N: u32,
    ) -> __BindgenBitfieldUnit<[u8; 4usize]> {
        let mut __bindgen_bitfield_unit: __BindgenBitfieldUnit<[u8; 4usize]> = Default::default();
        __bindgen_bitfield_unit.set(0usize, 28u8, {
            let _reserved0: u32 = unsafe { ::core::mem::transmute(_reserved0) };
            _reserved0 as u64
        });
        __bindgen_bitfield_unit.set(28usize, 1u8, {
            let V: u32 = unsafe { ::core::mem::transmute(V) };
            V as u64
        });
        __bindgen_bitfield_unit.set(29usize, 1u8, {
            let C: u32 = unsafe { ::core::mem::transmute(C) };
            C as u64
        });
        __bindgen_bitfield_unit.set(30usize, 1u8, {
            let Z: u32 = unsafe { ::core::mem::transmute(Z) };
            Z as u64
        });
        __bindgen_bitfield_unit.set(31usize, 1u8, {
            let N: u32 = unsafe { ::core::mem::transmute(N) };
            N as u64
        });
        __bindgen_bitfield_unit
    }
}
#[allow(clippy::unnecessary_operation, clippy::identity_op)]
const _: () = {
    ["Size of APSR_Type"][::core::mem::size_of::<APSR_Type>() - 4usize];
    ["Alignment of APSR_Type"][::core::mem::align_of::<APSR_Type>() - 4usize];
    ["Offset of field: APSR_Type::b"][::core::mem::offset_of!(APSR_Type, b) - 0usize];
    ["Offset of field: APSR_Type::w"][::core::mem::offset_of!(APSR_Type, w) - 0usize];
};
#[doc = "\\brief  Union type to access the Interrupt Program Status Register (IPSR)."]
#[repr(C)]
#[derive(Copy, Clone)]
pub union IPSR_Type {
    #[doc = "< Structure used for bit  access"]
    pub b: IPSR_Type__bindgen_ty_1,
    #[doc = "< Type      used for word access"]
    pub w: u32,
}
#[repr(C)]
#[derive(Debug, Copy, Clone)]
pub struct IPSR_Type__bindgen_ty_1 {
    pub _bitfield_align_1: [u32; 0],
    pub _bitfield_1: __BindgenBitfieldUnit<[u8; 4usize]>,
}
#[allow(clippy::unnecessary_operation, clippy::identity_op)]
const _: () = {
    ["Size of IPSR_Type__bindgen_ty_1"][::core::mem::size_of::<IPSR_Type__bindgen_ty_1>() - 4usize];
    ["Alignment of IPSR_Type__bindgen_ty_1"]
        [::core::mem::align_of::<IPSR_Type__bindgen_ty_1>() - 4usize];
};
impl IPSR_Type__bindgen_ty_1 {
    #[inline]
    pub fn ISR(&self) -> u32 {
        unsafe { ::core::mem::transmute(self._bitfield_1.get(0usize, 9u8) as u32) }
    }
    #[inline]
    pub fn set_ISR(&mut self, val: u32) {
        unsafe {
            let val: u32 = ::core::mem::transmute(val);
            self._bitfield_1.set(0usize, 9u8, val as u64)
        }
    }
    #[inline]
    pub unsafe fn ISR_raw(this: *const Self) -> u32 {
        unsafe {
            ::core::mem::transmute(<__BindgenBitfieldUnit<[u8; 4usize]>>::raw_get(
                ::core::ptr::addr_of!((*this)._bitfield_1),
                0usize,
                9u8,
            ) as u32)
        }
    }
    #[inline]
    pub unsafe fn set_ISR_raw(this: *mut Self, val: u32) {
        unsafe {
            let val: u32 = ::core::mem::transmute(val);
            <__BindgenBitfieldUnit<[u8; 4usize]>>::raw_set(
                ::core::ptr::addr_of_mut!((*this)._bitfield_1),
                0usize,
                9u8,
                val as u64,
            )
        }
    }
    #[inline]
    pub fn _reserved0(&self) -> u32 {
        unsafe { ::core::mem::transmute(self._bitfield_1.get(9usize, 23u8) as u32) }
    }
    #[inline]
    pub fn set__reserved0(&mut self, val: u32) {
        unsafe {
            let val: u32 = ::core::mem::transmute(val);
            self._bitfield_1.set(9usize, 23u8, val as u64)
        }
    }
    #[inline]
    pub unsafe fn _reserved0_raw(this: *const Self) -> u32 {
        unsafe {
            ::core::mem::transmute(<__BindgenBitfieldUnit<[u8; 4usize]>>::raw_get(
                ::core::ptr::addr_of!((*this)._bitfield_1),
                9usize,
                23u8,
            ) as u32)
        }
    }
    #[inline]
    pub unsafe fn set__reserved0_raw(this: *mut Self, val: u32) {
        unsafe {
            let val: u32 = ::core::mem::transmute(val);
            <__BindgenBitfieldUnit<[u8; 4usize]>>::raw_set(
                ::core::ptr::addr_of_mut!((*this)._bitfield_1),
                9usize,
                23u8,
                val as u64,
            )
        }
    }
    #[inline]
    pub fn new_bitfield_1(ISR: u32, _reserved0: u32) -> __BindgenBitfieldUnit<[u8; 4usize]> {
        let mut __bindgen_bitfield_unit: __BindgenBitfieldUnit<[u8; 4usize]> = Default::default();
        __bindgen_bitfield_unit.set(0usize, 9u8, {
            let ISR: u32 = unsafe { ::core::mem::transmute(ISR) };
            ISR as u64
        });
        __bindgen_bitfield_unit.set(9usize, 23u8, {
            let _reserved0: u32 = unsafe { ::core::mem::transmute(_reserved0) };
            _reserved0 as u64
        });
        __bindgen_bitfield_unit
    }
}
#[allow(clippy::unnecessary_operation, clippy::identity_op)]
const _: () = {
    ["Size of IPSR_Type"][::core::mem::size_of::<IPSR_Type>() - 4usize];
    ["Alignment of IPSR_Type"][::core::mem::align_of::<IPSR_Type>() - 4usize];
    ["Offset of field: IPSR_Type::b"][::core::mem::offset_of!(IPSR_Type, b) - 0usize];
    ["Offset of field: IPSR_Type::w"][::core::mem::offset_of!(IPSR_Type, w) - 0usize];
};
#[doc = "\\brief  Union type to access the Special-Purpose Program Status Registers (xPSR)."]
#[repr(C)]
#[derive(Copy, Clone)]
pub union xPSR_Type {
    #[doc = "< Structure used for bit  access"]
    pub b: xPSR_Type__bindgen_ty_1,
    #[doc = "< Type      used for word access"]
    pub w: u32,
}
#[repr(C)]
#[repr(align(4))]
#[derive(Debug, Copy, Clone)]
pub struct xPSR_Type__bindgen_ty_1 {
    pub _bitfield_align_1: [u16; 0],
    pub _bitfield_1: __BindgenBitfieldUnit<[u8; 4usize]>,
}
#[allow(clippy::unnecessary_operation, clippy::identity_op)]
const _: () = {
    ["Size of xPSR_Type__bindgen_ty_1"][::core::mem::size_of::<xPSR_Type__bindgen_ty_1>() - 4usize];
    ["Alignment of xPSR_Type__bindgen_ty_1"]
        [::core::mem::align_of::<xPSR_Type__bindgen_ty_1>() - 4usize];
};
impl xPSR_Type__bindgen_ty_1 {
    #[inline]
    pub fn ISR(&self) -> u32 {
        unsafe { ::core::mem::transmute(self._bitfield_1.get(0usize, 9u8) as u32) }
    }
    #[inline]
    pub fn set_ISR(&mut self, val: u32) {
        unsafe {
            let val: u32 = ::core::mem::transmute(val);
            self._bitfield_1.set(0usize, 9u8, val as u64)
        }
    }
    #[inline]
    pub unsafe fn ISR_raw(this: *const Self) -> u32 {
        unsafe {
            ::core::mem::transmute(<__BindgenBitfieldUnit<[u8; 4usize]>>::raw_get(
                ::core::ptr::addr_of!((*this)._bitfield_1),
                0usize,
                9u8,
            ) as u32)
        }
    }
    #[inline]
    pub unsafe fn set_ISR_raw(this: *mut Self, val: u32) {
        unsafe {
            let val: u32 = ::core::mem::transmute(val);
            <__BindgenBitfieldUnit<[u8; 4usize]>>::raw_set(
                ::core::ptr::addr_of_mut!((*this)._bitfield_1),
                0usize,
                9u8,
                val as u64,
            )
        }
    }
    #[inline]
    pub fn _reserved0(&self) -> u32 {
        unsafe { ::core::mem::transmute(self._bitfield_1.get(9usize, 15u8) as u32) }
    }
    #[inline]
    pub fn set__reserved0(&mut self, val: u32) {
        unsafe {
            let val: u32 = ::core::mem::transmute(val);
            self._bitfield_1.set(9usize, 15u8, val as u64)
        }
    }
    #[inline]
    pub unsafe fn _reserved0_raw(this: *const Self) -> u32 {
        unsafe {
            ::core::mem::transmute(<__BindgenBitfieldUnit<[u8; 4usize]>>::raw_get(
                ::core::ptr::addr_of!((*this)._bitfield_1),
                9usize,
                15u8,
            ) as u32)
        }
    }
    #[inline]
    pub unsafe fn set__reserved0_raw(this: *mut Self, val: u32) {
        unsafe {
            let val: u32 = ::core::mem::transmute(val);
            <__BindgenBitfieldUnit<[u8; 4usize]>>::raw_set(
                ::core::ptr::addr_of_mut!((*this)._bitfield_1),
                9usize,
                15u8,
                val as u64,
            )
        }
    }
    #[inline]
    pub fn T(&self) -> u32 {
        unsafe { ::core::mem::transmute(self._bitfield_1.get(24usize, 1u8) as u32) }
    }
    #[inline]
    pub fn set_T(&mut self, val: u32) {
        unsafe {
            let val: u32 = ::core::mem::transmute(val);
            self._bitfield_1.set(24usize, 1u8, val as u64)
        }
    }
    #[inline]
    pub unsafe fn T_raw(this: *const Self) -> u32 {
        unsafe {
            ::core::mem::transmute(<__BindgenBitfieldUnit<[u8; 4usize]>>::raw_get(
                ::core::ptr::addr_of!((*this)._bitfield_1),
                24usize,
                1u8,
            ) as u32)
        }
    }
    #[inline]
    pub unsafe fn set_T_raw(this: *mut Self, val: u32) {
        unsafe {
            let val: u32 = ::core::mem::transmute(val);
            <__BindgenBitfieldUnit<[u8; 4usize]>>::raw_set(
                ::core::ptr::addr_of_mut!((*this)._bitfield_1),
                24usize,
                1u8,
                val as u64,
            )
        }
    }
    #[inline]
    pub fn _reserved1(&self) -> u32 {
        unsafe { ::core::mem::transmute(self._bitfield_1.get(25usize, 3u8) as u32) }
    }
    #[inline]
    pub fn set__reserved1(&mut self, val: u32) {
        unsafe {
            let val: u32 = ::core::mem::transmute(val);
            self._bitfield_1.set(25usize, 3u8, val as u64)
        }
    }
    #[inline]
    pub unsafe fn _reserved1_raw(this: *const Self) -> u32 {
        unsafe {
            ::core::mem::transmute(<__BindgenBitfieldUnit<[u8; 4usize]>>::raw_get(
                ::core::ptr::addr_of!((*this)._bitfield_1),
                25usize,
                3u8,
            ) as u32)
        }
    }
    #[inline]
    pub unsafe fn set__reserved1_raw(this: *mut Self, val: u32) {
        unsafe {
            let val: u32 = ::core::mem::transmute(val);
            <__BindgenBitfieldUnit<[u8; 4usize]>>::raw_set(
                ::core::ptr::addr_of_mut!((*this)._bitfield_1),
                25usize,
                3u8,
                val as u64,
            )
        }
    }
    #[inline]
    pub fn V(&self) -> u32 {
        unsafe { ::core::mem::transmute(self._bitfield_1.get(28usize, 1u8) as u32) }
    }
    #[inline]
    pub fn set_V(&mut self, val: u32) {
        unsafe {
            let val: u32 = ::core::mem::transmute(val);
            self._bitfield_1.set(28usize, 1u8, val as u64)
        }
    }
    #[inline]
    pub unsafe fn V_raw(this: *const Self) -> u32 {
        unsafe {
            ::core::mem::transmute(<__BindgenBitfieldUnit<[u8; 4usize]>>::raw_get(
                ::core::ptr::addr_of!((*this)._bitfield_1),
                28usize,
                1u8,
            ) as u32)
        }
    }
    #[inline]
    pub unsafe fn set_V_raw(this: *mut Self, val: u32) {
        unsafe {
            let val: u32 = ::core::mem::transmute(val);
            <__BindgenBitfieldUnit<[u8; 4usize]>>::raw_set(
                ::core::ptr::addr_of_mut!((*this)._bitfield_1),
                28usize,
                1u8,
                val as u64,
            )
        }
    }
    #[inline]
    pub fn C(&self) -> u32 {
        unsafe { ::core::mem::transmute(self._bitfield_1.get(29usize, 1u8) as u32) }
    }
    #[inline]
    pub fn set_C(&mut self, val: u32) {
        unsafe {
            let val: u32 = ::core::mem::transmute(val);
            self._bitfield_1.set(29usize, 1u8, val as u64)
        }
    }
    #[inline]
    pub unsafe fn C_raw(this: *const Self) -> u32 {
        unsafe {
            ::core::mem::transmute(<__BindgenBitfieldUnit<[u8; 4usize]>>::raw_get(
                ::core::ptr::addr_of!((*this)._bitfield_1),
                29usize,
                1u8,
            ) as u32)
        }
    }
    #[inline]
    pub unsafe fn set_C_raw(this: *mut Self, val: u32) {
        unsafe {
            let val: u32 = ::core::mem::transmute(val);
            <__BindgenBitfieldUnit<[u8; 4usize]>>::raw_set(
                ::core::ptr::addr_of_mut!((*this)._bitfield_1),
                29usize,
                1u8,
                val as u64,
            )
        }
    }
    #[inline]
    pub fn Z(&self) -> u32 {
        unsafe { ::core::mem::transmute(self._bitfield_1.get(30usize, 1u8) as u32) }
    }
    #[inline]
    pub fn set_Z(&mut self, val: u32) {
        unsafe {
            let val: u32 = ::core::mem::transmute(val);
            self._bitfield_1.set(30usize, 1u8, val as u64)
        }
    }
    #[inline]
    pub unsafe fn Z_raw(this: *const Self) -> u32 {
        unsafe {
            ::core::mem::transmute(<__BindgenBitfieldUnit<[u8; 4usize]>>::raw_get(
                ::core::ptr::addr_of!((*this)._bitfield_1),
                30usize,
                1u8,
            ) as u32)
        }
    }
    #[inline]
    pub unsafe fn set_Z_raw(this: *mut Self, val: u32) {
        unsafe {
            let val: u32 = ::core::mem::transmute(val);
            <__BindgenBitfieldUnit<[u8; 4usize]>>::raw_set(
                ::core::ptr::addr_of_mut!((*this)._bitfield_1),
                30usize,
                1u8,
                val as u64,
            )
        }
    }
    #[inline]
    pub fn N(&self) -> u32 {
        unsafe { ::core::mem::transmute(self._bitfield_1.get(31usize, 1u8) as u32) }
    }
    #[inline]
    pub fn set_N(&mut self, val: u32) {
        unsafe {
            let val: u32 = ::core::mem::transmute(val);
            self._bitfield_1.set(31usize, 1u8, val as u64)
        }
    }
    #[inline]
    pub unsafe fn N_raw(this: *const Self) -> u32 {
        unsafe {
            ::core::mem::transmute(<__BindgenBitfieldUnit<[u8; 4usize]>>::raw_get(
                ::core::ptr::addr_of!((*this)._bitfield_1),
                31usize,
                1u8,
            ) as u32)
        }
    }
    #[inline]
    pub unsafe fn set_N_raw(this: *mut Self, val: u32) {
        unsafe {
            let val: u32 = ::core::mem::transmute(val);
            <__BindgenBitfieldUnit<[u8; 4usize]>>::raw_set(
                ::core::ptr::addr_of_mut!((*this)._bitfield_1),
                31usize,
                1u8,
                val as u64,
            )
        }
    }
    #[inline]
    pub fn new_bitfield_1(
        ISR: u32,
        _reserved0: u32,
        T: u32,
        _reserved1: u32,
        V: u32,
        C: u32,
        Z: u32,
        N: u32,
    ) -> __BindgenBitfieldUnit<[u8; 4usize]> {
        let mut __bindgen_bitfield_unit: __BindgenBitfieldUnit<[u8; 4usize]> = Default::default();
        __bindgen_bitfield_unit.set(0usize, 9u8, {
            let ISR: u32 = unsafe { ::core::mem::transmute(ISR) };
            ISR as u64
        });
        __bindgen_bitfield_unit.set(9usize, 15u8, {
            let _reserved0: u32 = unsafe { ::core::mem::transmute(_reserved0) };
            _reserved0 as u64
        });
        __bindgen_bitfield_unit.set(24usize, 1u8, {
            let T: u32 = unsafe { ::core::mem::transmute(T) };
            T as u64
        });
        __bindgen_bitfield_unit.set(25usize, 3u8, {
            let _reserved1: u32 = unsafe { ::core::mem::transmute(_reserved1) };
            _reserved1 as u64
        });
        __bindgen_bitfield_unit.set(28usize, 1u8, {
            let V: u32 = unsafe { ::core::mem::transmute(V) };
            V as u64
        });
        __bindgen_bitfield_unit.set(29usize, 1u8, {
            let C: u32 = unsafe { ::core::mem::transmute(C) };
            C as u64
        });
        __bindgen_bitfield_unit.set(30usize, 1u8, {
            let Z: u32 = unsafe { ::core::mem::transmute(Z) };
            Z as u64
        });
        __bindgen_bitfield_unit.set(31usize, 1u8, {
            let N: u32 = unsafe { ::core::mem::transmute(N) };
            N as u64
        });
        __bindgen_bitfield_unit
    }
}
#[allow(clippy::unnecessary_operation, clippy::identity_op)]
const _: () = {
    ["Size of xPSR_Type"][::core::mem::size_of::<xPSR_Type>() - 4usize];
    ["Alignment of xPSR_Type"][::core::mem::align_of::<xPSR_Type>() - 4usize];
    ["Offset of field: xPSR_Type::b"][::core::mem::offset_of!(xPSR_Type, b) - 0usize];
    ["Offset of field: xPSR_Type::w"][::core::mem::offset_of!(xPSR_Type, w) - 0usize];
};
#[doc = "\\brief  Union type to access the Control Registers (CONTROL)."]
#[repr(C)]
#[derive(Copy, Clone)]
pub union CONTROL_Type {
    #[doc = "< Structure used for bit  access"]
    pub b: CONTROL_Type__bindgen_ty_1,
    #[doc = "< Type      used for word access"]
    pub w: u32,
}
#[repr(C)]
#[derive(Debug, Copy, Clone)]
pub struct CONTROL_Type__bindgen_ty_1 {
    pub _bitfield_align_1: [u32; 0],
    pub _bitfield_1: __BindgenBitfieldUnit<[u8; 4usize]>,
}
#[allow(clippy::unnecessary_operation, clippy::identity_op)]
const _: () = {
    ["Size of CONTROL_Type__bindgen_ty_1"]
        [::core::mem::size_of::<CONTROL_Type__bindgen_ty_1>() - 4usize];
    ["Alignment of CONTROL_Type__bindgen_ty_1"]
        [::core::mem::align_of::<CONTROL_Type__bindgen_ty_1>() - 4usize];
};
impl CONTROL_Type__bindgen_ty_1 {
    #[inline]
    pub fn _reserved0(&self) -> u32 {
        unsafe { ::core::mem::transmute(self._bitfield_1.get(0usize, 1u8) as u32) }
    }
    #[inline]
    pub fn set__reserved0(&mut self, val: u32) {
        unsafe {
            let val: u32 = ::core::mem::transmute(val);
            self._bitfield_1.set(0usize, 1u8, val as u64)
        }
    }
    #[inline]
    pub unsafe fn _reserved0_raw(this: *const Self) -> u32 {
        unsafe {
            ::core::mem::transmute(<__BindgenBitfieldUnit<[u8; 4usize]>>::raw_get(
                ::core::ptr::addr_of!((*this)._bitfield_1),
                0usize,
                1u8,
            ) as u32)
        }
    }
    #[inline]
    pub unsafe fn set__reserved0_raw(this: *mut Self, val: u32) {
        unsafe {
            let val: u32 = ::core::mem::transmute(val);
            <__BindgenBitfieldUnit<[u8; 4usize]>>::raw_set(
                ::core::ptr::addr_of_mut!((*this)._bitfield_1),
                0usize,
                1u8,
                val as u64,
            )
        }
    }
    #[inline]
    pub fn SPSEL(&self) -> u32 {
        unsafe { ::core::mem::transmute(self._bitfield_1.get(1usize, 1u8) as u32) }
    }
    #[inline]
    pub fn set_SPSEL(&mut self, val: u32) {
        unsafe {
            let val: u32 = ::core::mem::transmute(val);
            self._bitfield_1.set(1usize, 1u8, val as u64)
        }
    }
    #[inline]
    pub unsafe fn SPSEL_raw(this: *const Self) -> u32 {
        unsafe {
            ::core::mem::transmute(<__BindgenBitfieldUnit<[u8; 4usize]>>::raw_get(
                ::core::ptr::addr_of!((*this)._bitfield_1),
                1usize,
                1u8,
            ) as u32)
        }
    }
    #[inline]
    pub unsafe fn set_SPSEL_raw(this: *mut Self, val: u32) {
        unsafe {
            let val: u32 = ::core::mem::transmute(val);
            <__BindgenBitfieldUnit<[u8; 4usize]>>::raw_set(
                ::core::ptr::addr_of_mut!((*this)._bitfield_1),
                1usize,
                1u8,
                val as u64,
            )
        }
    }
    #[inline]
    pub fn _reserved1(&self) -> u32 {
        unsafe { ::core::mem::transmute(self._bitfield_1.get(2usize, 30u8) as u32) }
    }
    #[inline]
    pub fn set__reserved1(&mut self, val: u32) {
        unsafe {
            let val: u32 = ::core::mem::transmute(val);
            self._bitfield_1.set(2usize, 30u8, val as u64)
        }
    }
    #[inline]
    pub unsafe fn _reserved1_raw(this: *const Self) -> u32 {
        unsafe {
            ::core::mem::transmute(<__BindgenBitfieldUnit<[u8; 4usize]>>::raw_get(
                ::core::ptr::addr_of!((*this)._bitfield_1),
                2usize,
                30u8,
            ) as u32)
        }
    }
    #[inline]
    pub unsafe fn set__reserved1_raw(this: *mut Self, val: u32) {
        unsafe {
            let val: u32 = ::core::mem::transmute(val);
            <__BindgenBitfieldUnit<[u8; 4usize]>>::raw_set(
                ::core::ptr::addr_of_mut!((*this)._bitfield_1),
                2usize,
                30u8,
                val as u64,
            )
        }
    }
    #[inline]
    pub fn new_bitfield_1(
        _reserved0: u32,
        SPSEL: u32,
        _reserved1: u32,
    ) -> __BindgenBitfieldUnit<[u8; 4usize]> {
        let mut __bindgen_bitfield_unit: __BindgenBitfieldUnit<[u8; 4usize]> = Default::default();
        __bindgen_bitfield_unit.set(0usize, 1u8, {
            let _reserved0: u32 = unsafe { ::core::mem::transmute(_reserved0) };
            _reserved0 as u64
        });
        __bindgen_bitfield_unit.set(1usize, 1u8, {
            let SPSEL: u32 = unsafe { ::core::mem::transmute(SPSEL) };
            SPSEL as u64
        });
        __bindgen_bitfield_unit.set(2usize, 30u8, {
            let _reserved1: u32 = unsafe { ::core::mem::transmute(_reserved1) };
            _reserved1 as u64
        });
        __bindgen_bitfield_unit
    }
}
#[allow(clippy::unnecessary_operation, clippy::identity_op)]
const _: () = {
    ["Size of CONTROL_Type"][::core::mem::size_of::<CONTROL_Type>() - 4usize];
    ["Alignment of CONTROL_Type"][::core::mem::align_of::<CONTROL_Type>() - 4usize];
    ["Offset of field: CONTROL_Type::b"][::core::mem::offset_of!(CONTROL_Type, b) - 0usize];
    ["Offset of field: CONTROL_Type::w"][::core::mem::offset_of!(CONTROL_Type, w) - 0usize];
};
#[doc = "\\brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC)."]
#[repr(C)]
#[derive(Debug, Copy, Clone)]
pub struct NVIC_Type {
    #[doc = "< Offset: 0x000 (R/W)  Interrupt Set Enable Register"]
    pub ISER: [u32; 1usize],
    pub RESERVED0: [u32; 31usize],
    #[doc = "< Offset: 0x080 (R/W)  Interrupt Clear Enable Register"]
    pub ICER: [u32; 1usize],
    pub RSERVED1: [u32; 31usize],
    #[doc = "< Offset: 0x100 (R/W)  Interrupt Set Pending Register"]
    pub ISPR: [u32; 1usize],
    pub RESERVED2: [u32; 31usize],
    #[doc = "< Offset: 0x180 (R/W)  Interrupt Clear Pending Register"]
    pub ICPR: [u32; 1usize],
    pub RESERVED3: [u32; 31usize],
    pub RESERVED4: [u32; 64usize],
    #[doc = "< Offset: 0x300 (R/W)  Interrupt Priority Register"]
    pub IP: [u32; 8usize],
}
#[allow(clippy::unnecessary_operation, clippy::identity_op)]
const _: () = {
    ["Size of NVIC_Type"][::core::mem::size_of::<NVIC_Type>() - 800usize];
    ["Alignment of NVIC_Type"][::core::mem::align_of::<NVIC_Type>() - 4usize];
    ["Offset of field: NVIC_Type::ISER"][::core::mem::offset_of!(NVIC_Type, ISER) - 0usize];
    ["Offset of field: NVIC_Type::RESERVED0"]
        [::core::mem::offset_of!(NVIC_Type, RESERVED0) - 4usize];
    ["Offset of field: NVIC_Type::ICER"][::core::mem::offset_of!(NVIC_Type, ICER) - 128usize];
    ["Offset of field: NVIC_Type::RSERVED1"]
        [::core::mem::offset_of!(NVIC_Type, RSERVED1) - 132usize];
    ["Offset of field: NVIC_Type::ISPR"][::core::mem::offset_of!(NVIC_Type, ISPR) - 256usize];
    ["Offset of field: NVIC_Type::RESERVED2"]
        [::core::mem::offset_of!(NVIC_Type, RESERVED2) - 260usize];
    ["Offset of field: NVIC_Type::ICPR"][::core::mem::offset_of!(NVIC_Type, ICPR) - 384usize];
    ["Offset of field: NVIC_Type::RESERVED3"]
        [::core::mem::offset_of!(NVIC_Type, RESERVED3) - 388usize];
    ["Offset of field: NVIC_Type::RESERVED4"]
        [::core::mem::offset_of!(NVIC_Type, RESERVED4) - 512usize];
    ["Offset of field: NVIC_Type::IP"][::core::mem::offset_of!(NVIC_Type, IP) - 768usize];
};
#[doc = "\\brief  Structure type to access the System Control Block (SCB)."]
#[repr(C)]
#[derive(Debug, Copy, Clone)]
pub struct SCB_Type {
    #[doc = "< Offset: 0x000 (R/ )  CPUID Base Register"]
    pub CPUID: u32,
    #[doc = "< Offset: 0x004 (R/W)  Interrupt Control and State Register"]
    pub ICSR: u32,
    pub RESERVED0: u32,
    #[doc = "< Offset: 0x00C (R/W)  Application Interrupt and Reset Control Register"]
    pub AIRCR: u32,
    #[doc = "< Offset: 0x010 (R/W)  System Control Register"]
    pub SCR: u32,
    #[doc = "< Offset: 0x014 (R/W)  Configuration Control Register"]
    pub CCR: u32,
    pub RESERVED1: u32,
    #[doc = "< Offset: 0x01C (R/W)  System Handlers Priority Registers. [0] is RESERVED"]
    pub SHP: [u32; 2usize],
    #[doc = "< Offset: 0x024 (R/W)  System Handler Control and State Register"]
    pub SHCSR: u32,
}
#[allow(clippy::unnecessary_operation, clippy::identity_op)]
const _: () = {
    ["Size of SCB_Type"][::core::mem::size_of::<SCB_Type>() - 40usize];
    ["Alignment of SCB_Type"][::core::mem::align_of::<SCB_Type>() - 4usize];
    ["Offset of field: SCB_Type::CPUID"][::core::mem::offset_of!(SCB_Type, CPUID) - 0usize];
    ["Offset of field: SCB_Type::ICSR"][::core::mem::offset_of!(SCB_Type, ICSR) - 4usize];
    ["Offset of field: SCB_Type::RESERVED0"][::core::mem::offset_of!(SCB_Type, RESERVED0) - 8usize];
    ["Offset of field: SCB_Type::AIRCR"][::core::mem::offset_of!(SCB_Type, AIRCR) - 12usize];
    ["Offset of field: SCB_Type::SCR"][::core::mem::offset_of!(SCB_Type, SCR) - 16usize];
    ["Offset of field: SCB_Type::CCR"][::core::mem::offset_of!(SCB_Type, CCR) - 20usize];
    ["Offset of field: SCB_Type::RESERVED1"]
        [::core::mem::offset_of!(SCB_Type, RESERVED1) - 24usize];
    ["Offset of field: SCB_Type::SHP"][::core::mem::offset_of!(SCB_Type, SHP) - 28usize];
    ["Offset of field: SCB_Type::SHCSR"][::core::mem::offset_of!(SCB_Type, SHCSR) - 36usize];
};
#[doc = "\\brief  Structure type to access the System Timer (SysTick)."]
#[repr(C)]
#[derive(Debug, Copy, Clone)]
pub struct SysTick_Type {
    #[doc = "< Offset: 0x000 (R/W)  SysTick Control and Status Register"]
    pub CTRL: u32,
    #[doc = "< Offset: 0x004 (R/W)  SysTick Reload Value Register"]
    pub LOAD: u32,
    #[doc = "< Offset: 0x008 (R/W)  SysTick Current Value Register"]
    pub VAL: u32,
    #[doc = "< Offset: 0x00C (R/ )  SysTick Calibration Register"]
    pub CALIB: u32,
}
#[allow(clippy::unnecessary_operation, clippy::identity_op)]
const _: () = {
    ["Size of SysTick_Type"][::core::mem::size_of::<SysTick_Type>() - 16usize];
    ["Alignment of SysTick_Type"][::core::mem::align_of::<SysTick_Type>() - 4usize];
    ["Offset of field: SysTick_Type::CTRL"][::core::mem::offset_of!(SysTick_Type, CTRL) - 0usize];
    ["Offset of field: SysTick_Type::LOAD"][::core::mem::offset_of!(SysTick_Type, LOAD) - 4usize];
    ["Offset of field: SysTick_Type::VAL"][::core::mem::offset_of!(SysTick_Type, VAL) - 8usize];
    ["Offset of field: SysTick_Type::CALIB"]
        [::core::mem::offset_of!(SysTick_Type, CALIB) - 12usize];
};
unsafe extern "C" {
    #[doc = " \\addtogroup group_flash\n\n\\brief Flash memory in PSoC devices provides nonvolatile storage for user\nfirmware, user configuration data, and bulk data storage. See the device\ndatasheet and TRM for more information on Flash architecture.\n\n\\section section_flash_protection Flash Protection\nPSoC devices include a flexible flash-protection model that prevents access\nand visibility to on-chip flash memory. The device offers the ability to\nassign one of two protection levels to each row of flash: unprotected and\nfull protection. The required protection level can be selected using the Flash\nSecurity tab of the PSoC Creator DWR file. Flash protection levels can only be\nchanged by performing a complete flash erase. The Flash programming APIs will\nfail to write a row with Full Protection level. For more information on\nprotection model, refer to the Flash Security Editor section in the PSoC\nCreator Help.\n\n\\section section_flash_working_with Working with Flash\nFlash programming operations are implemented as system calls. System calls are\nexecuted out of SROM in the privileged mode of operation. Users have no access\nto read or modify the SROM code. The CPU requests the system call by writing\nthe function opcode and parameters to the System Performance Controller (SPC)\ninput registers, and then requesting the SROM to execute the function. Based\non the function opcode, the SPC executes the corresponding system call from\nSROM and updates the SPC status register. The CPU should read this status\nregister for the pass/fail result of the function execution. As part of\nfunction execution, the code in SROM interacts with the SPC interface to do\nthe actual flash programming operations.\n\nIt can take as many as 20 milliseconds to write to flash. During this time,\nthe device should not be reset, or unexpected changes may be made to portions\nof the flash. Reset sources include XRES pin, software reset, and watchdog.\nMake sure that these are not inadvertently activated. Also, the low voltage\ndetect circuits should be configured to generate an interrupt instead of a\nreset.\n\nThe flash can be read either by the cache controller or the SPC. Flash write\ncan be performed only by the SPC. Both the SPC and cache cannot simultaneously\naccess flash memory. If the cache controller tries to access flash at the same\ntime as the SPC, then it must wait until the SPC completes its flash access\noperation. The CPU, which accesses the flash memory through the cache\ncontroller, is therefore also stalled in this circumstance. If a CPU code\nfetch has to be done from flash memory due to a cache miss condition, then the\ncache would have to wait until the SPC completes the flash write operation.\nThus the CPU code execution will also be halted till the flash write is\ncomplete. Flash is directly mapped into memory space and can be read directly.\n\n\\note Flash write operations on PSoC 4000 devices modify the clock settings of\nthe device during the period of the write operation.\nRefer to the \\ref CySysFlashWriteRow() API documentation for details.\n\n @{"]
    pub fn CySysFlashWriteRow(rowNum: uint32, rowData: *const uint8) -> uint32;
}
unsafe extern "C" {
    pub fn CySysFlashSetWaitCycles(freq: uint32);
}
#[repr(C)]
#[derive(Debug, Copy, Clone)]
pub struct cySysFlashClockBackupStruct {
    pub imoConfigReg: uint32,
}
#[allow(clippy::unnecessary_operation, clippy::identity_op)]
const _: () = {
    ["Size of cySysFlashClockBackupStruct"]
        [::core::mem::size_of::<cySysFlashClockBackupStruct>() - 4usize];
    ["Alignment of cySysFlashClockBackupStruct"]
        [::core::mem::align_of::<cySysFlashClockBackupStruct>() - 4usize];
    ["Offset of field: cySysFlashClockBackupStruct::imoConfigReg"]
        [::core::mem::offset_of!(cySysFlashClockBackupStruct, imoConfigReg) - 0usize];
};
pub type CY_SYS_FLASH_CLOCK_BACKUP_STRUCT = cySysFlashClockBackupStruct;
unsafe extern "C" {
    #[doc = " \\addtogroup group_power_management Power Management API\n @{\n\n\\brief PSoC 4 devices support the following power modes (in order of high to low power consumption): Active, Sleep,\nDeep Sleep, Hibernate, and Stop. Active, Sleep and Deep-Sleep are standard ARM defined power modes, supported by the\nARM CPUs. Hibernate/Stop are even lower power modes that are entered from firmware just like Deep-Sleep, but on wakeup\nthe CPU (and all peripherals) goes through a full reset.\n\nThere is a full range of power modes supported by PSoC devices to control power consumption and the amount of available\nresources. See the following table for the supported power modes.\n\nMode        | PSoC 4000              | Rest Devices           |\n----------- | ---------------------- | ---------------------- |\nActive      |          Y             |       Y                |\nSleep       |          Y             |       Y                |\nDeep Sleep  |          Y             |       Y                |\nHibernate   |          Y             |       Y                |\nStop        |                        |       Y                |\n\nFor the ARM-based devices (PSoC 4), an interrupt is required for the CPU to wake up. The Power Management implementation\nassumes that wakeup time is configured with a separate component (component-based wakeup time configuration) for an\ninterrupt to be issued on terminal count.\n\nAll pending interrupts should be cleared before the device is put into low power mode, even if they are masked.\n\nThe Power Management API is provided in the CyPm.c and CyPm.h files.\n\n\n\\section group_power_management_implementation Implementation\nFor PSoC 4100, PSoC 4000U and PSoC 4200 devices, the software should set EXT_VCCD bit in the PWR_CONTROL register when\nVccd is shorted to Vddd on the board. This impacts the chip internal state transitions where it is necessary to know\nwhether Vccd is connected or floating to achieve minimum current in low power modes. Note Setting this bit turns off\nthe active regulator and will lead to a system reset unless both Vddd and Vccd pins are supplied externally. Refer to\nthe device TRM for more information.\n\nIt is safe to call PM APIs from the ISR. The wakeup conditions for Sleep and DeepSleep low power modes are illustrated\nin the following table.\n\nInterrupts State  |  Condition                      | Wakeup    |   ISR Execution   |\n------------------|---------------------------------|-----------|------------------ |\nUnmasked          | IRQ priority > current level    | Yes       |   Yes             |\nUnmasked          | IRQ priority  current level    | No        |   No              |\nMasked            | IRQ priority > current level    | Yes       |   No              |\nMasked            | IRQ priority  current level    | No        |   No              |\n\n\n\\section group_power_management_clocks Clock Configuration\nFor PSoC 4100 BLE and PSoC 4200 BLE devices, the HFCLK source should be set to IMO before switching the device into low\npower mode. The IMO should be enabled (by calling CySysClkImoStart(), if it is not) and HFCLK source should be changed\nto IMO by calling CySysClkWriteHfclkDirect(CY_SYS_CLK_HFCLK_IMO).\n\nIf the System clock frequency is increased by switching to the IMO, the CySysFlashSetWaitCycles() function with an\nappropriate parameter should be called beforehand. Also, it can optionally be called after lowering the System clock\nfrequency in order to improve CPU performance. See CySysFlashSetWaitCycles() description for the details.\n\n\n\n"]
    pub fn CySysPmSleep();
}
unsafe extern "C" {
    pub fn CySysPmDeepSleep();
}
unsafe extern "C" {
    pub fn CySysPmHibernate();
}
unsafe extern "C" {
    pub fn CySysPmFreezeIo();
}
unsafe extern "C" {
    pub fn CySysPmUnfreezeIo();
}
unsafe extern "C" {
    pub fn CySysPmGetResetReason() -> uint32;
}
unsafe extern "C" {
    pub fn CySysPmStop();
}
unsafe extern "C" {
    pub fn CySysPmSetWakeupPolarity(polarity: uint32);
}
#[doc = " EEPROM configuration structure"]
#[repr(C)]
#[derive(Debug, Copy, Clone)]
pub struct cy_stc_eeprom_config_t {
    #[doc = " The number of bytes to store in EEPROM"]
    pub eepromSize: uint32,
    #[doc = " The amount of wear leveling from 1 to 10. 1 means no wear leveling\n is used."]
    pub wearLevelingFactor: uint32,
    #[doc = " If not zero, a redundant copy of the Em_EEPROM is included."]
    pub redundantCopy: uint8,
    #[doc = " If not zero, a blocking write to flash is used. Otherwise non-blocking\n write is used. This parameter is used only for PSoC 6."]
    pub blockingWrite: uint8,
    #[doc = " The start address for the EEPROM memory in the user's flash."]
    pub userFlashStartAddr: uint32,
}
#[allow(clippy::unnecessary_operation, clippy::identity_op)]
const _: () = {
    ["Size of cy_stc_eeprom_config_t"][::core::mem::size_of::<cy_stc_eeprom_config_t>() - 16usize];
    ["Alignment of cy_stc_eeprom_config_t"]
        [::core::mem::align_of::<cy_stc_eeprom_config_t>() - 4usize];
    ["Offset of field: cy_stc_eeprom_config_t::eepromSize"]
        [::core::mem::offset_of!(cy_stc_eeprom_config_t, eepromSize) - 0usize];
    ["Offset of field: cy_stc_eeprom_config_t::wearLevelingFactor"]
        [::core::mem::offset_of!(cy_stc_eeprom_config_t, wearLevelingFactor) - 4usize];
    ["Offset of field: cy_stc_eeprom_config_t::redundantCopy"]
        [::core::mem::offset_of!(cy_stc_eeprom_config_t, redundantCopy) - 8usize];
    ["Offset of field: cy_stc_eeprom_config_t::blockingWrite"]
        [::core::mem::offset_of!(cy_stc_eeprom_config_t, blockingWrite) - 9usize];
    ["Offset of field: cy_stc_eeprom_config_t::userFlashStartAddr"]
        [::core::mem::offset_of!(cy_stc_eeprom_config_t, userFlashStartAddr) - 12usize];
};
#[doc = " The EEPROM context data structure. It is used to store the specific\n EEPROM context data."]
#[repr(C)]
#[derive(Debug, Copy, Clone)]
pub struct cy_stc_eeprom_context_t {
    #[doc = " The pointer to the end address of EEPROM including wear leveling overhead\n and excluding redundant copy overhead."]
    pub wlEndAddr: uint32,
    #[doc = " The number of flash rows allocated for the EEPROM excluding the number of\n rows allocated for wear leveling and redundant copy overhead."]
    pub numberOfRows: uint32,
    #[doc = " The address of the last written EEPROM row"]
    pub lastWrRowAddr: uint32,
    #[doc = " The number of bytes to store in EEPROM"]
    pub eepromSize: uint32,
    #[doc = " The amount of wear leveling from 1 to 10. 1 means no wear leveling\n is used."]
    pub wearLevelingFactor: uint32,
    #[doc = " If not zero, a redundant copy of the Em_EEPROM is included."]
    pub redundantCopy: uint8,
    #[doc = " If not zero, a blocking write to flash is used. Otherwise non-blocking\n write is used. This parameter is used only for PSoC 6."]
    pub blockingWrite: uint8,
    #[doc = " The start address for the EEPROM memory in the user's flash."]
    pub userFlashStartAddr: uint32,
}
#[allow(clippy::unnecessary_operation, clippy::identity_op)]
const _: () = {
    ["Size of cy_stc_eeprom_context_t"]
        [::core::mem::size_of::<cy_stc_eeprom_context_t>() - 28usize];
    ["Alignment of cy_stc_eeprom_context_t"]
        [::core::mem::align_of::<cy_stc_eeprom_context_t>() - 4usize];
    ["Offset of field: cy_stc_eeprom_context_t::wlEndAddr"]
        [::core::mem::offset_of!(cy_stc_eeprom_context_t, wlEndAddr) - 0usize];
    ["Offset of field: cy_stc_eeprom_context_t::numberOfRows"]
        [::core::mem::offset_of!(cy_stc_eeprom_context_t, numberOfRows) - 4usize];
    ["Offset of field: cy_stc_eeprom_context_t::lastWrRowAddr"]
        [::core::mem::offset_of!(cy_stc_eeprom_context_t, lastWrRowAddr) - 8usize];
    ["Offset of field: cy_stc_eeprom_context_t::eepromSize"]
        [::core::mem::offset_of!(cy_stc_eeprom_context_t, eepromSize) - 12usize];
    ["Offset of field: cy_stc_eeprom_context_t::wearLevelingFactor"]
        [::core::mem::offset_of!(cy_stc_eeprom_context_t, wearLevelingFactor) - 16usize];
    ["Offset of field: cy_stc_eeprom_context_t::redundantCopy"]
        [::core::mem::offset_of!(cy_stc_eeprom_context_t, redundantCopy) - 20usize];
    ["Offset of field: cy_stc_eeprom_context_t::blockingWrite"]
        [::core::mem::offset_of!(cy_stc_eeprom_context_t, blockingWrite) - 21usize];
    ["Offset of field: cy_stc_eeprom_context_t::userFlashStartAddr"]
        [::core::mem::offset_of!(cy_stc_eeprom_context_t, userFlashStartAddr) - 24usize];
};
#[doc = "< The function executed successfully"]
pub const cy_en_em_eeprom_status_t_CY_EM_EEPROM_SUCCESS: cy_en_em_eeprom_status_t = 0;
#[doc = "< The input parameter is invalid"]
pub const cy_en_em_eeprom_status_t_CY_EM_EEPROM_BAD_PARAM: cy_en_em_eeprom_status_t = 1;
#[doc = "< The data in EEPROM is corrupted"]
pub const cy_en_em_eeprom_status_t_CY_EM_EEPROM_BAD_CHECKSUM: cy_en_em_eeprom_status_t = 2;
#[doc = "< Failed to place the EEPROM in flash"]
pub const cy_en_em_eeprom_status_t_CY_EM_EEPROM_BAD_DATA: cy_en_em_eeprom_status_t = 3;
#[doc = "< Write to EEPROM failed"]
pub const cy_en_em_eeprom_status_t_CY_EM_EEPROM_WRITE_FAIL: cy_en_em_eeprom_status_t = 4;
#[doc = " EEPROM return enumeration type"]
pub type cy_en_em_eeprom_status_t = cty::c_uint;
unsafe extern "C" {
    #[doc = " \\addtogroup group_em_eeprom_functions\n \\{"]
    pub fn Cy_Em_EEPROM_Init(
        config: *mut cy_stc_eeprom_config_t,
        context: *mut cy_stc_eeprom_context_t,
    ) -> cy_en_em_eeprom_status_t;
}
unsafe extern "C" {
    pub fn Cy_Em_EEPROM_Read(
        addr: uint32,
        eepromData: *mut cty::c_void,
        size: uint32,
        context: *mut cy_stc_eeprom_context_t,
    ) -> cy_en_em_eeprom_status_t;
}
unsafe extern "C" {
    pub fn Cy_Em_EEPROM_Write(
        addr: uint32,
        eepromData: *mut cty::c_void,
        size: uint32,
        context: *mut cy_stc_eeprom_context_t,
    ) -> cy_en_em_eeprom_status_t;
}
unsafe extern "C" {
    pub fn Cy_Em_EEPROM_Erase(context: *mut cy_stc_eeprom_context_t) -> cy_en_em_eeprom_status_t;
}
unsafe extern "C" {
    pub fn Cy_Em_EEPROM_NumWrites(context: *mut cy_stc_eeprom_context_t) -> uint32;
}
unsafe extern "C" {
    pub fn ClearInterrutpt_RX();
}
