#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Jun 15 01:55:32 2025
# Process ID: 38576
# Current directory: C:/Users/Admin/Documents/Projects/logic-gate-learner/verilog_code/final_nn
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent41868 C:\Users\Admin\Documents\Projects\logic-gate-learner\verilog_code\final_nn\z_1.xpr
# Log file: C:/Users/Admin/Documents/Projects/logic-gate-learner/verilog_code/final_nn/vivado.log
# Journal file: C:/Users/Admin/Documents/Projects/logic-gate-learner/verilog_code/final_nn\vivado.jou
# Running On: MSI, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 24, Host memory: 31897 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Admin/Documents/Projects/logic-gate-learner/verilog_code/final_nn/z_1.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/Admin/Documents/Projects/logic-gate-learner/verilog_code/final_nn/z_1.srcs/utils_1/imports/synth_1/top.dcp] -no_script -reset -force -quiet
remove_files  -fileset utils_1 C:/Users/Admin/Documents/Projects/logic-gate-learner/verilog_code/final_nn/z_1.srcs/utils_1/imports/synth_1/top.dcp
file delete -force C:/Users/Admin/Documents/Projects/logic-gate-learner/verilog_code/final_nn/z_1.srcs/utils_1/imports/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/Admin/Documents/Projects/logic-gate-learner/verilog_code/final_nn/z_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Admin/Documents/Projects/logic-gate-learner/verilog_code/final_nn/z_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
