---
title: Banks (Memory Banks)
aliases:
  - "Memory Banks"
  - "–±–∞–Ω–∫–∏ –ø–∞–º—è—Ç–∏"
  - "banked memory"
  - "–±–∞–Ω–∫–∏"
tags:
  - "#memory"
  - "#hardware"
  - "#architecture"
  - "#glossary"
path:
  - "hardware/memory/banks"
---

## üìå Banks

**Banks** (–±–∞–Ω–∫–∏ –ø–∞–º—è—Ç–∏) ‚Äî –º–µ—Ç–æ–¥ –æ—Ä–≥–∞–Ω–∏–∑–∞—Ü–∏–∏ –ø–∞–º—è—Ç–∏, –ø—Ä–∏ –∫–æ—Ç–æ—Ä–æ–º –æ–±—â–∏–π –∞–¥—Ä–µ—Å–Ω—ã–π –ø—Ä–æ—Å—Ç—Ä–∞–Ω—Å—Ç–≤–æ –¥–µ–ª–∏—Ç—Å—è –Ω–∞ –Ω–µ—Å–∫–æ–ª—å–∫–æ –Ω–µ–∑–∞–≤–∏—Å–∏–º—ã—Ö –±–ª–æ–∫–æ–≤ ‚Äî –±–∞–Ω–∫–æ–≤, –∫–æ—Ç–æ—Ä—ã–µ –º–æ–≥—É—Ç —Ä–∞–±–æ—Ç–∞—Ç—å –ø–∞—Ä–∞–ª–ª–µ–ª—å–Ω–æ –∏–ª–∏ –ø–æ–æ—á–µ—Ä—ë–¥–Ω–æ. –≠—Ç–æ –ø–æ–≤—ã—à–∞–µ—Ç –ø—Ä–æ–ø—É—Å–∫–Ω—É—é —Å–ø–æ—Å–æ–±–Ω–æ—Å—Ç—å –ø–∞–º—è—Ç–∏, —Å–Ω–∏–∂–∞–µ—Ç –∑–∞–¥–µ—Ä–∂–∫–∏ –∏ –ø–æ–∑–≤–æ–ª—è–µ—Ç –±–æ–ª–µ–µ —ç—Ñ—Ñ–µ–∫—Ç–∏–≤–Ω–æ –∏—Å–ø–æ–ª—å–∑–æ–≤–∞—Ç—å —Ä–µ—Å—É—Ä—Å—ã –ø–∞–º—è—Ç–∏, –º–∏–Ω–∏–º–∏–∑–∏—Ä—É—è –∫–æ–Ω—Ñ–ª–∏–∫—Ç—ã –ø—Ä–∏ –¥–æ—Å—Ç—É–ø–µ.

---

## üß† –ö–∞–∫ —Ä–∞–±–æ—Ç–∞–µ—Ç

### –ö–æ–Ω—Ü–µ–ø—Ü–∏—è –±–∞–Ω–∫–æ–≤ –ø–∞–º—è—Ç–∏

- –ü–∞–º—è—Ç—å —Ä–∞–∑–±–∏–≤–∞–µ—Ç—Å—è –Ω–∞ –Ω–µ—Å–∫–æ–ª—å–∫–æ –æ–¥–∏–Ω–∞–∫–æ–≤—ã—Ö –∏–ª–∏ —Å—Ö–æ–∂–∏—Ö –ø–æ —Ä–∞–∑–º–µ—Ä—É **–±–∞–Ω–∫–æ–≤** ‚Äî –Ω–µ–∑–∞–≤–∏—Å–∏–º—ã—Ö –±–ª–æ–∫–æ–≤ –ø–∞–º—è—Ç–∏.
- –ö–∞–∂–¥—ã–π –±–∞–Ω–∫ –∏–º–µ–µ—Ç —Å–≤–æ–π —Å–æ–±—Å—Ç–≤–µ–Ω–Ω—ã–π –Ω–∞–±–æ—Ä –ª–∏–Ω–∏–π –∞–¥—Ä–µ—Å–∞, —à–∏–Ω—É –¥–∞–Ω–Ω—ã—Ö –∏ —Å–∏–≥–Ω–∞–ª—ã —É–ø—Ä–∞–≤–ª–µ–Ω–∏—è.
- –í –∑–∞–≤–∏—Å–∏–º–æ—Å—Ç–∏ –æ—Ç –∞—Ä—Ö–∏—Ç–µ–∫—Ç—É—Ä—ã, –¥–æ—Å—Ç—É–ø –∫ —Ä–∞–∑–Ω—ã–º –±–∞–Ω–∫–∞–º –º–æ–∂–µ—Ç –≤—ã–ø–æ–ª–Ω—è—Ç—å—Å—è –æ–¥–Ω–æ–≤—Ä–µ–º–µ–Ω–Ω–æ, —á—Ç–æ –ø–æ–≤—ã—à–∞–µ—Ç –æ–±—â—É—é –ø—Ä–æ–ø—É—Å–∫–Ω—É—é —Å–ø–æ—Å–æ–±–Ω–æ—Å—Ç—å.
- –ê–¥—Ä–µ—Å–∞—Ü–∏—è —Ñ–∏–∑–∏—á–µ—Å–∫–æ–π –ø–∞–º—è—Ç–∏ —Ä–∞–∑–¥–µ–ª—è–µ—Ç—Å—è –Ω–∞:
  - **–Ω–æ–º–µ—Ä –±–∞–Ω–∫–∞** ‚Äî —Å—Ç–∞—Ä—à–∏–µ –±–∏—Ç—ã –∞–¥—Ä–µ—Å–∞,
  - **–∞–¥—Ä–µ—Å –≤–Ω—É—Ç—Ä–∏ –±–∞–Ω–∫–∞** ‚Äî –º–ª–∞–¥—à–∏–µ –±–∏—Ç—ã –∞–¥—Ä–µ—Å–∞.

### –¢–∏–ø—ã –±–∞–Ω–∫–æ–≤

- **–°—Ç–∞—Ç–∏—á–µ—Å–∫–∏–µ –±–∞–Ω–∫–∏:** —Ñ–∏–∫—Å–∏—Ä–æ–≤–∞–Ω–Ω—ã–π —Ä–∞–∑–º–µ—Ä, –∫–∞–∂–¥—ã–π –±–∞–Ω–∫ –æ–±—Å–ª—É–∂–∏–≤–∞–µ—Ç —Å—Ç—Ä–æ–≥–æ —Å–≤–æ–π –¥–∏–∞–ø–∞–∑–æ–Ω –∞–¥—Ä–µ—Å–æ–≤.
- **–î–∏–Ω–∞–º–∏—á–µ—Å–∫–∏–µ –±–∞–Ω–∫–∏:** –ø–∞–º—è—Ç—å –¥–∏–Ω–∞–º–∏—á–µ—Å–∫–∏ —Ä–∞—Å–ø—Ä–µ–¥–µ–ª—è–µ—Ç—Å—è –º–µ–∂–¥—É –±–∞–Ω–∫–∞–º–∏, –º–æ–∂–µ—Ç –∏—Å–ø–æ–ª—å–∑–æ–≤–∞—Ç—å—Å—è –≤ –∫–µ—à–∞—Ö –∏ –º–Ω–æ–≥–æ–±–∞–Ω–∫–æ–≤—ã—Ö —Å—Ç—Ä—É–∫—Ç—É—Ä–∞—Ö.
- **Interleaved banks:** –ø–∞–º—è—Ç—å —Ä–∞–∑–±–∏–≤–∞–µ—Ç—Å—è –Ω–∞ –±–∞–Ω–∫–∏ —Å —á–µ—Ä–µ–¥–æ–≤–∞–Ω–∏–µ–º –∞–¥—Ä–µ—Å–æ–≤ (–Ω–∞–ø—Ä–∏–º–µ—Ä, –∞–¥—Ä–µ—Å–∞ 0, N, 2N –ø—Ä–∏–Ω–∞–¥–ª–µ–∂–∞—Ç —Ä–∞–∑–Ω—ã–º –±–∞–Ω–∫–∞–º), —á—Ç–æ –ø–æ–∑–≤–æ–ª—è–µ—Ç –æ–¥–Ω–æ–≤—Ä–µ–º–µ–Ω–Ω–æ –æ–±—Å–ª—É–∂–∏–≤–∞—Ç—å –Ω–µ—Å–∫–æ–ª—å–∫–æ –ø–æ—Å–ª–µ–¥–æ–≤–∞—Ç–µ–ª—å–Ω—ã—Ö –∑–∞–ø—Ä–æ—Å–æ–≤.

### –ü—Ä–∏–º–µ—Ä: interleaving –ø–∞–º—è—Ç–∏ —Å 4 –±–∞–Ω–∫–∞–º–∏

–ê–¥—Ä–µ—Å–∞ —Ä–∞—Å–ø—Ä–µ–¥–µ–ª—è—é—Ç—Å—è —Ç–∞–∫:

| –ê–¥—Ä–µ—Å | –ë–∞–Ω–∫ |
|-------|------|
| 0     | 0    |
| 1     | 1    |
| 2     | 2    |
| 3     | 3    |
| 4     | 0    |
| 5     | 1    |
| ...   | ...  |

–≠—Ç–æ –ø–æ–∑–≤–æ–ª—è–µ—Ç –≤—ã–ø–æ–ª–Ω—è—Ç—å —á–µ—Ç—ã—Ä–µ –ø–æ—Å–ª–µ–¥–æ–≤–∞—Ç–µ–ª—å–Ω—ã—Ö –¥–æ—Å—Ç—É–ø–∞ –æ–¥–Ω–æ–≤—Ä–µ–º–µ–Ω–Ω–æ –∫ —Ä–∞–∑–Ω—ã–º –±–∞–Ω–∫–∞–º.

### –°—Ö–µ–º–∞ –±–∞–Ω–∫–æ–≤ –ø–∞–º—è—Ç–∏

```mermaid
flowchart LR
    CPU["CPU / Memory Controller"]
    Bank0["Memory Bank 0"]
    Bank1["Memory Bank 1"]
    Bank2["Memory Bank 2"]
    Bank3["Memory Bank 3"]

    CPU --> Bank0
    CPU --> Bank1
    CPU --> Bank2
    CPU --> Bank3
````

### –°—Ü–µ–Ω–∞—Ä–∏–π —Ä–∞–±–æ—Ç—ã

- –ó–∞–ø—Ä–æ—Å CPU —Ä–∞–∑–±–∏–≤–∞–µ—Ç—Å—è –Ω–∞ –∞–¥—Ä–µ—Å –∏ –æ–ø—Ä–µ–¥–µ–ª—è–µ—Ç—Å—è –±–∞–Ω–∫.
    
- –ü–∞—Ä–∞–ª–ª–µ–ª—å–Ω—ã–µ –∑–∞–ø—Ä–æ—Å—ã –∫ —Ä–∞–∑–Ω—ã–º –±–∞–Ω–∫–∞–º –æ–±—Å–ª—É–∂–∏–≤–∞—é—Ç—Å—è –æ–¥–Ω–æ–≤—Ä–µ–º–µ–Ω–Ω–æ.
    
- –ï—Å–ª–∏ –∑–∞–ø—Ä–æ—Å—ã –æ–±—Ä–∞—â–∞—é—Ç—Å—è –∫ –æ–¥–Ω–æ–º—É –±–∞–Ω–∫—É, –ø—Ä–æ–∏—Å—Ö–æ–¥–∏—Ç –ø–æ—Å–ª–µ–¥–æ–≤–∞—Ç–µ–ª—å–Ω–æ–µ –æ–∂–∏–¥–∞–Ω–∏–µ (–∫–æ–Ω—Ñ–ª–∏–∫—Ç).
    

---

## ‚öôÔ∏è –ì–¥–µ –ø—Ä–∏–º–µ–Ω—è–µ—Ç—Å—è

- –í [[DRAM]] –º–æ–¥—É–ª—è—Ö –∏ –∫–æ–Ω—Ç—Ä–æ–ª–ª–µ—Ä–∞—Ö (–±–∞–Ω–∫–∏ –¥–ª—è –ø–æ–≤—ã—à–µ–Ω–∏—è –ø—Ä–æ–ø—É—Å–∫–Ω–æ–π —Å–ø–æ—Å–æ–±–Ω–æ—Å—Ç–∏ –∏ —Å–Ω–∏–∂–µ–Ω–∏—è –∑–∞–¥–µ—Ä–∂–µ–∫).
    
- –í [[Cache]] –∏ [[Register File]] ‚Äî –¥–ª—è –ø–∞—Ä–∞–ª–ª–µ–ª—å–Ω–æ–≥–æ –¥–æ—Å—Ç—É–ø–∞ –∫ —Ä–∞–∑–ª–∏—á–Ω—ã–º —É—á–∞—Å—Ç–∫–∞–º –ø–∞–º—è—Ç–∏.
    
- –í [[GPU]] –∏ [[DSP]] –¥–ª—è –æ–¥–Ω–æ–≤—Ä–µ–º–µ–Ω–Ω–æ–π —Ä–∞–±–æ—Ç—ã —Å –±–æ–ª—å—à–∏–º –∫–æ–ª–∏—á–µ—Å—Ç–≤–æ–º –¥–∞–Ω–Ω—ã—Ö.
    
- –í –º–Ω–æ–≥–æ–ø—Ä–æ—Ü–µ—Å—Å–æ—Ä–Ω—ã—Ö –∏ –º–Ω–æ–≥–æ–∫–∞–Ω–∞–ª—å–Ω—ã—Ö —Å–∏—Å—Ç–µ–º–∞—Ö —Å –æ–±—â–µ–π –ø–∞–º—è—Ç—å—é ([[NUMA]], [[SMP]]).
    
- –í —Å–∏—Å—Ç–µ–º–∞—Ö —Å interleaved RAM –¥–ª—è —Ä–∞–≤–Ω–æ–º–µ—Ä–Ω–æ–≥–æ —Ä–∞—Å–ø—Ä–µ–¥–µ–ª–µ–Ω–∏—è –Ω–∞–≥—Ä—É–∑–∫–∏.
    

---

## ‚úÖ –ü—Ä–µ–∏–º—É—â–µ—Å—Ç–≤–∞

- –ü–æ–≤—ã—à–µ–Ω–∏–µ –ø—Ä–æ–ø—É—Å–∫–Ω–æ–π —Å–ø–æ—Å–æ–±–Ω–æ—Å—Ç–∏ –ø–∞–º—è—Ç–∏ –∑–∞ —Å—á—ë—Ç –ø–∞—Ä–∞–ª–ª–µ–ª—å–Ω–æ–≥–æ –¥–æ—Å—Ç—É–ø–∞.
    
- –°–Ω–∏–∂–µ–Ω–∏–µ –ª–∞—Ç–µ–Ω—Ç–Ω–æ—Å—Ç–∏ –ø—Ä–∏ —á—Ç–µ–Ω–∏–∏/–∑–∞–ø–∏—Å–∏.
    
- –£–º–µ–Ω—å—à–µ–Ω–∏–µ –∫–æ–Ω—Ñ–ª–∏–∫—Ç–æ–≤ –ø—Ä–∏ –ø–æ—Å–ª–µ–¥–æ–≤–∞—Ç–µ–ª—å–Ω—ã—Ö –∑–∞–ø—Ä–æ—Å–∞—Ö.
    
- –£–ª—É—á—à–µ–Ω–∏–µ —ç—Ñ—Ñ–µ–∫—Ç–∏–≤–Ω–æ—Å—Ç–∏ –∫–µ—à–∏—Ä–æ–≤–∞–Ω–∏—è –∏ –∞–≥—Ä–µ–≥–∞—Ü–∏–∏ –¥–∞–Ω–Ω—ã—Ö.
    
- –í–æ–∑–º–æ–∂–Ω–æ—Å—Ç—å –º–∞—Å—à—Ç–∞–±–∏—Ä–æ–≤–∞–Ω–∏—è –ø–∞–º—è—Ç–∏ —Å —Ä–æ—Å—Ç–æ–º —á–∏—Å–ª–∞ –±–∞–Ω–∫–æ–≤.
    

---

## ‚ùå –ù–µ–¥–æ—Å—Ç–∞—Ç–∫–∏

- –£—Å–ª–æ–∂–Ω–µ–Ω–∏–µ –∫–æ–Ω—Ç—Ä–æ–ª–ª–µ—Ä–∞ –ø–∞–º—è—Ç–∏ ‚Äî —Ç—Ä–µ–±—É–µ—Ç—Å—è –∞–¥—Ä–µ—Å–∞—Ü–∏—è, —É–ø—Ä–∞–≤–ª–µ–Ω–∏–µ –Ω–µ—Å–∫–æ–ª—å–∫–∏–º–∏ –±–∞–Ω–∫–∞–º–∏.
    
- –í–æ–∑–º–æ–∂–Ω–æ—Å—Ç—å –∫–æ–Ω—Ñ–ª–∏–∫—Ç–æ–≤ –ø—Ä–∏ –æ–¥–Ω–æ–≤—Ä–µ–º–µ–Ω–Ω–æ–º –æ–±—Ä–∞—â–µ–Ω–∏–∏ –∫ –æ–¥–Ω–æ–º—É –±–∞–Ω–∫—É.
    
- –£–≤–µ–ª–∏—á–µ–Ω–∏–µ –ø–ª–æ—â–∞–¥–∏ –∏ —ç–Ω–µ—Ä–≥–æ–ø–æ—Ç—Ä–µ–±–ª–µ–Ω–∏—è –∏–∑-–∑–∞ –¥—É–±–ª–∏—Ä–æ–≤–∞–Ω–∏—è —É–ø—Ä–∞–≤–ª—è—é—â–µ–π –ª–æ–≥–∏–∫–∏.
    
- –ù–µ—Ä–∞–≤–Ω–æ–º–µ—Ä–Ω–∞—è –Ω–∞–≥—Ä—É–∑–∫–∞ –ø—Ä–∏ –Ω–µ–ø—Ä–∞–≤–∏–ª—å–Ω–æ–º —Ä–∞—Å–ø—Ä–µ–¥–µ–ª–µ–Ω–∏–∏ –∞–¥—Ä–µ—Å–æ–≤.
    
- –î–æ–ø–æ–ª–Ω–∏—Ç–µ–ª—å–Ω—ã–µ –∑–∞–¥–µ—Ä–∂–∫–∏ –∏–∑-–∑–∞ —Å–æ–≥–ª–∞—Å–æ–≤–∞–Ω–∏—è –º–µ–∂–¥—É –±–∞–Ω–∫–∞–º–∏.
    

---

## üîó –°–≤—è–∑–∞–Ω–Ω—ã–µ —Ç–µ—Ö–Ω–æ–ª–æ–≥–∏–∏

[[DRAM]], [[SRAM]], [[Cache#Set-associative]], [[Memory Controller]], [[Interleaving]], [[NUMA]], [[SMP]], [[GPU]], [[DSP]], [[Register File]], [[Bank Conflict]], [[Memory Latency]]

---

## –†–µ–∑—é–º–µ

–ë–∞–Ω–∫–∏ –ø–∞–º—è—Ç–∏ ‚Äî –∫–ª—é—á–µ–≤–æ–π –º–µ—Ç–æ–¥ –ø–æ–≤—ã—à–µ–Ω–∏—è –ø—Ä–æ–∏–∑–≤–æ–¥–∏—Ç–µ–ª—å–Ω–æ—Å—Ç–∏ —Å–æ–≤—Ä–µ–º–µ–Ω–Ω—ã—Ö —Å–∏—Å—Ç–µ–º –ø–∞–º—è—Ç–∏ –ø—É—Ç—ë–º —Ä–∞–∑–¥–µ–ª–µ–Ω–∏—è –µ—ë –Ω–∞ –Ω–µ—Å–∫–æ–ª—å–∫–æ –ø–∞—Ä–∞–ª–ª–µ–ª—å–Ω–æ –¥–æ—Å—Ç—É–ø–Ω—ã—Ö –±–ª–æ–∫–æ–≤. –≠—Ç–æ –ø–æ–∑–≤–æ–ª—è–µ—Ç —É–º–µ–Ω—å—à–∏—Ç—å –∑–∞–¥–µ—Ä–∂–∫–∏ –∏ —É–≤–µ–ª–∏—á–∏—Ç—å –ø—Ä–æ–ø—É—Å–∫–Ω—É—é —Å–ø–æ—Å–æ–±–Ω–æ—Å—Ç—å, —á—Ç–æ –æ—Å–æ–±–µ–Ω–Ω–æ –≤–∞–∂–Ω–æ –¥–ª—è –≤—ã—Å–æ–∫–æ–ø—Ä–æ–∏–∑–≤–æ–¥–∏—Ç–µ–ª—å–Ω—ã—Ö [[CPU]], [[GPU]], [[DSP]] –∏ –º–Ω–æ–≥–æ–ø—Ä–æ—Ü–µ—Å—Å–æ—Ä–Ω—ã—Ö —Å–∏—Å—Ç–µ–º. –ù–µ—Å–º–æ—Ç—Ä—è –Ω–∞ –¥–æ–ø–æ–ª–Ω–∏—Ç–µ–ª—å–Ω—É—é —Å–ª–æ–∂–Ω–æ—Å—Ç—å –≤ —É–ø—Ä–∞–≤–ª–µ–Ω–∏–∏, –±–∞–Ω–∫–æ–≤–∞—è –æ—Ä–≥–∞–Ω–∏–∑–∞—Ü–∏—è –æ—Å—Ç–∞—ë—Ç—Å—è —Å—Ç–∞–Ω–¥–∞—Ä—Ç–æ–º –¥–ª—è –æ–ø—Ç–∏–º–∏–∑–∞—Ü–∏–∏ –ø–∞–º—è—Ç–∏.

---

### –ü—Ä–∏–º–µ—Ä—ã –∫–æ–¥–∞

#### C: –∏–ª–ª—é—Å—Ç—Ä–∞—Ü–∏—è —Ä–∞—Å–ø—Ä–µ–¥–µ–ª–µ–Ω–∏—è –∞–¥—Ä–µ—Å–æ–≤ –ø–æ –±–∞–Ω–∫–∞–º (interleaved)

```c
#include <stdio.h>

#define BANKS 4

int get_bank(unsigned int addr) {
    return addr % BANKS;
}

int main() {
    for (unsigned int addr = 0; addr < 16; addr++) {
        printf("Address %u -> Bank %d\n", addr, get_bank(addr));
    }
    return 0;
}
```

#### Verilog: –ø—Ä–∏–º–µ—Ä –ø—Ä–æ—Å—Ç–æ–≥–æ –∫–æ–Ω—Ç—Ä–æ–ª–ª–µ—Ä–∞ –±–∞–Ω–∫–æ–≤ –ø–∞–º—è—Ç–∏

```verilog
module bank_selector (
    input [31:0] addr,
    output reg [1:0] bank_id,
    output reg [29:0] bank_addr
);

always @(*) begin
    bank_id = addr[3:2];       // 4 –±–∞–Ω–∫–∏, 2 –±–∏—Ç–∞ –Ω–∞ –≤—ã–±–æ—Ä –±–∞–Ω–∫–∞
    bank_addr = addr[31:4];    // –∞–¥—Ä–µ—Å –≤–Ω—É—Ç—Ä–∏ –±–∞–Ω–∫–∞
end

endmodule
```

---

**–ò—Å—Ç–æ—á–Ω–∏–∫–∏:**  
JEDEC DDR4/DDR5 standards, Intel and ARM Memory Architecture docs, osdev.org, habr.com, Wikipedia, IEEE papers on memory systems, textbooks on computer architecture.