#define CONFIG_GPIO 1
#define CONFIG_NET_CONFIG_IEEE802154_DEV_NAME ""
#define CONFIG_GPIO_INIT_PRIORITY 40
#define CONFIG_BT_HCI_VS_EXT 1
#define CONFIG_BOARD "nrf52833dk_nrf52833"
#define CONFIG_BT_CTLR 1
#define CONFIG_SOC "nRF52833_QIAA"
#define CONFIG_SOC_SERIES "nrf52"
#define CONFIG_NUM_IRQS 48
#define CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC 32768
#define CONFIG_CLOCK_CONTROL_INIT_PRIORITY 30
#define CONFIG_HEAP_MEM_POOL_SIZE 0
#define CONFIG_ROM_START_OFFSET 0x0
#define CONFIG_PM 1
#define CONFIG_SOC_HAS_TIMING_FUNCTIONS 1
#define CONFIG_ARCH_HAS_CUSTOM_BUSY_WAIT 1
#define CONFIG_CLOCK_CONTROL 1
#define CONFIG_NRF_RTC_TIMER 1
#define CONFIG_SYS_CLOCK_TICKS_PER_SEC 32768
#define CONFIG_BUILD_OUTPUT_HEX 1
#define CONFIG_SERIAL_INIT_PRIORITY 55
#define CONFIG_FPU 1
#define CONFIG_FLASH_SIZE 512
#define CONFIG_FLASH_BASE_ADDRESS 0x0
#define CONFIG_TEST_EXTRA_STACKSIZE 0
#define CONFIG_TINYCRYPT 1
#define CONFIG_SERIAL 1
#define CONFIG_NUM_METAIRQ_PRIORITIES 0
#define CONFIG_SYSTEM_WORKQUEUE_STACK_SIZE 2048
#define CONFIG_MAIN_STACK_SIZE 1024
#define CONFIG_WARN_EXPERIMENTAL 1
#define CONFIG_PRIVILEGED_STACK_SIZE 1024
#define CONFIG_BT_BUF_CMD_TX_COUNT 2
#define CONFIG_ENTROPY_GENERATOR 1
#define CONFIG_PSA_WANT_ALG_CTR_DRBG 1
#define CONFIG_INIT_ARCH_HW_AT_BOOT 1
#define CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE 4096
#define CONFIG_NCS_SAMPLES_DEFAULTS 1
#define CONFIG_LOG_DEFAULT_LEVEL 1
#define CONFIG_PM_PARTITION_SIZE_PROVISION 0x1000
#define CONFIG_PM_PARTITION_SIZE_B0_IMAGE 0x7000
#define CONFIG_SB_VALIDATION_INFO_MAGIC 0x86518483
#define CONFIG_SB_VALIDATION_POINTER_MAGIC 0x6919b47e
#define CONFIG_SB_VALIDATION_INFO_CRYPTO_ID 1
#define CONFIG_SB_VALIDATION_INFO_VERSION 2
#define CONFIG_SB_VALIDATION_METADATA_OFFSET 0
#define CONFIG_SB_VALIDATE_FW_SIGNATURE 1
#define CONFIG_BT_MAX_CONN 2
#define CONFIG_BT_LL_SOFTDEVICE 1
#define CONFIG_BT_HCI_TX_STACK_SIZE 1536
#define CONFIG_BT_RX_STACK_SIZE 1024
#define CONFIG_BT_CTLR_SDC_PERIPHERAL_COUNT 1
#define CONFIG_BT_CTLR_SDC_MAX_CONN_EVENT_LEN_DEFAULT 7500
#define CONFIG_BT_CTLR_SDC_SCAN_BUFFER_COUNT 3
#define CONFIG_BT_CTLR_SDC_PERIODIC_SYNC_BUFFER_COUNT 2
#define CONFIG_BT_CTLR_SDC_RX_PRIO 6
#define CONFIG_BT_CTLR_SDC_RX_STACK_SIZE 1024
#define CONFIG_BT_LL_SOFTDEVICE_MULTIROLE 1
#define CONFIG_BT_SCAN 1
#define CONFIG_BT_SCAN_NAME_MAX_LEN 32
#define CONFIG_BT_SCAN_SHORT_NAME_MAX_LEN 32
#define CONFIG_BT_SCAN_FILTER_ENABLE 1
#define CONFIG_BT_SCAN_MANUFACTURER_DATA_MAX_LEN 32
#define CONFIG_BT_SCAN_UUID_CNT 0
#define CONFIG_BT_SCAN_NAME_CNT 1
#define CONFIG_BT_SCAN_SHORT_NAME_CNT 0
#define CONFIG_BT_SCAN_ADDRESS_CNT 0
#define CONFIG_BT_SCAN_APPEARANCE_CNT 0
#define CONFIG_BT_SCAN_MANUFACTURER_DATA_CNT 1
#define CONFIG_BT_SCAN_LOG_LEVEL_INF 1
#define CONFIG_BT_SCAN_LOG_LEVEL 3
#define CONFIG_BT_NRF_SERVICES 1
#define CONFIG_BT_DDFS 1
#define CONFIG_BT_DDFS_LOG_LEVEL_INF 1
#define CONFIG_BT_DDFS_LOG_LEVEL 3
#define CONFIG_BT_CENTRAL 1
#define CONFIG_BT_PERIPHERAL 1
#define CONFIG_BT_OBSERVER 1
#define CONFIG_BT_BROADCASTER 1
#define CONFIG_BT_CONN 1
#define CONFIG_BT_PHY_UPDATE 1
#define CONFIG_BT_DATA_LEN_UPDATE 1
#define CONFIG_BT_LIM_ADV_TIMEOUT 30
#define CONFIG_BT_EXT_ADV 1
#define CONFIG_BT_EXT_ADV_MAX_ADV_SET 1
#define CONFIG_BT_BUF_ACL_TX_SIZE 27
#define CONFIG_BT_BUF_ACL_TX_COUNT 3
#define CONFIG_BT_BUF_ACL_RX_SIZE 27
#define CONFIG_BT_BUF_ACL_RX_COUNT 6
#define CONFIG_BT_BUF_EVT_RX_SIZE 255
#define CONFIG_BT_BUF_EVT_RX_COUNT 10
#define CONFIG_BT_BUF_EVT_DISCARDABLE_SIZE 43
#define CONFIG_BT_BUF_EVT_DISCARDABLE_COUNT 3
#define CONFIG_BT_BUF_CMD_TX_SIZE 255
#define CONFIG_BT_HAS_HCI_VS 1
#define CONFIG_BT_HCI_VS 1
#define CONFIG_BT_RPA 1
#define CONFIG_BT_ASSERT 1
#define CONFIG_BT_ASSERT_VERBOSE 1
#define CONFIG_BT_DEBUG 1
#define CONFIG_BT_DEBUG_LOG 1
#define CONFIG_BT_HCI_HOST 1
#define CONFIG_BT_HCI_ECC_STACK_SIZE 1140
#define CONFIG_BT_HCI_TX_PRIO 7
#define CONFIG_BT_HCI_RESERVE 0
#define CONFIG_BT_RX_PRIO 8
#define CONFIG_BT_DRIVER_RX_HIGH_PRIO 6
#define CONFIG_BT_CONN_TX_MAX 3
#define CONFIG_BT_AUTO_PHY_UPDATE 1
#define CONFIG_BT_AUTO_DATA_LEN_UPDATE 1
#define CONFIG_BT_L2CAP_TX_BUF_COUNT 3
#define CONFIG_BT_L2CAP_TX_FRAG_COUNT 2
#define CONFIG_BT_L2CAP_TX_MTU 23
#define CONFIG_BT_ATT_ENFORCE_FLOW 1
#define CONFIG_BT_ATT_PREPARE_COUNT 0
#define CONFIG_BT_GATT_SERVICE_CHANGED 1
#define CONFIG_BT_GATT_CACHING 1
#define CONFIG_BT_GATT_READ_MULTIPLE 1
#define CONFIG_BT_GAP_AUTO_UPDATE_CONN_PARAMS 1
#define CONFIG_BT_GAP_PERIPHERAL_PREF_PARAMS 1
#define CONFIG_BT_PERIPHERAL_PREF_MIN_INT 24
#define CONFIG_BT_PERIPHERAL_PREF_MAX_INT 40
#define CONFIG_BT_PERIPHERAL_PREF_LATENCY 0
#define CONFIG_BT_PERIPHERAL_PREF_TIMEOUT 42
#define CONFIG_BT_MAX_PAIRED 0
#define CONFIG_BT_CREATE_CONN_TIMEOUT 3
#define CONFIG_BT_CONN_PARAM_UPDATE_TIMEOUT 5000
#define CONFIG_BT_BACKGROUND_SCAN_INTERVAL 2048
#define CONFIG_BT_BACKGROUND_SCAN_WINDOW 18
#define CONFIG_BT_EXT_SCAN_BUF_SIZE 229
#define CONFIG_BT_SCAN_WITH_IDENTITY 1
#define CONFIG_BT_DEVICE_NAME "nRF_DM"
#define CONFIG_BT_DEVICE_APPEARANCE 0
#define CONFIG_BT_ID_MAX 1
#define CONFIG_NRF_CLOUD_CLIENT_ID_SRC_COMPILE_TIME 1
#define CONFIG_NRF_CLOUD_CLIENT_ID "my-client-id"
#define CONFIG_NRF_CLOUD_LOG_LEVEL_INF 1
#define CONFIG_NRF_CLOUD_LOG_LEVEL 3
#define CONFIG_PPI_TRACE 1
#define CONFIG_PPI_TRACE_LOG_LEVEL_INF 1
#define CONFIG_PPI_TRACE_LOG_LEVEL 3
#define CONFIG_MPSL_CX_LOG_LEVEL_INF 1
#define CONFIG_MPSL_CX_LOG_LEVEL 3
#define CONFIG_MPSL_FEM_LOG_LEVEL_INF 1
#define CONFIG_MPSL_FEM_LOG_LEVEL 3
#define CONFIG_MPSL_THREAD_COOP_PRIO 6
#define CONFIG_MPSL_SIGNAL_STACK_SIZE 1024
#define CONFIG_MPSL_TIMESLOT_SESSION_COUNT 1
#define CONFIG_MPSL_LOG_LEVEL_INF 1
#define CONFIG_MPSL_LOG_LEVEL 3
#define CONFIG_SRAM_SIZE 128
#define CONFIG_SRAM_BASE_ADDRESS 0x20000000
#define CONFIG_PM_EXTERNAL_FLASH_BASE 0x0
#define CONFIG_PM_SRAM_BASE 0x20000000
#define CONFIG_PM_SRAM_SIZE 0x20000
#define CONFIG_MGMT_FMFU_LOG_LEVEL_INF 1
#define CONFIG_MGMT_FMFU_LOG_LEVEL 3
#define CONFIG_NRF_DM_TIMER2 1
#define CONFIG_DM_INITIATOR_DELAY_US 4000
#define CONFIG_DM_REFLECTOR_DELAY_US 0
#define CONFIG_DM_INITIATOR_RANGING_WINDOW_US 19000
#define CONFIG_DM_REFLECTOR_RANGING_WINDOW_US 23000
#define CONFIG_DM_MIN_TIME_BETWEEN_TIMESLOTS_US 8000
#define CONFIG_DM_RANGING_OFFSET_US 1200000
#define CONFIG_DM_GPIO_DEBUG 1
#define CONFIG_DM_TIMESLOT_QUEUE_LENGTH 40
#define CONFIG_DM_TIMESLOT_QUEUE_COUNT_SAME_PEER 10
#define CONFIG_DM_RANGING_PIN 37
#define CONFIG_DM_ADD_REQUEST_PIN 36
#define CONFIG_NRF_DM_LOG_LEVEL_INF 1
#define CONFIG_NRF_DM_LOG_LEVEL 3
#define CONFIG_AGPS_LOG_LEVEL_INF 1
#define CONFIG_AGPS_LOG_LEVEL 3
#define CONFIG_NRF_ACL_FLASH_REGION_SIZE 0x1000
#define CONFIG_FPROTECT_BLOCK_SIZE 0x1000
#define CONFIG_DK_LIBRARY 1
#define CONFIG_DK_LIBRARY_BUTTON_SCAN_INTERVAL 10
#define CONFIG_DK_LIBRARY_INVERT_BUTTONS 1
#define CONFIG_DK_LIBRARY_INVERT_LEDS 1
#define CONFIG_DK_LIBRARY_DYNAMIC_BUTTON_HANDLERS 1
#define CONFIG_DK_LIBRARY_LOG_LEVEL_INF 1
#define CONFIG_DK_LIBRARY_LOG_LEVEL 3
#define CONFIG_MULTITHREADING_LOCK 1
#define CONFIG_RESET_ON_FATAL_ERROR 1
#define CONFIG_FATAL_ERROR_LOG_LEVEL_INF 1
#define CONFIG_FATAL_ERROR_LOG_LEVEL 3
#define CONFIG_HW_UNIQUE_KEY_PARTITION_SIZE 0x1000
#define CONFIG_CLOCK_CONTROL_MPSL 1
#define CONFIG_SOC_FLASH_NRF_RADIO_SYNC_MPSL_TIMESLOT_SESSION_COUNT 0
#define CONFIG_ZEPHYR_NRF_MODULE 1
#define CONFIG_BOOT_SIGNATURE_KEY_FILE ""
#define CONFIG_DT_FLASH_WRITE_BLOCK_SIZE 4
#define CONFIG_MCUBOOT_USB_SUPPORT 1
#define CONFIG_ZEPHYR_MCUBOOT_MODULE 1
#define CONFIG_ZEPHYR_MBEDTLS_MODULE 1
#define CONFIG_MBEDTLS_BUILTIN 1
#define CONFIG_ZEPHYR_TRUSTED_FIRMWARE_M_MODULE 1
#define CONFIG_ZEPHYR_CJSON_MODULE 1
#define CONFIG_ZEPHYR_CDDL_GEN_MODULE 1
#define CONFIG_ZEPHYR_MEMFAULT_FIRMWARE_SDK_MODULE 1
#define CONFIG_ZEPHYR_CANOPENNODE_MODULE 1
#define CONFIG_ZEPHYR_HAL_NORDIC_MODULE 1
#define CONFIG_HAS_NORDIC_DRIVERS 1
#define CONFIG_HAS_NRFX 1
#define CONFIG_NRFX_GPIOTE 1
#define CONFIG_NRFX_GPIOTE_NUM_OF_EVT_HANDLERS 1
#define CONFIG_NRFX_PPI 1
#define CONFIG_NRFX_PWM 1
#define CONFIG_NRFX_PWM0 1
#define CONFIG_ZEPHYR_LORAMAC_NODE_MODULE 1
#define CONFIG_ZEPHYR_LZ4_MODULE 1
#define CONFIG_ZEPHYR_NANOPB_MODULE 1
#define CONFIG_ZEPHYR_TRACERECORDER_MODULE 1
#define CONFIG_ZEPHYR_ZSCILIB_MODULE 1
#define CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE 0x4e8
#define CONFIG_MPSL 1
#define CONFIG_NRF_802154_SOURCE_NRFXLIB 1
#define CONFIG_NRF_DM 1
#define CONFIG_ZEPHYR_NRFXLIB_MODULE 1
#define CONFIG_ZEPHYR_CONNECTEDHOMEIP_MODULE 1
#define CONFIG_HAS_CMSIS_CORE 1
#define CONFIG_HAS_CMSIS_CORE_M 1
#define CONFIG_CMSIS_DSP 1
#define CONFIG_CMSIS_DSP_BASICMATH 1
#define CONFIG_CMSIS_DSP_COMPLEXMATH 1
#define CONFIG_CMSIS_DSP_FASTMATH 1
#define CONFIG_CMSIS_DSP_STATISTICS 1
#define CONFIG_CMSIS_DSP_TRANSFORM 1
#define CONFIG_CMSIS_DSP_TABLES 1
#define CONFIG_CMSIS_DSP_TABLES_ALL_FAST 1
#define CONFIG_CMSIS_DSP_TABLES_ALL_FFT 1
#define CONFIG_CMSIS_DSP_TABLES_ARM_COS_F32 1
#define CONFIG_CMSIS_DSP_TABLES_ARM_COS_Q31 1
#define CONFIG_CMSIS_DSP_TABLES_ARM_COS_Q15 1
#define CONFIG_CMSIS_DSP_TABLES_ARM_SIN_F32 1
#define CONFIG_CMSIS_DSP_TABLES_ARM_SIN_Q31 1
#define CONFIG_CMSIS_DSP_TABLES_ARM_SIN_Q15 1
#define CONFIG_CMSIS_DSP_TABLES_ARM_SIN_COS_F32 1
#define CONFIG_CMSIS_DSP_TABLES_ARM_SIN_COS_Q31 1
#define CONFIG_CMSIS_DSP_TABLES_ARM_LMS_NORM_Q31 1
#define CONFIG_CMSIS_DSP_TABLES_ARM_LMS_NORM_Q15 1
#define CONFIG_CMSIS_DSP_TABLES_ARM_CMPLX_MAG_Q31 1
#define CONFIG_CMSIS_DSP_TABLES_ARM_CMPLX_MAG_Q15 1
#define CONFIG_CMSIS_DSP_TABLES_CFFT_F64_16 1
#define CONFIG_CMSIS_DSP_TABLES_CFFT_F64_32 1
#define CONFIG_CMSIS_DSP_TABLES_CFFT_F64_64 1
#define CONFIG_CMSIS_DSP_TABLES_CFFT_F64_128 1
#define CONFIG_CMSIS_DSP_TABLES_CFFT_F64_256 1
#define CONFIG_CMSIS_DSP_TABLES_CFFT_F64_512 1
#define CONFIG_CMSIS_DSP_TABLES_CFFT_F64_1024 1
#define CONFIG_CMSIS_DSP_TABLES_CFFT_F64_2048 1
#define CONFIG_CMSIS_DSP_TABLES_CFFT_F64_4096 1
#define CONFIG_CMSIS_DSP_TABLES_CFFT_F32_16 1
#define CONFIG_CMSIS_DSP_TABLES_CFFT_F32_32 1
#define CONFIG_CMSIS_DSP_TABLES_CFFT_F32_64 1
#define CONFIG_CMSIS_DSP_TABLES_CFFT_F32_128 1
#define CONFIG_CMSIS_DSP_TABLES_CFFT_F32_256 1
#define CONFIG_CMSIS_DSP_TABLES_CFFT_F32_512 1
#define CONFIG_CMSIS_DSP_TABLES_CFFT_F32_1024 1
#define CONFIG_CMSIS_DSP_TABLES_CFFT_F32_2048 1
#define CONFIG_CMSIS_DSP_TABLES_CFFT_F32_4096 1
#define CONFIG_CMSIS_DSP_TABLES_CFFT_F16_16 1
#define CONFIG_CMSIS_DSP_TABLES_CFFT_F16_32 1
#define CONFIG_CMSIS_DSP_TABLES_CFFT_F16_64 1
#define CONFIG_CMSIS_DSP_TABLES_CFFT_F16_128 1
#define CONFIG_CMSIS_DSP_TABLES_CFFT_F16_256 1
#define CONFIG_CMSIS_DSP_TABLES_CFFT_F16_512 1
#define CONFIG_CMSIS_DSP_TABLES_CFFT_F16_1024 1
#define CONFIG_CMSIS_DSP_TABLES_CFFT_F16_2048 1
#define CONFIG_CMSIS_DSP_TABLES_CFFT_F16_4096 1
#define CONFIG_CMSIS_DSP_TABLES_CFFT_Q31_16 1
#define CONFIG_CMSIS_DSP_TABLES_CFFT_Q31_32 1
#define CONFIG_CMSIS_DSP_TABLES_CFFT_Q31_64 1
#define CONFIG_CMSIS_DSP_TABLES_CFFT_Q31_128 1
#define CONFIG_CMSIS_DSP_TABLES_CFFT_Q31_256 1
#define CONFIG_CMSIS_DSP_TABLES_CFFT_Q31_512 1
#define CONFIG_CMSIS_DSP_TABLES_CFFT_Q31_1024 1
#define CONFIG_CMSIS_DSP_TABLES_CFFT_Q31_2048 1
#define CONFIG_CMSIS_DSP_TABLES_CFFT_Q31_4096 1
#define CONFIG_CMSIS_DSP_TABLES_CFFT_Q15_16 1
#define CONFIG_CMSIS_DSP_TABLES_CFFT_Q15_32 1
#define CONFIG_CMSIS_DSP_TABLES_CFFT_Q15_64 1
#define CONFIG_CMSIS_DSP_TABLES_CFFT_Q15_128 1
#define CONFIG_CMSIS_DSP_TABLES_CFFT_Q15_256 1
#define CONFIG_CMSIS_DSP_TABLES_CFFT_Q15_512 1
#define CONFIG_CMSIS_DSP_TABLES_CFFT_Q15_1024 1
#define CONFIG_CMSIS_DSP_TABLES_CFFT_Q15_2048 1
#define CONFIG_CMSIS_DSP_TABLES_CFFT_Q15_4096 1
#define CONFIG_CMSIS_DSP_TABLES_RFFT_FAST_F64_32 1
#define CONFIG_CMSIS_DSP_TABLES_RFFT_FAST_F64_64 1
#define CONFIG_CMSIS_DSP_TABLES_RFFT_FAST_F64_128 1
#define CONFIG_CMSIS_DSP_TABLES_RFFT_FAST_F64_256 1
#define CONFIG_CMSIS_DSP_TABLES_RFFT_FAST_F64_512 1
#define CONFIG_CMSIS_DSP_TABLES_RFFT_FAST_F64_1024 1
#define CONFIG_CMSIS_DSP_TABLES_RFFT_FAST_F64_2048 1
#define CONFIG_CMSIS_DSP_TABLES_RFFT_FAST_F64_4096 1
#define CONFIG_CMSIS_DSP_TABLES_RFFT_FAST_F32_32 1
#define CONFIG_CMSIS_DSP_TABLES_RFFT_FAST_F32_64 1
#define CONFIG_CMSIS_DSP_TABLES_RFFT_FAST_F32_128 1
#define CONFIG_CMSIS_DSP_TABLES_RFFT_FAST_F32_256 1
#define CONFIG_CMSIS_DSP_TABLES_RFFT_FAST_F32_512 1
#define CONFIG_CMSIS_DSP_TABLES_RFFT_FAST_F32_1024 1
#define CONFIG_CMSIS_DSP_TABLES_RFFT_FAST_F32_2048 1
#define CONFIG_CMSIS_DSP_TABLES_RFFT_FAST_F32_4096 1
#define CONFIG_CMSIS_DSP_TABLES_RFFT_FAST_F16_32 1
#define CONFIG_CMSIS_DSP_TABLES_RFFT_FAST_F16_64 1
#define CONFIG_CMSIS_DSP_TABLES_RFFT_FAST_F16_128 1
#define CONFIG_CMSIS_DSP_TABLES_RFFT_FAST_F16_256 1
#define CONFIG_CMSIS_DSP_TABLES_RFFT_FAST_F16_512 1
#define CONFIG_CMSIS_DSP_TABLES_RFFT_FAST_F16_1024 1
#define CONFIG_CMSIS_DSP_TABLES_RFFT_FAST_F16_2048 1
#define CONFIG_CMSIS_DSP_TABLES_RFFT_FAST_F16_4096 1
#define CONFIG_CMSIS_DSP_TABLES_RFFT_F32_128 1
#define CONFIG_CMSIS_DSP_TABLES_RFFT_F32_512 1
#define CONFIG_CMSIS_DSP_TABLES_RFFT_F32_2048 1
#define CONFIG_CMSIS_DSP_TABLES_RFFT_F32_8192 1
#define CONFIG_CMSIS_DSP_TABLES_RFFT_F16_128 1
#define CONFIG_CMSIS_DSP_TABLES_RFFT_F16_512 1
#define CONFIG_CMSIS_DSP_TABLES_RFFT_F16_2048 1
#define CONFIG_CMSIS_DSP_TABLES_RFFT_F16_8192 1
#define CONFIG_CMSIS_DSP_TABLES_RFFT_Q31_32 1
#define CONFIG_CMSIS_DSP_TABLES_RFFT_Q31_64 1
#define CONFIG_CMSIS_DSP_TABLES_RFFT_Q31_128 1
#define CONFIG_CMSIS_DSP_TABLES_RFFT_Q31_256 1
#define CONFIG_CMSIS_DSP_TABLES_RFFT_Q31_512 1
#define CONFIG_CMSIS_DSP_TABLES_RFFT_Q31_1024 1
#define CONFIG_CMSIS_DSP_TABLES_RFFT_Q31_2048 1
#define CONFIG_CMSIS_DSP_TABLES_RFFT_Q31_4096 1
#define CONFIG_CMSIS_DSP_TABLES_RFFT_Q31_8192 1
#define CONFIG_CMSIS_DSP_TABLES_RFFT_Q15_32 1
#define CONFIG_CMSIS_DSP_TABLES_RFFT_Q15_64 1
#define CONFIG_CMSIS_DSP_TABLES_RFFT_Q15_128 1
#define CONFIG_CMSIS_DSP_TABLES_RFFT_Q15_256 1
#define CONFIG_CMSIS_DSP_TABLES_RFFT_Q15_512 1
#define CONFIG_CMSIS_DSP_TABLES_RFFT_Q15_1024 1
#define CONFIG_CMSIS_DSP_TABLES_RFFT_Q15_2048 1
#define CONFIG_CMSIS_DSP_TABLES_RFFT_Q15_4096 1
#define CONFIG_CMSIS_DSP_TABLES_RFFT_Q15_8192 1
#define CONFIG_CMSIS_DSP_TABLES_DCT4_F32_128 1
#define CONFIG_CMSIS_DSP_TABLES_DCT4_F32_512 1
#define CONFIG_CMSIS_DSP_TABLES_DCT4_F32_2048 1
#define CONFIG_CMSIS_DSP_TABLES_DCT4_F32_8192 1
#define CONFIG_CMSIS_DSP_TABLES_DCT4_Q31_128 1
#define CONFIG_CMSIS_DSP_TABLES_DCT4_Q31_512 1
#define CONFIG_CMSIS_DSP_TABLES_DCT4_Q31_2048 1
#define CONFIG_CMSIS_DSP_TABLES_DCT4_Q31_8192 1
#define CONFIG_CMSIS_DSP_TABLES_DCT4_Q15_128 1
#define CONFIG_CMSIS_DSP_TABLES_DCT4_Q15_512 1
#define CONFIG_CMSIS_DSP_TABLES_DCT4_Q15_2048 1
#define CONFIG_CMSIS_DSP_TABLES_DCT4_Q15_8192 1
#define CONFIG_CMSIS_DSP_FLOAT16 1
#define CONFIG_TINYCRYPT_AES 1
#define CONFIG_TINYCRYPT_AES_CMAC 1
#define CONFIG_BOARD_NRF52833DK_NRF52833 1
#define CONFIG_BOARD_ENABLE_DCDC 1
#define CONFIG_SOC_SERIES_NRF52X 1
#define CONFIG_CPU_HAS_ARM_MPU 1
#define CONFIG_HAS_SWO 1
#define CONFIG_SOC_FAMILY "nordic_nrf"
#define CONFIG_SOC_FAMILY_NRF 1
#define CONFIG_HAS_HW_NRF_ACL 1
#define CONFIG_HAS_HW_NRF_CCM 1
#define CONFIG_HAS_HW_NRF_CCM_LFLEN_8BIT 1
#define CONFIG_HAS_HW_NRF_CLOCK 1
#define CONFIG_HAS_HW_NRF_COMP 1
#define CONFIG_HAS_HW_NRF_ECB 1
#define CONFIG_HAS_HW_NRF_EGU0 1
#define CONFIG_HAS_HW_NRF_EGU1 1
#define CONFIG_HAS_HW_NRF_EGU2 1
#define CONFIG_HAS_HW_NRF_EGU3 1
#define CONFIG_HAS_HW_NRF_EGU4 1
#define CONFIG_HAS_HW_NRF_EGU5 1
#define CONFIG_HAS_HW_NRF_GPIO0 1
#define CONFIG_HAS_HW_NRF_GPIO1 1
#define CONFIG_HAS_HW_NRF_GPIOTE 1
#define CONFIG_HAS_HW_NRF_I2S 1
#define CONFIG_HAS_HW_NRF_LPCOMP 1
#define CONFIG_HAS_HW_NRF_MWU 1
#define CONFIG_HAS_HW_NRF_NFCT 1
#define CONFIG_HAS_HW_NRF_NVMC_PE 1
#define CONFIG_HAS_HW_NRF_PDM 1
#define CONFIG_HAS_HW_NRF_POWER 1
#define CONFIG_HAS_HW_NRF_PPI 1
#define CONFIG_HAS_HW_NRF_PWM0 1
#define CONFIG_HAS_HW_NRF_PWM1 1
#define CONFIG_HAS_HW_NRF_PWM2 1
#define CONFIG_HAS_HW_NRF_PWM3 1
#define CONFIG_HAS_HW_NRF_QDEC 1
#define CONFIG_HAS_HW_NRF_RADIO_BLE_2M 1
#define CONFIG_HAS_HW_NRF_RADIO_TX_PWR_HIGH 1
#define CONFIG_HAS_HW_NRF_RADIO_BLE_CODED 1
#define CONFIG_HAS_HW_NRF_RADIO_IEEE802154 1
#define CONFIG_HAS_HW_NRF_RNG 1
#define CONFIG_HAS_HW_NRF_RTC0 1
#define CONFIG_HAS_HW_NRF_RTC1 1
#define CONFIG_HAS_HW_NRF_RTC2 1
#define CONFIG_HAS_HW_NRF_SAADC 1
#define CONFIG_HAS_HW_NRF_SPI0 1
#define CONFIG_HAS_HW_NRF_SPI1 1
#define CONFIG_HAS_HW_NRF_SPI2 1
#define CONFIG_HAS_HW_NRF_SPIM0 1
#define CONFIG_HAS_HW_NRF_SPIM1 1
#define CONFIG_HAS_HW_NRF_SPIM2 1
#define CONFIG_HAS_HW_NRF_SPIM3 1
#define CONFIG_HAS_HW_NRF_SPIS0 1
#define CONFIG_HAS_HW_NRF_SPIS1 1
#define CONFIG_HAS_HW_NRF_SPIS2 1
#define CONFIG_HAS_HW_NRF_SWI0 1
#define CONFIG_HAS_HW_NRF_SWI1 1
#define CONFIG_HAS_HW_NRF_SWI2 1
#define CONFIG_HAS_HW_NRF_SWI3 1
#define CONFIG_HAS_HW_NRF_SWI4 1
#define CONFIG_HAS_HW_NRF_SWI5 1
#define CONFIG_HAS_HW_NRF_TEMP 1
#define CONFIG_HAS_HW_NRF_TIMER0 1
#define CONFIG_HAS_HW_NRF_TIMER1 1
#define CONFIG_HAS_HW_NRF_TIMER2 1
#define CONFIG_HAS_HW_NRF_TIMER3 1
#define CONFIG_HAS_HW_NRF_TIMER4 1
#define CONFIG_HAS_HW_NRF_TWI0 1
#define CONFIG_HAS_HW_NRF_TWI1 1
#define CONFIG_HAS_HW_NRF_TWIM0 1
#define CONFIG_HAS_HW_NRF_TWIM1 1
#define CONFIG_HAS_HW_NRF_TWIS0 1
#define CONFIG_HAS_HW_NRF_TWIS1 1
#define CONFIG_HAS_HW_NRF_UART0 1
#define CONFIG_HAS_HW_NRF_UARTE0 1
#define CONFIG_HAS_HW_NRF_UARTE1 1
#define CONFIG_HAS_HW_NRF_USBD 1
#define CONFIG_HAS_HW_NRF_WDT 1
#define CONFIG_NRF_HW_RTC1_RESERVED 1
#define CONFIG_SOC_NRF52833 1
#define CONFIG_SOC_NRF52833_QIAA 1
#define CONFIG_SOC_DCDC_NRF52X 1
#define CONFIG_GPIO_AS_PINRESET 1
#define CONFIG_NRF_ENABLE_ICACHE 1
#define CONFIG_NRF_APPROTECT_USE_UICR 1
#define CONFIG_SOC_LOG_LEVEL_INF 1
#define CONFIG_SOC_LOG_LEVEL 3
#define CONFIG_SOC_COMPATIBLE_NRF 1
#define CONFIG_SOC_COMPATIBLE_NRF52X 1
#define CONFIG_ARCH "arm"
#define CONFIG_CPU_CORTEX 1
#define CONFIG_CPU_CORTEX_M 1
#define CONFIG_ISA_THUMB2 1
#define CONFIG_ASSEMBLER_ISA_THUMB2 1
#define CONFIG_COMPILER_ISA_THUMB2 1
#define CONFIG_STACK_ALIGN_DOUBLE_WORD 1
#define CONFIG_PLATFORM_SPECIFIC_INIT 1
#define CONFIG_FAULT_DUMP 2
#define CONFIG_ARM_STACK_PROTECTION 1
#define CONFIG_ARM_STORE_EXC_RETURN 1
#define CONFIG_FP_HARDABI 1
#define CONFIG_FP16 1
#define CONFIG_FP16_IEEE 1
#define CONFIG_CPU_CORTEX_M4 1
#define CONFIG_CPU_CORTEX_M_HAS_SYSTICK 1
#define CONFIG_CPU_CORTEX_M_HAS_DWT 1
#define CONFIG_CPU_CORTEX_M_HAS_BASEPRI 1
#define CONFIG_CPU_CORTEX_M_HAS_VTOR 1
#define CONFIG_CPU_CORTEX_M_HAS_PROGRAMMABLE_FAULT_PRIOS 1
#define CONFIG_ARMV7_M_ARMV8_M_MAINLINE 1
#define CONFIG_ARMV7_M_ARMV8_M_FP 1
#define CONFIG_GEN_ISR_TABLES 1
#define CONFIG_ZERO_LATENCY_IRQS 1
#define CONFIG_NULL_POINTER_EXCEPTION_DETECTION_NONE 1
#define CONFIG_GEN_IRQ_VECTOR_TABLE 1
#define CONFIG_ARM_MPU 1
#define CONFIG_ARM_MPU_REGION_MIN_ALIGN_AND_SIZE 32
#define CONFIG_MPU_STACK_GUARD 1
#define CONFIG_MPU_STACK_GUARD_MIN_SIZE_FLOAT 128
#define CONFIG_CUSTOM_SECTION_MIN_ALIGN_SIZE 32
#define CONFIG_ARM 1
#define CONFIG_ARCH_IS_SET 1
#define CONFIG_ARCH_LOG_LEVEL_INF 1
#define CONFIG_ARCH_LOG_LEVEL 3
#define CONFIG_MPU_LOG_LEVEL_INF 1
#define CONFIG_MPU_LOG_LEVEL 3
#define CONFIG_HW_STACK_PROTECTION 1
#define CONFIG_KOBJECT_TEXT_AREA 256
#define CONFIG_KOBJECT_DATA_AREA_RESERVE_EXTRA_PERCENT 100
#define CONFIG_KOBJECT_RODATA_AREA_EXTRA_BYTES 16
#define CONFIG_GEN_PRIV_STACKS 1
#define CONFIG_GEN_SW_ISR_TABLE 1
#define CONFIG_ARCH_SW_ISR_TABLE_ALIGN 0
#define CONFIG_GEN_IRQ_START_VECTOR 0
#define CONFIG_ARCH_HAS_SINGLE_THREAD_SUPPORT 1
#define CONFIG_ARCH_HAS_TIMING_FUNCTIONS 1
#define CONFIG_ARCH_HAS_STACK_PROTECTION 1
#define CONFIG_ARCH_HAS_USERSPACE 1
#define CONFIG_ARCH_HAS_EXECUTABLE_PAGE_BIT 1
#define CONFIG_ARCH_HAS_RAMFUNC_SUPPORT 1
#define CONFIG_ARCH_HAS_NESTED_EXCEPTION_DETECTION 1
#define CONFIG_ARCH_SUPPORTS_COREDUMP 1
#define CONFIG_ARCH_SUPPORTS_ARCH_HW_INIT 1
#define CONFIG_ARCH_HAS_EXTRA_EXCEPTION_INFO 1
#define CONFIG_ARCH_HAS_THREAD_LOCAL_STORAGE 1
#define CONFIG_ARCH_HAS_THREAD_ABORT 1
#define CONFIG_CPU_HAS_FPU 1
#define CONFIG_CPU_HAS_MPU 1
#define CONFIG_MPU 1
#define CONFIG_MPU_REQUIRES_POWER_OF_TWO_ALIGNMENT 1
#define CONFIG_SRAM_REGION_PERMISSIONS 1
#define CONFIG_FPU_SHARING 1
#define CONFIG_TOOLCHAIN_HAS_BUILTIN_FFS 1
#define CONFIG_KERNEL_LOG_LEVEL_INF 1
#define CONFIG_KERNEL_LOG_LEVEL 3
#define CONFIG_MULTITHREADING 1
#define CONFIG_NUM_COOP_PRIORITIES 16
#define CONFIG_NUM_PREEMPT_PRIORITIES 15
#define CONFIG_MAIN_THREAD_PRIORITY 0
#define CONFIG_COOP_ENABLED 1
#define CONFIG_PREEMPT_ENABLED 1
#define CONFIG_PRIORITY_CEILING -127
#define CONFIG_IDLE_STACK_SIZE 320
#define CONFIG_ISR_STACK_SIZE 2048
#define CONFIG_THREAD_STACK_INFO 1
#define CONFIG_ERRNO 1
#define CONFIG_SCHED_DUMB 1
#define CONFIG_WAITQ_DUMB 1
#define CONFIG_BOOT_BANNER 1
#define CONFIG_BOOT_DELAY 0
#define CONFIG_THREAD_MONITOR 1
#define CONFIG_THREAD_NAME 1
#define CONFIG_THREAD_MAX_NAME_LEN 32
#define CONFIG_SYSTEM_WORKQUEUE_PRIORITY -1
#define CONFIG_ATOMIC_OPERATIONS_BUILTIN 1
#define CONFIG_TIMESLICING 1
#define CONFIG_TIMESLICE_SIZE 0
#define CONFIG_TIMESLICE_PRIORITY 0
#define CONFIG_POLL 1
#define CONFIG_NUM_MBOX_ASYNC_MSGS 10
#define CONFIG_NUM_PIPE_ASYNC_MSGS 10
#define CONFIG_KERNEL_MEM_POOL 1
#define CONFIG_ARCH_HAS_CUSTOM_SWAP_TO_MAIN 1
#define CONFIG_SWAP_NONATOMIC 1
#define CONFIG_SYS_CLOCK_EXISTS 1
#define CONFIG_TIMEOUT_64BIT 1
#define CONFIG_XIP 1
#define CONFIG_KERNEL_INIT_PRIORITY_OBJECTS 30
#define CONFIG_KERNEL_INIT_PRIORITY_DEFAULT 40
#define CONFIG_KERNEL_INIT_PRIORITY_DEVICE 50
#define CONFIG_APPLICATION_INIT_PRIORITY 90
#define CONFIG_STACK_POINTER_RANDOM 0
#define CONFIG_MP_NUM_CPUS 1
#define CONFIG_TICKLESS_KERNEL 1
#define CONFIG_HAS_DTS 1
#define CONFIG_HAS_DTS_GPIO 1
#define CONFIG_CONSOLE 1
#define CONFIG_CONSOLE_INPUT_MAX_LINE_LEN 128
#define CONFIG_CONSOLE_HAS_DRIVER 1
#define CONFIG_CONSOLE_INIT_PRIORITY 60
#define CONFIG_UART_CONSOLE 1
#define CONFIG_UART_CONSOLE_INPUT_EXPIRED 1
#define CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT 15000
#define CONFIG_UART_CONSOLE_LOG_LEVEL_INF 1
#define CONFIG_UART_CONSOLE_LOG_LEVEL 3
#define CONFIG_HAS_SEGGER_RTT 1
#define CONFIG_USE_SEGGER_RTT 1
#define CONFIG_SEGGER_RTT_MAX_NUM_UP_BUFFERS 3
#define CONFIG_SEGGER_RTT_MAX_NUM_DOWN_BUFFERS 3
#define CONFIG_SEGGER_RTT_BUFFER_SIZE_UP 1024
#define CONFIG_SEGGER_RTT_BUFFER_SIZE_DOWN 16
#define CONFIG_SEGGER_RTT_PRINTF_BUFFER_SIZE 64
#define CONFIG_SEGGER_RTT_MODE_NO_BLOCK_SKIP 1
#define CONFIG_SEGGER_RTT_MODE 0
#define CONFIG_SEGGER_RTT_SECTION_NONE 1
#define CONFIG_SERIAL_HAS_DRIVER 1
#define CONFIG_SERIAL_SUPPORT_ASYNC 1
#define CONFIG_SERIAL_SUPPORT_INTERRUPT 1
#define CONFIG_UART_USE_RUNTIME_CONFIGURE 1
#define CONFIG_UART_NRFX 1
#define CONFIG_UART_0_NRF_UARTE 1
#define CONFIG_UART_0_ENHANCED_POLL_OUT 1
#define CONFIG_UART_0_NRF_TX_BUFFER_SIZE 32
#define CONFIG_UART_1_NRF_UARTE 1
#define CONFIG_UART_1_ENHANCED_POLL_OUT 1
#define CONFIG_UART_ENHANCED_POLL_OUT 1
#define CONFIG_NRF_UARTE_PERIPHERAL 1
#define CONFIG_SYSTEM_CLOCK_INIT_PRIORITY 0
#define CONFIG_TICKLESS_CAPABLE 1
#define CONFIG_NRF_RTC_TIMER_USER_CHAN_COUNT 0
#define CONFIG_SYSTEM_CLOCK_WAIT_FOR_STABILITY 1
#define CONFIG_RISCV_MACHINE_TIMER_SYSTEM_CLOCK_DIVIDER 0
#define CONFIG_ENTROPY_LOG_LEVEL_INF 1
#define CONFIG_ENTROPY_LOG_LEVEL 3
#define CONFIG_ENTROPY_INIT_PRIORITY 50
#define CONFIG_ENTROPY_NRF5_RNG 1
#define CONFIG_ENTROPY_NRF5_THR_POOL_SIZE 8
#define CONFIG_ENTROPY_NRF5_THR_THRESHOLD 4
#define CONFIG_ENTROPY_NRF5_ISR_POOL_SIZE 16
#define CONFIG_ENTROPY_NRF5_ISR_THRESHOLD 12
#define CONFIG_ENTROPY_HAS_DRIVER 1
#define CONFIG_GPIO_LOG_LEVEL_INF 1
#define CONFIG_GPIO_LOG_LEVEL 3
#define CONFIG_GPIO_NRFX 1
#define CONFIG_FXL6408_LOG_LEVEL_INF 1
#define CONFIG_FXL6408_LOG_LEVEL 3
#define CONFIG_PWM 1
#define CONFIG_PWM_LOG_LEVEL_INF 1
#define CONFIG_PWM_LOG_LEVEL 3
#define CONFIG_PWM_NRFX 1
#define CONFIG_CLOCK_CONTROL_LOG_LEVEL_INF 1
#define CONFIG_CLOCK_CONTROL_LOG_LEVEL 3
#define CONFIG_CLOCK_CONTROL_NRF_FORCE_ALT 1
#define CONFIG_CLOCK_CONTROL_NRF 1
#define CONFIG_CLOCK_CONTROL_NRF_K32SRC_XTAL 1
#define CONFIG_CLOCK_CONTROL_NRF_K32SRC_50PPM 1
#define CONFIG_CLOCK_CONTROL_NRF_ACCURACY 50
#define CONFIG_SUPPORT_MINIMAL_LIBC 1
#define CONFIG_NEWLIB_LIBC 1
#define CONFIG_HAS_NEWLIB_LIBC_NANO 1
#define CONFIG_NEWLIB_LIBC_NANO 1
#define CONFIG_NEWLIB_LIBC_MIN_REQUIRED_HEAP_SIZE 2048
#define CONFIG_STDOUT_CONSOLE 1
#define CONFIG_SYS_HEAP_ALLOC_LOOPS 3
#define CONFIG_SYS_HEAP_SMALL_ONLY 1
#define CONFIG_REBOOT 1
#define CONFIG_CBPRINTF_COMPLETE 1
#define CONFIG_CBPRINTF_FULL_INTEGRAL 1
#define CONFIG_CBPRINTF_FP_SUPPORT 1
#define CONFIG_CBPRINTF_N_SPECIFIER 1
#define CONFIG_POSIX_MAX_FDS 4
#define CONFIG_MAX_TIMER_COUNT 5
#define CONFIG_BT 1
#define CONFIG_BT_LOG_LEVEL_INF 1
#define CONFIG_BT_LOG_LEVEL 3
#define CONFIG_BT_HCI 1
#define CONFIG_BT_CONN_TX 1
#define CONFIG_BT_CTLR_LE_ENC_SUPPORT 1
#define CONFIG_BT_CTLR_EXT_REJ_IND_SUPPORT 1
#define CONFIG_BT_CTLR_DATA_LEN_UPDATE_SUPPORT 1
#define CONFIG_BT_CTLR_PRIVACY_SUPPORT 1
#define CONFIG_BT_CTLR_EXT_SCAN_FP_SUPPORT 1
#define CONFIG_BT_CTLR_PHY_UPDATE_SUPPORT 1
#define CONFIG_BT_CTLR_PHY_2M_SUPPORT 1
#define CONFIG_BT_CTLR_PHY_CODED_SUPPORT 1
#define CONFIG_BT_CTLR_ADV_EXT_SUPPORT 1
#define CONFIG_BT_CTLR_ADV_PERIODIC_SUPPORT 1
#define CONFIG_BT_CTLR_SYNC_PERIODIC_SUPPORT 1
#define CONFIG_BT_CTLR_CHAN_SEL_2_SUPPORT 1
#define CONFIG_BT_CTLR_CONN_RSSI_SUPPORT 1
#define CONFIG_BT_CTLR_CRYPTO 1
#define CONFIG_BT_CTLR_HCI_VS_BUILD_INFO ""
#define CONFIG_BT_CTLR_AD_DATA_BACKUP 1
#define CONFIG_BT_CTLR_DUP_FILTER_LEN 16
#define CONFIG_BT_CTLR_DUP_FILTER_ADV_SET_MAX 1
#define CONFIG_BT_CTLR_RX_BUFFERS 1
#define CONFIG_BT_CTLR_TX_PWR_0 1
#define CONFIG_BT_CTLR_LE_ENC 1
#define CONFIG_BT_CTLR_EXT_REJ_IND 1
#define CONFIG_BT_CTLR_LE_PING 1
#define CONFIG_BT_CTLR_DATA_LENGTH 1
#define CONFIG_BT_CTLR_DATA_LENGTH_MAX 27
#define CONFIG_BT_CTLR_PHY 1
#define CONFIG_BT_CTLR_CHECK_SAME_PEER_CONN 1
#define CONFIG_BT_CTLR_FILTER_ACCEPT_LIST 1
#define CONFIG_BT_CTLR_PRIVACY 1
#define CONFIG_BT_CTLR_FAL_SIZE 8
#define CONFIG_BT_CTLR_RL_SIZE 8
#define CONFIG_BT_CTLR_EXT_SCAN_FP 1
#define CONFIG_BT_CTLR_PHY_2M 1
#define CONFIG_BT_CTLR_CHAN_SEL_2 1
#define CONFIG_BT_CTLR_ADV_EXT 1
#define CONFIG_BT_CTLR_ADV_SET 1
#define CONFIG_BT_CTLR_ADV_DATA_LEN_MAX 31
#define CONFIG_BT_CTLR_ADV_EXT_RX_PDU_LEN_MAX 255
#define CONFIG_BT_CTLR_SCAN_DATA_LEN_MAX 31
#define CONFIG_BT_COMPANY_ID 0x05F1
#define CONFIG_PRINTK 1
#define CONFIG_EARLY_CONSOLE 1
#define CONFIG_ASSERT 1
#define CONFIG_ASSERT_LEVEL 2
#define CONFIG_SPIN_VALIDATE 1
#define CONFIG_ASSERT_VERBOSE 1
#define CONFIG_ASSERT_NO_COND_INFO 1
#define CONFIG_ASSERT_NO_MSG_INFO 1
#define CONFIG_DEBUG_THREAD_INFO 1
#define CONFIG_LOG 1
#define CONFIG_LOG_MODE_MINIMAL 1
#define CONFIG_LOG_DEFAULT_MINIMAL 1
#define CONFIG_LOG_OVERRIDE_LEVEL 0
#define CONFIG_LOG_MAX_LEVEL 4
#define CONFIG_LOG2_USE_VLA 1
#define CONFIG_NET_BUF 1
#define CONFIG_NET_BUF_USER_DATA_SIZE 0
#define CONFIG_NET_BUF_LOG_LEVEL_INF 1
#define CONFIG_NET_BUF_LOG_LEVEL 3
#define CONFIG_PM_LOG_LEVEL_INF 1
#define CONFIG_PM_LOG_LEVEL 3
#define CONFIG_PM_POLICY_RESIDENCY 1
#define CONFIG_ENTROPY_DEVICE_RANDOM_GENERATOR 1
#define CONFIG_CSPRING_ENABLED 1
#define CONFIG_HARDWARE_DEVICE_CS_GENERATOR 1
#define CONFIG_TEST_LOGGING_FLUSH_AFTER_TEST 1
#define CONFIG_TOOLCHAIN_GNUARMEMB 1
#define CONFIG_LINKER_ORPHAN_SECTION_WARN 1
#define CONFIG_HAS_FLASH_LOAD_OFFSET 1
#define CONFIG_FLASH_LOAD_OFFSET 0x0
#define CONFIG_FLASH_LOAD_SIZE 0x0
#define CONFIG_LD_LINKER_SCRIPT_SUPPORTED 1
#define CONFIG_LD_LINKER_TEMPLATE 1
#define CONFIG_KERNEL_ENTRY "__start"
#define CONFIG_LINKER_SORT_BY_ALIGNMENT 1
#define CONFIG_SRAM_OFFSET 0x0
#define CONFIG_LINKER_GENERIC_SECTIONS_PRESENT_AT_BOOT 1
#define CONFIG_DEBUG_OPTIMIZATIONS 1
#define CONFIG_COMPILER_COLOR_DIAGNOSTICS 1
#define CONFIG_COMPILER_OPT ""
#define CONFIG_RUNTIME_ERROR_CHECKS 1
#define CONFIG_KERNEL_BIN_NAME "zephyr"
#define CONFIG_OUTPUT_STAT 1
#define CONFIG_OUTPUT_DISASSEMBLY 1
#define CONFIG_OUTPUT_PRINT_MEMORY_USAGE 1
#define CONFIG_BUILD_OUTPUT_BIN 1
#define CONFIG_EXPERIMENTAL 1
#define CONFIG_COMPAT_INCLUDES 1
