<?xml version="1.0" encoding="UTF-8"?>
<RadiantProject version="4.2" radiant="2024.2.0.3.0" title="lab2_ar" device="iCE40UP5K-SG48I" performance_grade="High-Performance_1.2V" family_int="ice40tp" device_int="itpa08" package_int="SG48" operation_int="IND" speed_int="6" default_implementation="HDL">
    <Options/>
    <Implementation title="HDL" dir="HDL" description="HDL" synthesis="lse" default_strategy="Strategy1">
        <Options def_top="testbench_lab2_ar" top="lab2_ar"/>
        <Source name="source/HDL/lab2_ar.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog" top_module="lab2_ar"/>
        </Source>
        <Source name="source/HDL/seven_seg_ar.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="source/HDL/display_mux_ar.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="source/HDL/digit_sum_ar.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="source/HDL/testbench_lab2_ar.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="constraints.pdc" type="Physical Constraints File" type_short="PDC">
            <Options/>
        </Source>
        <Source name="source/HDL.xcf" type="Programming Project File" type_short="Programming">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="lab2_ar1.sty"/>
</RadiantProject>
