User : 17 5 command.c:544 command_print(): debug_level: 3
Debug: 18 5 options.c:190 add_default_dirs(): bindir=/usr/x86_64-w64-mingw32/sys-root/mingw/bin
Debug: 19 5 options.c:191 add_default_dirs(): pkgdatadir=/usr/x86_64-w64-mingw32/sys-root/mingw/share/openocd
Debug: 20 5 options.c:192 add_default_dirs(): exepath=C:/Program Files (x86)/ON Semiconductor/AXSDB/bin
Debug: 21 5 options.c:193 add_default_dirs(): bin2data=../share/openocd
Debug: 22 5 configuration.c:42 add_script_search_dir(): adding C:\Users\fg8dfg\AppData\Roaming/OpenOCD
Debug: 23 5 configuration.c:42 add_script_search_dir(): adding C:/Program Files (x86)/ON Semiconductor/AXSDB/bin/../share/openocd/site
Debug: 24 5 configuration.c:42 add_script_search_dir(): adding C:/Program Files (x86)/ON Semiconductor/AXSDB/bin/../share/openocd/scripts
Debug: 25 6 configuration.c:82 find_file(): found C:/Program Files (x86)/ON Semiconductor/AXSDB/bin/../share/openocd/scripts/./board/axm0f2_axdbg.cfg
Debug: 26 8 configuration.c:82 find_file(): found C:/Program Files (x86)/ON Semiconductor/AXSDB/bin/../share/openocd/scripts/interface/ftdi/axdbg.cfg
Debug: 27 9 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_interface ftdi
Debug: 28 9 command.c:143 script_debug(): command - interface ocd_interface ftdi
Debug: 30 9 command.c:364 register_command_handler(): registering 'ocd_ftdi'...
Debug: 31 9 command.c:364 register_command_handler(): registering 'ocd_ftdi_backend'...
Debug: 32 9 command.c:364 register_command_handler(): registering 'ocd_ftdi_device_desc'...
Debug: 33 9 command.c:364 register_command_handler(): registering 'ocd_ftdi_serial'...
Debug: 34 9 command.c:364 register_command_handler(): registering 'ocd_ftdi_location'...
Debug: 35 9 command.c:364 register_command_handler(): registering 'ocd_ftdi_channel'...
Debug: 36 9 command.c:364 register_command_handler(): registering 'ocd_ftdi_layout_init'...
Debug: 37 9 command.c:364 register_command_handler(): registering 'ocd_ftdi_layout_signal'...
Debug: 38 9 command.c:364 register_command_handler(): registering 'ocd_ftdi_set_signal'...
Debug: 39 9 command.c:364 register_command_handler(): registering 'ocd_ftdi_get_signal'...
Debug: 40 9 command.c:364 register_command_handler(): registering 'ocd_ftdi_vid_pid'...
Debug: 41 9 command.c:364 register_command_handler(): registering 'ocd_ftdi_tdo_sample_edge'...
Debug: 42 9 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_ftdi_vid_pid 0x0403 0x6010
Debug: 43 9 command.c:143 script_debug(): command - ftdi_vid_pid ocd_ftdi_vid_pid 0x0403 0x6010
Debug: 45 9 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_ftdi_device_desc Microfoot Debug V1.00
Debug: 46 9 command.c:143 script_debug(): command - ftdi_device_desc ocd_ftdi_device_desc Microfoot Debug V1.00
Debug: 48 9 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_ftdi_channel 0
Debug: 49 9 command.c:143 script_debug(): command - ftdi_channel ocd_ftdi_channel 0
Debug: 51 9 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_ftdi_layout_init 0x1a50 0xfdfb
Debug: 52 9 command.c:143 script_debug(): command - ftdi_layout_init ocd_ftdi_layout_init 0x1a50 0xfdfb
Debug: 54 9 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_ftdi_layout_signal SWDIO_OE -ndata 0x0008
Debug: 55 9 command.c:143 script_debug(): command - ftdi_layout_signal ocd_ftdi_layout_signal SWDIO_OE -ndata 0x0008
Debug: 57 9 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_ftdi_layout_signal nSRST -data 0x0010 -oe 0x0010
Debug: 58 9 command.c:143 script_debug(): command - ftdi_layout_signal ocd_ftdi_layout_signal nSRST -data 0x0010 -oe 0x0010
Debug: 60 9 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_ftdi_layout_signal SWD_EN -data 0x0020 -oe 0x0020
Debug: 61 9 command.c:143 script_debug(): command - ftdi_layout_signal ocd_ftdi_layout_signal SWD_EN -data 0x0020 -oe 0x0020
Debug: 63 9 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_ftdi_layout_signal PB3 -data 0x0200 -oe 0x0200 -input 0x0200
Debug: 64 9 command.c:143 script_debug(): command - ftdi_layout_signal ocd_ftdi_layout_signal PB3 -data 0x0200 -oe 0x0200 -input 0x0200
Debug: 66 9 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_ftdi_layout_signal LEDGREEN -data 0x0800 -oe 0x0800
Debug: 67 9 command.c:143 script_debug(): command - ftdi_layout_signal ocd_ftdi_layout_signal LEDGREEN -data 0x0800 -oe 0x0800
Debug: 69 9 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_ftdi_layout_signal LEDRED -data 0x1000 -oe 0x1000
Debug: 70 9 command.c:143 script_debug(): command - ftdi_layout_signal ocd_ftdi_layout_signal LEDRED -data 0x1000 -oe 0x1000
Debug: 72 9 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_transport select swd
Debug: 73 10 command.c:143 script_debug(): command - ocd_transport ocd_transport select swd
Debug: 74 10 command.c:323 command_new(): BUG: command 'swd' does not have the '.usage' field filled out
Debug: 75 10 command.c:364 register_command_handler(): registering 'ocd_swd'...
Info : 76 10 ftdi.c:1142 ftdi_swd_init(): FTDI SWD mode enabled
Debug: 77 10 configuration.c:82 find_file(): found C:/Program Files (x86)/ON Semiconductor/AXSDB/bin/../share/openocd/scripts/target/psoc4.cfg
Debug: 78 10 configuration.c:82 find_file(): found C:/Program Files (x86)/ON Semiconductor/AXSDB/bin/../share/openocd/scripts/target/swj-dp.tcl
Debug: 79 11 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_transport select
Debug: 80 11 command.c:143 script_debug(): command - ocd_transport ocd_transport select
Debug: 81 11 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_transport select
Debug: 82 11 command.c:143 script_debug(): command - ocd_transport ocd_transport select
Debug: 83 11 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_transport select
Debug: 84 11 command.c:143 script_debug(): command - ocd_transport ocd_transport select
Debug: 85 11 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_transport select
Debug: 86 11 command.c:143 script_debug(): command - ocd_transport ocd_transport select
Debug: 87 11 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_swd newdap psoc4 cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id 0x0bb11477
Debug: 88 11 command.c:143 script_debug(): command - ocd_swd ocd_swd newdap psoc4 cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id 0x0bb11477
Debug: 89 11 tcl.c:549 jim_newtap_cmd(): Creating New Tap, Chip: psoc4, Tap: cpu, Dotted: psoc4.cpu, 8 params
Debug: 90 11 core.c:1304 jtag_tap_init(): Created Tap: psoc4.cpu @ abs position 0, irlen 0, capture: 0x0 mask: 0x0
Debug: 91 11 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_target create psoc4.cpu cortex_m -chain-position psoc4.cpu
Debug: 92 11 command.c:143 script_debug(): command - ocd_target ocd_target create psoc4.cpu cortex_m -chain-position psoc4.cpu
Debug: 93 11 target.c:1937 target_free_all_working_areas_restore(): freeing all working areas
Debug: 94 11 command.c:364 register_command_handler(): registering 'ocd_arm'...
Debug: 95 11 command.c:364 register_command_handler(): registering 'ocd_arm'...
Debug: 96 11 command.c:364 register_command_handler(): registering 'ocd_arm'...
Debug: 97 11 command.c:364 register_command_handler(): registering 'ocd_arm'...
Debug: 98 11 command.c:364 register_command_handler(): registering 'ocd_arm'...
Debug: 99 11 command.c:364 register_command_handler(): registering 'ocd_arm'...
Debug: 100 11 command.c:364 register_command_handler(): registering 'ocd_arm'...
Debug: 101 11 command.c:364 register_command_handler(): registering 'ocd_arm'...
Debug: 102 11 command.c:364 register_command_handler(): registering 'ocd_dap'...
Debug: 103 11 command.c:364 register_command_handler(): registering 'ocd_dap'...
Debug: 104 11 command.c:364 register_command_handler(): registering 'ocd_dap'...
Debug: 105 11 command.c:364 register_command_handler(): registering 'ocd_dap'...
Debug: 106 11 command.c:364 register_command_handler(): registering 'ocd_dap'...
Debug: 107 11 command.c:364 register_command_handler(): registering 'ocd_dap'...
Debug: 108 11 command.c:364 register_command_handler(): registering 'ocd_dap'...
Debug: 109 11 command.c:364 register_command_handler(): registering 'ocd_dap'...
Debug: 110 11 command.c:364 register_command_handler(): registering 'ocd_tpiu'...
Debug: 111 11 command.c:364 register_command_handler(): registering 'ocd_itm'...
Debug: 112 11 command.c:364 register_command_handler(): registering 'ocd_itm'...
Debug: 113 11 command.c:364 register_command_handler(): registering 'ocd_cortex_m'...
Debug: 114 11 command.c:364 register_command_handler(): registering 'ocd_cortex_m'...
Debug: 115 11 command.c:364 register_command_handler(): registering 'ocd_cortex_m'...
Debug: 116 11 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 117 11 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 118 11 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 119 11 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 120 11 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 121 11 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 122 11 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 123 11 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 124 11 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 125 11 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 126 12 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 127 12 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 128 12 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 129 12 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 130 12 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 131 12 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 132 12 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 133 12 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 134 12 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 135 12 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 136 12 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 137 12 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 138 12 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 139 12 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 140 12 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 141 12 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 142 12 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 143 12 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 144 12 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 145 12 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 146 12 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 147 12 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 148 12 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 149 12 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 150 12 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 151 12 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 152 12 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 153 12 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 154 12 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 155 12 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 156 12 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 157 12 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 158 12 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 159 12 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 160 12 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 161 12 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 162 12 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 163 12 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 164 12 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_psoc4.cpu configure -work-area-phys 0x20000000 -work-area-size 0x1000 -work-area-backup 0
Debug: 165 12 command.c:143 script_debug(): command - ocd_psoc4.cpu ocd_psoc4.cpu configure -work-area-phys 0x20000000 -work-area-size 0x1000 -work-area-backup 0
Debug: 166 12 target.c:1937 target_free_all_working_areas_restore(): freeing all working areas
Debug: 167 12 target.c:1937 target_free_all_working_areas_restore(): freeing all working areas
Debug: 168 12 target.c:1937 target_free_all_working_areas_restore(): freeing all working areas
Debug: 169 12 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_flash bank psoc4.flash psoc4 0 0 0 0 psoc4.cpu
Debug: 170 12 command.c:143 script_debug(): command - ocd_flash ocd_flash bank psoc4.flash psoc4 0 0 0 0 psoc4.cpu
Debug: 172 12 command.c:364 register_command_handler(): registering 'ocd_psoc4'...
Debug: 173 12 command.c:364 register_command_handler(): registering 'ocd_psoc4'...
Debug: 174 12 tcl.c:1100 handle_flash_bank_command(): 'psoc4' driver usage field missing
Debug: 175 12 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_adapter_khz 1500
Debug: 176 12 command.c:143 script_debug(): command - adapter_khz ocd_adapter_khz 1500
Debug: 178 12 core.c:1631 jtag_config_khz(): handle jtag khz
Debug: 179 12 core.c:1598 adapter_khz_to_speed(): convert khz to interface specific speed value
Debug: 180 12 core.c:1598 adapter_khz_to_speed(): convert khz to interface specific speed value
User : 181 12 command.c:544 command_print(): adapter speed: 1500 kHz
Debug: 182 12 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_transport select
Debug: 183 12 command.c:143 script_debug(): command - ocd_transport ocd_transport select
Debug: 184 12 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_cortex_m reset_config sysresetreq
Debug: 185 12 command.c:143 script_debug(): command - ocd_cortex_m ocd_cortex_m reset_config sysresetreq
User : 187 12 command.c:544 command_print(): cortex_m reset_config sysresetreq
Debug: 188 12 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_reset_config srst_only
Debug: 189 12 command.c:143 script_debug(): command - reset_config ocd_reset_config srst_only
User : 191 12 command.c:544 command_print(): srst_only separate srst_gates_jtag srst_open_drain connect_deassert_srst
Debug: 192 12 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_gdb_memory_map disable
Debug: 193 12 command.c:143 script_debug(): command - gdb_memory_map ocd_gdb_memory_map disable
Debug: 195 12 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_init
Debug: 196 12 command.c:143 script_debug(): command - init ocd_init
Debug: 198 12 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_target init
Debug: 199 12 command.c:143 script_debug(): command - ocd_target ocd_target init
Debug: 201 12 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_target names
Debug: 202 12 command.c:143 script_debug(): command - ocd_target ocd_target names
Debug: 203 13 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_psoc4.cpu cget -event gdb-flash-erase-start
Debug: 204 13 command.c:143 script_debug(): command - ocd_psoc4.cpu ocd_psoc4.cpu cget -event gdb-flash-erase-start
Debug: 205 13 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_psoc4.cpu configure -event gdb-flash-erase-start reset init
Debug: 206 13 command.c:143 script_debug(): command - ocd_psoc4.cpu ocd_psoc4.cpu configure -event gdb-flash-erase-start reset init
Debug: 207 13 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_psoc4.cpu cget -event gdb-flash-write-end
Debug: 208 13 command.c:143 script_debug(): command - ocd_psoc4.cpu ocd_psoc4.cpu cget -event gdb-flash-write-end
Debug: 209 13 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_psoc4.cpu configure -event gdb-flash-write-end reset halt
Debug: 210 13 command.c:143 script_debug(): command - ocd_psoc4.cpu ocd_psoc4.cpu configure -event gdb-flash-write-end reset halt
Debug: 211 13 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_psoc4.cpu cget -event gdb-attach
Debug: 212 13 command.c:143 script_debug(): command - ocd_psoc4.cpu ocd_psoc4.cpu cget -event gdb-attach
Debug: 213 13 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_psoc4.cpu configure -event gdb-attach halt
Debug: 214 13 command.c:143 script_debug(): command - ocd_psoc4.cpu ocd_psoc4.cpu configure -event gdb-attach halt
Debug: 215 13 target.c:1361 handle_target_init_command(): Initializing targets...
Debug: 216 13 command.c:364 register_command_handler(): registering 'ocd_target_request'...
Debug: 217 13 command.c:364 register_command_handler(): registering 'ocd_trace'...
Debug: 218 13 command.c:364 register_command_handler(): registering 'ocd_trace'...
Debug: 219 13 command.c:364 register_command_handler(): registering 'ocd_fast_load_image'...
Debug: 220 13 command.c:364 register_command_handler(): registering 'ocd_fast_load'...
Debug: 221 13 command.c:364 register_command_handler(): registering 'ocd_profile'...
Debug: 222 13 command.c:364 register_command_handler(): registering 'ocd_virt2phys'...
Debug: 223 13 command.c:364 register_command_handler(): registering 'ocd_reg'...
Debug: 224 13 command.c:364 register_command_handler(): registering 'ocd_poll'...
Debug: 225 13 command.c:364 register_command_handler(): registering 'ocd_wait_halt'...
Debug: 226 13 command.c:364 register_command_handler(): registering 'ocd_halt'...
Debug: 227 13 command.c:364 register_command_handler(): registering 'ocd_resume'...
Debug: 228 13 command.c:364 register_command_handler(): registering 'ocd_reset'...
Debug: 229 13 command.c:364 register_command_handler(): registering 'ocd_soft_reset_halt'...
Debug: 230 13 command.c:364 register_command_handler(): registering 'ocd_step'...
Debug: 231 13 command.c:364 register_command_handler(): registering 'ocd_mdd'...
Debug: 232 13 command.c:364 register_command_handler(): registering 'ocd_mdw'...
Debug: 233 13 command.c:364 register_command_handler(): registering 'ocd_mdh'...
Debug: 234 13 command.c:364 register_command_handler(): registering 'ocd_mdb'...
Debug: 235 13 command.c:364 register_command_handler(): registering 'ocd_mwd'...
Debug: 236 13 command.c:364 register_command_handler(): registering 'ocd_mww'...
Debug: 237 13 command.c:364 register_command_handler(): registering 'ocd_mwh'...
Debug: 238 13 command.c:364 register_command_handler(): registering 'ocd_mwb'...
Debug: 239 13 command.c:364 register_command_handler(): registering 'ocd_bp'...
Debug: 240 13 command.c:364 register_command_handler(): registering 'ocd_rbp'...
Debug: 241 13 command.c:364 register_command_handler(): registering 'ocd_wp'...
Debug: 242 13 command.c:364 register_command_handler(): registering 'ocd_rwp'...
Debug: 243 13 command.c:364 register_command_handler(): registering 'ocd_load_image'...
Debug: 244 13 command.c:364 register_command_handler(): registering 'ocd_dump_image'...
Debug: 245 13 command.c:364 register_command_handler(): registering 'ocd_verify_image_checksum'...
Debug: 246 13 command.c:364 register_command_handler(): registering 'ocd_verify_image'...
Debug: 247 13 command.c:364 register_command_handler(): registering 'ocd_test_image'...
Debug: 248 13 command.c:364 register_command_handler(): registering 'ocd_reset_nag'...
Debug: 249 13 command.c:364 register_command_handler(): registering 'ocd_ps'...
Debug: 250 13 command.c:364 register_command_handler(): registering 'ocd_test_mem_access'...
Debug: 251 13 ftdi.c:665 ftdi_initialize(): ftdi interface using shortest path jtag state transitions
Warn : 252 50 mpsse_libusb1.c:193 open_matching_device(): libusb_open() failed with LIBUSB_ERROR_NOT_FOUND
Warn : 253 50 mpsse_libusb1.c:219 open_matching_device(): no ftdi (libusb1) device found
Warn : 254 50 mpsse_libusb1.c:364 mpsse_libusb1_open(): unable to open ftdi (libusb1) device with vid 0403, pid 6010, description 'Microfoot Debug V1.00', serial '*' at bus location '*'
Debug: 255 461 mpsse_d2xx.c:486 mpsse_d2xx_purge(): -
Debug: 256 461 mpsse.c:299 mpsse_loopback_config(): off
Debug: 257 461 mpsse.c:344 mpsse_set_frequency(): target 1500000 Hz
Debug: 258 461 mpsse.c:336 mpsse_rtck_config(): off
Debug: 259 461 mpsse.c:325 mpsse_divide_by_5_config(): off
Debug: 260 461 mpsse.c:305 mpsse_set_divisor(): 19
Debug: 261 461 mpsse.c:368 mpsse_set_frequency(): actually 1500000 Hz
Debug: 262 462 core.c:1598 adapter_khz_to_speed(): convert khz to interface specific speed value
Debug: 263 462 core.c:1601 adapter_khz_to_speed(): have interface set up
Debug: 264 462 mpsse.c:344 mpsse_set_frequency(): target 1500000 Hz
Debug: 265 462 mpsse.c:336 mpsse_rtck_config(): off
Debug: 266 462 mpsse.c:325 mpsse_divide_by_5_config(): off
Debug: 267 462 mpsse.c:305 mpsse_set_divisor(): 19
Debug: 268 462 mpsse.c:368 mpsse_set_frequency(): actually 1500000 Hz
Debug: 269 462 core.c:1598 adapter_khz_to_speed(): convert khz to interface specific speed value
Debug: 270 462 core.c:1601 adapter_khz_to_speed(): have interface set up
Info : 271 462 core.c:1386 adapter_init(): clock speed 1500 kHz
Debug: 272 462 openocd.c:140 handle_init_command(): Debug Adapter init complete
Debug: 273 462 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_transport init
Debug: 274 462 command.c:143 script_debug(): command - ocd_transport ocd_transport init
Debug: 276 462 transport.c:239 handle_transport_init(): handle_transport_init
Debug: 277 462 ftdi.c:1339 ftdi_swd_switch_seq(): JTAG-to-SWD
Info : 278 462 adi_v5_swd.c:137 swd_connect(): SWD DPIDR 0x0bc11477
Debug: 279 462 openocd.c:153 handle_init_command(): Examining targets...
Debug: 280 462 target.c:1547 target_call_event_callbacks(): target event 17 (examine-start)
Debug: 281 462 arm_adi_v5.c:670 dap_dp_init():  
Debug: 282 462 arm_adi_v5.c:703 dap_dp_init(): DAP: wait CDBGPWRUPACK
Debug: 283 462 arm_adi_v5.h:432 dap_dp_poll_register(): DAP: poll 4, mask 0x20000000, value 0x20000000
Debug: 284 473 arm_adi_v5.c:710 dap_dp_init(): DAP: wait CSYSPWRUPACK
Debug: 285 473 arm_adi_v5.h:432 dap_dp_poll_register(): DAP: poll 4, mask 0x80000000, value 0x80000000
Debug: 286 474 arm_adi_v5.c:853 dap_find_ap(): Found AHB-AP at AP index: 0 (IDR=0x04770031)
Debug: 287 474 arm_adi_v5.c:780 mem_ap_init(): MEM_AP Packed Transfers: disabled
Debug: 288 474 arm_adi_v5.c:791 mem_ap_init(): MEM_AP CFG: large data 0, long address 0, big-endian 0
Debug: 289 474 target.c:2278 target_read_u32(): address: 0xe000ed00, value: 0x410cc601
Debug: 290 474 cortex_m.c:2032 cortex_m_examine(): Cortex-M0 r0p1 processor detected
Debug: 291 474 cortex_m.c:2040 cortex_m_examine(): cpuid: 0x410cc601
Debug: 292 474 target.c:2366 target_write_u32(): address: 0xe000edfc, value: 0x01000000
Debug: 293 475 target.c:2278 target_read_u32(): address: 0xe0002000, value: 0x00000040
Debug: 294 475 target.c:2366 target_write_u32(): address: 0xe0002008, value: 0x00000000
Debug: 295 475 target.c:2366 target_write_u32(): address: 0xe000200c, value: 0x00000000
Debug: 296 475 target.c:2366 target_write_u32(): address: 0xe0002010, value: 0x00000000
Debug: 297 475 target.c:2366 target_write_u32(): address: 0xe0002014, value: 0x00000000
Debug: 298 476 cortex_m.c:2131 cortex_m_examine(): FPB fpcr 0x40, numcode 4, numlit 0
Debug: 299 476 target.c:2278 target_read_u32(): address: 0xe0001000, value: 0x20000000
Debug: 300 476 target.c:2366 target_write_u32(): address: 0xe0001028, value: 0x00000000
Debug: 301 476 target.c:2366 target_write_u32(): address: 0xe0001038, value: 0x00000000
Debug: 302 476 cortex_m.c:1942 cortex_m_dwt_setup(): DWT dwtcr 0x20000000, comp 2, watch/trigger
Info : 303 476 cortex_m.c:2141 cortex_m_examine(): psoc4.cpu: hardware has 4 breakpoints, 2 watchpoints
Debug: 304 476 target.c:1547 target_call_event_callbacks(): target event 18 (examine-end)
Debug: 305 476 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_flash init
Debug: 306 476 command.c:143 script_debug(): command - ocd_flash ocd_flash init
Debug: 308 476 tcl.c:1166 handle_flash_init_command(): Initializing flash devices...
Debug: 309 476 command.c:364 register_command_handler(): registering 'ocd_flash'...
Debug: 310 476 command.c:364 register_command_handler(): registering 'ocd_flash'...
Debug: 311 477 command.c:364 register_command_handler(): registering 'ocd_flash'...
Debug: 312 477 command.c:364 register_command_handler(): registering 'ocd_flash'...
Debug: 313 477 command.c:364 register_command_handler(): registering 'ocd_flash'...
Debug: 314 477 command.c:364 register_command_handler(): registering 'ocd_flash'...
Debug: 315 477 command.c:364 register_command_handler(): registering 'ocd_flash'...
Debug: 316 477 command.c:364 register_command_handler(): registering 'ocd_flash'...
Debug: 317 477 command.c:364 register_command_handler(): registering 'ocd_flash'...
Debug: 318 477 command.c:364 register_command_handler(): registering 'ocd_flash'...
Debug: 319 477 command.c:364 register_command_handler(): registering 'ocd_flash'...
Debug: 320 477 command.c:364 register_command_handler(): registering 'ocd_flash'...
Debug: 321 477 command.c:364 register_command_handler(): registering 'ocd_flash'...
Debug: 322 477 command.c:364 register_command_handler(): registering 'ocd_flash'...
Debug: 323 477 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_mflash init
Debug: 324 477 command.c:143 script_debug(): command - ocd_mflash ocd_mflash init
Debug: 325 477 cortex_m.c:524 cortex_m_poll(): Exit from reset with dcb_dhcsr 0x40000
Debug: 326 477 cortex_m.c:228 cortex_m_endreset_event(): DCB_DEMCR = 0x01000000
Debug: 327 478 target.c:2366 target_write_u32(): address: 0xe0002000, value: 0x00000003
Debug: 328 478 target.c:2278 target_read_u32(): address: 0xe0002000, value: 0x00000041
Debug: 329 478 target.c:2366 target_write_u32(): address: 0xe0002008, value: 0x00000000
Debug: 330 478 target.c:2366 target_write_u32(): address: 0xe000200c, value: 0x00000000
Debug: 331 478 target.c:2366 target_write_u32(): address: 0xe0002010, value: 0x00000000
Debug: 332 479 target.c:2366 target_write_u32(): address: 0xe0002014, value: 0x00000000
Debug: 333 479 target.c:2366 target_write_u32(): address: 0xe0001020, value: 0x00000000
Debug: 334 479 target.c:2366 target_write_u32(): address: 0xe0001024, value: 0x00000000
Debug: 335 479 target.c:2366 target_write_u32(): address: 0xe0001028, value: 0x00000000
Debug: 336 479 target.c:2366 target_write_u32(): address: 0xe0001030, value: 0x00000000
Debug: 337 479 target.c:2366 target_write_u32(): address: 0xe0001034, value: 0x00000000
Debug: 338 479 target.c:2366 target_write_u32(): address: 0xe0001038, value: 0x00000000
Debug: 340 480 mflash.c:1377 handle_mflash_init_command(): Initializing mflash devices...
Debug: 341 480 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_nand init
Debug: 342 480 command.c:143 script_debug(): command - ocd_nand ocd_nand init
Debug: 344 480 tcl.c:497 handle_nand_init_command(): Initializing NAND devices...
Debug: 345 480 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_pld init
Debug: 346 480 command.c:143 script_debug(): command - ocd_pld ocd_pld init
Debug: 348 480 pld.c:205 handle_pld_init_command(): Initializing PLDs...
Debug: 349 480 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_ftdi_set_signal LEDGREEN 0
Debug: 350 480 command.c:143 script_debug(): command - ftdi_set_signal ocd_ftdi_set_signal LEDGREEN 0
Debug: 352 480 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_ftdi_set_signal LEDRED 0
Debug: 353 480 command.c:143 script_debug(): command - ftdi_set_signal ocd_ftdi_set_signal LEDRED 0
Debug: 355 481 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_ftdi_set_signal SWD_EN 1
Debug: 356 481 command.c:143 script_debug(): command - ftdi_set_signal ocd_ftdi_set_signal SWD_EN 1
Info : 358 482 server.c:307 add_service(): Listening on port 6666 for tcl connections
Info : 359 482 server.c:307 add_service(): Listening on port 4444 for telnet connections
Debug: 360 482 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_init
Debug: 361 482 command.c:143 script_debug(): command - init ocd_init
Info : 363 483 server.c:117 add_connection(): accepting 'gdb' connection from pipe
Debug: 364 483 breakpoints.c:357 breakpoint_clear_target_internal(): Delete all breakpoints for target: psoc4.cpu
Debug: 365 483 breakpoints.c:497 watchpoint_clear_target(): Delete all watchpoints for target: psoc4.cpu
Debug: 366 483 target.c:1547 target_call_event_callbacks(): target event 19 (gdb-attach)
Debug: 367 483 target.c:4455 target_handle_event(): target(0): psoc4.cpu (cortex_m) event: 19 (gdb-attach) action: halt
Debug: 368 483 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_halt
Debug: 369 483 command.c:143 script_debug(): command - halt ocd_halt
Debug: 371 483 target.c:2942 handle_halt_command(): -
Debug: 372 483 cortex_m.c:578 cortex_m_halt(): target->state: running
Debug: 373 483 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 374 484 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x1
Debug: 375 484 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x4
Debug: 376 484 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0xe000ed00
Debug: 377 485 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x20
Debug: 378 485 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x40030000
Debug: 379 485 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x0
Debug: 380 485 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0x1
Debug: 381 485 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0x3
Debug: 382 486 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x20000df4
Debug: 383 486 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 384 486 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 385 486 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 386 486 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 387 486 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 388 486 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20001fd8
Debug: 389 486 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x4fb5
Debug: 390 486 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x6308
Debug: 391 487 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0x21000000
Debug: 392 487 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20001fd8
Debug: 393 487 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 394 487 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 395 487 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 396 488 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 397 488 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 398 488 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x6308, target->state: halted
Debug: 399 488 target.c:1547 target_call_event_callbacks(): target event 0 (gdb-halt)
Debug: 400 488 target.c:1547 target_call_event_callbacks(): target event 1 (halted)
User : 401 488 armv7m.c:556 armv7m_arch_state(): target halted due to debug-request, current mode: Thread 
xPSR: 0x21000000 pc: 0x00006308 msp: 0x20001fd8
Debug: 402 488 gdb_server.c:1008 gdb_new_connection(): New GDB Connection: 1, Target psoc4.cpu, state: halted
Debug: 403 488 gdb_server.c:2990 gdb_input_inner(): received packet: 'qSupported:multiprocess+;swbreak+;hwbreak+;qRelocInsn+;fork-events+;vfork-events+'
Debug: 404 492 gdb_server.c:2990 gdb_input_inner(): received packet: 'QStartNoAckMode'
Debug: 405 501 gdb_server.c:636 gdb_get_packet_inner(): Received first acknowledgment after entering noack mode. Ignoring it.
Debug: 406 501 gdb_server.c:2990 gdb_input_inner(): received packet: '!'
Debug: 407 511 gdb_server.c:2990 gdb_input_inner(): received packet: 'Hg0'
Debug: 408 521 gdb_server.c:2990 gdb_input_inner(): received packet: 'qXfer:features:read:target.xml:0,fff'
Debug: 409 539 gdb_server.c:2990 gdb_input_inner(): received packet: 'qTStatus'
Debug: 410 551 gdb_server.c:2990 gdb_input_inner(): received packet: '?'
Debug: 411 562 gdb_server.c:2990 gdb_input_inner(): received packet: 'qXfer:threads:read::0,fff'
Debug: 412 572 gdb_server.c:2990 gdb_input_inner(): received packet: 'Hc-1'
Debug: 413 581 gdb_server.c:2990 gdb_input_inner(): received packet: 'qC'
Debug: 414 592 gdb_server.c:2990 gdb_input_inner(): received packet: 'qAttached'
Debug: 415 602 gdb_server.c:2990 gdb_input_inner(): received packet: 'qOffsets'
Debug: 416 613 gdb_server.c:2990 gdb_input_inner(): received packet: 'g'
Debug: 417 624 gdb_server.c:2990 gdb_input_inner(): received packet: 'm6308,4'
Debug: 418 624 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000006308, len: 0x00000004
Debug: 419 624 target.c:2129 target_read_buffer(): reading buffer of 4 byte at 0x00006308
Debug: 420 635 gdb_server.c:2990 gdb_input_inner(): received packet: 'qXfer:threads:read::0,fff'
Debug: 421 647 gdb_server.c:2990 gdb_input_inner(): received packet: 'qSymbol::'
Debug: 422 667 gdb_server.c:2990 gdb_input_inner(): received packet: 'qRcmd,72657365742068616c74'
Debug: 423 667 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_reset halt
Debug: 424 667 command.c:143 script_debug(): command - reset ocd_reset halt
Debug: 426 667 target.c:1565 target_call_reset_callbacks(): target reset 2 (halt)
Debug: 427 667 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_target names
Debug: 428 667 command.c:143 script_debug(): command - ocd_target ocd_target names
Debug: 429 667 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_psoc4.cpu invoke-event reset-assert-pre
Debug: 430 667 command.c:143 script_debug(): command - ocd_psoc4.cpu ocd_psoc4.cpu invoke-event reset-assert-pre
Debug: 431 667 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_ftdi acquire_psoc
Debug: 432 667 command.c:143 script_debug(): command - ocd_ftdi ocd_ftdi acquire_psoc
Debug: 434 667 ftdi.c:1384 ftdi_generic_acquire_cycle(): Increased SWD command queue to 133 elements
Debug: 435 677 ftdi.c:1496 ftdi_generic_acquire(): PSoC acquire needs 22 interface checks
Debug: 436 680 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_psoc4.cpu arp_examine
Debug: 437 680 command.c:143 script_debug(): command - ocd_psoc4.cpu ocd_psoc4.cpu arp_examine
Debug: 438 680 arm_adi_v5.c:670 dap_dp_init():  
Debug: 439 680 arm_adi_v5.c:703 dap_dp_init(): DAP: wait CDBGPWRUPACK
Debug: 440 680 arm_adi_v5.h:432 dap_dp_poll_register(): DAP: poll 4, mask 0x20000000, value 0x20000000
Debug: 441 680 arm_adi_v5.c:710 dap_dp_init(): DAP: wait CSYSPWRUPACK
Debug: 442 680 arm_adi_v5.h:432 dap_dp_poll_register(): DAP: poll 4, mask 0x80000000, value 0x80000000
Debug: 443 681 arm_adi_v5.c:853 dap_find_ap(): Found AHB-AP at AP index: 0 (IDR=0x04770031)
Debug: 444 681 arm_adi_v5.c:780 mem_ap_init(): MEM_AP Packed Transfers: disabled
Debug: 445 681 arm_adi_v5.c:791 mem_ap_init(): MEM_AP CFG: large data 0, long address 0, big-endian 0
Debug: 446 681 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_psoc4.cpu invoke-event reset-assert-post
Debug: 447 681 command.c:143 script_debug(): command - ocd_psoc4.cpu ocd_psoc4.cpu invoke-event reset-assert-post
Debug: 448 681 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_psoc4.cpu invoke-event reset-deassert-pre
Debug: 449 681 command.c:143 script_debug(): command - ocd_psoc4.cpu ocd_psoc4.cpu invoke-event reset-deassert-pre
Debug: 450 681 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_transport select
Debug: 451 681 command.c:143 script_debug(): command - ocd_transport ocd_transport select
Debug: 452 681 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_psoc4.cpu arp_reset deassert 0
Debug: 453 681 command.c:143 script_debug(): command - ocd_psoc4.cpu ocd_psoc4.cpu arp_reset deassert 0
Debug: 454 681 target.c:1937 target_free_all_working_areas_restore(): freeing all working areas
Debug: 455 681 cortex_m.c:1102 cortex_m_deassert_reset(): target->state: halted
Debug: 456 681 core.c:647 swd_add_reset(): SRST line released
Debug: 457 681 arm_adi_v5.c:670 dap_dp_init():  
Debug: 458 681 arm_adi_v5.c:703 dap_dp_init(): DAP: wait CDBGPWRUPACK
Debug: 459 681 arm_adi_v5.h:432 dap_dp_poll_register(): DAP: poll 4, mask 0x20000000, value 0x20000000
Debug: 460 682 arm_adi_v5.c:710 dap_dp_init(): DAP: wait CSYSPWRUPACK
Debug: 461 682 arm_adi_v5.h:432 dap_dp_poll_register(): DAP: poll 4, mask 0x80000000, value 0x80000000
Debug: 462 682 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_psoc4.cpu invoke-event reset-deassert-post
Debug: 463 682 command.c:143 script_debug(): command - ocd_psoc4.cpu ocd_psoc4.cpu invoke-event reset-deassert-post
Debug: 464 682 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_psoc4.cpu arp_waitstate running 200
Debug: 465 682 command.c:143 script_debug(): command - ocd_psoc4.cpu ocd_psoc4.cpu arp_waitstate running 200
Debug: 466 682 target.c:2924 target_wait_state(): waiting for target running...
Debug: 467 682 cortex_m.c:524 cortex_m_poll(): Exit from reset with dcb_dhcsr 0x40000
Debug: 468 683 cortex_m.c:228 cortex_m_endreset_event(): DCB_DEMCR = 0x00000000
Debug: 469 683 target.c:2366 target_write_u32(): address: 0xe0002000, value: 0x00000003
Debug: 470 683 target.c:2278 target_read_u32(): address: 0xe0002000, value: 0x00000041
Debug: 471 683 target.c:2366 target_write_u32(): address: 0xe0002008, value: 0x00000000
Debug: 472 684 target.c:2366 target_write_u32(): address: 0xe000200c, value: 0x00000000
Debug: 473 684 target.c:2366 target_write_u32(): address: 0xe0002010, value: 0x00000000
Debug: 474 684 target.c:2366 target_write_u32(): address: 0xe0002014, value: 0x00000000
Debug: 475 684 target.c:2366 target_write_u32(): address: 0xe0001020, value: 0x00000000
Debug: 476 684 target.c:2366 target_write_u32(): address: 0xe0001024, value: 0x00000000
Debug: 477 684 target.c:2366 target_write_u32(): address: 0xe0001028, value: 0x00000000
Debug: 478 684 target.c:2366 target_write_u32(): address: 0xe0001030, value: 0x00000000
Debug: 479 685 target.c:2366 target_write_u32(): address: 0xe0001034, value: 0x00000000
Debug: 480 685 target.c:2366 target_write_u32(): address: 0xe0001038, value: 0x00000000
Debug: 481 685 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_psoc4.cpu arp_halt
Debug: 482 685 command.c:143 script_debug(): command - ocd_psoc4.cpu ocd_psoc4.cpu arp_halt
Debug: 483 685 cortex_m.c:578 cortex_m_halt(): target->state: running
Debug: 484 685 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_psoc4.cpu arp_waitstate halted 1000
Debug: 485 685 command.c:143 script_debug(): command - ocd_psoc4.cpu ocd_psoc4.cpu arp_waitstate halted 1000
Debug: 486 686 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 487 686 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x1
Debug: 488 686 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 489 687 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 490 687 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 491 687 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 492 687 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 493 687 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 494 687 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 495 688 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 496 688 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 497 688 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 498 688 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 499 688 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 500 688 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 501 689 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20001fe8
Debug: 502 689 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 503 689 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x10000040
Debug: 504 689 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 505 690 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20001fe8
Debug: 506 690 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 507 690 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x0
Debug: 508 690 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 509 690 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 510 690 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 511 690 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x10000040, target->state: halted
Debug: 512 690 target.c:1547 target_call_event_callbacks(): target event 0 (gdb-halt)
Debug: 513 690 target.c:1547 target_call_event_callbacks(): target event 1 (halted)
User : 514 690 armv7m.c:556 armv7m_arch_state(): target halted due to debug-request, current mode: Thread 
xPSR: 0xa1000000 pc: 0x10000040 msp: 0x20001fe8
Debug: 515 690 target.c:1547 target_call_event_callbacks(): target event 6 (gdb-end)
Debug: 516 691 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_psoc4.cpu curstate
Debug: 517 691 command.c:143 script_debug(): command - ocd_psoc4.cpu ocd_psoc4.cpu curstate
Debug: 518 691 command.c:143 script_debug(): command - reg ocd_reg pc
Debug: 520 691 target.c:2743 handle_reg_command(): -
User : 521 691 command.c:544 command_print(): pc (/32): 0x10000040
Debug: 522 697 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_reg pc 17444
Debug: 523 697 command.c:143 script_debug(): command - reg ocd_reg pc 17444
Debug: 525 697 target.c:2743 handle_reg_command(): -
User : 526 697 command.c:544 command_print(): pc (/32): 0x00004424
Debug: 527 697 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_reg msp 536879104
Debug: 528 697 command.c:143 script_debug(): command - reg ocd_reg msp 536879104
Debug: 530 697 target.c:2743 handle_reg_command(): -
User : 531 697 command.c:544 command_print(): msp (/32): 0x20002000
Debug: 532 697 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_psoc4.cpu invoke-event reset-end
Debug: 533 697 command.c:143 script_debug(): command - ocd_psoc4.cpu ocd_psoc4.cpu invoke-event reset-end
Debug: 534 721 gdb_server.c:2990 gdb_input_inner(): received packet: 'qRcmd,666c6173682065726173655f61646472657373203078302030783130303030'
Debug: 535 721 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_flash erase_address 0x0 0x10000
Debug: 536 721 command.c:143 script_debug(): command - ocd_flash ocd_flash erase_address 0x0 0x10000
Info : 538 722 psoc4.c:787 psoc4_probe(): PSoC4100S family detected.
Debug: 539 723 target.c:2278 target_read_u32(): address: 0x40110000, value: 0x0040c0ff
Debug: 540 723 psoc4.c:818 psoc4_probe(): SPCIF geometry: 64 kb flash, row 128 bytes.
Info : 541 723 psoc4.c:831 psoc4_probe(): flash size = 64 kbytes
Debug: 542 723 target.c:2278 target_read_u32(): address: 0x00002000, value: 0x781b4b0c
Debug: 543 723 target.c:2278 target_read_u32(): address: 0x00004000, value: 0xb5102207
Debug: 544 723 target.c:2278 target_read_u32(): address: 0x00008000, value: 0x00000000
Debug: 545 723 psoc4.c:863 psoc4_probe(): flash bank set 512 rows
Info : 546 723 psoc4.c:545 psoc4_erase(): Autoerase enabled, erase command ignored
User : 547 724 command.c:544 command_print(): erased address 0x00000000 (length 65536) in 0.000000s (inf KiB/s)
Debug: 548 764 gdb_server.c:2990 gdb_input_inner(): received packet: 'qRcmd,666c6173682077726974655f696d616765202262696e2f44656275672f4d41535445525f41584d3066322d474e552e656c6622'
Debug: 549 764 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_flash write_image bin/Debug/MASTER_AXM0f2-GNU.elf
Debug: 550 764 command.c:143 script_debug(): command - ocd_flash ocd_flash write_image bin/Debug/MASTER_AXM0f2-GNU.elf
Debug: 552 765 configuration.c:82 find_file(): found bin/Debug/MASTER_AXM0f2-GNU.elf
Debug: 553 765 image.c:69 autodetect_image_type(): ELF image detected.
Debug: 554 765 configuration.c:82 find_file(): found bin/Debug/MASTER_AXM0f2-GNU.elf
Debug: 555 765 core.c:739 flash_write_unlock(): image_read_section: section = 0, t_section_num = 0, section_offset = 0, buffer_size = 0, size_read = 32228
Debug: 556 765 image.c:494 image_elf_read_section(): load segment 0 at 0x0 (sz = 0x7de4)
Debug: 557 765 image.c:501 image_elf_read_section(): read elf: size = 0x32228 at 0x10000
Debug: 558 765 core.c:739 flash_write_unlock(): image_read_section: section = 1, t_section_num = 1, section_offset = 0, buffer_size = 32228, size_read = 1143
Debug: 559 765 image.c:494 image_elf_read_section(): load segment 1 at 0x0 (sz = 0x477)
Debug: 560 765 image.c:501 image_elf_read_section(): read elf: size = 0x1143 at 0x20000
Debug: 561 765 target.c:1746 target_alloc_working_area_try(): MMU disabled, using physical address for working memory 0x20000000
Debug: 562 765 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 563 765 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 564 765 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 565 765 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 566 766 psoc4.c:310 psoc4_sysreq(): SYSREQ 00 0000 0000d3b6
Debug: 567 766 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x0000d3b6
Debug: 568 766 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000000
Debug: 569 766 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 570 766 armv7m.c:144 armv7m_restore_context():  
Debug: 571 766 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 572 767 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 573 767 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 574 767 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 575 767 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 576 768 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 577 768 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 578 768 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 579 768 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 580 768 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 581 768 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 582 768 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 583 768 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 584 768 cortex_m.c:548 cortex_m_poll():  
Debug: 585 768 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 586 769 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 587 769 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 588 769 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 589 770 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 590 770 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 591 770 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 592 770 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 593 770 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 594 771 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 595 771 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 596 771 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 597 772 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 598 772 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 599 772 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 600 773 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 601 773 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 602 773 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 603 773 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 604 773 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 605 773 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 606 773 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 607 774 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 608 774 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 609 774 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 610 774 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 611 774 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 612 774 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 613 774 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 614 774 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 615 774 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 616 774 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 617 774 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0111b15
Debug: 618 774 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 619 774 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 620 775 target.c:2278 target_read_u32(): address: 0x40100004, value: 0x400010ab
Debug: 621 775 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 622 775 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 623 775 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 624 775 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 625 775 psoc4.c:310 psoc4_sysreq(): SYSREQ 15 0000 0000e8b6
Debug: 626 775 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x0000e8b6
Debug: 627 775 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000015
Debug: 628 775 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 629 775 armv7m.c:144 armv7m_restore_context():  
Debug: 630 775 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 631 776 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 632 776 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 633 776 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 634 776 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 635 776 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 636 776 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 637 776 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 638 776 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 639 776 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 640 776 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 641 776 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 642 776 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 643 776 cortex_m.c:548 cortex_m_poll():  
Debug: 644 776 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 645 777 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 646 777 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 647 777 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 648 778 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 649 778 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 650 778 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 651 778 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 652 778 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 653 778 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 654 779 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 655 779 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 656 779 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 657 779 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 658 779 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 659 779 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 660 780 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 661 780 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 662 780 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 663 780 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 664 780 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 665 780 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 666 781 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 667 781 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 668 781 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 669 781 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 670 781 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 671 781 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 672 781 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 673 781 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 674 781 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 675 781 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 676 781 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 677 781 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 678 781 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 679 781 psoc4.c:679 psoc4_write(): Flash Download Started
Debug: 680 781 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 681 781 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 682 781 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 683 781 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 684 781 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 685 782 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 686 782 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 687 782 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 688 782 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 689 782 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 690 782 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 691 783 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 692 783 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 693 783 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 694 783 armv7m.c:144 armv7m_restore_context():  
Debug: 695 783 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 696 784 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 697 784 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 698 784 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 699 784 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 700 784 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 701 784 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 702 784 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 703 784 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 704 784 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 705 784 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 706 784 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 707 784 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 708 785 cortex_m.c:548 cortex_m_poll():  
Debug: 709 785 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 710 785 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 711 785 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 712 786 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 713 786 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 714 786 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 715 786 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 716 786 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 717 786 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 718 787 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 719 787 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 720 787 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 721 787 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 722 787 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 723 787 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 724 788 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 725 788 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 726 788 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 727 788 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 728 788 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 729 788 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 730 789 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 731 789 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 732 789 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 733 789 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 734 789 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 735 789 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 736 790 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 737 790 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 738 790 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 739 790 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 740 790 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 741 790 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 742 790 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 743 790 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 744 790 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 745 790 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 746 790 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 747 790 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 748 790 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 749 790 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 750 790 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 751 790 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0000 0000d8b6 size 4
Debug: 752 790 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 753 790 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 754 790 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 755 790 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 756 790 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 757 790 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 758 790 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 759 791 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 760 791 armv7m.c:144 armv7m_restore_context():  
Debug: 761 791 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 762 791 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 763 791 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 764 791 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 765 791 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 766 791 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 767 791 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 768 791 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 769 791 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 770 792 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 771 792 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 772 792 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 773 792 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 774 792 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 775 811 cortex_m.c:548 cortex_m_poll():  
Debug: 776 811 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 777 811 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 778 811 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 779 812 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 780 812 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 781 812 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 782 812 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 783 812 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 784 813 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 785 813 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 786 813 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 787 813 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 788 813 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 789 813 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 790 814 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 791 814 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 792 814 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 793 814 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 794 814 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 795 814 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 796 815 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 797 815 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 798 815 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 799 815 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 800 815 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 801 815 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 802 815 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 803 816 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 804 816 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 805 816 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 806 816 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 807 816 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 808 816 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 809 816 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 810 816 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 811 816 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 812 816 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 813 816 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 814 816 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 815 816 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 816 816 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 817 816 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 818 816 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 819 816 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 820 816 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 821 816 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 822 816 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 823 816 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 824 816 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 825 818 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 826 818 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 827 818 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 828 818 armv7m.c:144 armv7m_restore_context():  
Debug: 829 818 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 830 818 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 831 818 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 832 819 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 833 819 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 834 819 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 835 819 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 836 819 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 837 819 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 838 819 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 839 819 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 840 819 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 841 819 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 842 819 cortex_m.c:548 cortex_m_poll():  
Debug: 843 819 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 844 820 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 845 820 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 846 820 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 847 820 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 848 821 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 849 821 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 850 821 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 851 821 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 852 821 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 853 822 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 854 822 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 855 822 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 856 822 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 857 822 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 858 823 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 859 823 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 860 823 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 861 823 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 862 823 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 863 823 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 864 824 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 865 824 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 866 824 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 867 824 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 868 824 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 869 824 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 870 825 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 871 825 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 872 825 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 873 825 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 874 825 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 875 825 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 876 825 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 877 825 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 878 825 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 879 825 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 880 825 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 881 825 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 882 825 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 883 825 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 884 825 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 885 825 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0001 0001d8b6 size 4
Debug: 886 825 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 887 825 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 888 825 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 889 825 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 890 825 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 891 825 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 892 825 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 893 826 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 894 826 armv7m.c:144 armv7m_restore_context():  
Debug: 895 826 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 896 826 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 897 826 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 898 826 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 899 826 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 900 826 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 901 826 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 902 827 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 903 827 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 904 827 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 905 827 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 906 827 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 907 827 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 908 827 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 909 846 cortex_m.c:548 cortex_m_poll():  
Debug: 910 846 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 911 846 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 912 847 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 913 847 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 914 847 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 915 847 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 916 847 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 917 848 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 918 848 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 919 848 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 920 848 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 921 848 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 922 848 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 923 849 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 924 849 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 925 849 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 926 849 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 927 849 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 928 849 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 929 850 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 930 850 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 931 850 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 932 850 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 933 850 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 934 850 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 935 851 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 936 851 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 937 851 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 938 851 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 939 851 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 940 851 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 941 851 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 942 851 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 943 851 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 944 851 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 945 851 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 946 851 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 947 851 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 948 851 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 949 851 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 950 851 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 951 851 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 952 851 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 953 851 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 954 851 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 955 851 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 956 851 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 957 851 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 958 851 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 959 853 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 960 853 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 961 853 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 962 853 armv7m.c:144 armv7m_restore_context():  
Debug: 963 853 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 964 854 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 965 854 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 966 854 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 967 854 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 968 854 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 969 854 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 970 854 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 971 854 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 972 855 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 973 855 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 974 855 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 975 855 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 976 855 cortex_m.c:548 cortex_m_poll():  
Debug: 977 855 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 978 856 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 979 857 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 980 857 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 981 857 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 982 857 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 983 857 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 984 858 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 985 858 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 986 858 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 987 858 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 988 858 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 989 859 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 990 859 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 991 859 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 992 859 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 993 859 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 994 860 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 995 860 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 996 860 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 997 860 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 998 860 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 999 861 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 1000 861 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 1001 861 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 1002 861 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 1003 861 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 1004 861 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 1005 861 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 1006 861 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 1007 861 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 1008 861 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 1009 861 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 1010 861 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 1011 861 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1012 861 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 1013 861 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 1014 861 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 1015 861 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 1016 862 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1017 862 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 1018 862 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 1019 862 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0002 0002d8b6 size 4
Debug: 1020 862 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 1021 862 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1022 862 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 1023 862 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 1024 862 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 1025 862 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 1026 862 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 1027 862 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 1028 862 armv7m.c:144 armv7m_restore_context():  
Debug: 1029 862 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 1030 863 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 1031 863 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 1032 863 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 1033 863 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 1034 863 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 1035 863 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 1036 863 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 1037 863 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 1038 863 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 1039 863 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 1040 863 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 1041 863 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 1042 863 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 1043 883 cortex_m.c:548 cortex_m_poll():  
Debug: 1044 883 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 1045 883 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 1046 884 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 1047 884 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 1048 884 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 1049 884 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 1050 884 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 1051 884 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 1052 885 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 1053 885 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 1054 885 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 1055 885 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 1056 885 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 1057 885 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 1058 886 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 1059 886 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 1060 886 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 1061 886 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 1062 886 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 1063 886 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 1064 887 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 1065 887 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 1066 887 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 1067 887 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 1068 887 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 1069 887 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 1070 887 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 1071 887 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 1072 887 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 1073 887 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 1074 887 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 1075 887 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 1076 888 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 1077 888 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 1078 888 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1079 888 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 1080 888 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 1081 888 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 1082 888 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 1083 888 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 1084 888 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1085 888 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 1086 888 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 1087 888 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 1088 888 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 1089 888 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1090 888 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 1091 888 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 1092 888 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 1093 889 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 1094 889 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 1095 890 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 1096 890 armv7m.c:144 armv7m_restore_context():  
Debug: 1097 890 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 1098 890 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 1099 890 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 1100 890 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 1101 890 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 1102 890 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 1103 890 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 1104 890 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 1105 890 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 1106 891 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 1107 891 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 1108 891 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 1109 891 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 1110 891 cortex_m.c:548 cortex_m_poll():  
Debug: 1111 891 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 1112 891 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 1113 892 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 1114 892 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 1115 892 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 1116 892 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 1117 892 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 1118 892 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 1119 893 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 1120 893 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 1121 893 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 1122 893 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 1123 893 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 1124 893 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 1125 894 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 1126 894 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 1127 894 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 1128 894 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 1129 894 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 1130 894 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 1131 895 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 1132 895 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 1133 895 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 1134 895 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 1135 895 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 1136 895 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 1137 895 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 1138 895 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 1139 895 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 1140 896 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 1141 896 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 1142 896 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 1143 896 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 1144 896 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 1145 896 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1146 896 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 1147 896 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 1148 896 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 1149 896 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 1150 896 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1151 896 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 1152 896 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 1153 896 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0003 0003d8b6 size 4
Debug: 1154 896 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 1155 896 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1156 896 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 1157 896 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 1158 896 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 1159 896 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 1160 896 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 1161 896 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 1162 896 armv7m.c:144 armv7m_restore_context():  
Debug: 1163 896 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 1164 897 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 1165 897 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 1166 897 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 1167 897 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 1168 897 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 1169 897 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 1170 897 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 1171 897 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 1172 897 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 1173 898 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 1174 898 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 1175 898 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 1176 898 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 1177 917 cortex_m.c:548 cortex_m_poll():  
Debug: 1178 917 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 1179 917 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 1180 917 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 1181 918 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 1182 918 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 1183 918 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 1184 918 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 1185 918 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 1186 918 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 1187 919 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 1188 919 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 1189 919 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 1190 919 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 1191 919 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 1192 919 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 1193 920 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 1194 920 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 1195 920 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 1196 920 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 1197 920 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 1198 920 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 1199 921 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 1200 921 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 1201 921 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 1202 921 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 1203 921 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 1204 921 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 1205 921 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 1206 921 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 1207 921 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 1208 921 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 1209 921 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 1210 922 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 1211 922 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 1212 922 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1213 922 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 1214 922 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 1215 922 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 1216 922 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 1217 922 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 1218 922 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1219 922 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 1220 922 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 1221 922 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 1222 922 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 1223 922 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1224 922 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 1225 922 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 1226 922 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 1227 923 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 1228 924 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 1229 924 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 1230 924 armv7m.c:144 armv7m_restore_context():  
Debug: 1231 924 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 1232 924 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 1233 924 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 1234 924 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 1235 924 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 1236 924 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 1237 924 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 1238 925 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 1239 925 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 1240 925 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 1241 925 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 1242 925 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 1243 925 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 1244 925 cortex_m.c:548 cortex_m_poll():  
Debug: 1245 925 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 1246 925 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 1247 926 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 1248 926 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 1249 926 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 1250 926 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 1251 926 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 1252 927 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 1253 927 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 1254 927 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 1255 927 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 1256 927 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 1257 927 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 1258 928 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 1259 928 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 1260 928 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 1261 928 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 1262 928 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 1263 928 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 1264 929 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 1265 929 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 1266 929 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 1267 929 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 1268 929 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 1269 929 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 1270 929 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 1271 929 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 1272 930 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 1273 930 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 1274 930 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 1275 930 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 1276 930 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 1277 930 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 1278 930 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 1279 930 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1280 930 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 1281 930 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 1282 930 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 1283 930 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 1284 930 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1285 930 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 1286 930 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 1287 930 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0004 0004d8b6 size 4
Debug: 1288 930 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 1289 930 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1290 930 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 1291 930 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 1292 930 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 1293 930 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 1294 930 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 1295 931 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 1296 931 armv7m.c:144 armv7m_restore_context():  
Debug: 1297 931 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 1298 931 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 1299 931 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 1300 931 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 1301 931 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 1302 932 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 1303 932 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 1304 932 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 1305 932 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 1306 932 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 1307 933 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 1308 933 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 1309 933 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 1310 933 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 1311 951 cortex_m.c:548 cortex_m_poll():  
Debug: 1312 952 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 1313 952 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 1314 952 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 1315 952 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 1316 953 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 1317 953 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 1318 953 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 1319 953 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 1320 953 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 1321 953 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 1322 954 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 1323 954 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 1324 954 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 1325 954 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 1326 954 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 1327 954 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 1328 955 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 1329 955 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 1330 955 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 1331 956 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 1332 956 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 1333 956 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 1334 956 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 1335 956 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 1336 956 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 1337 956 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 1338 956 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 1339 957 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 1340 957 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 1341 957 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 1342 957 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 1343 957 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 1344 957 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 1345 957 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 1346 957 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1347 957 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 1348 957 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 1349 957 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 1350 957 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 1351 957 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 1352 957 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1353 957 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 1354 957 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 1355 957 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 1356 957 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 1357 957 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1358 957 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 1359 957 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 1360 957 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 1361 959 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 1362 959 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 1363 959 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 1364 959 armv7m.c:144 armv7m_restore_context():  
Debug: 1365 959 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 1366 959 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 1367 959 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 1368 959 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 1369 959 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 1370 960 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 1371 960 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 1372 960 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 1373 960 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 1374 960 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 1375 960 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 1376 960 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 1377 960 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 1378 960 cortex_m.c:548 cortex_m_poll():  
Debug: 1379 960 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 1380 961 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 1381 961 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 1382 961 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 1383 961 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 1384 961 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 1385 962 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 1386 962 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 1387 962 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 1388 962 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 1389 962 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 1390 962 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 1391 963 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 1392 963 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 1393 963 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 1394 963 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 1395 963 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 1396 963 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 1397 964 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 1398 964 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 1399 964 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 1400 964 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 1401 964 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 1402 964 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 1403 965 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 1404 965 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 1405 965 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 1406 965 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 1407 965 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 1408 965 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 1409 965 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 1410 965 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 1411 965 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 1412 965 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 1413 965 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1414 965 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 1415 965 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 1416 965 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 1417 965 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 1418 965 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1419 965 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 1420 965 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 1421 965 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0005 0005d8b6 size 4
Debug: 1422 965 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 1423 965 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1424 965 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 1425 965 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 1426 965 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 1427 965 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 1428 966 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 1429 966 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 1430 966 armv7m.c:144 armv7m_restore_context():  
Debug: 1431 966 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 1432 966 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 1433 966 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 1434 966 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 1435 966 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 1436 967 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 1437 967 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 1438 967 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 1439 967 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 1440 967 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 1441 967 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 1442 967 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 1443 967 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 1444 967 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 1445 986 cortex_m.c:548 cortex_m_poll():  
Debug: 1446 986 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 1447 987 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 1448 987 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 1449 987 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 1450 987 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 1451 987 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 1452 987 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 1453 988 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 1454 988 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 1455 988 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 1456 989 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 1457 989 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 1458 989 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 1459 989 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 1460 990 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 1461 990 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 1462 990 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 1463 990 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 1464 990 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 1465 991 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 1466 991 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 1467 991 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 1468 991 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 1469 991 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 1470 991 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 1471 991 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 1472 991 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 1473 992 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 1474 992 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 1475 992 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 1476 992 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 1477 992 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 1478 992 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 1479 992 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 1480 992 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1481 992 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 1482 992 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 1483 992 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 1484 992 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 1485 992 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 1486 992 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1487 992 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 1488 992 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 1489 992 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 1490 992 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 1491 992 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1492 992 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 1493 992 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 1494 992 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 1495 994 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 1496 994 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 1497 994 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 1498 994 armv7m.c:144 armv7m_restore_context():  
Debug: 1499 994 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 1500 994 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 1501 994 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 1502 995 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 1503 995 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 1504 995 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 1505 995 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 1506 995 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 1507 995 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 1508 995 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 1509 995 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 1510 995 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 1511 995 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 1512 995 cortex_m.c:548 cortex_m_poll():  
Debug: 1513 995 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 1514 996 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 1515 996 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 1516 996 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 1517 997 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 1518 997 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 1519 997 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 1520 997 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 1521 997 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 1522 997 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 1523 998 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 1524 998 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 1525 998 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 1526 998 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 1527 998 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 1528 998 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 1529 999 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 1530 999 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 1531 999 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 1532 999 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 1533 999 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 1534 999 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 1535 1000 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 1536 1000 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 1537 1000 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 1538 1000 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 1539 1000 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 1540 1000 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 1541 1000 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 1542 1000 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 1543 1000 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 1544 1000 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 1545 1000 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 1546 1000 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 1547 1000 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1548 1000 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 1549 1000 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 1550 1000 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 1551 1000 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 1552 1000 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1553 1000 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 1554 1000 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 1555 1001 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0006 0006d8b6 size 4
Debug: 1556 1001 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 1557 1001 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1558 1001 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 1559 1001 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 1560 1001 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 1561 1001 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 1562 1001 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 1563 1001 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 1564 1001 armv7m.c:144 armv7m_restore_context():  
Debug: 1565 1001 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 1566 1002 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 1567 1002 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 1568 1002 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 1569 1002 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 1570 1002 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 1571 1002 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 1572 1002 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 1573 1002 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 1574 1002 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 1575 1002 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 1576 1002 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 1577 1002 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 1578 1002 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 1579 1021 cortex_m.c:548 cortex_m_poll():  
Debug: 1580 1021 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 1581 1022 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 1582 1022 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 1583 1023 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 1584 1023 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 1585 1023 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 1586 1023 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 1587 1023 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 1588 1023 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 1589 1024 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 1590 1024 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 1591 1024 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 1592 1024 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 1593 1024 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 1594 1024 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 1595 1025 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 1596 1025 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 1597 1025 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 1598 1025 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 1599 1025 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 1600 1026 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 1601 1026 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 1602 1026 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 1603 1026 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 1604 1026 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 1605 1026 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 1606 1026 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 1607 1026 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 1608 1026 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 1609 1026 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 1610 1026 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 1611 1026 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 1612 1027 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 1613 1027 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 1614 1027 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1615 1027 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 1616 1027 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 1617 1027 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 1618 1027 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 1619 1027 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 1620 1027 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1621 1027 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 1622 1027 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 1623 1027 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 1624 1027 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 1625 1027 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1626 1027 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 1627 1027 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 1628 1027 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 1629 1028 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 1630 1029 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 1631 1029 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 1632 1029 armv7m.c:144 armv7m_restore_context():  
Debug: 1633 1029 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 1634 1029 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 1635 1029 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 1636 1029 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 1637 1029 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 1638 1030 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 1639 1030 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 1640 1030 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 1641 1030 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 1642 1030 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 1643 1030 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 1644 1030 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 1645 1030 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 1646 1030 cortex_m.c:548 cortex_m_poll():  
Debug: 1647 1030 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 1648 1031 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 1649 1031 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 1650 1032 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 1651 1032 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 1652 1032 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 1653 1032 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 1654 1032 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 1655 1033 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 1656 1033 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 1657 1033 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 1658 1033 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 1659 1033 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 1660 1033 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 1661 1034 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 1662 1034 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 1663 1034 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 1664 1034 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 1665 1034 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 1666 1034 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 1667 1035 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 1668 1035 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 1669 1035 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 1670 1035 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 1671 1035 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 1672 1035 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 1673 1035 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 1674 1036 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 1675 1036 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 1676 1036 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 1677 1036 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 1678 1036 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 1679 1036 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 1680 1036 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 1681 1036 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1682 1036 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 1683 1036 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 1684 1036 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 1685 1036 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 1686 1036 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1687 1036 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 1688 1036 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 1689 1036 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0007 0007d8b6 size 4
Debug: 1690 1036 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 1691 1036 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1692 1036 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 1693 1036 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 1694 1036 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 1695 1036 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 1696 1036 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 1697 1036 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 1698 1036 armv7m.c:144 armv7m_restore_context():  
Debug: 1699 1037 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 1700 1037 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 1701 1037 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 1702 1037 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 1703 1037 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 1704 1037 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 1705 1037 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 1706 1037 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 1707 1037 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 1708 1037 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 1709 1038 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 1710 1038 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 1711 1038 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 1712 1038 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 1713 1056 cortex_m.c:548 cortex_m_poll():  
Debug: 1714 1056 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 1715 1057 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 1716 1057 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 1717 1057 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 1718 1058 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 1719 1058 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 1720 1058 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 1721 1058 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 1722 1058 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 1723 1058 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 1724 1059 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 1725 1059 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 1726 1059 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 1727 1059 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 1728 1059 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 1729 1059 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 1730 1060 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 1731 1060 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 1732 1060 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 1733 1060 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 1734 1060 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 1735 1060 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 1736 1061 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 1737 1061 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 1738 1061 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 1739 1061 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 1740 1061 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 1741 1061 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 1742 1061 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 1743 1061 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 1744 1061 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 1745 1061 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 1746 1061 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 1747 1061 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 1748 1061 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1749 1061 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 1750 1061 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 1751 1061 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 1752 1061 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 1753 1061 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 1754 1061 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1755 1061 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 1756 1061 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 1757 1062 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 1758 1062 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 1759 1062 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1760 1062 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 1761 1062 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 1762 1062 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 1763 1063 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 1764 1063 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 1765 1064 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 1766 1064 armv7m.c:144 armv7m_restore_context():  
Debug: 1767 1064 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 1768 1064 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 1769 1064 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 1770 1064 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 1771 1064 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 1772 1064 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 1773 1064 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 1774 1064 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 1775 1064 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 1776 1065 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 1777 1065 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 1778 1065 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 1779 1065 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 1780 1065 cortex_m.c:548 cortex_m_poll():  
Debug: 1781 1065 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 1782 1065 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 1783 1066 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 1784 1066 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 1785 1066 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 1786 1066 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 1787 1066 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 1788 1066 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 1789 1067 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 1790 1067 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 1791 1067 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 1792 1067 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 1793 1067 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 1794 1067 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 1795 1068 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 1796 1068 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 1797 1068 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 1798 1068 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 1799 1068 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 1800 1068 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 1801 1069 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 1802 1069 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 1803 1069 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 1804 1069 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 1805 1069 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 1806 1069 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 1807 1069 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 1808 1069 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 1809 1070 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 1810 1070 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 1811 1070 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 1812 1070 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 1813 1070 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 1814 1070 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 1815 1070 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1816 1070 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 1817 1070 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 1818 1070 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 1819 1070 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 1820 1070 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1821 1070 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 1822 1070 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 1823 1070 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0008 0008d8b6 size 4
Debug: 1824 1070 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 1825 1070 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1826 1070 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 1827 1070 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 1828 1070 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 1829 1070 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 1830 1070 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 1831 1070 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 1832 1070 armv7m.c:144 armv7m_restore_context():  
Debug: 1833 1070 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 1834 1071 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 1835 1071 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 1836 1071 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 1837 1071 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 1838 1072 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 1839 1072 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 1840 1072 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 1841 1072 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 1842 1072 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 1843 1073 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 1844 1073 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 1845 1073 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 1846 1073 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 1847 1091 cortex_m.c:548 cortex_m_poll():  
Debug: 1848 1091 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 1849 1091 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 1850 1092 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 1851 1092 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 1852 1092 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 1853 1092 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 1854 1092 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 1855 1093 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 1856 1093 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 1857 1093 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 1858 1093 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 1859 1093 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 1860 1093 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 1861 1094 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 1862 1094 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 1863 1094 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 1864 1094 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 1865 1094 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 1866 1094 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 1867 1095 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 1868 1095 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 1869 1095 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 1870 1095 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 1871 1095 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 1872 1095 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 1873 1095 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 1874 1095 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 1875 1096 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 1876 1096 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 1877 1096 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 1878 1096 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 1879 1096 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 1880 1096 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 1881 1096 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 1882 1096 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1883 1096 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 1884 1096 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 1885 1096 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 1886 1096 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 1887 1096 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 1888 1096 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1889 1096 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 1890 1096 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 1891 1096 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 1892 1096 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 1893 1096 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1894 1096 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 1895 1096 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 1896 1096 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 1897 1098 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 1898 1098 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 1899 1098 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 1900 1098 armv7m.c:144 armv7m_restore_context():  
Debug: 1901 1098 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 1902 1098 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 1903 1098 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 1904 1098 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 1905 1098 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 1906 1099 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 1907 1099 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 1908 1099 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 1909 1099 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 1910 1099 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 1911 1099 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 1912 1099 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 1913 1099 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 1914 1099 cortex_m.c:548 cortex_m_poll():  
Debug: 1915 1099 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 1916 1100 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 1917 1100 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 1918 1100 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 1919 1100 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 1920 1100 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 1921 1101 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 1922 1101 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 1923 1101 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 1924 1101 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 1925 1101 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 1926 1101 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 1927 1102 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 1928 1102 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 1929 1102 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 1930 1102 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 1931 1102 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 1932 1102 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 1933 1103 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 1934 1103 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 1935 1103 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 1936 1103 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 1937 1103 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 1938 1103 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 1939 1104 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 1940 1104 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 1941 1104 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 1942 1104 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 1943 1104 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 1944 1104 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 1945 1104 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 1946 1104 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 1947 1104 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 1948 1104 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 1949 1104 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1950 1104 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 1951 1104 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 1952 1104 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 1953 1104 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 1954 1104 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1955 1104 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 1956 1104 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 1957 1104 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0009 0009d8b6 size 4
Debug: 1958 1104 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 1959 1104 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1960 1104 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 1961 1104 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 1962 1104 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 1963 1105 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 1964 1105 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 1965 1105 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 1966 1105 armv7m.c:144 armv7m_restore_context():  
Debug: 1967 1105 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 1968 1106 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 1969 1106 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 1970 1106 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 1971 1106 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 1972 1106 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 1973 1106 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 1974 1106 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 1975 1106 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 1976 1106 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 1977 1106 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 1978 1106 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 1979 1106 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 1980 1106 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 1981 1125 cortex_m.c:548 cortex_m_poll():  
Debug: 1982 1125 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 1983 1126 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 1984 1126 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 1985 1126 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 1986 1126 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 1987 1127 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 1988 1127 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 1989 1127 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 1990 1127 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 1991 1127 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 1992 1127 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 1993 1128 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 1994 1128 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 1995 1128 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 1996 1128 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 1997 1128 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 1998 1128 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 1999 1129 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 2000 1129 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 2001 1129 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 2002 1129 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 2003 1129 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 2004 1129 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 2005 1130 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 2006 1130 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 2007 1130 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 2008 1130 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 2009 1130 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 2010 1130 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 2011 1130 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 2012 1130 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 2013 1130 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 2014 1130 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 2015 1130 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 2016 1130 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2017 1130 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 2018 1130 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 2019 1130 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 2020 1130 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 2021 1130 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 2022 1130 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2023 1130 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 2024 1130 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 2025 1130 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 2026 1130 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 2027 1131 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2028 1131 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 2029 1131 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 2030 1131 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 2031 1132 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 2032 1132 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 2033 1132 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 2034 1132 armv7m.c:144 armv7m_restore_context():  
Debug: 2035 1132 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 2036 1133 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 2037 1133 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 2038 1133 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 2039 1133 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 2040 1133 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 2041 1133 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 2042 1133 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 2043 1133 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 2044 1133 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 2045 1133 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 2046 1133 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 2047 1133 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 2048 1133 cortex_m.c:548 cortex_m_poll():  
Debug: 2049 1133 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 2050 1134 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 2051 1134 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 2052 1134 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 2053 1135 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 2054 1135 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 2055 1135 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 2056 1135 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 2057 1135 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 2058 1135 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 2059 1136 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 2060 1136 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 2061 1136 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 2062 1136 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 2063 1136 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 2064 1136 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 2065 1137 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 2066 1137 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 2067 1137 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 2068 1137 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 2069 1137 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 2070 1137 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 2071 1138 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 2072 1138 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 2073 1138 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 2074 1138 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 2075 1138 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 2076 1138 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 2077 1138 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 2078 1138 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 2079 1138 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 2080 1138 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 2081 1138 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 2082 1138 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 2083 1138 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2084 1138 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 2085 1138 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 2086 1138 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 2087 1139 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 2088 1139 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2089 1139 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 2090 1139 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 2091 1139 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 000a 000ad8b6 size 4
Debug: 2092 1139 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 2093 1139 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2094 1139 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 2095 1139 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 2096 1139 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 2097 1139 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 2098 1139 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 2099 1139 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 2100 1139 armv7m.c:144 armv7m_restore_context():  
Debug: 2101 1139 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 2102 1140 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 2103 1140 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 2104 1140 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 2105 1140 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 2106 1140 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 2107 1140 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 2108 1140 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 2109 1140 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 2110 1140 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 2111 1141 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 2112 1141 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 2113 1141 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 2114 1141 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 2115 1159 cortex_m.c:548 cortex_m_poll():  
Debug: 2116 1159 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 2117 1160 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 2118 1160 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 2119 1160 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 2120 1161 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 2121 1161 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 2122 1161 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 2123 1161 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 2124 1161 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 2125 1161 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 2126 1162 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 2127 1162 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 2128 1162 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 2129 1162 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 2130 1162 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 2131 1162 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 2132 1163 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 2133 1163 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 2134 1163 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 2135 1163 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 2136 1163 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 2137 1163 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 2138 1164 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 2139 1164 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 2140 1164 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 2141 1164 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 2142 1164 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 2143 1164 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 2144 1164 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 2145 1164 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 2146 1164 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 2147 1164 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 2148 1164 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 2149 1164 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 2150 1164 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2151 1164 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 2152 1164 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 2153 1164 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 2154 1164 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 2155 1164 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 2156 1164 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2157 1164 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 2158 1164 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 2159 1165 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 2160 1165 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 2161 1165 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2162 1165 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 2163 1165 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 2164 1165 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 2165 1166 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 2166 1166 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 2167 1166 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 2168 1166 armv7m.c:144 armv7m_restore_context():  
Debug: 2169 1166 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 2170 1167 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 2171 1167 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 2172 1167 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 2173 1167 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 2174 1167 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 2175 1167 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 2176 1167 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 2177 1167 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 2178 1167 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 2179 1168 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 2180 1168 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 2181 1168 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 2182 1168 cortex_m.c:548 cortex_m_poll():  
Debug: 2183 1168 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 2184 1168 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 2185 1169 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 2186 1169 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 2187 1169 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 2188 1169 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 2189 1169 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 2190 1169 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 2191 1170 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 2192 1170 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 2193 1170 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 2194 1170 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 2195 1170 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 2196 1170 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 2197 1171 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 2198 1171 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 2199 1171 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 2200 1172 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 2201 1172 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 2202 1172 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 2203 1172 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 2204 1173 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 2205 1173 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 2206 1173 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 2207 1173 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 2208 1173 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 2209 1173 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 2210 1173 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 2211 1173 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 2212 1173 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 2213 1173 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 2214 1173 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 2215 1173 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 2216 1173 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 2217 1173 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2218 1173 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 2219 1173 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 2220 1173 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 2221 1173 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 2222 1173 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2223 1173 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 2224 1173 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 2225 1174 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 000b 000bd8b6 size 4
Debug: 2226 1174 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 2227 1174 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2228 1174 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 2229 1174 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 2230 1174 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 2231 1174 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 2232 1174 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 2233 1174 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 2234 1174 armv7m.c:144 armv7m_restore_context():  
Debug: 2235 1174 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 2236 1175 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 2237 1175 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 2238 1175 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 2239 1175 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 2240 1175 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 2241 1175 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 2242 1175 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 2243 1175 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 2244 1175 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 2245 1175 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 2246 1175 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 2247 1175 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 2248 1175 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 2249 1194 cortex_m.c:548 cortex_m_poll():  
Debug: 2250 1194 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 2251 1194 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 2252 1195 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 2253 1195 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 2254 1195 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 2255 1195 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 2256 1195 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 2257 1196 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 2258 1196 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 2259 1196 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 2260 1196 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 2261 1196 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 2262 1196 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 2263 1197 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 2264 1197 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 2265 1197 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 2266 1197 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 2267 1197 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 2268 1197 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 2269 1198 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 2270 1198 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 2271 1198 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 2272 1198 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 2273 1198 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 2274 1198 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 2275 1198 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 2276 1198 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 2277 1199 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 2278 1199 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 2279 1199 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 2280 1199 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 2281 1199 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 2282 1199 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 2283 1199 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 2284 1199 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2285 1199 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 2286 1199 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 2287 1199 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 2288 1199 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 2289 1199 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 2290 1199 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2291 1199 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 2292 1199 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 2293 1199 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 2294 1199 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 2295 1199 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2296 1199 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 2297 1199 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 2298 1199 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 2299 1201 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 2300 1201 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 2301 1201 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 2302 1201 armv7m.c:144 armv7m_restore_context():  
Debug: 2303 1201 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 2304 1201 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 2305 1201 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 2306 1202 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 2307 1202 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 2308 1202 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 2309 1202 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 2310 1202 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 2311 1202 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 2312 1202 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 2313 1202 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 2314 1202 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 2315 1202 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 2316 1202 cortex_m.c:548 cortex_m_poll():  
Debug: 2317 1202 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 2318 1203 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 2319 1203 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 2320 1203 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 2321 1203 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 2322 1204 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 2323 1204 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 2324 1204 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 2325 1204 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 2326 1204 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 2327 1204 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 2328 1205 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 2329 1205 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 2330 1205 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 2331 1205 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 2332 1206 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 2333 1206 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 2334 1206 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 2335 1206 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 2336 1206 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 2337 1206 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 2338 1207 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 2339 1207 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 2340 1207 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 2341 1207 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 2342 1207 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 2343 1207 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 2344 1207 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 2345 1207 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 2346 1207 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 2347 1207 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 2348 1207 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 2349 1208 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 2350 1208 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 2351 1208 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2352 1208 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 2353 1208 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 2354 1208 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 2355 1208 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 2356 1208 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2357 1208 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 2358 1208 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 2359 1208 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 000c 000cd8b6 size 4
Debug: 2360 1208 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 2361 1208 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2362 1208 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 2363 1208 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 2364 1208 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 2365 1208 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 2366 1208 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 2367 1208 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 2368 1208 armv7m.c:144 armv7m_restore_context():  
Debug: 2369 1208 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 2370 1209 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 2371 1209 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 2372 1209 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 2373 1209 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 2374 1209 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 2375 1209 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 2376 1209 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 2377 1209 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 2378 1209 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 2379 1209 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 2380 1209 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 2381 1209 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 2382 1210 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 2383 1228 cortex_m.c:548 cortex_m_poll():  
Debug: 2384 1228 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 2385 1229 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 2386 1229 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 2387 1229 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 2388 1229 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 2389 1230 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 2390 1230 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 2391 1230 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 2392 1230 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 2393 1230 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 2394 1230 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 2395 1231 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 2396 1231 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 2397 1231 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 2398 1231 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 2399 1231 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 2400 1231 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 2401 1232 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 2402 1232 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 2403 1232 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 2404 1232 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 2405 1232 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 2406 1232 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 2407 1233 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 2408 1233 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 2409 1233 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 2410 1233 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 2411 1233 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 2412 1233 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 2413 1233 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 2414 1233 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 2415 1233 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 2416 1233 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 2417 1233 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 2418 1233 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2419 1233 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 2420 1233 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 2421 1233 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 2422 1233 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 2423 1233 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 2424 1233 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2425 1233 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 2426 1233 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 2427 1233 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 2428 1233 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 2429 1233 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2430 1233 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 2431 1234 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 2432 1234 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 2433 1235 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 2434 1235 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 2435 1235 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 2436 1235 armv7m.c:144 armv7m_restore_context():  
Debug: 2437 1235 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 2438 1236 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 2439 1236 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 2440 1236 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 2441 1236 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 2442 1236 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 2443 1236 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 2444 1236 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 2445 1236 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 2446 1236 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 2447 1236 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 2448 1236 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 2449 1236 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 2450 1236 cortex_m.c:548 cortex_m_poll():  
Debug: 2451 1236 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 2452 1237 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 2453 1237 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 2454 1237 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 2455 1238 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 2456 1238 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 2457 1238 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 2458 1238 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 2459 1239 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 2460 1239 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 2461 1239 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 2462 1239 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 2463 1239 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 2464 1239 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 2465 1240 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 2466 1240 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 2467 1240 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 2468 1240 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 2469 1240 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 2470 1240 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 2471 1241 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 2472 1241 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 2473 1241 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 2474 1241 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 2475 1241 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 2476 1241 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 2477 1241 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 2478 1241 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 2479 1241 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 2480 1241 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 2481 1241 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 2482 1241 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 2483 1242 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 2484 1242 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 2485 1242 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2486 1242 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 2487 1242 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 2488 1242 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 2489 1242 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 2490 1242 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2491 1242 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 2492 1242 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 2493 1242 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 000d 000dd8b6 size 4
Debug: 2494 1242 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 2495 1242 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2496 1242 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 2497 1242 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 2498 1242 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 2499 1242 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 2500 1242 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 2501 1242 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 2502 1242 armv7m.c:144 armv7m_restore_context():  
Debug: 2503 1242 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 2504 1243 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 2505 1243 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 2506 1243 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 2507 1243 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 2508 1243 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 2509 1243 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 2510 1243 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 2511 1243 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 2512 1243 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 2513 1243 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 2514 1243 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 2515 1243 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 2516 1244 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 2517 1262 cortex_m.c:548 cortex_m_poll():  
Debug: 2518 1262 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 2519 1263 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 2520 1263 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 2521 1263 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 2522 1264 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 2523 1264 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 2524 1264 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 2525 1264 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 2526 1264 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 2527 1264 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 2528 1265 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 2529 1265 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 2530 1265 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 2531 1265 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 2532 1265 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 2533 1265 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 2534 1266 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 2535 1266 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 2536 1266 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 2537 1266 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 2538 1266 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 2539 1266 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 2540 1267 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 2541 1267 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 2542 1267 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 2543 1267 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 2544 1267 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 2545 1267 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 2546 1267 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 2547 1267 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 2548 1267 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 2549 1267 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 2550 1267 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 2551 1267 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 2552 1267 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2553 1267 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 2554 1267 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 2555 1267 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 2556 1267 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 2557 1267 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 2558 1267 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2559 1267 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 2560 1267 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 2561 1268 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 2562 1268 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 2563 1268 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2564 1268 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 2565 1268 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 2566 1268 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 2567 1269 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 2568 1269 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 2569 1269 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 2570 1269 armv7m.c:144 armv7m_restore_context():  
Debug: 2571 1269 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 2572 1270 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 2573 1270 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 2574 1270 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 2575 1270 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 2576 1270 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 2577 1270 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 2578 1270 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 2579 1270 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 2580 1270 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 2581 1271 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 2582 1271 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 2583 1271 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 2584 1271 cortex_m.c:548 cortex_m_poll():  
Debug: 2585 1271 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 2586 1272 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 2587 1273 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 2588 1273 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 2589 1273 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 2590 1273 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 2591 1273 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 2592 1273 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 2593 1274 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 2594 1274 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 2595 1274 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 2596 1274 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 2597 1274 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 2598 1275 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 2599 1275 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 2600 1275 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 2601 1275 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 2602 1275 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 2603 1275 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 2604 1275 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 2605 1276 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 2606 1276 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 2607 1276 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 2608 1276 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 2609 1276 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 2610 1276 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 2611 1276 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 2612 1276 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 2613 1276 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 2614 1276 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 2615 1276 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 2616 1276 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 2617 1277 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 2618 1277 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 2619 1277 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2620 1277 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 2621 1277 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 2622 1277 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 2623 1277 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 2624 1277 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2625 1277 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 2626 1277 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 2627 1277 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 000e 000ed8b6 size 4
Debug: 2628 1277 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 2629 1277 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2630 1277 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 2631 1277 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 2632 1277 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 2633 1277 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 2634 1277 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 2635 1277 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 2636 1277 armv7m.c:144 armv7m_restore_context():  
Debug: 2637 1277 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 2638 1278 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 2639 1278 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 2640 1278 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 2641 1278 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 2642 1278 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 2643 1278 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 2644 1278 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 2645 1278 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 2646 1278 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 2647 1278 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 2648 1279 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 2649 1279 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 2650 1279 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 2652 1297 cortex_m.c:548 cortex_m_poll():  
Debug: 2653 1297 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 2654 1298 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 2655 1298 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 2656 1298 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 2657 1299 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 2658 1299 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 2659 1299 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 2660 1299 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 2661 1299 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 2662 1299 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 2663 1300 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 2664 1300 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 2665 1300 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 2666 1300 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 2667 1300 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 2668 1301 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 2669 1301 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 2670 1301 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 2671 1301 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 2672 1301 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 2673 1301 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 2674 1302 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 2675 1302 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 2676 1302 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 2677 1302 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 2678 1302 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 2679 1302 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 2680 1302 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 2681 1302 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 2682 1302 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 2683 1302 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 2684 1302 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 2685 1302 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 2686 1302 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 2687 1302 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2688 1302 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 2689 1302 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 2690 1302 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 2691 1302 psoc4.c:721 psoc4_write(): Downloaded  1792 of 33371 bytes
Debug: 2692 1302 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 2693 1302 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 2694 1303 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2695 1303 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 2696 1303 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 2697 1303 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 2698 1303 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 2699 1303 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2700 1303 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 2701 1303 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 2702 1303 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 2703 1304 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 2704 1304 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 2705 1305 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 2706 1305 armv7m.c:144 armv7m_restore_context():  
Debug: 2707 1305 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 2708 1305 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 2709 1305 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 2710 1305 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 2711 1305 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 2712 1305 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 2713 1305 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 2714 1306 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 2715 1306 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 2716 1306 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 2717 1306 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 2718 1306 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 2719 1306 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 2720 1306 cortex_m.c:548 cortex_m_poll():  
Debug: 2721 1306 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 2722 1306 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 2723 1307 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 2724 1307 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 2725 1307 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 2726 1307 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 2727 1307 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 2728 1308 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 2729 1308 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 2730 1308 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 2731 1308 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 2732 1308 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 2733 1308 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 2734 1309 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 2735 1309 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 2736 1309 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 2737 1309 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 2738 1309 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 2739 1309 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 2740 1310 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 2741 1310 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 2742 1310 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 2743 1310 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 2744 1310 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 2745 1310 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 2746 1310 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 2747 1310 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 2748 1311 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 2749 1311 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 2750 1311 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 2751 1311 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 2752 1311 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 2753 1311 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 2754 1311 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 2755 1311 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2756 1311 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 2757 1311 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 2758 1311 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 2759 1311 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 2760 1311 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2761 1311 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 2762 1311 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 2763 1311 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 000f 000fd8b6 size 4
Debug: 2764 1311 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 2765 1311 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2766 1311 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 2767 1311 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 2768 1311 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 2769 1311 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 2770 1311 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 2771 1312 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 2772 1312 armv7m.c:144 armv7m_restore_context():  
Debug: 2773 1312 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 2774 1312 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 2775 1312 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 2776 1312 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 2777 1312 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 2778 1312 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 2779 1312 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 2780 1312 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 2781 1312 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 2782 1313 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 2783 1313 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 2784 1313 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 2785 1313 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 2786 1313 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 2787 1332 cortex_m.c:548 cortex_m_poll():  
Debug: 2788 1332 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 2789 1332 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 2790 1332 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 2791 1333 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 2792 1333 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 2793 1333 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 2794 1333 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 2795 1333 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 2796 1333 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 2797 1334 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 2798 1334 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 2799 1334 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 2800 1334 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 2801 1334 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 2802 1335 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 2803 1335 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 2804 1335 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 2805 1335 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 2806 1335 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 2807 1335 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 2808 1336 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 2809 1336 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 2810 1336 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 2811 1336 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 2812 1336 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 2813 1336 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 2814 1336 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 2815 1336 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 2816 1336 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 2817 1336 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 2818 1336 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 2819 1336 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 2820 1337 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 2821 1337 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 2822 1337 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2823 1337 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 2824 1337 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 2825 1337 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 2826 1337 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 2827 1337 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 2828 1337 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2829 1337 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 2830 1337 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 2831 1337 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 2832 1337 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 2833 1337 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2834 1337 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 2835 1337 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 2836 1337 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 2837 1338 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 2838 1339 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 2839 1339 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 2840 1339 armv7m.c:144 armv7m_restore_context():  
Debug: 2841 1339 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 2842 1340 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 2843 1340 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 2844 1340 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 2845 1340 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 2846 1340 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 2847 1340 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 2848 1340 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 2849 1340 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 2850 1340 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 2851 1340 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 2852 1340 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 2853 1340 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 2854 1340 cortex_m.c:548 cortex_m_poll():  
Debug: 2855 1340 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 2856 1341 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 2857 1341 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 2858 1341 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 2859 1341 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 2860 1342 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 2861 1342 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 2862 1342 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 2863 1342 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 2864 1342 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 2865 1342 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 2866 1343 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 2867 1343 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 2868 1343 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 2869 1343 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 2870 1343 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 2871 1343 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 2872 1344 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 2873 1344 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 2874 1344 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 2875 1344 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 2876 1344 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 2877 1344 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 2878 1345 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 2879 1345 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 2880 1345 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 2881 1345 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 2882 1345 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 2883 1345 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 2884 1345 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 2885 1345 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 2886 1345 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 2887 1345 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 2888 1345 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 2889 1345 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2890 1345 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 2891 1345 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 2892 1345 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 2893 1345 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 2894 1345 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2895 1345 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 2896 1345 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 2897 1346 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0010 0010d8b6 size 4
Debug: 2898 1346 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 2899 1346 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2900 1346 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 2901 1346 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 2902 1346 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 2903 1346 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 2904 1346 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 2905 1346 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 2906 1346 armv7m.c:144 armv7m_restore_context():  
Debug: 2907 1346 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 2908 1346 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 2909 1346 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 2910 1347 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 2911 1347 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 2912 1347 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 2913 1347 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 2914 1347 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 2915 1347 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 2916 1347 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 2917 1347 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 2918 1347 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 2919 1347 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 2920 1347 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 2921 1366 cortex_m.c:548 cortex_m_poll():  
Debug: 2922 1366 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 2923 1367 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 2924 1367 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 2925 1367 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 2926 1367 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 2927 1367 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 2928 1368 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 2929 1368 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 2930 1368 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 2931 1368 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 2932 1368 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 2933 1369 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 2934 1369 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 2935 1369 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 2936 1369 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 2937 1369 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 2938 1369 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 2939 1370 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 2940 1370 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 2941 1370 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 2942 1370 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 2943 1370 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 2944 1370 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 2945 1371 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 2946 1371 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 2947 1371 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 2948 1371 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 2949 1371 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 2950 1371 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 2951 1371 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 2952 1371 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 2953 1371 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 2954 1371 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 2955 1371 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 2956 1371 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2957 1371 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 2958 1371 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 2959 1371 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 2960 1371 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 2961 1371 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 2962 1371 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2963 1371 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 2964 1371 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 2965 1371 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 2966 1371 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 2967 1371 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2968 1371 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 2969 1371 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 2970 1371 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 2971 1373 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 2972 1374 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 2973 1374 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 2974 1374 armv7m.c:144 armv7m_restore_context():  
Debug: 2975 1374 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 2976 1374 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 2977 1374 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 2978 1374 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 2979 1374 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 2980 1374 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 2981 1374 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 2982 1374 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 2983 1375 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 2984 1375 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 2985 1375 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 2986 1375 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 2987 1375 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 2988 1375 cortex_m.c:548 cortex_m_poll():  
Debug: 2989 1375 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 2990 1375 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 2991 1376 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 2992 1376 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 2993 1376 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 2994 1376 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 2995 1376 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 2996 1377 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 2997 1377 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 2998 1377 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 2999 1377 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 3000 1377 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 3001 1377 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 3002 1378 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 3003 1378 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 3004 1378 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 3005 1378 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 3006 1378 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 3007 1379 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 3008 1379 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 3009 1379 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 3010 1379 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 3011 1379 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 3012 1379 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 3013 1379 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 3014 1380 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 3015 1380 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 3016 1380 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 3017 1380 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 3018 1380 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 3019 1380 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 3020 1380 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 3021 1380 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 3022 1380 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 3023 1380 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3024 1380 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 3025 1380 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 3026 1380 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 3027 1380 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 3028 1380 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3029 1380 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 3030 1380 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 3031 1380 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0011 0011d8b6 size 4
Debug: 3032 1380 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 3033 1380 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3034 1380 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 3035 1380 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 3036 1380 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 3037 1380 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 3038 1381 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 3039 1381 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 3040 1381 armv7m.c:144 armv7m_restore_context():  
Debug: 3041 1381 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 3042 1381 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 3043 1381 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 3044 1381 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 3045 1381 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 3046 1381 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 3047 1381 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 3048 1381 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 3049 1381 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 3050 1382 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 3051 1382 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 3052 1382 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 3053 1382 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 3054 1382 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 3055 1400 cortex_m.c:548 cortex_m_poll():  
Debug: 3056 1400 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 3057 1401 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 3058 1401 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 3059 1401 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 3060 1401 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 3061 1402 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 3062 1402 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 3063 1402 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 3064 1402 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 3065 1402 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 3066 1402 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 3067 1403 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 3068 1403 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 3069 1403 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 3070 1403 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 3071 1403 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 3072 1403 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 3073 1404 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 3074 1404 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 3075 1404 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 3076 1404 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 3077 1404 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 3078 1405 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 3079 1405 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 3080 1405 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 3081 1405 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 3082 1405 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 3083 1405 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 3084 1405 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 3085 1405 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 3086 1405 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 3087 1405 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 3088 1405 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 3089 1405 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 3090 1405 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3091 1405 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 3092 1406 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 3093 1406 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 3094 1406 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 3095 1406 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 3096 1406 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3097 1406 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 3098 1406 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 3099 1406 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 3100 1406 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 3101 1406 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3102 1406 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 3103 1406 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 3104 1406 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 3105 1407 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 3106 1407 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 3107 1408 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 3108 1408 armv7m.c:144 armv7m_restore_context():  
Debug: 3109 1408 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 3110 1408 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 3111 1408 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 3112 1408 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 3113 1408 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 3114 1408 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 3115 1408 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 3116 1408 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 3117 1408 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 3118 1409 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 3119 1409 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 3120 1409 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 3121 1409 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 3122 1409 cortex_m.c:548 cortex_m_poll():  
Debug: 3123 1409 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 3124 1409 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 3125 1410 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 3126 1410 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 3127 1410 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 3128 1410 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 3129 1410 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 3130 1410 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 3131 1411 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 3132 1411 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 3133 1411 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 3134 1411 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 3135 1411 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 3136 1411 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 3137 1412 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 3138 1412 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 3139 1412 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 3140 1412 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 3141 1412 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 3142 1412 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 3143 1413 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 3144 1413 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 3145 1413 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 3146 1413 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 3147 1413 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 3148 1413 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 3149 1413 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 3150 1413 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 3151 1413 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 3152 1413 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 3153 1413 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 3154 1413 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 3155 1414 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 3156 1414 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 3157 1414 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3158 1414 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 3159 1414 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 3160 1414 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 3161 1414 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 3162 1414 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3163 1414 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 3164 1414 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 3165 1414 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0012 0012d8b6 size 4
Debug: 3166 1414 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 3167 1414 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3168 1414 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 3169 1414 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 3170 1414 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 3171 1414 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 3172 1414 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 3173 1414 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 3174 1414 armv7m.c:144 armv7m_restore_context():  
Debug: 3175 1414 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 3176 1415 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 3177 1415 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 3178 1415 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 3179 1415 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 3180 1415 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 3181 1415 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 3182 1415 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 3183 1415 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 3184 1415 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 3185 1415 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 3186 1415 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 3187 1415 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 3188 1416 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 3189 1434 cortex_m.c:548 cortex_m_poll():  
Debug: 3190 1434 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 3191 1435 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 3192 1435 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 3193 1435 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 3194 1436 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 3195 1436 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 3196 1436 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 3197 1436 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 3198 1436 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 3199 1436 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 3200 1437 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 3201 1437 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 3202 1437 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 3203 1437 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 3204 1437 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 3205 1437 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 3206 1438 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 3207 1438 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 3208 1438 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 3209 1438 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 3210 1439 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 3211 1439 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 3212 1439 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 3213 1439 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 3214 1439 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 3215 1439 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 3216 1439 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 3217 1440 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 3218 1440 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 3219 1440 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 3220 1440 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 3221 1440 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 3222 1440 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 3223 1440 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 3224 1440 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3225 1440 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 3226 1440 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 3227 1440 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 3228 1440 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 3229 1440 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 3230 1440 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3231 1440 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 3232 1440 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 3233 1440 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 3234 1440 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 3235 1440 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3236 1440 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 3237 1440 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 3238 1440 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 3239 1442 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 3240 1442 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 3241 1442 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 3242 1442 armv7m.c:144 armv7m_restore_context():  
Debug: 3243 1442 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 3244 1442 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 3245 1442 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 3246 1442 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 3247 1442 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 3248 1443 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 3249 1443 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 3250 1443 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 3251 1443 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 3252 1443 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 3253 1443 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 3254 1443 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 3255 1443 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 3256 1443 cortex_m.c:548 cortex_m_poll():  
Debug: 3257 1443 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 3258 1444 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 3259 1444 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 3260 1444 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 3261 1444 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 3262 1444 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 3263 1445 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 3264 1445 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 3265 1445 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 3266 1445 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 3267 1445 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 3268 1445 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 3269 1446 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 3270 1446 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 3271 1446 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 3272 1446 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 3273 1446 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 3274 1446 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 3275 1447 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 3276 1447 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 3277 1447 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 3278 1447 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 3279 1447 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 3280 1447 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 3281 1448 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 3282 1448 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 3283 1448 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 3284 1448 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 3285 1448 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 3286 1448 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 3287 1448 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 3288 1448 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 3289 1448 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 3290 1448 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 3291 1448 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3292 1448 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 3293 1448 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 3294 1448 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 3295 1448 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 3296 1448 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3297 1448 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 3298 1448 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 3299 1448 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0013 0013d8b6 size 4
Debug: 3300 1448 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 3301 1448 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3302 1448 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 3303 1448 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 3304 1448 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 3305 1448 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 3306 1449 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 3307 1449 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 3308 1449 armv7m.c:144 armv7m_restore_context():  
Debug: 3309 1449 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 3310 1449 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 3311 1449 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 3312 1449 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 3313 1449 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 3314 1449 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 3315 1449 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 3316 1450 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 3317 1450 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 3318 1450 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 3319 1450 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 3320 1450 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 3321 1450 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 3322 1450 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 3323 1469 cortex_m.c:548 cortex_m_poll():  
Debug: 3324 1469 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 3325 1469 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 3326 1470 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 3327 1470 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 3328 1470 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 3329 1470 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 3330 1470 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 3331 1470 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 3332 1471 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 3333 1471 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 3334 1471 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 3335 1472 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 3336 1472 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 3337 1473 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 3338 1473 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 3339 1473 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 3340 1473 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 3341 1473 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 3342 1473 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 3343 1474 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 3344 1474 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 3345 1474 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 3346 1474 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 3347 1474 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 3348 1474 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 3349 1474 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 3350 1474 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 3351 1475 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 3352 1475 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 3353 1475 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 3354 1475 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 3355 1475 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 3356 1475 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 3357 1475 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 3358 1475 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3359 1475 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 3360 1475 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 3361 1475 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 3362 1475 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 3363 1475 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 3364 1475 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3365 1475 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 3366 1475 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 3367 1475 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 3368 1475 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 3369 1475 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3370 1475 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 3371 1475 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 3372 1475 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 3373 1477 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 3374 1477 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 3375 1477 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 3376 1477 armv7m.c:144 armv7m_restore_context():  
Debug: 3377 1477 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 3378 1477 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 3379 1477 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 3380 1477 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 3381 1477 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 3382 1478 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 3383 1478 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 3384 1478 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 3385 1478 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 3386 1478 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 3387 1478 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 3388 1478 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 3389 1478 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 3390 1478 cortex_m.c:548 cortex_m_poll():  
Debug: 3391 1478 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 3392 1479 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 3393 1479 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 3394 1479 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 3395 1479 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 3396 1479 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 3397 1480 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 3398 1480 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 3399 1480 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 3400 1480 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 3401 1480 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 3402 1480 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 3403 1481 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 3404 1481 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 3405 1481 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 3406 1481 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 3407 1481 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 3408 1481 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 3409 1482 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 3410 1482 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 3411 1482 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 3412 1482 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 3413 1482 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 3414 1482 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 3415 1483 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 3416 1483 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 3417 1483 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 3418 1483 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 3419 1483 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 3420 1483 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 3421 1483 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 3422 1483 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 3423 1483 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 3424 1483 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 3425 1483 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3426 1483 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 3427 1483 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 3428 1483 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 3429 1483 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 3430 1483 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3431 1483 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 3432 1483 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 3433 1483 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0014 0014d8b6 size 4
Debug: 3434 1483 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 3435 1483 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3436 1483 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 3437 1483 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 3438 1483 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 3439 1484 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 3440 1484 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 3441 1484 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 3442 1484 armv7m.c:144 armv7m_restore_context():  
Debug: 3443 1484 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 3444 1484 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 3445 1484 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 3446 1484 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 3447 1484 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 3448 1484 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 3449 1485 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 3450 1485 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 3451 1485 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 3452 1485 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 3453 1485 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 3454 1485 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 3455 1485 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 3456 1485 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 3457 1504 cortex_m.c:548 cortex_m_poll():  
Debug: 3458 1504 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 3459 1504 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 3460 1505 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 3461 1505 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 3462 1505 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 3463 1505 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 3464 1505 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 3465 1506 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 3466 1506 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 3467 1506 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 3468 1506 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 3469 1507 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 3470 1507 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 3471 1507 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 3472 1507 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 3473 1507 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 3474 1507 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 3475 1508 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 3476 1508 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 3477 1508 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 3478 1508 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 3479 1508 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 3480 1508 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 3481 1509 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 3482 1509 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 3483 1509 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 3484 1509 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 3485 1509 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 3486 1509 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 3487 1509 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 3488 1509 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 3489 1509 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 3490 1509 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 3491 1509 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 3492 1509 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3493 1509 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 3494 1509 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 3495 1509 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 3496 1509 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 3497 1509 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 3498 1509 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3499 1509 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 3500 1509 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 3501 1509 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 3502 1509 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 3503 1509 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3504 1509 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 3505 1509 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 3506 1509 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 3507 1511 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 3508 1511 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 3509 1511 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 3510 1511 armv7m.c:144 armv7m_restore_context():  
Debug: 3511 1511 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 3512 1512 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 3513 1512 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 3514 1512 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 3515 1512 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 3516 1512 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 3517 1512 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 3518 1512 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 3519 1512 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 3520 1512 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 3521 1512 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 3522 1512 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 3523 1512 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 3524 1512 cortex_m.c:548 cortex_m_poll():  
Debug: 3525 1512 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 3526 1513 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 3527 1513 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 3528 1513 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 3529 1514 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 3530 1514 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 3531 1514 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 3532 1514 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 3533 1514 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 3534 1514 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 3535 1515 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 3536 1515 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 3537 1515 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 3538 1515 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 3539 1515 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 3540 1515 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 3541 1516 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 3542 1516 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 3543 1516 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 3544 1516 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 3545 1516 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 3546 1516 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 3547 1517 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 3548 1517 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 3549 1517 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 3550 1517 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 3551 1517 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 3552 1517 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 3553 1517 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 3554 1517 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 3555 1517 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 3556 1517 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 3557 1517 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 3558 1517 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 3559 1517 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3560 1517 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 3561 1517 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 3562 1517 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 3563 1518 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 3564 1518 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3565 1518 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 3566 1518 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 3567 1518 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0015 0015d8b6 size 4
Debug: 3568 1518 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 3569 1518 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3570 1518 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 3571 1518 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 3572 1518 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 3573 1518 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 3574 1518 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 3575 1518 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 3576 1518 armv7m.c:144 armv7m_restore_context():  
Debug: 3577 1518 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 3578 1519 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 3579 1519 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 3580 1519 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 3581 1519 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 3582 1519 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 3583 1519 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 3584 1519 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 3585 1519 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 3586 1519 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 3587 1520 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 3588 1520 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 3589 1520 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 3590 1520 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 3591 1539 cortex_m.c:548 cortex_m_poll():  
Debug: 3592 1539 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 3593 1539 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 3594 1540 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 3595 1540 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 3596 1540 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 3597 1540 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 3598 1540 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 3599 1541 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 3600 1541 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 3601 1541 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 3602 1541 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 3603 1541 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 3604 1541 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 3605 1542 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 3606 1542 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 3607 1542 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 3608 1542 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 3609 1542 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 3610 1542 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 3611 1543 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 3612 1543 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 3613 1543 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 3614 1543 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 3615 1543 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 3616 1543 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 3617 1543 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 3618 1543 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 3619 1544 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 3620 1544 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 3621 1544 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 3622 1544 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 3623 1544 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 3624 1544 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 3625 1544 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 3626 1544 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3627 1544 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 3628 1544 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 3629 1544 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 3630 1544 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 3631 1544 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 3632 1544 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3633 1544 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 3634 1544 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 3635 1544 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 3636 1544 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 3637 1544 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3638 1544 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 3639 1544 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 3640 1544 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 3641 1546 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 3642 1546 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 3643 1546 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 3644 1546 armv7m.c:144 armv7m_restore_context():  
Debug: 3645 1546 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 3646 1546 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 3647 1546 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 3648 1547 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 3649 1547 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 3650 1547 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 3651 1547 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 3652 1547 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 3653 1547 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 3654 1547 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 3655 1547 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 3656 1547 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 3657 1547 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 3658 1547 cortex_m.c:548 cortex_m_poll():  
Debug: 3659 1547 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 3660 1548 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 3661 1548 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 3662 1548 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 3663 1548 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 3664 1549 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 3665 1549 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 3666 1549 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 3667 1549 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 3668 1549 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 3669 1549 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 3670 1550 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 3671 1550 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 3672 1550 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 3673 1550 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 3674 1550 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 3675 1550 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 3676 1551 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 3677 1551 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 3678 1551 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 3679 1551 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 3680 1551 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 3681 1551 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 3682 1552 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 3683 1552 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 3684 1552 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 3685 1552 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 3686 1552 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 3687 1552 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 3688 1552 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 3689 1552 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 3690 1552 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 3691 1552 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 3692 1552 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 3693 1552 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3694 1552 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 3695 1552 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 3696 1552 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 3697 1552 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 3698 1552 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3699 1552 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 3700 1552 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 3701 1552 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0016 0016d8b6 size 4
Debug: 3702 1552 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 3703 1552 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3704 1552 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 3705 1552 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 3706 1552 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 3707 1553 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 3708 1553 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 3709 1553 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 3710 1553 armv7m.c:144 armv7m_restore_context():  
Debug: 3711 1553 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 3712 1553 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 3713 1553 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 3714 1553 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 3715 1553 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 3716 1554 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 3717 1554 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 3718 1554 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 3719 1554 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 3720 1554 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 3721 1554 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 3722 1554 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 3723 1554 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 3724 1554 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 3725 1573 cortex_m.c:548 cortex_m_poll():  
Debug: 3726 1573 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 3727 1574 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 3728 1574 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 3729 1574 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 3730 1574 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 3731 1574 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 3732 1574 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 3733 1575 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 3734 1575 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 3735 1575 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 3736 1575 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 3737 1575 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 3738 1576 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 3739 1576 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 3740 1576 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 3741 1576 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 3742 1576 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 3743 1576 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 3744 1576 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 3745 1577 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 3746 1577 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 3747 1577 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 3748 1577 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 3749 1577 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 3750 1577 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 3751 1577 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 3752 1577 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 3753 1578 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 3754 1578 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 3755 1578 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 3756 1578 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 3757 1578 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 3758 1578 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 3759 1578 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 3760 1578 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3761 1578 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 3762 1578 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 3763 1578 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 3764 1578 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 3765 1578 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 3766 1578 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3767 1578 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 3768 1578 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 3769 1578 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 3770 1578 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 3771 1578 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3772 1578 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 3773 1578 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 3774 1578 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 3775 1580 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 3776 1580 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 3777 1580 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 3778 1580 armv7m.c:144 armv7m_restore_context():  
Debug: 3779 1580 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 3780 1580 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 3781 1580 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 3782 1581 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 3783 1581 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 3784 1581 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 3785 1581 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 3786 1581 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 3787 1581 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 3788 1581 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 3789 1581 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 3790 1581 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 3791 1581 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 3792 1581 cortex_m.c:548 cortex_m_poll():  
Debug: 3793 1581 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 3794 1582 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 3795 1582 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 3796 1582 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 3797 1582 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 3798 1583 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 3799 1583 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 3800 1583 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 3801 1583 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 3802 1583 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 3803 1583 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 3804 1584 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 3805 1584 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 3806 1584 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 3807 1584 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 3808 1584 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 3809 1584 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 3810 1585 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 3811 1585 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 3812 1585 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 3813 1585 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 3814 1585 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 3815 1585 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 3816 1586 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 3817 1586 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 3818 1586 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 3819 1586 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 3820 1586 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 3821 1586 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 3822 1586 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 3823 1586 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 3824 1586 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 3825 1586 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 3826 1586 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 3827 1586 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3828 1586 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 3829 1586 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 3830 1586 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 3831 1586 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 3832 1586 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3833 1586 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 3834 1586 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 3835 1586 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0017 0017d8b6 size 4
Debug: 3836 1586 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 3837 1586 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3838 1586 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 3839 1586 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 3840 1586 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 3841 1587 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 3842 1587 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 3843 1587 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 3844 1587 armv7m.c:144 armv7m_restore_context():  
Debug: 3845 1587 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 3846 1587 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 3847 1587 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 3848 1587 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 3849 1587 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 3850 1587 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 3851 1587 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 3852 1588 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 3853 1588 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 3854 1588 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 3855 1588 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 3856 1588 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 3857 1588 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 3858 1588 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 3859 1607 cortex_m.c:548 cortex_m_poll():  
Debug: 3860 1607 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 3861 1607 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 3862 1608 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 3863 1608 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 3864 1608 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 3865 1608 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 3866 1608 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 3867 1609 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 3868 1609 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 3869 1609 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 3870 1609 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 3871 1609 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 3872 1609 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 3873 1610 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 3874 1610 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 3875 1610 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 3876 1610 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 3877 1610 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 3878 1610 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 3879 1611 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 3880 1611 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 3881 1611 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 3882 1611 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 3883 1611 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 3884 1611 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 3885 1611 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 3886 1611 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 3887 1612 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 3888 1612 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 3889 1612 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 3890 1612 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 3891 1612 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 3892 1612 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 3893 1612 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 3894 1612 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3895 1612 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 3896 1612 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 3897 1612 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 3898 1612 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 3899 1612 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 3900 1612 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3901 1612 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 3902 1612 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 3903 1612 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 3904 1612 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 3905 1612 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3906 1612 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 3907 1612 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 3908 1612 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 3909 1614 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 3910 1614 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 3911 1614 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 3912 1614 armv7m.c:144 armv7m_restore_context():  
Debug: 3913 1614 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 3914 1614 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 3915 1614 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 3916 1614 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 3917 1614 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 3918 1615 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 3919 1615 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 3920 1615 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 3921 1615 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 3922 1615 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 3923 1615 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 3924 1615 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 3925 1615 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 3926 1615 cortex_m.c:548 cortex_m_poll():  
Debug: 3927 1615 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 3928 1616 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 3929 1616 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 3930 1616 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 3931 1616 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 3932 1616 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 3933 1617 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 3934 1617 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 3935 1617 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 3936 1617 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 3937 1617 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 3938 1617 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 3939 1618 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 3940 1618 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 3941 1618 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 3942 1618 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 3943 1618 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 3944 1618 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 3945 1619 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 3946 1619 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 3947 1619 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 3948 1619 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 3949 1619 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 3950 1619 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 3951 1620 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 3952 1620 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 3953 1620 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 3954 1620 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 3955 1620 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 3956 1620 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 3957 1620 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 3958 1620 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 3959 1620 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 3960 1620 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 3961 1620 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3962 1620 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 3963 1620 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 3964 1620 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 3965 1620 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 3966 1620 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3967 1620 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 3968 1620 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 3969 1620 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0018 0018d8b6 size 4
Debug: 3970 1620 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 3971 1620 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3972 1620 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 3973 1620 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 3974 1620 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 3975 1620 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 3976 1621 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 3977 1621 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 3978 1621 armv7m.c:144 armv7m_restore_context():  
Debug: 3979 1621 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 3980 1621 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 3981 1621 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 3982 1621 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 3983 1621 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 3984 1621 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 3985 1621 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 3986 1622 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 3987 1622 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 3988 1622 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 3989 1622 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 3990 1622 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 3991 1622 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 3992 1622 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 3993 1641 cortex_m.c:548 cortex_m_poll():  
Debug: 3994 1641 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 3995 1642 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 3996 1642 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 3997 1642 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 3998 1642 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 3999 1642 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 4000 1643 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 4001 1643 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 4002 1643 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 4003 1643 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 4004 1643 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 4005 1643 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 4006 1644 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 4007 1644 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 4008 1644 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 4009 1644 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 4010 1644 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 4011 1644 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 4012 1645 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 4013 1645 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 4014 1645 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 4015 1645 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 4016 1645 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 4017 1645 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 4018 1646 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 4019 1646 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 4020 1646 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 4021 1646 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 4022 1646 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 4023 1646 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 4024 1646 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 4025 1646 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 4026 1646 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 4027 1646 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 4028 1646 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4029 1646 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 4030 1646 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 4031 1646 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 4032 1646 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 4033 1646 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 4034 1646 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4035 1646 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 4036 1646 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 4037 1646 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 4038 1646 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 4039 1646 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4040 1646 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 4041 1646 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 4042 1646 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 4043 1648 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 4044 1648 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 4045 1648 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 4046 1648 armv7m.c:144 armv7m_restore_context():  
Debug: 4047 1648 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 4048 1648 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 4049 1648 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 4050 1649 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 4051 1649 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 4052 1649 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 4053 1649 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 4054 1649 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 4055 1649 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 4056 1649 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 4057 1649 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 4058 1649 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 4059 1649 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 4060 1649 cortex_m.c:548 cortex_m_poll():  
Debug: 4061 1649 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 4062 1650 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 4063 1650 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 4064 1650 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 4065 1650 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 4066 1651 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 4067 1651 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 4068 1651 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 4069 1651 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 4070 1651 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 4071 1651 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 4072 1652 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 4073 1652 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 4074 1652 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 4075 1652 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 4076 1652 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 4077 1652 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 4078 1653 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 4079 1653 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 4080 1653 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 4081 1653 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 4082 1653 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 4083 1653 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 4084 1654 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 4085 1654 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 4086 1654 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 4087 1654 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 4088 1654 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 4089 1654 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 4090 1654 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 4091 1654 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 4092 1654 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 4093 1654 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 4094 1654 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 4095 1654 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4096 1654 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 4097 1654 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 4098 1654 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 4099 1654 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 4100 1654 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4101 1654 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 4102 1654 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 4103 1654 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0019 0019d8b6 size 4
Debug: 4104 1654 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 4105 1654 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4106 1654 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 4107 1654 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 4108 1654 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 4109 1655 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 4110 1655 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 4111 1655 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 4112 1655 armv7m.c:144 armv7m_restore_context():  
Debug: 4113 1655 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 4114 1656 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 4115 1656 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 4116 1656 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 4117 1656 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 4118 1656 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 4119 1656 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 4120 1656 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 4121 1656 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 4122 1656 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 4123 1656 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 4124 1656 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 4125 1656 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 4126 1656 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 4127 1676 cortex_m.c:548 cortex_m_poll():  
Debug: 4128 1676 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 4129 1676 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 4130 1677 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 4131 1677 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 4132 1677 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 4133 1677 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 4134 1677 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 4135 1677 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 4136 1678 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 4137 1678 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 4138 1678 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 4139 1678 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 4140 1678 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 4141 1679 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 4142 1679 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 4143 1679 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 4144 1679 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 4145 1679 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 4146 1679 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 4147 1680 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 4148 1680 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 4149 1680 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 4150 1680 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 4151 1680 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 4152 1680 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 4153 1680 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 4154 1680 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 4155 1681 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 4156 1681 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 4157 1681 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 4158 1681 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 4159 1681 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 4160 1681 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 4161 1681 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 4162 1681 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4163 1681 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 4164 1681 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 4165 1681 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 4166 1681 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 4167 1681 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 4168 1681 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4169 1681 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 4170 1681 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 4171 1681 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 4172 1681 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 4173 1681 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4174 1681 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 4175 1681 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 4176 1681 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 4177 1683 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 4178 1683 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 4179 1683 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 4180 1683 armv7m.c:144 armv7m_restore_context():  
Debug: 4181 1683 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 4182 1683 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 4183 1683 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 4184 1684 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 4185 1684 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 4186 1684 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 4187 1684 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 4188 1684 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 4189 1684 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 4190 1684 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 4191 1684 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 4192 1684 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 4193 1684 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 4194 1684 cortex_m.c:548 cortex_m_poll():  
Debug: 4195 1684 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 4196 1685 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 4197 1685 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 4198 1685 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 4199 1685 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 4200 1686 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 4201 1686 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 4202 1686 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 4203 1686 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 4204 1686 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 4205 1686 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 4206 1687 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 4207 1687 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 4208 1687 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 4209 1687 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 4210 1687 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 4211 1687 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 4212 1687 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 4213 1687 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 4214 1687 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 4215 1688 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 4216 1688 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 4217 1688 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 4218 1688 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 4219 1689 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 4220 1689 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 4221 1689 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 4222 1689 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 4223 1689 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 4224 1689 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 4225 1689 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 4226 1689 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 4227 1689 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 4228 1689 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 4229 1689 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4230 1689 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 4231 1689 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 4232 1689 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 4233 1689 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 4234 1689 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4235 1689 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 4236 1689 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 4237 1689 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 001a 001ad8b6 size 4
Debug: 4238 1689 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 4239 1689 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4240 1689 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 4241 1689 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 4242 1689 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 4243 1689 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 4244 1690 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 4245 1690 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 4246 1690 armv7m.c:144 armv7m_restore_context():  
Debug: 4247 1690 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 4248 1690 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 4249 1690 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 4250 1690 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 4251 1690 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 4252 1690 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 4253 1690 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 4254 1691 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 4255 1691 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 4256 1691 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 4257 1691 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 4258 1691 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 4259 1691 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 4260 1691 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 4261 1710 cortex_m.c:548 cortex_m_poll():  
Debug: 4262 1710 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 4263 1710 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 4264 1711 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 4265 1711 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 4266 1711 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 4267 1711 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 4268 1711 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 4269 1712 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 4270 1712 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 4271 1712 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 4272 1712 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 4273 1712 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 4274 1712 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 4275 1713 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 4276 1713 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 4277 1713 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 4278 1713 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 4279 1713 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 4280 1713 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 4281 1714 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 4282 1714 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 4283 1714 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 4284 1714 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 4285 1714 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 4286 1714 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 4287 1714 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 4288 1714 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 4289 1715 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 4290 1715 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 4291 1715 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 4292 1715 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 4293 1715 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 4294 1715 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 4295 1715 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 4296 1715 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4297 1715 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 4298 1715 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 4299 1715 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 4300 1715 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 4301 1715 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 4302 1715 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4303 1715 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 4304 1715 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 4305 1715 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 4306 1715 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 4307 1715 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4308 1715 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 4309 1715 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 4310 1715 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 4311 1717 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 4312 1717 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 4313 1717 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 4314 1717 armv7m.c:144 armv7m_restore_context():  
Debug: 4315 1717 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 4316 1717 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 4317 1717 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 4318 1717 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 4319 1717 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 4320 1718 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 4321 1718 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 4322 1718 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 4323 1718 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 4324 1718 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 4325 1718 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 4326 1718 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 4327 1718 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 4328 1718 cortex_m.c:548 cortex_m_poll():  
Debug: 4329 1718 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 4330 1719 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 4331 1719 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 4332 1719 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 4333 1719 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 4334 1719 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 4335 1720 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 4336 1720 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 4337 1720 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 4338 1720 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 4339 1720 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 4340 1720 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 4341 1721 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 4342 1721 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 4343 1721 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 4344 1721 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 4345 1721 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 4346 1722 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 4347 1722 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 4348 1722 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 4349 1722 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 4350 1722 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 4351 1723 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 4352 1723 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 4353 1723 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 4354 1723 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 4355 1723 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 4356 1723 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 4357 1723 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 4358 1723 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 4359 1723 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 4360 1723 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 4361 1723 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 4362 1723 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 4363 1723 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4364 1723 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 4365 1723 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 4366 1723 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 4367 1723 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 4368 1723 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4369 1723 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 4370 1723 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 4371 1724 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 001b 001bd8b6 size 4
Debug: 4372 1724 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 4373 1724 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4374 1724 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 4375 1724 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 4376 1724 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 4377 1724 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 4378 1724 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 4379 1724 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 4380 1724 armv7m.c:144 armv7m_restore_context():  
Debug: 4381 1724 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 4382 1724 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 4383 1725 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 4384 1725 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 4385 1725 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 4386 1725 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 4387 1725 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 4388 1725 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 4389 1725 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 4390 1725 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 4391 1725 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 4392 1725 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 4393 1725 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 4394 1725 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 4395 1744 cortex_m.c:548 cortex_m_poll():  
Debug: 4396 1744 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 4397 1744 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 4398 1745 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 4399 1745 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 4400 1745 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 4401 1745 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 4402 1746 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 4403 1746 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 4404 1746 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 4405 1746 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 4406 1746 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 4407 1746 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 4408 1747 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 4409 1747 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 4410 1747 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 4411 1747 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 4412 1747 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 4413 1747 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 4414 1748 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 4415 1748 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 4416 1748 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 4417 1748 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 4418 1748 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 4419 1748 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 4420 1749 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 4421 1749 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 4422 1749 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 4423 1749 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 4424 1749 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 4425 1749 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 4426 1749 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 4427 1749 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 4428 1749 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 4429 1749 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 4430 1749 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4431 1749 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 4432 1749 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 4433 1749 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 4434 1749 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 4435 1749 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 4436 1749 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4437 1749 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 4438 1749 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 4439 1749 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 4440 1749 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 4441 1749 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4442 1749 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 4443 1749 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 4444 1749 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 4445 1751 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 4446 1751 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 4447 1751 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 4448 1751 armv7m.c:144 armv7m_restore_context():  
Debug: 4449 1751 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 4450 1751 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 4451 1751 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 4452 1752 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 4453 1752 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 4454 1752 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 4455 1752 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 4456 1752 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 4457 1752 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 4458 1752 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 4459 1752 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 4460 1752 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 4461 1752 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 4462 1752 cortex_m.c:548 cortex_m_poll():  
Debug: 4463 1752 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 4464 1753 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 4465 1753 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 4466 1753 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 4467 1753 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 4468 1754 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 4469 1754 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 4470 1754 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 4471 1754 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 4472 1754 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 4473 1754 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 4474 1755 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 4475 1755 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 4476 1755 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 4477 1755 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 4478 1756 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 4479 1756 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 4480 1756 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 4481 1756 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 4482 1756 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 4483 1756 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 4484 1757 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 4485 1757 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 4486 1757 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 4487 1757 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 4488 1757 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 4489 1757 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 4490 1757 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 4491 1757 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 4492 1757 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 4493 1757 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 4494 1757 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 4495 1757 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 4496 1757 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 4497 1757 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4498 1757 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 4499 1757 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 4500 1758 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 4501 1758 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 4502 1758 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4503 1758 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 4504 1758 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 4505 1758 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 001c 001cd8b6 size 4
Debug: 4506 1758 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 4507 1758 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4508 1758 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 4509 1758 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 4510 1758 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 4511 1758 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 4512 1758 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 4513 1758 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 4514 1758 armv7m.c:144 armv7m_restore_context():  
Debug: 4515 1758 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 4516 1759 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 4517 1759 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 4518 1759 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 4519 1759 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 4520 1759 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 4521 1759 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 4522 1759 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 4523 1759 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 4524 1759 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 4525 1759 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 4526 1759 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 4527 1759 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 4528 1759 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 4529 1779 cortex_m.c:548 cortex_m_poll():  
Debug: 4530 1779 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 4531 1779 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 4532 1780 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 4533 1780 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 4534 1780 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 4535 1780 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 4536 1780 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 4537 1780 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 4538 1781 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 4539 1781 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 4540 1781 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 4541 1781 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 4542 1781 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 4543 1781 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 4544 1782 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 4545 1782 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 4546 1782 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 4547 1782 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 4548 1782 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 4549 1782 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 4550 1783 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 4551 1783 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 4552 1783 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 4553 1783 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 4554 1783 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 4555 1783 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 4556 1783 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 4557 1784 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 4558 1784 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 4559 1784 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 4560 1784 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 4561 1784 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 4562 1784 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 4563 1784 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 4564 1784 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4565 1784 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 4566 1784 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 4567 1784 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 4568 1784 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 4569 1784 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 4570 1784 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4571 1784 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 4572 1784 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 4573 1784 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 4574 1784 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 4575 1784 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4576 1784 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 4577 1784 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 4578 1784 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 4579 1786 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 4580 1786 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 4581 1786 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 4582 1786 armv7m.c:144 armv7m_restore_context():  
Debug: 4583 1786 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 4584 1786 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 4585 1786 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 4586 1786 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 4587 1786 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 4588 1786 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 4589 1787 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 4590 1787 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 4591 1787 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 4592 1787 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 4593 1787 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 4594 1787 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 4595 1787 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 4596 1787 cortex_m.c:548 cortex_m_poll():  
Debug: 4597 1787 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 4598 1787 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 4599 1787 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 4600 1787 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 4601 1787 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 4602 1789 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 4603 1789 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 4604 1789 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 4605 1789 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 4606 1790 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 4607 1790 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 4608 1790 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 4609 1790 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 4610 1790 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 4611 1790 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 4612 1791 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 4613 1791 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 4614 1791 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 4615 1791 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 4616 1791 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 4617 1791 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 4618 1792 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 4619 1792 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 4620 1792 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 4621 1792 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 4622 1792 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 4623 1792 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 4624 1792 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 4625 1792 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 4626 1792 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 4627 1792 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 4628 1792 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 4629 1792 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 4630 1792 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 4631 1793 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4632 1793 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 4633 1793 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 4634 1793 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 4635 1793 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 4636 1793 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4637 1793 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 4638 1793 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 4639 1793 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 001d 001dd8b6 size 4
Debug: 4640 1793 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 4641 1793 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4642 1793 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 4643 1793 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 4644 1793 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 4645 1793 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 4646 1793 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 4647 1793 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 4648 1793 armv7m.c:144 armv7m_restore_context():  
Debug: 4649 1793 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 4650 1794 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 4651 1794 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 4652 1794 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 4653 1794 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 4654 1794 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 4655 1794 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 4656 1794 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 4657 1794 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 4658 1794 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 4659 1795 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 4660 1795 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 4661 1795 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 4662 1795 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 4664 1813 cortex_m.c:548 cortex_m_poll():  
Debug: 4665 1813 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 4666 1814 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 4667 1814 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 4668 1814 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 4669 1815 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 4670 1815 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 4671 1815 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 4672 1815 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 4673 1815 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 4674 1815 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 4675 1816 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 4676 1816 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 4677 1816 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 4678 1816 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 4679 1816 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 4680 1816 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 4681 1817 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 4682 1817 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 4683 1817 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 4684 1817 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 4685 1817 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 4686 1818 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 4687 1818 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 4688 1818 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 4689 1818 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 4690 1818 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 4691 1818 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 4692 1818 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 4693 1818 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 4694 1818 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 4695 1818 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 4696 1818 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 4697 1818 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 4698 1818 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 4699 1818 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4700 1818 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 4701 1818 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 4702 1818 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 4703 1819 psoc4.c:721 psoc4_write(): Downloaded  3712 of 33371 bytes
Debug: 4704 1819 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 4705 1819 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 4706 1819 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4707 1819 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 4708 1819 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 4709 1819 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 4710 1819 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 4711 1819 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4712 1819 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 4713 1819 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 4714 1819 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 4715 1820 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 4716 1820 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 4717 1821 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 4718 1821 armv7m.c:144 armv7m_restore_context():  
Debug: 4719 1821 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 4720 1821 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 4721 1821 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 4722 1821 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 4723 1821 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 4724 1821 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 4725 1821 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 4726 1821 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 4727 1821 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 4728 1822 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 4729 1822 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 4730 1822 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 4731 1822 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 4732 1822 cortex_m.c:548 cortex_m_poll():  
Debug: 4733 1822 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 4734 1823 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 4735 1823 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 4736 1823 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 4737 1823 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 4738 1823 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 4739 1824 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 4740 1824 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 4741 1824 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 4742 1824 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 4743 1824 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 4744 1824 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 4745 1825 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 4746 1825 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 4747 1825 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 4748 1825 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 4749 1825 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 4750 1825 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 4751 1826 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 4752 1826 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 4753 1826 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 4754 1826 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 4755 1826 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 4756 1826 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 4757 1827 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 4758 1827 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 4759 1827 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 4760 1827 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 4761 1827 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 4762 1827 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 4763 1827 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 4764 1827 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 4765 1827 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 4766 1827 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 4767 1827 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4768 1827 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 4769 1827 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 4770 1827 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 4771 1827 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 4772 1827 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4773 1827 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 4774 1827 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 4775 1827 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 001e 001ed8b6 size 4
Debug: 4776 1827 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 4777 1827 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4778 1827 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 4779 1827 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 4780 1827 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 4781 1828 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 4782 1828 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 4783 1828 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 4784 1828 armv7m.c:144 armv7m_restore_context():  
Debug: 4785 1828 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 4786 1828 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 4787 1828 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 4788 1828 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 4789 1828 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 4790 1828 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 4791 1828 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 4792 1829 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 4793 1829 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 4794 1829 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 4795 1829 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 4796 1829 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 4797 1829 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 4798 1829 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 4799 1848 cortex_m.c:548 cortex_m_poll():  
Debug: 4800 1848 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 4801 1848 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 4802 1849 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 4803 1849 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 4804 1849 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 4805 1849 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 4806 1849 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 4807 1849 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 4808 1850 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 4809 1850 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 4810 1850 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 4811 1850 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 4812 1850 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 4813 1850 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 4814 1851 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 4815 1851 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 4816 1851 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 4817 1851 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 4818 1851 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 4819 1852 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 4820 1852 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 4821 1852 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 4822 1852 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 4823 1852 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 4824 1852 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 4825 1852 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 4826 1852 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 4827 1853 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 4828 1853 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 4829 1853 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 4830 1853 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 4831 1853 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 4832 1853 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 4833 1853 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 4834 1853 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4835 1853 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 4836 1853 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 4837 1853 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 4838 1853 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 4839 1853 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 4840 1853 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4841 1853 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 4842 1853 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 4843 1853 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 4844 1853 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 4845 1853 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4846 1853 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 4847 1853 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 4848 1853 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 4849 1855 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 4850 1855 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 4851 1855 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 4852 1855 armv7m.c:144 armv7m_restore_context():  
Debug: 4853 1855 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 4854 1856 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 4855 1856 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 4856 1856 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 4857 1856 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 4858 1856 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 4859 1856 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 4860 1856 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 4861 1856 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 4862 1856 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 4863 1856 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 4864 1856 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 4865 1856 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 4866 1856 cortex_m.c:548 cortex_m_poll():  
Debug: 4867 1856 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 4868 1857 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 4869 1857 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 4870 1857 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 4871 1857 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 4872 1858 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 4873 1858 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 4874 1858 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 4875 1858 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 4876 1858 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 4877 1859 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 4878 1859 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 4879 1859 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 4880 1859 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 4881 1859 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 4882 1859 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 4883 1860 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 4884 1860 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 4885 1860 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 4886 1860 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 4887 1860 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 4888 1860 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 4889 1861 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 4890 1861 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 4891 1861 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 4892 1861 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 4893 1861 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 4894 1861 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 4895 1861 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 4896 1861 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 4897 1861 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 4898 1861 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 4899 1861 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 4900 1861 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 4901 1861 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4902 1861 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 4903 1861 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 4904 1861 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 4905 1861 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 4906 1861 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4907 1861 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 4908 1861 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 4909 1862 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 001f 001fd8b6 size 4
Debug: 4910 1862 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 4911 1862 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4912 1862 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 4913 1862 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 4914 1862 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 4915 1862 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 4916 1862 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 4917 1862 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 4918 1862 armv7m.c:144 armv7m_restore_context():  
Debug: 4919 1862 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 4920 1862 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 4921 1862 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 4922 1863 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 4923 1863 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 4924 1863 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 4925 1863 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 4926 1863 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 4927 1863 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 4928 1863 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 4929 1863 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 4930 1863 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 4931 1863 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 4932 1863 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 4933 1882 cortex_m.c:548 cortex_m_poll():  
Debug: 4934 1882 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 4935 1883 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 4936 1883 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 4937 1883 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 4938 1883 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 4939 1883 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 4940 1884 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 4941 1884 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 4942 1884 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 4943 1884 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 4944 1884 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 4945 1884 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 4946 1885 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 4947 1885 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 4948 1885 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 4949 1885 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 4950 1885 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 4951 1885 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 4952 1886 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 4953 1886 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 4954 1886 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 4955 1886 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 4956 1886 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 4957 1886 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 4958 1887 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 4959 1887 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 4960 1887 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 4961 1887 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 4962 1887 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 4963 1887 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 4964 1887 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 4965 1887 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 4966 1887 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 4967 1887 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 4968 1887 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4969 1887 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 4970 1887 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 4971 1887 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 4972 1887 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 4973 1887 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 4974 1887 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4975 1887 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 4976 1887 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 4977 1887 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 4978 1887 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 4979 1887 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4980 1887 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 4981 1887 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 4982 1887 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 4983 1888 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 4984 1888 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 4985 1889 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 4986 1889 armv7m.c:144 armv7m_restore_context():  
Debug: 4987 1889 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 4988 1889 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 4989 1889 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 4990 1889 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 4991 1889 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 4992 1889 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 4993 1889 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 4994 1889 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 4995 1889 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 4996 1890 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 4997 1890 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 4998 1890 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 4999 1890 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 5000 1890 cortex_m.c:548 cortex_m_poll():  
Debug: 5001 1890 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 5002 1890 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 5003 1891 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 5004 1891 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 5005 1891 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 5006 1891 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 5007 1891 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 5008 1891 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 5009 1892 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 5010 1892 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 5011 1892 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 5012 1892 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 5013 1892 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 5014 1892 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 5015 1893 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 5016 1893 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 5017 1893 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 5018 1893 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 5019 1893 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 5020 1893 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 5021 1894 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 5022 1894 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 5023 1894 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 5024 1894 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 5025 1894 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 5026 1894 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 5027 1894 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 5028 1894 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 5029 1894 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 5030 1894 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 5031 1894 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 5032 1894 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 5033 1895 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 5034 1895 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 5035 1895 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5036 1895 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 5037 1895 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 5038 1895 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 5039 1895 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 5040 1895 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5041 1895 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 5042 1895 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 5043 1895 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0020 0020d8b6 size 4
Debug: 5044 1895 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 5045 1895 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5046 1895 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 5047 1895 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 5048 1895 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 5049 1895 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 5050 1895 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 5051 1895 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 5052 1895 armv7m.c:144 armv7m_restore_context():  
Debug: 5053 1895 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 5054 1896 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 5055 1896 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 5056 1896 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 5057 1896 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 5058 1896 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 5059 1896 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 5060 1896 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 5061 1896 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 5062 1896 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 5063 1896 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 5064 1896 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 5065 1896 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 5066 1897 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 5067 1916 cortex_m.c:548 cortex_m_poll():  
Debug: 5068 1916 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 5069 1917 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 5070 1917 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 5071 1917 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 5072 1918 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 5073 1918 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 5074 1918 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 5075 1918 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 5076 1918 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 5077 1918 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 5078 1919 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 5079 1919 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 5080 1919 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 5081 1919 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 5082 1919 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 5083 1919 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 5084 1920 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 5085 1920 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 5086 1920 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 5087 1920 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 5088 1920 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 5089 1920 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 5090 1921 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 5091 1921 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 5092 1921 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 5093 1921 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 5094 1921 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 5095 1921 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 5096 1921 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 5097 1921 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 5098 1921 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 5099 1921 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 5100 1921 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 5101 1921 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 5102 1921 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5103 1921 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 5104 1921 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 5105 1921 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 5106 1921 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 5107 1921 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 5108 1921 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5109 1921 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 5110 1921 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 5111 1922 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 5112 1922 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 5113 1922 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5114 1922 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 5115 1922 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 5116 1922 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 5117 1923 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 5118 1923 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 5119 1923 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 5120 1923 armv7m.c:144 armv7m_restore_context():  
Debug: 5121 1923 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 5122 1924 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 5123 1924 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 5124 1924 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 5125 1924 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 5126 1924 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 5127 1924 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 5128 1924 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 5129 1924 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 5130 1924 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 5131 1925 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 5132 1925 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 5133 1925 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 5134 1925 cortex_m.c:548 cortex_m_poll():  
Debug: 5135 1925 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 5136 1925 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 5137 1926 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 5138 1926 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 5139 1926 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 5140 1926 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 5141 1926 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 5142 1926 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 5143 1927 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 5144 1927 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 5145 1927 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 5146 1927 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 5147 1927 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 5148 1927 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 5149 1928 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 5150 1928 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 5151 1928 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 5152 1928 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 5153 1928 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 5154 1928 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 5155 1929 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 5156 1929 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 5157 1929 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 5158 1929 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 5159 1929 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 5160 1929 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 5161 1929 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 5162 1929 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 5163 1929 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 5164 1930 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 5165 1930 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 5166 1930 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 5167 1930 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 5168 1930 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 5169 1930 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5170 1930 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 5171 1930 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 5172 1930 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 5173 1930 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 5174 1930 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5175 1930 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 5176 1930 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 5177 1930 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0021 0021d8b6 size 4
Debug: 5178 1930 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 5179 1930 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5180 1930 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 5181 1930 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 5182 1930 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 5183 1930 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 5184 1930 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 5185 1930 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 5186 1930 armv7m.c:144 armv7m_restore_context():  
Debug: 5187 1930 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 5188 1931 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 5189 1931 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 5190 1931 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 5191 1931 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 5192 1931 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 5193 1931 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 5194 1931 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 5195 1931 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 5196 1931 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 5197 1932 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 5198 1932 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 5199 1932 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 5200 1932 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 5201 1950 cortex_m.c:548 cortex_m_poll():  
Debug: 5202 1950 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 5203 1951 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 5204 1951 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 5205 1951 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 5206 1952 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 5207 1952 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 5208 1952 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 5209 1952 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 5210 1952 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 5211 1952 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 5212 1953 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 5213 1953 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 5214 1953 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 5215 1953 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 5216 1953 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 5217 1953 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 5218 1954 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 5219 1954 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 5220 1954 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 5221 1954 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 5222 1954 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 5223 1954 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 5224 1955 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 5225 1955 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 5226 1955 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 5227 1955 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 5228 1955 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 5229 1955 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 5230 1955 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 5231 1955 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 5232 1955 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 5233 1955 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 5234 1956 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 5235 1956 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 5236 1956 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5237 1956 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 5238 1956 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 5239 1956 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 5240 1956 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 5241 1956 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 5242 1956 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5243 1956 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 5244 1956 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 5245 1956 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 5246 1956 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 5247 1956 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5248 1956 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 5249 1956 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 5250 1956 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 5251 1957 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 5252 1958 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 5253 1958 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 5254 1958 armv7m.c:144 armv7m_restore_context():  
Debug: 5255 1958 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 5256 1958 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 5257 1958 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 5258 1958 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 5259 1958 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 5260 1958 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 5261 1958 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 5262 1959 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 5263 1959 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 5264 1959 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 5265 1959 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 5266 1959 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 5267 1959 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 5268 1959 cortex_m.c:548 cortex_m_poll():  
Debug: 5269 1959 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 5270 1960 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 5271 1960 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 5272 1960 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 5273 1961 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 5274 1961 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 5275 1961 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 5276 1961 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 5277 1961 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 5278 1962 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 5279 1962 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 5280 1962 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 5281 1962 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 5282 1962 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 5283 1963 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 5284 1963 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 5285 1963 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 5286 1963 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 5287 1963 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 5288 1963 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 5289 1964 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 5290 1964 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 5291 1964 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 5292 1964 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 5293 1964 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 5294 1964 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 5295 1964 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 5296 1964 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 5297 1964 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 5298 1964 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 5299 1964 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 5300 1964 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 5301 1965 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 5302 1965 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 5303 1965 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5304 1965 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 5305 1965 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 5306 1965 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 5307 1965 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 5308 1965 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5309 1965 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 5310 1965 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 5311 1965 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0022 0022d8b6 size 4
Debug: 5312 1965 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 5313 1965 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5314 1965 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 5315 1965 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 5316 1965 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 5317 1965 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 5318 1965 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 5319 1965 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 5320 1965 armv7m.c:144 armv7m_restore_context():  
Debug: 5321 1965 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 5322 1966 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 5323 1966 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 5324 1966 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 5325 1966 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 5326 1966 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 5327 1966 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 5328 1966 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 5329 1966 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 5330 1966 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 5331 1966 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 5332 1966 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 5333 1966 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 5334 1967 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 5335 1985 cortex_m.c:548 cortex_m_poll():  
Debug: 5336 1985 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 5337 1986 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 5338 1986 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 5339 1986 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 5340 1987 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 5341 1987 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 5342 1987 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 5343 1987 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 5344 1987 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 5345 1987 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 5346 1987 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 5347 1987 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 5348 1987 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 5349 1987 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 5350 1987 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 5351 1988 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 5352 1988 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 5353 1988 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 5354 1989 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 5355 1989 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 5356 1989 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 5357 1989 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 5358 1989 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 5359 1989 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 5360 1990 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 5361 1990 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 5362 1990 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 5363 1990 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 5364 1990 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 5365 1990 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 5366 1990 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 5367 1990 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 5368 1990 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 5369 1990 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 5370 1990 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5371 1990 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 5372 1990 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 5373 1990 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 5374 1990 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 5375 1990 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 5376 1990 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5377 1990 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 5378 1990 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 5379 1990 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 5380 1990 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 5381 1990 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5382 1990 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 5383 1990 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 5384 1990 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 5385 1992 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 5386 1992 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 5387 1992 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 5388 1992 armv7m.c:144 armv7m_restore_context():  
Debug: 5389 1992 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 5390 1992 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 5391 1992 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 5392 1992 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 5393 1992 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 5394 1993 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 5395 1993 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 5396 1993 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 5397 1993 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 5398 1993 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 5399 1993 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 5400 1993 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 5401 1993 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 5402 1993 cortex_m.c:548 cortex_m_poll():  
Debug: 5403 1993 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 5404 1994 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 5405 1994 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 5406 1994 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 5407 1994 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 5408 1994 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 5409 1995 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 5410 1995 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 5411 1995 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 5412 1995 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 5413 1995 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 5414 1995 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 5415 1996 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 5416 1996 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 5417 1996 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 5418 1996 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 5419 1996 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 5420 1996 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 5421 1997 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 5422 1997 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 5423 1997 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 5424 1997 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 5425 1997 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 5426 1997 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 5427 1998 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 5428 1998 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 5429 1998 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 5430 1998 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 5431 1998 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 5432 1998 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 5433 1998 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 5434 1998 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 5435 1998 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 5436 1998 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 5437 1998 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5438 1998 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 5439 1998 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 5440 1998 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 5441 1998 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 5442 1998 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5443 1998 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 5444 1998 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 5445 1998 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0023 0023d8b6 size 4
Debug: 5446 1998 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 5447 1998 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5448 1998 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 5449 1998 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 5450 1998 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 5451 1998 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 5452 1999 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 5453 1999 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 5454 1999 armv7m.c:144 armv7m_restore_context():  
Debug: 5455 1999 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 5456 1999 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 5457 1999 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 5458 1999 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 5459 1999 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 5460 1999 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 5461 1999 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 5462 2000 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 5463 2000 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 5464 2000 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 5465 2000 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 5466 2000 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 5467 2000 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 5468 2000 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 5469 2019 cortex_m.c:548 cortex_m_poll():  
Debug: 5470 2019 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 5471 2019 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 5472 2021 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 5473 2021 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 5474 2021 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 5475 2021 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 5476 2021 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 5477 2021 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 5478 2022 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 5479 2022 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 5480 2022 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 5481 2022 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 5482 2023 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 5483 2023 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 5484 2023 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 5485 2023 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 5486 2023 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 5487 2023 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 5488 2024 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 5489 2024 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 5490 2024 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 5491 2024 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 5492 2024 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 5493 2024 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 5494 2025 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 5495 2025 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 5496 2025 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 5497 2025 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 5498 2025 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 5499 2025 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 5500 2025 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 5501 2025 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 5502 2025 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 5503 2025 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 5504 2025 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5505 2025 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 5506 2025 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 5507 2025 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 5508 2025 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 5509 2025 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 5510 2025 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5511 2025 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 5512 2025 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 5513 2025 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 5514 2025 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 5515 2025 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5516 2025 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 5517 2025 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 5518 2025 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 5519 2027 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 5520 2027 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 5521 2027 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 5522 2027 armv7m.c:144 armv7m_restore_context():  
Debug: 5523 2027 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 5524 2027 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 5525 2027 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 5526 2028 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 5527 2028 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 5528 2028 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 5529 2028 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 5530 2028 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 5531 2028 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 5532 2028 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 5533 2028 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 5534 2028 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 5535 2028 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 5536 2028 cortex_m.c:548 cortex_m_poll():  
Debug: 5537 2028 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 5538 2029 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 5539 2029 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 5540 2029 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 5541 2029 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 5542 2030 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 5543 2030 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 5544 2030 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 5545 2030 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 5546 2030 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 5547 2030 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 5548 2031 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 5549 2031 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 5550 2031 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 5551 2031 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 5552 2031 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 5553 2031 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 5554 2032 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 5555 2032 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 5556 2032 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 5557 2032 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 5558 2032 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 5559 2032 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 5560 2033 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 5561 2033 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 5562 2033 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 5563 2033 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 5564 2033 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 5565 2033 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 5566 2033 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 5567 2033 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 5568 2033 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 5569 2033 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 5570 2033 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 5571 2033 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5572 2033 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 5573 2033 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 5574 2033 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 5575 2033 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 5576 2033 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5577 2033 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 5578 2033 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 5579 2033 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0024 0024d8b6 size 4
Debug: 5580 2033 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 5581 2034 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5582 2034 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 5583 2034 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 5584 2034 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 5585 2034 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 5586 2034 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 5587 2034 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 5588 2034 armv7m.c:144 armv7m_restore_context():  
Debug: 5589 2034 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 5590 2034 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 5591 2034 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 5592 2035 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 5593 2035 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 5594 2035 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 5595 2035 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 5596 2035 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 5597 2035 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 5598 2035 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 5599 2035 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 5600 2035 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 5601 2035 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 5602 2035 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 5603 2054 cortex_m.c:548 cortex_m_poll():  
Debug: 5604 2054 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 5605 2054 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 5606 2055 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 5607 2055 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 5608 2055 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 5609 2055 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 5610 2056 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 5611 2056 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 5612 2056 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 5613 2056 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 5614 2056 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 5615 2056 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 5616 2057 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 5617 2057 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 5618 2057 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 5619 2057 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 5620 2057 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 5621 2057 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 5622 2058 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 5623 2058 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 5624 2058 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 5625 2058 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 5626 2058 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 5627 2059 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 5628 2059 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 5629 2059 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 5630 2059 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 5631 2059 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 5632 2059 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 5633 2059 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 5634 2059 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 5635 2059 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 5636 2059 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 5637 2059 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 5638 2059 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5639 2059 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 5640 2059 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 5641 2059 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 5642 2059 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 5643 2059 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 5644 2059 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5645 2059 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 5646 2059 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 5647 2059 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 5648 2059 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 5649 2059 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5650 2059 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 5651 2059 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 5652 2059 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 5653 2061 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 5654 2061 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 5655 2061 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 5656 2061 armv7m.c:144 armv7m_restore_context():  
Debug: 5657 2061 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 5658 2061 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 5659 2061 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 5660 2062 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 5661 2062 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 5662 2062 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 5663 2062 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 5664 2062 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 5665 2062 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 5666 2062 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 5667 2062 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 5668 2062 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 5669 2062 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 5670 2062 cortex_m.c:548 cortex_m_poll():  
Debug: 5671 2062 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 5672 2063 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 5673 2063 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 5674 2063 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 5675 2063 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 5676 2064 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 5677 2064 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 5678 2064 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 5679 2064 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 5680 2064 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 5681 2064 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 5682 2065 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 5683 2065 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 5684 2065 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 5685 2065 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 5686 2065 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 5687 2066 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 5688 2066 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 5689 2066 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 5690 2066 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 5691 2066 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 5692 2066 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 5693 2067 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 5694 2067 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 5695 2067 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 5696 2067 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 5697 2067 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 5698 2067 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 5699 2067 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 5700 2067 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 5701 2067 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 5702 2067 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 5703 2067 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 5704 2067 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 5705 2067 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5706 2067 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 5707 2067 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 5708 2067 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 5709 2067 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 5710 2067 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5711 2067 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 5712 2067 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 5713 2068 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0025 0025d8b6 size 4
Debug: 5714 2068 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 5715 2068 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5716 2068 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 5717 2068 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 5718 2068 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 5719 2068 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 5720 2068 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 5721 2068 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 5722 2068 armv7m.c:144 armv7m_restore_context():  
Debug: 5723 2068 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 5724 2068 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 5725 2068 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 5726 2069 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 5727 2069 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 5728 2069 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 5729 2069 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 5730 2069 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 5731 2069 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 5732 2069 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 5733 2069 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 5734 2069 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 5735 2069 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 5736 2069 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 5737 2088 cortex_m.c:548 cortex_m_poll():  
Debug: 5738 2088 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 5739 2088 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 5740 2089 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 5741 2089 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 5742 2089 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 5743 2089 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 5744 2089 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 5745 2090 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 5746 2090 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 5747 2090 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 5748 2090 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 5749 2090 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 5750 2090 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 5751 2091 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 5752 2091 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 5753 2091 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 5754 2091 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 5755 2091 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 5756 2091 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 5757 2092 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 5758 2092 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 5759 2092 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 5760 2092 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 5761 2092 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 5762 2092 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 5763 2092 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 5764 2092 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 5765 2093 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 5766 2093 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 5767 2093 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 5768 2093 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 5769 2093 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 5770 2093 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 5771 2093 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 5772 2093 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5773 2093 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 5774 2093 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 5775 2093 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 5776 2093 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 5777 2093 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 5778 2093 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5779 2093 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 5780 2093 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 5781 2093 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 5782 2093 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 5783 2093 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5784 2093 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 5785 2093 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 5786 2093 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 5787 2095 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 5788 2095 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 5789 2095 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 5790 2095 armv7m.c:144 armv7m_restore_context():  
Debug: 5791 2095 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 5792 2095 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 5793 2095 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 5794 2095 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 5795 2095 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 5796 2096 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 5797 2096 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 5798 2096 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 5799 2096 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 5800 2096 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 5801 2096 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 5802 2096 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 5803 2096 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 5804 2096 cortex_m.c:548 cortex_m_poll():  
Debug: 5805 2096 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 5806 2097 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 5807 2097 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 5808 2097 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 5809 2097 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 5810 2097 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 5811 2098 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 5812 2098 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 5813 2098 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 5814 2098 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 5815 2098 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 5816 2098 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 5817 2099 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 5818 2099 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 5819 2099 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 5820 2099 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 5821 2099 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 5822 2099 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 5823 2100 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 5824 2100 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 5825 2100 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 5826 2100 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 5827 2100 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 5828 2100 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 5829 2101 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 5830 2101 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 5831 2101 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 5832 2101 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 5833 2101 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 5834 2101 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 5835 2101 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 5836 2101 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 5837 2101 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 5838 2101 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 5839 2101 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5840 2101 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 5841 2101 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 5842 2101 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 5843 2101 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 5844 2101 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5845 2101 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 5846 2101 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 5847 2101 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0026 0026d8b6 size 4
Debug: 5848 2101 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 5849 2101 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5850 2101 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 5851 2101 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 5852 2101 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 5853 2101 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 5854 2102 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 5855 2102 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 5856 2102 armv7m.c:144 armv7m_restore_context():  
Debug: 5857 2102 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 5858 2102 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 5859 2102 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 5860 2102 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 5861 2102 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 5862 2102 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 5863 2102 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 5864 2103 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 5865 2103 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 5866 2103 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 5867 2103 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 5868 2103 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 5869 2103 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 5870 2103 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 5871 2122 cortex_m.c:548 cortex_m_poll():  
Debug: 5872 2122 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 5873 2122 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 5874 2123 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 5875 2123 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 5876 2123 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 5877 2123 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 5878 2123 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 5879 2124 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 5880 2124 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 5881 2124 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 5882 2124 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 5883 2124 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 5884 2124 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 5885 2125 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 5886 2125 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 5887 2125 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 5888 2125 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 5889 2125 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 5890 2126 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 5891 2126 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 5892 2126 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 5893 2126 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 5894 2126 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 5895 2126 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 5896 2127 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 5897 2127 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 5898 2127 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 5899 2127 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 5900 2127 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 5901 2127 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 5902 2127 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 5903 2127 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 5904 2127 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 5905 2127 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 5906 2127 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5907 2127 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 5908 2127 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 5909 2127 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 5910 2127 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 5911 2127 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 5912 2127 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5913 2127 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 5914 2127 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 5915 2127 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 5916 2127 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 5917 2127 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5918 2127 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 5919 2127 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 5920 2127 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 5921 2129 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 5922 2129 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 5923 2129 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 5924 2129 armv7m.c:144 armv7m_restore_context():  
Debug: 5925 2129 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 5926 2130 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 5927 2130 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 5928 2130 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 5929 2130 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 5930 2130 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 5931 2130 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 5932 2130 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 5933 2130 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 5934 2130 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 5935 2130 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 5936 2130 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 5937 2130 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 5938 2131 cortex_m.c:548 cortex_m_poll():  
Debug: 5939 2131 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 5940 2131 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 5941 2132 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 5942 2132 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 5943 2132 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 5944 2132 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 5945 2132 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 5946 2133 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 5947 2133 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 5948 2133 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 5949 2133 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 5950 2133 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 5951 2133 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 5952 2134 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 5953 2134 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 5954 2134 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 5955 2134 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 5956 2134 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 5957 2135 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 5958 2135 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 5959 2135 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 5960 2135 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 5961 2135 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 5962 2135 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 5963 2136 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 5964 2136 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 5965 2136 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 5966 2136 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 5967 2136 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 5968 2136 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 5969 2136 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 5970 2136 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 5971 2136 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 5972 2136 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 5973 2136 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5974 2136 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 5975 2136 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 5976 2136 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 5977 2136 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 5978 2136 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5979 2136 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 5980 2136 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 5981 2136 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0027 0027d8b6 size 4
Debug: 5982 2136 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 5983 2136 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5984 2136 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 5985 2136 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 5986 2136 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 5987 2136 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 5988 2137 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 5989 2137 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 5990 2137 armv7m.c:144 armv7m_restore_context():  
Debug: 5991 2137 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 5992 2137 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 5993 2137 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 5994 2137 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 5995 2137 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 5996 2137 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 5997 2137 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 5998 2138 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 5999 2138 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 6000 2138 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 6001 2138 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 6002 2138 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 6003 2138 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 6004 2138 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 6005 2157 cortex_m.c:548 cortex_m_poll():  
Debug: 6006 2157 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 6007 2157 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 6008 2158 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 6009 2158 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 6010 2158 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 6011 2158 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 6012 2158 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 6013 2159 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 6014 2159 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 6015 2159 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 6016 2159 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 6017 2160 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 6018 2160 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 6019 2160 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 6020 2160 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 6021 2160 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 6022 2161 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 6023 2161 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 6024 2161 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 6025 2161 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 6026 2162 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 6027 2162 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 6028 2162 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 6029 2162 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 6030 2162 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 6031 2162 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 6032 2162 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 6033 2163 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 6034 2163 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 6035 2163 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 6036 2163 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 6037 2163 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 6038 2163 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 6039 2163 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 6040 2163 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6041 2163 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 6042 2163 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 6043 2163 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 6044 2163 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 6045 2163 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 6046 2163 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6047 2163 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 6048 2163 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 6049 2163 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 6050 2163 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 6051 2163 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6052 2163 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 6053 2163 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 6054 2163 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 6055 2165 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 6056 2165 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 6057 2165 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 6058 2165 armv7m.c:144 armv7m_restore_context():  
Debug: 6059 2165 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 6060 2166 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 6061 2166 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 6062 2166 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 6063 2166 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 6064 2166 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 6065 2166 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 6066 2166 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 6067 2166 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 6068 2166 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 6069 2166 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 6070 2166 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 6071 2166 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 6072 2167 cortex_m.c:548 cortex_m_poll():  
Debug: 6073 2167 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 6074 2167 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 6075 2168 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 6076 2168 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 6077 2168 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 6078 2168 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 6079 2168 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 6080 2169 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 6081 2169 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 6082 2169 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 6083 2169 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 6084 2169 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 6085 2170 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 6086 2170 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 6087 2170 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 6088 2170 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 6089 2170 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 6090 2171 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 6091 2171 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 6092 2171 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 6093 2171 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 6094 2171 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 6095 2172 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 6096 2172 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 6097 2172 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 6098 2173 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 6099 2173 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 6100 2173 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 6101 2173 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 6102 2173 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 6103 2173 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 6104 2173 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 6105 2173 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 6106 2173 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 6107 2173 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6108 2173 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 6109 2173 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 6110 2173 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 6111 2173 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 6112 2173 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6113 2173 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 6114 2173 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 6115 2173 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0028 0028d8b6 size 4
Debug: 6116 2173 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 6117 2173 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6118 2173 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 6119 2173 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 6120 2173 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 6121 2174 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 6122 2174 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 6123 2174 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 6124 2174 armv7m.c:144 armv7m_restore_context():  
Debug: 6125 2174 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 6126 2174 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 6127 2174 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 6128 2174 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 6129 2174 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 6130 2175 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 6131 2175 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 6132 2175 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 6133 2175 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 6134 2175 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 6135 2175 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 6136 2175 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 6137 2175 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 6138 2175 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 6139 2193 cortex_m.c:548 cortex_m_poll():  
Debug: 6140 2193 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 6141 2194 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 6142 2194 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 6143 2194 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 6144 2194 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 6145 2194 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 6146 2196 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 6147 2196 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 6148 2196 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 6149 2196 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 6150 2196 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 6151 2196 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 6152 2197 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 6153 2197 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 6154 2197 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 6155 2197 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 6156 2197 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 6157 2197 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 6158 2198 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 6159 2198 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 6160 2198 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 6161 2198 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 6162 2198 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 6163 2198 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 6164 2199 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 6165 2199 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 6166 2199 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 6167 2199 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 6168 2199 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 6169 2199 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 6170 2199 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 6171 2199 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 6172 2199 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 6173 2199 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 6174 2199 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6175 2199 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 6176 2199 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 6177 2199 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 6178 2199 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 6179 2199 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 6180 2199 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6181 2199 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 6182 2199 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 6183 2199 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 6184 2199 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 6185 2199 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6186 2199 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 6187 2199 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 6188 2199 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 6189 2201 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 6190 2201 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 6191 2201 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 6192 2201 armv7m.c:144 armv7m_restore_context():  
Debug: 6193 2201 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 6194 2202 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 6195 2202 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 6196 2202 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 6197 2202 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 6198 2202 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 6199 2202 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 6200 2202 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 6201 2202 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 6202 2202 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 6203 2202 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 6204 2202 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 6205 2202 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 6206 2202 cortex_m.c:548 cortex_m_poll():  
Debug: 6207 2202 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 6208 2203 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 6209 2203 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 6210 2203 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 6211 2204 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 6212 2204 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 6213 2204 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 6214 2204 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 6215 2204 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 6216 2204 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 6217 2205 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 6218 2205 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 6219 2205 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 6220 2205 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 6221 2206 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 6222 2206 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 6223 2206 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 6224 2206 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 6225 2206 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 6226 2207 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 6227 2207 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 6228 2207 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 6229 2207 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 6230 2207 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 6231 2207 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 6232 2207 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 6233 2207 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 6234 2208 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 6235 2208 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 6236 2208 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 6237 2208 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 6238 2208 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 6239 2208 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 6240 2208 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 6241 2208 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6242 2208 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 6243 2208 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 6244 2208 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 6245 2208 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 6246 2208 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6247 2208 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 6248 2208 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 6249 2208 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0029 0029d8b6 size 4
Debug: 6250 2208 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 6251 2208 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6252 2208 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 6253 2208 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 6254 2208 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 6255 2208 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 6256 2208 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 6257 2209 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 6258 2209 armv7m.c:144 armv7m_restore_context():  
Debug: 6259 2209 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 6260 2209 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 6261 2209 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 6262 2209 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 6263 2209 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 6264 2209 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 6265 2209 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 6266 2210 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 6267 2210 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 6268 2210 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 6269 2210 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 6270 2210 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 6271 2210 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 6272 2210 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 6273 2229 cortex_m.c:548 cortex_m_poll():  
Debug: 6274 2229 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 6275 2229 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 6276 2230 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 6277 2230 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 6278 2230 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 6279 2230 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 6280 2230 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 6281 2230 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 6282 2231 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 6283 2231 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 6284 2231 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 6285 2231 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 6286 2231 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 6287 2231 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 6288 2232 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 6289 2232 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 6290 2232 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 6291 2232 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 6292 2232 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 6293 2232 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 6294 2233 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 6295 2233 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 6296 2233 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 6297 2233 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 6298 2233 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 6299 2233 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 6300 2233 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 6301 2233 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 6302 2233 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 6303 2234 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 6304 2234 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 6305 2234 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 6306 2234 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 6307 2234 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 6308 2234 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6309 2234 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 6310 2234 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 6311 2234 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 6312 2234 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 6313 2234 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 6314 2234 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6315 2234 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 6316 2234 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 6317 2234 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 6318 2234 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 6319 2234 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6320 2234 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 6321 2234 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 6322 2234 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 6323 2236 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 6324 2236 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 6325 2236 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 6326 2236 armv7m.c:144 armv7m_restore_context():  
Debug: 6327 2236 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 6328 2236 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 6329 2236 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 6330 2236 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 6331 2236 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 6332 2237 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 6333 2237 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 6334 2237 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 6335 2237 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 6336 2237 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 6337 2237 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 6338 2237 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 6339 2237 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 6340 2237 cortex_m.c:548 cortex_m_poll():  
Debug: 6341 2237 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 6342 2238 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 6343 2238 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 6344 2238 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 6345 2238 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 6346 2238 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 6347 2239 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 6348 2239 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 6349 2239 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 6350 2239 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 6351 2240 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 6352 2240 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 6353 2240 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 6354 2240 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 6355 2240 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 6356 2240 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 6357 2241 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 6358 2241 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 6359 2241 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 6360 2241 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 6361 2241 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 6362 2241 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 6363 2242 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 6364 2242 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 6365 2242 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 6366 2242 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 6367 2242 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 6368 2242 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 6369 2242 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 6370 2242 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 6371 2242 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 6372 2242 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 6373 2242 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 6374 2242 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 6375 2242 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6376 2242 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 6377 2242 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 6378 2242 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 6379 2242 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 6380 2242 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6381 2242 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 6382 2242 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 6383 2243 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 002a 002ad8b6 size 4
Debug: 6384 2243 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 6385 2243 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6386 2243 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 6387 2243 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 6388 2243 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 6389 2243 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 6390 2243 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 6391 2243 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 6392 2243 armv7m.c:144 armv7m_restore_context():  
Debug: 6393 2243 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 6394 2243 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 6395 2243 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 6396 2244 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 6397 2244 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 6398 2244 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 6399 2244 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 6400 2244 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 6401 2244 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 6402 2244 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 6403 2244 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 6404 2244 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 6405 2244 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 6406 2244 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 6407 2263 cortex_m.c:548 cortex_m_poll():  
Debug: 6408 2263 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 6409 2264 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 6410 2264 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 6411 2264 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 6412 2264 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 6413 2264 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 6414 2265 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 6415 2265 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 6416 2265 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 6417 2265 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 6418 2265 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 6419 2265 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 6420 2266 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 6421 2266 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 6422 2266 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 6423 2266 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 6424 2266 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 6425 2266 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 6426 2267 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 6427 2267 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 6428 2267 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 6429 2267 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 6430 2268 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 6431 2268 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 6432 2268 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 6433 2268 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 6434 2268 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 6435 2268 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 6436 2268 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 6437 2268 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 6438 2268 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 6439 2268 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 6440 2268 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 6441 2268 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 6442 2268 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6443 2268 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 6444 2268 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 6445 2268 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 6446 2268 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 6447 2268 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 6448 2268 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6449 2268 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 6450 2268 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 6451 2269 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 6452 2269 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 6453 2269 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6454 2269 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 6455 2269 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 6456 2269 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 6457 2270 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 6458 2270 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 6459 2270 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 6460 2270 armv7m.c:144 armv7m_restore_context():  
Debug: 6461 2270 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 6462 2271 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 6463 2271 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 6464 2271 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 6465 2271 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 6466 2271 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 6467 2271 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 6468 2271 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 6469 2271 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 6470 2271 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 6471 2271 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 6472 2271 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 6473 2271 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 6474 2272 cortex_m.c:548 cortex_m_poll():  
Debug: 6475 2272 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 6476 2272 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 6477 2273 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 6478 2273 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 6479 2273 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 6480 2273 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 6481 2273 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 6482 2274 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 6483 2274 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 6484 2274 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 6485 2274 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 6486 2274 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 6487 2274 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 6488 2275 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 6489 2275 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 6490 2275 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 6491 2275 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 6492 2275 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 6493 2275 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 6494 2276 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 6495 2276 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 6496 2276 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 6497 2276 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 6498 2276 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 6499 2276 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 6500 2276 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 6501 2276 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 6502 2277 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 6503 2277 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 6504 2277 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 6505 2277 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 6506 2277 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 6507 2277 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 6508 2277 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 6509 2277 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6510 2277 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 6511 2277 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 6512 2277 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 6513 2277 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 6514 2277 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6515 2277 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 6516 2277 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 6517 2277 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 002b 002bd8b6 size 4
Debug: 6518 2277 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 6519 2277 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6520 2277 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 6521 2277 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 6522 2277 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 6523 2277 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 6524 2277 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 6525 2278 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 6526 2278 armv7m.c:144 armv7m_restore_context():  
Debug: 6527 2278 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 6528 2278 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 6529 2278 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 6530 2278 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 6531 2278 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 6532 2278 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 6533 2278 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 6534 2278 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 6535 2278 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 6536 2279 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 6537 2279 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 6538 2279 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 6539 2279 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 6540 2279 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 6541 2297 cortex_m.c:548 cortex_m_poll():  
Debug: 6542 2297 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 6543 2297 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 6544 2298 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 6545 2298 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 6546 2298 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 6547 2298 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 6548 2298 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 6549 2298 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 6550 2299 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 6551 2299 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 6552 2299 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 6553 2299 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 6554 2299 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 6555 2299 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 6556 2300 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 6557 2300 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 6558 2300 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 6559 2300 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 6560 2300 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 6561 2300 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 6562 2301 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 6563 2301 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 6564 2301 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 6565 2301 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 6566 2301 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 6567 2301 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 6568 2301 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 6569 2301 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 6570 2302 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 6571 2302 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 6572 2302 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 6573 2302 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 6574 2302 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 6575 2302 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 6576 2302 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6577 2302 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 6578 2302 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 6579 2302 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 6580 2302 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 6581 2302 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 6582 2302 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6583 2302 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 6584 2302 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 6585 2302 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 6586 2302 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 6587 2302 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6588 2302 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 6589 2302 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 6590 2302 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 6591 2304 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 6592 2304 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 6593 2304 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 6594 2304 armv7m.c:144 armv7m_restore_context():  
Debug: 6595 2304 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 6596 2304 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 6597 2304 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 6598 2306 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 6599 2306 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 6600 2306 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 6601 2306 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 6602 2306 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 6603 2306 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 6604 2306 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 6605 2306 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 6606 2306 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 6607 2306 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 6608 2306 cortex_m.c:548 cortex_m_poll():  
Debug: 6609 2306 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 6610 2306 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 6611 2306 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 6612 2307 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 6613 2307 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 6614 2307 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 6615 2307 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 6616 2307 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 6617 2307 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 6618 2309 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 6619 2309 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 6620 2309 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 6621 2309 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 6622 2309 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 6623 2309 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 6624 2310 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 6625 2310 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 6626 2310 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 6627 2310 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 6628 2310 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 6629 2310 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 6630 2311 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 6631 2311 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 6632 2311 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 6633 2311 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 6634 2311 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 6635 2311 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 6636 2311 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 6637 2311 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 6638 2311 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 6639 2311 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 6640 2311 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 6641 2312 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 6642 2312 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 6643 2312 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6644 2312 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 6645 2312 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 6646 2312 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 6647 2312 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 6648 2312 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6649 2312 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 6650 2312 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 6651 2312 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 002c 002cd8b6 size 4
Debug: 6652 2312 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 6653 2312 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6654 2312 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 6655 2312 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 6656 2312 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 6657 2312 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 6658 2312 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 6659 2312 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 6660 2312 armv7m.c:144 armv7m_restore_context():  
Debug: 6661 2312 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 6662 2313 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 6663 2313 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 6664 2313 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 6665 2313 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 6666 2313 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 6667 2313 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 6668 2313 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 6669 2313 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 6670 2313 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 6671 2313 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 6672 2313 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 6673 2313 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 6674 2314 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 6676 2332 cortex_m.c:548 cortex_m_poll():  
Debug: 6677 2332 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 6678 2333 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 6679 2333 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 6680 2333 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 6681 2333 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 6682 2334 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 6683 2334 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 6684 2334 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 6685 2334 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 6686 2334 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 6687 2334 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 6688 2335 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 6689 2335 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 6690 2335 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 6691 2335 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 6692 2335 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 6693 2335 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 6694 2336 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 6695 2336 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 6696 2336 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 6697 2336 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 6698 2336 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 6699 2336 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 6700 2337 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 6701 2337 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 6702 2337 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 6703 2337 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 6704 2337 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 6705 2337 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 6706 2337 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 6707 2337 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 6708 2337 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 6709 2337 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 6710 2337 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 6711 2337 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6712 2337 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 6713 2337 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 6714 2337 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 6715 2337 psoc4.c:721 psoc4_write(): Downloaded  5632 of 33371 bytes
Debug: 6716 2337 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 6717 2337 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 6718 2337 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6719 2337 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 6720 2337 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 6721 2338 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 6722 2338 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 6723 2338 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6724 2338 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 6725 2338 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 6726 2338 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 6727 2339 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 6728 2339 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 6729 2339 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 6730 2339 armv7m.c:144 armv7m_restore_context():  
Debug: 6731 2339 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 6732 2340 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 6733 2340 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 6734 2340 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 6735 2340 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 6736 2340 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 6737 2340 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 6738 2340 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 6739 2340 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 6740 2340 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 6741 2340 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 6742 2340 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 6743 2340 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 6744 2341 cortex_m.c:548 cortex_m_poll():  
Debug: 6745 2341 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 6746 2341 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 6747 2341 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 6748 2342 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 6749 2342 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 6750 2342 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 6751 2342 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 6752 2342 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 6753 2342 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 6754 2343 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 6755 2343 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 6756 2343 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 6757 2343 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 6758 2343 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 6759 2343 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 6760 2344 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 6761 2344 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 6762 2344 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 6763 2344 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 6764 2344 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 6765 2344 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 6766 2345 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 6767 2345 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 6768 2345 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 6769 2345 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 6770 2345 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 6771 2345 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 6772 2345 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 6773 2345 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 6774 2345 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 6775 2345 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 6776 2345 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 6777 2345 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 6778 2345 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 6779 2346 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6780 2346 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 6781 2346 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 6782 2346 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 6783 2346 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 6784 2346 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6785 2346 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 6786 2346 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 6787 2346 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 002d 002dd8b6 size 4
Debug: 6788 2346 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 6789 2346 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6790 2346 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 6791 2346 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 6792 2346 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 6793 2346 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 6794 2346 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 6795 2346 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 6796 2346 armv7m.c:144 armv7m_restore_context():  
Debug: 6797 2346 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 6798 2347 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 6799 2347 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 6800 2347 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 6801 2347 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 6802 2347 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 6803 2347 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 6804 2347 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 6805 2347 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 6806 2347 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 6807 2347 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 6808 2347 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 6809 2347 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 6810 2347 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 6811 2366 cortex_m.c:548 cortex_m_poll():  
Debug: 6812 2366 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 6813 2367 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 6814 2367 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 6815 2367 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 6816 2367 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 6817 2368 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 6818 2368 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 6819 2368 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 6820 2368 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 6821 2368 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 6822 2368 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 6823 2369 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 6824 2369 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 6825 2369 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 6826 2369 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 6827 2369 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 6828 2370 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 6829 2370 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 6830 2370 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 6831 2370 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 6832 2370 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 6833 2370 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 6834 2371 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 6835 2371 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 6836 2371 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 6837 2371 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 6838 2371 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 6839 2371 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 6840 2371 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 6841 2371 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 6842 2371 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 6843 2371 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 6844 2371 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 6845 2371 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 6846 2371 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6847 2371 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 6848 2371 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 6849 2371 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 6850 2371 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 6851 2371 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 6852 2371 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6853 2371 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 6854 2371 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 6855 2372 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 6856 2372 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 6857 2372 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6858 2372 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 6859 2372 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 6860 2372 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 6861 2373 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 6862 2373 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 6863 2373 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 6864 2373 armv7m.c:144 armv7m_restore_context():  
Debug: 6865 2373 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 6866 2374 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 6867 2374 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 6868 2374 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 6869 2374 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 6870 2374 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 6871 2374 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 6872 2374 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 6873 2374 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 6874 2374 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 6875 2375 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 6876 2375 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 6877 2375 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 6878 2375 cortex_m.c:548 cortex_m_poll():  
Debug: 6879 2375 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 6880 2375 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 6881 2376 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 6882 2376 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 6883 2376 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 6884 2376 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 6885 2376 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 6886 2376 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 6887 2377 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 6888 2377 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 6889 2377 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 6890 2377 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 6891 2377 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 6892 2377 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 6893 2378 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 6894 2378 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 6895 2378 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 6896 2378 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 6897 2378 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 6898 2379 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 6899 2379 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 6900 2379 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 6901 2379 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 6902 2379 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 6903 2379 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 6904 2379 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 6905 2379 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 6906 2379 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 6907 2379 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 6908 2379 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 6909 2379 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 6910 2379 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 6911 2380 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 6912 2380 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 6913 2380 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6914 2380 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 6915 2380 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 6916 2380 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 6917 2380 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 6918 2380 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6919 2380 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 6920 2380 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 6921 2380 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 002e 002ed8b6 size 4
Debug: 6922 2380 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 6923 2380 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6924 2380 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 6925 2380 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 6926 2380 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 6927 2380 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 6928 2380 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 6929 2381 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 6930 2381 armv7m.c:144 armv7m_restore_context():  
Debug: 6931 2381 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 6932 2381 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 6933 2381 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 6934 2381 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 6935 2381 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 6936 2381 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 6937 2381 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 6938 2381 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 6939 2381 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 6940 2381 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 6941 2381 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 6942 2381 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 6943 2381 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 6944 2382 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 6945 2400 cortex_m.c:548 cortex_m_poll():  
Debug: 6946 2400 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 6947 2400 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 6948 2401 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 6949 2401 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 6950 2401 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 6951 2401 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 6952 2401 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 6953 2402 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 6954 2402 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 6955 2402 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 6956 2402 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 6957 2402 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 6958 2402 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 6959 2403 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 6960 2403 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 6961 2403 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 6962 2403 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 6963 2403 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 6964 2403 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 6965 2404 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 6966 2404 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 6967 2404 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 6968 2404 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 6969 2404 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 6970 2404 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 6971 2404 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 6972 2404 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 6973 2405 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 6974 2405 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 6975 2405 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 6976 2405 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 6977 2405 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 6978 2405 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 6979 2405 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 6980 2405 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6981 2405 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 6982 2405 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 6983 2405 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 6984 2405 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 6985 2405 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 6986 2405 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6987 2405 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 6988 2405 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 6989 2405 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 6990 2405 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 6991 2405 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6992 2405 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 6993 2405 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 6994 2405 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 6995 2407 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 6996 2407 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 6997 2407 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 6998 2407 armv7m.c:144 armv7m_restore_context():  
Debug: 6999 2407 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 7000 2408 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 7001 2408 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 7002 2408 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 7003 2408 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 7004 2408 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 7005 2408 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 7006 2408 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 7007 2408 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 7008 2408 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 7009 2408 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 7010 2408 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 7011 2408 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 7012 2408 cortex_m.c:548 cortex_m_poll():  
Debug: 7013 2408 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 7014 2409 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 7015 2409 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 7016 2409 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 7017 2410 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 7018 2410 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 7019 2410 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 7020 2410 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 7021 2410 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 7022 2410 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 7023 2411 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 7024 2411 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 7025 2411 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 7026 2411 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 7027 2411 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 7028 2411 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 7029 2412 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 7030 2412 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 7031 2412 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 7032 2412 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 7033 2412 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 7034 2412 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 7035 2413 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 7036 2413 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 7037 2413 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 7038 2413 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 7039 2413 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 7040 2413 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 7041 2413 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 7042 2413 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 7043 2413 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 7044 2413 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 7045 2413 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 7046 2413 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 7047 2413 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7048 2413 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 7049 2413 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 7050 2413 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 7051 2413 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 7052 2413 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7053 2413 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 7054 2413 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 7055 2414 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 002f 002fd8b6 size 4
Debug: 7056 2414 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 7057 2414 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7058 2414 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 7059 2414 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 7060 2414 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 7061 2414 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 7062 2414 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 7063 2414 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 7064 2414 armv7m.c:144 armv7m_restore_context():  
Debug: 7065 2414 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 7066 2414 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 7067 2414 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 7068 2415 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 7069 2415 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 7070 2415 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 7071 2415 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 7072 2415 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 7073 2415 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 7074 2415 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 7075 2415 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 7076 2415 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 7077 2415 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 7078 2415 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 7079 2434 cortex_m.c:548 cortex_m_poll():  
Debug: 7080 2434 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 7081 2434 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 7082 2435 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 7083 2435 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 7084 2435 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 7085 2435 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 7086 2436 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 7087 2436 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 7088 2436 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 7089 2436 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 7090 2436 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 7091 2436 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 7092 2437 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 7093 2437 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 7094 2437 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 7095 2437 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 7096 2437 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 7097 2437 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 7098 2438 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 7099 2438 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 7100 2438 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 7101 2438 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 7102 2438 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 7103 2439 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 7104 2439 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 7105 2439 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 7106 2439 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 7107 2439 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 7108 2439 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 7109 2439 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 7110 2439 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 7111 2439 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 7112 2439 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 7113 2439 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 7114 2439 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7115 2439 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 7116 2439 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 7117 2439 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 7118 2439 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 7119 2439 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 7120 2439 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7121 2439 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 7122 2439 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 7123 2439 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 7124 2439 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 7125 2440 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7126 2440 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 7127 2440 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 7128 2440 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 7129 2441 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 7130 2441 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 7131 2441 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 7132 2441 armv7m.c:144 armv7m_restore_context():  
Debug: 7133 2441 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 7134 2442 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 7135 2442 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 7136 2442 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 7137 2442 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 7138 2442 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 7139 2442 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 7140 2442 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 7141 2442 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 7142 2442 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 7143 2442 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 7144 2442 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 7145 2442 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 7146 2442 cortex_m.c:548 cortex_m_poll():  
Debug: 7147 2442 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 7148 2443 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 7149 2443 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 7150 2444 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 7151 2444 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 7152 2444 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 7153 2444 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 7154 2445 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 7155 2445 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 7156 2445 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 7157 2445 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 7158 2445 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 7159 2445 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 7160 2446 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 7161 2446 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 7162 2446 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 7163 2446 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 7164 2446 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 7165 2447 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 7166 2447 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 7167 2447 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 7168 2447 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 7169 2447 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 7170 2448 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 7171 2448 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 7172 2448 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 7173 2448 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 7174 2448 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 7175 2448 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 7176 2448 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 7177 2448 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 7178 2448 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 7179 2448 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 7180 2448 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 7181 2448 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7182 2448 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 7183 2448 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 7184 2448 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 7185 2448 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 7186 2448 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7187 2448 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 7188 2448 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 7189 2449 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0030 0030d8b6 size 4
Debug: 7190 2449 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 7191 2449 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7192 2449 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 7193 2449 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 7194 2449 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 7195 2449 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 7196 2449 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 7197 2449 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 7198 2449 armv7m.c:144 armv7m_restore_context():  
Debug: 7199 2449 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 7200 2449 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 7201 2449 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 7202 2450 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 7203 2450 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 7204 2450 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 7205 2450 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 7206 2450 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 7207 2450 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 7208 2450 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 7209 2450 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 7210 2450 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 7211 2450 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 7212 2450 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 7213 2469 cortex_m.c:548 cortex_m_poll():  
Debug: 7214 2469 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 7215 2470 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 7216 2470 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 7217 2470 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 7218 2470 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 7219 2470 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 7220 2471 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 7221 2471 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 7222 2471 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 7223 2472 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 7224 2472 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 7225 2473 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 7226 2473 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 7227 2473 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 7228 2473 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 7229 2473 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 7230 2473 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 7231 2474 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 7232 2474 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 7233 2474 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 7234 2474 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 7235 2474 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 7236 2474 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 7237 2475 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 7238 2475 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 7239 2475 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 7240 2475 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 7241 2475 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 7242 2475 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 7243 2475 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 7244 2475 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 7245 2475 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 7246 2475 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 7247 2475 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 7248 2475 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7249 2475 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 7250 2475 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 7251 2475 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 7252 2475 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 7253 2475 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 7254 2475 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7255 2475 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 7256 2475 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 7257 2475 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 7258 2475 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 7259 2475 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7260 2475 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 7261 2475 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 7262 2475 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 7263 2477 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 7264 2477 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 7265 2477 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 7266 2477 armv7m.c:144 armv7m_restore_context():  
Debug: 7267 2477 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 7268 2477 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 7269 2478 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 7270 2478 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 7271 2478 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 7272 2478 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 7273 2478 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 7274 2478 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 7275 2478 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 7276 2478 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 7277 2478 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 7278 2478 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 7279 2478 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 7280 2478 cortex_m.c:548 cortex_m_poll():  
Debug: 7281 2478 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 7282 2479 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 7283 2479 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 7284 2479 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 7285 2480 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 7286 2480 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 7287 2480 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 7288 2480 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 7289 2480 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 7290 2480 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 7291 2481 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 7292 2481 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 7293 2481 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 7294 2481 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 7295 2481 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 7296 2481 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 7297 2482 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 7298 2482 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 7299 2482 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 7300 2482 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 7301 2482 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 7302 2482 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 7303 2483 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 7304 2483 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 7305 2483 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 7306 2483 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 7307 2483 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 7308 2483 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 7309 2483 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 7310 2483 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 7311 2483 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 7312 2483 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 7313 2483 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 7314 2483 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 7315 2483 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7316 2483 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 7317 2483 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 7318 2483 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 7319 2483 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 7320 2483 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7321 2483 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 7322 2483 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 7323 2484 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0031 0031d8b6 size 4
Debug: 7324 2484 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 7325 2484 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7326 2484 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 7327 2484 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 7328 2484 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 7329 2484 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 7330 2484 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 7331 2484 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 7332 2484 armv7m.c:144 armv7m_restore_context():  
Debug: 7333 2484 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 7334 2484 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 7335 2484 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 7336 2485 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 7337 2485 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 7338 2485 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 7339 2485 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 7340 2485 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 7341 2485 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 7342 2485 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 7343 2485 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 7344 2485 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 7345 2485 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 7346 2485 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 7347 2504 cortex_m.c:548 cortex_m_poll():  
Debug: 7348 2504 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 7349 2505 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 7350 2505 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 7351 2505 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 7352 2506 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 7353 2506 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 7354 2506 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 7355 2506 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 7356 2506 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 7357 2507 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 7358 2507 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 7359 2507 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 7360 2507 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 7361 2507 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 7362 2507 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 7363 2508 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 7364 2508 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 7365 2508 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 7366 2508 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 7367 2508 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 7368 2508 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 7369 2509 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 7370 2509 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 7371 2509 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 7372 2509 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 7373 2509 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 7374 2509 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 7375 2509 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 7376 2509 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 7377 2509 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 7378 2509 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 7379 2509 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 7380 2510 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 7381 2510 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 7382 2510 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7383 2510 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 7384 2510 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 7385 2510 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 7386 2510 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 7387 2510 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 7388 2510 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7389 2510 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 7390 2510 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 7391 2510 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 7392 2510 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 7393 2510 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7394 2510 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 7395 2510 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 7396 2510 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 7397 2511 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 7398 2512 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 7399 2512 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 7400 2512 armv7m.c:144 armv7m_restore_context():  
Debug: 7401 2512 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 7402 2512 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 7403 2512 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 7404 2512 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 7405 2512 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 7406 2512 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 7407 2512 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 7408 2513 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 7409 2513 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 7410 2513 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 7411 2513 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 7412 2513 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 7413 2513 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 7414 2513 cortex_m.c:548 cortex_m_poll():  
Debug: 7415 2513 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 7416 2513 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 7417 2514 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 7418 2514 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 7419 2514 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 7420 2514 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 7421 2514 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 7422 2515 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 7423 2515 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 7424 2515 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 7425 2515 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 7426 2515 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 7427 2515 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 7428 2516 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 7429 2516 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 7430 2516 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 7431 2516 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 7432 2516 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 7433 2516 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 7434 2517 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 7435 2517 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 7436 2517 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 7437 2517 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 7438 2517 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 7439 2517 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 7440 2517 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 7441 2517 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 7442 2518 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 7443 2518 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 7444 2518 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 7445 2518 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 7446 2518 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 7447 2518 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 7448 2518 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 7449 2518 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7450 2518 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 7451 2518 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 7452 2518 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 7453 2518 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 7454 2518 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7455 2518 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 7456 2518 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 7457 2518 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0032 0032d8b6 size 4
Debug: 7458 2518 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 7459 2518 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7460 2518 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 7461 2518 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 7462 2518 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 7463 2518 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 7464 2518 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 7465 2519 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 7466 2519 armv7m.c:144 armv7m_restore_context():  
Debug: 7467 2519 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 7468 2519 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 7469 2519 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 7470 2519 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 7471 2519 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 7472 2519 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 7473 2519 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 7474 2519 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 7475 2519 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 7476 2520 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 7477 2520 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 7478 2520 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 7479 2520 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 7480 2520 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 7481 2539 cortex_m.c:548 cortex_m_poll():  
Debug: 7482 2539 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 7483 2539 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 7484 2540 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 7485 2540 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 7486 2540 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 7487 2540 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 7488 2540 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 7489 2541 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 7490 2541 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 7491 2541 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 7492 2541 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 7493 2541 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 7494 2541 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 7495 2542 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 7496 2542 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 7497 2542 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 7498 2542 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 7499 2542 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 7500 2542 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 7501 2543 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 7502 2543 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 7503 2543 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 7504 2543 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 7505 2543 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 7506 2543 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 7507 2543 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 7508 2543 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 7509 2544 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 7510 2544 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 7511 2544 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 7512 2544 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 7513 2544 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 7514 2544 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 7515 2544 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 7516 2544 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7517 2544 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 7518 2544 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 7519 2544 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 7520 2544 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 7521 2544 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 7522 2544 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7523 2544 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 7524 2544 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 7525 2544 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 7526 2544 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 7527 2544 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7528 2544 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 7529 2544 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 7530 2544 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 7531 2546 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 7532 2546 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 7533 2546 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 7534 2546 armv7m.c:144 armv7m_restore_context():  
Debug: 7535 2546 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 7536 2546 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 7537 2546 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 7538 2546 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 7539 2546 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 7540 2547 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 7541 2547 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 7542 2547 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 7543 2547 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 7544 2547 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 7545 2547 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 7546 2547 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 7547 2547 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 7548 2547 cortex_m.c:548 cortex_m_poll():  
Debug: 7549 2547 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 7550 2548 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 7551 2548 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 7552 2548 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 7553 2548 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 7554 2548 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 7555 2549 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 7556 2549 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 7557 2549 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 7558 2549 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 7559 2549 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 7560 2550 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 7561 2550 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 7562 2550 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 7563 2550 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 7564 2550 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 7565 2550 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 7566 2551 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 7567 2551 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 7568 2551 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 7569 2551 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 7570 2551 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 7571 2551 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 7572 2552 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 7573 2552 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 7574 2552 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 7575 2552 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 7576 2552 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 7577 2552 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 7578 2552 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 7579 2552 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 7580 2552 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 7581 2552 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 7582 2552 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 7583 2552 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7584 2552 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 7585 2552 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 7586 2552 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 7587 2552 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 7588 2552 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7589 2552 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 7590 2552 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 7591 2552 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0033 0033d8b6 size 4
Debug: 7592 2552 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 7593 2552 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7594 2552 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 7595 2552 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 7596 2552 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 7597 2553 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 7598 2553 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 7599 2553 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 7600 2553 armv7m.c:144 armv7m_restore_context():  
Debug: 7601 2553 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 7602 2553 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 7603 2553 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 7604 2553 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 7605 2553 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 7606 2554 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 7607 2554 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 7608 2554 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 7609 2554 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 7610 2554 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 7611 2554 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 7612 2554 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 7613 2554 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 7614 2554 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 7615 2573 cortex_m.c:548 cortex_m_poll():  
Debug: 7616 2573 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 7617 2573 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 7618 2574 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 7619 2574 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 7620 2574 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 7621 2574 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 7622 2574 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 7623 2575 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 7624 2575 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 7625 2575 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 7626 2575 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 7627 2575 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 7628 2575 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 7629 2576 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 7630 2576 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 7631 2576 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 7632 2576 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 7633 2576 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 7634 2576 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 7635 2577 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 7636 2577 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 7637 2577 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 7638 2577 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 7639 2577 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 7640 2577 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 7641 2577 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 7642 2577 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 7643 2578 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 7644 2578 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 7645 2578 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 7646 2578 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 7647 2578 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 7648 2578 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 7649 2578 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 7650 2578 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7651 2578 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 7652 2578 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 7653 2578 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 7654 2578 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 7655 2578 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 7656 2578 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7657 2578 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 7658 2578 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 7659 2578 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 7660 2578 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 7661 2578 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7662 2578 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 7663 2578 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 7664 2578 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 7665 2580 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 7666 2580 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 7667 2580 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 7668 2580 armv7m.c:144 armv7m_restore_context():  
Debug: 7669 2580 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 7670 2580 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 7671 2580 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 7672 2580 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 7673 2580 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 7674 2581 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 7675 2581 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 7676 2581 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 7677 2581 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 7678 2581 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 7679 2581 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 7680 2581 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 7681 2581 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 7682 2581 cortex_m.c:548 cortex_m_poll():  
Debug: 7683 2581 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 7684 2582 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 7685 2582 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 7686 2582 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 7687 2582 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 7688 2582 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 7689 2583 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 7690 2583 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 7691 2583 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 7692 2583 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 7693 2583 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 7694 2583 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 7695 2584 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 7696 2584 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 7697 2584 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 7698 2584 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 7699 2584 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 7700 2585 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 7701 2585 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 7702 2585 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 7703 2585 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 7704 2585 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 7705 2585 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 7706 2586 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 7707 2586 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 7708 2586 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 7709 2586 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 7710 2586 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 7711 2586 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 7712 2586 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 7713 2586 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 7714 2586 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 7715 2586 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 7716 2586 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 7717 2586 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7718 2586 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 7719 2586 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 7720 2586 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 7721 2586 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 7722 2586 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7723 2586 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 7724 2586 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 7725 2586 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0034 0034d8b6 size 4
Debug: 7726 2586 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 7727 2586 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7728 2586 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 7729 2586 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 7730 2586 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 7731 2587 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 7732 2587 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 7733 2587 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 7734 2587 armv7m.c:144 armv7m_restore_context():  
Debug: 7735 2587 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 7736 2587 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 7737 2587 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 7738 2587 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 7739 2587 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 7740 2588 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 7741 2588 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 7742 2588 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 7743 2588 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 7744 2588 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 7745 2588 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 7746 2588 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 7747 2588 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 7748 2588 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 7749 2607 cortex_m.c:548 cortex_m_poll():  
Debug: 7750 2607 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 7751 2608 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 7752 2608 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 7753 2608 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 7754 2608 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 7755 2609 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 7756 2609 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 7757 2609 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 7758 2609 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 7759 2609 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 7760 2610 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 7761 2610 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 7762 2610 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 7763 2610 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 7764 2610 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 7765 2610 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 7766 2611 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 7767 2611 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 7768 2611 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 7769 2611 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 7770 2611 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 7771 2611 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 7772 2612 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 7773 2612 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 7774 2612 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 7775 2612 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 7776 2612 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 7777 2612 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 7778 2612 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 7779 2612 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 7780 2612 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 7781 2612 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 7782 2612 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 7783 2612 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 7784 2612 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7785 2612 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 7786 2612 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 7787 2612 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 7788 2612 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 7789 2612 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 7790 2612 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7791 2612 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 7792 2612 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 7793 2613 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 7794 2613 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 7795 2613 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7796 2613 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 7797 2613 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 7798 2613 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 7799 2614 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 7800 2614 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 7801 2614 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 7802 2614 armv7m.c:144 armv7m_restore_context():  
Debug: 7803 2614 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 7804 2615 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 7805 2615 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 7806 2615 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 7807 2615 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 7808 2615 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 7809 2615 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 7810 2615 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 7811 2615 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 7812 2615 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 7813 2615 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 7814 2615 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 7815 2615 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 7816 2616 cortex_m.c:548 cortex_m_poll():  
Debug: 7817 2616 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 7818 2616 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 7819 2616 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 7820 2617 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 7821 2617 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 7822 2617 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 7823 2617 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 7824 2617 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 7825 2618 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 7826 2618 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 7827 2618 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 7828 2618 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 7829 2618 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 7830 2618 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 7831 2619 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 7832 2619 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 7833 2619 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 7834 2619 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 7835 2619 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 7836 2619 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 7837 2620 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 7838 2620 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 7839 2620 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 7840 2620 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 7841 2620 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 7842 2620 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 7843 2620 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 7844 2620 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 7845 2620 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 7846 2620 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 7847 2620 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 7848 2620 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 7849 2621 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 7850 2621 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 7851 2621 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7852 2621 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 7853 2621 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 7854 2621 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 7855 2621 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 7856 2621 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7857 2621 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 7858 2621 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 7859 2621 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0035 0035d8b6 size 4
Debug: 7860 2621 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 7861 2621 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7862 2621 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 7863 2621 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 7864 2621 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 7865 2621 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 7866 2621 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 7867 2621 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 7868 2621 armv7m.c:144 armv7m_restore_context():  
Debug: 7869 2621 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 7870 2622 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 7871 2622 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 7872 2622 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 7873 2622 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 7874 2622 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 7875 2622 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 7876 2623 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 7877 2623 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 7878 2623 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 7879 2623 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 7880 2623 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 7881 2623 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 7882 2623 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 7883 2642 cortex_m.c:548 cortex_m_poll():  
Debug: 7884 2642 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 7885 2642 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 7886 2643 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 7887 2643 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 7888 2643 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 7889 2643 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 7890 2643 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 7891 2643 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 7892 2644 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 7893 2644 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 7894 2644 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 7895 2644 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 7896 2644 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 7897 2644 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 7898 2645 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 7899 2645 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 7900 2645 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 7901 2645 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 7902 2645 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 7903 2645 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 7904 2646 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 7905 2646 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 7906 2646 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 7907 2646 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 7908 2646 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 7909 2646 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 7910 2646 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 7911 2646 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 7912 2646 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 7913 2646 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 7914 2646 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 7915 2646 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 7916 2647 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 7917 2647 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 7918 2647 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7919 2647 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 7920 2647 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 7921 2647 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 7922 2647 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 7923 2647 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 7924 2647 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7925 2647 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 7926 2647 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 7927 2647 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 7928 2647 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 7929 2647 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7930 2647 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 7931 2647 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 7932 2647 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 7933 2648 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 7934 2649 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 7935 2649 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 7936 2649 armv7m.c:144 armv7m_restore_context():  
Debug: 7937 2649 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 7938 2649 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 7939 2649 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 7940 2649 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 7941 2649 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 7942 2649 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 7943 2649 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 7944 2649 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 7945 2649 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 7946 2650 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 7947 2650 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 7948 2650 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 7949 2650 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 7950 2650 cortex_m.c:548 cortex_m_poll():  
Debug: 7951 2650 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 7952 2650 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 7953 2651 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 7954 2651 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 7955 2651 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 7956 2651 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 7957 2651 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 7958 2652 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 7959 2652 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 7960 2652 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 7961 2652 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 7962 2652 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 7963 2652 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 7964 2653 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 7965 2653 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 7966 2653 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 7967 2653 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 7968 2653 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 7969 2653 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 7970 2654 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 7971 2654 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 7972 2654 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 7973 2654 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 7974 2654 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 7975 2654 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 7976 2654 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 7977 2654 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 7978 2655 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 7979 2655 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 7980 2655 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 7981 2655 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 7982 2655 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 7983 2655 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 7984 2655 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 7985 2655 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7986 2655 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 7987 2655 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 7988 2655 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 7989 2655 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 7990 2655 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7991 2655 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 7992 2655 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 7993 2655 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0036 0036d8b6 size 4
Debug: 7994 2655 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 7995 2655 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7996 2655 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 7997 2655 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 7998 2655 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 7999 2656 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 8000 2656 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 8001 2656 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 8002 2656 armv7m.c:144 armv7m_restore_context():  
Debug: 8003 2656 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 8004 2656 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 8005 2656 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 8006 2656 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 8007 2656 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 8008 2657 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 8009 2657 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 8010 2657 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 8011 2657 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 8012 2657 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 8013 2657 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 8014 2657 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 8015 2657 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 8016 2657 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 8017 2676 cortex_m.c:548 cortex_m_poll():  
Debug: 8018 2676 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 8019 2677 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 8020 2677 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 8021 2677 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 8022 2677 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 8023 2678 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 8024 2678 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 8025 2678 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 8026 2678 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 8027 2678 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 8028 2678 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 8029 2678 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 8030 2679 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 8031 2679 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 8032 2679 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 8033 2679 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 8034 2679 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 8035 2679 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 8036 2679 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 8037 2680 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 8038 2680 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 8039 2680 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 8040 2680 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 8041 2680 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 8042 2680 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 8043 2680 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 8044 2680 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 8045 2681 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 8046 2681 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 8047 2681 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 8048 2681 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 8049 2681 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 8050 2681 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 8051 2681 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 8052 2681 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8053 2681 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 8054 2681 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 8055 2681 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 8056 2681 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 8057 2681 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 8058 2681 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8059 2681 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 8060 2681 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 8061 2681 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 8062 2681 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 8063 2681 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8064 2681 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 8065 2681 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 8066 2681 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 8067 2683 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 8068 2683 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 8069 2683 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 8070 2683 armv7m.c:144 armv7m_restore_context():  
Debug: 8071 2683 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 8072 2684 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 8073 2684 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 8074 2684 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 8075 2684 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 8076 2684 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 8077 2684 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 8078 2684 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 8079 2684 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 8080 2684 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 8081 2684 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 8082 2684 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 8083 2684 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 8084 2685 cortex_m.c:548 cortex_m_poll():  
Debug: 8085 2685 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 8086 2685 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 8087 2685 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 8088 2686 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 8089 2686 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 8090 2686 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 8091 2686 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 8092 2686 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 8093 2686 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 8094 2687 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 8095 2687 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 8096 2687 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 8097 2687 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 8098 2687 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 8099 2687 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 8100 2688 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 8101 2688 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 8102 2688 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 8103 2688 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 8104 2688 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 8105 2688 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 8106 2689 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 8107 2689 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 8108 2689 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 8109 2690 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 8110 2690 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 8111 2690 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 8112 2690 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 8113 2690 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 8114 2690 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 8115 2690 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 8116 2690 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 8117 2690 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 8118 2690 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 8119 2690 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8120 2690 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 8121 2690 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 8122 2690 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 8123 2690 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 8124 2690 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8125 2690 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 8126 2690 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 8127 2690 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0037 0037d8b6 size 4
Debug: 8128 2690 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 8129 2690 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8130 2690 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 8131 2690 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 8132 2690 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 8133 2691 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 8134 2691 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 8135 2691 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 8136 2691 armv7m.c:144 armv7m_restore_context():  
Debug: 8137 2691 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 8138 2691 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 8139 2691 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 8140 2691 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 8141 2691 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 8142 2692 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 8143 2692 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 8144 2692 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 8145 2692 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 8146 2692 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 8147 2692 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 8148 2692 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 8149 2692 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 8150 2692 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 8151 2711 cortex_m.c:548 cortex_m_poll():  
Debug: 8152 2711 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 8153 2711 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 8154 2712 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 8155 2712 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 8156 2712 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 8157 2712 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 8158 2712 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 8159 2712 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 8160 2713 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 8161 2713 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 8162 2713 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 8163 2713 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 8164 2713 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 8165 2713 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 8166 2714 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 8167 2714 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 8168 2714 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 8169 2714 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 8170 2714 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 8171 2714 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 8172 2715 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 8173 2715 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 8174 2715 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 8175 2715 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 8176 2715 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 8177 2715 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 8178 2715 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 8179 2716 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 8180 2716 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 8181 2716 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 8182 2716 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 8183 2716 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 8184 2716 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 8185 2716 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 8186 2716 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8187 2716 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 8188 2716 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 8189 2716 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 8190 2716 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 8191 2716 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 8192 2716 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8193 2716 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 8194 2716 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 8195 2716 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 8196 2716 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 8197 2716 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8198 2716 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 8199 2716 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 8200 2716 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 8201 2717 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 8202 2718 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 8203 2718 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 8204 2718 armv7m.c:144 armv7m_restore_context():  
Debug: 8205 2718 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 8206 2718 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 8207 2718 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 8208 2718 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 8209 2718 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 8210 2719 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 8211 2719 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 8212 2719 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 8213 2719 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 8214 2719 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 8215 2719 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 8216 2719 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 8217 2719 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 8218 2719 cortex_m.c:548 cortex_m_poll():  
Debug: 8219 2719 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 8220 2720 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 8221 2720 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 8222 2720 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 8223 2721 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 8224 2721 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 8225 2721 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 8226 2721 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 8227 2722 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 8228 2722 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 8229 2722 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 8230 2723 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 8231 2723 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 8232 2723 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 8233 2723 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 8234 2723 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 8235 2724 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 8236 2724 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 8237 2724 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 8238 2724 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 8239 2724 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 8240 2725 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 8241 2725 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 8242 2725 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 8243 2725 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 8244 2725 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 8245 2725 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 8246 2725 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 8247 2726 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 8248 2726 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 8249 2726 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 8250 2726 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 8251 2726 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 8252 2726 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 8253 2726 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8254 2726 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 8255 2726 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 8256 2726 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 8257 2726 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 8258 2726 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8259 2726 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 8260 2726 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 8261 2726 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0038 0038d8b6 size 4
Debug: 8262 2726 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 8263 2726 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8264 2726 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 8265 2726 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 8266 2726 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 8267 2726 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 8268 2726 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 8269 2727 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 8270 2727 armv7m.c:144 armv7m_restore_context():  
Debug: 8271 2727 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 8272 2727 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 8273 2727 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 8274 2727 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 8275 2727 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 8276 2727 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 8277 2727 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 8278 2728 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 8279 2728 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 8280 2728 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 8281 2728 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 8282 2728 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 8283 2728 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 8284 2728 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 8285 2747 cortex_m.c:548 cortex_m_poll():  
Debug: 8286 2747 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 8287 2747 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 8288 2748 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 8289 2748 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 8290 2748 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 8291 2748 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 8292 2748 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 8293 2749 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 8294 2749 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 8295 2749 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 8296 2749 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 8297 2749 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 8298 2750 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 8299 2750 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 8300 2750 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 8301 2750 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 8302 2750 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 8303 2750 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 8304 2751 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 8305 2751 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 8306 2751 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 8307 2751 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 8308 2751 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 8309 2751 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 8310 2752 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 8311 2752 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 8312 2752 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 8313 2752 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 8314 2752 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 8315 2752 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 8316 2752 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 8317 2752 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 8318 2752 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 8319 2752 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 8320 2752 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8321 2752 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 8322 2752 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 8323 2752 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 8324 2752 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 8325 2752 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 8326 2752 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8327 2752 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 8328 2752 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 8329 2752 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 8330 2752 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 8331 2752 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8332 2752 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 8333 2752 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 8334 2752 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 8335 2754 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 8336 2754 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 8337 2754 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 8338 2754 armv7m.c:144 armv7m_restore_context():  
Debug: 8339 2754 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 8340 2755 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 8341 2755 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 8342 2755 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 8343 2755 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 8344 2755 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 8345 2755 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 8346 2756 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 8347 2756 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 8348 2756 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 8349 2756 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 8350 2756 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 8351 2756 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 8352 2756 cortex_m.c:548 cortex_m_poll():  
Debug: 8353 2756 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 8354 2756 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 8355 2757 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 8356 2757 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 8357 2757 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 8358 2757 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 8359 2757 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 8360 2758 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 8361 2758 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 8362 2758 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 8363 2758 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 8364 2758 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 8365 2758 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 8366 2759 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 8367 2759 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 8368 2759 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 8369 2759 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 8370 2759 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 8371 2760 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 8372 2760 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 8373 2760 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 8374 2760 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 8375 2760 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 8376 2760 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 8377 2761 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 8378 2761 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 8379 2761 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 8380 2761 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 8381 2761 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 8382 2761 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 8383 2761 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 8384 2761 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 8385 2761 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 8386 2761 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 8387 2761 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8388 2761 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 8389 2761 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 8390 2761 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 8391 2761 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 8392 2761 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8393 2761 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 8394 2761 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 8395 2761 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0039 0039d8b6 size 4
Debug: 8396 2761 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 8397 2761 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8398 2761 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 8399 2761 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 8400 2761 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 8401 2761 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 8402 2762 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 8403 2762 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 8404 2762 armv7m.c:144 armv7m_restore_context():  
Debug: 8405 2762 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 8406 2762 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 8407 2762 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 8408 2762 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 8409 2762 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 8410 2762 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 8411 2762 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 8412 2763 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 8413 2763 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 8414 2763 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 8415 2763 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 8416 2763 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 8417 2763 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 8418 2763 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 8419 2782 cortex_m.c:548 cortex_m_poll():  
Debug: 8420 2782 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 8421 2782 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 8422 2783 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 8423 2783 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 8424 2783 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 8425 2783 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 8426 2783 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 8427 2784 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 8428 2784 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 8429 2784 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 8430 2784 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 8431 2784 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 8432 2785 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 8433 2785 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 8434 2785 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 8435 2785 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 8436 2785 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 8437 2786 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 8438 2786 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 8439 2786 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 8440 2786 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 8441 2786 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 8442 2786 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 8443 2787 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 8444 2787 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 8445 2787 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 8446 2787 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 8447 2787 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 8448 2787 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 8449 2787 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 8450 2787 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 8451 2787 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 8452 2787 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 8453 2787 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 8454 2787 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8455 2787 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 8456 2787 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 8457 2787 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 8458 2787 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 8459 2787 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 8460 2787 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8461 2787 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 8462 2787 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 8463 2787 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 8464 2787 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 8465 2788 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8466 2788 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 8467 2788 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 8468 2788 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 8469 2789 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 8470 2789 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 8471 2789 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 8472 2789 armv7m.c:144 armv7m_restore_context():  
Debug: 8473 2789 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 8474 2789 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 8475 2789 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 8476 2790 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 8477 2790 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 8478 2790 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 8479 2790 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 8480 2790 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 8481 2790 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 8482 2790 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 8483 2790 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 8484 2790 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 8485 2790 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 8486 2790 cortex_m.c:548 cortex_m_poll():  
Debug: 8487 2790 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 8488 2791 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 8489 2791 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 8490 2791 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 8491 2791 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 8492 2792 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 8493 2792 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 8494 2792 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 8495 2792 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 8496 2792 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 8497 2792 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 8498 2793 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 8499 2793 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 8500 2793 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 8501 2793 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 8502 2793 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 8503 2793 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 8504 2794 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 8505 2794 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 8506 2794 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 8507 2794 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 8508 2794 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 8509 2794 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 8510 2795 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 8511 2795 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 8512 2795 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 8513 2795 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 8514 2795 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 8515 2795 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 8516 2795 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 8517 2795 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 8518 2795 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 8519 2795 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 8520 2795 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 8521 2795 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8522 2795 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 8523 2795 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 8524 2795 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 8525 2795 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 8526 2795 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8527 2795 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 8528 2795 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 8529 2795 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 003a 003ad8b6 size 4
Debug: 8530 2795 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 8531 2795 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8532 2796 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 8533 2796 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 8534 2796 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 8535 2796 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 8536 2796 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 8537 2796 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 8538 2796 armv7m.c:144 armv7m_restore_context():  
Debug: 8539 2796 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 8540 2796 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 8541 2796 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 8542 2797 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 8543 2797 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 8544 2797 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 8545 2797 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 8546 2797 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 8547 2797 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 8548 2797 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 8549 2797 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 8550 2797 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 8551 2797 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 8552 2797 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 8553 2816 cortex_m.c:548 cortex_m_poll():  
Debug: 8554 2816 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 8555 2817 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 8556 2817 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 8557 2817 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 8558 2817 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 8559 2818 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 8560 2818 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 8561 2818 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 8562 2818 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 8563 2818 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 8564 2819 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 8565 2819 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 8566 2819 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 8567 2819 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 8568 2819 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 8569 2820 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 8570 2820 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 8571 2820 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 8572 2820 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 8573 2820 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 8574 2820 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 8575 2821 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 8576 2821 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 8577 2821 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 8578 2821 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 8579 2821 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 8580 2821 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 8581 2822 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 8582 2822 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 8583 2822 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 8584 2822 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 8585 2822 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 8586 2822 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 8587 2822 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 8588 2822 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8589 2822 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 8590 2822 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 8591 2822 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 8592 2822 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 8593 2822 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 8594 2822 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8595 2822 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 8596 2822 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 8597 2822 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 8598 2822 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 8599 2822 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8600 2822 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 8601 2822 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 8602 2822 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 8603 2824 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 8604 2824 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 8605 2824 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 8606 2824 armv7m.c:144 armv7m_restore_context():  
Debug: 8607 2824 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 8608 2824 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 8609 2824 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 8610 2825 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 8611 2825 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 8612 2825 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 8613 2825 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 8614 2825 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 8615 2825 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 8616 2825 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 8617 2825 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 8618 2825 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 8619 2825 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 8620 2825 cortex_m.c:548 cortex_m_poll():  
Debug: 8621 2825 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 8622 2826 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 8623 2826 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 8624 2826 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 8625 2826 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 8626 2827 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 8627 2827 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 8628 2827 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 8629 2827 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 8630 2827 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 8631 2827 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 8632 2828 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 8633 2828 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 8634 2828 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 8635 2828 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 8636 2828 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 8637 2828 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 8638 2829 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 8639 2829 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 8640 2829 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 8641 2829 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 8642 2829 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 8643 2829 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 8644 2830 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 8645 2830 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 8646 2830 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 8647 2830 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 8648 2830 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 8649 2830 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 8650 2830 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 8651 2830 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 8652 2830 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 8653 2830 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 8654 2830 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 8655 2830 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8656 2830 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 8657 2830 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 8658 2830 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 8659 2830 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 8660 2830 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8661 2830 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 8662 2830 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 8663 2830 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 003b 003bd8b6 size 4
Debug: 8664 2830 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 8665 2831 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8666 2831 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 8667 2831 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 8668 2831 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 8669 2831 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 8670 2831 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 8671 2831 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 8672 2831 armv7m.c:144 armv7m_restore_context():  
Debug: 8673 2831 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 8674 2831 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 8675 2831 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 8676 2831 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 8677 2831 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 8678 2832 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 8679 2832 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 8680 2832 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 8681 2832 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 8682 2832 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 8683 2832 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 8684 2832 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 8685 2832 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 8686 2832 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 8688 2851 cortex_m.c:548 cortex_m_poll():  
Debug: 8689 2851 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 8690 2851 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 8691 2852 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 8692 2852 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 8693 2852 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 8694 2852 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 8695 2852 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 8696 2853 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 8697 2853 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 8698 2853 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 8699 2853 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 8700 2853 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 8701 2853 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 8702 2854 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 8703 2854 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 8704 2854 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 8705 2854 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 8706 2854 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 8707 2856 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 8708 2856 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 8709 2856 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 8710 2856 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 8711 2856 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 8712 2856 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 8713 2856 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 8714 2856 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 8715 2856 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 8716 2856 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 8717 2856 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 8718 2856 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 8719 2856 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 8720 2856 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 8721 2856 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 8722 2856 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 8723 2856 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8724 2856 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 8725 2856 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 8726 2856 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 8727 2856 psoc4.c:721 psoc4_write(): Downloaded  7552 of 33371 bytes
Debug: 8728 2856 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 8729 2856 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 8730 2856 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8731 2856 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 8732 2856 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 8733 2857 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 8734 2857 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 8735 2857 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8736 2857 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 8737 2857 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 8738 2857 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 8739 2858 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 8740 2858 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 8741 2858 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 8742 2858 armv7m.c:144 armv7m_restore_context():  
Debug: 8743 2858 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 8744 2859 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 8745 2859 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 8746 2859 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 8747 2859 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 8748 2859 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 8749 2859 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 8750 2859 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 8751 2859 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 8752 2859 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 8753 2859 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 8754 2859 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 8755 2859 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 8756 2859 cortex_m.c:548 cortex_m_poll():  
Debug: 8757 2859 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 8758 2860 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 8759 2860 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 8760 2860 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 8761 2861 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 8762 2861 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 8763 2861 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 8764 2861 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 8765 2861 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 8766 2861 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 8767 2862 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 8768 2862 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 8769 2862 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 8770 2862 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 8771 2862 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 8772 2862 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 8773 2863 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 8774 2863 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 8775 2863 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 8776 2863 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 8777 2863 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 8778 2863 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 8779 2864 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 8780 2864 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 8781 2864 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 8782 2864 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 8783 2864 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 8784 2864 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 8785 2864 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 8786 2864 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 8787 2864 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 8788 2864 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 8789 2864 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 8790 2864 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 8791 2864 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8792 2864 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 8793 2864 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 8794 2864 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 8795 2864 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 8796 2864 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8797 2864 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 8798 2864 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 8799 2865 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 003c 003cd8b6 size 4
Debug: 8800 2865 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 8801 2865 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8802 2865 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 8803 2865 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 8804 2865 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 8805 2865 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 8806 2865 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 8807 2865 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 8808 2865 armv7m.c:144 armv7m_restore_context():  
Debug: 8809 2865 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 8810 2865 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 8811 2865 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 8812 2866 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 8813 2866 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 8814 2866 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 8815 2866 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 8816 2866 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 8817 2866 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 8818 2866 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 8819 2866 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 8820 2866 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 8821 2866 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 8822 2866 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 8823 2886 cortex_m.c:548 cortex_m_poll():  
Debug: 8824 2886 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 8825 2886 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 8826 2887 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 8827 2887 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 8828 2887 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 8829 2887 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 8830 2887 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 8831 2888 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 8832 2888 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 8833 2888 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 8834 2888 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 8835 2888 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 8836 2888 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 8837 2889 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 8838 2889 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 8839 2889 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 8840 2889 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 8841 2889 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 8842 2890 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 8843 2890 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 8844 2890 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 8845 2890 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 8846 2890 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 8847 2890 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 8848 2891 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 8849 2891 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 8850 2891 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 8851 2891 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 8852 2891 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 8853 2891 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 8854 2891 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 8855 2891 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 8856 2891 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 8857 2891 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 8858 2891 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8859 2891 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 8860 2891 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 8861 2891 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 8862 2891 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 8863 2891 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 8864 2891 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8865 2891 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 8866 2891 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 8867 2891 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 8868 2891 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 8869 2891 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8870 2891 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 8871 2891 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 8872 2891 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 8873 2893 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 8874 2893 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 8875 2893 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 8876 2893 armv7m.c:144 armv7m_restore_context():  
Debug: 8877 2893 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 8878 2893 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 8879 2893 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 8880 2893 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 8881 2893 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 8882 2894 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 8883 2894 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 8884 2894 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 8885 2894 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 8886 2894 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 8887 2894 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 8888 2894 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 8889 2894 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 8890 2894 cortex_m.c:548 cortex_m_poll():  
Debug: 8891 2894 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 8892 2895 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 8893 2895 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 8894 2895 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 8895 2895 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 8896 2895 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 8897 2896 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 8898 2896 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 8899 2896 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 8900 2896 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 8901 2896 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 8902 2896 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 8903 2897 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 8904 2897 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 8905 2897 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 8906 2897 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 8907 2897 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 8908 2897 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 8909 2898 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 8910 2898 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 8911 2898 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 8912 2898 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 8913 2898 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 8914 2898 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 8915 2899 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 8916 2899 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 8917 2899 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 8918 2899 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 8919 2899 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 8920 2899 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 8921 2899 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 8922 2899 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 8923 2899 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 8924 2899 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 8925 2899 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8926 2899 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 8927 2899 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 8928 2899 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 8929 2899 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 8930 2899 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8931 2899 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 8932 2899 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 8933 2899 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 003d 003dd8b6 size 4
Debug: 8934 2899 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 8935 2899 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8936 2899 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 8937 2899 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 8938 2899 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 8939 2900 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 8940 2900 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 8941 2900 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 8942 2900 armv7m.c:144 armv7m_restore_context():  
Debug: 8943 2900 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 8944 2900 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 8945 2900 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 8946 2900 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 8947 2900 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 8948 2900 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 8949 2900 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 8950 2901 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 8951 2901 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 8952 2901 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 8953 2901 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 8954 2901 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 8955 2901 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 8956 2901 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 8957 2920 cortex_m.c:548 cortex_m_poll():  
Debug: 8958 2920 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 8959 2920 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 8960 2921 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 8961 2921 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 8962 2921 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 8963 2921 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 8964 2922 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 8965 2922 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 8966 2922 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 8967 2922 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 8968 2922 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 8969 2922 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 8970 2923 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 8971 2923 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 8972 2923 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 8973 2923 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 8974 2923 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 8975 2923 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 8976 2924 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 8977 2924 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 8978 2924 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 8979 2924 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 8980 2924 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 8981 2924 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 8982 2925 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 8983 2925 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 8984 2925 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 8985 2925 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 8986 2925 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 8987 2925 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 8988 2925 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 8989 2925 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 8990 2925 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 8991 2925 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 8992 2925 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8993 2925 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 8994 2925 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 8995 2925 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 8996 2925 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 8997 2925 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 8998 2925 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8999 2925 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 9000 2925 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 9001 2925 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 9002 2925 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 9003 2925 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9004 2925 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 9005 2925 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 9006 2925 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 9007 2927 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 9008 2927 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 9009 2927 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 9010 2927 armv7m.c:144 armv7m_restore_context():  
Debug: 9011 2927 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 9012 2927 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 9013 2927 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 9014 2928 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 9015 2928 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 9016 2928 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 9017 2928 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 9018 2928 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 9019 2928 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 9020 2928 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 9021 2928 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 9022 2928 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 9023 2928 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 9024 2928 cortex_m.c:548 cortex_m_poll():  
Debug: 9025 2928 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 9026 2929 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 9027 2929 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 9028 2929 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 9029 2929 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 9030 2930 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 9031 2930 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 9032 2930 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 9033 2930 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 9034 2930 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 9035 2930 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 9036 2931 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 9037 2931 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 9038 2931 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 9039 2931 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 9040 2931 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 9041 2931 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 9042 2932 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 9043 2932 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 9044 2932 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 9045 2932 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 9046 2932 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 9047 2932 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 9048 2933 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 9049 2933 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 9050 2933 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 9051 2933 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 9052 2933 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 9053 2933 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 9054 2933 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 9055 2933 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 9056 2933 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 9057 2933 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 9058 2933 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 9059 2933 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9060 2933 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 9061 2933 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 9062 2933 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 9063 2933 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 9064 2933 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9065 2933 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 9066 2933 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 9067 2933 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 003e 003ed8b6 size 4
Debug: 9068 2933 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 9069 2933 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9070 2933 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 9071 2933 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 9072 2933 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 9073 2934 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 9074 2934 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 9075 2934 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 9076 2934 armv7m.c:144 armv7m_restore_context():  
Debug: 9077 2934 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 9078 2934 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 9079 2934 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 9080 2934 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 9081 2934 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 9082 2935 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 9083 2935 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 9084 2935 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 9085 2935 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 9086 2935 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 9087 2935 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 9088 2935 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 9089 2935 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 9090 2935 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 9091 2954 cortex_m.c:548 cortex_m_poll():  
Debug: 9092 2954 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 9093 2954 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 9094 2956 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 9095 2956 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 9096 2956 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 9097 2956 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 9098 2956 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 9099 2956 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 9100 2956 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 9101 2956 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 9102 2956 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 9103 2956 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 9104 2957 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 9105 2957 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 9106 2957 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 9107 2957 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 9108 2957 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 9109 2957 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 9110 2958 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 9111 2958 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 9112 2958 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 9113 2958 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 9114 2958 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 9115 2958 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 9116 2959 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 9117 2959 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 9118 2959 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 9119 2959 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 9120 2959 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 9121 2959 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 9122 2959 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 9123 2959 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 9124 2959 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 9125 2959 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 9126 2959 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9127 2959 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 9128 2959 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 9129 2959 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 9130 2959 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 9131 2959 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 9132 2959 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9133 2959 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 9134 2959 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 9135 2959 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 9136 2959 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 9137 2959 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9138 2959 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 9139 2959 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 9140 2959 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 9141 2961 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 9142 2961 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 9143 2961 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 9144 2961 armv7m.c:144 armv7m_restore_context():  
Debug: 9145 2961 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 9146 2961 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 9147 2961 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 9148 2962 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 9149 2962 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 9150 2962 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 9151 2962 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 9152 2962 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 9153 2962 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 9154 2962 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 9155 2962 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 9156 2962 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 9157 2962 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 9158 2962 cortex_m.c:548 cortex_m_poll():  
Debug: 9159 2962 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 9160 2963 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 9161 2963 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 9162 2963 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 9163 2963 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 9164 2964 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 9165 2964 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 9166 2964 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 9167 2964 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 9168 2964 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 9169 2964 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 9170 2965 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 9171 2965 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 9172 2965 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 9173 2965 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 9174 2965 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 9175 2965 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 9176 2966 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 9177 2966 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 9178 2966 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 9179 2966 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 9180 2966 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 9181 2966 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 9182 2967 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 9183 2967 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 9184 2967 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 9185 2967 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 9186 2967 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 9187 2967 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 9188 2967 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 9189 2967 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 9190 2967 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 9191 2967 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 9192 2967 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 9193 2967 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9194 2967 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 9195 2967 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 9196 2967 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 9197 2967 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 9198 2967 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9199 2967 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 9200 2967 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 9201 2967 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 003f 003fd8b6 size 4
Debug: 9202 2967 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 9203 2967 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9204 2967 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 9205 2967 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 9206 2967 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 9207 2968 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 9208 2968 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 9209 2968 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 9210 2968 armv7m.c:144 armv7m_restore_context():  
Debug: 9211 2968 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 9212 2968 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 9213 2968 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 9214 2968 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 9215 2968 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 9216 2969 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 9217 2969 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 9218 2969 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 9219 2969 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 9220 2969 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 9221 2969 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 9222 2969 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 9223 2969 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 9224 2969 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 9225 2988 cortex_m.c:548 cortex_m_poll():  
Debug: 9226 2988 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 9227 2989 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 9228 2989 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 9229 2989 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 9230 2989 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 9231 2990 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 9232 2990 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 9233 2990 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 9234 2990 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 9235 2990 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 9236 2990 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 9237 2991 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 9238 2991 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 9239 2991 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 9240 2991 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 9241 2991 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 9242 2991 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 9243 2992 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 9244 2992 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 9245 2992 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 9246 2992 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 9247 2992 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 9248 2992 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 9249 2993 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 9250 2993 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 9251 2993 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 9252 2993 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 9253 2993 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 9254 2993 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 9255 2993 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 9256 2993 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 9257 2993 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 9258 2993 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 9259 2993 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 9260 2993 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9261 2993 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 9262 2993 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 9263 2993 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 9264 2993 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 9265 2993 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 9266 2993 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9267 2993 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 9268 2993 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 9269 2994 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 9270 2994 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 9271 2994 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9272 2994 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 9273 2994 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 9274 2994 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 9275 2995 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 9276 2995 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 9277 2995 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 9278 2995 armv7m.c:144 armv7m_restore_context():  
Debug: 9279 2995 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 9280 2996 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 9281 2996 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 9282 2996 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 9283 2996 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 9284 2996 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 9285 2996 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 9286 2996 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 9287 2996 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 9288 2997 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 9289 2997 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 9290 2997 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 9291 2997 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 9292 2997 cortex_m.c:548 cortex_m_poll():  
Debug: 9293 2997 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 9294 2997 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 9295 2998 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 9296 2998 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 9297 2998 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 9298 2998 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 9299 2998 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 9300 2998 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 9301 2999 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 9302 2999 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 9303 2999 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 9304 2999 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 9305 2999 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 9306 2999 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 9307 3000 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 9308 3000 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 9309 3000 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 9310 3000 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 9311 3000 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 9312 3001 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 9313 3001 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 9314 3001 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 9315 3001 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 9316 3001 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 9317 3001 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 9318 3001 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 9319 3001 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 9320 3002 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 9321 3002 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 9322 3002 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 9323 3002 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 9324 3002 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 9325 3002 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 9326 3002 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 9327 3002 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9328 3002 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 9329 3002 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 9330 3002 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 9331 3002 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 9332 3002 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9333 3002 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 9334 3002 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 9335 3002 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0040 0040d8b6 size 4
Debug: 9336 3002 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 9337 3002 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9338 3002 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 9339 3002 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 9340 3002 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 9341 3002 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 9342 3002 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 9343 3003 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 9344 3003 armv7m.c:144 armv7m_restore_context():  
Debug: 9345 3003 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 9346 3003 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 9347 3003 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 9348 3003 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 9349 3003 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 9350 3003 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 9351 3003 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 9352 3003 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 9353 3003 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 9354 3004 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 9355 3004 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 9356 3004 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 9357 3004 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 9358 3004 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 9359 3023 cortex_m.c:548 cortex_m_poll():  
Debug: 9360 3023 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 9361 3023 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 9362 3023 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 9363 3023 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 9364 3024 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 9365 3024 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 9366 3024 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 9367 3024 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 9368 3024 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 9369 3024 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 9370 3025 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 9371 3025 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 9372 3025 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 9373 3025 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 9374 3025 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 9375 3025 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 9376 3026 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 9377 3026 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 9378 3026 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 9379 3026 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 9380 3026 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 9381 3026 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 9382 3027 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 9383 3027 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 9384 3027 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 9385 3027 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 9386 3027 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 9387 3027 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 9388 3027 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 9389 3027 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 9390 3027 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 9391 3027 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 9392 3027 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 9393 3027 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 9394 3027 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9395 3027 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 9396 3027 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 9397 3027 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 9398 3027 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 9399 3027 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 9400 3027 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9401 3027 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 9402 3027 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 9403 3028 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 9404 3028 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 9405 3028 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9406 3028 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 9407 3028 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 9408 3028 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 9409 3029 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 9410 3029 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 9411 3029 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 9412 3029 armv7m.c:144 armv7m_restore_context():  
Debug: 9413 3030 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 9414 3030 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 9415 3030 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 9416 3030 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 9417 3030 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 9418 3030 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 9419 3030 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 9420 3030 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 9421 3030 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 9422 3030 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 9423 3031 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 9424 3031 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 9425 3031 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 9426 3031 cortex_m.c:548 cortex_m_poll():  
Debug: 9427 3031 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 9428 3031 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 9429 3031 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 9430 3032 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 9431 3032 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 9432 3032 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 9433 3032 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 9434 3032 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 9435 3032 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 9436 3033 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 9437 3033 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 9438 3033 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 9439 3033 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 9440 3033 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 9441 3033 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 9442 3034 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 9443 3034 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 9444 3034 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 9445 3034 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 9446 3034 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 9447 3035 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 9448 3035 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 9449 3035 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 9450 3035 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 9451 3035 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 9452 3035 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 9453 3035 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 9454 3035 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 9455 3035 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 9456 3035 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 9457 3035 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 9458 3035 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 9459 3036 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 9460 3036 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 9461 3036 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9462 3036 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 9463 3036 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 9464 3036 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 9465 3036 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 9466 3036 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9467 3036 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 9468 3036 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 9469 3036 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0041 0041d8b6 size 4
Debug: 9470 3036 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 9471 3036 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9472 3036 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 9473 3036 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 9474 3036 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 9475 3036 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 9476 3036 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 9477 3036 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 9478 3036 armv7m.c:144 armv7m_restore_context():  
Debug: 9479 3036 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 9480 3037 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 9481 3037 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 9482 3037 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 9483 3037 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 9484 3037 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 9485 3037 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 9486 3037 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 9487 3037 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 9488 3037 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 9489 3037 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 9490 3037 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 9491 3037 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 9492 3038 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 9493 3057 cortex_m.c:548 cortex_m_poll():  
Debug: 9494 3057 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 9495 3058 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 9496 3058 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 9497 3058 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 9498 3059 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 9499 3059 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 9500 3059 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 9501 3059 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 9502 3059 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 9503 3059 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 9504 3060 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 9505 3060 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 9506 3060 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 9507 3060 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 9508 3060 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 9509 3060 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 9510 3061 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 9511 3061 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 9512 3061 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 9513 3061 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 9514 3061 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 9515 3061 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 9516 3062 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 9517 3062 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 9518 3062 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 9519 3062 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 9520 3062 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 9521 3062 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 9522 3062 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 9523 3062 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 9524 3062 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 9525 3062 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 9526 3062 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 9527 3062 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 9528 3062 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9529 3062 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 9530 3062 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 9531 3062 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 9532 3062 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 9533 3062 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 9534 3062 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9535 3062 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 9536 3062 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 9537 3063 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 9538 3063 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 9539 3063 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9540 3063 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 9541 3063 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 9542 3063 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 9543 3064 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 9544 3064 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 9545 3064 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 9546 3064 armv7m.c:144 armv7m_restore_context():  
Debug: 9547 3064 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 9548 3065 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 9549 3065 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 9550 3065 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 9551 3065 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 9552 3065 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 9553 3065 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 9554 3065 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 9555 3065 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 9556 3065 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 9557 3065 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 9558 3065 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 9559 3065 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 9560 3066 cortex_m.c:548 cortex_m_poll():  
Debug: 9561 3066 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 9562 3066 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 9563 3066 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 9564 3067 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 9565 3067 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 9566 3067 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 9567 3067 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 9568 3067 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 9569 3067 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 9570 3068 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 9571 3068 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 9572 3068 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 9573 3068 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 9574 3068 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 9575 3068 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 9576 3069 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 9577 3069 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 9578 3069 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 9579 3069 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 9580 3069 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 9581 3069 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 9582 3070 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 9583 3070 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 9584 3070 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 9585 3070 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 9586 3070 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 9587 3070 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 9588 3070 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 9589 3070 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 9590 3070 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 9591 3070 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 9592 3070 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 9593 3071 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 9594 3071 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 9595 3071 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9596 3071 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 9597 3071 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 9598 3071 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 9599 3071 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 9600 3071 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9601 3071 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 9602 3071 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 9603 3071 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0042 0042d8b6 size 4
Debug: 9604 3071 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 9605 3071 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9606 3071 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 9607 3071 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 9608 3071 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 9609 3071 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 9610 3071 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 9611 3071 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 9612 3071 armv7m.c:144 armv7m_restore_context():  
Debug: 9613 3071 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 9614 3072 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 9615 3072 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 9616 3072 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 9617 3072 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 9618 3072 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 9619 3072 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 9620 3072 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 9621 3072 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 9622 3073 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 9623 3073 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 9624 3073 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 9625 3073 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 9626 3073 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 9627 3091 cortex_m.c:548 cortex_m_poll():  
Debug: 9628 3091 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 9629 3092 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 9630 3092 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 9631 3092 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 9632 3092 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 9633 3093 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 9634 3093 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 9635 3093 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 9636 3093 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 9637 3093 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 9638 3093 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 9639 3094 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 9640 3094 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 9641 3094 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 9642 3094 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 9643 3094 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 9644 3094 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 9645 3095 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 9646 3095 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 9647 3095 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 9648 3095 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 9649 3095 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 9650 3096 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 9651 3096 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 9652 3096 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 9653 3096 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 9654 3096 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 9655 3096 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 9656 3096 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 9657 3096 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 9658 3096 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 9659 3096 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 9660 3096 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 9661 3096 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 9662 3096 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9663 3096 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 9664 3096 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 9665 3096 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 9666 3096 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 9667 3096 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 9668 3096 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9669 3096 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 9670 3096 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 9671 3097 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 9672 3097 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 9673 3097 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9674 3097 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 9675 3097 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 9676 3097 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 9677 3098 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 9678 3098 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 9679 3098 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 9680 3098 armv7m.c:144 armv7m_restore_context():  
Debug: 9681 3098 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 9682 3099 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 9683 3099 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 9684 3099 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 9685 3099 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 9686 3099 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 9687 3099 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 9688 3099 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 9689 3099 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 9690 3099 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 9691 3099 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 9692 3099 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 9693 3099 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 9694 3100 cortex_m.c:548 cortex_m_poll():  
Debug: 9695 3100 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 9696 3100 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 9697 3100 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 9698 3101 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 9699 3101 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 9700 3101 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 9701 3101 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 9702 3101 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 9703 3101 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 9704 3102 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 9705 3102 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 9706 3102 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 9707 3102 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 9708 3102 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 9709 3102 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 9710 3103 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 9711 3103 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 9712 3103 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 9713 3103 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 9714 3103 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 9715 3103 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 9716 3104 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 9717 3104 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 9718 3104 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 9719 3104 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 9720 3104 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 9721 3104 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 9722 3104 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 9723 3104 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 9724 3104 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 9725 3104 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 9726 3104 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 9727 3104 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 9728 3105 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 9729 3105 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9730 3105 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 9731 3105 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 9732 3105 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 9733 3105 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 9734 3105 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9735 3105 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 9736 3105 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 9737 3105 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0043 0043d8b6 size 4
Debug: 9738 3105 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 9739 3105 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9740 3105 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 9741 3105 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 9742 3105 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 9743 3105 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 9744 3105 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 9745 3106 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 9746 3106 armv7m.c:144 armv7m_restore_context():  
Debug: 9747 3106 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 9748 3106 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 9749 3106 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 9750 3106 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 9751 3106 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 9752 3106 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 9753 3106 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 9754 3106 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 9755 3106 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 9756 3107 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 9757 3107 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 9758 3107 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 9759 3107 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 9760 3107 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 9761 3126 cortex_m.c:548 cortex_m_poll():  
Debug: 9762 3126 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 9763 3126 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 9764 3126 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 9765 3127 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 9766 3127 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 9767 3127 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 9768 3127 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 9769 3127 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 9770 3128 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 9771 3128 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 9772 3128 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 9773 3128 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 9774 3128 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 9775 3128 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 9776 3129 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 9777 3129 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 9778 3129 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 9779 3129 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 9780 3129 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 9781 3129 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 9782 3130 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 9783 3130 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 9784 3130 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 9785 3130 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 9786 3130 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 9787 3131 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 9788 3131 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 9789 3131 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 9790 3131 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 9791 3131 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 9792 3131 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 9793 3131 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 9794 3131 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 9795 3131 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 9796 3131 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9797 3131 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 9798 3131 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 9799 3131 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 9800 3131 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 9801 3131 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 9802 3131 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9803 3131 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 9804 3131 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 9805 3131 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 9806 3131 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 9807 3131 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9808 3131 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 9809 3131 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 9810 3131 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 9811 3133 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 9812 3133 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 9813 3133 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 9814 3133 armv7m.c:144 armv7m_restore_context():  
Debug: 9815 3133 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 9816 3134 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 9817 3134 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 9818 3134 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 9819 3134 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 9820 3134 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 9821 3134 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 9822 3134 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 9823 3134 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 9824 3134 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 9825 3134 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 9826 3134 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 9827 3134 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 9828 3134 cortex_m.c:548 cortex_m_poll():  
Debug: 9829 3135 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 9830 3135 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 9831 3136 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 9832 3136 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 9833 3136 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 9834 3136 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 9835 3136 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 9836 3137 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 9837 3137 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 9838 3137 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 9839 3137 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 9840 3137 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 9841 3138 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 9842 3138 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 9843 3138 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 9844 3138 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 9845 3138 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 9846 3139 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 9847 3139 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 9848 3139 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 9849 3139 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 9850 3139 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 9851 3139 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 9852 3140 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 9853 3140 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 9854 3140 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 9855 3140 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 9856 3140 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 9857 3140 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 9858 3140 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 9859 3140 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 9860 3140 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 9861 3140 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 9862 3140 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 9863 3140 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9864 3140 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 9865 3140 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 9866 3140 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 9867 3140 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 9868 3140 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9869 3140 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 9870 3140 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 9871 3140 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0044 0044d8b6 size 4
Debug: 9872 3141 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 9873 3141 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9874 3141 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 9875 3141 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 9876 3141 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 9877 3141 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 9878 3141 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 9879 3141 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 9880 3141 armv7m.c:144 armv7m_restore_context():  
Debug: 9881 3141 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 9882 3141 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 9883 3141 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 9884 3141 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 9885 3142 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 9886 3142 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 9887 3142 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 9888 3142 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 9889 3142 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 9890 3142 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 9891 3142 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 9892 3142 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 9893 3142 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 9894 3142 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 9895 3161 cortex_m.c:548 cortex_m_poll():  
Debug: 9896 3161 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 9897 3161 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 9898 3162 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 9899 3162 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 9900 3162 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 9901 3162 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 9902 3163 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 9903 3163 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 9904 3163 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 9905 3163 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 9906 3163 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 9907 3163 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 9908 3164 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 9909 3164 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 9910 3164 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 9911 3164 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 9912 3164 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 9913 3164 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 9914 3165 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 9915 3165 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 9916 3165 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 9917 3165 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 9918 3165 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 9919 3165 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 9920 3166 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 9921 3166 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 9922 3166 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 9923 3166 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 9924 3166 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 9925 3166 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 9926 3166 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 9927 3166 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 9928 3166 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 9929 3166 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 9930 3166 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9931 3166 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 9932 3166 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 9933 3166 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 9934 3166 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 9935 3166 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 9936 3166 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9937 3166 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 9938 3166 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 9939 3166 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 9940 3166 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 9941 3166 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9942 3166 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 9943 3166 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 9944 3166 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 9945 3168 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 9946 3168 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 9947 3168 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 9948 3168 armv7m.c:144 armv7m_restore_context():  
Debug: 9949 3168 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 9950 3168 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 9951 3168 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 9952 3169 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 9953 3169 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 9954 3169 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 9955 3169 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 9956 3169 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 9957 3169 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 9958 3169 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 9959 3169 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 9960 3169 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 9961 3169 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 9962 3169 cortex_m.c:548 cortex_m_poll():  
Debug: 9963 3169 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 9964 3170 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 9965 3170 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 9966 3170 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 9967 3170 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 9968 3171 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 9969 3171 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 9970 3171 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 9971 3171 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 9972 3172 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 9973 3172 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 9974 3173 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 9975 3173 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 9976 3173 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 9977 3173 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 9978 3173 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 9979 3173 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 9980 3173 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 9981 3174 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 9982 3174 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 9983 3174 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 9984 3174 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 9985 3174 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 9986 3174 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 9987 3175 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 9988 3175 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 9989 3175 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 9990 3175 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 9991 3175 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 9992 3175 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 9993 3175 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 9994 3175 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 9995 3175 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 9996 3175 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 9997 3175 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9998 3175 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 9999 3175 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 10000 3175 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 10001 3175 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 10002 3175 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10003 3175 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 10004 3175 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 10005 3175 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0045 0045d8b6 size 4
Debug: 10006 3175 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 10007 3175 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10008 3175 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 10009 3175 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 10010 3175 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 10011 3176 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 10012 3176 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 10013 3176 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 10014 3176 armv7m.c:144 armv7m_restore_context():  
Debug: 10015 3176 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 10016 3176 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 10017 3176 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 10018 3176 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 10019 3176 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 10020 3176 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 10021 3176 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 10022 3177 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 10023 3177 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 10024 3177 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 10025 3177 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 10026 3177 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 10027 3177 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 10028 3177 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 10029 3195 cortex_m.c:548 cortex_m_poll():  
Debug: 10030 3195 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 10031 3196 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 10032 3196 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 10033 3197 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 10034 3197 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 10035 3197 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 10036 3197 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 10037 3197 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 10038 3197 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 10039 3198 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 10040 3198 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 10041 3198 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 10042 3198 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 10043 3198 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 10044 3198 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 10045 3199 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 10046 3199 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 10047 3199 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 10048 3199 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 10049 3199 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 10050 3199 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 10051 3200 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 10052 3200 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 10053 3200 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 10054 3200 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 10055 3200 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 10056 3200 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 10057 3200 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 10058 3200 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 10059 3200 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 10060 3200 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 10061 3200 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 10062 3200 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 10063 3201 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 10064 3201 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10065 3201 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 10066 3201 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 10067 3201 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 10068 3201 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 10069 3201 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 10070 3201 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10071 3201 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 10072 3201 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 10073 3201 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 10074 3201 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 10075 3201 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10076 3201 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 10077 3201 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 10078 3201 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 10079 3202 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 10080 3202 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 10081 3203 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 10082 3203 armv7m.c:144 armv7m_restore_context():  
Debug: 10083 3203 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 10084 3203 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 10085 3203 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 10086 3203 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 10087 3203 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 10088 3203 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 10089 3203 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 10090 3203 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 10091 3203 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 10092 3204 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 10093 3204 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 10094 3204 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 10095 3204 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 10096 3204 cortex_m.c:548 cortex_m_poll():  
Debug: 10097 3204 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 10098 3204 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 10099 3206 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 10100 3206 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 10101 3206 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 10102 3206 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 10103 3206 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 10104 3206 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 10105 3206 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 10106 3206 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 10107 3206 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 10108 3207 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 10109 3207 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 10110 3207 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 10111 3207 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 10112 3207 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 10113 3207 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 10114 3208 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 10115 3208 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 10116 3208 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 10117 3208 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 10118 3208 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 10119 3208 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 10120 3209 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 10121 3209 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 10122 3209 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 10123 3209 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 10124 3209 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 10125 3209 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 10126 3209 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 10127 3209 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 10128 3209 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 10129 3209 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 10130 3209 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 10131 3209 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10132 3209 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 10133 3209 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 10134 3209 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 10135 3209 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 10136 3209 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10137 3209 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 10138 3209 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 10139 3209 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0046 0046d8b6 size 4
Debug: 10140 3209 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 10141 3209 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10142 3209 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 10143 3210 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 10144 3210 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 10145 3210 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 10146 3210 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 10147 3210 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 10148 3210 armv7m.c:144 armv7m_restore_context():  
Debug: 10149 3210 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 10150 3210 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 10151 3210 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 10152 3210 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 10153 3210 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 10154 3211 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 10155 3211 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 10156 3211 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 10157 3211 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 10158 3211 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 10159 3211 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 10160 3211 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 10161 3211 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 10162 3211 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 10163 3230 cortex_m.c:548 cortex_m_poll():  
Debug: 10164 3230 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 10165 3230 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 10166 3231 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 10167 3231 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 10168 3231 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 10169 3231 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 10170 3232 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 10171 3232 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 10172 3232 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 10173 3232 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 10174 3232 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 10175 3232 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 10176 3233 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 10177 3233 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 10178 3233 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 10179 3233 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 10180 3233 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 10181 3233 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 10182 3234 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 10183 3234 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 10184 3234 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 10185 3234 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 10186 3234 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 10187 3234 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 10188 3235 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 10189 3235 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 10190 3235 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 10191 3235 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 10192 3235 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 10193 3235 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 10194 3235 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 10195 3235 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 10196 3235 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 10197 3235 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 10198 3235 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10199 3235 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 10200 3235 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 10201 3235 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 10202 3235 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 10203 3235 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 10204 3235 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10205 3235 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 10206 3235 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 10207 3235 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 10208 3235 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 10209 3235 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10210 3235 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 10211 3235 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 10212 3235 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 10213 3237 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 10214 3237 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 10215 3237 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 10216 3237 armv7m.c:144 armv7m_restore_context():  
Debug: 10217 3237 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 10218 3237 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 10219 3237 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 10220 3238 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 10221 3238 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 10222 3238 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 10223 3238 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 10224 3238 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 10225 3238 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 10226 3238 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 10227 3238 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 10228 3238 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 10229 3238 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 10230 3239 cortex_m.c:548 cortex_m_poll():  
Debug: 10231 3239 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 10232 3239 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 10233 3239 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 10234 3240 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 10235 3240 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 10236 3240 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 10237 3240 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 10238 3240 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 10239 3240 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 10240 3241 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 10241 3241 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 10242 3241 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 10243 3241 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 10244 3241 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 10245 3241 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 10246 3242 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 10247 3242 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 10248 3242 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 10249 3242 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 10250 3242 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 10251 3242 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 10252 3243 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 10253 3243 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 10254 3243 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 10255 3243 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 10256 3243 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 10257 3243 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 10258 3243 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 10259 3243 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 10260 3243 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 10261 3243 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 10262 3243 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 10263 3244 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 10264 3244 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 10265 3244 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10266 3244 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 10267 3244 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 10268 3244 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 10269 3244 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 10270 3244 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10271 3244 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 10272 3244 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 10273 3244 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0047 0047d8b6 size 4
Debug: 10274 3244 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 10275 3244 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10276 3244 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 10277 3244 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 10278 3244 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 10279 3244 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 10280 3244 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 10281 3244 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 10282 3244 armv7m.c:144 armv7m_restore_context():  
Debug: 10283 3244 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 10284 3245 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 10285 3245 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 10286 3245 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 10287 3245 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 10288 3245 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 10289 3245 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 10290 3245 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 10291 3245 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 10292 3245 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 10293 3245 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 10294 3245 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 10295 3245 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 10296 3245 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 10297 3264 cortex_m.c:548 cortex_m_poll():  
Debug: 10298 3264 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 10299 3265 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 10300 3265 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 10301 3265 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 10302 3265 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 10303 3266 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 10304 3266 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 10305 3266 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 10306 3266 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 10307 3266 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 10308 3266 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 10309 3267 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 10310 3267 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 10311 3267 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 10312 3267 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 10313 3267 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 10314 3267 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 10315 3268 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 10316 3268 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 10317 3268 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 10318 3268 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 10319 3268 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 10320 3268 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 10321 3269 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 10322 3269 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 10323 3269 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 10324 3269 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 10325 3269 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 10326 3269 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 10327 3269 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 10328 3269 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 10329 3269 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 10330 3269 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 10331 3269 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 10332 3269 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10333 3269 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 10334 3269 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 10335 3269 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 10336 3269 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 10337 3269 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 10338 3269 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10339 3269 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 10340 3269 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 10341 3269 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 10342 3269 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 10343 3269 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10344 3269 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 10345 3269 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 10346 3269 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 10347 3271 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 10348 3271 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 10349 3272 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 10350 3272 armv7m.c:144 armv7m_restore_context():  
Debug: 10351 3272 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 10352 3272 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 10353 3272 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 10354 3273 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 10355 3273 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 10356 3273 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 10357 3273 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 10358 3273 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 10359 3273 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 10360 3273 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 10361 3273 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 10362 3273 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 10363 3273 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 10364 3273 cortex_m.c:548 cortex_m_poll():  
Debug: 10365 3273 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 10366 3274 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 10367 3274 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 10368 3274 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 10369 3274 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 10370 3275 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 10371 3275 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 10372 3275 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 10373 3275 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 10374 3275 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 10375 3275 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 10376 3276 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 10377 3276 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 10378 3276 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 10379 3276 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 10380 3276 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 10381 3276 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 10382 3277 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 10383 3277 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 10384 3277 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 10385 3277 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 10386 3277 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 10387 3278 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 10388 3278 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 10389 3278 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 10390 3278 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 10391 3278 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 10392 3278 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 10393 3278 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 10394 3278 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 10395 3278 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 10396 3278 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 10397 3278 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 10398 3278 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 10399 3278 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10400 3278 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 10401 3278 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 10402 3278 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 10403 3278 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 10404 3278 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10405 3278 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 10406 3278 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 10407 3279 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0048 0048d8b6 size 4
Debug: 10408 3279 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 10409 3279 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10410 3279 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 10411 3279 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 10412 3279 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 10413 3279 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 10414 3279 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 10415 3279 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 10416 3279 armv7m.c:144 armv7m_restore_context():  
Debug: 10417 3279 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 10418 3280 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 10419 3280 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 10420 3280 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 10421 3280 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 10422 3280 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 10423 3280 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 10424 3280 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 10425 3280 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 10426 3280 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 10427 3280 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 10428 3280 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 10429 3280 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 10430 3280 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 10431 3299 cortex_m.c:548 cortex_m_poll():  
Debug: 10432 3299 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 10433 3299 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 10434 3300 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 10435 3300 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 10436 3300 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 10437 3300 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 10438 3300 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 10439 3300 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 10440 3301 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 10441 3301 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 10442 3301 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 10443 3301 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 10444 3301 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 10445 3301 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 10446 3302 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 10447 3302 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 10448 3302 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 10449 3302 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 10450 3302 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 10451 3302 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 10452 3303 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 10453 3303 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 10454 3303 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 10455 3303 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 10456 3303 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 10457 3303 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 10458 3303 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 10459 3303 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 10460 3303 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 10461 3303 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 10462 3303 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 10463 3303 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 10464 3304 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 10465 3304 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 10466 3304 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10467 3304 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 10468 3304 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 10469 3304 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 10470 3304 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 10471 3304 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 10472 3304 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10473 3304 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 10474 3304 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 10475 3304 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 10476 3304 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 10477 3304 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10478 3304 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 10479 3304 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 10480 3304 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 10481 3306 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 10482 3306 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 10483 3306 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 10484 3306 armv7m.c:144 armv7m_restore_context():  
Debug: 10485 3306 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 10486 3306 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 10487 3306 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 10488 3306 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 10489 3306 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 10490 3306 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 10491 3307 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 10492 3307 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 10493 3307 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 10494 3307 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 10495 3307 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 10496 3307 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 10497 3307 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 10498 3307 cortex_m.c:548 cortex_m_poll():  
Debug: 10499 3307 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 10500 3307 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 10501 3308 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 10502 3308 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 10503 3308 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 10504 3308 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 10505 3309 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 10506 3309 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 10507 3309 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 10508 3309 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 10509 3309 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 10510 3309 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 10511 3310 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 10512 3310 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 10513 3310 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 10514 3310 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 10515 3310 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 10516 3310 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 10517 3311 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 10518 3311 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 10519 3311 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 10520 3311 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 10521 3311 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 10522 3311 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 10523 3312 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 10524 3312 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 10525 3312 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 10526 3312 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 10527 3312 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 10528 3312 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 10529 3312 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 10530 3312 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 10531 3312 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 10532 3312 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 10533 3312 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10534 3312 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 10535 3312 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 10536 3312 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 10537 3312 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 10538 3312 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10539 3312 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 10540 3312 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 10541 3312 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0049 0049d8b6 size 4
Debug: 10542 3312 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 10543 3312 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10544 3312 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 10545 3312 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 10546 3312 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 10547 3312 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 10548 3313 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 10549 3313 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 10550 3313 armv7m.c:144 armv7m_restore_context():  
Debug: 10551 3313 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 10552 3313 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 10553 3313 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 10554 3313 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 10555 3313 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 10556 3313 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 10557 3313 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 10558 3314 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 10559 3314 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 10560 3314 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 10561 3314 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 10562 3314 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 10563 3314 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 10564 3314 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 10565 3334 cortex_m.c:548 cortex_m_poll():  
Debug: 10566 3334 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 10567 3334 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 10568 3335 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 10569 3335 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 10570 3335 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 10571 3335 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 10572 3335 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 10573 3335 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 10574 3336 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 10575 3336 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 10576 3336 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 10577 3336 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 10578 3336 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 10579 3336 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 10580 3337 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 10581 3337 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 10582 3337 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 10583 3337 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 10584 3337 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 10585 3337 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 10586 3338 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 10587 3338 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 10588 3338 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 10589 3338 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 10590 3338 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 10591 3338 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 10592 3338 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 10593 3339 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 10594 3339 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 10595 3339 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 10596 3339 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 10597 3339 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 10598 3339 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 10599 3339 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 10600 3339 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10601 3339 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 10602 3339 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 10603 3339 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 10604 3339 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 10605 3339 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 10606 3339 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10607 3339 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 10608 3339 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 10609 3339 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 10610 3339 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 10611 3339 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10612 3339 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 10613 3339 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 10614 3339 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 10615 3341 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 10616 3341 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 10617 3341 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 10618 3341 armv7m.c:144 armv7m_restore_context():  
Debug: 10619 3341 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 10620 3341 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 10621 3341 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 10622 3342 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 10623 3342 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 10624 3342 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 10625 3342 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 10626 3342 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 10627 3342 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 10628 3342 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 10629 3342 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 10630 3342 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 10631 3342 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 10632 3342 cortex_m.c:548 cortex_m_poll():  
Debug: 10633 3342 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 10634 3343 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 10635 3343 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 10636 3343 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 10637 3343 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 10638 3344 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 10639 3344 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 10640 3344 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 10641 3344 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 10642 3344 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 10643 3344 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 10644 3345 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 10645 3345 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 10646 3345 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 10647 3345 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 10648 3345 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 10649 3345 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 10650 3346 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 10651 3346 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 10652 3346 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 10653 3346 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 10654 3346 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 10655 3346 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 10656 3347 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 10657 3347 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 10658 3347 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 10659 3347 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 10660 3347 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 10661 3347 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 10662 3347 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 10663 3347 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 10664 3347 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 10665 3347 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 10666 3347 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 10667 3347 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10668 3347 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 10669 3347 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 10670 3347 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 10671 3347 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 10672 3347 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10673 3347 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 10674 3347 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 10675 3347 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 004a 004ad8b6 size 4
Debug: 10676 3347 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 10677 3347 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10678 3347 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 10679 3347 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 10680 3347 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 10681 3348 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 10682 3348 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 10683 3348 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 10684 3348 armv7m.c:144 armv7m_restore_context():  
Debug: 10685 3348 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 10686 3348 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 10687 3348 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 10688 3348 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 10689 3348 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 10690 3349 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 10691 3349 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 10692 3349 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 10693 3349 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 10694 3349 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 10695 3349 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 10696 3349 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 10697 3349 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 10698 3349 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 10700 3368 cortex_m.c:548 cortex_m_poll():  
Debug: 10701 3368 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 10702 3368 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 10703 3369 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 10704 3369 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 10705 3369 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 10706 3369 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 10707 3369 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 10708 3370 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 10709 3370 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 10710 3370 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 10711 3370 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 10712 3370 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 10713 3370 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 10714 3371 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 10715 3371 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 10716 3371 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 10717 3371 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 10718 3371 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 10719 3371 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 10720 3372 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 10721 3372 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 10722 3372 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 10723 3372 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 10724 3373 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 10725 3373 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 10726 3373 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 10727 3373 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 10728 3373 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 10729 3373 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 10730 3373 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 10731 3373 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 10732 3373 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 10733 3373 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 10734 3373 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 10735 3373 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10736 3373 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 10737 3373 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 10738 3373 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 10739 3373 psoc4.c:721 psoc4_write(): Downloaded  9472 of 33371 bytes
Debug: 10740 3373 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 10741 3373 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 10742 3373 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10743 3373 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 10744 3373 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 10745 3373 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 10746 3373 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 10747 3373 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10748 3373 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 10749 3373 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 10750 3373 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 10751 3375 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 10752 3375 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 10753 3375 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 10754 3375 armv7m.c:144 armv7m_restore_context():  
Debug: 10755 3375 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 10756 3376 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 10757 3376 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 10758 3376 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 10759 3376 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 10760 3376 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 10761 3376 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 10762 3376 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 10763 3376 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 10764 3376 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 10765 3376 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 10766 3376 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 10767 3376 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 10768 3377 cortex_m.c:548 cortex_m_poll():  
Debug: 10769 3377 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 10770 3377 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 10771 3377 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 10772 3378 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 10773 3378 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 10774 3378 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 10775 3378 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 10776 3378 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 10777 3378 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 10778 3379 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 10779 3379 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 10780 3379 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 10781 3379 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 10782 3379 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 10783 3379 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 10784 3380 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 10785 3380 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 10786 3380 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 10787 3380 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 10788 3380 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 10789 3380 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 10790 3381 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 10791 3381 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 10792 3381 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 10793 3381 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 10794 3381 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 10795 3381 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 10796 3381 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 10797 3381 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 10798 3381 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 10799 3381 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 10800 3381 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 10801 3381 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 10802 3382 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 10803 3382 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10804 3382 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 10805 3382 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 10806 3382 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 10807 3382 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 10808 3382 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10809 3382 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 10810 3382 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 10811 3382 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 004b 004bd8b6 size 4
Debug: 10812 3382 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 10813 3382 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10814 3382 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 10815 3382 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 10816 3382 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 10817 3382 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 10818 3382 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 10819 3382 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 10820 3382 armv7m.c:144 armv7m_restore_context():  
Debug: 10821 3382 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 10822 3383 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 10823 3383 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 10824 3383 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 10825 3383 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 10826 3383 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 10827 3383 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 10828 3383 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 10829 3383 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 10830 3383 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 10831 3383 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 10832 3383 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 10833 3383 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 10834 3383 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 10835 3401 cortex_m.c:548 cortex_m_poll():  
Debug: 10836 3401 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 10837 3402 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 10838 3402 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 10839 3402 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 10840 3403 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 10841 3403 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 10842 3403 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 10843 3403 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 10844 3403 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 10845 3403 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 10846 3404 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 10847 3404 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 10848 3404 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 10849 3404 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 10850 3405 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 10851 3405 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 10852 3405 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 10853 3405 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 10854 3405 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 10855 3405 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 10856 3406 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 10857 3406 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 10858 3406 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 10859 3406 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 10860 3406 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 10861 3406 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 10862 3406 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 10863 3406 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 10864 3406 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 10865 3406 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 10866 3406 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 10867 3406 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 10868 3407 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 10869 3407 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 10870 3407 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10871 3407 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 10872 3407 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 10873 3407 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 10874 3407 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 10875 3407 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 10876 3407 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10877 3407 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 10878 3407 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 10879 3407 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 10880 3407 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 10881 3407 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10882 3407 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 10883 3407 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 10884 3407 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 10885 3409 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 10886 3409 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 10887 3409 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 10888 3409 armv7m.c:144 armv7m_restore_context():  
Debug: 10889 3409 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 10890 3409 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 10891 3409 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 10892 3410 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 10893 3410 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 10894 3410 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 10895 3410 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 10896 3410 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 10897 3410 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 10898 3410 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 10899 3410 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 10900 3410 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 10901 3410 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 10902 3410 cortex_m.c:548 cortex_m_poll():  
Debug: 10903 3410 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 10904 3411 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 10905 3411 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 10906 3411 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 10907 3411 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 10908 3412 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 10909 3412 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 10910 3412 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 10911 3412 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 10912 3412 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 10913 3412 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 10914 3413 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 10915 3413 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 10916 3413 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 10917 3413 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 10918 3413 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 10919 3414 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 10920 3414 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 10921 3414 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 10922 3414 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 10923 3414 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 10924 3415 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 10925 3415 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 10926 3415 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 10927 3415 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 10928 3415 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 10929 3415 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 10930 3415 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 10931 3415 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 10932 3415 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 10933 3415 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 10934 3415 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 10935 3416 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 10936 3416 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 10937 3416 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10938 3416 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 10939 3416 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 10940 3416 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 10941 3416 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 10942 3416 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10943 3416 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 10944 3416 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 10945 3416 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 004c 004cd8b6 size 4
Debug: 10946 3416 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 10947 3416 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10948 3416 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 10949 3416 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 10950 3416 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 10951 3416 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 10952 3416 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 10953 3417 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 10954 3417 armv7m.c:144 armv7m_restore_context():  
Debug: 10955 3417 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 10956 3417 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 10957 3417 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 10958 3417 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 10959 3417 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 10960 3417 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 10961 3417 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 10962 3418 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 10963 3418 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 10964 3418 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 10965 3418 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 10966 3418 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 10967 3418 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 10968 3418 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 10969 3437 cortex_m.c:548 cortex_m_poll():  
Debug: 10970 3437 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 10971 3437 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 10972 3439 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 10973 3439 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 10974 3439 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 10975 3439 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 10976 3439 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 10977 3439 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 10978 3439 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 10979 3439 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 10980 3439 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 10981 3440 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 10982 3440 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 10983 3440 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 10984 3440 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 10985 3440 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 10986 3440 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 10987 3441 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 10988 3441 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 10989 3441 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 10990 3441 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 10991 3441 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 10992 3441 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 10993 3442 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 10994 3442 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 10995 3442 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 10996 3442 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 10997 3442 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 10998 3442 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 10999 3442 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 11000 3442 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 11001 3442 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 11002 3442 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 11003 3442 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 11004 3442 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11005 3442 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 11006 3442 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 11007 3442 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 11008 3442 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 11009 3442 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 11010 3442 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11011 3442 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 11012 3442 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 11013 3442 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 11014 3442 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 11015 3442 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11016 3442 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 11017 3442 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 11018 3442 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 11019 3445 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 11020 3445 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 11021 3445 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 11022 3445 armv7m.c:144 armv7m_restore_context():  
Debug: 11023 3445 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 11024 3446 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 11025 3446 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 11026 3446 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 11027 3446 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 11028 3446 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 11029 3446 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 11030 3446 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 11031 3446 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 11032 3446 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 11033 3446 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 11034 3446 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 11035 3446 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 11036 3446 cortex_m.c:548 cortex_m_poll():  
Debug: 11037 3446 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 11038 3447 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 11039 3447 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 11040 3447 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 11041 3447 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 11042 3448 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 11043 3448 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 11044 3448 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 11045 3448 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 11046 3448 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 11047 3448 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 11048 3449 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 11049 3449 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 11050 3449 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 11051 3449 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 11052 3449 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 11053 3449 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 11054 3450 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 11055 3450 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 11056 3450 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 11057 3450 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 11058 3450 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 11059 3450 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 11060 3451 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 11061 3451 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 11062 3451 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 11063 3451 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 11064 3451 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 11065 3451 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 11066 3451 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 11067 3451 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 11068 3451 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 11069 3451 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 11070 3451 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 11071 3451 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11072 3451 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 11073 3451 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 11074 3451 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 11075 3451 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 11076 3451 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11077 3451 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 11078 3451 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 11079 3451 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 004d 004dd8b6 size 4
Debug: 11080 3451 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 11081 3452 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11082 3452 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 11083 3452 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 11084 3452 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 11085 3452 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 11086 3452 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 11087 3452 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 11088 3452 armv7m.c:144 armv7m_restore_context():  
Debug: 11089 3452 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 11090 3452 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 11091 3452 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 11092 3453 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 11093 3453 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 11094 3453 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 11095 3453 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 11096 3453 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 11097 3453 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 11098 3453 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 11099 3453 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 11100 3453 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 11101 3453 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 11102 3453 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 11103 3472 cortex_m.c:548 cortex_m_poll():  
Debug: 11104 3472 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 11105 3473 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 11106 3473 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 11107 3473 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 11108 3473 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 11109 3474 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 11110 3474 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 11111 3474 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 11112 3474 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 11113 3474 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 11114 3474 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 11115 3475 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 11116 3475 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 11117 3475 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 11118 3475 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 11119 3475 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 11120 3475 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 11121 3476 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 11122 3476 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 11123 3476 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 11124 3476 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 11125 3476 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 11126 3476 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 11127 3477 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 11128 3477 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 11129 3477 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 11130 3477 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 11131 3477 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 11132 3477 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 11133 3477 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 11134 3477 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 11135 3477 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 11136 3477 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 11137 3477 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 11138 3477 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11139 3477 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 11140 3477 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 11141 3477 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 11142 3477 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 11143 3477 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 11144 3477 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11145 3477 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 11146 3477 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 11147 3477 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 11148 3477 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 11149 3477 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11150 3477 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 11151 3477 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 11152 3477 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 11153 3479 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 11154 3479 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 11155 3479 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 11156 3479 armv7m.c:144 armv7m_restore_context():  
Debug: 11157 3479 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 11158 3480 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 11159 3480 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 11160 3480 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 11161 3480 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 11162 3480 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 11163 3480 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 11164 3480 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 11165 3480 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 11166 3480 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 11167 3480 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 11168 3480 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 11169 3480 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 11170 3480 cortex_m.c:548 cortex_m_poll():  
Debug: 11171 3480 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 11172 3481 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 11173 3481 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 11174 3481 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 11175 3481 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 11176 3482 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 11177 3482 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 11178 3482 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 11179 3482 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 11180 3482 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 11181 3482 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 11182 3483 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 11183 3483 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 11184 3483 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 11185 3483 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 11186 3483 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 11187 3483 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 11188 3484 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 11189 3484 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 11190 3484 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 11191 3484 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 11192 3484 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 11193 3484 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 11194 3485 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 11195 3485 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 11196 3485 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 11197 3485 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 11198 3485 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 11199 3485 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 11200 3485 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 11201 3485 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 11202 3485 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 11203 3485 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 11204 3485 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 11205 3485 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11206 3485 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 11207 3485 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 11208 3485 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 11209 3485 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 11210 3485 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11211 3485 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 11212 3485 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 11213 3485 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 004e 004ed8b6 size 4
Debug: 11214 3486 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 11215 3486 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11216 3486 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 11217 3486 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 11218 3486 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 11219 3486 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 11220 3486 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 11221 3486 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 11222 3486 armv7m.c:144 armv7m_restore_context():  
Debug: 11223 3486 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 11224 3486 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 11225 3486 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 11226 3487 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 11227 3487 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 11228 3487 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 11229 3487 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 11230 3487 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 11231 3487 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 11232 3487 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 11233 3487 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 11234 3487 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 11235 3487 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 11236 3487 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 11237 3505 cortex_m.c:548 cortex_m_poll():  
Debug: 11238 3505 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 11239 3506 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 11240 3506 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 11241 3506 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 11242 3506 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 11243 3507 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 11244 3507 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 11245 3507 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 11246 3507 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 11247 3507 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 11248 3507 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 11249 3508 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 11250 3508 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 11251 3508 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 11252 3508 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 11253 3508 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 11254 3508 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 11255 3509 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 11256 3509 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 11257 3509 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 11258 3509 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 11259 3509 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 11260 3509 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 11261 3510 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 11262 3510 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 11263 3510 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 11264 3510 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 11265 3510 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 11266 3510 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 11267 3510 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 11268 3510 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 11269 3510 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 11270 3510 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 11271 3510 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 11272 3510 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11273 3510 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 11274 3510 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 11275 3510 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 11276 3510 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 11277 3510 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 11278 3510 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11279 3510 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 11280 3510 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 11281 3510 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 11282 3510 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 11283 3511 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11284 3511 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 11285 3511 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 11286 3511 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 11287 3512 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 11288 3512 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 11289 3512 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 11290 3512 armv7m.c:144 armv7m_restore_context():  
Debug: 11291 3512 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 11292 3513 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 11293 3513 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 11294 3513 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 11295 3513 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 11296 3513 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 11297 3513 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 11298 3513 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 11299 3513 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 11300 3513 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 11301 3513 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 11302 3513 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 11303 3513 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 11304 3513 cortex_m.c:548 cortex_m_poll():  
Debug: 11305 3513 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 11306 3514 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 11307 3514 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 11308 3514 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 11309 3515 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 11310 3515 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 11311 3515 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 11312 3515 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 11313 3515 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 11314 3515 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 11315 3516 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 11316 3516 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 11317 3516 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 11318 3516 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 11319 3516 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 11320 3516 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 11321 3517 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 11322 3517 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 11323 3517 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 11324 3517 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 11325 3517 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 11326 3517 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 11327 3518 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 11328 3518 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 11329 3518 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 11330 3518 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 11331 3518 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 11332 3518 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 11333 3518 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 11334 3518 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 11335 3518 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 11336 3518 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 11337 3518 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 11338 3518 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 11339 3518 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11340 3518 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 11341 3518 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 11342 3519 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 11343 3519 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 11344 3519 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11345 3519 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 11346 3519 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 11347 3519 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 004f 004fd8b6 size 4
Debug: 11348 3519 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 11349 3519 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11350 3519 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 11351 3519 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 11352 3519 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 11353 3519 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 11354 3519 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 11355 3519 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 11356 3519 armv7m.c:144 armv7m_restore_context():  
Debug: 11357 3519 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 11358 3520 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 11359 3520 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 11360 3520 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 11361 3520 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 11362 3520 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 11363 3520 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 11364 3520 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 11365 3520 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 11366 3520 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 11367 3520 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 11368 3520 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 11369 3520 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 11370 3520 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 11371 3539 cortex_m.c:548 cortex_m_poll():  
Debug: 11372 3539 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 11373 3540 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 11374 3540 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 11375 3540 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 11376 3540 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 11377 3541 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 11378 3541 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 11379 3541 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 11380 3541 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 11381 3541 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 11382 3541 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 11383 3542 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 11384 3542 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 11385 3542 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 11386 3542 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 11387 3542 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 11388 3542 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 11389 3543 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 11390 3543 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 11391 3543 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 11392 3543 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 11393 3543 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 11394 3543 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 11395 3544 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 11396 3544 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 11397 3544 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 11398 3544 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 11399 3544 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 11400 3544 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 11401 3544 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 11402 3544 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 11403 3544 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 11404 3544 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 11405 3544 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 11406 3544 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11407 3544 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 11408 3544 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 11409 3544 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 11410 3544 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 11411 3544 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 11412 3544 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11413 3544 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 11414 3544 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 11415 3544 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 11416 3544 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 11417 3544 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11418 3544 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 11419 3544 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 11420 3544 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 11421 3547 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 11422 3547 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 11423 3547 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 11424 3547 armv7m.c:144 armv7m_restore_context():  
Debug: 11425 3547 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 11426 3547 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 11427 3547 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 11428 3547 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 11429 3547 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 11430 3547 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 11431 3547 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 11432 3547 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 11433 3547 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 11434 3547 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 11435 3547 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 11436 3547 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 11437 3547 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 11438 3547 cortex_m.c:548 cortex_m_poll():  
Debug: 11439 3547 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 11440 3549 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 11441 3549 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 11442 3549 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 11443 3549 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 11444 3550 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 11445 3550 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 11446 3550 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 11447 3550 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 11448 3550 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 11449 3550 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 11450 3551 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 11451 3551 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 11452 3551 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 11453 3551 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 11454 3551 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 11455 3551 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 11456 3552 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 11457 3552 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 11458 3552 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 11459 3552 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 11460 3552 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 11461 3553 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 11462 3553 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 11463 3553 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 11464 3553 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 11465 3553 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 11466 3553 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 11467 3553 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 11468 3553 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 11469 3553 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 11470 3553 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 11471 3553 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 11472 3553 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 11473 3553 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11474 3553 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 11475 3553 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 11476 3553 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 11477 3553 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 11478 3553 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11479 3553 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 11480 3553 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 11481 3554 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0050 0050d8b6 size 4
Debug: 11482 3554 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 11483 3554 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11484 3554 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 11485 3554 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 11486 3554 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 11487 3554 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 11488 3554 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 11489 3554 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 11490 3554 armv7m.c:144 armv7m_restore_context():  
Debug: 11491 3554 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 11492 3554 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 11493 3554 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 11494 3555 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 11495 3555 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 11496 3555 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 11497 3555 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 11498 3555 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 11499 3555 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 11500 3555 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 11501 3555 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 11502 3555 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 11503 3555 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 11504 3556 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 11505 3574 cortex_m.c:548 cortex_m_poll():  
Debug: 11506 3574 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 11507 3574 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 11508 3575 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 11509 3575 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 11510 3575 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 11511 3575 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 11512 3576 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 11513 3576 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 11514 3576 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 11515 3576 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 11516 3576 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 11517 3576 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 11518 3577 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 11519 3577 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 11520 3577 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 11521 3577 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 11522 3577 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 11523 3577 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 11524 3578 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 11525 3578 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 11526 3578 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 11527 3578 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 11528 3578 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 11529 3578 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 11530 3579 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 11531 3579 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 11532 3579 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 11533 3579 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 11534 3579 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 11535 3579 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 11536 3579 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 11537 3579 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 11538 3579 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 11539 3579 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 11540 3579 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11541 3579 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 11542 3579 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 11543 3579 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 11544 3579 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 11545 3579 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 11546 3579 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11547 3579 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 11548 3579 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 11549 3579 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 11550 3579 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 11551 3579 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11552 3579 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 11553 3579 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 11554 3579 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 11555 3581 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 11556 3581 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 11557 3581 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 11558 3581 armv7m.c:144 armv7m_restore_context():  
Debug: 11559 3581 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 11560 3581 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 11561 3581 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 11562 3582 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 11563 3582 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 11564 3582 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 11565 3582 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 11566 3582 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 11567 3582 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 11568 3582 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 11569 3582 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 11570 3582 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 11571 3582 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 11572 3582 cortex_m.c:548 cortex_m_poll():  
Debug: 11573 3582 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 11574 3583 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 11575 3583 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 11576 3583 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 11577 3583 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 11578 3584 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 11579 3584 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 11580 3584 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 11581 3584 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 11582 3584 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 11583 3584 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 11584 3585 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 11585 3585 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 11586 3585 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 11587 3585 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 11588 3585 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 11589 3585 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 11590 3586 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 11591 3586 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 11592 3586 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 11593 3586 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 11594 3586 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 11595 3586 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 11596 3587 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 11597 3587 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 11598 3587 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 11599 3587 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 11600 3587 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 11601 3587 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 11602 3587 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 11603 3587 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 11604 3587 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 11605 3587 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 11606 3587 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 11607 3587 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11608 3587 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 11609 3587 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 11610 3587 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 11611 3587 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 11612 3587 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11613 3587 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 11614 3587 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 11615 3587 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0051 0051d8b6 size 4
Debug: 11616 3587 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 11617 3588 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11618 3588 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 11619 3588 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 11620 3588 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 11621 3588 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 11622 3588 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 11623 3588 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 11624 3588 armv7m.c:144 armv7m_restore_context():  
Debug: 11625 3588 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 11626 3588 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 11627 3588 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 11628 3588 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 11629 3588 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 11630 3588 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 11631 3588 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 11632 3589 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 11633 3589 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 11634 3589 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 11635 3589 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 11636 3589 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 11637 3589 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 11638 3589 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 11639 3608 cortex_m.c:548 cortex_m_poll():  
Debug: 11640 3608 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 11641 3608 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 11642 3609 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 11643 3609 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 11644 3609 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 11645 3609 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 11646 3609 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 11647 3609 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 11648 3610 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 11649 3610 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 11650 3610 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 11651 3610 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 11652 3610 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 11653 3610 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 11654 3611 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 11655 3611 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 11656 3611 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 11657 3611 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 11658 3611 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 11659 3611 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 11660 3612 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 11661 3612 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 11662 3612 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 11663 3612 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 11664 3612 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 11665 3612 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 11666 3612 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 11667 3612 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 11668 3613 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 11669 3613 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 11670 3613 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 11671 3613 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 11672 3613 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 11673 3613 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 11674 3613 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11675 3613 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 11676 3613 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 11677 3613 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 11678 3613 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 11679 3613 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 11680 3613 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11681 3613 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 11682 3613 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 11683 3613 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 11684 3613 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 11685 3613 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11686 3613 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 11687 3613 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 11688 3613 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 11689 3615 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 11690 3615 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 11691 3615 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 11692 3615 armv7m.c:144 armv7m_restore_context():  
Debug: 11693 3615 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 11694 3615 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 11695 3615 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 11696 3615 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 11697 3615 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 11698 3616 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 11699 3616 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 11700 3616 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 11701 3616 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 11702 3616 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 11703 3616 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 11704 3616 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 11705 3616 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 11706 3616 cortex_m.c:548 cortex_m_poll():  
Debug: 11707 3616 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 11708 3616 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 11709 3617 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 11710 3617 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 11711 3617 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 11712 3617 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 11713 3618 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 11714 3618 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 11715 3618 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 11716 3618 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 11717 3618 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 11718 3618 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 11719 3619 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 11720 3619 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 11721 3619 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 11722 3619 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 11723 3619 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 11724 3619 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 11725 3620 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 11726 3620 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 11727 3620 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 11728 3620 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 11729 3620 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 11730 3620 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 11731 3621 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 11732 3621 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 11733 3621 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 11734 3621 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 11735 3621 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 11736 3621 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 11737 3621 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 11738 3621 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 11739 3621 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 11740 3621 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 11741 3621 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11742 3621 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 11743 3621 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 11744 3621 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 11745 3621 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 11746 3621 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11747 3621 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 11748 3621 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 11749 3622 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0052 0052d8b6 size 4
Debug: 11750 3622 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 11751 3622 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11752 3622 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 11753 3622 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 11754 3622 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 11755 3622 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 11756 3622 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 11757 3622 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 11758 3622 armv7m.c:144 armv7m_restore_context():  
Debug: 11759 3622 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 11760 3622 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 11761 3623 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 11762 3623 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 11763 3623 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 11764 3623 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 11765 3623 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 11766 3623 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 11767 3623 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 11768 3623 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 11769 3623 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 11770 3623 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 11771 3623 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 11772 3623 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 11773 3642 cortex_m.c:548 cortex_m_poll():  
Debug: 11774 3642 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 11775 3643 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 11776 3643 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 11777 3643 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 11778 3643 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 11779 3643 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 11780 3644 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 11781 3644 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 11782 3644 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 11783 3644 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 11784 3644 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 11785 3644 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 11786 3645 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 11787 3645 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 11788 3645 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 11789 3645 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 11790 3645 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 11791 3645 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 11792 3646 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 11793 3646 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 11794 3646 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 11795 3646 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 11796 3646 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 11797 3646 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 11798 3647 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 11799 3647 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 11800 3647 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 11801 3647 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 11802 3647 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 11803 3647 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 11804 3647 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 11805 3647 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 11806 3647 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 11807 3647 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 11808 3647 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11809 3647 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 11810 3647 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 11811 3647 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 11812 3647 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 11813 3647 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 11814 3647 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11815 3647 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 11816 3647 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 11817 3647 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 11818 3647 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 11819 3647 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11820 3647 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 11821 3647 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 11822 3647 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 11823 3649 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 11824 3649 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 11825 3649 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 11826 3649 armv7m.c:144 armv7m_restore_context():  
Debug: 11827 3649 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 11828 3649 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 11829 3649 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 11830 3650 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 11831 3650 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 11832 3650 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 11833 3650 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 11834 3650 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 11835 3650 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 11836 3650 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 11837 3650 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 11838 3650 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 11839 3650 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 11840 3650 cortex_m.c:548 cortex_m_poll():  
Debug: 11841 3650 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 11842 3651 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 11843 3651 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 11844 3651 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 11845 3651 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 11846 3652 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 11847 3652 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 11848 3652 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 11849 3652 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 11850 3652 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 11851 3652 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 11852 3653 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 11853 3653 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 11854 3653 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 11855 3653 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 11856 3653 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 11857 3653 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 11858 3654 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 11859 3654 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 11860 3654 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 11861 3654 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 11862 3655 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 11863 3655 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 11864 3655 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 11865 3655 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 11866 3655 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 11867 3655 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 11868 3655 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 11869 3655 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 11870 3655 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 11871 3655 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 11872 3655 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 11873 3656 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 11874 3656 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 11875 3656 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11876 3656 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 11877 3656 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 11878 3656 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 11879 3656 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 11880 3656 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11881 3656 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 11882 3656 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 11883 3656 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0053 0053d8b6 size 4
Debug: 11884 3656 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 11885 3656 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11886 3656 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 11887 3656 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 11888 3656 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 11889 3656 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 11890 3656 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 11891 3656 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 11892 3656 armv7m.c:144 armv7m_restore_context():  
Debug: 11893 3656 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 11894 3657 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 11895 3657 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 11896 3657 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 11897 3657 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 11898 3657 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 11899 3657 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 11900 3657 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 11901 3657 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 11902 3657 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 11903 3657 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 11904 3657 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 11905 3657 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 11906 3658 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 11907 3677 cortex_m.c:548 cortex_m_poll():  
Debug: 11908 3677 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 11909 3677 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 11910 3678 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 11911 3678 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 11912 3678 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 11913 3678 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 11914 3678 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 11915 3679 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 11916 3679 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 11917 3679 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 11918 3679 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 11919 3679 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 11920 3679 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 11921 3680 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 11922 3680 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 11923 3680 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 11924 3680 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 11925 3680 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 11926 3680 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 11927 3681 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 11928 3681 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 11929 3681 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 11930 3681 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 11931 3681 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 11932 3681 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 11933 3681 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 11934 3681 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 11935 3682 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 11936 3682 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 11937 3682 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 11938 3682 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 11939 3682 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 11940 3682 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 11941 3682 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 11942 3682 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11943 3682 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 11944 3682 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 11945 3682 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 11946 3682 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 11947 3682 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 11948 3682 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11949 3682 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 11950 3682 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 11951 3682 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 11952 3682 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 11953 3682 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11954 3682 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 11955 3682 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 11956 3682 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 11957 3684 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 11958 3684 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 11959 3684 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 11960 3684 armv7m.c:144 armv7m_restore_context():  
Debug: 11961 3684 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 11962 3684 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 11963 3684 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 11964 3684 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 11965 3684 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 11966 3685 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 11967 3685 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 11968 3685 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 11969 3685 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 11970 3685 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 11971 3685 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 11972 3685 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 11973 3685 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 11974 3685 cortex_m.c:548 cortex_m_poll():  
Debug: 11975 3685 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 11976 3686 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 11977 3686 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 11978 3686 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 11979 3686 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 11980 3686 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 11981 3687 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 11982 3687 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 11983 3687 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 11984 3687 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 11985 3687 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 11986 3688 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 11987 3688 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 11988 3688 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 11989 3689 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 11990 3689 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 11991 3689 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 11992 3689 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 11993 3689 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 11994 3689 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 11995 3689 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 11996 3690 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 11997 3690 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 11998 3690 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 11999 3690 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 12000 3690 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 12001 3690 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 12002 3690 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 12003 3690 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 12004 3690 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 12005 3690 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 12006 3690 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 12007 3690 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 12008 3690 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 12009 3690 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12010 3691 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 12011 3691 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 12012 3691 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 12013 3691 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 12014 3691 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12015 3691 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 12016 3691 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 12017 3691 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0054 0054d8b6 size 4
Debug: 12018 3691 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 12019 3691 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12020 3691 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 12021 3691 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 12022 3691 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 12023 3691 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 12024 3691 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 12025 3691 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 12026 3691 armv7m.c:144 armv7m_restore_context():  
Debug: 12027 3691 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 12028 3692 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 12029 3692 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 12030 3692 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 12031 3692 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 12032 3692 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 12033 3692 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 12034 3692 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 12035 3692 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 12036 3692 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 12037 3692 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 12038 3692 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 12039 3692 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 12040 3692 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 12041 3711 cortex_m.c:548 cortex_m_poll():  
Debug: 12042 3711 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 12043 3712 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 12044 3712 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 12045 3712 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 12046 3712 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 12047 3713 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 12048 3713 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 12049 3713 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 12050 3713 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 12051 3713 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 12052 3713 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 12053 3714 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 12054 3714 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 12055 3714 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 12056 3714 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 12057 3714 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 12058 3714 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 12059 3715 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 12060 3715 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 12061 3715 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 12062 3715 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 12063 3715 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 12064 3715 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 12065 3716 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 12066 3716 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 12067 3716 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 12068 3716 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 12069 3716 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 12070 3716 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 12071 3716 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 12072 3716 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 12073 3716 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 12074 3716 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 12075 3716 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 12076 3716 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12077 3716 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 12078 3716 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 12079 3716 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 12080 3716 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 12081 3716 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 12082 3716 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12083 3716 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 12084 3716 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 12085 3716 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 12086 3716 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 12087 3716 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12088 3716 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 12089 3716 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 12090 3716 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 12091 3718 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 12092 3718 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 12093 3718 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 12094 3718 armv7m.c:144 armv7m_restore_context():  
Debug: 12095 3718 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 12096 3719 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 12097 3719 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 12098 3719 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 12099 3719 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 12100 3719 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 12101 3719 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 12102 3719 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 12103 3719 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 12104 3719 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 12105 3719 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 12106 3719 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 12107 3719 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 12108 3719 cortex_m.c:548 cortex_m_poll():  
Debug: 12109 3719 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 12110 3720 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 12111 3720 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 12112 3720 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 12113 3721 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 12114 3721 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 12115 3721 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 12116 3721 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 12117 3722 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 12118 3722 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 12119 3722 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 12120 3722 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 12121 3722 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 12122 3722 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 12123 3723 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 12124 3723 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 12125 3723 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 12126 3723 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 12127 3723 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 12128 3723 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 12129 3724 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 12130 3724 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 12131 3724 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 12132 3724 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 12133 3724 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 12134 3724 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 12135 3724 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 12136 3724 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 12137 3724 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 12138 3724 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 12139 3724 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 12140 3724 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 12141 3725 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 12142 3725 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 12143 3725 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12144 3725 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 12145 3725 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 12146 3725 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 12147 3725 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 12148 3725 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12149 3725 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 12150 3725 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 12151 3725 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0055 0055d8b6 size 4
Debug: 12152 3725 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 12153 3725 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12154 3725 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 12155 3725 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 12156 3725 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 12157 3725 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 12158 3725 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 12159 3725 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 12160 3725 armv7m.c:144 armv7m_restore_context():  
Debug: 12161 3725 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 12162 3726 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 12163 3726 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 12164 3726 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 12165 3726 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 12166 3726 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 12167 3726 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 12168 3726 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 12169 3726 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 12170 3726 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 12171 3726 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 12172 3726 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 12173 3726 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 12174 3727 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 12175 3745 cortex_m.c:548 cortex_m_poll():  
Debug: 12176 3745 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 12177 3746 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 12178 3746 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 12179 3746 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 12180 3747 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 12181 3747 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 12182 3747 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 12183 3747 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 12184 3747 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 12185 3747 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 12186 3748 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 12187 3748 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 12188 3748 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 12189 3748 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 12190 3748 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 12191 3748 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 12192 3749 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 12193 3749 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 12194 3749 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 12195 3749 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 12196 3749 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 12197 3749 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 12198 3750 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 12199 3750 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 12200 3750 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 12201 3750 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 12202 3750 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 12203 3750 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 12204 3750 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 12205 3750 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 12206 3750 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 12207 3750 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 12208 3750 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 12209 3750 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 12210 3750 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12211 3750 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 12212 3750 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 12213 3750 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 12214 3750 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 12215 3750 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 12216 3750 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12217 3750 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 12218 3750 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 12219 3751 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 12220 3751 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 12221 3751 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12222 3751 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 12223 3751 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 12224 3751 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 12225 3752 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 12226 3752 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 12227 3753 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 12228 3753 armv7m.c:144 armv7m_restore_context():  
Debug: 12229 3753 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 12230 3753 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 12231 3753 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 12232 3753 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 12233 3753 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 12234 3753 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 12235 3753 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 12236 3753 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 12237 3753 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 12238 3753 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 12239 3754 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 12240 3754 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 12241 3754 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 12242 3754 cortex_m.c:548 cortex_m_poll():  
Debug: 12243 3754 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 12244 3754 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 12245 3755 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 12246 3755 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 12247 3755 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 12248 3755 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 12249 3756 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 12250 3756 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 12251 3756 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 12252 3756 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 12253 3756 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 12254 3756 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 12255 3757 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 12256 3757 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 12257 3757 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 12258 3757 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 12259 3757 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 12260 3757 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 12261 3758 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 12262 3758 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 12263 3758 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 12264 3758 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 12265 3758 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 12266 3758 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 12267 3759 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 12268 3759 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 12269 3759 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 12270 3759 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 12271 3759 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 12272 3759 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 12273 3759 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 12274 3759 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 12275 3759 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 12276 3759 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 12277 3759 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12278 3759 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 12279 3759 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 12280 3759 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 12281 3759 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 12282 3759 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12283 3759 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 12284 3759 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 12285 3759 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0056 0056d8b6 size 4
Debug: 12286 3759 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 12287 3759 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12288 3759 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 12289 3759 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 12290 3759 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 12291 3759 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 12292 3760 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 12293 3760 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 12294 3760 armv7m.c:144 armv7m_restore_context():  
Debug: 12295 3760 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 12296 3760 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 12297 3760 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 12298 3760 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 12299 3760 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 12300 3760 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 12301 3760 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 12302 3761 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 12303 3761 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 12304 3761 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 12305 3761 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 12306 3761 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 12307 3761 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 12308 3761 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 12309 3780 cortex_m.c:548 cortex_m_poll():  
Debug: 12310 3780 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 12311 3781 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 12312 3781 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 12313 3781 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 12314 3781 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 12315 3782 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 12316 3782 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 12317 3782 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 12318 3782 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 12319 3782 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 12320 3782 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 12321 3783 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 12322 3783 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 12323 3783 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 12324 3783 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 12325 3783 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 12326 3784 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 12327 3784 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 12328 3784 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 12329 3784 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 12330 3784 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 12331 3784 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 12332 3785 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 12333 3785 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 12334 3785 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 12335 3785 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 12336 3785 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 12337 3785 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 12338 3785 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 12339 3785 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 12340 3785 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 12341 3785 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 12342 3785 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 12343 3785 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 12344 3785 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12345 3785 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 12346 3785 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 12347 3785 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 12348 3785 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 12349 3785 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 12350 3785 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12351 3785 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 12352 3785 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 12353 3786 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 12354 3786 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 12355 3786 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12356 3786 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 12357 3786 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 12358 3786 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 12359 3787 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 12360 3787 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 12361 3787 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 12362 3787 armv7m.c:144 armv7m_restore_context():  
Debug: 12363 3787 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 12364 3788 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 12365 3788 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 12366 3788 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 12367 3788 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 12368 3789 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 12369 3789 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 12370 3789 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 12371 3789 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 12372 3789 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 12373 3789 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 12374 3789 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 12375 3789 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 12376 3789 cortex_m.c:548 cortex_m_poll():  
Debug: 12377 3789 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 12378 3790 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 12379 3790 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 12380 3790 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 12381 3790 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 12382 3791 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 12383 3791 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 12384 3791 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 12385 3791 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 12386 3791 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 12387 3791 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 12388 3792 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 12389 3792 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 12390 3792 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 12391 3792 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 12392 3792 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 12393 3792 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 12394 3793 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 12395 3793 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 12396 3793 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 12397 3793 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 12398 3793 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 12399 3793 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 12400 3794 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 12401 3794 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 12402 3794 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 12403 3794 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 12404 3794 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 12405 3794 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 12406 3794 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 12407 3794 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 12408 3794 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 12409 3794 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 12410 3794 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 12411 3794 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12412 3794 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 12413 3794 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 12414 3794 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 12415 3794 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 12416 3794 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12417 3794 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 12418 3794 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 12419 3794 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0057 0057d8b6 size 4
Debug: 12420 3794 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 12421 3794 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12422 3794 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 12423 3794 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 12424 3794 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 12425 3795 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 12426 3795 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 12427 3795 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 12428 3795 armv7m.c:144 armv7m_restore_context():  
Debug: 12429 3795 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 12430 3795 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 12431 3795 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 12432 3795 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 12433 3795 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 12434 3795 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 12435 3795 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 12436 3796 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 12437 3796 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 12438 3796 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 12439 3796 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 12440 3796 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 12441 3796 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 12442 3796 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 12443 3815 cortex_m.c:548 cortex_m_poll():  
Debug: 12444 3815 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 12445 3815 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 12446 3816 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 12447 3816 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 12448 3816 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 12449 3816 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 12450 3816 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 12451 3816 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 12452 3817 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 12453 3817 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 12454 3817 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 12455 3817 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 12456 3817 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 12457 3817 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 12458 3818 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 12459 3818 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 12460 3818 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 12461 3818 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 12462 3818 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 12463 3818 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 12464 3819 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 12465 3819 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 12466 3819 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 12467 3819 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 12468 3819 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 12469 3819 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 12470 3819 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 12471 3820 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 12472 3820 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 12473 3820 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 12474 3820 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 12475 3820 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 12476 3820 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 12477 3820 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 12478 3820 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12479 3820 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 12480 3820 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 12481 3820 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 12482 3820 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 12483 3820 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 12484 3820 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12485 3820 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 12486 3820 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 12487 3820 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 12488 3820 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 12489 3820 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12490 3820 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 12491 3820 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 12492 3820 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 12493 3822 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 12494 3822 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 12495 3822 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 12496 3822 armv7m.c:144 armv7m_restore_context():  
Debug: 12497 3822 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 12498 3822 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 12499 3822 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 12500 3823 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 12501 3823 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 12502 3823 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 12503 3823 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 12504 3823 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 12505 3823 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 12506 3823 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 12507 3823 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 12508 3823 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 12509 3823 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 12510 3823 cortex_m.c:548 cortex_m_poll():  
Debug: 12511 3823 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 12512 3824 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 12513 3824 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 12514 3824 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 12515 3824 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 12516 3825 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 12517 3825 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 12518 3825 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 12519 3825 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 12520 3825 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 12521 3825 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 12522 3826 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 12523 3826 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 12524 3826 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 12525 3826 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 12526 3826 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 12527 3826 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 12528 3827 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 12529 3827 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 12530 3827 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 12531 3827 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 12532 3827 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 12533 3827 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 12534 3828 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 12535 3828 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 12536 3828 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 12537 3828 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 12538 3828 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 12539 3828 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 12540 3828 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 12541 3828 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 12542 3828 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 12543 3828 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 12544 3828 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 12545 3828 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12546 3828 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 12547 3828 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 12548 3828 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 12549 3828 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 12550 3828 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12551 3828 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 12552 3828 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 12553 3828 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0058 0058d8b6 size 4
Debug: 12554 3828 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 12555 3828 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12556 3828 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 12557 3828 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 12558 3828 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 12559 3829 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 12560 3829 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 12561 3829 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 12562 3829 armv7m.c:144 armv7m_restore_context():  
Debug: 12563 3829 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 12564 3829 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 12565 3829 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 12566 3829 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 12567 3829 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 12568 3830 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 12569 3830 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 12570 3830 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 12571 3830 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 12572 3830 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 12573 3830 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 12574 3830 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 12575 3830 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 12576 3830 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 12577 3849 cortex_m.c:548 cortex_m_poll():  
Debug: 12578 3849 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 12579 3849 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 12580 3850 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 12581 3850 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 12582 3850 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 12583 3850 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 12584 3850 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 12585 3851 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 12586 3851 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 12587 3851 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 12588 3851 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 12589 3851 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 12590 3851 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 12591 3852 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 12592 3852 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 12593 3852 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 12594 3852 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 12595 3852 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 12596 3852 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 12597 3853 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 12598 3853 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 12599 3853 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 12600 3853 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 12601 3853 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 12602 3853 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 12603 3854 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 12604 3854 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 12605 3854 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 12606 3854 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 12607 3854 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 12608 3854 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 12609 3854 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 12610 3854 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 12611 3854 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 12612 3854 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12613 3854 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 12614 3854 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 12615 3854 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 12616 3854 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 12617 3854 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 12618 3854 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12619 3854 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 12620 3854 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 12621 3854 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 12622 3854 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 12623 3854 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12624 3854 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 12625 3854 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 12626 3854 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 12627 3856 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 12628 3856 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 12629 3856 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 12630 3856 armv7m.c:144 armv7m_restore_context():  
Debug: 12631 3856 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 12632 3856 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 12633 3856 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 12634 3856 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 12635 3856 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 12636 3857 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 12637 3857 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 12638 3857 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 12639 3857 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 12640 3857 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 12641 3857 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 12642 3857 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 12643 3857 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 12644 3857 cortex_m.c:548 cortex_m_poll():  
Debug: 12645 3857 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 12646 3858 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 12647 3858 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 12648 3858 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 12649 3858 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 12650 3858 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 12651 3859 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 12652 3859 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 12653 3859 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 12654 3859 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 12655 3859 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 12656 3859 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 12657 3860 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 12658 3860 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 12659 3860 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 12660 3860 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 12661 3860 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 12662 3860 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 12663 3861 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 12664 3861 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 12665 3861 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 12666 3861 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 12667 3861 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 12668 3861 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 12669 3862 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 12670 3862 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 12671 3862 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 12672 3862 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 12673 3862 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 12674 3862 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 12675 3862 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 12676 3862 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 12677 3862 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 12678 3862 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 12679 3862 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12680 3862 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 12681 3862 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 12682 3862 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 12683 3862 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 12684 3862 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12685 3862 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 12686 3862 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 12687 3862 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0059 0059d8b6 size 4
Debug: 12688 3862 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 12689 3862 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12690 3862 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 12691 3862 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 12692 3862 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 12693 3862 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 12694 3863 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 12695 3863 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 12696 3863 armv7m.c:144 armv7m_restore_context():  
Debug: 12697 3863 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 12698 3863 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 12699 3863 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 12700 3863 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 12701 3863 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 12702 3863 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 12703 3863 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 12704 3864 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 12705 3864 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 12706 3864 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 12707 3864 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 12708 3864 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 12709 3864 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 12710 3864 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 12712 3883 cortex_m.c:548 cortex_m_poll():  
Debug: 12713 3883 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 12714 3884 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 12715 3884 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 12716 3884 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 12717 3884 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 12718 3885 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 12719 3885 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 12720 3885 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 12721 3885 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 12722 3885 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 12723 3885 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 12724 3886 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 12725 3886 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 12726 3886 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 12727 3886 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 12728 3886 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 12729 3886 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 12730 3887 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 12731 3887 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 12732 3887 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 12733 3887 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 12734 3887 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 12735 3887 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 12736 3887 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 12737 3887 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 12738 3887 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 12739 3887 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 12740 3888 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 12741 3888 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 12742 3888 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 12743 3888 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 12744 3888 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 12745 3888 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 12746 3888 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 12747 3888 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12748 3888 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 12749 3888 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 12750 3888 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 12751 3888 psoc4.c:721 psoc4_write(): Downloaded 11392 of 33371 bytes
Debug: 12752 3888 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 12753 3888 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 12754 3888 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12755 3888 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 12756 3888 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 12757 3889 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 12758 3889 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 12759 3889 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12760 3889 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 12761 3889 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 12762 3889 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 12763 3890 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 12764 3890 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 12765 3890 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 12766 3890 armv7m.c:144 armv7m_restore_context():  
Debug: 12767 3890 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 12768 3891 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 12769 3891 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 12770 3891 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 12771 3891 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 12772 3891 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 12773 3891 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 12774 3891 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 12775 3891 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 12776 3891 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 12777 3891 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 12778 3891 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 12779 3891 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 12780 3891 cortex_m.c:548 cortex_m_poll():  
Debug: 12781 3891 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 12782 3892 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 12783 3892 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 12784 3893 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 12785 3893 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 12786 3893 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 12787 3893 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 12788 3893 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 12789 3893 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 12790 3894 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 12791 3894 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 12792 3894 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 12793 3894 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 12794 3894 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 12795 3894 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 12796 3895 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 12797 3895 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 12798 3895 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 12799 3895 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 12800 3895 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 12801 3895 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 12802 3896 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 12803 3896 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 12804 3896 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 12805 3896 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 12806 3896 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 12807 3896 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 12808 3896 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 12809 3896 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 12810 3896 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 12811 3896 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 12812 3896 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 12813 3896 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 12814 3896 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 12815 3896 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12816 3896 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 12817 3896 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 12818 3896 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 12819 3897 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 12820 3897 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12821 3897 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 12822 3897 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 12823 3897 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 005a 005ad8b6 size 4
Debug: 12824 3897 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 12825 3897 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12826 3897 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 12827 3897 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 12828 3897 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 12829 3897 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 12830 3897 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 12831 3897 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 12832 3897 armv7m.c:144 armv7m_restore_context():  
Debug: 12833 3897 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 12834 3898 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 12835 3898 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 12836 3898 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 12837 3898 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 12838 3898 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 12839 3898 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 12840 3898 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 12841 3898 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 12842 3898 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 12843 3898 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 12844 3898 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 12845 3898 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 12846 3898 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 12847 3917 cortex_m.c:548 cortex_m_poll():  
Debug: 12848 3917 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 12849 3918 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 12850 3918 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 12851 3918 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 12852 3918 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 12853 3919 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 12854 3919 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 12855 3919 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 12856 3919 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 12857 3919 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 12858 3919 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 12859 3920 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 12860 3920 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 12861 3920 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 12862 3920 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 12863 3920 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 12864 3920 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 12865 3921 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 12866 3921 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 12867 3921 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 12868 3921 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 12869 3921 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 12870 3922 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 12871 3922 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 12872 3922 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 12873 3922 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 12874 3922 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 12875 3922 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 12876 3922 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 12877 3922 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 12878 3922 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 12879 3922 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 12880 3922 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 12881 3922 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 12882 3922 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12883 3922 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 12884 3923 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 12885 3923 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 12886 3923 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 12887 3923 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 12888 3923 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12889 3923 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 12890 3923 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 12891 3923 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 12892 3923 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 12893 3923 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12894 3923 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 12895 3923 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 12896 3923 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 12897 3924 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 12898 3924 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 12899 3925 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 12900 3925 armv7m.c:144 armv7m_restore_context():  
Debug: 12901 3925 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 12902 3925 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 12903 3925 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 12904 3925 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 12905 3925 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 12906 3925 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 12907 3925 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 12908 3925 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 12909 3925 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 12910 3926 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 12911 3926 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 12912 3926 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 12913 3926 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 12914 3926 cortex_m.c:548 cortex_m_poll():  
Debug: 12915 3926 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 12916 3926 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 12917 3927 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 12918 3927 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 12919 3927 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 12920 3927 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 12921 3927 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 12922 3927 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 12923 3928 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 12924 3928 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 12925 3928 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 12926 3928 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 12927 3928 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 12928 3928 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 12929 3929 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 12930 3929 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 12931 3929 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 12932 3929 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 12933 3929 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 12934 3929 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 12935 3930 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 12936 3930 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 12937 3930 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 12938 3930 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 12939 3930 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 12940 3930 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 12941 3930 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 12942 3931 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 12943 3931 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 12944 3931 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 12945 3931 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 12946 3931 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 12947 3931 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 12948 3931 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 12949 3931 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12950 3931 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 12951 3931 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 12952 3931 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 12953 3931 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 12954 3931 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12955 3931 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 12956 3931 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 12957 3931 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 005b 005bd8b6 size 4
Debug: 12958 3931 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 12959 3931 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12960 3931 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 12961 3931 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 12962 3931 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 12963 3931 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 12964 3931 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 12965 3932 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 12966 3932 armv7m.c:144 armv7m_restore_context():  
Debug: 12967 3932 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 12968 3932 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 12969 3932 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 12970 3932 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 12971 3932 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 12972 3932 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 12973 3932 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 12974 3932 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 12975 3932 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 12976 3932 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 12977 3933 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 12978 3933 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 12979 3933 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 12980 3933 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 12981 3951 cortex_m.c:548 cortex_m_poll():  
Debug: 12982 3951 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 12983 3952 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 12984 3952 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 12985 3952 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 12986 3953 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 12987 3953 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 12988 3953 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 12989 3953 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 12990 3953 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 12991 3953 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 12992 3954 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 12993 3954 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 12994 3954 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 12995 3954 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 12996 3954 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 12997 3954 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 12998 3955 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 12999 3955 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 13000 3955 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 13001 3955 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 13002 3956 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 13003 3956 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 13004 3956 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 13005 3956 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 13006 3956 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 13007 3956 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 13008 3956 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 13009 3957 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 13010 3957 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 13011 3957 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 13012 3957 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 13013 3957 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 13014 3957 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 13015 3957 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 13016 3957 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13017 3957 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 13018 3957 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 13019 3957 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 13020 3957 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 13021 3957 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 13022 3957 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13023 3957 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 13024 3957 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 13025 3957 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 13026 3957 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 13027 3957 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13028 3957 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 13029 3957 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 13030 3957 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 13031 3959 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 13032 3959 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 13033 3959 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 13034 3959 armv7m.c:144 armv7m_restore_context():  
Debug: 13035 3959 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 13036 3959 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 13037 3959 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 13038 3959 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 13039 3959 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 13040 3960 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 13041 3960 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 13042 3960 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 13043 3960 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 13044 3960 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 13045 3960 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 13046 3960 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 13047 3960 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 13048 3960 cortex_m.c:548 cortex_m_poll():  
Debug: 13049 3960 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 13050 3961 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 13051 3961 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 13052 3961 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 13053 3961 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 13054 3961 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 13055 3962 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 13056 3962 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 13057 3962 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 13058 3962 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 13059 3962 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 13060 3962 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 13061 3963 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 13062 3963 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 13063 3963 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 13064 3963 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 13065 3963 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 13066 3963 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 13067 3964 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 13068 3964 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 13069 3964 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 13070 3964 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 13071 3964 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 13072 3964 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 13073 3965 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 13074 3965 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 13075 3965 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 13076 3965 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 13077 3965 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 13078 3965 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 13079 3965 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 13080 3965 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 13081 3965 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 13082 3965 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 13083 3965 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13084 3965 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 13085 3965 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 13086 3965 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 13087 3965 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 13088 3965 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13089 3965 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 13090 3965 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 13091 3965 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 005c 005cd8b6 size 4
Debug: 13092 3965 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 13093 3965 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13094 3965 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 13095 3965 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 13096 3965 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 13097 3965 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 13098 3966 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 13099 3966 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 13100 3966 armv7m.c:144 armv7m_restore_context():  
Debug: 13101 3966 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 13102 3966 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 13103 3966 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 13104 3966 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 13105 3966 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 13106 3966 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 13107 3966 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 13108 3967 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 13109 3967 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 13110 3967 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 13111 3967 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 13112 3967 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 13113 3967 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 13114 3967 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 13115 3986 cortex_m.c:548 cortex_m_poll():  
Debug: 13116 3986 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 13117 3986 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 13118 3987 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 13119 3987 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 13120 3987 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 13121 3987 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 13122 3988 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 13123 3988 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 13124 3988 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 13125 3988 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 13126 3989 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 13127 3989 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 13128 3989 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 13129 3989 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 13130 3989 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 13131 3989 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 13132 3989 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 13133 3990 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 13134 3990 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 13135 3990 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 13136 3990 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 13137 3990 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 13138 3990 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 13139 3991 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 13140 3991 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 13141 3991 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 13142 3991 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 13143 3991 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 13144 3991 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 13145 3991 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 13146 3991 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 13147 3991 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 13148 3991 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 13149 3991 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 13150 3991 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13151 3991 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 13152 3991 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 13153 3991 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 13154 3991 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 13155 3991 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 13156 3991 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13157 3991 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 13158 3991 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 13159 3991 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 13160 3991 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 13161 3991 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13162 3991 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 13163 3991 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 13164 3991 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 13165 3993 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 13166 3993 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 13167 3993 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 13168 3993 armv7m.c:144 armv7m_restore_context():  
Debug: 13169 3993 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 13170 3994 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 13171 3994 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 13172 3994 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 13173 3994 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 13174 3994 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 13175 3994 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 13176 3994 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 13177 3994 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 13178 3994 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 13179 3994 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 13180 3994 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 13181 3994 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 13182 3994 cortex_m.c:548 cortex_m_poll():  
Debug: 13183 3994 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 13184 3995 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 13185 3995 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 13186 3995 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 13187 3996 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 13188 3996 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 13189 3996 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 13190 3996 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 13191 3996 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 13192 3996 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 13193 3997 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 13194 3997 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 13195 3997 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 13196 3997 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 13197 3997 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 13198 3997 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 13199 3998 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 13200 3998 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 13201 3998 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 13202 3998 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 13203 3998 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 13204 3998 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 13205 3999 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 13206 3999 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 13207 3999 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 13208 3999 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 13209 3999 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 13210 3999 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 13211 3999 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 13212 3999 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 13213 3999 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 13214 3999 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 13215 3999 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 13216 3999 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 13217 3999 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13218 3999 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 13219 3999 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 13220 3999 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 13221 3999 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 13222 3999 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13223 3999 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 13224 3999 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 13225 4000 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 005d 005dd8b6 size 4
Debug: 13226 4000 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 13227 4000 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13228 4000 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 13229 4000 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 13230 4000 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 13231 4000 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 13232 4000 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 13233 4000 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 13234 4000 armv7m.c:144 armv7m_restore_context():  
Debug: 13235 4000 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 13236 4001 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 13237 4001 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 13238 4001 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 13239 4001 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 13240 4001 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 13241 4001 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 13242 4001 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 13243 4001 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 13244 4001 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 13245 4001 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 13246 4001 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 13247 4001 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 13248 4001 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 13249 4020 cortex_m.c:548 cortex_m_poll():  
Debug: 13250 4020 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 13251 4021 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 13252 4021 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 13253 4021 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 13254 4022 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 13255 4022 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 13256 4022 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 13257 4022 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 13258 4022 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 13259 4023 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 13260 4023 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 13261 4023 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 13262 4023 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 13263 4023 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 13264 4023 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 13265 4024 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 13266 4024 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 13267 4024 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 13268 4024 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 13269 4024 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 13270 4024 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 13271 4025 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 13272 4025 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 13273 4025 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 13274 4025 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 13275 4025 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 13276 4025 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 13277 4025 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 13278 4025 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 13279 4025 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 13280 4025 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 13281 4025 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 13282 4026 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 13283 4026 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 13284 4026 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13285 4026 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 13286 4026 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 13287 4026 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 13288 4026 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 13289 4026 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 13290 4026 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13291 4026 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 13292 4026 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 13293 4026 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 13294 4026 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 13295 4026 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13296 4026 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 13297 4026 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 13298 4026 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 13299 4027 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 13300 4027 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 13301 4028 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 13302 4028 armv7m.c:144 armv7m_restore_context():  
Debug: 13303 4028 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 13304 4028 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 13305 4028 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 13306 4028 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 13307 4028 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 13308 4028 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 13309 4028 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 13310 4028 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 13311 4028 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 13312 4029 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 13313 4029 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 13314 4029 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 13315 4029 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 13316 4029 cortex_m.c:548 cortex_m_poll():  
Debug: 13317 4029 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 13318 4029 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 13319 4030 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 13320 4030 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 13321 4030 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 13322 4030 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 13323 4030 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 13324 4030 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 13325 4031 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 13326 4031 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 13327 4031 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 13328 4031 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 13329 4031 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 13330 4031 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 13331 4032 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 13332 4032 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 13333 4032 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 13334 4032 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 13335 4032 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 13336 4032 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 13337 4033 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 13338 4033 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 13339 4033 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 13340 4033 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 13341 4033 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 13342 4033 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 13343 4033 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 13344 4034 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 13345 4034 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 13346 4034 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 13347 4034 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 13348 4034 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 13349 4034 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 13350 4034 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 13351 4034 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13352 4034 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 13353 4034 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 13354 4034 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 13355 4034 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 13356 4034 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13357 4034 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 13358 4034 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 13359 4034 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 005e 005ed8b6 size 4
Debug: 13360 4034 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 13361 4034 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13362 4034 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 13363 4034 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 13364 4034 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 13365 4034 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 13366 4034 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 13367 4034 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 13368 4034 armv7m.c:144 armv7m_restore_context():  
Debug: 13369 4034 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 13370 4035 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 13371 4035 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 13372 4035 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 13373 4035 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 13374 4035 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 13375 4035 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 13376 4035 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 13377 4035 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 13378 4035 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 13379 4036 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 13380 4036 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 13381 4036 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 13382 4036 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 13383 4055 cortex_m.c:548 cortex_m_poll():  
Debug: 13384 4055 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 13385 4055 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 13386 4056 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 13387 4056 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 13388 4056 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 13389 4056 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 13390 4056 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 13391 4057 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 13392 4057 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 13393 4057 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 13394 4057 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 13395 4057 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 13396 4057 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 13397 4058 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 13398 4058 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 13399 4058 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 13400 4058 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 13401 4058 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 13402 4058 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 13403 4059 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 13404 4059 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 13405 4059 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 13406 4059 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 13407 4059 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 13408 4059 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 13409 4059 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 13410 4059 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 13411 4060 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 13412 4060 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 13413 4060 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 13414 4060 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 13415 4060 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 13416 4060 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 13417 4060 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 13418 4060 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13419 4060 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 13420 4060 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 13421 4060 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 13422 4060 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 13423 4060 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 13424 4060 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13425 4060 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 13426 4060 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 13427 4060 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 13428 4060 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 13429 4060 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13430 4060 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 13431 4060 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 13432 4060 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 13433 4062 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 13434 4062 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 13435 4062 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 13436 4062 armv7m.c:144 armv7m_restore_context():  
Debug: 13437 4062 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 13438 4062 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 13439 4062 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 13440 4062 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 13441 4062 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 13442 4063 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 13443 4063 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 13444 4063 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 13445 4063 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 13446 4063 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 13447 4063 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 13448 4063 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 13449 4063 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 13450 4063 cortex_m.c:548 cortex_m_poll():  
Debug: 13451 4063 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 13452 4064 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 13453 4064 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 13454 4064 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 13455 4064 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 13456 4064 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 13457 4065 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 13458 4065 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 13459 4065 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 13460 4065 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 13461 4065 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 13462 4065 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 13463 4066 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 13464 4066 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 13465 4066 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 13466 4066 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 13467 4066 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 13468 4066 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 13469 4067 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 13470 4067 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 13471 4067 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 13472 4067 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 13473 4067 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 13474 4067 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 13475 4068 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 13476 4068 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 13477 4068 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 13478 4068 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 13479 4068 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 13480 4068 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 13481 4068 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 13482 4068 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 13483 4068 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 13484 4068 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 13485 4068 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13486 4068 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 13487 4068 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 13488 4068 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 13489 4068 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 13490 4068 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13491 4068 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 13492 4068 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 13493 4068 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 005f 005fd8b6 size 4
Debug: 13494 4068 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 13495 4068 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13496 4068 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 13497 4068 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 13498 4068 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 13499 4069 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 13500 4069 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 13501 4069 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 13502 4069 armv7m.c:144 armv7m_restore_context():  
Debug: 13503 4069 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 13504 4069 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 13505 4069 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 13506 4069 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 13507 4069 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 13508 4070 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 13509 4070 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 13510 4070 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 13511 4070 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 13512 4070 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 13513 4070 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 13514 4070 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 13515 4070 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 13516 4070 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 13517 4089 cortex_m.c:548 cortex_m_poll():  
Debug: 13518 4089 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 13519 4090 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 13520 4090 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 13521 4090 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 13522 4090 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 13523 4091 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 13524 4091 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 13525 4091 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 13526 4091 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 13527 4091 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 13528 4091 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 13529 4092 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 13530 4092 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 13531 4092 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 13532 4092 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 13533 4092 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 13534 4092 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 13535 4093 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 13536 4093 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 13537 4093 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 13538 4093 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 13539 4093 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 13540 4093 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 13541 4094 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 13542 4094 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 13543 4094 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 13544 4094 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 13545 4094 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 13546 4094 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 13547 4094 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 13548 4094 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 13549 4094 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 13550 4094 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 13551 4094 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 13552 4094 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13553 4094 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 13554 4094 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 13555 4094 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 13556 4094 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 13557 4094 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 13558 4094 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13559 4094 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 13560 4094 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 13561 4094 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 13562 4094 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 13563 4094 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13564 4094 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 13565 4094 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 13566 4095 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 13567 4096 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 13568 4096 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 13569 4096 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 13570 4096 armv7m.c:144 armv7m_restore_context():  
Debug: 13571 4096 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 13572 4097 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 13573 4097 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 13574 4097 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 13575 4097 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 13576 4097 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 13577 4097 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 13578 4097 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 13579 4097 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 13580 4097 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 13581 4097 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 13582 4097 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 13583 4097 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 13584 4097 cortex_m.c:548 cortex_m_poll():  
Debug: 13585 4097 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 13586 4098 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 13587 4098 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 13588 4098 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 13589 4099 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 13590 4099 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 13591 4099 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 13592 4099 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 13593 4099 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 13594 4099 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 13595 4100 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 13596 4100 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 13597 4100 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 13598 4100 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 13599 4100 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 13600 4100 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 13601 4101 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 13602 4101 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 13603 4101 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 13604 4101 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 13605 4101 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 13606 4101 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 13607 4102 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 13608 4102 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 13609 4102 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 13610 4102 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 13611 4102 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 13612 4102 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 13613 4102 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 13614 4102 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 13615 4102 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 13616 4102 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 13617 4102 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 13618 4102 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 13619 4102 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13620 4102 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 13621 4102 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 13622 4102 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 13623 4102 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 13624 4102 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13625 4102 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 13626 4102 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 13627 4103 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0060 0060d8b6 size 4
Debug: 13628 4103 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 13629 4103 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13630 4103 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 13631 4103 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 13632 4103 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 13633 4103 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 13634 4103 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 13635 4103 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 13636 4103 armv7m.c:144 armv7m_restore_context():  
Debug: 13637 4103 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 13638 4104 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 13639 4104 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 13640 4104 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 13641 4104 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 13642 4104 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 13643 4104 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 13644 4104 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 13645 4104 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 13646 4104 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 13647 4104 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 13648 4104 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 13649 4104 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 13650 4104 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 13651 4123 cortex_m.c:548 cortex_m_poll():  
Debug: 13652 4123 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 13653 4124 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 13654 4124 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 13655 4124 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 13656 4124 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 13657 4125 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 13658 4125 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 13659 4125 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 13660 4125 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 13661 4125 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 13662 4125 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 13663 4126 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 13664 4126 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 13665 4126 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 13666 4126 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 13667 4126 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 13668 4126 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 13669 4127 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 13670 4127 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 13671 4127 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 13672 4127 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 13673 4127 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 13674 4127 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 13675 4128 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 13676 4128 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 13677 4128 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 13678 4128 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 13679 4128 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 13680 4128 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 13681 4128 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 13682 4128 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 13683 4128 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 13684 4128 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 13685 4128 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 13686 4128 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13687 4128 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 13688 4128 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 13689 4128 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 13690 4128 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 13691 4128 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 13692 4128 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13693 4128 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 13694 4128 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 13695 4128 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 13696 4128 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 13697 4128 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13698 4128 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 13699 4128 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 13700 4129 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 13701 4130 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 13702 4130 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 13703 4130 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 13704 4130 armv7m.c:144 armv7m_restore_context():  
Debug: 13705 4130 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 13706 4131 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 13707 4131 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 13708 4131 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 13709 4131 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 13710 4131 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 13711 4131 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 13712 4131 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 13713 4131 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 13714 4131 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 13715 4131 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 13716 4131 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 13717 4131 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 13718 4131 cortex_m.c:548 cortex_m_poll():  
Debug: 13719 4131 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 13720 4132 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 13721 4132 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 13722 4132 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 13723 4133 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 13724 4133 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 13725 4133 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 13726 4133 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 13727 4133 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 13728 4133 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 13729 4134 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 13730 4134 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 13731 4134 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 13732 4134 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 13733 4134 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 13734 4134 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 13735 4135 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 13736 4135 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 13737 4135 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 13738 4135 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 13739 4135 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 13740 4135 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 13741 4136 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 13742 4136 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 13743 4136 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 13744 4136 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 13745 4136 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 13746 4136 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 13747 4136 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 13748 4136 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 13749 4136 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 13750 4136 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 13751 4136 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 13752 4136 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 13753 4136 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13754 4136 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 13755 4136 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 13756 4136 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 13757 4136 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 13758 4136 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13759 4136 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 13760 4136 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 13761 4137 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0061 0061d8b6 size 4
Debug: 13762 4137 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 13763 4137 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13764 4137 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 13765 4137 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 13766 4137 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 13767 4137 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 13768 4137 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 13769 4137 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 13770 4137 armv7m.c:144 armv7m_restore_context():  
Debug: 13771 4137 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 13772 4137 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 13773 4137 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 13774 4138 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 13775 4138 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 13776 4138 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 13777 4138 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 13778 4138 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 13779 4138 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 13780 4138 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 13781 4138 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 13782 4138 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 13783 4138 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 13784 4139 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 13785 4157 cortex_m.c:548 cortex_m_poll():  
Debug: 13786 4157 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 13787 4158 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 13788 4158 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 13789 4158 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 13790 4159 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 13791 4159 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 13792 4159 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 13793 4159 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 13794 4159 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 13795 4159 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 13796 4160 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 13797 4160 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 13798 4160 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 13799 4160 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 13800 4160 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 13801 4160 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 13802 4161 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 13803 4161 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 13804 4161 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 13805 4161 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 13806 4161 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 13807 4161 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 13808 4162 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 13809 4162 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 13810 4162 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 13811 4162 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 13812 4162 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 13813 4162 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 13814 4162 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 13815 4162 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 13816 4162 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 13817 4162 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 13818 4162 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 13819 4162 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 13820 4162 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13821 4162 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 13822 4162 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 13823 4162 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 13824 4162 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 13825 4162 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 13826 4162 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13827 4162 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 13828 4162 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 13829 4163 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 13830 4163 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 13831 4163 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13832 4163 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 13833 4163 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 13834 4163 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 13835 4164 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 13836 4164 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 13837 4164 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 13838 4164 armv7m.c:144 armv7m_restore_context():  
Debug: 13839 4164 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 13840 4165 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 13841 4165 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 13842 4165 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 13843 4165 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 13844 4165 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 13845 4165 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 13846 4165 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 13847 4165 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 13848 4165 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 13849 4165 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 13850 4165 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 13851 4165 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 13852 4166 cortex_m.c:548 cortex_m_poll():  
Debug: 13853 4166 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 13854 4166 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 13855 4166 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 13856 4167 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 13857 4167 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 13858 4167 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 13859 4167 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 13860 4167 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 13861 4167 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 13862 4168 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 13863 4168 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 13864 4168 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 13865 4168 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 13866 4168 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 13867 4168 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 13868 4169 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 13869 4169 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 13870 4169 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 13871 4169 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 13872 4169 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 13873 4169 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 13874 4170 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 13875 4170 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 13876 4170 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 13877 4170 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 13878 4170 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 13879 4170 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 13880 4170 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 13881 4170 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 13882 4170 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 13883 4170 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 13884 4170 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 13885 4171 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 13886 4171 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 13887 4171 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13888 4171 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 13889 4171 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 13890 4171 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 13891 4171 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 13892 4171 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13893 4171 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 13894 4171 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 13895 4171 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0062 0062d8b6 size 4
Debug: 13896 4171 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 13897 4171 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13898 4171 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 13899 4171 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 13900 4171 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 13901 4171 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 13902 4171 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 13903 4172 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 13904 4172 armv7m.c:144 armv7m_restore_context():  
Debug: 13905 4172 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 13906 4172 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 13907 4172 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 13908 4172 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 13909 4172 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 13910 4172 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 13911 4172 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 13912 4172 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 13913 4172 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 13914 4173 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 13915 4173 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 13916 4173 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 13917 4173 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 13918 4173 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 13919 4192 cortex_m.c:548 cortex_m_poll():  
Debug: 13920 4192 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 13921 4192 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 13922 4193 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 13923 4193 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 13924 4193 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 13925 4193 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 13926 4193 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 13927 4194 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 13928 4194 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 13929 4194 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 13930 4194 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 13931 4194 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 13932 4194 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 13933 4195 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 13934 4195 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 13935 4195 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 13936 4195 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 13937 4195 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 13938 4196 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 13939 4196 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 13940 4196 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 13941 4196 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 13942 4196 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 13943 4197 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 13944 4197 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 13945 4197 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 13946 4197 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 13947 4197 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 13948 4197 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 13949 4197 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 13950 4197 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 13951 4197 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 13952 4197 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 13953 4197 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 13954 4197 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13955 4197 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 13956 4197 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 13957 4197 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 13958 4197 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 13959 4197 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 13960 4197 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13961 4197 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 13962 4197 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 13963 4197 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 13964 4197 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 13965 4197 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13966 4197 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 13967 4197 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 13968 4197 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 13969 4199 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 13970 4199 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 13971 4199 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 13972 4199 armv7m.c:144 armv7m_restore_context():  
Debug: 13973 4199 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 13974 4200 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 13975 4200 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 13976 4200 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 13977 4200 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 13978 4200 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 13979 4200 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 13980 4200 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 13981 4200 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 13982 4200 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 13983 4200 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 13984 4200 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 13985 4200 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 13986 4200 cortex_m.c:548 cortex_m_poll():  
Debug: 13987 4200 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 13988 4201 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 13989 4201 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 13990 4201 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 13991 4202 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 13992 4202 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 13993 4202 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 13994 4202 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 13995 4202 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 13996 4202 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 13997 4203 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 13998 4203 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 13999 4203 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 14000 4203 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 14001 4203 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 14002 4203 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 14003 4204 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 14004 4204 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 14005 4204 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 14006 4204 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 14007 4204 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 14008 4204 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 14009 4205 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 14010 4205 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 14011 4205 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 14012 4205 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 14013 4205 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 14014 4205 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 14015 4205 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 14016 4205 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 14017 4205 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 14018 4206 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 14019 4206 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 14020 4206 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 14021 4206 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14022 4206 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 14023 4206 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 14024 4206 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 14025 4206 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 14026 4206 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14027 4206 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 14028 4206 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 14029 4206 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0063 0063d8b6 size 4
Debug: 14030 4206 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 14031 4206 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14032 4206 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 14033 4206 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 14034 4206 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 14035 4206 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 14036 4206 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 14037 4206 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 14038 4206 armv7m.c:144 armv7m_restore_context():  
Debug: 14039 4206 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 14040 4207 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 14041 4207 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 14042 4207 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 14043 4207 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 14044 4207 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 14045 4207 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 14046 4207 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 14047 4207 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 14048 4207 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 14049 4208 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 14050 4208 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 14051 4208 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 14052 4208 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 14053 4226 cortex_m.c:548 cortex_m_poll():  
Debug: 14054 4226 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 14055 4227 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 14056 4227 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 14057 4227 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 14058 4228 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 14059 4228 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 14060 4228 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 14061 4228 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 14062 4228 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 14063 4229 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 14064 4229 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 14065 4229 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 14066 4229 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 14067 4229 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 14068 4229 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 14069 4230 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 14070 4230 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 14071 4230 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 14072 4230 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 14073 4230 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 14074 4230 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 14075 4231 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 14076 4231 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 14077 4231 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 14078 4231 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 14079 4231 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 14080 4231 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 14081 4231 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 14082 4231 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 14083 4231 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 14084 4231 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 14085 4231 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 14086 4231 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 14087 4231 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 14088 4231 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14089 4231 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 14090 4231 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 14091 4231 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 14092 4231 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 14093 4231 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 14094 4231 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14095 4231 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 14096 4231 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 14097 4232 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 14098 4232 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 14099 4232 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14100 4232 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 14101 4232 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 14102 4232 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 14103 4233 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 14104 4233 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 14105 4233 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 14106 4234 armv7m.c:144 armv7m_restore_context():  
Debug: 14107 4234 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 14108 4234 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 14109 4234 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 14110 4234 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 14111 4234 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 14112 4234 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 14113 4234 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 14114 4234 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 14115 4234 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 14116 4234 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 14117 4235 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 14118 4235 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 14119 4235 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 14120 4235 cortex_m.c:548 cortex_m_poll():  
Debug: 14121 4235 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 14122 4235 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 14123 4236 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 14124 4236 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 14125 4236 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 14126 4236 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 14127 4236 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 14128 4236 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 14129 4237 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 14130 4237 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 14131 4237 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 14132 4237 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 14133 4237 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 14134 4237 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 14135 4238 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 14136 4238 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 14137 4238 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 14138 4238 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 14139 4239 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 14140 4239 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 14141 4239 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 14142 4239 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 14143 4239 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 14144 4239 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 14145 4240 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 14146 4240 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 14147 4240 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 14148 4240 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 14149 4240 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 14150 4240 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 14151 4240 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 14152 4240 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 14153 4240 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 14154 4240 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 14155 4240 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14156 4240 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 14157 4240 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 14158 4240 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 14159 4240 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 14160 4240 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14161 4240 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 14162 4240 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 14163 4240 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0064 0064d8b6 size 4
Debug: 14164 4240 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 14165 4240 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14166 4240 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 14167 4240 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 14168 4240 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 14169 4241 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 14170 4241 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 14171 4241 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 14172 4241 armv7m.c:144 armv7m_restore_context():  
Debug: 14173 4241 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 14174 4241 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 14175 4241 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 14176 4241 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 14177 4241 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 14178 4242 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 14179 4242 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 14180 4242 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 14181 4242 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 14182 4242 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 14183 4242 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 14184 4242 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 14185 4242 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 14186 4242 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 14187 4261 cortex_m.c:548 cortex_m_poll():  
Debug: 14188 4261 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 14189 4261 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 14190 4262 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 14191 4262 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 14192 4262 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 14193 4262 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 14194 4262 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 14195 4263 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 14196 4263 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 14197 4263 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 14198 4263 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 14199 4263 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 14200 4263 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 14201 4264 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 14202 4264 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 14203 4264 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 14204 4264 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 14205 4264 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 14206 4264 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 14207 4265 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 14208 4265 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 14209 4265 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 14210 4265 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 14211 4265 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 14212 4265 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 14213 4265 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 14214 4265 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 14215 4266 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 14216 4266 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 14217 4266 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 14218 4266 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 14219 4266 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 14220 4266 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 14221 4266 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 14222 4266 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14223 4266 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 14224 4266 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 14225 4266 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 14226 4266 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 14227 4266 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 14228 4266 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14229 4266 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 14230 4266 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 14231 4266 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 14232 4266 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 14233 4266 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14234 4266 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 14235 4266 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 14236 4266 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 14237 4268 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 14238 4268 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 14239 4268 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 14240 4268 armv7m.c:144 armv7m_restore_context():  
Debug: 14241 4268 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 14242 4268 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 14243 4268 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 14244 4268 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 14245 4268 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 14246 4269 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 14247 4269 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 14248 4269 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 14249 4269 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 14250 4269 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 14251 4269 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 14252 4269 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 14253 4269 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 14254 4269 cortex_m.c:548 cortex_m_poll():  
Debug: 14255 4269 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 14256 4270 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 14257 4270 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 14258 4270 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 14259 4270 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 14260 4271 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 14261 4271 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 14262 4271 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 14263 4271 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 14264 4271 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 14265 4272 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 14266 4272 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 14267 4272 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 14268 4272 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 14269 4272 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 14270 4273 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 14271 4273 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 14272 4273 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 14273 4273 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 14274 4273 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 14275 4274 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 14276 4274 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 14277 4274 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 14278 4274 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 14279 4274 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 14280 4274 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 14281 4274 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 14282 4274 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 14283 4274 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 14284 4274 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 14285 4274 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 14286 4274 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 14287 4275 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 14288 4275 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 14289 4275 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14290 4275 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 14291 4275 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 14292 4275 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 14293 4275 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 14294 4275 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14295 4275 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 14296 4275 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 14297 4275 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0065 0065d8b6 size 4
Debug: 14298 4275 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 14299 4275 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14300 4275 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 14301 4275 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 14302 4275 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 14303 4275 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 14304 4275 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 14305 4275 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 14306 4275 armv7m.c:144 armv7m_restore_context():  
Debug: 14307 4275 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 14308 4276 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 14309 4276 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 14310 4276 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 14311 4276 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 14312 4276 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 14313 4276 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 14314 4276 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 14315 4276 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 14316 4276 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 14317 4276 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 14318 4276 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 14319 4276 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 14320 4276 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 14321 4295 cortex_m.c:548 cortex_m_poll():  
Debug: 14322 4295 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 14323 4296 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 14324 4296 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 14325 4296 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 14326 4297 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 14327 4297 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 14328 4297 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 14329 4297 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 14330 4297 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 14331 4297 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 14332 4298 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 14333 4298 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 14334 4298 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 14335 4298 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 14336 4298 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 14337 4298 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 14338 4299 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 14339 4299 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 14340 4299 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 14341 4299 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 14342 4299 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 14343 4299 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 14344 4300 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 14345 4300 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 14346 4300 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 14347 4300 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 14348 4300 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 14349 4300 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 14350 4300 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 14351 4300 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 14352 4300 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 14353 4300 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 14354 4300 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 14355 4300 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 14356 4300 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14357 4300 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 14358 4300 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 14359 4300 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 14360 4300 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 14361 4301 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 14362 4301 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14363 4301 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 14364 4301 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 14365 4301 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 14366 4301 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 14367 4301 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14368 4301 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 14369 4301 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 14370 4301 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 14371 4302 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 14372 4302 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 14373 4302 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 14374 4303 armv7m.c:144 armv7m_restore_context():  
Debug: 14375 4303 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 14376 4303 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 14377 4303 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 14378 4303 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 14379 4303 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 14380 4303 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 14381 4303 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 14382 4303 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 14383 4303 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 14384 4303 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 14385 4304 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 14386 4304 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 14387 4304 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 14388 4304 cortex_m.c:548 cortex_m_poll():  
Debug: 14389 4304 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 14390 4304 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 14391 4305 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 14392 4305 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 14393 4305 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 14394 4305 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 14395 4306 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 14396 4306 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 14397 4306 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 14398 4306 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 14399 4306 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 14400 4306 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 14401 4307 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 14402 4307 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 14403 4307 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 14404 4307 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 14405 4307 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 14406 4307 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 14407 4308 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 14408 4308 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 14409 4308 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 14410 4308 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 14411 4308 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 14412 4308 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 14413 4309 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 14414 4309 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 14415 4309 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 14416 4309 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 14417 4309 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 14418 4309 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 14419 4309 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 14420 4309 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 14421 4309 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 14422 4309 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 14423 4309 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14424 4309 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 14425 4309 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 14426 4309 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 14427 4309 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 14428 4309 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14429 4309 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 14430 4309 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 14431 4309 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0066 0066d8b6 size 4
Debug: 14432 4309 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 14433 4309 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14434 4309 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 14435 4309 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 14436 4309 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 14437 4310 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 14438 4310 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 14439 4310 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 14440 4310 armv7m.c:144 armv7m_restore_context():  
Debug: 14441 4310 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 14442 4310 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 14443 4310 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 14444 4310 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 14445 4310 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 14446 4311 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 14447 4311 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 14448 4311 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 14449 4311 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 14450 4311 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 14451 4311 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 14452 4311 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 14453 4311 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 14454 4311 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 14455 4330 cortex_m.c:548 cortex_m_poll():  
Debug: 14456 4330 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 14457 4330 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 14458 4331 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 14459 4331 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 14460 4331 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 14461 4331 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 14462 4331 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 14463 4332 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 14464 4332 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 14465 4332 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 14466 4332 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 14467 4332 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 14468 4332 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 14469 4333 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 14470 4333 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 14471 4333 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 14472 4333 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 14473 4333 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 14474 4333 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 14475 4334 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 14476 4334 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 14477 4334 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 14478 4334 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 14479 4334 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 14480 4334 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 14481 4334 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 14482 4334 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 14483 4335 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 14484 4335 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 14485 4335 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 14486 4335 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 14487 4335 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 14488 4335 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 14489 4335 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 14490 4335 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14491 4335 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 14492 4335 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 14493 4335 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 14494 4335 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 14495 4335 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 14496 4335 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14497 4335 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 14498 4335 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 14499 4335 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 14500 4335 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 14501 4335 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14502 4335 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 14503 4335 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 14504 4335 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 14505 4337 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 14506 4337 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 14507 4337 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 14508 4337 armv7m.c:144 armv7m_restore_context():  
Debug: 14509 4337 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 14510 4337 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 14511 4337 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 14512 4337 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 14513 4337 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 14514 4338 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 14515 4338 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 14516 4338 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 14517 4338 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 14518 4338 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 14519 4338 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 14520 4338 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 14521 4338 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 14522 4338 cortex_m.c:548 cortex_m_poll():  
Debug: 14523 4338 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 14524 4339 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 14525 4339 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 14526 4339 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 14527 4340 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 14528 4340 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 14529 4340 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 14530 4340 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 14531 4340 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 14532 4340 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 14533 4341 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 14534 4341 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 14535 4341 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 14536 4341 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 14537 4341 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 14538 4341 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 14539 4342 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 14540 4342 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 14541 4342 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 14542 4342 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 14543 4342 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 14544 4342 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 14545 4343 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 14546 4343 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 14547 4343 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 14548 4343 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 14549 4343 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 14550 4343 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 14551 4343 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 14552 4343 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 14553 4343 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 14554 4343 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 14555 4343 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 14556 4343 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 14557 4343 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14558 4343 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 14559 4343 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 14560 4343 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 14561 4343 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 14562 4343 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14563 4343 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 14564 4343 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 14565 4344 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0067 0067d8b6 size 4
Debug: 14566 4344 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 14567 4344 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14568 4344 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 14569 4344 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 14570 4344 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 14571 4344 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 14572 4344 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 14573 4344 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 14574 4344 armv7m.c:144 armv7m_restore_context():  
Debug: 14575 4344 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 14576 4345 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 14577 4345 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 14578 4345 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 14579 4345 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 14580 4345 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 14581 4345 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 14582 4345 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 14583 4345 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 14584 4345 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 14585 4345 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 14586 4345 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 14587 4345 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 14588 4345 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 14589 4364 cortex_m.c:548 cortex_m_poll():  
Debug: 14590 4364 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 14591 4365 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 14592 4365 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 14593 4365 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 14594 4365 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 14595 4365 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 14596 4366 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 14597 4366 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 14598 4366 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 14599 4366 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 14600 4366 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 14601 4366 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 14602 4367 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 14603 4367 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 14604 4367 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 14605 4367 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 14606 4367 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 14607 4367 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 14608 4368 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 14609 4368 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 14610 4368 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 14611 4368 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 14612 4368 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 14613 4368 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 14614 4369 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 14615 4369 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 14616 4369 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 14617 4369 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 14618 4369 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 14619 4369 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 14620 4369 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 14621 4369 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 14622 4369 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 14623 4369 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 14624 4369 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14625 4369 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 14626 4369 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 14627 4369 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 14628 4369 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 14629 4369 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 14630 4369 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14631 4369 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 14632 4369 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 14633 4369 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 14634 4369 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 14635 4369 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14636 4369 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 14637 4369 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 14638 4369 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 14639 4371 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 14640 4371 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 14641 4371 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 14642 4371 armv7m.c:144 armv7m_restore_context():  
Debug: 14643 4371 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 14644 4372 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 14645 4372 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 14646 4372 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 14647 4372 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 14648 4372 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 14649 4372 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 14650 4372 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 14651 4372 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 14652 4372 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 14653 4372 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 14654 4372 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 14655 4372 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 14656 4373 cortex_m.c:548 cortex_m_poll():  
Debug: 14657 4373 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 14658 4373 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 14659 4373 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 14660 4374 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 14661 4374 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 14662 4374 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 14663 4374 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 14664 4374 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 14665 4375 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 14666 4375 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 14667 4375 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 14668 4375 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 14669 4375 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 14670 4375 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 14671 4376 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 14672 4376 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 14673 4376 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 14674 4376 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 14675 4376 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 14676 4376 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 14677 4376 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 14678 4377 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 14679 4377 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 14680 4377 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 14681 4377 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 14682 4377 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 14683 4377 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 14684 4378 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 14685 4378 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 14686 4378 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 14687 4378 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 14688 4378 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 14689 4378 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 14690 4378 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 14691 4378 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14692 4378 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 14693 4378 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 14694 4378 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 14695 4378 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 14696 4378 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14697 4378 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 14698 4378 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 14699 4378 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0068 0068d8b6 size 4
Debug: 14700 4378 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 14701 4378 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14702 4378 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 14703 4378 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 14704 4378 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 14705 4378 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 14706 4378 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 14707 4378 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 14708 4378 armv7m.c:144 armv7m_restore_context():  
Debug: 14709 4378 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 14710 4379 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 14711 4379 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 14712 4379 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 14713 4379 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 14714 4379 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 14715 4379 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 14716 4379 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 14717 4379 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 14718 4379 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 14719 4379 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 14720 4379 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 14721 4379 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 14722 4380 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 14724 4399 cortex_m.c:548 cortex_m_poll():  
Debug: 14725 4399 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 14726 4399 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 14727 4399 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 14728 4400 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 14729 4400 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 14730 4400 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 14731 4400 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 14732 4400 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 14733 4400 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 14734 4401 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 14735 4401 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 14736 4401 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 14737 4401 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 14738 4401 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 14739 4401 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 14740 4402 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 14741 4402 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 14742 4402 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 14743 4402 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 14744 4402 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 14745 4402 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 14746 4403 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 14747 4403 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 14748 4403 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 14749 4403 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 14750 4403 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 14751 4403 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 14752 4403 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 14753 4403 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 14754 4403 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 14755 4403 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 14756 4403 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 14757 4404 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 14758 4404 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 14759 4404 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14760 4404 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 14761 4404 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 14762 4404 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 14763 4404 psoc4.c:721 psoc4_write(): Downloaded 13312 of 33371 bytes
Debug: 14764 4404 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 14765 4404 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 14766 4404 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14767 4404 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 14768 4404 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 14769 4404 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 14770 4404 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 14771 4404 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14772 4404 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 14773 4404 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 14774 4404 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 14775 4405 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 14776 4406 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 14777 4406 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 14778 4406 armv7m.c:144 armv7m_restore_context():  
Debug: 14779 4406 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 14780 4406 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 14781 4406 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 14782 4406 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 14783 4406 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 14784 4406 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 14785 4406 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 14786 4407 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 14787 4407 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 14788 4407 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 14789 4407 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 14790 4407 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 14791 4407 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 14792 4407 cortex_m.c:548 cortex_m_poll():  
Debug: 14793 4407 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 14794 4407 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 14795 4408 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 14796 4408 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 14797 4408 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 14798 4408 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 14799 4409 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 14800 4409 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 14801 4409 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 14802 4409 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 14803 4409 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 14804 4410 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 14805 4410 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 14806 4410 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 14807 4410 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 14808 4410 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 14809 4410 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 14810 4410 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 14811 4411 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 14812 4411 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 14813 4411 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 14814 4411 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 14815 4412 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 14816 4412 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 14817 4412 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 14818 4412 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 14819 4412 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 14820 4412 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 14821 4412 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 14822 4412 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 14823 4412 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 14824 4412 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 14825 4412 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 14826 4412 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 14827 4412 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14828 4412 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 14829 4412 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 14830 4412 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 14831 4412 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 14832 4413 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14833 4413 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 14834 4413 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 14835 4413 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0069 0069d8b6 size 4
Debug: 14836 4413 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 14837 4413 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14838 4413 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 14839 4413 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 14840 4413 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 14841 4413 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 14842 4413 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 14843 4413 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 14844 4413 armv7m.c:144 armv7m_restore_context():  
Debug: 14845 4413 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 14846 4414 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 14847 4414 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 14848 4414 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 14849 4414 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 14850 4414 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 14851 4414 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 14852 4414 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 14853 4414 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 14854 4414 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 14855 4415 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 14856 4415 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 14857 4415 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 14858 4415 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 14859 4433 cortex_m.c:548 cortex_m_poll():  
Debug: 14860 4433 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 14861 4434 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 14862 4434 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 14863 4434 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 14864 4435 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 14865 4435 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 14866 4435 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 14867 4435 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 14868 4435 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 14869 4435 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 14870 4436 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 14871 4436 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 14872 4436 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 14873 4436 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 14874 4436 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 14875 4436 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 14876 4437 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 14877 4437 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 14878 4437 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 14879 4437 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 14880 4437 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 14881 4437 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 14882 4438 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 14883 4438 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 14884 4438 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 14885 4438 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 14886 4438 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 14887 4439 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 14888 4439 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 14889 4439 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 14890 4439 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 14891 4439 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 14892 4439 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 14893 4439 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 14894 4439 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14895 4439 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 14896 4439 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 14897 4439 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 14898 4439 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 14899 4439 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 14900 4439 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14901 4439 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 14902 4439 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 14903 4439 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 14904 4439 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 14905 4439 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14906 4439 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 14907 4439 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 14908 4439 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 14909 4441 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 14910 4441 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 14911 4441 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 14912 4441 armv7m.c:144 armv7m_restore_context():  
Debug: 14913 4441 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 14914 4441 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 14915 4441 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 14916 4441 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 14917 4441 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 14918 4441 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 14919 4441 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 14920 4442 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 14921 4442 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 14922 4442 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 14923 4442 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 14924 4442 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 14925 4442 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 14926 4442 cortex_m.c:548 cortex_m_poll():  
Debug: 14927 4442 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 14928 4443 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 14929 4443 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 14930 4443 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 14931 4443 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 14932 4444 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 14933 4444 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 14934 4444 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 14935 4444 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 14936 4444 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 14937 4445 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 14938 4445 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 14939 4445 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 14940 4445 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 14941 4445 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 14942 4446 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 14943 4446 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 14944 4446 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 14945 4446 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 14946 4446 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 14947 4447 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 14948 4447 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 14949 4447 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 14950 4447 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 14951 4447 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 14952 4447 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 14953 4447 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 14954 4448 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 14955 4448 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 14956 4448 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 14957 4448 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 14958 4448 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 14959 4448 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 14960 4448 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 14961 4448 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14962 4448 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 14963 4448 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 14964 4448 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 14965 4448 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 14966 4448 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14967 4448 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 14968 4448 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 14969 4448 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 006a 006ad8b6 size 4
Debug: 14970 4448 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 14971 4448 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14972 4448 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 14973 4448 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 14974 4448 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 14975 4448 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 14976 4448 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 14977 4449 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 14978 4449 armv7m.c:144 armv7m_restore_context():  
Debug: 14979 4449 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 14980 4449 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 14981 4449 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 14982 4449 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 14983 4449 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 14984 4449 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 14985 4449 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 14986 4449 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 14987 4449 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 14988 4450 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 14989 4450 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 14990 4450 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 14991 4450 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 14992 4450 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 14993 4469 cortex_m.c:548 cortex_m_poll():  
Debug: 14994 4469 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 14995 4469 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 14996 4470 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 14997 4470 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 14998 4470 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 14999 4470 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 15000 4470 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 15001 4471 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 15002 4471 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 15003 4471 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 15004 4471 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 15005 4471 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 15006 4472 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 15007 4472 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 15008 4472 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 15009 4472 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 15010 4472 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 15011 4473 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 15012 4473 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 15013 4473 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 15014 4473 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 15015 4473 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 15016 4473 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 15017 4474 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 15018 4474 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 15019 4474 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 15020 4474 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 15021 4474 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 15022 4474 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 15023 4474 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 15024 4474 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 15025 4474 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 15026 4474 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 15027 4474 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 15028 4474 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15029 4474 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 15030 4474 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 15031 4474 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 15032 4474 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 15033 4474 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 15034 4474 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15035 4474 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 15036 4474 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 15037 4474 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 15038 4474 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 15039 4474 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15040 4474 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 15041 4474 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 15042 4474 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 15043 4476 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 15044 4476 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 15045 4476 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 15046 4476 armv7m.c:144 armv7m_restore_context():  
Debug: 15047 4476 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 15048 4477 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 15049 4477 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 15050 4477 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 15051 4477 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 15052 4477 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 15053 4477 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 15054 4477 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 15055 4477 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 15056 4477 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 15057 4477 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 15058 4477 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 15059 4477 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 15060 4477 cortex_m.c:548 cortex_m_poll():  
Debug: 15061 4477 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 15062 4478 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 15063 4478 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 15064 4479 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 15065 4479 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 15066 4479 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 15067 4479 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 15068 4479 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 15069 4479 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 15070 4480 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 15071 4480 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 15072 4480 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 15073 4480 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 15074 4480 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 15075 4480 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 15076 4481 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 15077 4481 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 15078 4481 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 15079 4481 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 15080 4481 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 15081 4481 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 15082 4482 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 15083 4482 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 15084 4482 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 15085 4482 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 15086 4482 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 15087 4482 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 15088 4482 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 15089 4482 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 15090 4482 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 15091 4482 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 15092 4482 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 15093 4482 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 15094 4482 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 15095 4482 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15096 4482 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 15097 4483 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 15098 4483 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 15099 4483 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 15100 4483 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15101 4483 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 15102 4483 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 15103 4483 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 006b 006bd8b6 size 4
Debug: 15104 4483 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 15105 4483 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15106 4483 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 15107 4483 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 15108 4483 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 15109 4483 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 15110 4483 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 15111 4483 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 15112 4483 armv7m.c:144 armv7m_restore_context():  
Debug: 15113 4483 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 15114 4484 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 15115 4484 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 15116 4484 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 15117 4484 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 15118 4484 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 15119 4484 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 15120 4484 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 15121 4484 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 15122 4484 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 15123 4484 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 15124 4484 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 15125 4484 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 15126 4484 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 15127 4503 cortex_m.c:548 cortex_m_poll():  
Debug: 15128 4503 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 15129 4504 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 15130 4504 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 15131 4504 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 15132 4505 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 15133 4505 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 15134 4505 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 15135 4505 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 15136 4506 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 15137 4506 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 15138 4506 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 15139 4506 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 15140 4506 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 15141 4506 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 15142 4507 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 15143 4507 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 15144 4507 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 15145 4507 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 15146 4507 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 15147 4507 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 15148 4508 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 15149 4508 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 15150 4508 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 15151 4508 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 15152 4508 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 15153 4508 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 15154 4508 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 15155 4508 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 15156 4508 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 15157 4508 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 15158 4508 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 15159 4508 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 15160 4509 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 15161 4509 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 15162 4509 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15163 4509 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 15164 4509 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 15165 4509 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 15166 4509 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 15167 4509 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 15168 4509 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15169 4509 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 15170 4509 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 15171 4509 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 15172 4509 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 15173 4509 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15174 4509 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 15175 4509 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 15176 4509 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 15177 4510 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 15178 4511 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 15179 4511 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 15180 4511 armv7m.c:144 armv7m_restore_context():  
Debug: 15181 4511 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 15182 4511 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 15183 4511 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 15184 4511 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 15185 4511 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 15186 4512 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 15187 4512 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 15188 4512 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 15189 4512 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 15190 4512 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 15191 4512 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 15192 4512 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 15193 4512 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 15194 4512 cortex_m.c:548 cortex_m_poll():  
Debug: 15195 4512 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 15196 4512 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 15197 4513 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 15198 4513 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 15199 4513 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 15200 4513 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 15201 4514 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 15202 4514 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 15203 4514 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 15204 4514 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 15205 4514 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 15206 4514 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 15207 4515 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 15208 4515 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 15209 4515 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 15210 4515 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 15211 4515 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 15212 4515 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 15213 4516 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 15214 4516 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 15215 4516 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 15216 4516 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 15217 4516 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 15218 4516 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 15219 4517 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 15220 4517 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 15221 4517 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 15222 4517 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 15223 4517 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 15224 4517 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 15225 4517 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 15226 4517 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 15227 4517 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 15228 4517 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 15229 4517 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15230 4517 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 15231 4517 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 15232 4517 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 15233 4517 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 15234 4517 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15235 4517 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 15236 4517 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 15237 4517 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 006c 006cd8b6 size 4
Debug: 15238 4517 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 15239 4517 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15240 4517 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 15241 4517 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 15242 4517 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 15243 4517 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 15244 4518 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 15245 4518 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 15246 4518 armv7m.c:144 armv7m_restore_context():  
Debug: 15247 4518 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 15248 4518 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 15249 4518 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 15250 4518 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 15251 4518 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 15252 4518 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 15253 4518 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 15254 4519 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 15255 4519 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 15256 4519 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 15257 4519 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 15258 4519 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 15259 4519 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 15260 4519 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 15261 4538 cortex_m.c:548 cortex_m_poll():  
Debug: 15262 4538 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 15263 4538 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 15264 4539 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 15265 4539 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 15266 4539 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 15267 4539 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 15268 4539 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 15269 4540 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 15270 4540 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 15271 4540 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 15272 4540 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 15273 4540 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 15274 4540 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 15275 4541 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 15276 4541 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 15277 4541 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 15278 4541 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 15279 4541 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 15280 4541 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 15281 4542 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 15282 4542 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 15283 4542 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 15284 4542 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 15285 4542 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 15286 4542 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 15287 4543 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 15288 4543 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 15289 4543 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 15290 4543 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 15291 4543 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 15292 4543 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 15293 4543 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 15294 4543 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 15295 4543 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 15296 4543 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15297 4543 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 15298 4543 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 15299 4543 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 15300 4543 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 15301 4543 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 15302 4543 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15303 4543 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 15304 4543 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 15305 4543 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 15306 4543 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 15307 4543 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15308 4543 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 15309 4543 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 15310 4543 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 15311 4545 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 15312 4545 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 15313 4545 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 15314 4545 armv7m.c:144 armv7m_restore_context():  
Debug: 15315 4545 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 15316 4545 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 15317 4545 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 15318 4545 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 15319 4545 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 15320 4546 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 15321 4546 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 15322 4546 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 15323 4546 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 15324 4546 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 15325 4546 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 15326 4546 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 15327 4546 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 15328 4546 cortex_m.c:548 cortex_m_poll():  
Debug: 15329 4546 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 15330 4547 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 15331 4547 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 15332 4547 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 15333 4547 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 15334 4547 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 15335 4548 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 15336 4548 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 15337 4548 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 15338 4548 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 15339 4548 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 15340 4548 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 15341 4549 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 15342 4549 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 15343 4549 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 15344 4549 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 15345 4549 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 15346 4549 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 15347 4550 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 15348 4550 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 15349 4550 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 15350 4550 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 15351 4550 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 15352 4550 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 15353 4551 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 15354 4551 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 15355 4551 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 15356 4551 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 15357 4551 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 15358 4551 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 15359 4551 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 15360 4551 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 15361 4551 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 15362 4551 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 15363 4551 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15364 4551 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 15365 4551 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 15366 4551 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 15367 4551 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 15368 4551 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15369 4551 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 15370 4551 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 15371 4551 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 006d 006dd8b6 size 4
Debug: 15372 4551 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 15373 4551 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15374 4551 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 15375 4551 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 15376 4551 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 15377 4552 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 15378 4552 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 15379 4552 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 15380 4552 armv7m.c:144 armv7m_restore_context():  
Debug: 15381 4552 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 15382 4552 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 15383 4552 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 15384 4552 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 15385 4552 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 15386 4553 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 15387 4553 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 15388 4553 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 15389 4553 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 15390 4553 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 15391 4553 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 15392 4553 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 15393 4553 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 15394 4553 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 15395 4572 cortex_m.c:548 cortex_m_poll():  
Debug: 15396 4572 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 15397 4572 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 15398 4573 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 15399 4573 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 15400 4573 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 15401 4574 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 15402 4574 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 15403 4574 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 15404 4574 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 15405 4574 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 15406 4574 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 15407 4575 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 15408 4575 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 15409 4575 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 15410 4575 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 15411 4575 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 15412 4575 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 15413 4575 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 15414 4575 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 15415 4576 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 15416 4576 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 15417 4576 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 15418 4576 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 15419 4576 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 15420 4576 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 15421 4576 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 15422 4576 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 15423 4577 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 15424 4577 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 15425 4577 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 15426 4577 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 15427 4577 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 15428 4577 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 15429 4577 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 15430 4577 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15431 4577 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 15432 4577 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 15433 4577 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 15434 4577 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 15435 4577 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 15436 4577 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15437 4577 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 15438 4577 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 15439 4577 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 15440 4577 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 15441 4577 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15442 4577 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 15443 4577 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 15444 4577 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 15445 4579 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 15446 4579 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 15447 4579 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 15448 4579 armv7m.c:144 armv7m_restore_context():  
Debug: 15449 4579 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 15450 4579 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 15451 4579 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 15452 4579 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 15453 4579 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 15454 4580 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 15455 4580 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 15456 4580 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 15457 4580 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 15458 4580 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 15459 4580 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 15460 4580 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 15461 4580 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 15462 4580 cortex_m.c:548 cortex_m_poll():  
Debug: 15463 4580 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 15464 4581 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 15465 4581 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 15466 4581 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 15467 4581 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 15468 4581 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 15469 4582 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 15470 4582 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 15471 4582 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 15472 4582 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 15473 4582 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 15474 4583 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 15475 4583 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 15476 4583 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 15477 4583 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 15478 4583 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 15479 4584 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 15480 4584 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 15481 4584 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 15482 4584 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 15483 4584 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 15484 4584 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 15485 4585 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 15486 4585 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 15487 4585 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 15488 4585 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 15489 4585 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 15490 4585 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 15491 4585 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 15492 4585 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 15493 4585 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 15494 4585 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 15495 4585 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 15496 4585 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 15497 4585 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15498 4585 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 15499 4585 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 15500 4585 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 15501 4585 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 15502 4585 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15503 4585 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 15504 4585 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 15505 4586 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 006e 006ed8b6 size 4
Debug: 15506 4586 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 15507 4586 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15508 4586 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 15509 4586 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 15510 4586 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 15511 4586 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 15512 4586 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 15513 4586 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 15514 4586 armv7m.c:144 armv7m_restore_context():  
Debug: 15515 4586 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 15516 4587 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 15517 4587 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 15518 4587 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 15519 4587 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 15520 4587 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 15521 4587 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 15522 4587 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 15523 4587 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 15524 4587 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 15525 4587 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 15526 4587 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 15527 4587 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 15528 4588 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 15529 4606 cortex_m.c:548 cortex_m_poll():  
Debug: 15530 4606 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 15531 4607 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 15532 4607 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 15533 4607 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 15534 4608 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 15535 4608 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 15536 4608 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 15537 4608 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 15538 4608 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 15539 4609 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 15540 4609 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 15541 4609 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 15542 4609 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 15543 4609 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 15544 4609 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 15545 4610 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 15546 4610 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 15547 4610 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 15548 4610 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 15549 4611 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 15550 4611 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 15551 4611 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 15552 4611 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 15553 4611 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 15554 4611 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 15555 4612 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 15556 4612 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 15557 4612 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 15558 4612 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 15559 4612 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 15560 4612 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 15561 4612 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 15562 4612 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 15563 4612 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 15564 4612 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15565 4612 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 15566 4612 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 15567 4612 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 15568 4612 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 15569 4612 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 15570 4612 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15571 4612 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 15572 4612 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 15573 4612 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 15574 4612 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 15575 4612 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15576 4612 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 15577 4612 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 15578 4612 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 15579 4614 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 15580 4614 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 15581 4614 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 15582 4614 armv7m.c:144 armv7m_restore_context():  
Debug: 15583 4614 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 15584 4614 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 15585 4614 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 15586 4614 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 15587 4614 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 15588 4615 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 15589 4615 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 15590 4615 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 15591 4615 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 15592 4615 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 15593 4615 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 15594 4615 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 15595 4615 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 15596 4615 cortex_m.c:548 cortex_m_poll():  
Debug: 15597 4615 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 15598 4616 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 15599 4616 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 15600 4616 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 15601 4616 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 15602 4616 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 15603 4617 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 15604 4617 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 15605 4617 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 15606 4617 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 15607 4617 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 15608 4618 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 15609 4618 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 15610 4618 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 15611 4618 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 15612 4618 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 15613 4618 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 15614 4619 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 15615 4619 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 15616 4619 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 15617 4619 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 15618 4619 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 15619 4619 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 15620 4620 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 15621 4620 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 15622 4620 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 15623 4620 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 15624 4620 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 15625 4620 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 15626 4620 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 15627 4620 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 15628 4620 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 15629 4620 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 15630 4620 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 15631 4620 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15632 4620 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 15633 4620 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 15634 4620 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 15635 4620 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 15636 4620 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15637 4620 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 15638 4620 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 15639 4620 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 006f 006fd8b6 size 4
Debug: 15640 4620 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 15641 4620 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15642 4620 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 15643 4620 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 15644 4620 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 15645 4621 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 15646 4621 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 15647 4621 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 15648 4621 armv7m.c:144 armv7m_restore_context():  
Debug: 15649 4621 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 15650 4622 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 15651 4622 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 15652 4622 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 15653 4622 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 15654 4622 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 15655 4622 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 15656 4622 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 15657 4622 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 15658 4622 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 15659 4622 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 15660 4622 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 15661 4622 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 15662 4622 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 15663 4641 cortex_m.c:548 cortex_m_poll():  
Debug: 15664 4641 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 15665 4642 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 15666 4642 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 15667 4642 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 15668 4642 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 15669 4642 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 15670 4643 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 15671 4643 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 15672 4643 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 15673 4643 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 15674 4643 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 15675 4643 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 15676 4644 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 15677 4644 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 15678 4644 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 15679 4644 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 15680 4644 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 15681 4644 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 15682 4645 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 15683 4645 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 15684 4645 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 15685 4645 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 15686 4645 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 15687 4645 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 15688 4646 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 15689 4646 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 15690 4646 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 15691 4646 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 15692 4646 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 15693 4646 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 15694 4646 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 15695 4646 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 15696 4646 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 15697 4646 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 15698 4646 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15699 4646 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 15700 4646 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 15701 4646 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 15702 4646 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 15703 4646 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 15704 4646 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15705 4646 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 15706 4646 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 15707 4646 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 15708 4646 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 15709 4646 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15710 4646 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 15711 4646 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 15712 4646 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 15713 4648 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 15714 4648 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 15715 4648 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 15716 4648 armv7m.c:144 armv7m_restore_context():  
Debug: 15717 4648 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 15718 4648 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 15719 4648 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 15720 4649 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 15721 4649 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 15722 4649 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 15723 4649 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 15724 4649 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 15725 4649 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 15726 4649 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 15727 4649 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 15728 4649 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 15729 4649 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 15730 4649 cortex_m.c:548 cortex_m_poll():  
Debug: 15731 4649 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 15732 4650 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 15733 4650 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 15734 4650 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 15735 4650 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 15736 4651 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 15737 4651 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 15738 4651 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 15739 4651 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 15740 4651 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 15741 4651 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 15742 4652 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 15743 4652 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 15744 4652 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 15745 4652 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 15746 4652 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 15747 4652 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 15748 4653 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 15749 4653 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 15750 4653 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 15751 4653 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 15752 4653 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 15753 4653 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 15754 4654 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 15755 4654 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 15756 4654 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 15757 4654 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 15758 4654 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 15759 4654 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 15760 4654 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 15761 4654 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 15762 4654 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 15763 4654 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 15764 4654 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 15765 4654 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15766 4654 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 15767 4654 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 15768 4654 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 15769 4654 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 15770 4654 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15771 4654 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 15772 4654 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 15773 4655 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0070 0070d8b6 size 4
Debug: 15774 4655 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 15775 4655 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15776 4655 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 15777 4655 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 15778 4655 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 15779 4655 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 15780 4655 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 15781 4655 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 15782 4655 armv7m.c:144 armv7m_restore_context():  
Debug: 15783 4655 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 15784 4656 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 15785 4656 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 15786 4656 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 15787 4656 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 15788 4656 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 15789 4656 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 15790 4656 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 15791 4656 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 15792 4656 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 15793 4656 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 15794 4656 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 15795 4656 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 15796 4656 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 15797 4676 cortex_m.c:548 cortex_m_poll():  
Debug: 15798 4676 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 15799 4676 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 15800 4677 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 15801 4677 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 15802 4677 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 15803 4677 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 15804 4677 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 15805 4677 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 15806 4678 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 15807 4678 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 15808 4678 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 15809 4678 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 15810 4678 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 15811 4678 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 15812 4679 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 15813 4679 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 15814 4679 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 15815 4679 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 15816 4679 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 15817 4679 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 15818 4680 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 15819 4680 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 15820 4680 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 15821 4680 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 15822 4680 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 15823 4680 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 15824 4680 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 15825 4680 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 15826 4680 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 15827 4680 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 15828 4680 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 15829 4680 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 15830 4681 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 15831 4681 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 15832 4681 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15833 4681 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 15834 4681 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 15835 4681 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 15836 4681 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 15837 4681 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 15838 4681 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15839 4681 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 15840 4681 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 15841 4681 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 15842 4681 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 15843 4681 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15844 4681 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 15845 4681 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 15846 4681 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 15847 4682 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 15848 4683 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 15849 4683 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 15850 4683 armv7m.c:144 armv7m_restore_context():  
Debug: 15851 4683 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 15852 4683 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 15853 4683 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 15854 4683 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 15855 4683 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 15856 4684 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 15857 4684 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 15858 4684 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 15859 4684 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 15860 4684 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 15861 4684 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 15862 4684 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 15863 4684 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 15864 4684 cortex_m.c:548 cortex_m_poll():  
Debug: 15865 4684 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 15866 4684 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 15867 4685 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 15868 4685 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 15869 4685 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 15870 4685 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 15871 4686 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 15872 4686 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 15873 4686 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 15874 4686 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 15875 4686 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 15876 4686 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 15877 4687 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 15878 4687 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 15879 4687 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 15880 4687 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 15881 4687 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 15882 4687 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 15883 4688 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 15884 4688 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 15885 4688 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 15886 4688 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 15887 4689 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 15888 4689 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 15889 4689 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 15890 4689 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 15891 4689 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 15892 4689 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 15893 4689 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 15894 4689 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 15895 4689 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 15896 4689 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 15897 4689 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 15898 4689 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 15899 4689 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15900 4689 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 15901 4689 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 15902 4689 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 15903 4689 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 15904 4689 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15905 4689 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 15906 4689 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 15907 4689 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0071 0071d8b6 size 4
Debug: 15908 4689 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 15909 4689 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15910 4689 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 15911 4689 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 15912 4689 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 15913 4690 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 15914 4690 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 15915 4690 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 15916 4690 armv7m.c:144 armv7m_restore_context():  
Debug: 15917 4690 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 15918 4690 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 15919 4690 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 15920 4690 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 15921 4690 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 15922 4691 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 15923 4691 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 15924 4691 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 15925 4691 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 15926 4691 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 15927 4691 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 15928 4691 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 15929 4691 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 15930 4691 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 15931 4710 cortex_m.c:548 cortex_m_poll():  
Debug: 15932 4710 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 15933 4710 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 15934 4711 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 15935 4711 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 15936 4711 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 15937 4711 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 15938 4711 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 15939 4712 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 15940 4712 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 15941 4712 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 15942 4712 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 15943 4712 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 15944 4712 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 15945 4713 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 15946 4713 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 15947 4713 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 15948 4713 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 15949 4713 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 15950 4713 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 15951 4714 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 15952 4714 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 15953 4714 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 15954 4714 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 15955 4714 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 15956 4714 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 15957 4714 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 15958 4714 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 15959 4715 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 15960 4715 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 15961 4715 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 15962 4715 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 15963 4715 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 15964 4715 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 15965 4715 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 15966 4715 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15967 4715 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 15968 4715 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 15969 4715 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 15970 4715 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 15971 4715 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 15972 4715 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15973 4715 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 15974 4715 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 15975 4715 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 15976 4715 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 15977 4715 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15978 4715 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 15979 4715 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 15980 4715 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 15981 4717 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 15982 4717 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 15983 4717 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 15984 4717 armv7m.c:144 armv7m_restore_context():  
Debug: 15985 4717 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 15986 4717 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 15987 4717 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 15988 4717 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 15989 4717 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 15990 4718 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 15991 4718 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 15992 4718 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 15993 4718 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 15994 4718 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 15995 4718 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 15996 4718 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 15997 4718 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 15998 4718 cortex_m.c:548 cortex_m_poll():  
Debug: 15999 4718 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 16000 4719 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 16001 4719 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 16002 4719 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 16003 4719 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 16004 4719 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 16005 4720 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 16006 4720 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 16007 4720 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 16008 4720 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 16009 4720 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 16010 4720 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 16011 4721 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 16012 4721 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 16013 4721 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 16014 4721 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 16015 4722 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 16016 4722 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 16017 4722 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 16018 4722 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 16019 4722 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 16020 4722 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 16021 4723 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 16022 4723 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 16023 4723 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 16024 4723 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 16025 4723 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 16026 4723 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 16027 4723 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 16028 4723 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 16029 4723 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 16030 4723 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 16031 4723 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 16032 4723 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 16033 4723 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16034 4723 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 16035 4723 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 16036 4723 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 16037 4723 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 16038 4723 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16039 4723 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 16040 4723 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 16041 4724 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0072 0072d8b6 size 4
Debug: 16042 4724 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 16043 4724 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16044 4724 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 16045 4724 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 16046 4724 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 16047 4724 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 16048 4724 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 16049 4724 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 16050 4724 armv7m.c:144 armv7m_restore_context():  
Debug: 16051 4724 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 16052 4724 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 16053 4724 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 16054 4725 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 16055 4725 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 16056 4725 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 16057 4725 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 16058 4725 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 16059 4725 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 16060 4725 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 16061 4725 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 16062 4725 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 16063 4725 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 16064 4725 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 16065 4744 cortex_m.c:548 cortex_m_poll():  
Debug: 16066 4744 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 16067 4744 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 16068 4745 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 16069 4745 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 16070 4745 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 16071 4745 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 16072 4746 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 16073 4746 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 16074 4746 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 16075 4746 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 16076 4746 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 16077 4746 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 16078 4746 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 16079 4747 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 16080 4747 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 16081 4747 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 16082 4747 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 16083 4747 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 16084 4747 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 16085 4748 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 16086 4748 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 16087 4748 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 16088 4748 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 16089 4748 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 16090 4748 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 16091 4749 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 16092 4749 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 16093 4749 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 16094 4749 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 16095 4749 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 16096 4749 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 16097 4749 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 16098 4749 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 16099 4749 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 16100 4749 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16101 4749 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 16102 4749 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 16103 4749 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 16104 4749 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 16105 4749 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 16106 4749 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16107 4749 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 16108 4749 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 16109 4749 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 16110 4749 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 16111 4749 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16112 4749 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 16113 4749 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 16114 4749 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 16115 4751 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 16116 4751 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 16117 4751 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 16118 4751 armv7m.c:144 armv7m_restore_context():  
Debug: 16119 4751 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 16120 4751 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 16121 4751 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 16122 4752 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 16123 4752 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 16124 4752 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 16125 4752 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 16126 4752 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 16127 4752 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 16128 4752 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 16129 4752 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 16130 4752 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 16131 4752 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 16132 4752 cortex_m.c:548 cortex_m_poll():  
Debug: 16133 4752 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 16134 4753 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 16135 4753 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 16136 4753 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 16137 4753 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 16138 4754 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 16139 4754 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 16140 4754 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 16141 4754 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 16142 4754 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 16143 4755 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 16144 4755 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 16145 4755 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 16146 4755 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 16147 4755 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 16148 4756 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 16149 4756 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 16150 4756 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 16151 4756 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 16152 4756 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 16153 4756 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 16154 4757 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 16155 4757 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 16156 4757 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 16157 4757 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 16158 4757 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 16159 4757 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 16160 4757 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 16161 4757 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 16162 4757 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 16163 4757 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 16164 4757 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 16165 4758 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 16166 4758 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 16167 4758 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16168 4758 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 16169 4758 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 16170 4758 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 16171 4758 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 16172 4758 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16173 4758 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 16174 4758 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 16175 4758 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0073 0073d8b6 size 4
Debug: 16176 4758 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 16177 4758 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16178 4758 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 16179 4758 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 16180 4758 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 16181 4758 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 16182 4758 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 16183 4758 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 16184 4758 armv7m.c:144 armv7m_restore_context():  
Debug: 16185 4758 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 16186 4759 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 16187 4759 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 16188 4759 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 16189 4759 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 16190 4759 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 16191 4759 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 16192 4759 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 16193 4759 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 16194 4759 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 16195 4759 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 16196 4759 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 16197 4759 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 16198 4759 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 16199 4779 cortex_m.c:548 cortex_m_poll():  
Debug: 16200 4779 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 16201 4779 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 16202 4779 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 16203 4779 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 16204 4779 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 16205 4780 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 16206 4780 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 16207 4780 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 16208 4780 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 16209 4780 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 16210 4780 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 16211 4781 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 16212 4781 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 16213 4781 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 16214 4781 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 16215 4781 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 16216 4781 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 16217 4782 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 16218 4782 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 16219 4782 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 16220 4782 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 16221 4782 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 16222 4782 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 16223 4783 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 16224 4783 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 16225 4783 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 16226 4783 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 16227 4783 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 16228 4783 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 16229 4783 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 16230 4783 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 16231 4783 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 16232 4783 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 16233 4783 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 16234 4783 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16235 4783 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 16236 4783 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 16237 4783 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 16238 4783 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 16239 4783 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 16240 4783 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16241 4783 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 16242 4783 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 16243 4783 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 16244 4784 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 16245 4784 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16246 4784 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 16247 4784 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 16248 4784 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 16249 4786 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 16250 4786 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 16251 4786 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 16252 4786 armv7m.c:144 armv7m_restore_context():  
Debug: 16253 4786 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 16254 4786 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 16255 4786 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 16256 4786 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 16257 4786 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 16258 4787 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 16259 4787 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 16260 4787 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 16261 4787 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 16262 4787 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 16263 4787 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 16264 4787 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 16265 4787 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 16266 4787 cortex_m.c:548 cortex_m_poll():  
Debug: 16267 4787 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 16268 4787 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 16269 4788 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 16270 4788 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 16271 4789 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 16272 4789 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 16273 4789 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 16274 4789 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 16275 4789 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 16276 4789 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 16277 4789 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 16278 4789 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 16279 4790 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 16280 4790 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 16281 4790 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 16282 4790 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 16283 4790 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 16284 4790 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 16285 4791 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 16286 4791 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 16287 4791 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 16288 4791 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 16289 4791 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 16290 4791 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 16291 4792 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 16292 4792 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 16293 4792 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 16294 4792 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 16295 4792 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 16296 4792 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 16297 4792 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 16298 4792 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 16299 4792 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 16300 4792 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 16301 4792 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16302 4792 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 16303 4792 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 16304 4792 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 16305 4792 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 16306 4792 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16307 4792 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 16308 4792 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 16309 4792 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0074 0074d8b6 size 4
Debug: 16310 4792 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 16311 4792 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16312 4792 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 16313 4792 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 16314 4792 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 16315 4793 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 16316 4793 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 16317 4793 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 16318 4793 armv7m.c:144 armv7m_restore_context():  
Debug: 16319 4793 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 16320 4793 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 16321 4793 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 16322 4793 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 16323 4793 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 16324 4793 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 16325 4794 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 16326 4794 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 16327 4794 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 16328 4794 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 16329 4794 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 16330 4794 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 16331 4794 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 16332 4794 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 16333 4813 cortex_m.c:548 cortex_m_poll():  
Debug: 16334 4813 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 16335 4813 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 16336 4814 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 16337 4814 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 16338 4814 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 16339 4814 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 16340 4814 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 16341 4815 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 16342 4815 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 16343 4815 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 16344 4815 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 16345 4815 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 16346 4815 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 16347 4816 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 16348 4816 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 16349 4816 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 16350 4816 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 16351 4816 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 16352 4816 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 16353 4817 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 16354 4817 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 16355 4817 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 16356 4817 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 16357 4817 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 16358 4817 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 16359 4817 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 16360 4817 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 16361 4818 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 16362 4818 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 16363 4818 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 16364 4818 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 16365 4818 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 16366 4818 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 16367 4818 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 16368 4818 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16369 4818 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 16370 4818 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 16371 4818 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 16372 4818 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 16373 4818 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 16374 4818 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16375 4818 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 16376 4818 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 16377 4818 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 16378 4818 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 16379 4818 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16380 4818 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 16381 4818 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 16382 4818 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 16383 4820 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 16384 4820 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 16385 4820 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 16386 4820 armv7m.c:144 armv7m_restore_context():  
Debug: 16387 4820 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 16388 4820 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 16389 4820 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 16390 4820 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 16391 4820 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 16392 4821 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 16393 4821 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 16394 4821 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 16395 4821 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 16396 4821 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 16397 4821 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 16398 4821 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 16399 4821 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 16400 4821 cortex_m.c:548 cortex_m_poll():  
Debug: 16401 4821 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 16402 4822 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 16403 4822 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 16404 4822 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 16405 4823 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 16406 4823 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 16407 4823 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 16408 4823 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 16409 4823 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 16410 4823 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 16411 4824 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 16412 4824 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 16413 4824 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 16414 4824 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 16415 4824 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 16416 4824 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 16417 4825 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 16418 4825 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 16419 4825 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 16420 4825 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 16421 4825 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 16422 4825 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 16423 4826 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 16424 4826 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 16425 4826 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 16426 4826 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 16427 4826 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 16428 4826 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 16429 4826 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 16430 4826 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 16431 4826 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 16432 4826 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 16433 4826 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 16434 4826 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 16435 4826 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16436 4826 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 16437 4826 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 16438 4826 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 16439 4826 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 16440 4826 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16441 4826 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 16442 4826 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 16443 4827 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0075 0075d8b6 size 4
Debug: 16444 4827 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 16445 4827 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16446 4827 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 16447 4827 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 16448 4827 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 16449 4827 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 16450 4827 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 16451 4827 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 16452 4827 armv7m.c:144 armv7m_restore_context():  
Debug: 16453 4827 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 16454 4828 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 16455 4828 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 16456 4828 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 16457 4828 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 16458 4828 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 16459 4828 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 16460 4828 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 16461 4828 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 16462 4828 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 16463 4828 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 16464 4828 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 16465 4828 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 16466 4828 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 16467 4847 cortex_m.c:548 cortex_m_poll():  
Debug: 16468 4847 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 16469 4848 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 16470 4848 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 16471 4848 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 16472 4848 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 16473 4849 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 16474 4849 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 16475 4849 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 16476 4849 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 16477 4849 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 16478 4849 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 16479 4850 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 16480 4850 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 16481 4850 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 16482 4850 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 16483 4850 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 16484 4850 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 16485 4851 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 16486 4851 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 16487 4851 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 16488 4851 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 16489 4851 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 16490 4851 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 16491 4852 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 16492 4852 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 16493 4852 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 16494 4852 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 16495 4852 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 16496 4852 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 16497 4852 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 16498 4852 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 16499 4852 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 16500 4852 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 16501 4852 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 16502 4852 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16503 4852 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 16504 4852 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 16505 4852 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 16506 4852 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 16507 4852 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 16508 4852 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16509 4852 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 16510 4852 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 16511 4852 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 16512 4852 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 16513 4852 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16514 4852 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 16515 4852 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 16516 4852 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 16517 4854 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 16518 4854 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 16519 4854 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 16520 4854 armv7m.c:144 armv7m_restore_context():  
Debug: 16521 4854 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 16522 4855 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 16523 4855 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 16524 4855 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 16525 4855 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 16526 4855 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 16527 4855 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 16528 4855 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 16529 4855 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 16530 4855 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 16531 4856 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 16532 4856 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 16533 4856 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 16534 4856 cortex_m.c:548 cortex_m_poll():  
Debug: 16535 4856 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 16536 4856 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 16537 4857 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 16538 4857 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 16539 4857 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 16540 4857 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 16541 4857 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 16542 4857 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 16543 4858 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 16544 4858 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 16545 4858 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 16546 4858 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 16547 4858 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 16548 4858 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 16549 4859 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 16550 4859 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 16551 4859 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 16552 4859 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 16553 4859 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 16554 4859 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 16555 4859 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 16556 4860 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 16557 4860 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 16558 4860 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 16559 4860 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 16560 4860 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 16561 4860 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 16562 4860 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 16563 4860 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 16564 4860 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 16565 4860 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 16566 4860 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 16567 4861 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 16568 4861 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 16569 4861 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16570 4861 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 16571 4861 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 16572 4861 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 16573 4861 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 16574 4861 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16575 4861 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 16576 4861 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 16577 4861 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0076 0076d8b6 size 4
Debug: 16578 4861 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 16579 4861 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16580 4861 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 16581 4861 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 16582 4861 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 16583 4861 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 16584 4861 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 16585 4861 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 16586 4861 armv7m.c:144 armv7m_restore_context():  
Debug: 16587 4861 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 16588 4862 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 16589 4862 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 16590 4862 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 16591 4862 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 16592 4862 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 16593 4862 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 16594 4862 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 16595 4862 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 16596 4862 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 16597 4862 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 16598 4862 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 16599 4862 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 16600 4863 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 16601 4881 cortex_m.c:548 cortex_m_poll():  
Debug: 16602 4881 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 16603 4882 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 16604 4882 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 16605 4882 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 16606 4882 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 16607 4883 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 16608 4883 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 16609 4883 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 16610 4883 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 16611 4883 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 16612 4883 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 16613 4884 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 16614 4884 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 16615 4884 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 16616 4884 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 16617 4884 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 16618 4884 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 16619 4885 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 16620 4885 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 16621 4885 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 16622 4885 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 16623 4885 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 16624 4885 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 16625 4886 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 16626 4886 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 16627 4886 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 16628 4886 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 16629 4886 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 16630 4886 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 16631 4886 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 16632 4886 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 16633 4886 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 16634 4886 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 16635 4886 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 16636 4886 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16637 4886 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 16638 4886 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 16639 4886 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 16640 4886 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 16641 4886 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 16642 4886 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16643 4886 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 16644 4886 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 16645 4886 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 16646 4887 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 16647 4887 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16648 4887 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 16649 4887 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 16650 4887 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 16651 4889 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 16652 4889 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 16653 4889 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 16654 4889 armv7m.c:144 armv7m_restore_context():  
Debug: 16655 4889 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 16656 4889 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 16657 4889 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 16658 4889 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 16659 4889 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 16660 4889 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 16661 4889 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 16662 4889 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 16663 4889 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 16664 4889 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 16665 4890 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 16666 4890 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 16667 4890 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 16668 4890 cortex_m.c:548 cortex_m_poll():  
Debug: 16669 4890 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 16670 4890 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 16671 4890 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 16672 4891 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 16673 4891 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 16674 4891 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 16675 4891 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 16676 4891 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 16677 4891 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 16678 4892 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 16679 4892 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 16680 4892 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 16681 4892 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 16682 4892 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 16683 4892 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 16684 4893 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 16685 4893 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 16686 4893 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 16687 4893 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 16688 4893 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 16689 4893 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 16690 4894 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 16691 4894 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 16692 4894 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 16693 4894 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 16694 4894 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 16695 4894 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 16696 4894 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 16697 4894 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 16698 4894 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 16699 4894 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 16700 4894 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 16701 4895 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 16702 4895 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 16703 4895 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16704 4895 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 16705 4895 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 16706 4895 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 16707 4895 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 16708 4895 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16709 4895 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 16710 4895 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 16711 4895 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0077 0077d8b6 size 4
Debug: 16712 4895 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 16713 4895 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16714 4895 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 16715 4895 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 16716 4895 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 16717 4895 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 16718 4895 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 16719 4895 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 16720 4895 armv7m.c:144 armv7m_restore_context():  
Debug: 16721 4895 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 16722 4896 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 16723 4896 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 16724 4896 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 16725 4896 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 16726 4896 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 16727 4896 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 16728 4896 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 16729 4896 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 16730 4896 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 16731 4896 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 16732 4896 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 16733 4896 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 16734 4896 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 16736 4915 cortex_m.c:548 cortex_m_poll():  
Debug: 16737 4915 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 16738 4916 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 16739 4916 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 16740 4916 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 16741 4916 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 16742 4917 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 16743 4917 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 16744 4917 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 16745 4917 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 16746 4917 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 16747 4917 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 16748 4918 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 16749 4918 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 16750 4918 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 16751 4918 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 16752 4918 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 16753 4918 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 16754 4919 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 16755 4919 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 16756 4919 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 16757 4919 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 16758 4919 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 16759 4919 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 16760 4920 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 16761 4920 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 16762 4920 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 16763 4920 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 16764 4920 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 16765 4920 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 16766 4920 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 16767 4920 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 16768 4920 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 16769 4920 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 16770 4920 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 16771 4920 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16772 4920 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 16773 4920 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 16774 4920 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 16775 4920 psoc4.c:721 psoc4_write(): Downloaded 15232 of 33371 bytes
Debug: 16776 4920 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 16777 4920 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 16778 4920 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16779 4920 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 16780 4920 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 16781 4921 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 16782 4921 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 16783 4921 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16784 4921 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 16785 4921 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 16786 4921 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 16787 4922 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 16788 4922 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 16789 4922 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 16790 4922 armv7m.c:144 armv7m_restore_context():  
Debug: 16791 4922 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 16792 4923 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 16793 4923 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 16794 4923 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 16795 4923 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 16796 4923 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 16797 4923 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 16798 4923 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 16799 4923 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 16800 4923 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 16801 4923 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 16802 4923 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 16803 4923 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 16804 4924 cortex_m.c:548 cortex_m_poll():  
Debug: 16805 4924 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 16806 4924 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 16807 4924 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 16808 4925 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 16809 4925 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 16810 4925 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 16811 4925 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 16812 4925 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 16813 4925 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 16814 4926 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 16815 4926 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 16816 4926 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 16817 4926 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 16818 4926 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 16819 4926 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 16820 4927 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 16821 4927 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 16822 4927 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 16823 4927 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 16824 4927 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 16825 4927 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 16826 4928 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 16827 4928 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 16828 4928 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 16829 4928 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 16830 4928 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 16831 4928 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 16832 4928 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 16833 4928 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 16834 4928 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 16835 4928 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 16836 4928 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 16837 4928 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 16838 4928 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 16839 4928 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16840 4929 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 16841 4929 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 16842 4929 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 16843 4929 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 16844 4929 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16845 4929 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 16846 4929 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 16847 4929 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0078 0078d8b6 size 4
Debug: 16848 4929 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 16849 4929 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16850 4929 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 16851 4929 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 16852 4929 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 16853 4929 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 16854 4929 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 16855 4929 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 16856 4929 armv7m.c:144 armv7m_restore_context():  
Debug: 16857 4929 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 16858 4930 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 16859 4930 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 16860 4930 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 16861 4930 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 16862 4930 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 16863 4930 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 16864 4930 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 16865 4930 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 16866 4930 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 16867 4930 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 16868 4930 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 16869 4930 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 16870 4930 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 16871 4949 cortex_m.c:548 cortex_m_poll():  
Debug: 16872 4949 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 16873 4950 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 16874 4950 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 16875 4950 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 16876 4950 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 16877 4951 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 16878 4951 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 16879 4951 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 16880 4951 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 16881 4951 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 16882 4951 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 16883 4952 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 16884 4952 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 16885 4952 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 16886 4952 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 16887 4952 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 16888 4952 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 16889 4953 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 16890 4953 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 16891 4953 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 16892 4953 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 16893 4953 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 16894 4953 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 16895 4954 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 16896 4954 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 16897 4954 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 16898 4954 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 16899 4954 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 16900 4954 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 16901 4954 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 16902 4954 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 16903 4954 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 16904 4955 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 16905 4955 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 16906 4955 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16907 4955 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 16908 4955 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 16909 4955 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 16910 4955 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 16911 4955 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 16912 4955 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16913 4955 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 16914 4955 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 16915 4955 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 16916 4955 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 16917 4955 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16918 4955 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 16919 4955 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 16920 4955 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 16921 4956 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 16922 4957 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 16923 4957 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 16924 4957 armv7m.c:144 armv7m_restore_context():  
Debug: 16925 4957 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 16926 4957 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 16927 4957 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 16928 4957 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 16929 4957 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 16930 4957 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 16931 4957 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 16932 4958 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 16933 4958 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 16934 4958 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 16935 4958 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 16936 4958 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 16937 4958 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 16938 4958 cortex_m.c:548 cortex_m_poll():  
Debug: 16939 4958 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 16940 4958 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 16941 4959 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 16942 4959 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 16943 4959 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 16944 4959 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 16945 4959 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 16946 4960 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 16947 4960 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 16948 4960 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 16949 4960 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 16950 4960 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 16951 4960 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 16952 4961 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 16953 4961 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 16954 4961 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 16955 4961 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 16956 4961 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 16957 4961 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 16958 4962 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 16959 4962 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 16960 4962 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 16961 4962 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 16962 4962 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 16963 4962 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 16964 4962 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 16965 4962 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 16966 4963 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 16967 4963 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 16968 4963 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 16969 4963 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 16970 4963 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 16971 4963 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 16972 4963 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 16973 4963 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16974 4963 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 16975 4963 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 16976 4963 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 16977 4963 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 16978 4963 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16979 4963 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 16980 4963 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 16981 4963 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0079 0079d8b6 size 4
Debug: 16982 4963 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 16983 4963 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16984 4963 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 16985 4963 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 16986 4963 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 16987 4963 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 16988 4963 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 16989 4964 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 16990 4964 armv7m.c:144 armv7m_restore_context():  
Debug: 16991 4964 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 16992 4964 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 16993 4964 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 16994 4964 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 16995 4964 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 16996 4964 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 16997 4964 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 16998 4964 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 16999 4964 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 17000 4965 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 17001 4965 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 17002 4965 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 17003 4965 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 17004 4965 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 17005 4984 cortex_m.c:548 cortex_m_poll():  
Debug: 17006 4984 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 17007 4985 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 17008 4985 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 17009 4985 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 17010 4985 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 17011 4986 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 17012 4986 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 17013 4986 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 17014 4986 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 17015 4986 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 17016 4986 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 17017 4987 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 17018 4987 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 17019 4987 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 17020 4987 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 17021 4987 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 17022 4987 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 17023 4988 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 17024 4988 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 17025 4988 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 17026 4988 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 17027 4988 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 17028 4988 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 17029 4988 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 17030 4988 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 17031 4988 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 17032 4988 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 17033 4988 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 17034 4988 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 17035 4988 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 17036 4988 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 17037 4988 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 17038 4990 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 17039 4990 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 17040 4990 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17041 4990 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 17042 4990 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 17043 4990 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 17044 4990 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 17045 4990 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 17046 4990 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17047 4990 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 17048 4990 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 17049 4990 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 17050 4990 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 17051 4990 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17052 4990 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 17053 4990 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 17054 4990 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 17055 4991 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 17056 4991 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 17057 4992 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 17058 4992 armv7m.c:144 armv7m_restore_context():  
Debug: 17059 4992 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 17060 4992 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 17061 4992 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 17062 4992 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 17063 4992 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 17064 4992 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 17065 4992 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 17066 4992 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 17067 4992 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 17068 4993 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 17069 4993 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 17070 4993 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 17071 4993 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 17072 4993 cortex_m.c:548 cortex_m_poll():  
Debug: 17073 4993 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 17074 4993 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 17075 4994 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 17076 4994 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 17077 4994 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 17078 4994 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 17079 4994 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 17080 4995 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 17081 4995 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 17082 4995 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 17083 4995 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 17084 4995 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 17085 4995 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 17086 4996 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 17087 4996 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 17088 4996 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 17089 4996 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 17090 4996 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 17091 4996 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 17092 4997 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 17093 4997 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 17094 4997 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 17095 4997 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 17096 4997 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 17097 4998 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 17098 4998 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 17099 4998 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 17100 4998 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 17101 4998 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 17102 4998 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 17103 4998 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 17104 4998 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 17105 4998 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 17106 4998 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 17107 4998 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17108 4998 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 17109 4998 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 17110 4998 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 17111 4998 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 17112 4998 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17113 4998 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 17114 4998 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 17115 4998 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 007a 007ad8b6 size 4
Debug: 17116 4998 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 17117 4998 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17118 4998 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 17119 4998 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 17120 4998 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 17121 4999 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 17122 4999 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 17123 4999 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 17124 4999 armv7m.c:144 armv7m_restore_context():  
Debug: 17125 4999 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 17126 4999 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 17127 4999 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 17128 4999 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 17129 4999 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 17130 5000 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 17131 5000 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 17132 5000 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 17133 5000 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 17134 5000 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 17135 5000 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 17136 5000 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 17137 5000 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 17138 5000 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 17139 5019 cortex_m.c:548 cortex_m_poll():  
Debug: 17140 5019 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 17141 5019 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 17142 5020 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 17143 5020 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 17144 5020 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 17145 5020 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 17146 5020 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 17147 5021 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 17148 5021 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 17149 5021 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 17150 5021 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 17151 5022 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 17152 5022 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 17153 5022 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 17154 5022 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 17155 5022 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 17156 5022 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 17157 5023 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 17158 5023 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 17159 5023 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 17160 5023 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 17161 5023 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 17162 5023 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 17163 5024 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 17164 5024 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 17165 5024 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 17166 5024 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 17167 5024 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 17168 5024 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 17169 5024 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 17170 5024 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 17171 5024 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 17172 5024 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 17173 5024 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 17174 5024 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17175 5024 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 17176 5024 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 17177 5024 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 17178 5024 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 17179 5024 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 17180 5024 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17181 5024 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 17182 5024 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 17183 5024 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 17184 5024 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 17185 5024 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17186 5024 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 17187 5024 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 17188 5024 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 17189 5026 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 17190 5026 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 17191 5026 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 17192 5026 armv7m.c:144 armv7m_restore_context():  
Debug: 17193 5026 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 17194 5027 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 17195 5027 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 17196 5027 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 17197 5027 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 17198 5027 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 17199 5027 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 17200 5027 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 17201 5027 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 17202 5027 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 17203 5027 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 17204 5027 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 17205 5027 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 17206 5027 cortex_m.c:548 cortex_m_poll():  
Debug: 17207 5027 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 17208 5028 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 17209 5028 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 17210 5028 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 17211 5029 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 17212 5029 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 17213 5029 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 17214 5029 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 17215 5029 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 17216 5029 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 17217 5030 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 17218 5030 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 17219 5030 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 17220 5030 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 17221 5030 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 17222 5030 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 17223 5031 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 17224 5031 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 17225 5031 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 17226 5031 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 17227 5031 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 17228 5031 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 17229 5032 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 17230 5032 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 17231 5032 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 17232 5032 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 17233 5032 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 17234 5032 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 17235 5032 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 17236 5032 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 17237 5032 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 17238 5032 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 17239 5032 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 17240 5032 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 17241 5032 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17242 5032 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 17243 5032 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 17244 5032 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 17245 5032 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 17246 5032 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17247 5032 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 17248 5032 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 17249 5033 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 007b 007bd8b6 size 4
Debug: 17250 5033 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 17251 5033 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17252 5033 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 17253 5033 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 17254 5033 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 17255 5033 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 17256 5033 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 17257 5033 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 17258 5033 armv7m.c:144 armv7m_restore_context():  
Debug: 17259 5033 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 17260 5034 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 17261 5034 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 17262 5034 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 17263 5034 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 17264 5034 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 17265 5034 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 17266 5034 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 17267 5034 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 17268 5034 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 17269 5034 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 17270 5034 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 17271 5034 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 17272 5034 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 17273 5053 cortex_m.c:548 cortex_m_poll():  
Debug: 17274 5053 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 17275 5054 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 17276 5054 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 17277 5054 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 17278 5054 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 17279 5055 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 17280 5055 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 17281 5055 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 17282 5055 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 17283 5056 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 17284 5056 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 17285 5056 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 17286 5056 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 17287 5056 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 17288 5057 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 17289 5057 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 17290 5057 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 17291 5057 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 17292 5057 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 17293 5058 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 17294 5058 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 17295 5058 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 17296 5058 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 17297 5058 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 17298 5059 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 17299 5059 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 17300 5059 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 17301 5059 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 17302 5059 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 17303 5059 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 17304 5059 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 17305 5059 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 17306 5059 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 17307 5059 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 17308 5059 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17309 5059 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 17310 5059 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 17311 5059 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 17312 5059 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 17313 5059 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 17314 5059 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17315 5059 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 17316 5059 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 17317 5059 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 17318 5059 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 17319 5059 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17320 5059 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 17321 5059 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 17322 5059 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 17323 5061 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 17324 5061 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 17325 5061 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 17326 5061 armv7m.c:144 armv7m_restore_context():  
Debug: 17327 5061 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 17328 5062 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 17329 5062 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 17330 5062 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 17331 5062 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 17332 5062 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 17333 5062 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 17334 5062 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 17335 5062 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 17336 5062 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 17337 5062 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 17338 5062 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 17339 5062 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 17340 5063 cortex_m.c:548 cortex_m_poll():  
Debug: 17341 5063 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 17342 5063 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 17343 5064 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 17344 5064 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 17345 5064 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 17346 5064 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 17347 5064 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 17348 5064 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 17349 5065 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 17350 5065 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 17351 5065 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 17352 5065 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 17353 5065 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 17354 5065 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 17355 5066 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 17356 5066 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 17357 5066 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 17358 5066 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 17359 5066 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 17360 5066 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 17361 5067 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 17362 5067 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 17363 5067 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 17364 5067 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 17365 5067 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 17366 5067 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 17367 5067 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 17368 5067 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 17369 5067 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 17370 5068 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 17371 5068 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 17372 5068 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 17373 5068 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 17374 5068 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 17375 5068 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17376 5068 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 17377 5068 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 17378 5068 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 17379 5068 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 17380 5068 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17381 5068 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 17382 5068 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 17383 5068 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 007c 007cd8b6 size 4
Debug: 17384 5068 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 17385 5068 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17386 5068 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 17387 5068 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 17388 5068 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 17389 5068 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 17390 5068 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 17391 5068 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 17392 5068 armv7m.c:144 armv7m_restore_context():  
Debug: 17393 5068 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 17394 5069 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 17395 5069 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 17396 5069 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 17397 5069 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 17398 5069 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 17399 5069 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 17400 5069 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 17401 5069 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 17402 5069 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 17403 5070 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 17404 5070 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 17405 5070 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 17406 5070 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 17407 5088 cortex_m.c:548 cortex_m_poll():  
Debug: 17408 5088 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 17409 5088 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 17410 5088 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 17411 5090 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 17412 5090 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 17413 5090 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 17414 5090 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 17415 5090 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 17416 5090 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 17417 5091 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 17418 5091 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 17419 5091 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 17420 5091 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 17421 5091 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 17422 5091 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 17423 5092 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 17424 5092 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 17425 5092 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 17426 5092 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 17427 5092 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 17428 5092 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 17429 5093 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 17430 5093 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 17431 5093 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 17432 5093 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 17433 5093 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 17434 5093 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 17435 5093 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 17436 5093 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 17437 5093 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 17438 5093 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 17439 5093 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 17440 5094 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 17441 5094 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 17442 5094 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17443 5094 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 17444 5094 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 17445 5094 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 17446 5094 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 17447 5094 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 17448 5094 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17449 5094 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 17450 5094 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 17451 5094 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 17452 5094 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 17453 5094 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17454 5094 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 17455 5094 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 17456 5094 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 17457 5095 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 17458 5096 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 17459 5096 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 17460 5096 armv7m.c:144 armv7m_restore_context():  
Debug: 17461 5096 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 17462 5096 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 17463 5096 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 17464 5096 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 17465 5096 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 17466 5096 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 17467 5096 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 17468 5097 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 17469 5097 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 17470 5097 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 17471 5097 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 17472 5097 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 17473 5097 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 17474 5097 cortex_m.c:548 cortex_m_poll():  
Debug: 17475 5097 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 17476 5097 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 17477 5098 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 17478 5098 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 17479 5098 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 17480 5098 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 17481 5098 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 17482 5099 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 17483 5099 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 17484 5099 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 17485 5099 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 17486 5099 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 17487 5099 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 17488 5100 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 17489 5100 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 17490 5100 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 17491 5100 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 17492 5100 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 17493 5100 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 17494 5101 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 17495 5101 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 17496 5101 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 17497 5101 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 17498 5101 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 17499 5101 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 17500 5101 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 17501 5101 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 17502 5102 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 17503 5102 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 17504 5102 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 17505 5102 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 17506 5102 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 17507 5102 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 17508 5102 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 17509 5102 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17510 5102 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 17511 5102 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 17512 5102 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 17513 5102 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 17514 5102 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17515 5102 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 17516 5102 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 17517 5102 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 007d 007dd8b6 size 4
Debug: 17518 5102 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 17519 5102 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17520 5102 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 17521 5102 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 17522 5102 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 17523 5102 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 17524 5102 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 17525 5103 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 17526 5103 armv7m.c:144 armv7m_restore_context():  
Debug: 17527 5103 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 17528 5103 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 17529 5103 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 17530 5103 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 17531 5103 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 17532 5103 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 17533 5103 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 17534 5103 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 17535 5103 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 17536 5103 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 17537 5104 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 17538 5104 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 17539 5104 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 17540 5104 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 17541 5122 cortex_m.c:548 cortex_m_poll():  
Debug: 17542 5123 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 17543 5123 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 17544 5123 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 17545 5123 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 17546 5124 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 17547 5124 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 17548 5124 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 17549 5124 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 17550 5124 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 17551 5124 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 17552 5125 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 17553 5125 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 17554 5125 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 17555 5125 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 17556 5125 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 17557 5126 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 17558 5126 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 17559 5126 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 17560 5126 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 17561 5126 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 17562 5126 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 17563 5127 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 17564 5127 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 17565 5127 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 17566 5127 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 17567 5127 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 17568 5127 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 17569 5127 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 17570 5127 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 17571 5127 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 17572 5127 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 17573 5127 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 17574 5127 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 17575 5127 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 17576 5128 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17577 5128 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 17578 5128 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 17579 5128 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 17580 5128 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 17581 5128 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 17582 5128 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17583 5128 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 17584 5128 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 17585 5128 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 17586 5128 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 17587 5128 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17588 5128 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 17589 5128 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 17590 5128 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 17591 5129 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 17592 5129 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 17593 5130 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 17594 5130 armv7m.c:144 armv7m_restore_context():  
Debug: 17595 5130 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 17596 5130 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 17597 5130 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 17598 5130 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 17599 5130 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 17600 5130 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 17601 5130 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 17602 5131 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 17603 5131 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 17604 5131 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 17605 5131 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 17606 5131 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 17607 5131 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 17608 5131 cortex_m.c:548 cortex_m_poll():  
Debug: 17609 5131 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 17610 5131 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 17611 5132 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 17612 5132 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 17613 5132 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 17614 5132 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 17615 5132 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 17616 5133 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 17617 5133 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 17618 5133 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 17619 5133 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 17620 5133 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 17621 5133 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 17622 5134 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 17623 5134 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 17624 5134 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 17625 5134 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 17626 5134 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 17627 5134 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 17628 5135 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 17629 5135 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 17630 5135 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 17631 5135 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 17632 5135 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 17633 5135 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 17634 5135 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 17635 5136 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 17636 5136 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 17637 5136 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 17638 5136 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 17639 5136 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 17640 5136 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 17641 5136 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 17642 5136 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 17643 5136 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17644 5136 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 17645 5136 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 17646 5136 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 17647 5136 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 17648 5136 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17649 5136 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 17650 5136 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 17651 5136 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 007e 007ed8b6 size 4
Debug: 17652 5136 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 17653 5136 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17654 5136 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 17655 5136 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 17656 5136 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 17657 5136 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 17658 5137 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 17659 5137 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 17660 5137 armv7m.c:144 armv7m_restore_context():  
Debug: 17661 5137 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 17662 5137 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 17663 5137 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 17664 5137 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 17665 5137 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 17666 5137 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 17667 5137 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 17668 5137 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 17669 5137 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 17670 5138 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 17671 5138 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 17672 5138 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 17673 5138 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 17674 5138 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 17675 5157 cortex_m.c:548 cortex_m_poll():  
Debug: 17676 5157 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 17677 5157 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 17678 5158 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 17679 5158 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 17680 5158 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 17681 5158 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 17682 5158 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 17683 5158 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 17684 5159 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 17685 5159 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 17686 5159 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 17687 5159 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 17688 5159 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 17689 5159 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 17690 5160 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 17691 5160 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 17692 5160 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 17693 5160 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 17694 5160 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 17695 5160 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 17696 5161 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 17697 5161 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 17698 5161 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 17699 5161 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 17700 5161 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 17701 5161 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 17702 5161 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 17703 5161 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 17704 5161 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 17705 5161 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 17706 5161 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 17707 5161 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 17708 5162 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 17709 5162 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 17710 5162 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17711 5162 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 17712 5162 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 17713 5162 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 17714 5162 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 17715 5162 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 17716 5162 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17717 5162 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 17718 5162 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 17719 5162 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 17720 5162 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 17721 5162 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17722 5162 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 17723 5162 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 17724 5162 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 17725 5163 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 17726 5164 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 17727 5164 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 17728 5164 armv7m.c:144 armv7m_restore_context():  
Debug: 17729 5164 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 17730 5164 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 17731 5164 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 17732 5164 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 17733 5164 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 17734 5164 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 17735 5164 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 17736 5165 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 17737 5165 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 17738 5165 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 17739 5165 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 17740 5165 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 17741 5165 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 17742 5165 cortex_m.c:548 cortex_m_poll():  
Debug: 17743 5165 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 17744 5165 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 17745 5166 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 17746 5166 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 17747 5166 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 17748 5166 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 17749 5166 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 17750 5167 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 17751 5167 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 17752 5167 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 17753 5167 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 17754 5167 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 17755 5167 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 17756 5168 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 17757 5168 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 17758 5168 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 17759 5168 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 17760 5168 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 17761 5168 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 17762 5169 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 17763 5169 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 17764 5169 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 17765 5169 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 17766 5169 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 17767 5169 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 17768 5169 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 17769 5169 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 17770 5170 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 17771 5170 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 17772 5170 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 17773 5170 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 17774 5170 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 17775 5170 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 17776 5170 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 17777 5170 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17778 5170 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 17779 5170 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 17780 5170 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 17781 5170 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 17782 5170 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17783 5170 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 17784 5170 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 17785 5170 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 007f 007fd8b6 size 4
Debug: 17786 5170 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 17787 5170 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17788 5170 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 17789 5170 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 17790 5170 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 17791 5170 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 17792 5170 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 17793 5171 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 17794 5171 armv7m.c:144 armv7m_restore_context():  
Debug: 17795 5171 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 17796 5171 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 17797 5171 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 17798 5172 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 17799 5172 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 17800 5172 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 17801 5172 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 17802 5172 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 17803 5172 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 17804 5172 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 17805 5172 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 17806 5172 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 17807 5172 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 17808 5172 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 17809 5191 cortex_m.c:548 cortex_m_poll():  
Debug: 17810 5191 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 17811 5192 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 17812 5192 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 17813 5192 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 17814 5193 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 17815 5193 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 17816 5193 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 17817 5193 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 17818 5193 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 17819 5193 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 17820 5194 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 17821 5194 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 17822 5194 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 17823 5194 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 17824 5194 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 17825 5194 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 17826 5195 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 17827 5195 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 17828 5195 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 17829 5195 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 17830 5195 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 17831 5195 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 17832 5196 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 17833 5196 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 17834 5196 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 17835 5196 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 17836 5196 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 17837 5196 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 17838 5196 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 17839 5196 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 17840 5196 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 17841 5196 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 17842 5196 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 17843 5196 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 17844 5196 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17845 5196 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 17846 5196 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 17847 5196 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 17848 5196 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 17849 5196 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 17850 5196 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17851 5196 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 17852 5196 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 17853 5197 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 17854 5197 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 17855 5197 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17856 5197 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 17857 5197 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 17858 5197 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 17859 5198 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 17860 5198 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 17861 5198 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 17862 5198 armv7m.c:144 armv7m_restore_context():  
Debug: 17863 5198 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 17864 5199 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 17865 5199 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 17866 5199 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 17867 5199 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 17868 5199 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 17869 5199 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 17870 5199 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 17871 5199 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 17872 5199 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 17873 5200 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 17874 5200 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 17875 5200 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 17876 5200 cortex_m.c:548 cortex_m_poll():  
Debug: 17877 5200 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 17878 5200 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 17879 5200 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 17880 5201 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 17881 5201 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 17882 5201 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 17883 5201 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 17884 5201 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 17885 5201 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 17886 5202 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 17887 5202 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 17888 5202 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 17889 5202 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 17890 5202 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 17891 5202 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 17892 5203 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 17893 5203 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 17894 5203 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 17895 5203 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 17896 5203 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 17897 5203 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 17898 5204 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 17899 5204 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 17900 5204 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 17901 5204 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 17902 5204 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 17903 5204 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 17904 5204 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 17905 5204 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 17906 5204 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 17907 5204 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 17908 5204 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 17909 5205 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 17910 5205 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 17911 5205 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17912 5205 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 17913 5205 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 17914 5205 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 17915 5205 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 17916 5205 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17917 5205 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 17918 5205 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 17919 5205 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0080 0080d8b6 size 4
Debug: 17920 5205 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 17921 5205 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17922 5205 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 17923 5205 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 17924 5205 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 17925 5205 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 17926 5205 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 17927 5206 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 17928 5206 armv7m.c:144 armv7m_restore_context():  
Debug: 17929 5206 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 17930 5206 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 17931 5206 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 17932 5206 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 17933 5206 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 17934 5206 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 17935 5206 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 17936 5206 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 17937 5206 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 17938 5207 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 17939 5207 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 17940 5207 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 17941 5207 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 17942 5207 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 17943 5226 cortex_m.c:548 cortex_m_poll():  
Debug: 17944 5226 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 17945 5226 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 17946 5226 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 17947 5227 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 17948 5227 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 17949 5227 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 17950 5227 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 17951 5227 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 17952 5227 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 17953 5228 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 17954 5228 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 17955 5228 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 17956 5228 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 17957 5228 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 17958 5228 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 17959 5229 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 17960 5229 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 17961 5229 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 17962 5229 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 17963 5229 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 17964 5229 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 17965 5230 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 17966 5230 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 17967 5230 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 17968 5230 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 17969 5230 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 17970 5230 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 17971 5230 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 17972 5230 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 17973 5230 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 17974 5230 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 17975 5230 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 17976 5231 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 17977 5231 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 17978 5231 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17979 5231 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 17980 5231 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 17981 5231 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 17982 5231 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 17983 5231 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 17984 5231 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17985 5231 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 17986 5231 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 17987 5231 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 17988 5231 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 17989 5231 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17990 5231 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 17991 5231 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 17992 5231 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 17993 5232 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 17994 5233 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 17995 5233 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 17996 5233 armv7m.c:144 armv7m_restore_context():  
Debug: 17997 5233 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 17998 5233 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 17999 5233 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 18000 5233 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 18001 5233 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 18002 5233 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 18003 5233 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 18004 5234 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 18005 5234 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 18006 5234 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 18007 5234 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 18008 5234 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 18009 5234 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 18010 5234 cortex_m.c:548 cortex_m_poll():  
Debug: 18011 5234 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 18012 5234 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 18013 5235 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 18014 5235 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 18015 5235 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 18016 5235 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 18017 5235 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 18018 5236 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 18019 5236 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 18020 5236 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 18021 5236 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 18022 5236 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 18023 5236 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 18024 5237 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 18025 5237 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 18026 5237 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 18027 5237 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 18028 5237 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 18029 5237 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 18030 5238 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 18031 5238 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 18032 5238 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 18033 5238 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 18034 5239 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 18035 5239 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 18036 5239 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 18037 5239 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 18038 5239 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 18039 5239 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 18040 5239 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 18041 5239 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 18042 5239 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 18043 5239 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 18044 5239 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 18045 5239 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18046 5239 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 18047 5239 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 18048 5239 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 18049 5239 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 18050 5239 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18051 5239 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 18052 5239 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 18053 5239 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0081 0081d8b6 size 4
Debug: 18054 5239 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 18055 5239 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18056 5239 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 18057 5239 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 18058 5239 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 18059 5240 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 18060 5240 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 18061 5240 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 18062 5240 armv7m.c:144 armv7m_restore_context():  
Debug: 18063 5240 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 18064 5240 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 18065 5240 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 18066 5240 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 18067 5240 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 18068 5241 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 18069 5241 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 18070 5241 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 18071 5241 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 18072 5241 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 18073 5241 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 18074 5241 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 18075 5241 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 18076 5241 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 18077 5260 cortex_m.c:548 cortex_m_poll():  
Debug: 18078 5260 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 18079 5260 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 18080 5261 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 18081 5261 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 18082 5261 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 18083 5261 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 18084 5261 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 18085 5262 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 18086 5262 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 18087 5262 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 18088 5262 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 18089 5262 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 18090 5262 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 18091 5263 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 18092 5263 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 18093 5263 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 18094 5263 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 18095 5263 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 18096 5263 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 18097 5264 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 18098 5264 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 18099 5264 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 18100 5264 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 18101 5264 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 18102 5264 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 18103 5264 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 18104 5264 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 18105 5265 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 18106 5265 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 18107 5265 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 18108 5265 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 18109 5265 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 18110 5265 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 18111 5265 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 18112 5265 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18113 5265 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 18114 5265 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 18115 5265 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 18116 5265 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 18117 5265 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 18118 5265 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18119 5265 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 18120 5265 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 18121 5265 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 18122 5265 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 18123 5265 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18124 5265 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 18125 5265 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 18126 5265 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 18127 5267 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 18128 5267 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 18129 5267 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 18130 5267 armv7m.c:144 armv7m_restore_context():  
Debug: 18131 5267 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 18132 5267 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 18133 5267 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 18134 5267 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 18135 5267 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 18136 5268 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 18137 5268 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 18138 5268 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 18139 5268 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 18140 5268 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 18141 5268 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 18142 5268 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 18143 5268 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 18144 5268 cortex_m.c:548 cortex_m_poll():  
Debug: 18145 5268 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 18146 5269 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 18147 5269 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 18148 5269 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 18149 5269 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 18150 5269 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 18151 5270 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 18152 5270 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 18153 5270 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 18154 5270 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 18155 5270 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 18156 5271 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 18157 5271 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 18158 5271 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 18159 5271 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 18160 5272 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 18161 5272 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 18162 5272 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 18163 5272 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 18164 5272 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 18165 5272 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 18166 5273 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 18167 5273 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 18168 5273 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 18169 5273 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 18170 5273 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 18171 5273 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 18172 5273 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 18173 5273 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 18174 5273 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 18175 5273 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 18176 5273 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 18177 5273 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 18178 5274 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 18179 5274 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18180 5274 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 18181 5274 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 18182 5274 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 18183 5274 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 18184 5274 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18185 5274 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 18186 5274 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 18187 5274 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0082 0082d8b6 size 4
Debug: 18188 5274 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 18189 5274 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18190 5274 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 18191 5274 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 18192 5274 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 18193 5274 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 18194 5274 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 18195 5274 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 18196 5274 armv7m.c:144 armv7m_restore_context():  
Debug: 18197 5274 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 18198 5275 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 18199 5275 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 18200 5275 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 18201 5275 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 18202 5275 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 18203 5275 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 18204 5275 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 18205 5275 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 18206 5275 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 18207 5275 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 18208 5275 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 18209 5275 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 18210 5275 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 18211 5294 cortex_m.c:548 cortex_m_poll():  
Debug: 18212 5294 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 18213 5295 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 18214 5295 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 18215 5295 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 18216 5296 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 18217 5296 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 18218 5296 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 18219 5296 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 18220 5296 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 18221 5296 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 18222 5297 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 18223 5297 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 18224 5297 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 18225 5297 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 18226 5297 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 18227 5297 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 18228 5298 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 18229 5298 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 18230 5298 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 18231 5298 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 18232 5298 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 18233 5299 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 18234 5299 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 18235 5299 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 18236 5299 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 18237 5299 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 18238 5299 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 18239 5299 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 18240 5299 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 18241 5299 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 18242 5299 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 18243 5299 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 18244 5300 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 18245 5300 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 18246 5300 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18247 5300 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 18248 5300 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 18249 5300 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 18250 5300 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 18251 5300 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 18252 5300 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18253 5300 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 18254 5300 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 18255 5300 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 18256 5300 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 18257 5300 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18258 5300 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 18259 5300 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 18260 5300 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 18261 5301 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 18262 5302 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 18263 5302 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 18264 5302 armv7m.c:144 armv7m_restore_context():  
Debug: 18265 5302 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 18266 5302 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 18267 5302 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 18268 5302 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 18269 5302 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 18270 5302 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 18271 5302 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 18272 5302 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 18273 5302 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 18274 5303 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 18275 5303 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 18276 5303 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 18277 5303 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 18278 5303 cortex_m.c:548 cortex_m_poll():  
Debug: 18279 5303 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 18280 5303 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 18281 5304 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 18282 5304 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 18283 5304 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 18284 5304 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 18285 5304 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 18286 5305 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 18287 5305 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 18288 5305 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 18289 5305 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 18290 5305 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 18291 5306 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 18292 5306 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 18293 5306 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 18294 5306 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 18295 5306 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 18296 5306 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 18297 5307 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 18298 5307 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 18299 5307 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 18300 5307 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 18301 5307 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 18302 5307 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 18303 5308 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 18304 5308 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 18305 5308 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 18306 5308 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 18307 5308 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 18308 5308 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 18309 5308 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 18310 5308 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 18311 5308 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 18312 5308 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 18313 5308 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18314 5308 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 18315 5308 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 18316 5308 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 18317 5308 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 18318 5308 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18319 5308 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 18320 5308 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 18321 5308 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0083 0083d8b6 size 4
Debug: 18322 5308 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 18323 5308 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18324 5308 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 18325 5308 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 18326 5308 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 18327 5309 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 18328 5309 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 18329 5309 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 18330 5309 armv7m.c:144 armv7m_restore_context():  
Debug: 18331 5309 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 18332 5309 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 18333 5309 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 18334 5309 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 18335 5309 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 18336 5309 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 18337 5309 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 18338 5310 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 18339 5310 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 18340 5310 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 18341 5310 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 18342 5310 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 18343 5310 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 18344 5310 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 18345 5329 cortex_m.c:548 cortex_m_poll():  
Debug: 18346 5329 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 18347 5329 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 18348 5330 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 18349 5330 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 18350 5330 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 18351 5330 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 18352 5330 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 18353 5331 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 18354 5331 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 18355 5331 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 18356 5331 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 18357 5331 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 18358 5331 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 18359 5332 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 18360 5332 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 18361 5332 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 18362 5332 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 18363 5332 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 18364 5332 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 18365 5333 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 18366 5333 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 18367 5333 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 18368 5333 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 18369 5333 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 18370 5333 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 18371 5333 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 18372 5333 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 18373 5334 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 18374 5334 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 18375 5334 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 18376 5334 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 18377 5334 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 18378 5334 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 18379 5334 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 18380 5334 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18381 5334 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 18382 5334 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 18383 5334 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 18384 5334 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 18385 5334 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 18386 5334 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18387 5334 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 18388 5334 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 18389 5334 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 18390 5334 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 18391 5334 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18392 5334 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 18393 5334 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 18394 5334 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 18395 5336 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 18396 5336 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 18397 5336 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 18398 5336 armv7m.c:144 armv7m_restore_context():  
Debug: 18399 5336 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 18400 5336 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 18401 5336 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 18402 5336 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 18403 5336 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 18404 5337 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 18405 5337 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 18406 5337 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 18407 5337 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 18408 5337 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 18409 5337 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 18410 5337 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 18411 5337 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 18412 5337 cortex_m.c:548 cortex_m_poll():  
Debug: 18413 5337 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 18414 5338 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 18415 5338 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 18416 5339 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 18417 5339 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 18418 5339 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 18419 5339 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 18420 5339 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 18421 5339 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 18422 5340 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 18423 5340 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 18424 5340 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 18425 5340 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 18426 5340 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 18427 5340 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 18428 5341 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 18429 5341 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 18430 5341 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 18431 5341 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 18432 5341 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 18433 5341 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 18434 5342 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 18435 5342 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 18436 5342 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 18437 5342 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 18438 5342 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 18439 5342 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 18440 5342 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 18441 5342 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 18442 5342 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 18443 5342 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 18444 5342 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 18445 5343 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 18446 5343 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 18447 5343 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18448 5343 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 18449 5343 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 18450 5343 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 18451 5343 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 18452 5343 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18453 5343 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 18454 5343 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 18455 5343 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0084 0084d8b6 size 4
Debug: 18456 5343 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 18457 5343 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18458 5343 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 18459 5343 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 18460 5343 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 18461 5343 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 18462 5343 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 18463 5343 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 18464 5343 armv7m.c:144 armv7m_restore_context():  
Debug: 18465 5343 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 18466 5344 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 18467 5344 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 18468 5344 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 18469 5344 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 18470 5344 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 18471 5344 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 18472 5344 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 18473 5344 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 18474 5344 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 18475 5344 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 18476 5344 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 18477 5344 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 18478 5344 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 18479 5363 cortex_m.c:548 cortex_m_poll():  
Debug: 18480 5363 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 18481 5364 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 18482 5364 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 18483 5364 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 18484 5364 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 18485 5365 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 18486 5365 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 18487 5365 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 18488 5365 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 18489 5365 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 18490 5365 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 18491 5366 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 18492 5366 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 18493 5366 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 18494 5366 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 18495 5366 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 18496 5366 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 18497 5367 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 18498 5367 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 18499 5367 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 18500 5367 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 18501 5367 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 18502 5367 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 18503 5368 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 18504 5368 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 18505 5368 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 18506 5368 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 18507 5368 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 18508 5368 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 18509 5368 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 18510 5368 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 18511 5368 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 18512 5368 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 18513 5368 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 18514 5368 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18515 5368 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 18516 5368 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 18517 5368 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 18518 5368 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 18519 5368 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 18520 5368 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18521 5368 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 18522 5368 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 18523 5368 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 18524 5368 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 18525 5368 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18526 5368 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 18527 5368 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 18528 5368 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 18529 5370 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 18530 5370 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 18531 5370 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 18532 5370 armv7m.c:144 armv7m_restore_context():  
Debug: 18533 5370 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 18534 5371 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 18535 5371 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 18536 5371 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 18537 5371 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 18538 5371 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 18539 5371 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 18540 5371 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 18541 5371 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 18542 5371 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 18543 5372 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 18544 5372 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 18545 5372 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 18546 5372 cortex_m.c:548 cortex_m_poll():  
Debug: 18547 5372 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 18548 5372 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 18549 5373 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 18550 5373 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 18551 5373 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 18552 5373 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 18553 5373 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 18554 5373 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 18555 5374 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 18556 5374 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 18557 5374 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 18558 5374 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 18559 5374 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 18560 5374 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 18561 5375 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 18562 5375 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 18563 5375 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 18564 5375 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 18565 5375 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 18566 5376 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 18567 5376 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 18568 5376 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 18569 5376 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 18570 5376 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 18571 5376 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 18572 5376 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 18573 5376 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 18574 5376 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 18575 5376 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 18576 5377 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 18577 5377 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 18578 5377 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 18579 5377 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 18580 5377 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 18581 5377 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18582 5377 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 18583 5377 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 18584 5377 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 18585 5377 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 18586 5377 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18587 5377 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 18588 5377 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 18589 5377 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0085 0085d8b6 size 4
Debug: 18590 5377 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 18591 5377 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18592 5377 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 18593 5377 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 18594 5377 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 18595 5377 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 18596 5377 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 18597 5377 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 18598 5377 armv7m.c:144 armv7m_restore_context():  
Debug: 18599 5377 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 18600 5378 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 18601 5378 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 18602 5378 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 18603 5378 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 18604 5378 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 18605 5378 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 18606 5378 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 18607 5378 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 18608 5379 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 18609 5379 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 18610 5379 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 18611 5379 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 18612 5379 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 18613 5397 cortex_m.c:548 cortex_m_poll():  
Debug: 18614 5397 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 18615 5398 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 18616 5398 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 18617 5398 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 18618 5398 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 18619 5398 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 18620 5399 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 18621 5399 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 18622 5399 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 18623 5399 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 18624 5399 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 18625 5399 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 18626 5400 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 18627 5400 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 18628 5400 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 18629 5400 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 18630 5400 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 18631 5400 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 18632 5401 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 18633 5401 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 18634 5401 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 18635 5401 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 18636 5401 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 18637 5401 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 18638 5402 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 18639 5402 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 18640 5402 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 18641 5402 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 18642 5402 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 18643 5402 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 18644 5402 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 18645 5402 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 18646 5402 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 18647 5402 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 18648 5402 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18649 5402 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 18650 5402 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 18651 5402 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 18652 5402 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 18653 5402 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 18654 5402 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18655 5402 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 18656 5402 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 18657 5402 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 18658 5402 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 18659 5402 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18660 5402 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 18661 5402 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 18662 5402 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 18663 5404 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 18664 5404 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 18665 5404 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 18666 5404 armv7m.c:144 armv7m_restore_context():  
Debug: 18667 5404 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 18668 5405 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 18669 5405 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 18670 5405 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 18671 5405 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 18672 5405 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 18673 5405 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 18674 5405 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 18675 5405 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 18676 5405 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 18677 5405 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 18678 5405 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 18679 5407 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 18680 5407 cortex_m.c:548 cortex_m_poll():  
Debug: 18681 5407 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 18682 5407 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 18683 5408 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 18684 5408 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 18685 5408 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 18686 5408 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 18687 5408 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 18688 5408 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 18689 5409 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 18690 5409 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 18691 5409 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 18692 5409 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 18693 5409 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 18694 5409 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 18695 5410 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 18696 5410 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 18697 5410 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 18698 5410 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 18699 5410 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 18700 5410 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 18701 5411 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 18702 5411 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 18703 5411 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 18704 5411 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 18705 5411 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 18706 5411 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 18707 5411 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 18708 5412 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 18709 5412 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 18710 5412 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 18711 5412 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 18712 5412 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 18713 5412 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 18714 5412 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 18715 5412 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18716 5412 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 18717 5412 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 18718 5412 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 18719 5412 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 18720 5412 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18721 5412 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 18722 5412 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 18723 5412 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0086 0086d8b6 size 4
Debug: 18724 5412 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 18725 5412 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18726 5412 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 18727 5412 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 18728 5412 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 18729 5412 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 18730 5413 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 18731 5413 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 18732 5413 armv7m.c:144 armv7m_restore_context():  
Debug: 18733 5413 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 18734 5413 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 18735 5413 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 18736 5413 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 18737 5413 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 18738 5413 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 18739 5413 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 18740 5414 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 18741 5414 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 18742 5414 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 18743 5414 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 18744 5414 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 18745 5414 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 18746 5414 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 18748 5433 cortex_m.c:548 cortex_m_poll():  
Debug: 18749 5433 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 18750 5433 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 18751 5433 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 18752 5434 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 18753 5434 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 18754 5434 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 18755 5434 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 18756 5434 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 18757 5434 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 18758 5435 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 18759 5435 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 18760 5435 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 18761 5435 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 18762 5435 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 18763 5435 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 18764 5436 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 18765 5436 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 18766 5436 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 18767 5436 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 18768 5436 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 18769 5436 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 18770 5437 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 18771 5437 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 18772 5437 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 18773 5437 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 18774 5437 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 18775 5437 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 18776 5437 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 18777 5437 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 18778 5437 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 18779 5437 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 18780 5437 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 18781 5438 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 18782 5438 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 18783 5438 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18784 5438 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 18785 5438 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 18786 5438 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 18787 5438 psoc4.c:721 psoc4_write(): Downloaded 17152 of 33371 bytes
Debug: 18788 5438 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 18789 5438 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 18790 5438 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18791 5438 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 18792 5438 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 18793 5438 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 18794 5438 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 18795 5438 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18796 5438 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 18797 5438 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 18798 5438 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 18799 5440 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 18800 5440 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 18801 5440 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 18802 5440 armv7m.c:144 armv7m_restore_context():  
Debug: 18803 5440 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 18804 5440 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 18805 5440 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 18806 5441 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 18807 5441 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 18808 5441 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 18809 5441 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 18810 5441 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 18811 5441 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 18812 5441 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 18813 5441 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 18814 5441 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 18815 5441 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 18816 5441 cortex_m.c:548 cortex_m_poll():  
Debug: 18817 5441 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 18818 5442 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 18819 5442 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 18820 5442 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 18821 5442 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 18822 5443 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 18823 5443 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 18824 5443 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 18825 5443 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 18826 5443 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 18827 5443 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 18828 5444 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 18829 5444 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 18830 5444 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 18831 5444 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 18832 5444 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 18833 5444 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 18834 5445 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 18835 5445 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 18836 5445 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 18837 5445 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 18838 5445 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 18839 5445 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 18840 5446 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 18841 5446 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 18842 5446 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 18843 5446 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 18844 5446 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 18845 5446 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 18846 5446 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 18847 5446 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 18848 5446 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 18849 5446 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 18850 5446 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 18851 5446 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18852 5446 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 18853 5446 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 18854 5446 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 18855 5446 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 18856 5446 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18857 5446 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 18858 5446 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 18859 5446 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0087 0087d8b6 size 4
Debug: 18860 5446 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 18861 5446 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18862 5446 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 18863 5446 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 18864 5447 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 18865 5447 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 18866 5447 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 18867 5447 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 18868 5447 armv7m.c:144 armv7m_restore_context():  
Debug: 18869 5447 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 18870 5447 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 18871 5447 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 18872 5447 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 18873 5447 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 18874 5448 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 18875 5448 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 18876 5448 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 18877 5448 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 18878 5448 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 18879 5448 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 18880 5448 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 18881 5448 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 18882 5448 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 18883 5467 cortex_m.c:548 cortex_m_poll():  
Debug: 18884 5467 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 18885 5467 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 18886 5468 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 18887 5468 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 18888 5468 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 18889 5468 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 18890 5469 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 18891 5469 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 18892 5469 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 18893 5469 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 18894 5469 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 18895 5469 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 18896 5470 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 18897 5470 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 18898 5470 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 18899 5470 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 18900 5470 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 18901 5470 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 18902 5471 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 18903 5471 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 18904 5471 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 18905 5471 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 18906 5472 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 18907 5472 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 18908 5472 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 18909 5472 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 18910 5472 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 18911 5472 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 18912 5472 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 18913 5472 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 18914 5472 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 18915 5472 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 18916 5472 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 18917 5472 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 18918 5472 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18919 5472 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 18920 5472 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 18921 5472 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 18922 5472 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 18923 5472 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 18924 5472 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18925 5472 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 18926 5472 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 18927 5473 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 18928 5473 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 18929 5473 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18930 5473 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 18931 5473 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 18932 5473 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 18933 5474 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 18934 5474 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 18935 5474 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 18936 5474 armv7m.c:144 armv7m_restore_context():  
Debug: 18937 5474 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 18938 5475 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 18939 5475 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 18940 5475 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 18941 5475 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 18942 5475 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 18943 5475 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 18944 5475 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 18945 5475 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 18946 5475 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 18947 5475 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 18948 5475 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 18949 5476 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 18950 5476 cortex_m.c:548 cortex_m_poll():  
Debug: 18951 5476 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 18952 5476 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 18953 5476 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 18954 5477 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 18955 5477 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 18956 5477 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 18957 5477 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 18958 5477 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 18959 5478 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 18960 5478 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 18961 5478 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 18962 5478 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 18963 5478 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 18964 5478 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 18965 5479 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 18966 5479 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 18967 5479 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 18968 5479 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 18969 5479 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 18970 5479 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 18971 5479 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 18972 5480 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 18973 5480 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 18974 5480 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 18975 5480 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 18976 5480 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 18977 5480 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 18978 5480 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 18979 5480 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 18980 5480 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 18981 5480 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 18982 5480 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 18983 5481 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 18984 5481 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 18985 5481 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18986 5481 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 18987 5481 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 18988 5481 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 18989 5481 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 18990 5481 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18991 5481 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 18992 5481 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 18993 5481 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0088 0088d8b6 size 4
Debug: 18994 5481 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 18995 5481 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18996 5481 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 18997 5481 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 18998 5481 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 18999 5481 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 19000 5481 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 19001 5481 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 19002 5481 armv7m.c:144 armv7m_restore_context():  
Debug: 19003 5481 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 19004 5482 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 19005 5482 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 19006 5482 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 19007 5482 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 19008 5482 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 19009 5482 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 19010 5482 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 19011 5482 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 19012 5482 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 19013 5482 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 19014 5482 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 19015 5482 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 19016 5482 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 19017 5501 cortex_m.c:548 cortex_m_poll():  
Debug: 19018 5502 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 19019 5502 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 19020 5502 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 19021 5503 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 19022 5503 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 19023 5503 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 19024 5503 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 19025 5503 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 19026 5503 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 19027 5504 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 19028 5504 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 19029 5504 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 19030 5504 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 19031 5504 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 19032 5504 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 19033 5505 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 19034 5505 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 19035 5505 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 19036 5505 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 19037 5506 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 19038 5506 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 19039 5506 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 19040 5506 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 19041 5506 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 19042 5506 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 19043 5506 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 19044 5506 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 19045 5507 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 19046 5507 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 19047 5507 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 19048 5507 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 19049 5507 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 19050 5507 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 19051 5507 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 19052 5507 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19053 5507 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 19054 5507 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 19055 5507 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 19056 5507 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 19057 5507 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 19058 5507 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19059 5507 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 19060 5507 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 19061 5507 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 19062 5507 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 19063 5507 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19064 5507 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 19065 5507 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 19066 5507 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 19067 5508 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 19068 5509 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 19069 5509 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 19070 5509 armv7m.c:144 armv7m_restore_context():  
Debug: 19071 5509 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 19072 5509 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 19073 5509 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 19074 5509 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 19075 5509 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 19076 5509 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 19077 5509 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 19078 5510 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 19079 5510 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 19080 5510 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 19081 5510 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 19082 5510 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 19083 5510 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 19084 5510 cortex_m.c:548 cortex_m_poll():  
Debug: 19085 5510 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 19086 5510 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 19087 5511 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 19088 5511 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 19089 5511 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 19090 5511 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 19091 5511 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 19092 5512 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 19093 5512 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 19094 5512 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 19095 5512 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 19096 5512 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 19097 5512 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 19098 5513 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 19099 5513 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 19100 5513 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 19101 5513 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 19102 5513 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 19103 5513 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 19104 5514 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 19105 5514 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 19106 5514 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 19107 5514 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 19108 5514 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 19109 5514 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 19110 5514 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 19111 5514 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 19112 5515 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 19113 5515 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 19114 5515 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 19115 5515 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 19116 5515 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 19117 5515 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 19118 5515 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 19119 5515 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19120 5515 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 19121 5515 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 19122 5515 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 19123 5515 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 19124 5515 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19125 5515 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 19126 5515 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 19127 5515 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0089 0089d8b6 size 4
Debug: 19128 5515 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 19129 5515 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19130 5515 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 19131 5515 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 19132 5515 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 19133 5515 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 19134 5515 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 19135 5516 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 19136 5516 armv7m.c:144 armv7m_restore_context():  
Debug: 19137 5516 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 19138 5516 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 19139 5516 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 19140 5516 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 19141 5516 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 19142 5516 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 19143 5516 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 19144 5516 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 19145 5516 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 19146 5517 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 19147 5517 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 19148 5517 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 19149 5517 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 19150 5517 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 19151 5536 cortex_m.c:548 cortex_m_poll():  
Debug: 19152 5536 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 19153 5536 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 19154 5537 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 19155 5537 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 19156 5537 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 19157 5537 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 19158 5537 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 19159 5537 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 19160 5538 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 19161 5538 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 19162 5538 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 19163 5538 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 19164 5539 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 19165 5539 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 19166 5539 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 19167 5539 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 19168 5539 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 19169 5539 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 19170 5540 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 19171 5540 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 19172 5540 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 19173 5540 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 19174 5540 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 19175 5540 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 19176 5541 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 19177 5541 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 19178 5541 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 19179 5541 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 19180 5541 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 19181 5541 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 19182 5541 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 19183 5541 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 19184 5541 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 19185 5541 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 19186 5541 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19187 5541 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 19188 5541 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 19189 5541 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 19190 5541 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 19191 5541 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 19192 5541 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19193 5541 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 19194 5541 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 19195 5541 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 19196 5541 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 19197 5541 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19198 5541 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 19199 5541 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 19200 5541 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 19201 5543 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 19202 5543 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 19203 5543 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 19204 5543 armv7m.c:144 armv7m_restore_context():  
Debug: 19205 5543 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 19206 5543 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 19207 5543 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 19208 5544 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 19209 5544 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 19210 5544 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 19211 5544 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 19212 5544 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 19213 5544 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 19214 5544 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 19215 5544 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 19216 5544 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 19217 5544 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 19218 5544 cortex_m.c:548 cortex_m_poll():  
Debug: 19219 5544 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 19220 5545 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 19221 5545 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 19222 5545 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 19223 5545 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 19224 5546 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 19225 5546 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 19226 5546 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 19227 5546 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 19228 5546 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 19229 5546 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 19230 5547 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 19231 5547 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 19232 5547 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 19233 5547 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 19234 5547 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 19235 5547 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 19236 5548 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 19237 5548 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 19238 5548 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 19239 5548 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 19240 5548 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 19241 5548 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 19242 5549 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 19243 5549 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 19244 5549 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 19245 5549 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 19246 5549 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 19247 5549 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 19248 5549 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 19249 5549 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 19250 5549 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 19251 5549 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 19252 5549 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 19253 5549 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19254 5549 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 19255 5549 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 19256 5549 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 19257 5549 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 19258 5549 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19259 5549 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 19260 5549 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 19261 5549 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 008a 008ad8b6 size 4
Debug: 19262 5549 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 19263 5549 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19264 5549 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 19265 5549 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 19266 5549 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 19267 5550 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 19268 5550 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 19269 5550 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 19270 5550 armv7m.c:144 armv7m_restore_context():  
Debug: 19271 5550 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 19272 5550 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 19273 5550 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 19274 5550 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 19275 5550 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 19276 5551 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 19277 5551 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 19278 5551 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 19279 5551 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 19280 5551 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 19281 5551 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 19282 5551 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 19283 5551 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 19284 5551 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 19285 5570 cortex_m.c:548 cortex_m_poll():  
Debug: 19286 5570 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 19287 5570 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 19288 5571 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 19289 5571 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 19290 5571 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 19291 5572 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 19292 5572 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 19293 5572 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 19294 5572 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 19295 5572 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 19296 5572 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 19297 5573 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 19298 5573 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 19299 5573 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 19300 5573 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 19301 5573 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 19302 5574 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 19303 5574 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 19304 5574 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 19305 5574 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 19306 5574 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 19307 5574 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 19308 5575 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 19309 5575 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 19310 5575 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 19311 5575 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 19312 5575 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 19313 5575 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 19314 5575 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 19315 5575 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 19316 5575 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 19317 5575 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 19318 5575 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 19319 5575 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 19320 5575 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19321 5575 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 19322 5575 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 19323 5575 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 19324 5575 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 19325 5575 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 19326 5575 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19327 5575 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 19328 5575 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 19329 5576 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 19330 5576 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 19331 5576 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19332 5576 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 19333 5576 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 19334 5576 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 19335 5577 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 19336 5577 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 19337 5577 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 19338 5577 armv7m.c:144 armv7m_restore_context():  
Debug: 19339 5577 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 19340 5578 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 19341 5578 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 19342 5578 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 19343 5578 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 19344 5578 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 19345 5578 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 19346 5578 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 19347 5578 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 19348 5578 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 19349 5579 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 19350 5579 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 19351 5579 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 19352 5579 cortex_m.c:548 cortex_m_poll():  
Debug: 19353 5579 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 19354 5579 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 19355 5580 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 19356 5580 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 19357 5580 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 19358 5580 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 19359 5580 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 19360 5580 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 19361 5581 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 19362 5581 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 19363 5581 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 19364 5582 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 19365 5582 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 19366 5582 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 19367 5582 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 19368 5582 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 19369 5582 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 19370 5583 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 19371 5583 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 19372 5583 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 19373 5583 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 19374 5583 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 19375 5583 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 19376 5584 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 19377 5584 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 19378 5584 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 19379 5584 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 19380 5584 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 19381 5584 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 19382 5584 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 19383 5584 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 19384 5584 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 19385 5584 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 19386 5584 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 19387 5584 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19388 5584 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 19389 5584 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 19390 5584 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 19391 5584 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 19392 5584 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19393 5584 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 19394 5584 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 19395 5584 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 008b 008bd8b6 size 4
Debug: 19396 5584 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 19397 5584 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19398 5584 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 19399 5584 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 19400 5584 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 19401 5585 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 19402 5585 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 19403 5585 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 19404 5585 armv7m.c:144 armv7m_restore_context():  
Debug: 19405 5585 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 19406 5585 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 19407 5585 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 19408 5585 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 19409 5585 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 19410 5586 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 19411 5586 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 19412 5586 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 19413 5586 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 19414 5586 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 19415 5586 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 19416 5586 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 19417 5586 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 19418 5586 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 19419 5605 cortex_m.c:548 cortex_m_poll():  
Debug: 19420 5605 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 19421 5606 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 19422 5606 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 19423 5606 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 19424 5606 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 19425 5607 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 19426 5607 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 19427 5607 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 19428 5607 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 19429 5607 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 19430 5607 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 19431 5608 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 19432 5608 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 19433 5608 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 19434 5608 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 19435 5608 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 19436 5608 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 19437 5609 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 19438 5609 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 19439 5609 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 19440 5609 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 19441 5609 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 19442 5609 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 19443 5610 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 19444 5610 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 19445 5610 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 19446 5610 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 19447 5610 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 19448 5610 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 19449 5610 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 19450 5610 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 19451 5610 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 19452 5610 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 19453 5610 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 19454 5610 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19455 5610 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 19456 5610 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 19457 5610 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 19458 5610 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 19459 5610 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 19460 5610 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19461 5610 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 19462 5610 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 19463 5610 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 19464 5610 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 19465 5610 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19466 5610 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 19467 5610 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 19468 5610 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 19469 5612 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 19470 5612 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 19471 5612 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 19472 5612 armv7m.c:144 armv7m_restore_context():  
Debug: 19473 5612 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 19474 5612 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 19475 5613 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 19476 5613 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 19477 5613 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 19478 5613 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 19479 5613 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 19480 5613 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 19481 5613 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 19482 5613 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 19483 5613 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 19484 5613 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 19485 5613 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 19486 5613 cortex_m.c:548 cortex_m_poll():  
Debug: 19487 5613 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 19488 5614 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 19489 5614 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 19490 5614 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 19491 5614 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 19492 5615 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 19493 5615 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 19494 5615 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 19495 5615 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 19496 5615 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 19497 5615 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 19498 5616 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 19499 5616 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 19500 5616 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 19501 5616 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 19502 5616 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 19503 5616 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 19504 5617 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 19505 5617 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 19506 5617 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 19507 5617 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 19508 5617 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 19509 5617 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 19510 5618 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 19511 5618 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 19512 5618 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 19513 5618 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 19514 5618 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 19515 5618 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 19516 5618 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 19517 5618 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 19518 5618 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 19519 5618 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 19520 5618 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 19521 5618 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19522 5618 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 19523 5618 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 19524 5618 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 19525 5618 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 19526 5618 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19527 5618 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 19528 5618 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 19529 5618 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 008c 008cd8b6 size 4
Debug: 19530 5618 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 19531 5618 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19532 5618 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 19533 5618 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 19534 5618 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 19535 5619 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 19536 5619 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 19537 5619 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 19538 5619 armv7m.c:144 armv7m_restore_context():  
Debug: 19539 5619 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 19540 5619 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 19541 5619 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 19542 5619 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 19543 5619 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 19544 5620 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 19545 5620 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 19546 5620 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 19547 5620 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 19548 5620 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 19549 5620 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 19550 5620 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 19551 5620 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 19552 5620 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 19553 5639 cortex_m.c:548 cortex_m_poll():  
Debug: 19554 5639 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 19555 5639 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 19556 5640 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 19557 5640 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 19558 5640 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 19559 5640 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 19560 5640 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 19561 5641 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 19562 5641 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 19563 5641 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 19564 5641 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 19565 5641 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 19566 5641 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 19567 5642 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 19568 5642 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 19569 5642 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 19570 5642 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 19571 5642 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 19572 5643 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 19573 5643 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 19574 5643 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 19575 5643 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 19576 5643 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 19577 5643 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 19578 5644 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 19579 5644 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 19580 5644 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 19581 5644 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 19582 5644 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 19583 5644 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 19584 5644 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 19585 5644 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 19586 5644 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 19587 5644 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 19588 5644 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19589 5644 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 19590 5644 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 19591 5644 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 19592 5644 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 19593 5644 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 19594 5644 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19595 5644 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 19596 5644 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 19597 5644 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 19598 5644 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 19599 5644 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19600 5644 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 19601 5644 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 19602 5644 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 19603 5646 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 19604 5646 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 19605 5646 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 19606 5646 armv7m.c:144 armv7m_restore_context():  
Debug: 19607 5646 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 19608 5646 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 19609 5646 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 19610 5647 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 19611 5647 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 19612 5647 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 19613 5647 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 19614 5647 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 19615 5647 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 19616 5647 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 19617 5647 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 19618 5647 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 19619 5647 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 19620 5647 cortex_m.c:548 cortex_m_poll():  
Debug: 19621 5647 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 19622 5648 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 19623 5648 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 19624 5648 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 19625 5648 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 19626 5649 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 19627 5649 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 19628 5649 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 19629 5649 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 19630 5649 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 19631 5649 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 19632 5650 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 19633 5650 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 19634 5650 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 19635 5650 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 19636 5650 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 19637 5650 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 19638 5651 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 19639 5651 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 19640 5651 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 19641 5651 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 19642 5651 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 19643 5651 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 19644 5652 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 19645 5652 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 19646 5652 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 19647 5652 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 19648 5652 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 19649 5652 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 19650 5652 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 19651 5652 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 19652 5652 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 19653 5652 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 19654 5652 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 19655 5652 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19656 5652 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 19657 5652 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 19658 5652 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 19659 5652 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 19660 5652 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19661 5652 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 19662 5652 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 19663 5652 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 008d 008dd8b6 size 4
Debug: 19664 5652 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 19665 5652 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19666 5652 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 19667 5652 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 19668 5652 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 19669 5653 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 19670 5653 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 19671 5653 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 19672 5653 armv7m.c:144 armv7m_restore_context():  
Debug: 19673 5653 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 19674 5653 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 19675 5653 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 19676 5653 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 19677 5653 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 19678 5654 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 19679 5654 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 19680 5654 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 19681 5654 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 19682 5654 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 19683 5654 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 19684 5654 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 19685 5654 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 19686 5654 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 19687 5673 cortex_m.c:548 cortex_m_poll():  
Debug: 19688 5673 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 19689 5673 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 19690 5674 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 19691 5674 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 19692 5674 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 19693 5674 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 19694 5674 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 19695 5675 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 19696 5675 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 19697 5675 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 19698 5675 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 19699 5676 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 19700 5676 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 19701 5676 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 19702 5676 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 19703 5676 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 19704 5676 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 19705 5676 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 19706 5677 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 19707 5677 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 19708 5677 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 19709 5677 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 19710 5677 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 19711 5677 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 19712 5678 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 19713 5678 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 19714 5678 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 19715 5678 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 19716 5678 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 19717 5678 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 19718 5678 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 19719 5678 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 19720 5678 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 19721 5678 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 19722 5678 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19723 5678 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 19724 5678 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 19725 5678 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 19726 5678 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 19727 5678 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 19728 5678 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19729 5678 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 19730 5678 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 19731 5678 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 19732 5678 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 19733 5678 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19734 5678 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 19735 5678 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 19736 5678 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 19737 5680 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 19738 5680 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 19739 5680 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 19740 5680 armv7m.c:144 armv7m_restore_context():  
Debug: 19741 5680 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 19742 5680 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 19743 5680 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 19744 5680 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 19745 5680 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 19746 5681 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 19747 5681 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 19748 5681 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 19749 5681 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 19750 5681 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 19751 5681 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 19752 5681 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 19753 5681 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 19754 5681 cortex_m.c:548 cortex_m_poll():  
Debug: 19755 5681 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 19756 5682 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 19757 5682 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 19758 5682 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 19759 5682 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 19760 5683 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 19761 5683 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 19762 5683 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 19763 5683 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 19764 5683 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 19765 5683 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 19766 5684 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 19767 5684 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 19768 5684 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 19769 5684 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 19770 5684 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 19771 5684 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 19772 5685 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 19773 5685 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 19774 5685 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 19775 5685 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 19776 5685 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 19777 5685 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 19778 5686 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 19779 5686 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 19780 5686 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 19781 5686 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 19782 5686 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 19783 5686 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 19784 5686 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 19785 5686 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 19786 5686 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 19787 5686 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 19788 5686 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 19789 5686 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19790 5686 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 19791 5686 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 19792 5686 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 19793 5686 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 19794 5686 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19795 5686 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 19796 5686 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 19797 5686 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 008e 008ed8b6 size 4
Debug: 19798 5686 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 19799 5686 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19800 5686 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 19801 5686 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 19802 5686 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 19803 5687 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 19804 5687 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 19805 5687 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 19806 5687 armv7m.c:144 armv7m_restore_context():  
Debug: 19807 5687 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 19808 5687 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 19809 5687 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 19810 5687 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 19811 5687 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 19812 5688 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 19813 5688 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 19814 5688 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 19815 5688 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 19816 5688 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 19817 5688 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 19818 5688 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 19819 5688 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 19820 5689 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 19821 5707 cortex_m.c:548 cortex_m_poll():  
Debug: 19822 5707 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 19823 5708 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 19824 5708 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 19825 5708 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 19826 5708 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 19827 5709 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 19828 5709 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 19829 5709 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 19830 5709 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 19831 5709 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 19832 5709 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 19833 5710 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 19834 5710 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 19835 5710 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 19836 5710 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 19837 5710 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 19838 5710 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 19839 5711 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 19840 5711 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 19841 5711 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 19842 5711 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 19843 5711 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 19844 5711 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 19845 5712 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 19846 5712 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 19847 5712 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 19848 5712 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 19849 5712 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 19850 5712 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 19851 5712 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 19852 5712 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 19853 5712 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 19854 5712 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 19855 5712 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 19856 5712 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19857 5712 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 19858 5712 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 19859 5712 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 19860 5712 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 19861 5712 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 19862 5712 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19863 5712 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 19864 5712 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 19865 5712 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 19866 5712 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 19867 5712 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19868 5712 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 19869 5712 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 19870 5712 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 19871 5714 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 19872 5714 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 19873 5714 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 19874 5714 armv7m.c:144 armv7m_restore_context():  
Debug: 19875 5714 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 19876 5715 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 19877 5715 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 19878 5715 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 19879 5715 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 19880 5715 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 19881 5715 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 19882 5715 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 19883 5715 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 19884 5715 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 19885 5715 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 19886 5715 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 19887 5715 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 19888 5715 cortex_m.c:548 cortex_m_poll():  
Debug: 19889 5715 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 19890 5716 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 19891 5716 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 19892 5716 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 19893 5717 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 19894 5717 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 19895 5717 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 19896 5717 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 19897 5717 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 19898 5717 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 19899 5718 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 19900 5718 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 19901 5718 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 19902 5718 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 19903 5718 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 19904 5718 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 19905 5719 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 19906 5719 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 19907 5719 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 19908 5719 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 19909 5719 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 19910 5719 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 19911 5720 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 19912 5720 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 19913 5720 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 19914 5720 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 19915 5720 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 19916 5720 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 19917 5720 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 19918 5720 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 19919 5720 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 19920 5720 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 19921 5720 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 19922 5720 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 19923 5720 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19924 5720 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 19925 5720 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 19926 5720 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 19927 5720 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 19928 5720 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19929 5720 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 19930 5720 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 19931 5721 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 008f 008fd8b6 size 4
Debug: 19932 5721 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 19933 5721 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19934 5721 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 19935 5721 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 19936 5721 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 19937 5721 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 19938 5721 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 19939 5721 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 19940 5721 armv7m.c:144 armv7m_restore_context():  
Debug: 19941 5721 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 19942 5722 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 19943 5722 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 19944 5722 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 19945 5722 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 19946 5722 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 19947 5722 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 19948 5722 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 19949 5722 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 19950 5722 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 19951 5723 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 19952 5723 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 19953 5723 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 19954 5723 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 19955 5741 cortex_m.c:548 cortex_m_poll():  
Debug: 19956 5741 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 19957 5742 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 19958 5742 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 19959 5742 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 19960 5743 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 19961 5743 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 19962 5743 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 19963 5743 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 19964 5743 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 19965 5743 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 19966 5744 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 19967 5744 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 19968 5744 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 19969 5744 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 19970 5744 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 19971 5744 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 19972 5745 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 19973 5745 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 19974 5745 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 19975 5745 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 19976 5745 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 19977 5745 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 19978 5746 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 19979 5746 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 19980 5746 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 19981 5746 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 19982 5746 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 19983 5746 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 19984 5746 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 19985 5746 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 19986 5746 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 19987 5746 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 19988 5746 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 19989 5746 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 19990 5746 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19991 5746 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 19992 5746 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 19993 5746 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 19994 5746 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 19995 5746 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 19996 5746 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19997 5746 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 19998 5746 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 19999 5747 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 20000 5747 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 20001 5747 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20002 5747 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 20003 5747 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 20004 5747 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 20005 5748 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 20006 5748 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 20007 5748 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 20008 5748 armv7m.c:144 armv7m_restore_context():  
Debug: 20009 5748 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 20010 5749 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 20011 5749 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 20012 5749 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 20013 5749 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 20014 5749 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 20015 5749 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 20016 5749 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 20017 5749 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 20018 5749 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 20019 5749 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 20020 5749 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 20021 5749 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 20022 5750 cortex_m.c:548 cortex_m_poll():  
Debug: 20023 5750 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 20024 5750 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 20025 5750 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 20026 5751 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 20027 5751 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 20028 5751 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 20029 5751 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 20030 5751 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 20031 5751 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 20032 5752 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 20033 5752 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 20034 5752 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 20035 5752 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 20036 5752 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 20037 5752 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 20038 5753 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 20039 5753 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 20040 5753 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 20041 5753 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 20042 5753 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 20043 5753 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 20044 5754 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 20045 5754 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 20046 5754 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 20047 5754 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 20048 5754 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 20049 5754 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 20050 5755 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 20051 5755 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 20052 5755 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 20053 5755 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 20054 5755 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 20055 5755 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 20056 5755 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 20057 5755 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20058 5755 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 20059 5755 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 20060 5755 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 20061 5755 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 20062 5755 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20063 5755 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 20064 5755 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 20065 5755 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0090 0090d8b6 size 4
Debug: 20066 5755 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 20067 5755 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20068 5755 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 20069 5755 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 20070 5755 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 20071 5755 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 20072 5755 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 20073 5756 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 20074 5756 armv7m.c:144 armv7m_restore_context():  
Debug: 20075 5756 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 20076 5756 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 20077 5756 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 20078 5756 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 20079 5756 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 20080 5756 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 20081 5756 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 20082 5756 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 20083 5756 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 20084 5757 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 20085 5757 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 20086 5757 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 20087 5757 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 20088 5757 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 20089 5776 cortex_m.c:548 cortex_m_poll():  
Debug: 20090 5776 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 20091 5776 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 20092 5777 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 20093 5777 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 20094 5777 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 20095 5777 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 20096 5777 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 20097 5777 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 20098 5778 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 20099 5778 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 20100 5778 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 20101 5778 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 20102 5778 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 20103 5778 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 20104 5779 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 20105 5779 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 20106 5779 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 20107 5779 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 20108 5779 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 20109 5779 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 20110 5780 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 20111 5780 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 20112 5780 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 20113 5780 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 20114 5780 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 20115 5780 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 20116 5780 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 20117 5780 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 20118 5781 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 20119 5781 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 20120 5781 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 20121 5781 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 20122 5781 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 20123 5781 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 20124 5781 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20125 5781 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 20126 5781 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 20127 5781 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 20128 5781 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 20129 5781 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 20130 5781 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20131 5781 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 20132 5781 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 20133 5781 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 20134 5781 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 20135 5781 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20136 5781 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 20137 5781 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 20138 5781 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 20139 5782 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 20140 5783 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 20141 5783 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 20142 5783 armv7m.c:144 armv7m_restore_context():  
Debug: 20143 5783 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 20144 5783 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 20145 5783 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 20146 5783 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 20147 5783 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 20148 5783 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 20149 5783 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 20150 5784 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 20151 5784 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 20152 5784 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 20153 5784 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 20154 5784 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 20155 5784 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 20156 5784 cortex_m.c:548 cortex_m_poll():  
Debug: 20157 5784 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 20158 5784 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 20159 5785 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 20160 5785 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 20161 5785 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 20162 5785 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 20163 5785 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 20164 5786 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 20165 5786 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 20166 5786 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 20167 5786 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 20168 5786 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 20169 5787 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 20170 5787 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 20171 5787 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 20172 5787 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 20173 5787 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 20174 5787 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 20175 5788 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 20176 5788 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 20177 5788 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 20178 5788 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 20179 5788 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 20180 5788 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 20181 5790 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 20182 5790 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 20183 5790 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 20184 5790 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 20185 5790 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 20186 5790 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 20187 5790 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 20188 5790 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 20189 5790 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 20190 5790 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 20191 5790 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20192 5790 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 20193 5790 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 20194 5790 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 20195 5790 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 20196 5790 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20197 5790 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 20198 5790 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 20199 5790 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0091 0091d8b6 size 4
Debug: 20200 5790 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 20201 5790 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20202 5790 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 20203 5790 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 20204 5790 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 20205 5790 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 20206 5791 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 20207 5791 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 20208 5791 armv7m.c:144 armv7m_restore_context():  
Debug: 20209 5791 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 20210 5791 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 20211 5791 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 20212 5791 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 20213 5791 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 20214 5791 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 20215 5791 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 20216 5791 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 20217 5791 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 20218 5792 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 20219 5792 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 20220 5792 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 20221 5792 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 20222 5792 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 20223 5811 cortex_m.c:548 cortex_m_poll():  
Debug: 20224 5811 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 20225 5811 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 20226 5812 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 20227 5812 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 20228 5812 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 20229 5812 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 20230 5812 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 20231 5813 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 20232 5813 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 20233 5813 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 20234 5813 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 20235 5813 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 20236 5813 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 20237 5814 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 20238 5814 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 20239 5814 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 20240 5814 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 20241 5814 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 20242 5814 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 20243 5815 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 20244 5815 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 20245 5815 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 20246 5815 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 20247 5815 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 20248 5815 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 20249 5815 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 20250 5815 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 20251 5816 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 20252 5816 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 20253 5816 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 20254 5816 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 20255 5816 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 20256 5816 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 20257 5816 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 20258 5816 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20259 5816 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 20260 5816 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 20261 5816 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 20262 5816 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 20263 5816 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 20264 5816 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20265 5816 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 20266 5816 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 20267 5816 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 20268 5816 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 20269 5816 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20270 5816 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 20271 5816 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 20272 5816 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 20273 5818 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 20274 5818 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 20275 5818 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 20276 5818 armv7m.c:144 armv7m_restore_context():  
Debug: 20277 5818 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 20278 5818 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 20279 5818 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 20280 5818 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 20281 5818 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 20282 5819 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 20283 5819 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 20284 5819 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 20285 5819 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 20286 5819 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 20287 5819 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 20288 5819 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 20289 5819 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 20290 5819 cortex_m.c:548 cortex_m_poll():  
Debug: 20291 5819 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 20292 5819 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 20293 5820 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 20294 5820 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 20295 5820 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 20296 5820 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 20297 5821 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 20298 5821 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 20299 5821 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 20300 5821 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 20301 5822 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 20302 5822 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 20303 5822 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 20304 5822 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 20305 5822 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 20306 5822 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 20307 5823 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 20308 5823 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 20309 5823 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 20310 5823 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 20311 5823 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 20312 5823 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 20313 5824 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 20314 5824 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 20315 5824 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 20316 5824 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 20317 5824 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 20318 5824 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 20319 5824 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 20320 5824 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 20321 5824 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 20322 5824 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 20323 5824 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 20324 5824 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 20325 5824 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20326 5824 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 20327 5824 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 20328 5824 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 20329 5824 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 20330 5824 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20331 5824 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 20332 5824 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 20333 5825 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0092 0092d8b6 size 4
Debug: 20334 5825 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 20335 5825 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20336 5825 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 20337 5825 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 20338 5825 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 20339 5825 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 20340 5825 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 20341 5825 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 20342 5825 armv7m.c:144 armv7m_restore_context():  
Debug: 20343 5825 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 20344 5825 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 20345 5825 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 20346 5826 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 20347 5826 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 20348 5826 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 20349 5826 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 20350 5826 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 20351 5826 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 20352 5826 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 20353 5826 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 20354 5826 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 20355 5826 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 20356 5826 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 20357 5845 cortex_m.c:548 cortex_m_poll():  
Debug: 20358 5845 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 20359 5846 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 20360 5846 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 20361 5846 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 20362 5846 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 20363 5846 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 20364 5847 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 20365 5847 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 20366 5847 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 20367 5847 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 20368 5847 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 20369 5847 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 20370 5848 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 20371 5848 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 20372 5848 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 20373 5848 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 20374 5848 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 20375 5849 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 20376 5849 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 20377 5849 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 20378 5849 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 20379 5849 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 20380 5849 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 20381 5850 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 20382 5850 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 20383 5850 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 20384 5850 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 20385 5850 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 20386 5850 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 20387 5850 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 20388 5850 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 20389 5850 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 20390 5850 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 20391 5850 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 20392 5850 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20393 5850 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 20394 5850 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 20395 5850 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 20396 5850 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 20397 5850 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 20398 5850 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20399 5850 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 20400 5850 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 20401 5850 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 20402 5850 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 20403 5850 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20404 5850 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 20405 5850 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 20406 5850 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 20407 5852 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 20408 5852 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 20409 5852 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 20410 5852 armv7m.c:144 armv7m_restore_context():  
Debug: 20411 5852 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 20412 5853 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 20413 5853 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 20414 5853 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 20415 5853 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 20416 5853 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 20417 5853 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 20418 5853 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 20419 5853 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 20420 5853 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 20421 5853 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 20422 5853 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 20423 5853 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 20424 5853 cortex_m.c:548 cortex_m_poll():  
Debug: 20425 5853 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 20426 5854 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 20427 5854 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 20428 5855 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 20429 5855 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 20430 5855 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 20431 5855 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 20432 5855 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 20433 5856 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 20434 5856 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 20435 5856 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 20436 5856 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 20437 5856 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 20438 5856 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 20439 5857 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 20440 5857 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 20441 5857 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 20442 5857 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 20443 5857 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 20444 5857 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 20445 5858 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 20446 5858 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 20447 5858 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 20448 5858 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 20449 5858 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 20450 5858 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 20451 5858 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 20452 5858 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 20453 5858 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 20454 5858 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 20455 5858 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 20456 5858 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 20457 5859 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 20458 5859 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 20459 5859 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20460 5859 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 20461 5859 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 20462 5859 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 20463 5859 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 20464 5859 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20465 5859 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 20466 5859 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 20467 5859 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0093 0093d8b6 size 4
Debug: 20468 5859 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 20469 5859 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20470 5859 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 20471 5859 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 20472 5859 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 20473 5859 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 20474 5859 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 20475 5859 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 20476 5859 armv7m.c:144 armv7m_restore_context():  
Debug: 20477 5859 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 20478 5860 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 20479 5860 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 20480 5860 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 20481 5860 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 20482 5860 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 20483 5860 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 20484 5860 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 20485 5860 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 20486 5860 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 20487 5860 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 20488 5860 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 20489 5860 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 20490 5861 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 20491 5880 cortex_m.c:548 cortex_m_poll():  
Debug: 20492 5880 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 20493 5880 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 20494 5880 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 20495 5881 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 20496 5881 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 20497 5881 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 20498 5881 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 20499 5881 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 20500 5882 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 20501 5882 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 20502 5882 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 20503 5882 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 20504 5882 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 20505 5882 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 20506 5883 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 20507 5883 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 20508 5883 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 20509 5883 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 20510 5883 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 20511 5883 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 20512 5884 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 20513 5884 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 20514 5884 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 20515 5884 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 20516 5884 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 20517 5884 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 20518 5884 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 20519 5884 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 20520 5884 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 20521 5884 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 20522 5884 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 20523 5884 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 20524 5885 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 20525 5885 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 20526 5885 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20527 5885 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 20528 5885 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 20529 5885 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 20530 5885 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 20531 5885 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 20532 5885 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20533 5885 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 20534 5885 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 20535 5885 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 20536 5885 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 20537 5885 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20538 5885 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 20539 5885 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 20540 5885 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 20541 5886 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 20542 5886 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 20543 5886 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 20544 5886 armv7m.c:144 armv7m_restore_context():  
Debug: 20545 5886 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 20546 5887 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 20547 5887 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 20548 5887 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 20549 5887 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 20550 5887 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 20551 5887 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 20552 5887 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 20553 5887 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 20554 5887 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 20555 5888 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 20556 5888 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 20557 5888 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 20558 5888 cortex_m.c:548 cortex_m_poll():  
Debug: 20559 5888 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 20560 5888 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 20561 5889 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 20562 5889 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 20563 5889 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 20564 5889 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 20565 5889 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 20566 5890 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 20567 5890 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 20568 5890 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 20569 5890 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 20570 5890 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 20571 5890 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 20572 5891 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 20573 5891 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 20574 5891 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 20575 5891 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 20576 5891 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 20577 5891 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 20578 5892 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 20579 5892 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 20580 5892 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 20581 5892 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 20582 5892 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 20583 5892 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 20584 5892 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 20585 5892 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 20586 5893 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 20587 5893 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 20588 5893 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 20589 5893 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 20590 5893 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 20591 5893 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 20592 5893 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 20593 5893 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20594 5893 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 20595 5893 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 20596 5893 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 20597 5893 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 20598 5893 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20599 5893 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 20600 5893 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 20601 5893 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0094 0094d8b6 size 4
Debug: 20602 5893 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 20603 5893 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20604 5893 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 20605 5893 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 20606 5893 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 20607 5893 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 20608 5893 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 20609 5894 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 20610 5894 armv7m.c:144 armv7m_restore_context():  
Debug: 20611 5894 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 20612 5894 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 20613 5894 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 20614 5894 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 20615 5894 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 20616 5894 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 20617 5894 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 20618 5894 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 20619 5894 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 20620 5895 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 20621 5895 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 20622 5895 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 20623 5895 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 20624 5895 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 20625 5914 cortex_m.c:548 cortex_m_poll():  
Debug: 20626 5914 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 20627 5914 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 20628 5914 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 20629 5915 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 20630 5915 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 20631 5915 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 20632 5915 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 20633 5915 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 20634 5915 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 20635 5916 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 20636 5916 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 20637 5916 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 20638 5916 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 20639 5916 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 20640 5916 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 20641 5917 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 20642 5917 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 20643 5917 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 20644 5917 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 20645 5917 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 20646 5917 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 20647 5918 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 20648 5918 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 20649 5918 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 20650 5918 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 20651 5918 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 20652 5918 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 20653 5918 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 20654 5918 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 20655 5918 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 20656 5918 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 20657 5918 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 20658 5919 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 20659 5919 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 20660 5919 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20661 5919 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 20662 5919 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 20663 5919 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 20664 5919 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 20665 5919 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 20666 5919 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20667 5919 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 20668 5919 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 20669 5919 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 20670 5919 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 20671 5919 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20672 5919 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 20673 5919 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 20674 5919 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 20675 5920 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 20676 5920 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 20677 5921 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 20678 5921 armv7m.c:144 armv7m_restore_context():  
Debug: 20679 5921 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 20680 5921 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 20681 5921 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 20682 5921 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 20683 5921 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 20684 5922 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 20685 5922 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 20686 5922 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 20687 5922 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 20688 5922 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 20689 5922 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 20690 5922 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 20691 5922 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 20692 5922 cortex_m.c:548 cortex_m_poll():  
Debug: 20693 5922 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 20694 5923 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 20695 5923 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 20696 5923 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 20697 5923 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 20698 5923 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 20699 5924 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 20700 5924 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 20701 5924 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 20702 5924 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 20703 5924 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 20704 5924 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 20705 5925 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 20706 5925 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 20707 5925 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 20708 5925 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 20709 5925 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 20710 5925 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 20711 5926 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 20712 5926 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 20713 5926 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 20714 5926 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 20715 5926 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 20716 5926 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 20717 5927 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 20718 5927 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 20719 5927 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 20720 5927 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 20721 5927 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 20722 5927 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 20723 5927 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 20724 5927 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 20725 5927 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 20726 5927 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 20727 5927 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20728 5927 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 20729 5927 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 20730 5927 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 20731 5927 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 20732 5927 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20733 5927 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 20734 5927 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 20735 5927 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0095 0095d8b6 size 4
Debug: 20736 5927 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 20737 5927 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20738 5927 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 20739 5927 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 20740 5927 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 20741 5928 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 20742 5928 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 20743 5928 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 20744 5928 armv7m.c:144 armv7m_restore_context():  
Debug: 20745 5928 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 20746 5928 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 20747 5928 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 20748 5928 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 20749 5928 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 20750 5929 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 20751 5929 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 20752 5929 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 20753 5929 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 20754 5929 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 20755 5929 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 20756 5929 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 20757 5929 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 20758 5929 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 20760 5948 cortex_m.c:548 cortex_m_poll():  
Debug: 20761 5948 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 20762 5948 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 20763 5949 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 20764 5949 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 20765 5949 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 20766 5949 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 20767 5949 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 20768 5949 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 20769 5950 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 20770 5950 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 20771 5950 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 20772 5950 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 20773 5950 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 20774 5950 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 20775 5951 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 20776 5951 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 20777 5951 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 20778 5951 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 20779 5951 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 20780 5951 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 20781 5952 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 20782 5952 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 20783 5952 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 20784 5952 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 20785 5952 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 20786 5952 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 20787 5952 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 20788 5952 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 20789 5952 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 20790 5953 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 20791 5953 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 20792 5953 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 20793 5953 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 20794 5953 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 20795 5953 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20796 5953 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 20797 5953 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 20798 5953 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 20799 5953 psoc4.c:721 psoc4_write(): Downloaded 19072 of 33371 bytes
Debug: 20800 5953 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 20801 5953 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 20802 5953 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20803 5953 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 20804 5953 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 20805 5953 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 20806 5953 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 20807 5953 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20808 5953 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 20809 5953 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 20810 5953 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 20811 5955 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 20812 5955 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 20813 5955 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 20814 5955 armv7m.c:144 armv7m_restore_context():  
Debug: 20815 5955 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 20816 5955 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 20817 5955 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 20818 5955 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 20819 5956 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 20820 5956 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 20821 5956 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 20822 5956 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 20823 5956 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 20824 5956 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 20825 5956 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 20826 5956 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 20827 5956 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 20828 5956 cortex_m.c:548 cortex_m_poll():  
Debug: 20829 5956 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 20830 5957 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 20831 5957 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 20832 5957 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 20833 5957 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 20834 5958 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 20835 5958 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 20836 5958 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 20837 5958 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 20838 5958 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 20839 5958 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 20840 5959 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 20841 5959 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 20842 5960 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 20843 5960 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 20844 5961 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 20845 5961 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 20846 5961 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 20847 5961 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 20848 5961 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 20849 5961 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 20850 5962 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 20851 5962 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 20852 5962 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 20853 5962 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 20854 5962 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 20855 5962 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 20856 5962 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 20857 5962 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 20858 5962 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 20859 5962 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 20860 5962 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 20861 5962 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 20862 5963 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 20863 5963 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20864 5963 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 20865 5963 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 20866 5963 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 20867 5963 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 20868 5963 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20869 5963 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 20870 5963 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 20871 5963 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0096 0096d8b6 size 4
Debug: 20872 5963 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 20873 5963 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20874 5963 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 20875 5963 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 20876 5963 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 20877 5963 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 20878 5963 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 20879 5963 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 20880 5963 armv7m.c:144 armv7m_restore_context():  
Debug: 20881 5963 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 20882 5964 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 20883 5964 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 20884 5964 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 20885 5964 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 20886 5964 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 20887 5964 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 20888 5964 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 20889 5964 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 20890 5964 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 20891 5964 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 20892 5964 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 20893 5964 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 20894 5964 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 20895 5984 cortex_m.c:548 cortex_m_poll():  
Debug: 20896 5984 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 20897 5984 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 20898 5985 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 20899 5985 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 20900 5985 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 20901 5985 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 20902 5985 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 20903 5985 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 20904 5985 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 20905 5985 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 20906 5985 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 20907 5986 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 20908 5986 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 20909 5986 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 20910 5986 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 20911 5986 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 20912 5986 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 20913 5987 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 20914 5987 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 20915 5987 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 20916 5987 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 20917 5987 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 20918 5988 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 20919 5988 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 20920 5988 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 20921 5988 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 20922 5988 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 20923 5988 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 20924 5988 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 20925 5988 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 20926 5988 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 20927 5988 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 20928 5988 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 20929 5988 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 20930 5988 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20931 5988 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 20932 5988 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 20933 5988 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 20934 5988 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 20935 5988 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 20936 5988 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20937 5988 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 20938 5988 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 20939 5988 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 20940 5988 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 20941 5988 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20942 5988 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 20943 5988 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 20944 5988 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 20945 5991 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 20946 5991 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 20947 5991 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 20948 5991 armv7m.c:144 armv7m_restore_context():  
Debug: 20949 5991 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 20950 5991 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 20951 5991 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 20952 5991 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 20953 5991 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 20954 5992 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 20955 5992 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 20956 5992 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 20957 5992 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 20958 5992 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 20959 5992 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 20960 5992 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 20961 5992 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 20962 5992 cortex_m.c:548 cortex_m_poll():  
Debug: 20963 5992 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 20964 5993 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 20965 5993 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 20966 5993 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 20967 5993 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 20968 5993 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 20969 5994 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 20970 5994 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 20971 5994 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 20972 5994 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 20973 5994 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 20974 5994 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 20975 5995 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 20976 5995 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 20977 5995 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 20978 5995 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 20979 5995 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 20980 5995 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 20981 5996 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 20982 5996 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 20983 5996 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 20984 5996 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 20985 5996 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 20986 5996 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 20987 5997 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 20988 5997 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 20989 5997 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 20990 5997 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 20991 5997 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 20992 5997 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 20993 5997 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 20994 5997 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 20995 5997 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 20996 5997 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 20997 5997 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20998 5997 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 20999 5997 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 21000 5997 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 21001 5997 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 21002 5997 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21003 5997 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 21004 5997 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 21005 5997 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0097 0097d8b6 size 4
Debug: 21006 5997 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 21007 5997 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21008 5997 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 21009 5997 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 21010 5997 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 21011 5997 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 21012 5998 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 21013 5998 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 21014 5998 armv7m.c:144 armv7m_restore_context():  
Debug: 21015 5998 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 21016 5998 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 21017 5998 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 21018 5998 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 21019 5998 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 21020 5998 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 21021 5998 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 21022 5999 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 21023 5999 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 21024 5999 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 21025 5999 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 21026 5999 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 21027 5999 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 21028 5999 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 21029 6018 cortex_m.c:548 cortex_m_poll():  
Debug: 21030 6018 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 21031 6018 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 21032 6019 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 21033 6019 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 21034 6019 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 21035 6019 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 21036 6019 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 21037 6019 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 21038 6020 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 21039 6020 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 21040 6020 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 21041 6020 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 21042 6020 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 21043 6020 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 21044 6021 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 21045 6021 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 21046 6021 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 21047 6021 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 21048 6022 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 21049 6022 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 21050 6022 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 21051 6022 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 21052 6022 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 21053 6022 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 21054 6023 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 21055 6023 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 21056 6023 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 21057 6023 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 21058 6023 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 21059 6023 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 21060 6023 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 21061 6023 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 21062 6023 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 21063 6023 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 21064 6023 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21065 6023 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 21066 6023 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 21067 6023 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 21068 6023 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 21069 6023 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 21070 6023 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21071 6023 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 21072 6023 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 21073 6023 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 21074 6023 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 21075 6023 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21076 6023 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 21077 6023 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 21078 6023 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 21079 6025 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 21080 6025 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 21081 6025 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 21082 6025 armv7m.c:144 armv7m_restore_context():  
Debug: 21083 6025 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 21084 6025 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 21085 6025 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 21086 6025 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 21087 6026 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 21088 6026 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 21089 6026 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 21090 6026 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 21091 6026 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 21092 6026 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 21093 6026 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 21094 6026 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 21095 6026 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 21096 6026 cortex_m.c:548 cortex_m_poll():  
Debug: 21097 6026 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 21098 6027 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 21099 6027 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 21100 6027 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 21101 6027 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 21102 6027 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 21103 6028 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 21104 6028 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 21105 6028 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 21106 6028 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 21107 6028 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 21108 6028 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 21109 6029 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 21110 6029 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 21111 6029 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 21112 6029 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 21113 6029 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 21114 6029 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 21115 6030 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 21116 6030 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 21117 6030 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 21118 6030 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 21119 6030 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 21120 6031 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 21121 6031 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 21122 6031 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 21123 6031 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 21124 6031 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 21125 6031 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 21126 6031 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 21127 6031 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 21128 6031 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 21129 6031 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 21130 6031 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 21131 6031 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21132 6031 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 21133 6031 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 21134 6031 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 21135 6031 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 21136 6031 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21137 6031 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 21138 6031 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 21139 6031 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0098 0098d8b6 size 4
Debug: 21140 6031 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 21141 6031 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21142 6031 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 21143 6031 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 21144 6031 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 21145 6032 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 21146 6032 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 21147 6032 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 21148 6032 armv7m.c:144 armv7m_restore_context():  
Debug: 21149 6032 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 21150 6032 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 21151 6032 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 21152 6032 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 21153 6032 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 21154 6032 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 21155 6033 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 21156 6033 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 21157 6033 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 21158 6033 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 21159 6033 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 21160 6033 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 21161 6033 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 21162 6033 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 21163 6052 cortex_m.c:548 cortex_m_poll():  
Debug: 21164 6052 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 21165 6052 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 21166 6053 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 21167 6053 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 21168 6053 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 21169 6053 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 21170 6053 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 21171 6054 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 21172 6054 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 21173 6054 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 21174 6054 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 21175 6054 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 21176 6055 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 21177 6055 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 21178 6055 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 21179 6055 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 21180 6055 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 21181 6056 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 21182 6056 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 21183 6056 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 21184 6056 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 21185 6056 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 21186 6056 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 21187 6057 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 21188 6057 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 21189 6057 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 21190 6057 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 21191 6057 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 21192 6057 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 21193 6057 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 21194 6057 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 21195 6057 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 21196 6057 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 21197 6057 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 21198 6057 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21199 6057 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 21200 6057 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 21201 6057 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 21202 6057 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 21203 6057 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 21204 6057 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21205 6057 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 21206 6057 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 21207 6057 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 21208 6057 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 21209 6057 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21210 6057 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 21211 6057 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 21212 6057 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 21213 6059 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 21214 6059 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 21215 6059 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 21216 6059 armv7m.c:144 armv7m_restore_context():  
Debug: 21217 6059 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 21218 6060 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 21219 6060 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 21220 6060 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 21221 6060 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 21222 6060 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 21223 6060 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 21224 6060 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 21225 6060 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 21226 6060 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 21227 6060 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 21228 6060 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 21229 6060 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 21230 6060 cortex_m.c:548 cortex_m_poll():  
Debug: 21231 6060 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 21232 6061 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 21233 6061 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 21234 6061 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 21235 6062 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 21236 6062 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 21237 6062 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 21238 6062 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 21239 6062 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 21240 6062 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 21241 6063 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 21242 6063 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 21243 6063 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 21244 6063 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 21245 6063 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 21246 6063 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 21247 6064 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 21248 6064 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 21249 6064 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 21250 6064 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 21251 6064 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 21252 6064 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 21253 6065 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 21254 6065 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 21255 6065 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 21256 6065 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 21257 6065 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 21258 6065 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 21259 6065 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 21260 6065 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 21261 6065 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 21262 6065 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 21263 6065 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 21264 6065 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 21265 6065 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21266 6065 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 21267 6065 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 21268 6065 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 21269 6065 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 21270 6065 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21271 6065 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 21272 6065 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 21273 6066 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0099 0099d8b6 size 4
Debug: 21274 6066 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 21275 6066 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21276 6066 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 21277 6066 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 21278 6066 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 21279 6066 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 21280 6066 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 21281 6066 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 21282 6066 armv7m.c:144 armv7m_restore_context():  
Debug: 21283 6066 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 21284 6066 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 21285 6066 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 21286 6067 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 21287 6067 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 21288 6067 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 21289 6067 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 21290 6067 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 21291 6067 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 21292 6067 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 21293 6067 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 21294 6067 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 21295 6067 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 21296 6067 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 21297 6086 cortex_m.c:548 cortex_m_poll():  
Debug: 21298 6086 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 21299 6087 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 21300 6087 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 21301 6087 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 21302 6088 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 21303 6088 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 21304 6088 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 21305 6088 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 21306 6088 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 21307 6088 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 21308 6088 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 21309 6088 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 21310 6089 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 21311 6089 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 21312 6089 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 21313 6089 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 21314 6089 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 21315 6089 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 21316 6089 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 21317 6090 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 21318 6090 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 21319 6090 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 21320 6090 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 21321 6090 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 21322 6090 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 21323 6091 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 21324 6091 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 21325 6091 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 21326 6091 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 21327 6091 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 21328 6091 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 21329 6091 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 21330 6091 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 21331 6091 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 21332 6091 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21333 6091 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 21334 6091 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 21335 6091 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 21336 6091 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 21337 6091 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 21338 6091 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21339 6091 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 21340 6091 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 21341 6091 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 21342 6091 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 21343 6091 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21344 6091 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 21345 6091 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 21346 6091 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 21347 6093 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 21348 6093 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 21349 6093 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 21350 6093 armv7m.c:144 armv7m_restore_context():  
Debug: 21351 6093 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 21352 6093 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 21353 6093 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 21354 6093 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 21355 6093 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 21356 6094 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 21357 6094 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 21358 6094 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 21359 6094 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 21360 6094 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 21361 6094 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 21362 6094 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 21363 6094 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 21364 6094 cortex_m.c:548 cortex_m_poll():  
Debug: 21365 6094 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 21366 6095 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 21367 6095 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 21368 6095 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 21369 6095 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 21370 6096 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 21371 6096 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 21372 6096 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 21373 6096 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 21374 6096 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 21375 6096 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 21376 6097 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 21377 6097 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 21378 6097 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 21379 6097 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 21380 6097 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 21381 6097 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 21382 6098 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 21383 6098 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 21384 6098 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 21385 6098 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 21386 6098 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 21387 6098 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 21388 6099 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 21389 6099 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 21390 6099 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 21391 6099 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 21392 6099 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 21393 6099 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 21394 6099 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 21395 6099 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 21396 6099 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 21397 6099 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 21398 6099 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 21399 6099 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21400 6099 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 21401 6099 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 21402 6099 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 21403 6099 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 21404 6099 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21405 6100 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 21406 6100 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 21407 6100 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 009a 009ad8b6 size 4
Debug: 21408 6100 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 21409 6100 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21410 6100 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 21411 6100 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 21412 6100 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 21413 6100 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 21414 6100 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 21415 6100 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 21416 6100 armv7m.c:144 armv7m_restore_context():  
Debug: 21417 6100 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 21418 6101 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 21419 6101 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 21420 6101 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 21421 6101 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 21422 6101 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 21423 6101 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 21424 6101 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 21425 6101 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 21426 6102 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 21427 6102 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 21428 6102 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 21429 6102 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 21430 6102 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 21431 6122 cortex_m.c:548 cortex_m_poll():  
Debug: 21432 6122 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 21433 6122 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 21434 6122 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 21435 6122 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 21436 6122 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 21437 6122 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 21438 6122 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 21439 6123 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 21440 6123 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 21441 6123 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 21442 6123 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 21443 6123 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 21444 6123 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 21445 6124 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 21446 6124 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 21447 6124 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 21448 6124 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 21449 6124 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 21450 6124 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 21451 6125 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 21452 6125 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 21453 6125 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 21454 6125 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 21455 6125 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 21456 6126 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 21457 6126 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 21458 6126 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 21459 6126 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 21460 6126 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 21461 6126 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 21462 6126 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 21463 6126 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 21464 6126 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 21465 6126 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 21466 6126 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21467 6126 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 21468 6126 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 21469 6126 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 21470 6126 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 21471 6126 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 21472 6126 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21473 6126 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 21474 6126 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 21475 6126 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 21476 6126 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 21477 6126 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21478 6126 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 21479 6126 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 21480 6126 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 21481 6128 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 21482 6128 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 21483 6128 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 21484 6128 armv7m.c:144 armv7m_restore_context():  
Debug: 21485 6128 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 21486 6128 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 21487 6128 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 21488 6128 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 21489 6129 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 21490 6129 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 21491 6129 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 21492 6129 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 21493 6129 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 21494 6129 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 21495 6129 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 21496 6129 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 21497 6129 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 21498 6129 cortex_m.c:548 cortex_m_poll():  
Debug: 21499 6129 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 21500 6130 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 21501 6130 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 21502 6130 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 21503 6130 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 21504 6130 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 21505 6131 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 21506 6131 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 21507 6131 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 21508 6131 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 21509 6131 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 21510 6131 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 21511 6132 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 21512 6132 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 21513 6132 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 21514 6132 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 21515 6132 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 21516 6132 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 21517 6133 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 21518 6133 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 21519 6133 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 21520 6133 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 21521 6133 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 21522 6133 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 21523 6134 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 21524 6134 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 21525 6134 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 21526 6134 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 21527 6134 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 21528 6134 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 21529 6134 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 21530 6134 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 21531 6134 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 21532 6134 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 21533 6134 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21534 6134 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 21535 6134 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 21536 6134 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 21537 6134 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 21538 6134 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21539 6134 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 21540 6134 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 21541 6134 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 009b 009bd8b6 size 4
Debug: 21542 6134 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 21543 6134 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21544 6134 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 21545 6134 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 21546 6134 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 21547 6135 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 21548 6135 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 21549 6135 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 21550 6135 armv7m.c:144 armv7m_restore_context():  
Debug: 21551 6135 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 21552 6135 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 21553 6135 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 21554 6135 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 21555 6135 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 21556 6135 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 21557 6135 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 21558 6136 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 21559 6136 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 21560 6136 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 21561 6136 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 21562 6136 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 21563 6136 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 21564 6136 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 21565 6155 cortex_m.c:548 cortex_m_poll():  
Debug: 21566 6155 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 21567 6155 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 21568 6156 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 21569 6156 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 21570 6156 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 21571 6156 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 21572 6156 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 21573 6157 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 21574 6157 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 21575 6157 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 21576 6157 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 21577 6157 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 21578 6157 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 21579 6158 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 21580 6158 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 21581 6158 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 21582 6158 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 21583 6158 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 21584 6158 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 21585 6159 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 21586 6159 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 21587 6159 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 21588 6159 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 21589 6159 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 21590 6159 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 21591 6159 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 21592 6159 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 21593 6160 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 21594 6160 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 21595 6160 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 21596 6160 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 21597 6160 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 21598 6160 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 21599 6160 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 21600 6160 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21601 6160 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 21602 6160 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 21603 6160 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 21604 6160 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 21605 6160 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 21606 6160 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21607 6160 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 21608 6160 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 21609 6160 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 21610 6160 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 21611 6160 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21612 6160 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 21613 6160 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 21614 6160 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 21615 6162 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 21616 6162 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 21617 6162 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 21618 6162 armv7m.c:144 armv7m_restore_context():  
Debug: 21619 6162 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 21620 6162 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 21621 6162 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 21622 6162 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 21623 6162 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 21624 6163 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 21625 6163 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 21626 6163 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 21627 6163 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 21628 6163 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 21629 6163 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 21630 6163 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 21631 6163 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 21632 6163 cortex_m.c:548 cortex_m_poll():  
Debug: 21633 6163 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 21634 6164 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 21635 6164 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 21636 6164 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 21637 6164 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 21638 6164 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 21639 6166 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 21640 6166 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 21641 6166 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 21642 6166 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 21643 6166 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 21644 6166 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 21645 6167 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 21646 6167 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 21647 6167 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 21648 6167 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 21649 6167 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 21650 6167 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 21651 6168 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 21652 6168 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 21653 6168 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 21654 6168 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 21655 6168 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 21656 6168 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 21657 6169 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 21658 6169 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 21659 6169 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 21660 6169 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 21661 6169 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 21662 6169 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 21663 6169 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 21664 6169 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 21665 6169 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 21666 6169 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 21667 6169 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21668 6169 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 21669 6169 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 21670 6169 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 21671 6169 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 21672 6169 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21673 6169 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 21674 6169 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 21675 6169 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 009c 009cd8b6 size 4
Debug: 21676 6169 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 21677 6169 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21678 6169 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 21679 6169 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 21680 6169 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 21681 6170 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 21682 6170 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 21683 6170 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 21684 6170 armv7m.c:144 armv7m_restore_context():  
Debug: 21685 6170 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 21686 6170 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 21687 6170 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 21688 6170 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 21689 6170 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 21690 6170 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 21691 6170 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 21692 6171 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 21693 6171 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 21694 6171 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 21695 6171 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 21696 6171 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 21697 6171 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 21698 6171 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 21699 6189 cortex_m.c:548 cortex_m_poll():  
Debug: 21700 6189 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 21701 6189 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 21702 6190 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 21703 6190 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 21704 6190 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 21705 6190 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 21706 6191 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 21707 6191 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 21708 6191 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 21709 6191 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 21710 6191 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 21711 6191 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 21712 6192 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 21713 6192 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 21714 6192 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 21715 6192 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 21716 6192 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 21717 6193 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 21718 6193 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 21719 6193 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 21720 6193 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 21721 6193 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 21722 6193 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 21723 6194 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 21724 6194 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 21725 6194 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 21726 6194 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 21727 6194 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 21728 6194 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 21729 6194 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 21730 6194 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 21731 6194 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 21732 6194 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 21733 6194 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 21734 6194 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21735 6194 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 21736 6194 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 21737 6194 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 21738 6194 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 21739 6194 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 21740 6194 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21741 6194 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 21742 6194 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 21743 6194 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 21744 6194 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 21745 6194 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21746 6194 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 21747 6194 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 21748 6194 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 21749 6196 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 21750 6196 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 21751 6196 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 21752 6196 armv7m.c:144 armv7m_restore_context():  
Debug: 21753 6196 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 21754 6196 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 21755 6196 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 21756 6197 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 21757 6197 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 21758 6197 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 21759 6197 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 21760 6197 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 21761 6197 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 21762 6197 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 21763 6197 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 21764 6197 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 21765 6197 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 21766 6197 cortex_m.c:548 cortex_m_poll():  
Debug: 21767 6197 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 21768 6198 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 21769 6198 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 21770 6198 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 21771 6200 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 21772 6200 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 21773 6200 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 21774 6200 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 21775 6200 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 21776 6200 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 21777 6201 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 21778 6201 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 21779 6201 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 21780 6201 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 21781 6201 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 21782 6201 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 21783 6202 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 21784 6202 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 21785 6202 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 21786 6202 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 21787 6202 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 21788 6202 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 21789 6203 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 21790 6203 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 21791 6203 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 21792 6203 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 21793 6203 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 21794 6203 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 21795 6203 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 21796 6203 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 21797 6203 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 21798 6203 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 21799 6203 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 21800 6203 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 21801 6203 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21802 6203 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 21803 6203 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 21804 6203 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 21805 6203 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 21806 6203 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21807 6203 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 21808 6203 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 21809 6204 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 009d 009dd8b6 size 4
Debug: 21810 6204 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 21811 6204 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21812 6204 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 21813 6204 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 21814 6204 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 21815 6204 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 21816 6204 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 21817 6204 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 21818 6204 armv7m.c:144 armv7m_restore_context():  
Debug: 21819 6204 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 21820 6204 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 21821 6205 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 21822 6205 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 21823 6205 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 21824 6205 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 21825 6205 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 21826 6205 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 21827 6205 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 21828 6205 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 21829 6205 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 21830 6205 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 21831 6205 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 21832 6206 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 21833 6224 cortex_m.c:548 cortex_m_poll():  
Debug: 21834 6224 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 21835 6225 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 21836 6225 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 21837 6225 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 21838 6225 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 21839 6226 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 21840 6226 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 21841 6226 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 21842 6226 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 21843 6226 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 21844 6226 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 21845 6227 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 21846 6227 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 21847 6227 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 21848 6227 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 21849 6227 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 21850 6227 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 21851 6228 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 21852 6228 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 21853 6228 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 21854 6228 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 21855 6228 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 21856 6228 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 21857 6229 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 21858 6229 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 21859 6229 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 21860 6229 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 21861 6229 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 21862 6229 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 21863 6229 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 21864 6229 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 21865 6229 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 21866 6229 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 21867 6229 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 21868 6229 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21869 6229 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 21870 6229 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 21871 6229 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 21872 6229 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 21873 6229 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 21874 6229 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21875 6229 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 21876 6229 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 21877 6229 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 21878 6230 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 21879 6230 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21880 6230 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 21881 6230 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 21882 6230 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 21883 6231 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 21884 6231 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 21885 6231 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 21886 6231 armv7m.c:144 armv7m_restore_context():  
Debug: 21887 6231 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 21888 6232 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 21889 6232 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 21890 6232 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 21891 6232 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 21892 6232 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 21893 6232 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 21894 6232 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 21895 6232 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 21896 6232 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 21897 6232 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 21898 6232 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 21899 6232 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 21900 6232 cortex_m.c:548 cortex_m_poll():  
Debug: 21901 6232 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 21902 6233 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 21903 6233 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 21904 6233 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 21905 6234 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 21906 6234 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 21907 6234 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 21908 6234 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 21909 6234 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 21910 6234 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 21911 6235 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 21912 6235 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 21913 6235 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 21914 6235 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 21915 6235 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 21916 6235 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 21917 6236 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 21918 6236 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 21919 6236 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 21920 6236 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 21921 6236 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 21922 6236 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 21923 6237 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 21924 6237 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 21925 6237 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 21926 6237 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 21927 6237 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 21928 6237 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 21929 6237 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 21930 6237 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 21931 6237 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 21932 6237 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 21933 6237 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 21934 6237 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 21935 6237 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21936 6237 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 21937 6237 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 21938 6237 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 21939 6237 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 21940 6237 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21941 6237 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 21942 6237 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 21943 6238 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 009e 009ed8b6 size 4
Debug: 21944 6238 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 21945 6238 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21946 6238 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 21947 6238 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 21948 6238 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 21949 6238 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 21950 6238 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 21951 6238 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 21952 6238 armv7m.c:144 armv7m_restore_context():  
Debug: 21953 6238 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 21954 6239 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 21955 6239 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 21956 6239 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 21957 6239 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 21958 6239 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 21959 6239 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 21960 6239 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 21961 6239 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 21962 6239 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 21963 6240 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 21964 6240 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 21965 6240 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 21966 6240 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 21967 6258 cortex_m.c:548 cortex_m_poll():  
Debug: 21968 6259 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 21969 6259 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 21970 6259 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 21971 6260 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 21972 6260 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 21973 6260 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 21974 6260 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 21975 6260 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 21976 6260 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 21977 6261 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 21978 6261 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 21979 6261 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 21980 6261 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 21981 6261 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 21982 6261 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 21983 6262 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 21984 6262 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 21985 6262 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 21986 6262 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 21987 6262 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 21988 6262 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 21989 6263 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 21990 6263 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 21991 6263 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 21992 6263 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 21993 6263 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 21994 6263 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 21995 6263 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 21996 6263 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 21997 6263 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 21998 6263 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 21999 6263 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 22000 6263 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 22001 6263 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 22002 6263 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22003 6263 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 22004 6263 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 22005 6263 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 22006 6263 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 22007 6264 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 22008 6264 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22009 6264 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 22010 6264 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 22011 6264 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 22012 6264 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 22013 6264 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22014 6264 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 22015 6264 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 22016 6264 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 22017 6265 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 22018 6265 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 22019 6266 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 22020 6266 armv7m.c:144 armv7m_restore_context():  
Debug: 22021 6266 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 22022 6266 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 22023 6266 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 22024 6266 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 22025 6266 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 22026 6266 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 22027 6266 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 22028 6266 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 22029 6266 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 22030 6266 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 22031 6267 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 22032 6267 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 22033 6267 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 22034 6267 cortex_m.c:548 cortex_m_poll():  
Debug: 22035 6267 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 22036 6267 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 22037 6268 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 22038 6268 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 22039 6268 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 22040 6268 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 22041 6268 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 22042 6268 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 22043 6269 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 22044 6269 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 22045 6269 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 22046 6269 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 22047 6269 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 22048 6269 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 22049 6270 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 22050 6270 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 22051 6270 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 22052 6270 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 22053 6270 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 22054 6270 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 22055 6271 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 22056 6271 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 22057 6271 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 22058 6271 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 22059 6272 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 22060 6272 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 22061 6272 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 22062 6272 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 22063 6272 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 22064 6272 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 22065 6272 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 22066 6272 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 22067 6272 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 22068 6272 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 22069 6272 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22070 6272 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 22071 6272 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 22072 6272 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 22073 6272 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 22074 6272 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22075 6272 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 22076 6272 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 22077 6272 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 009f 009fd8b6 size 4
Debug: 22078 6272 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 22079 6272 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22080 6272 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 22081 6272 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 22082 6272 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 22083 6272 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 22084 6273 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 22085 6273 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 22086 6273 armv7m.c:144 armv7m_restore_context():  
Debug: 22087 6273 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 22088 6273 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 22089 6273 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 22090 6273 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 22091 6273 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 22092 6273 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 22093 6273 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 22094 6274 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 22095 6274 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 22096 6274 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 22097 6274 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 22098 6274 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 22099 6274 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 22100 6274 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 22101 6292 cortex_m.c:548 cortex_m_poll():  
Debug: 22102 6292 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 22103 6292 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 22104 6293 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 22105 6293 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 22106 6293 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 22107 6293 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 22108 6294 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 22109 6294 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 22110 6294 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 22111 6294 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 22112 6294 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 22113 6294 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 22114 6295 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 22115 6295 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 22116 6295 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 22117 6295 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 22118 6295 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 22119 6295 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 22120 6296 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 22121 6296 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 22122 6296 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 22123 6296 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 22124 6296 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 22125 6296 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 22126 6297 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 22127 6297 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 22128 6297 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 22129 6297 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 22130 6297 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 22131 6297 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 22132 6297 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 22133 6297 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 22134 6297 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 22135 6297 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 22136 6297 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22137 6297 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 22138 6297 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 22139 6297 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 22140 6297 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 22141 6297 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 22142 6297 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22143 6297 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 22144 6297 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 22145 6297 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 22146 6297 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 22147 6297 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22148 6297 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 22149 6297 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 22150 6297 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 22151 6299 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 22152 6299 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 22153 6299 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 22154 6299 armv7m.c:144 armv7m_restore_context():  
Debug: 22155 6299 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 22156 6299 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 22157 6299 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 22158 6300 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 22159 6300 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 22160 6300 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 22161 6300 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 22162 6300 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 22163 6300 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 22164 6300 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 22165 6300 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 22166 6300 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 22167 6300 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 22168 6300 cortex_m.c:548 cortex_m_poll():  
Debug: 22169 6300 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 22170 6301 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 22171 6301 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 22172 6301 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 22173 6301 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 22174 6302 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 22175 6302 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 22176 6302 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 22177 6302 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 22178 6302 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 22179 6302 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 22180 6303 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 22181 6303 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 22182 6303 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 22183 6303 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 22184 6303 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 22185 6303 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 22186 6304 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 22187 6304 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 22188 6304 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 22189 6304 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 22190 6304 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 22191 6305 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 22192 6305 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 22193 6305 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 22194 6305 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 22195 6305 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 22196 6305 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 22197 6305 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 22198 6305 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 22199 6305 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 22200 6305 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 22201 6305 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 22202 6305 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 22203 6305 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22204 6305 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 22205 6305 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 22206 6305 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 22207 6305 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 22208 6305 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22209 6305 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 22210 6305 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 22211 6306 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00a0 00a0d8b6 size 4
Debug: 22212 6306 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 22213 6306 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22214 6306 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 22215 6306 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 22216 6306 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 22217 6306 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 22218 6306 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 22219 6306 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 22220 6306 armv7m.c:144 armv7m_restore_context():  
Debug: 22221 6306 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 22222 6306 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 22223 6306 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 22224 6307 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 22225 6307 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 22226 6307 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 22227 6307 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 22228 6307 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 22229 6307 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 22230 6307 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 22231 6307 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 22232 6307 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 22233 6307 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 22234 6307 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 22235 6327 cortex_m.c:548 cortex_m_poll():  
Debug: 22236 6327 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 22237 6328 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 22238 6328 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 22239 6328 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 22240 6328 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 22241 6328 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 22242 6329 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 22243 6329 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 22244 6329 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 22245 6329 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 22246 6329 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 22247 6329 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 22248 6330 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 22249 6330 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 22250 6330 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 22251 6330 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 22252 6330 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 22253 6330 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 22254 6331 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 22255 6331 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 22256 6331 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 22257 6331 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 22258 6331 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 22259 6331 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 22260 6332 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 22261 6332 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 22262 6332 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 22263 6332 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 22264 6332 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 22265 6332 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 22266 6332 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 22267 6332 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 22268 6332 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 22269 6332 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 22270 6332 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22271 6332 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 22272 6332 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 22273 6332 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 22274 6332 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 22275 6332 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 22276 6332 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22277 6332 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 22278 6332 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 22279 6332 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 22280 6332 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 22281 6332 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22282 6332 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 22283 6332 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 22284 6332 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 22285 6334 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 22286 6334 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 22287 6334 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 22288 6334 armv7m.c:144 armv7m_restore_context():  
Debug: 22289 6334 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 22290 6334 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 22291 6334 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 22292 6335 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 22293 6335 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 22294 6335 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 22295 6335 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 22296 6335 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 22297 6335 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 22298 6335 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 22299 6335 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 22300 6335 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 22301 6335 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 22302 6335 cortex_m.c:548 cortex_m_poll():  
Debug: 22303 6335 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 22304 6336 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 22305 6336 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 22306 6336 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 22307 6336 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 22308 6337 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 22309 6337 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 22310 6337 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 22311 6337 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 22312 6337 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 22313 6337 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 22314 6338 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 22315 6338 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 22316 6338 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 22317 6338 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 22318 6339 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 22319 6339 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 22320 6339 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 22321 6339 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 22322 6339 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 22323 6339 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 22324 6340 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 22325 6340 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 22326 6340 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 22327 6340 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 22328 6340 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 22329 6340 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 22330 6340 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 22331 6340 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 22332 6340 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 22333 6340 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 22334 6340 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 22335 6340 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 22336 6340 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 22337 6340 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22338 6340 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 22339 6341 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 22340 6341 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 22341 6341 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 22342 6341 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22343 6341 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 22344 6341 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 22345 6341 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00a1 00a1d8b6 size 4
Debug: 22346 6341 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 22347 6341 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22348 6341 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 22349 6341 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 22350 6341 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 22351 6341 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 22352 6341 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 22353 6341 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 22354 6341 armv7m.c:144 armv7m_restore_context():  
Debug: 22355 6341 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 22356 6342 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 22357 6342 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 22358 6342 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 22359 6342 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 22360 6342 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 22361 6342 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 22362 6342 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 22363 6342 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 22364 6342 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 22365 6342 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 22366 6342 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 22367 6342 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 22368 6342 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 22369 6361 cortex_m.c:548 cortex_m_poll():  
Debug: 22370 6361 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 22371 6362 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 22372 6362 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 22373 6362 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 22374 6362 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 22375 6362 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 22376 6363 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 22377 6363 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 22378 6363 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 22379 6363 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 22380 6363 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 22381 6363 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 22382 6364 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 22383 6364 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 22384 6364 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 22385 6364 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 22386 6364 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 22387 6365 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 22388 6365 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 22389 6365 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 22390 6365 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 22391 6365 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 22392 6365 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 22393 6366 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 22394 6366 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 22395 6366 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 22396 6366 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 22397 6366 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 22398 6366 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 22399 6366 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 22400 6366 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 22401 6366 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 22402 6366 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 22403 6366 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 22404 6366 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22405 6366 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 22406 6366 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 22407 6366 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 22408 6366 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 22409 6366 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 22410 6366 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22411 6366 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 22412 6366 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 22413 6366 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 22414 6366 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 22415 6366 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22416 6366 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 22417 6366 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 22418 6366 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 22419 6368 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 22420 6368 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 22421 6368 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 22422 6368 armv7m.c:144 armv7m_restore_context():  
Debug: 22423 6368 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 22424 6369 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 22425 6369 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 22426 6369 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 22427 6369 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 22428 6369 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 22429 6369 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 22430 6369 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 22431 6369 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 22432 6369 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 22433 6369 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 22434 6369 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 22435 6369 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 22436 6369 cortex_m.c:548 cortex_m_poll():  
Debug: 22437 6369 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 22438 6370 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 22439 6370 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 22440 6370 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 22441 6371 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 22442 6371 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 22443 6371 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 22444 6371 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 22445 6372 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 22446 6372 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 22447 6372 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 22448 6372 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 22449 6372 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 22450 6372 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 22451 6373 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 22452 6373 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 22453 6373 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 22454 6373 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 22455 6373 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 22456 6373 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 22457 6374 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 22458 6374 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 22459 6374 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 22460 6374 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 22461 6374 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 22462 6374 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 22463 6374 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 22464 6374 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 22465 6374 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 22466 6374 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 22467 6374 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 22468 6375 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 22469 6375 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 22470 6375 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 22471 6375 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22472 6375 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 22473 6375 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 22474 6375 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 22475 6375 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 22476 6375 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22477 6375 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 22478 6375 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 22479 6375 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00a2 00a2d8b6 size 4
Debug: 22480 6375 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 22481 6375 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22482 6375 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 22483 6375 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 22484 6375 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 22485 6375 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 22486 6375 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 22487 6375 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 22488 6375 armv7m.c:144 armv7m_restore_context():  
Debug: 22489 6375 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 22490 6376 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 22491 6376 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 22492 6376 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 22493 6376 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 22494 6376 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 22495 6376 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 22496 6376 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 22497 6376 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 22498 6376 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 22499 6377 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 22500 6377 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 22501 6377 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 22502 6377 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 22503 6395 cortex_m.c:548 cortex_m_poll():  
Debug: 22504 6395 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 22505 6395 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 22506 6396 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 22507 6396 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 22508 6396 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 22509 6396 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 22510 6396 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 22511 6397 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 22512 6397 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 22513 6397 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 22514 6397 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 22515 6397 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 22516 6397 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 22517 6398 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 22518 6398 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 22519 6398 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 22520 6398 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 22521 6398 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 22522 6398 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 22523 6399 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 22524 6399 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 22525 6399 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 22526 6399 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 22527 6399 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 22528 6399 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 22529 6399 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 22530 6399 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 22531 6400 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 22532 6400 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 22533 6400 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 22534 6400 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 22535 6400 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 22536 6400 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 22537 6400 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 22538 6400 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22539 6400 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 22540 6400 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 22541 6400 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 22542 6400 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 22543 6400 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 22544 6400 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22545 6400 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 22546 6400 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 22547 6400 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 22548 6400 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 22549 6400 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22550 6400 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 22551 6400 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 22552 6400 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 22553 6402 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 22554 6402 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 22555 6402 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 22556 6402 armv7m.c:144 armv7m_restore_context():  
Debug: 22557 6402 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 22558 6402 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 22559 6402 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 22560 6402 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 22561 6402 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 22562 6403 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 22563 6403 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 22564 6403 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 22565 6403 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 22566 6403 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 22567 6403 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 22568 6403 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 22569 6403 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 22570 6403 cortex_m.c:548 cortex_m_poll():  
Debug: 22571 6403 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 22572 6404 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 22573 6404 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 22574 6404 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 22575 6405 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 22576 6405 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 22577 6405 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 22578 6405 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 22579 6405 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 22580 6405 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 22581 6406 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 22582 6406 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 22583 6406 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 22584 6406 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 22585 6406 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 22586 6406 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 22587 6407 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 22588 6407 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 22589 6407 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 22590 6407 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 22591 6407 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 22592 6407 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 22593 6408 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 22594 6408 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 22595 6408 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 22596 6408 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 22597 6408 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 22598 6408 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 22599 6408 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 22600 6408 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 22601 6408 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 22602 6408 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 22603 6408 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 22604 6408 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 22605 6408 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22606 6408 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 22607 6408 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 22608 6408 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 22609 6408 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 22610 6408 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22611 6408 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 22612 6408 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 22613 6409 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00a3 00a3d8b6 size 4
Debug: 22614 6409 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 22615 6409 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22616 6409 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 22617 6409 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 22618 6409 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 22619 6409 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 22620 6409 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 22621 6409 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 22622 6409 armv7m.c:144 armv7m_restore_context():  
Debug: 22623 6409 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 22624 6410 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 22625 6410 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 22626 6410 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 22627 6410 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 22628 6410 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 22629 6410 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 22630 6410 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 22631 6410 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 22632 6410 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 22633 6410 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 22634 6410 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 22635 6410 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 22636 6410 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 22637 6429 cortex_m.c:548 cortex_m_poll():  
Debug: 22638 6429 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 22639 6430 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 22640 6430 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 22641 6430 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 22642 6430 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 22643 6431 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 22644 6431 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 22645 6431 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 22646 6431 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 22647 6431 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 22648 6431 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 22649 6432 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 22650 6432 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 22651 6432 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 22652 6432 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 22653 6432 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 22654 6432 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 22655 6433 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 22656 6433 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 22657 6433 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 22658 6433 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 22659 6433 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 22660 6433 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 22661 6434 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 22662 6434 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 22663 6434 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 22664 6434 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 22665 6434 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 22666 6434 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 22667 6434 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 22668 6434 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 22669 6434 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 22670 6434 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 22671 6434 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 22672 6434 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22673 6434 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 22674 6434 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 22675 6434 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 22676 6434 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 22677 6434 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 22678 6434 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22679 6434 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 22680 6434 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 22681 6434 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 22682 6434 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 22683 6434 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22684 6434 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 22685 6434 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 22686 6434 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 22687 6436 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 22688 6436 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 22689 6436 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 22690 6436 armv7m.c:144 armv7m_restore_context():  
Debug: 22691 6436 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 22692 6437 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 22693 6437 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 22694 6437 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 22695 6437 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 22696 6437 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 22697 6437 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 22698 6437 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 22699 6437 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 22700 6438 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 22701 6438 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 22702 6438 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 22703 6438 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 22704 6438 cortex_m.c:548 cortex_m_poll():  
Debug: 22705 6438 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 22706 6438 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 22707 6439 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 22708 6439 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 22709 6439 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 22710 6439 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 22711 6439 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 22712 6440 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 22713 6440 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 22714 6440 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 22715 6440 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 22716 6440 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 22717 6440 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 22718 6441 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 22719 6441 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 22720 6441 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 22721 6441 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 22722 6441 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 22723 6441 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 22724 6442 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 22725 6442 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 22726 6442 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 22727 6442 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 22728 6442 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 22729 6442 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 22730 6442 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 22731 6442 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 22732 6443 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 22733 6443 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 22734 6443 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 22735 6443 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 22736 6443 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 22737 6443 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 22738 6443 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 22739 6443 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22740 6443 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 22741 6443 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 22742 6443 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 22743 6443 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 22744 6443 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22745 6443 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 22746 6443 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 22747 6443 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00a4 00a4d8b6 size 4
Debug: 22748 6443 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 22749 6443 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22750 6443 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 22751 6443 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 22752 6443 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 22753 6443 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 22754 6443 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 22755 6444 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 22756 6444 armv7m.c:144 armv7m_restore_context():  
Debug: 22757 6444 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 22758 6444 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 22759 6444 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 22760 6444 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 22761 6444 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 22762 6444 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 22763 6444 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 22764 6444 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 22765 6444 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 22766 6445 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 22767 6445 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 22768 6445 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 22769 6445 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 22770 6445 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 22772 6464 cortex_m.c:548 cortex_m_poll():  
Debug: 22773 6464 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 22774 6464 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 22775 6464 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 22776 6465 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 22777 6465 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 22778 6465 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 22779 6465 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 22780 6465 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 22781 6465 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 22782 6466 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 22783 6466 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 22784 6466 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 22785 6466 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 22786 6466 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 22787 6466 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 22788 6467 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 22789 6467 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 22790 6467 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 22791 6467 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 22792 6467 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 22793 6467 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 22794 6468 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 22795 6468 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 22796 6468 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 22797 6468 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 22798 6468 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 22799 6468 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 22800 6468 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 22801 6468 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 22802 6468 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 22803 6468 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 22804 6468 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 22805 6469 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 22806 6469 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 22807 6469 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22808 6469 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 22809 6469 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 22810 6469 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 22811 6469 psoc4.c:721 psoc4_write(): Downloaded 20992 of 33371 bytes
Debug: 22812 6469 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 22813 6469 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 22814 6469 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22815 6469 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 22816 6469 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 22817 6469 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 22818 6469 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 22819 6469 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22820 6469 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 22821 6469 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 22822 6469 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 22823 6472 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 22824 6472 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 22825 6472 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 22826 6472 armv7m.c:144 armv7m_restore_context():  
Debug: 22827 6472 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 22828 6472 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 22829 6472 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 22830 6472 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 22831 6472 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 22832 6472 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 22833 6472 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 22834 6472 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 22835 6472 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 22836 6472 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 22837 6473 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 22838 6473 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 22839 6473 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 22840 6473 cortex_m.c:548 cortex_m_poll():  
Debug: 22841 6473 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 22842 6473 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 22843 6473 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 22844 6474 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 22845 6474 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 22846 6474 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 22847 6475 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 22848 6475 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 22849 6475 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 22850 6475 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 22851 6475 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 22852 6475 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 22853 6476 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 22854 6476 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 22855 6476 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 22856 6476 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 22857 6476 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 22858 6476 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 22859 6477 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 22860 6477 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 22861 6477 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 22862 6477 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 22863 6477 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 22864 6477 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 22865 6477 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 22866 6477 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 22867 6477 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 22868 6477 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 22869 6477 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 22870 6477 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 22871 6477 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 22872 6477 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 22873 6477 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 22874 6478 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 22875 6478 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22876 6478 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 22877 6478 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 22878 6478 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 22879 6478 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 22880 6478 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22881 6478 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 22882 6478 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 22883 6478 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00a5 00a5d8b6 size 4
Debug: 22884 6478 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 22885 6478 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22886 6478 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 22887 6478 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 22888 6478 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 22889 6478 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 22890 6478 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 22891 6478 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 22892 6478 armv7m.c:144 armv7m_restore_context():  
Debug: 22893 6478 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 22894 6479 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 22895 6479 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 22896 6479 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 22897 6479 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 22898 6479 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 22899 6479 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 22900 6479 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 22901 6479 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 22902 6479 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 22903 6479 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 22904 6479 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 22905 6479 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 22906 6479 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 22907 6498 cortex_m.c:548 cortex_m_poll():  
Debug: 22908 6498 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 22909 6499 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 22910 6499 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 22911 6499 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 22912 6499 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 22913 6499 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 22914 6500 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 22915 6500 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 22916 6500 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 22917 6500 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 22918 6500 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 22919 6501 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 22920 6501 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 22921 6501 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 22922 6501 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 22923 6501 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 22924 6501 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 22925 6502 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 22926 6502 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 22927 6502 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 22928 6502 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 22929 6502 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 22930 6502 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 22931 6503 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 22932 6503 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 22933 6503 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 22934 6503 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 22935 6503 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 22936 6503 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 22937 6503 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 22938 6503 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 22939 6503 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 22940 6503 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 22941 6503 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 22942 6503 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22943 6503 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 22944 6503 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 22945 6503 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 22946 6503 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 22947 6503 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 22948 6503 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22949 6503 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 22950 6503 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 22951 6503 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 22952 6503 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 22953 6503 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22954 6503 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 22955 6503 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 22956 6503 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 22957 6505 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 22958 6505 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 22959 6505 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 22960 6505 armv7m.c:144 armv7m_restore_context():  
Debug: 22961 6505 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 22962 6506 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 22963 6506 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 22964 6506 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 22965 6506 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 22966 6506 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 22967 6506 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 22968 6506 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 22969 6506 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 22970 6506 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 22971 6506 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 22972 6506 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 22973 6506 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 22974 6506 cortex_m.c:548 cortex_m_poll():  
Debug: 22975 6506 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 22976 6507 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 22977 6507 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 22978 6507 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 22979 6507 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 22980 6508 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 22981 6508 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 22982 6508 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 22983 6508 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 22984 6508 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 22985 6508 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 22986 6509 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 22987 6509 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 22988 6509 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 22989 6509 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 22990 6509 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 22991 6509 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 22992 6510 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 22993 6510 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 22994 6510 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 22995 6510 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 22996 6510 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 22997 6510 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 22998 6511 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 22999 6511 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 23000 6511 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 23001 6511 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 23002 6511 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 23003 6511 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 23004 6511 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 23005 6511 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 23006 6511 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 23007 6511 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 23008 6511 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 23009 6511 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23010 6511 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 23011 6511 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 23012 6511 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 23013 6511 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 23014 6511 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23015 6511 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 23016 6511 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 23017 6511 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00a6 00a6d8b6 size 4
Debug: 23018 6511 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 23019 6511 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23020 6511 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 23021 6511 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 23022 6511 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 23023 6512 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 23024 6512 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 23025 6512 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 23026 6512 armv7m.c:144 armv7m_restore_context():  
Debug: 23027 6512 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 23028 6512 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 23029 6512 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 23030 6512 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 23031 6512 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 23032 6513 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 23033 6513 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 23034 6513 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 23035 6513 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 23036 6513 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 23037 6513 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 23038 6513 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 23039 6513 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 23040 6513 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 23041 6532 cortex_m.c:548 cortex_m_poll():  
Debug: 23042 6532 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 23043 6532 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 23044 6533 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 23045 6533 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 23046 6533 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 23047 6533 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 23048 6533 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 23049 6534 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 23050 6534 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 23051 6534 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 23052 6534 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 23053 6534 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 23054 6534 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 23055 6535 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 23056 6535 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 23057 6535 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 23058 6535 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 23059 6535 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 23060 6535 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 23061 6536 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 23062 6536 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 23063 6536 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 23064 6536 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 23065 6536 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 23066 6536 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 23067 6536 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 23068 6536 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 23069 6537 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 23070 6537 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 23071 6537 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 23072 6537 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 23073 6537 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 23074 6537 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 23075 6537 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 23076 6537 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23077 6537 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 23078 6537 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 23079 6537 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 23080 6537 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 23081 6537 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 23082 6537 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23083 6537 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 23084 6537 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 23085 6537 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 23086 6538 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 23087 6538 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23088 6538 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 23089 6538 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 23090 6538 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 23091 6539 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 23092 6539 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 23093 6539 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 23094 6539 armv7m.c:144 armv7m_restore_context():  
Debug: 23095 6539 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 23096 6540 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 23097 6540 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 23098 6540 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 23099 6540 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 23100 6540 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 23101 6540 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 23102 6540 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 23103 6540 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 23104 6540 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 23105 6540 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 23106 6540 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 23107 6540 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 23108 6540 cortex_m.c:548 cortex_m_poll():  
Debug: 23109 6540 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 23110 6541 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 23111 6541 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 23112 6541 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 23113 6542 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 23114 6542 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 23115 6542 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 23116 6542 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 23117 6542 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 23118 6542 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 23119 6543 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 23120 6543 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 23121 6543 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 23122 6543 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 23123 6543 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 23124 6543 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 23125 6544 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 23126 6544 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 23127 6544 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 23128 6544 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 23129 6544 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 23130 6544 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 23131 6545 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 23132 6545 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 23133 6545 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 23134 6545 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 23135 6545 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 23136 6545 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 23137 6545 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 23138 6545 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 23139 6545 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 23140 6545 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 23141 6545 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 23142 6545 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 23143 6545 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23144 6545 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 23145 6545 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 23146 6545 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 23147 6545 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 23148 6545 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23149 6545 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 23150 6545 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 23151 6546 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00a7 00a7d8b6 size 4
Debug: 23152 6546 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 23153 6546 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23154 6546 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 23155 6546 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 23156 6546 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 23157 6546 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 23158 6546 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 23159 6546 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 23160 6546 armv7m.c:144 armv7m_restore_context():  
Debug: 23161 6546 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 23162 6546 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 23163 6547 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 23164 6547 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 23165 6547 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 23166 6547 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 23167 6547 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 23168 6547 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 23169 6547 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 23170 6547 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 23171 6547 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 23172 6547 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 23173 6547 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 23174 6547 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 23175 6566 cortex_m.c:548 cortex_m_poll():  
Debug: 23176 6566 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 23177 6567 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 23178 6567 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 23179 6567 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 23180 6567 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 23181 6567 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 23182 6568 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 23183 6568 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 23184 6568 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 23185 6568 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 23186 6568 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 23187 6568 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 23188 6569 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 23189 6569 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 23190 6569 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 23191 6569 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 23192 6569 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 23193 6569 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 23194 6570 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 23195 6570 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 23196 6570 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 23197 6570 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 23198 6572 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 23199 6572 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 23200 6572 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 23201 6572 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 23202 6572 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 23203 6572 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 23204 6572 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 23205 6572 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 23206 6572 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 23207 6572 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 23208 6572 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 23209 6572 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 23210 6572 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23211 6572 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 23212 6572 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 23213 6572 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 23214 6572 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 23215 6572 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 23216 6572 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23217 6572 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 23218 6572 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 23219 6572 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 23220 6572 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 23221 6572 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23222 6572 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 23223 6572 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 23224 6572 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 23225 6574 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 23226 6574 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 23227 6574 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 23228 6574 armv7m.c:144 armv7m_restore_context():  
Debug: 23229 6574 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 23230 6574 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 23231 6574 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 23232 6574 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 23233 6574 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 23234 6575 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 23235 6575 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 23236 6575 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 23237 6575 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 23238 6575 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 23239 6575 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 23240 6575 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 23241 6575 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 23242 6575 cortex_m.c:548 cortex_m_poll():  
Debug: 23243 6575 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 23244 6576 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 23245 6576 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 23246 6576 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 23247 6576 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 23248 6576 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 23249 6577 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 23250 6577 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 23251 6577 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 23252 6577 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 23253 6577 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 23254 6577 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 23255 6578 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 23256 6578 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 23257 6578 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 23258 6578 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 23259 6578 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 23260 6579 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 23261 6579 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 23262 6579 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 23263 6579 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 23264 6579 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 23265 6580 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 23266 6580 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 23267 6580 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 23268 6580 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 23269 6580 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 23270 6580 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 23271 6580 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 23272 6580 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 23273 6580 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 23274 6580 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 23275 6580 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 23276 6580 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 23277 6580 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23278 6580 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 23279 6580 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 23280 6580 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 23281 6580 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 23282 6580 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23283 6580 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 23284 6580 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 23285 6581 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00a8 00a8d8b6 size 4
Debug: 23286 6581 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 23287 6581 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23288 6581 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 23289 6581 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 23290 6581 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 23291 6581 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 23292 6581 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 23293 6581 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 23294 6581 armv7m.c:144 armv7m_restore_context():  
Debug: 23295 6581 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 23296 6581 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 23297 6582 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 23298 6582 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 23299 6582 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 23300 6582 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 23301 6582 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 23302 6582 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 23303 6582 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 23304 6582 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 23305 6582 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 23306 6582 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 23307 6582 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 23308 6582 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 23309 6601 cortex_m.c:548 cortex_m_poll():  
Debug: 23310 6601 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 23311 6601 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 23312 6602 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 23313 6602 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 23314 6602 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 23315 6602 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 23316 6602 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 23317 6602 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 23318 6603 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 23319 6603 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 23320 6603 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 23321 6603 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 23322 6603 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 23323 6603 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 23324 6604 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 23325 6604 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 23326 6604 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 23327 6604 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 23328 6605 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 23329 6605 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 23330 6605 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 23331 6605 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 23332 6605 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 23333 6605 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 23334 6606 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 23335 6606 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 23336 6606 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 23337 6606 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 23338 6606 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 23339 6606 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 23340 6606 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 23341 6606 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 23342 6606 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 23343 6606 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 23344 6606 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23345 6606 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 23346 6606 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 23347 6606 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 23348 6606 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 23349 6606 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 23350 6606 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23351 6606 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 23352 6606 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 23353 6606 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 23354 6606 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 23355 6606 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23356 6606 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 23357 6606 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 23358 6606 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 23359 6608 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 23360 6608 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 23361 6608 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 23362 6608 armv7m.c:144 armv7m_restore_context():  
Debug: 23363 6608 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 23364 6608 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 23365 6608 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 23366 6609 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 23367 6609 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 23368 6609 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 23369 6609 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 23370 6609 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 23371 6609 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 23372 6609 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 23373 6609 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 23374 6609 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 23375 6609 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 23376 6609 cortex_m.c:548 cortex_m_poll():  
Debug: 23377 6609 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 23378 6610 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 23379 6610 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 23380 6610 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 23381 6610 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 23382 6611 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 23383 6611 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 23384 6611 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 23385 6611 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 23386 6611 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 23387 6612 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 23388 6612 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 23389 6612 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 23390 6612 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 23391 6612 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 23392 6612 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 23393 6613 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 23394 6613 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 23395 6613 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 23396 6613 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 23397 6613 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 23398 6613 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 23399 6614 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 23400 6614 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 23401 6614 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 23402 6614 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 23403 6614 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 23404 6614 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 23405 6614 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 23406 6614 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 23407 6614 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 23408 6614 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 23409 6614 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 23410 6614 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 23411 6614 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23412 6614 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 23413 6614 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 23414 6614 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 23415 6614 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 23416 6614 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23417 6614 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 23418 6614 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 23419 6615 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00a9 00a9d8b6 size 4
Debug: 23420 6615 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 23421 6615 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23422 6615 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 23423 6615 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 23424 6615 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 23425 6615 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 23426 6615 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 23427 6615 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 23428 6615 armv7m.c:144 armv7m_restore_context():  
Debug: 23429 6615 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 23430 6615 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 23431 6615 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 23432 6616 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 23433 6616 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 23434 6616 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 23435 6616 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 23436 6616 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 23437 6616 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 23438 6616 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 23439 6616 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 23440 6616 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 23441 6616 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 23442 6616 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 23443 6635 cortex_m.c:548 cortex_m_poll():  
Debug: 23444 6635 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 23445 6636 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 23446 6636 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 23447 6636 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 23448 6636 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 23449 6636 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 23450 6637 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 23451 6637 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 23452 6637 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 23453 6637 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 23454 6638 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 23455 6638 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 23456 6638 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 23457 6638 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 23458 6638 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 23459 6639 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 23460 6639 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 23461 6639 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 23462 6639 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 23463 6639 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 23464 6639 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 23465 6640 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 23466 6640 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 23467 6640 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 23468 6640 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 23469 6640 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 23470 6640 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 23471 6640 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 23472 6640 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 23473 6640 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 23474 6640 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 23475 6640 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 23476 6640 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 23477 6640 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 23478 6640 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23479 6640 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 23480 6640 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 23481 6640 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 23482 6640 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 23483 6641 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 23484 6641 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23485 6641 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 23486 6641 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 23487 6641 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 23488 6641 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 23489 6641 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23490 6641 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 23491 6641 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 23492 6641 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 23493 6642 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 23494 6642 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 23495 6643 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 23496 6643 armv7m.c:144 armv7m_restore_context():  
Debug: 23497 6643 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 23498 6643 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 23499 6643 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 23500 6643 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 23501 6643 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 23502 6643 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 23503 6643 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 23504 6643 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 23505 6643 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 23506 6643 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 23507 6644 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 23508 6644 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 23509 6644 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 23510 6644 cortex_m.c:548 cortex_m_poll():  
Debug: 23511 6644 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 23512 6644 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 23513 6645 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 23514 6645 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 23515 6645 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 23516 6645 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 23517 6645 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 23518 6645 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 23519 6646 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 23520 6646 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 23521 6646 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 23522 6646 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 23523 6646 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 23524 6646 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 23525 6647 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 23526 6647 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 23527 6647 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 23528 6647 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 23529 6647 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 23530 6647 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 23531 6648 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 23532 6648 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 23533 6648 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 23534 6648 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 23535 6648 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 23536 6648 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 23537 6648 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 23538 6648 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 23539 6648 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 23540 6648 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 23541 6648 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 23542 6648 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 23543 6649 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 23544 6649 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 23545 6649 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23546 6649 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 23547 6649 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 23548 6649 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 23549 6649 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 23550 6649 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23551 6649 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 23552 6649 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 23553 6649 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00aa 00aad8b6 size 4
Debug: 23554 6649 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 23555 6649 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23556 6649 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 23557 6649 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 23558 6649 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 23559 6649 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 23560 6649 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 23561 6649 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 23562 6649 armv7m.c:144 armv7m_restore_context():  
Debug: 23563 6649 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 23564 6650 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 23565 6650 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 23566 6650 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 23567 6650 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 23568 6650 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 23569 6650 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 23570 6650 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 23571 6650 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 23572 6650 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 23573 6650 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 23574 6650 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 23575 6650 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 23576 6651 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 23577 6669 cortex_m.c:548 cortex_m_poll():  
Debug: 23578 6669 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 23579 6670 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 23580 6671 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 23581 6671 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 23582 6671 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 23583 6671 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 23584 6671 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 23585 6671 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 23586 6672 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 23587 6672 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 23588 6672 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 23589 6673 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 23590 6673 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 23591 6673 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 23592 6673 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 23593 6673 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 23594 6673 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 23595 6674 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 23596 6674 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 23597 6674 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 23598 6674 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 23599 6674 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 23600 6674 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 23601 6675 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 23602 6675 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 23603 6675 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 23604 6675 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 23605 6675 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 23606 6675 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 23607 6675 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 23608 6675 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 23609 6675 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 23610 6675 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 23611 6675 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 23612 6675 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23613 6675 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 23614 6675 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 23615 6675 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 23616 6675 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 23617 6675 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 23618 6675 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23619 6675 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 23620 6675 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 23621 6675 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 23622 6675 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 23623 6675 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23624 6675 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 23625 6675 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 23626 6675 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 23627 6677 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 23628 6678 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 23629 6678 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 23630 6678 armv7m.c:144 armv7m_restore_context():  
Debug: 23631 6678 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 23632 6678 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 23633 6678 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 23634 6678 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 23635 6678 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 23636 6678 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 23637 6678 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 23638 6679 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 23639 6679 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 23640 6679 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 23641 6679 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 23642 6679 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 23643 6679 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 23644 6679 cortex_m.c:548 cortex_m_poll():  
Debug: 23645 6679 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 23646 6679 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 23647 6680 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 23648 6680 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 23649 6680 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 23650 6680 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 23651 6681 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 23652 6681 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 23653 6681 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 23654 6681 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 23655 6681 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 23656 6681 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 23657 6682 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 23658 6682 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 23659 6682 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 23660 6682 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 23661 6682 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 23662 6682 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 23663 6683 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 23664 6683 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 23665 6683 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 23666 6683 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 23667 6683 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 23668 6683 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 23669 6684 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 23670 6684 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 23671 6684 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 23672 6684 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 23673 6684 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 23674 6684 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 23675 6684 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 23676 6684 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 23677 6684 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 23678 6684 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 23679 6684 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23680 6684 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 23681 6684 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 23682 6684 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 23683 6684 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 23684 6684 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23685 6684 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 23686 6684 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 23687 6684 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00ab 00abd8b6 size 4
Debug: 23688 6684 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 23689 6684 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23690 6684 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 23691 6684 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 23692 6684 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 23693 6684 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 23694 6685 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 23695 6685 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 23696 6685 armv7m.c:144 armv7m_restore_context():  
Debug: 23697 6685 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 23698 6685 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 23699 6685 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 23700 6685 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 23701 6685 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 23702 6685 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 23703 6685 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 23704 6685 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 23705 6685 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 23706 6686 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 23707 6686 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 23708 6686 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 23709 6686 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 23710 6686 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 23711 6704 cortex_m.c:548 cortex_m_poll():  
Debug: 23712 6704 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 23713 6705 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 23714 6705 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 23715 6705 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 23716 6705 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 23717 6706 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 23718 6706 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 23719 6706 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 23720 6706 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 23721 6706 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 23722 6706 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 23723 6707 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 23724 6707 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 23725 6707 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 23726 6707 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 23727 6707 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 23728 6707 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 23729 6708 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 23730 6708 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 23731 6708 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 23732 6708 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 23733 6708 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 23734 6708 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 23735 6709 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 23736 6709 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 23737 6709 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 23738 6709 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 23739 6709 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 23740 6709 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 23741 6709 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 23742 6709 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 23743 6709 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 23744 6709 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 23745 6709 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 23746 6709 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23747 6709 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 23748 6709 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 23749 6709 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 23750 6709 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 23751 6709 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 23752 6709 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23753 6709 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 23754 6709 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 23755 6709 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 23756 6709 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 23757 6709 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23758 6709 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 23759 6710 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 23760 6710 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 23761 6711 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 23762 6711 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 23763 6711 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 23764 6711 armv7m.c:144 armv7m_restore_context():  
Debug: 23765 6711 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 23766 6712 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 23767 6712 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 23768 6712 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 23769 6712 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 23770 6712 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 23771 6712 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 23772 6712 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 23773 6712 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 23774 6712 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 23775 6712 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 23776 6712 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 23777 6712 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 23778 6712 cortex_m.c:548 cortex_m_poll():  
Debug: 23779 6712 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 23780 6713 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 23781 6713 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 23782 6713 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 23783 6714 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 23784 6714 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 23785 6714 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 23786 6714 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 23787 6714 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 23788 6714 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 23789 6715 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 23790 6715 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 23791 6715 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 23792 6715 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 23793 6715 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 23794 6715 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 23795 6716 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 23796 6716 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 23797 6716 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 23798 6716 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 23799 6716 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 23800 6717 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 23801 6717 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 23802 6717 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 23803 6717 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 23804 6717 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 23805 6717 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 23806 6717 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 23807 6717 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 23808 6717 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 23809 6717 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 23810 6717 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 23811 6717 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 23812 6717 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 23813 6717 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23814 6718 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 23815 6718 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 23816 6718 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 23817 6718 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 23818 6718 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23819 6718 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 23820 6718 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 23821 6718 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00ac 00acd8b6 size 4
Debug: 23822 6718 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 23823 6718 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23824 6718 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 23825 6718 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 23826 6718 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 23827 6718 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 23828 6718 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 23829 6718 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 23830 6718 armv7m.c:144 armv7m_restore_context():  
Debug: 23831 6718 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 23832 6719 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 23833 6719 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 23834 6719 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 23835 6719 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 23836 6719 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 23837 6719 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 23838 6719 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 23839 6719 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 23840 6719 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 23841 6719 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 23842 6719 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 23843 6719 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 23844 6719 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 23845 6738 cortex_m.c:548 cortex_m_poll():  
Debug: 23846 6738 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 23847 6739 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 23848 6739 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 23849 6739 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 23850 6739 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 23851 6739 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 23852 6740 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 23853 6740 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 23854 6740 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 23855 6740 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 23856 6740 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 23857 6740 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 23858 6741 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 23859 6741 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 23860 6741 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 23861 6741 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 23862 6741 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 23863 6742 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 23864 6742 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 23865 6742 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 23866 6742 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 23867 6742 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 23868 6742 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 23869 6743 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 23870 6743 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 23871 6743 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 23872 6743 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 23873 6743 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 23874 6743 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 23875 6743 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 23876 6743 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 23877 6743 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 23878 6743 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 23879 6743 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 23880 6743 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23881 6743 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 23882 6743 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 23883 6743 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 23884 6743 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 23885 6743 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 23886 6743 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23887 6743 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 23888 6743 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 23889 6743 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 23890 6743 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 23891 6743 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23892 6743 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 23893 6743 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 23894 6743 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 23895 6745 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 23896 6745 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 23897 6745 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 23898 6745 armv7m.c:144 armv7m_restore_context():  
Debug: 23899 6745 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 23900 6746 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 23901 6746 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 23902 6746 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 23903 6746 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 23904 6746 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 23905 6746 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 23906 6746 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 23907 6746 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 23908 6746 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 23909 6746 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 23910 6746 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 23911 6746 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 23912 6746 cortex_m.c:548 cortex_m_poll():  
Debug: 23913 6746 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 23914 6747 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 23915 6747 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 23916 6747 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 23917 6747 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 23918 6748 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 23919 6748 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 23920 6748 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 23921 6748 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 23922 6748 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 23923 6748 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 23924 6749 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 23925 6749 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 23926 6749 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 23927 6749 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 23928 6749 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 23929 6749 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 23930 6750 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 23931 6750 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 23932 6750 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 23933 6750 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 23934 6750 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 23935 6750 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 23936 6751 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 23937 6751 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 23938 6751 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 23939 6751 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 23940 6751 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 23941 6751 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 23942 6751 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 23943 6751 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 23944 6751 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 23945 6751 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 23946 6751 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 23947 6751 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23948 6751 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 23949 6751 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 23950 6751 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 23951 6751 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 23952 6751 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23953 6751 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 23954 6751 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 23955 6752 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00ad 00add8b6 size 4
Debug: 23956 6752 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 23957 6752 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23958 6752 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 23959 6752 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 23960 6752 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 23961 6752 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 23962 6752 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 23963 6752 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 23964 6752 armv7m.c:144 armv7m_restore_context():  
Debug: 23965 6752 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 23966 6752 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 23967 6752 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 23968 6753 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 23969 6753 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 23970 6753 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 23971 6753 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 23972 6753 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 23973 6753 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 23974 6753 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 23975 6753 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 23976 6753 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 23977 6753 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 23978 6753 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 23979 6773 cortex_m.c:548 cortex_m_poll():  
Debug: 23980 6773 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 23981 6773 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 23982 6773 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 23983 6774 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 23984 6774 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 23985 6774 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 23986 6774 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 23987 6774 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 23988 6774 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 23989 6775 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 23990 6775 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 23991 6775 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 23992 6775 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 23993 6775 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 23994 6775 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 23995 6776 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 23996 6776 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 23997 6776 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 23998 6776 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 23999 6776 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 24000 6776 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 24001 6777 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 24002 6777 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 24003 6777 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 24004 6777 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 24005 6777 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 24006 6777 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 24007 6778 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 24008 6778 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 24009 6778 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 24010 6778 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 24011 6778 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 24012 6778 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 24013 6778 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 24014 6778 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24015 6778 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 24016 6778 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 24017 6778 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 24018 6778 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 24019 6778 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 24020 6778 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24021 6778 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 24022 6778 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 24023 6778 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 24024 6778 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 24025 6778 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24026 6778 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 24027 6778 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 24028 6778 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 24029 6779 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 24030 6779 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 24031 6780 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 24032 6780 armv7m.c:144 armv7m_restore_context():  
Debug: 24033 6780 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 24034 6780 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 24035 6780 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 24036 6780 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 24037 6780 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 24038 6780 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 24039 6780 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 24040 6780 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 24041 6780 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 24042 6781 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 24043 6781 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 24044 6781 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 24045 6781 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 24046 6781 cortex_m.c:548 cortex_m_poll():  
Debug: 24047 6781 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 24048 6781 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 24049 6782 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 24050 6782 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 24051 6782 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 24052 6782 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 24053 6782 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 24054 6782 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 24055 6783 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 24056 6783 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 24057 6783 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 24058 6783 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 24059 6783 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 24060 6783 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 24061 6784 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 24062 6784 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 24063 6784 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 24064 6784 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 24065 6784 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 24066 6784 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 24067 6785 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 24068 6785 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 24069 6785 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 24070 6785 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 24071 6785 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 24072 6785 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 24073 6785 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 24074 6785 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 24075 6785 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 24076 6786 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 24077 6786 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 24078 6786 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 24079 6786 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 24080 6786 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 24081 6786 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24082 6786 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 24083 6786 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 24084 6786 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 24085 6786 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 24086 6786 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24087 6786 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 24088 6786 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 24089 6786 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00ae 00aed8b6 size 4
Debug: 24090 6786 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 24091 6786 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24092 6786 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 24093 6786 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 24094 6786 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 24095 6786 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 24096 6786 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 24097 6786 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 24098 6786 armv7m.c:144 armv7m_restore_context():  
Debug: 24099 6786 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 24100 6787 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 24101 6787 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 24102 6787 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 24103 6787 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 24104 6787 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 24105 6787 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 24106 6787 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 24107 6787 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 24108 6787 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 24109 6788 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 24110 6788 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 24111 6788 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 24112 6788 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 24113 6806 cortex_m.c:548 cortex_m_poll():  
Debug: 24114 6806 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 24115 6807 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 24116 6807 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 24117 6807 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 24118 6807 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 24119 6808 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 24120 6808 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 24121 6808 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 24122 6808 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 24123 6808 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 24124 6808 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 24125 6809 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 24126 6809 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 24127 6809 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 24128 6809 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 24129 6809 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 24130 6809 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 24131 6810 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 24132 6810 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 24133 6810 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 24134 6810 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 24135 6810 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 24136 6810 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 24137 6811 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 24138 6811 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 24139 6811 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 24140 6811 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 24141 6811 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 24142 6811 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 24143 6811 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 24144 6811 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 24145 6811 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 24146 6811 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 24147 6811 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 24148 6811 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24149 6811 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 24150 6811 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 24151 6811 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 24152 6811 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 24153 6811 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 24154 6811 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24155 6811 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 24156 6811 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 24157 6811 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 24158 6812 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 24159 6812 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24160 6812 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 24161 6812 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 24162 6812 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 24163 6813 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 24164 6813 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 24165 6813 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 24166 6813 armv7m.c:144 armv7m_restore_context():  
Debug: 24167 6813 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 24168 6814 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 24169 6814 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 24170 6814 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 24171 6814 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 24172 6814 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 24173 6814 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 24174 6814 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 24175 6814 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 24176 6814 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 24177 6814 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 24178 6814 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 24179 6814 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 24180 6814 cortex_m.c:548 cortex_m_poll():  
Debug: 24181 6814 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 24182 6815 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 24183 6815 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 24184 6815 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 24185 6816 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 24186 6816 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 24187 6816 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 24188 6816 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 24189 6816 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 24190 6816 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 24191 6817 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 24192 6817 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 24193 6817 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 24194 6817 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 24195 6817 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 24196 6817 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 24197 6818 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 24198 6818 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 24199 6818 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 24200 6818 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 24201 6818 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 24202 6818 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 24203 6819 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 24204 6819 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 24205 6819 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 24206 6819 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 24207 6819 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 24208 6819 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 24209 6819 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 24210 6819 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 24211 6819 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 24212 6819 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 24213 6819 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 24214 6819 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 24215 6819 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24216 6819 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 24217 6819 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 24218 6819 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 24219 6819 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 24220 6819 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24221 6819 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 24222 6819 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 24223 6820 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00af 00afd8b6 size 4
Debug: 24224 6820 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 24225 6820 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24226 6820 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 24227 6820 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 24228 6820 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 24229 6820 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 24230 6820 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 24231 6820 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 24232 6820 armv7m.c:144 armv7m_restore_context():  
Debug: 24233 6820 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 24234 6821 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 24235 6821 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 24236 6821 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 24237 6821 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 24238 6821 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 24239 6821 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 24240 6821 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 24241 6821 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 24242 6821 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 24243 6822 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 24244 6822 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 24245 6822 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 24246 6822 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 24247 6840 cortex_m.c:548 cortex_m_poll():  
Debug: 24248 6840 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 24249 6841 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 24250 6841 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 24251 6841 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 24252 6842 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 24253 6842 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 24254 6842 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 24255 6842 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 24256 6842 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 24257 6842 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 24258 6843 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 24259 6843 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 24260 6843 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 24261 6843 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 24262 6843 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 24263 6843 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 24264 6844 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 24265 6844 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 24266 6844 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 24267 6844 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 24268 6844 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 24269 6844 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 24270 6845 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 24271 6845 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 24272 6845 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 24273 6845 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 24274 6845 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 24275 6845 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 24276 6845 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 24277 6845 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 24278 6845 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 24279 6845 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 24280 6845 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 24281 6845 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 24282 6845 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24283 6845 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 24284 6845 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 24285 6845 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 24286 6845 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 24287 6845 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 24288 6845 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24289 6845 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 24290 6845 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 24291 6846 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 24292 6846 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 24293 6846 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24294 6846 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 24295 6846 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 24296 6846 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 24297 6847 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 24298 6847 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 24299 6847 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 24300 6847 armv7m.c:144 armv7m_restore_context():  
Debug: 24301 6847 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 24302 6848 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 24303 6848 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 24304 6848 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 24305 6848 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 24306 6848 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 24307 6848 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 24308 6848 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 24309 6848 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 24310 6848 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 24311 6848 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 24312 6848 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 24313 6848 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 24314 6849 cortex_m.c:548 cortex_m_poll():  
Debug: 24315 6849 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 24316 6849 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 24317 6849 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 24318 6850 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 24319 6850 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 24320 6850 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 24321 6850 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 24322 6850 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 24323 6850 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 24324 6851 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 24325 6851 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 24326 6851 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 24327 6851 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 24328 6851 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 24329 6851 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 24330 6852 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 24331 6852 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 24332 6852 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 24333 6852 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 24334 6852 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 24335 6852 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 24336 6853 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 24337 6853 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 24338 6853 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 24339 6853 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 24340 6853 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 24341 6853 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 24342 6853 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 24343 6853 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 24344 6853 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 24345 6853 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 24346 6853 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 24347 6853 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 24348 6854 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 24349 6854 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24350 6854 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 24351 6854 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 24352 6854 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 24353 6854 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 24354 6854 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24355 6854 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 24356 6854 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 24357 6854 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00b0 00b0d8b6 size 4
Debug: 24358 6854 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 24359 6854 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24360 6854 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 24361 6854 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 24362 6854 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 24363 6854 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 24364 6854 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 24365 6855 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 24366 6855 armv7m.c:144 armv7m_restore_context():  
Debug: 24367 6855 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 24368 6855 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 24369 6855 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 24370 6855 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 24371 6855 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 24372 6855 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 24373 6855 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 24374 6855 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 24375 6855 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 24376 6855 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 24377 6856 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 24378 6856 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 24379 6856 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 24380 6856 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 24381 6875 cortex_m.c:548 cortex_m_poll():  
Debug: 24382 6875 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 24383 6875 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 24384 6876 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 24385 6876 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 24386 6876 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 24387 6876 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 24388 6877 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 24389 6877 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 24390 6877 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 24391 6877 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 24392 6877 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 24393 6877 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 24394 6878 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 24395 6878 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 24396 6878 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 24397 6878 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 24398 6878 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 24399 6878 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 24400 6879 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 24401 6879 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 24402 6879 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 24403 6879 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 24404 6879 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 24405 6880 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 24406 6880 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 24407 6880 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 24408 6880 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 24409 6880 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 24410 6880 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 24411 6880 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 24412 6880 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 24413 6880 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 24414 6880 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 24415 6880 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 24416 6880 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24417 6880 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 24418 6880 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 24419 6880 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 24420 6880 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 24421 6880 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 24422 6880 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24423 6880 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 24424 6880 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 24425 6880 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 24426 6880 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 24427 6880 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24428 6880 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 24429 6880 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 24430 6880 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 24431 6882 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 24432 6882 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 24433 6882 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 24434 6882 armv7m.c:144 armv7m_restore_context():  
Debug: 24435 6882 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 24436 6883 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 24437 6883 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 24438 6883 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 24439 6883 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 24440 6883 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 24441 6883 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 24442 6883 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 24443 6883 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 24444 6883 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 24445 6883 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 24446 6883 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 24447 6883 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 24448 6883 cortex_m.c:548 cortex_m_poll():  
Debug: 24449 6883 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 24450 6884 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 24451 6884 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 24452 6884 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 24453 6885 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 24454 6885 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 24455 6885 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 24456 6885 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 24457 6885 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 24458 6885 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 24459 6885 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 24460 6886 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 24461 6886 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 24462 6886 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 24463 6886 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 24464 6886 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 24465 6886 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 24466 6887 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 24467 6887 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 24468 6887 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 24469 6887 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 24470 6887 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 24471 6888 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 24472 6888 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 24473 6888 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 24474 6888 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 24475 6888 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 24476 6888 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 24477 6888 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 24478 6888 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 24479 6888 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 24480 6888 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 24481 6888 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 24482 6888 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 24483 6888 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24484 6888 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 24485 6888 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 24486 6888 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 24487 6888 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 24488 6888 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24489 6888 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 24490 6888 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 24491 6889 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00b1 00b1d8b6 size 4
Debug: 24492 6889 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 24493 6889 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24494 6889 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 24495 6889 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 24496 6889 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 24497 6889 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 24498 6889 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 24499 6889 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 24500 6889 armv7m.c:144 armv7m_restore_context():  
Debug: 24501 6889 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 24502 6889 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 24503 6889 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 24504 6890 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 24505 6890 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 24506 6890 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 24507 6890 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 24508 6890 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 24509 6890 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 24510 6890 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 24511 6890 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 24512 6890 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 24513 6890 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 24514 6890 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 24515 6909 cortex_m.c:548 cortex_m_poll():  
Debug: 24516 6909 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 24517 6910 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 24518 6910 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 24519 6910 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 24520 6910 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 24521 6910 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 24522 6911 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 24523 6911 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 24524 6911 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 24525 6911 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 24526 6911 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 24527 6911 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 24528 6912 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 24529 6912 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 24530 6912 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 24531 6912 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 24532 6912 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 24533 6912 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 24534 6913 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 24535 6913 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 24536 6913 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 24537 6913 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 24538 6913 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 24539 6913 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 24540 6914 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 24541 6914 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 24542 6914 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 24543 6914 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 24544 6914 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 24545 6914 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 24546 6914 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 24547 6914 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 24548 6914 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 24549 6914 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 24550 6914 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24551 6914 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 24552 6914 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 24553 6914 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 24554 6914 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 24555 6914 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 24556 6914 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24557 6914 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 24558 6914 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 24559 6914 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 24560 6914 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 24561 6914 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24562 6914 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 24563 6914 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 24564 6914 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 24565 6916 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 24566 6916 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 24567 6916 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 24568 6916 armv7m.c:144 armv7m_restore_context():  
Debug: 24569 6916 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 24570 6916 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 24571 6916 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 24572 6917 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 24573 6917 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 24574 6917 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 24575 6917 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 24576 6917 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 24577 6917 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 24578 6917 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 24579 6917 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 24580 6917 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 24581 6917 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 24582 6917 cortex_m.c:548 cortex_m_poll():  
Debug: 24583 6917 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 24584 6918 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 24585 6918 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 24586 6918 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 24587 6918 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 24588 6919 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 24589 6919 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 24590 6919 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 24591 6919 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 24592 6919 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 24593 6919 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 24594 6920 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 24595 6920 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 24596 6920 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 24597 6920 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 24598 6920 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 24599 6921 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 24600 6921 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 24601 6921 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 24602 6921 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 24603 6921 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 24604 6922 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 24605 6922 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 24606 6922 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 24607 6922 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 24608 6922 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 24609 6922 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 24610 6922 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 24611 6922 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 24612 6922 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 24613 6922 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 24614 6922 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 24615 6922 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 24616 6923 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 24617 6923 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24618 6923 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 24619 6923 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 24620 6923 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 24621 6923 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 24622 6923 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24623 6923 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 24624 6923 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 24625 6923 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00b2 00b2d8b6 size 4
Debug: 24626 6923 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 24627 6923 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24628 6923 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 24629 6923 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 24630 6923 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 24631 6923 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 24632 6923 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 24633 6923 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 24634 6923 armv7m.c:144 armv7m_restore_context():  
Debug: 24635 6923 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 24636 6924 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 24637 6924 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 24638 6924 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 24639 6924 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 24640 6924 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 24641 6924 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 24642 6924 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 24643 6924 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 24644 6924 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 24645 6924 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 24646 6924 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 24647 6924 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 24648 6924 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 24649 6943 cortex_m.c:548 cortex_m_poll():  
Debug: 24650 6943 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 24651 6944 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 24652 6944 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 24653 6944 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 24654 6944 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 24655 6945 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 24656 6945 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 24657 6945 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 24658 6945 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 24659 6945 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 24660 6945 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 24661 6946 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 24662 6946 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 24663 6946 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 24664 6946 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 24665 6946 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 24666 6946 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 24667 6947 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 24668 6947 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 24669 6947 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 24670 6947 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 24671 6947 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 24672 6947 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 24673 6948 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 24674 6948 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 24675 6948 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 24676 6948 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 24677 6948 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 24678 6948 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 24679 6948 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 24680 6948 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 24681 6948 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 24682 6948 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 24683 6948 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 24684 6948 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24685 6948 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 24686 6948 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 24687 6948 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 24688 6948 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 24689 6948 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 24690 6948 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24691 6948 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 24692 6948 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 24693 6948 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 24694 6948 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 24695 6948 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24696 6948 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 24697 6948 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 24698 6948 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 24699 6950 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 24700 6950 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 24701 6950 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 24702 6950 armv7m.c:144 armv7m_restore_context():  
Debug: 24703 6950 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 24704 6951 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 24705 6951 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 24706 6951 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 24707 6951 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 24708 6951 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 24709 6951 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 24710 6951 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 24711 6951 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 24712 6951 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 24713 6951 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 24714 6951 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 24715 6951 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 24716 6951 cortex_m.c:548 cortex_m_poll():  
Debug: 24717 6951 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 24718 6952 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 24719 6952 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 24720 6952 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 24721 6953 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 24722 6953 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 24723 6953 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 24724 6953 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 24725 6953 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 24726 6953 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 24727 6954 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 24728 6954 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 24729 6954 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 24730 6955 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 24731 6955 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 24732 6955 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 24733 6955 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 24734 6955 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 24735 6955 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 24736 6956 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 24737 6956 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 24738 6956 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 24739 6956 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 24740 6956 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 24741 6956 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 24742 6956 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 24743 6956 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 24744 6957 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 24745 6957 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 24746 6957 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 24747 6957 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 24748 6957 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 24749 6957 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 24750 6957 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 24751 6957 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24752 6957 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 24753 6957 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 24754 6957 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 24755 6957 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 24756 6957 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24757 6957 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 24758 6957 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 24759 6957 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00b3 00b3d8b6 size 4
Debug: 24760 6957 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 24761 6957 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24762 6957 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 24763 6957 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 24764 6957 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 24765 6957 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 24766 6957 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 24767 6958 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 24768 6958 armv7m.c:144 armv7m_restore_context():  
Debug: 24769 6958 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 24770 6958 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 24771 6958 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 24772 6958 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 24773 6958 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 24774 6958 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 24775 6958 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 24776 6958 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 24777 6958 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 24778 6959 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 24779 6959 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 24780 6959 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 24781 6959 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 24782 6959 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 24784 6978 cortex_m.c:548 cortex_m_poll():  
Debug: 24785 6978 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 24786 6979 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 24787 6979 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 24788 6979 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 24789 6979 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 24790 6980 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 24791 6980 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 24792 6980 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 24793 6980 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 24794 6980 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 24795 6980 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 24796 6981 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 24797 6981 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 24798 6981 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 24799 6981 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 24800 6981 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 24801 6981 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 24802 6982 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 24803 6982 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 24804 6982 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 24805 6982 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 24806 6982 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 24807 6982 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 24808 6983 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 24809 6983 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 24810 6983 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 24811 6983 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 24812 6983 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 24813 6983 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 24814 6983 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 24815 6983 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 24816 6983 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 24817 6983 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 24818 6983 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 24819 6983 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24820 6983 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 24821 6983 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 24822 6983 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 24823 6983 psoc4.c:721 psoc4_write(): Downloaded 22912 of 33371 bytes
Debug: 24824 6983 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 24825 6983 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 24826 6983 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24827 6983 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 24828 6983 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 24829 6983 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 24830 6983 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 24831 6983 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24832 6983 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 24833 6983 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 24834 6984 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 24835 6985 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 24836 6985 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 24837 6985 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 24838 6985 armv7m.c:144 armv7m_restore_context():  
Debug: 24839 6985 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 24840 6986 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 24841 6986 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 24842 6986 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 24843 6986 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 24844 6986 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 24845 6986 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 24846 6986 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 24847 6986 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 24848 6986 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 24849 6986 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 24850 6986 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 24851 6986 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 24852 6987 cortex_m.c:548 cortex_m_poll():  
Debug: 24853 6987 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 24854 6987 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 24855 6988 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 24856 6988 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 24857 6988 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 24858 6988 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 24859 6988 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 24860 6988 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 24861 6988 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 24862 6989 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 24863 6989 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 24864 6989 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 24865 6989 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 24866 6989 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 24867 6989 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 24868 6990 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 24869 6990 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 24870 6990 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 24871 6990 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 24872 6990 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 24873 6990 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 24874 6991 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 24875 6991 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 24876 6991 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 24877 6991 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 24878 6991 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 24879 6991 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 24880 6991 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 24881 6991 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 24882 6991 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 24883 6991 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 24884 6991 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 24885 6992 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 24886 6992 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 24887 6992 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24888 6992 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 24889 6992 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 24890 6992 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 24891 6992 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 24892 6992 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24893 6992 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 24894 6992 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 24895 6992 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00b4 00b4d8b6 size 4
Debug: 24896 6992 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 24897 6992 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24898 6992 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 24899 6992 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 24900 6992 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 24901 6992 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 24902 6992 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 24903 6992 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 24904 6992 armv7m.c:144 armv7m_restore_context():  
Debug: 24905 6992 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 24906 6993 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 24907 6993 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 24908 6993 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 24909 6993 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 24910 6993 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 24911 6993 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 24912 6993 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 24913 6993 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 24914 6993 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 24915 6993 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 24916 6993 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 24917 6993 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 24918 6993 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 24919 7012 cortex_m.c:548 cortex_m_poll():  
Debug: 24920 7012 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 24921 7013 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 24922 7013 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 24923 7013 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 24924 7013 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 24925 7014 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 24926 7014 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 24927 7014 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 24928 7014 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 24929 7014 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 24930 7014 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 24931 7015 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 24932 7015 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 24933 7015 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 24934 7015 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 24935 7015 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 24936 7015 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 24937 7016 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 24938 7016 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 24939 7016 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 24940 7016 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 24941 7016 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 24942 7016 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 24943 7017 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 24944 7017 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 24945 7017 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 24946 7017 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 24947 7017 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 24948 7017 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 24949 7017 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 24950 7017 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 24951 7017 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 24952 7017 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 24953 7017 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 24954 7017 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24955 7017 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 24956 7017 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 24957 7017 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 24958 7017 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 24959 7017 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 24960 7017 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24961 7017 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 24962 7017 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 24963 7018 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 24964 7018 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 24965 7018 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24966 7018 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 24967 7018 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 24968 7018 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 24969 7019 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 24970 7019 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 24971 7019 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 24972 7019 armv7m.c:144 armv7m_restore_context():  
Debug: 24973 7019 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 24974 7020 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 24975 7020 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 24976 7020 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 24977 7020 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 24978 7020 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 24979 7020 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 24980 7020 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 24981 7020 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 24982 7021 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 24983 7021 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 24984 7021 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 24985 7021 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 24986 7021 cortex_m.c:548 cortex_m_poll():  
Debug: 24987 7021 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 24988 7021 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 24989 7022 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 24990 7022 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 24991 7022 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 24992 7022 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 24993 7022 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 24994 7023 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 24995 7023 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 24996 7023 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 24997 7023 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 24998 7023 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 24999 7023 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 25000 7024 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 25001 7024 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 25002 7024 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 25003 7024 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 25004 7024 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 25005 7024 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 25006 7025 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 25007 7025 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 25008 7025 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 25009 7025 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 25010 7025 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 25011 7025 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 25012 7025 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 25013 7025 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 25014 7026 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 25015 7026 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 25016 7026 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 25017 7026 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 25018 7026 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 25019 7026 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 25020 7026 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 25021 7026 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25022 7026 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 25023 7026 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 25024 7026 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 25025 7026 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 25026 7026 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25027 7026 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 25028 7026 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 25029 7026 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00b5 00b5d8b6 size 4
Debug: 25030 7026 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 25031 7026 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25032 7026 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 25033 7026 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 25034 7026 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 25035 7026 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 25036 7026 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 25037 7027 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 25038 7027 armv7m.c:144 armv7m_restore_context():  
Debug: 25039 7027 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 25040 7027 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 25041 7027 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 25042 7027 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 25043 7027 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 25044 7027 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 25045 7027 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 25046 7027 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 25047 7027 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 25048 7028 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 25049 7028 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 25050 7028 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 25051 7028 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 25052 7028 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 25053 7047 cortex_m.c:548 cortex_m_poll():  
Debug: 25054 7047 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 25055 7047 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 25056 7047 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 25057 7048 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 25058 7048 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 25059 7048 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 25060 7048 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 25061 7048 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 25062 7049 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 25063 7049 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 25064 7049 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 25065 7049 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 25066 7049 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 25067 7050 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 25068 7050 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 25069 7050 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 25070 7050 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 25071 7050 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 25072 7050 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 25073 7051 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 25074 7051 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 25075 7051 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 25076 7051 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 25077 7051 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 25078 7051 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 25079 7051 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 25080 7051 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 25081 7052 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 25082 7052 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 25083 7052 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 25084 7052 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 25085 7052 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 25086 7052 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 25087 7052 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 25088 7052 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25089 7052 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 25090 7052 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 25091 7052 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 25092 7052 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 25093 7052 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 25094 7052 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25095 7052 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 25096 7052 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 25097 7052 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 25098 7052 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 25099 7052 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25100 7052 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 25101 7052 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 25102 7052 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 25103 7054 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 25104 7054 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 25105 7054 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 25106 7054 armv7m.c:144 armv7m_restore_context():  
Debug: 25107 7054 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 25108 7055 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 25109 7055 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 25110 7055 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 25111 7055 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 25112 7055 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 25113 7055 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 25114 7055 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 25115 7055 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 25116 7055 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 25117 7055 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 25118 7055 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 25119 7055 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 25120 7056 cortex_m.c:548 cortex_m_poll():  
Debug: 25121 7056 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 25122 7056 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 25123 7056 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 25124 7057 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 25125 7057 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 25126 7057 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 25127 7057 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 25128 7057 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 25129 7057 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 25130 7058 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 25131 7058 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 25132 7058 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 25133 7058 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 25134 7058 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 25135 7058 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 25136 7059 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 25137 7059 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 25138 7059 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 25139 7059 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 25140 7059 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 25141 7059 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 25142 7060 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 25143 7060 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 25144 7060 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 25145 7060 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 25146 7060 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 25147 7060 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 25148 7060 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 25149 7060 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 25150 7060 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 25151 7060 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 25152 7060 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 25153 7061 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 25154 7061 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 25155 7061 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25156 7061 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 25157 7061 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 25158 7061 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 25159 7061 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 25160 7061 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25161 7061 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 25162 7061 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 25163 7061 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00b6 00b6d8b6 size 4
Debug: 25164 7061 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 25165 7061 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25166 7061 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 25167 7061 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 25168 7061 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 25169 7061 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 25170 7061 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 25171 7061 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 25172 7061 armv7m.c:144 armv7m_restore_context():  
Debug: 25173 7061 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 25174 7062 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 25175 7062 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 25176 7062 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 25177 7062 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 25178 7062 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 25179 7062 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 25180 7062 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 25181 7062 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 25182 7062 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 25183 7063 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 25184 7063 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 25185 7063 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 25186 7063 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 25187 7082 cortex_m.c:548 cortex_m_poll():  
Debug: 25188 7082 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 25189 7082 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 25190 7083 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 25191 7083 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 25192 7084 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 25193 7084 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 25194 7084 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 25195 7084 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 25196 7084 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 25197 7084 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 25198 7084 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 25199 7084 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 25200 7085 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 25201 7085 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 25202 7085 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 25203 7085 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 25204 7085 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 25205 7085 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 25206 7086 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 25207 7086 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 25208 7086 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 25209 7086 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 25210 7086 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 25211 7086 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 25212 7087 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 25213 7087 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 25214 7087 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 25215 7087 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 25216 7087 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 25217 7087 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 25218 7087 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 25219 7087 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 25220 7087 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 25221 7087 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 25222 7087 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25223 7087 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 25224 7087 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 25225 7087 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 25226 7087 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 25227 7087 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 25228 7087 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25229 7087 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 25230 7087 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 25231 7087 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 25232 7087 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 25233 7087 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25234 7087 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 25235 7087 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 25236 7087 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 25237 7088 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 25238 7088 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 25239 7088 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 25240 7088 armv7m.c:144 armv7m_restore_context():  
Debug: 25241 7089 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 25242 7089 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 25243 7089 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 25244 7089 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 25245 7089 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 25246 7089 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 25247 7089 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 25248 7089 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 25249 7089 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 25250 7089 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 25251 7090 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 25252 7090 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 25253 7090 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 25254 7090 cortex_m.c:548 cortex_m_poll():  
Debug: 25255 7090 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 25256 7090 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 25257 7090 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 25258 7091 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 25259 7091 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 25260 7091 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 25261 7091 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 25262 7091 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 25263 7091 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 25264 7092 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 25265 7092 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 25266 7092 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 25267 7092 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 25268 7092 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 25269 7092 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 25270 7093 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 25271 7093 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 25272 7093 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 25273 7093 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 25274 7093 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 25275 7093 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 25276 7094 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 25277 7094 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 25278 7094 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 25279 7094 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 25280 7094 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 25281 7094 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 25282 7094 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 25283 7094 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 25284 7094 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 25285 7094 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 25286 7094 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 25287 7095 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 25288 7095 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 25289 7095 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25290 7095 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 25291 7095 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 25292 7095 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 25293 7095 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 25294 7095 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25295 7095 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 25296 7095 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 25297 7095 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00b7 00b7d8b6 size 4
Debug: 25298 7095 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 25299 7095 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25300 7095 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 25301 7095 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 25302 7095 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 25303 7095 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 25304 7095 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 25305 7095 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 25306 7095 armv7m.c:144 armv7m_restore_context():  
Debug: 25307 7095 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 25308 7096 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 25309 7096 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 25310 7096 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 25311 7096 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 25312 7096 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 25313 7096 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 25314 7096 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 25315 7096 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 25316 7096 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 25317 7096 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 25318 7096 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 25319 7096 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 25320 7097 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 25321 7115 cortex_m.c:548 cortex_m_poll():  
Debug: 25322 7115 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 25323 7116 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 25324 7116 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 25325 7116 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 25326 7117 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 25327 7117 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 25328 7117 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 25329 7117 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 25330 7117 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 25331 7117 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 25332 7118 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 25333 7118 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 25334 7118 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 25335 7118 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 25336 7118 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 25337 7118 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 25338 7119 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 25339 7119 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 25340 7119 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 25341 7119 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 25342 7119 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 25343 7119 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 25344 7121 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 25345 7121 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 25346 7121 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 25347 7121 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 25348 7121 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 25349 7121 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 25350 7121 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 25351 7121 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 25352 7121 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 25353 7121 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 25354 7122 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 25355 7122 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 25356 7122 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25357 7122 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 25358 7122 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 25359 7122 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 25360 7122 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 25361 7122 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 25362 7122 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25363 7122 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 25364 7122 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 25365 7122 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 25366 7122 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 25367 7122 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25368 7122 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 25369 7122 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 25370 7122 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 25371 7123 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 25372 7124 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 25373 7124 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 25374 7124 armv7m.c:144 armv7m_restore_context():  
Debug: 25375 7124 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 25376 7124 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 25377 7124 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 25378 7124 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 25379 7124 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 25380 7124 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 25381 7124 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 25382 7125 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 25383 7125 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 25384 7125 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 25385 7125 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 25386 7125 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 25387 7125 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 25388 7125 cortex_m.c:548 cortex_m_poll():  
Debug: 25389 7125 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 25390 7125 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 25391 7126 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 25392 7126 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 25393 7126 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 25394 7126 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 25395 7127 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 25396 7127 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 25397 7127 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 25398 7127 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 25399 7127 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 25400 7127 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 25401 7128 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 25402 7128 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 25403 7128 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 25404 7128 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 25405 7128 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 25406 7128 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 25407 7129 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 25408 7129 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 25409 7129 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 25410 7129 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 25411 7129 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 25412 7129 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 25413 7130 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 25414 7130 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 25415 7130 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 25416 7130 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 25417 7130 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 25418 7130 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 25419 7130 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 25420 7130 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 25421 7130 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 25422 7130 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 25423 7130 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25424 7130 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 25425 7130 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 25426 7130 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 25427 7130 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 25428 7130 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25429 7130 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 25430 7130 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 25431 7130 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00b8 00b8d8b6 size 4
Debug: 25432 7130 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 25433 7130 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25434 7130 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 25435 7130 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 25436 7130 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 25437 7131 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 25438 7131 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 25439 7131 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 25440 7131 armv7m.c:144 armv7m_restore_context():  
Debug: 25441 7131 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 25442 7131 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 25443 7131 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 25444 7131 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 25445 7131 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 25446 7131 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 25447 7131 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 25448 7132 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 25449 7132 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 25450 7132 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 25451 7132 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 25452 7132 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 25453 7132 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 25454 7132 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 25455 7151 cortex_m.c:548 cortex_m_poll():  
Debug: 25456 7151 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 25457 7151 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 25458 7152 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 25459 7152 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 25460 7152 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 25461 7152 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 25462 7152 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 25463 7152 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 25464 7153 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 25465 7153 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 25466 7153 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 25467 7153 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 25468 7153 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 25469 7153 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 25470 7154 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 25471 7154 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 25472 7154 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 25473 7154 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 25474 7155 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 25475 7155 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 25476 7155 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 25477 7155 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 25478 7156 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 25479 7156 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 25480 7156 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 25481 7156 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 25482 7156 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 25483 7156 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 25484 7156 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 25485 7156 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 25486 7156 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 25487 7156 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 25488 7156 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 25489 7156 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 25490 7156 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25491 7156 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 25492 7156 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 25493 7156 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 25494 7156 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 25495 7156 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 25496 7156 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25497 7156 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 25498 7156 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 25499 7157 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 25500 7157 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 25501 7157 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25502 7157 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 25503 7157 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 25504 7157 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 25505 7158 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 25506 7158 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 25507 7158 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 25508 7158 armv7m.c:144 armv7m_restore_context():  
Debug: 25509 7158 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 25510 7159 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 25511 7159 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 25512 7159 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 25513 7159 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 25514 7159 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 25515 7159 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 25516 7159 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 25517 7159 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 25518 7159 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 25519 7159 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 25520 7159 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 25521 7159 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 25522 7160 cortex_m.c:548 cortex_m_poll():  
Debug: 25523 7160 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 25524 7160 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 25525 7160 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 25526 7160 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 25527 7161 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 25528 7161 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 25529 7161 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 25530 7161 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 25531 7161 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 25532 7161 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 25533 7162 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 25534 7162 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 25535 7162 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 25536 7162 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 25537 7162 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 25538 7162 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 25539 7163 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 25540 7163 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 25541 7163 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 25542 7163 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 25543 7163 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 25544 7163 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 25545 7164 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 25546 7164 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 25547 7164 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 25548 7164 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 25549 7164 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 25550 7164 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 25551 7164 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 25552 7164 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 25553 7164 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 25554 7164 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 25555 7164 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 25556 7164 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 25557 7164 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25558 7164 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 25559 7164 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 25560 7164 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 25561 7164 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 25562 7164 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25563 7164 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 25564 7164 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 25565 7165 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00b9 00b9d8b6 size 4
Debug: 25566 7165 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 25567 7165 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25568 7165 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 25569 7165 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 25570 7165 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 25571 7165 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 25572 7165 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 25573 7165 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 25574 7165 armv7m.c:144 armv7m_restore_context():  
Debug: 25575 7165 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 25576 7165 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 25577 7165 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 25578 7166 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 25579 7166 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 25580 7166 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 25581 7166 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 25582 7166 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 25583 7166 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 25584 7166 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 25585 7166 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 25586 7166 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 25587 7166 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 25588 7166 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 25589 7185 cortex_m.c:548 cortex_m_poll():  
Debug: 25590 7185 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 25591 7186 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 25592 7186 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 25593 7186 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 25594 7186 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 25595 7187 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 25596 7187 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 25597 7187 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 25598 7187 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 25599 7187 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 25600 7187 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 25601 7188 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 25602 7188 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 25603 7188 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 25604 7188 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 25605 7188 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 25606 7188 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 25607 7188 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 25608 7189 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 25609 7189 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 25610 7189 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 25611 7189 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 25612 7189 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 25613 7189 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 25614 7190 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 25615 7190 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 25616 7190 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 25617 7190 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 25618 7190 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 25619 7190 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 25620 7190 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 25621 7190 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 25622 7190 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 25623 7190 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 25624 7190 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25625 7190 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 25626 7190 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 25627 7190 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 25628 7190 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 25629 7190 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 25630 7190 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25631 7190 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 25632 7190 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 25633 7190 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 25634 7190 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 25635 7190 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25636 7190 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 25637 7190 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 25638 7190 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 25639 7192 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 25640 7192 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 25641 7192 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 25642 7192 armv7m.c:144 armv7m_restore_context():  
Debug: 25643 7192 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 25644 7192 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 25645 7192 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 25646 7193 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 25647 7193 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 25648 7193 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 25649 7193 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 25650 7193 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 25651 7193 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 25652 7193 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 25653 7193 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 25654 7193 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 25655 7193 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 25656 7193 cortex_m.c:548 cortex_m_poll():  
Debug: 25657 7193 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 25658 7194 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 25659 7194 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 25660 7194 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 25661 7194 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 25662 7195 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 25663 7195 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 25664 7195 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 25665 7195 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 25666 7195 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 25667 7195 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 25668 7196 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 25669 7196 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 25670 7196 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 25671 7196 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 25672 7196 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 25673 7196 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 25674 7197 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 25675 7197 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 25676 7197 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 25677 7197 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 25678 7197 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 25679 7197 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 25680 7198 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 25681 7198 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 25682 7198 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 25683 7198 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 25684 7198 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 25685 7198 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 25686 7198 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 25687 7198 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 25688 7198 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 25689 7198 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 25690 7198 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 25691 7198 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25692 7198 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 25693 7198 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 25694 7198 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 25695 7198 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 25696 7198 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25697 7198 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 25698 7198 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 25699 7198 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00ba 00bad8b6 size 4
Debug: 25700 7198 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 25701 7198 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25702 7198 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 25703 7198 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 25704 7198 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 25705 7199 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 25706 7199 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 25707 7199 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 25708 7199 armv7m.c:144 armv7m_restore_context():  
Debug: 25709 7199 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 25710 7199 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 25711 7199 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 25712 7199 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 25713 7199 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 25714 7200 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 25715 7200 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 25716 7200 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 25717 7200 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 25718 7200 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 25719 7200 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 25720 7200 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 25721 7200 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 25722 7200 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 25723 7219 cortex_m.c:548 cortex_m_poll():  
Debug: 25724 7219 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 25725 7219 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 25726 7220 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 25727 7220 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 25728 7220 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 25729 7220 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 25730 7221 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 25731 7221 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 25732 7221 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 25733 7221 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 25734 7222 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 25735 7222 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 25736 7222 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 25737 7222 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 25738 7222 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 25739 7222 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 25740 7223 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 25741 7223 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 25742 7223 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 25743 7223 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 25744 7223 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 25745 7224 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 25746 7224 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 25747 7224 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 25748 7224 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 25749 7224 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 25750 7224 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 25751 7224 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 25752 7224 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 25753 7224 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 25754 7224 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 25755 7224 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 25756 7224 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 25757 7224 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 25758 7224 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25759 7224 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 25760 7224 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 25761 7224 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 25762 7224 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 25763 7224 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 25764 7224 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25765 7224 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 25766 7225 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 25767 7225 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 25768 7225 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 25769 7225 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25770 7225 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 25771 7225 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 25772 7225 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 25773 7226 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 25774 7226 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 25775 7226 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 25776 7226 armv7m.c:144 armv7m_restore_context():  
Debug: 25777 7226 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 25778 7227 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 25779 7227 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 25780 7227 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 25781 7227 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 25782 7227 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 25783 7227 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 25784 7227 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 25785 7227 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 25786 7227 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 25787 7227 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 25788 7228 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 25789 7228 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 25790 7228 cortex_m.c:548 cortex_m_poll():  
Debug: 25791 7228 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 25792 7228 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 25793 7228 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 25794 7229 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 25795 7229 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 25796 7229 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 25797 7229 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 25798 7229 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 25799 7229 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 25800 7230 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 25801 7230 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 25802 7230 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 25803 7230 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 25804 7230 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 25805 7230 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 25806 7231 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 25807 7231 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 25808 7231 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 25809 7231 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 25810 7231 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 25811 7231 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 25812 7232 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 25813 7232 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 25814 7232 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 25815 7232 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 25816 7232 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 25817 7232 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 25818 7232 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 25819 7232 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 25820 7232 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 25821 7232 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 25822 7232 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 25823 7233 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 25824 7233 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 25825 7233 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25826 7233 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 25827 7233 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 25828 7233 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 25829 7233 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 25830 7233 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25831 7233 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 25832 7233 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 25833 7233 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00bb 00bbd8b6 size 4
Debug: 25834 7233 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 25835 7233 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25836 7233 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 25837 7233 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 25838 7233 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 25839 7233 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 25840 7233 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 25841 7233 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 25842 7233 armv7m.c:144 armv7m_restore_context():  
Debug: 25843 7233 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 25844 7234 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 25845 7234 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 25846 7234 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 25847 7234 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 25848 7234 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 25849 7234 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 25850 7234 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 25851 7234 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 25852 7234 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 25853 7234 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 25854 7234 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 25855 7234 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 25856 7234 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 25857 7253 cortex_m.c:548 cortex_m_poll():  
Debug: 25858 7253 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 25859 7254 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 25860 7254 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 25861 7255 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 25862 7255 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 25863 7255 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 25864 7255 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 25865 7255 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 25866 7255 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 25867 7256 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 25868 7256 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 25869 7256 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 25870 7256 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 25871 7256 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 25872 7256 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 25873 7257 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 25874 7257 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 25875 7257 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 25876 7257 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 25877 7257 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 25878 7257 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 25879 7258 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 25880 7258 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 25881 7258 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 25882 7258 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 25883 7258 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 25884 7258 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 25885 7258 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 25886 7258 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 25887 7258 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 25888 7258 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 25889 7258 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 25890 7258 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 25891 7259 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 25892 7259 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25893 7259 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 25894 7259 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 25895 7259 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 25896 7259 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 25897 7259 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 25898 7259 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25899 7259 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 25900 7259 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 25901 7259 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 25902 7259 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 25903 7259 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25904 7259 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 25905 7259 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 25906 7259 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 25907 7260 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 25908 7260 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 25909 7261 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 25910 7261 armv7m.c:144 armv7m_restore_context():  
Debug: 25911 7261 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 25912 7261 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 25913 7261 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 25914 7261 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 25915 7261 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 25916 7261 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 25917 7261 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 25918 7261 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 25919 7261 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 25920 7262 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 25921 7262 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 25922 7262 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 25923 7262 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 25924 7262 cortex_m.c:548 cortex_m_poll():  
Debug: 25925 7262 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 25926 7262 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 25927 7263 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 25928 7263 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 25929 7263 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 25930 7263 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 25931 7263 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 25932 7263 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 25933 7264 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 25934 7264 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 25935 7264 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 25936 7264 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 25937 7264 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 25938 7264 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 25939 7265 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 25940 7265 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 25941 7265 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 25942 7265 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 25943 7265 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 25944 7265 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 25945 7266 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 25946 7266 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 25947 7266 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 25948 7266 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 25949 7266 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 25950 7266 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 25951 7266 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 25952 7266 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 25953 7266 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 25954 7266 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 25955 7266 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 25956 7266 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 25957 7267 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 25958 7267 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 25959 7267 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25960 7267 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 25961 7267 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 25962 7267 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 25963 7267 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 25964 7267 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25965 7267 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 25966 7267 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 25967 7267 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00bc 00bcd8b6 size 4
Debug: 25968 7267 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 25969 7267 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25970 7267 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 25971 7267 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 25972 7267 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 25973 7267 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 25974 7267 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 25975 7267 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 25976 7267 armv7m.c:144 armv7m_restore_context():  
Debug: 25977 7267 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 25978 7268 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 25979 7268 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 25980 7268 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 25981 7268 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 25982 7268 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 25983 7268 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 25984 7268 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 25985 7268 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 25986 7268 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 25987 7268 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 25988 7268 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 25989 7269 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 25990 7269 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 25991 7288 cortex_m.c:548 cortex_m_poll():  
Debug: 25992 7288 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 25993 7288 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 25994 7288 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 25995 7288 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 25996 7289 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 25997 7289 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 25998 7289 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 25999 7289 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 26000 7289 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 26001 7289 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 26002 7290 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 26003 7290 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 26004 7290 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 26005 7290 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 26006 7290 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 26007 7290 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 26008 7291 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 26009 7291 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 26010 7291 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 26011 7291 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 26012 7291 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 26013 7291 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 26014 7292 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 26015 7292 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 26016 7292 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 26017 7292 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 26018 7292 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 26019 7292 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 26020 7292 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 26021 7292 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 26022 7292 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 26023 7292 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 26024 7292 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 26025 7292 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 26026 7292 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26027 7292 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 26028 7292 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 26029 7292 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 26030 7292 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 26031 7292 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 26032 7292 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26033 7292 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 26034 7292 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 26035 7293 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 26036 7293 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 26037 7293 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26038 7293 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 26039 7293 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 26040 7293 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 26041 7294 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 26042 7294 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 26043 7294 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 26044 7294 armv7m.c:144 armv7m_restore_context():  
Debug: 26045 7294 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 26046 7295 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 26047 7295 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 26048 7295 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 26049 7295 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 26050 7295 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 26051 7295 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 26052 7295 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 26053 7295 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 26054 7295 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 26055 7295 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 26056 7295 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 26057 7295 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 26058 7295 cortex_m.c:548 cortex_m_poll():  
Debug: 26059 7296 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 26060 7296 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 26061 7296 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 26062 7296 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 26063 7297 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 26064 7297 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 26065 7297 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 26066 7297 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 26067 7297 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 26068 7297 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 26069 7298 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 26070 7298 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 26071 7298 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 26072 7298 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 26073 7298 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 26074 7299 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 26075 7299 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 26076 7299 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 26077 7299 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 26078 7299 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 26079 7299 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 26080 7300 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 26081 7300 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 26082 7300 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 26083 7300 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 26084 7300 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 26085 7300 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 26086 7300 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 26087 7300 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 26088 7300 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 26089 7300 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 26090 7300 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 26091 7300 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 26092 7300 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 26093 7301 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26094 7301 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 26095 7301 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 26096 7301 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 26097 7301 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 26098 7301 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26099 7301 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 26100 7301 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 26101 7301 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00bd 00bdd8b6 size 4
Debug: 26102 7301 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 26103 7301 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26104 7301 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 26105 7301 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 26106 7301 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 26107 7301 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 26108 7301 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 26109 7301 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 26110 7301 armv7m.c:144 armv7m_restore_context():  
Debug: 26111 7301 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 26112 7302 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 26113 7302 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 26114 7302 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 26115 7302 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 26116 7302 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 26117 7302 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 26118 7302 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 26119 7302 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 26120 7302 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 26121 7302 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 26122 7302 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 26123 7302 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 26124 7302 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 26125 7321 cortex_m.c:548 cortex_m_poll():  
Debug: 26126 7321 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 26127 7322 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 26128 7322 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 26129 7322 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 26130 7322 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 26131 7323 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 26132 7323 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 26133 7323 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 26134 7323 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 26135 7323 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 26136 7323 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 26137 7324 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 26138 7324 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 26139 7324 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 26140 7324 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 26141 7324 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 26142 7324 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 26143 7325 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 26144 7325 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 26145 7325 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 26146 7325 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 26147 7325 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 26148 7325 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 26149 7326 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 26150 7326 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 26151 7326 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 26152 7326 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 26153 7326 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 26154 7326 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 26155 7326 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 26156 7326 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 26157 7326 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 26158 7326 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 26159 7326 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 26160 7326 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26161 7326 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 26162 7326 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 26163 7326 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 26164 7326 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 26165 7326 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 26166 7326 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26167 7326 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 26168 7326 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 26169 7326 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 26170 7326 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 26171 7326 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26172 7326 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 26173 7326 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 26174 7326 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 26175 7328 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 26176 7328 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 26177 7328 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 26178 7328 armv7m.c:144 armv7m_restore_context():  
Debug: 26179 7328 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 26180 7329 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 26181 7329 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 26182 7329 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 26183 7329 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 26184 7329 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 26185 7329 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 26186 7329 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 26187 7329 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 26188 7329 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 26189 7329 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 26190 7329 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 26191 7329 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 26192 7329 cortex_m.c:548 cortex_m_poll():  
Debug: 26193 7329 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 26194 7330 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 26195 7330 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 26196 7330 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 26197 7331 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 26198 7331 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 26199 7331 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 26200 7331 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 26201 7331 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 26202 7331 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 26203 7332 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 26204 7332 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 26205 7332 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 26206 7332 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 26207 7332 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 26208 7332 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 26209 7333 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 26210 7333 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 26211 7333 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 26212 7333 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 26213 7333 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 26214 7333 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 26215 7334 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 26216 7334 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 26217 7334 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 26218 7334 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 26219 7334 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 26220 7334 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 26221 7334 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 26222 7334 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 26223 7334 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 26224 7334 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 26225 7334 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 26226 7334 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 26227 7334 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26228 7334 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 26229 7334 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 26230 7334 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 26231 7334 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 26232 7334 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26233 7334 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 26234 7334 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 26235 7335 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00be 00bed8b6 size 4
Debug: 26236 7335 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 26237 7335 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26238 7335 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 26239 7335 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 26240 7335 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 26241 7335 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 26242 7335 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 26243 7335 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 26244 7335 armv7m.c:144 armv7m_restore_context():  
Debug: 26245 7335 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 26246 7335 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 26247 7335 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 26248 7336 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 26249 7336 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 26250 7336 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 26251 7336 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 26252 7336 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 26253 7336 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 26254 7336 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 26255 7336 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 26256 7336 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 26257 7336 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 26258 7336 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 26259 7356 cortex_m.c:548 cortex_m_poll():  
Debug: 26260 7356 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 26261 7357 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 26262 7357 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 26263 7357 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 26264 7357 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 26265 7357 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 26266 7358 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 26267 7358 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 26268 7358 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 26269 7358 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 26270 7358 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 26271 7358 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 26272 7359 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 26273 7359 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 26274 7359 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 26275 7359 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 26276 7359 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 26277 7359 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 26278 7360 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 26279 7360 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 26280 7360 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 26281 7360 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 26282 7360 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 26283 7360 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 26284 7361 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 26285 7361 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 26286 7361 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 26287 7361 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 26288 7361 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 26289 7361 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 26290 7361 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 26291 7361 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 26292 7361 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 26293 7361 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 26294 7361 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26295 7361 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 26296 7361 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 26297 7361 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 26298 7361 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 26299 7361 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 26300 7361 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26301 7361 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 26302 7361 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 26303 7361 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 26304 7361 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 26305 7361 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26306 7361 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 26307 7361 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 26308 7361 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 26309 7363 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 26310 7363 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 26311 7363 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 26312 7363 armv7m.c:144 armv7m_restore_context():  
Debug: 26313 7363 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 26314 7363 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 26315 7363 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 26316 7364 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 26317 7364 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 26318 7364 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 26319 7364 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 26320 7364 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 26321 7364 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 26322 7364 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 26323 7364 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 26324 7364 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 26325 7364 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 26326 7364 cortex_m.c:548 cortex_m_poll():  
Debug: 26327 7364 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 26328 7365 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 26329 7365 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 26330 7365 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 26331 7365 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 26332 7366 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 26333 7366 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 26334 7366 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 26335 7366 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 26336 7366 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 26337 7366 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 26338 7367 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 26339 7367 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 26340 7367 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 26341 7367 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 26342 7367 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 26343 7367 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 26344 7368 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 26345 7368 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 26346 7368 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 26347 7368 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 26348 7368 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 26349 7368 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 26350 7369 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 26351 7369 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 26352 7369 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 26353 7369 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 26354 7369 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 26355 7369 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 26356 7369 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 26357 7369 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 26358 7369 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 26359 7369 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 26360 7369 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 26361 7369 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26362 7369 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 26363 7369 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 26364 7369 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 26365 7369 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 26366 7369 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26367 7369 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 26368 7369 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 26369 7369 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00bf 00bfd8b6 size 4
Debug: 26370 7369 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 26371 7369 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26372 7369 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 26373 7369 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 26374 7369 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 26375 7370 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 26376 7370 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 26377 7370 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 26378 7370 armv7m.c:144 armv7m_restore_context():  
Debug: 26379 7370 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 26380 7370 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 26381 7370 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 26382 7370 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 26383 7370 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 26384 7371 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 26385 7371 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 26386 7371 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 26387 7371 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 26388 7371 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 26389 7371 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 26390 7371 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 26391 7371 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 26392 7372 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 26393 7390 cortex_m.c:548 cortex_m_poll():  
Debug: 26394 7390 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 26395 7390 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 26396 7391 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 26397 7391 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 26398 7391 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 26399 7391 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 26400 7391 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 26401 7392 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 26402 7392 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 26403 7392 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 26404 7392 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 26405 7392 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 26406 7392 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 26407 7393 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 26408 7393 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 26409 7393 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 26410 7393 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 26411 7393 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 26412 7393 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 26413 7394 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 26414 7394 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 26415 7394 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 26416 7394 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 26417 7394 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 26418 7394 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 26419 7394 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 26420 7394 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 26421 7395 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 26422 7395 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 26423 7395 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 26424 7395 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 26425 7395 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 26426 7395 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 26427 7395 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 26428 7395 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26429 7395 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 26430 7395 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 26431 7395 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 26432 7395 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 26433 7395 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 26434 7395 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26435 7395 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 26436 7395 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 26437 7395 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 26438 7395 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 26439 7395 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26440 7395 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 26441 7395 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 26442 7395 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 26443 7397 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 26444 7397 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 26445 7397 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 26446 7397 armv7m.c:144 armv7m_restore_context():  
Debug: 26447 7397 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 26448 7397 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 26449 7397 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 26450 7398 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 26451 7398 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 26452 7398 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 26453 7398 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 26454 7398 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 26455 7398 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 26456 7398 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 26457 7398 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 26458 7398 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 26459 7398 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 26460 7398 cortex_m.c:548 cortex_m_poll():  
Debug: 26461 7398 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 26462 7399 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 26463 7399 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 26464 7399 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 26465 7399 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 26466 7400 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 26467 7400 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 26468 7400 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 26469 7400 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 26470 7400 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 26471 7400 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 26472 7401 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 26473 7401 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 26474 7401 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 26475 7401 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 26476 7401 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 26477 7401 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 26478 7402 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 26479 7402 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 26480 7402 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 26481 7402 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 26482 7402 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 26483 7402 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 26484 7403 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 26485 7403 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 26486 7403 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 26487 7403 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 26488 7403 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 26489 7403 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 26490 7403 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 26491 7403 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 26492 7403 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 26493 7403 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 26494 7403 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 26495 7403 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26496 7403 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 26497 7403 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 26498 7403 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 26499 7403 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 26500 7403 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26501 7403 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 26502 7403 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 26503 7403 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00c0 00c0d8b6 size 4
Debug: 26504 7403 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 26505 7404 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26506 7404 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 26507 7404 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 26508 7404 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 26509 7404 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 26510 7404 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 26511 7404 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 26512 7404 armv7m.c:144 armv7m_restore_context():  
Debug: 26513 7404 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 26514 7405 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 26515 7405 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 26516 7405 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 26517 7405 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 26518 7405 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 26519 7405 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 26520 7405 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 26521 7405 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 26522 7405 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 26523 7405 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 26524 7405 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 26525 7405 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 26526 7405 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 26527 7424 cortex_m.c:548 cortex_m_poll():  
Debug: 26528 7424 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 26529 7425 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 26530 7425 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 26531 7425 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 26532 7425 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 26533 7426 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 26534 7426 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 26535 7426 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 26536 7426 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 26537 7426 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 26538 7426 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 26539 7427 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 26540 7427 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 26541 7427 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 26542 7427 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 26543 7427 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 26544 7427 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 26545 7428 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 26546 7428 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 26547 7428 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 26548 7428 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 26549 7428 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 26550 7428 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 26551 7429 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 26552 7429 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 26553 7429 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 26554 7429 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 26555 7429 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 26556 7429 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 26557 7429 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 26558 7429 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 26559 7429 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 26560 7429 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 26561 7429 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 26562 7429 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26563 7429 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 26564 7429 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 26565 7429 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 26566 7429 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 26567 7429 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 26568 7429 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26569 7429 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 26570 7429 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 26571 7429 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 26572 7429 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 26573 7429 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26574 7429 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 26575 7429 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 26576 7429 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 26577 7431 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 26578 7431 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 26579 7431 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 26580 7431 armv7m.c:144 armv7m_restore_context():  
Debug: 26581 7431 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 26582 7432 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 26583 7432 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 26584 7432 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 26585 7432 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 26586 7432 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 26587 7432 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 26588 7432 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 26589 7432 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 26590 7432 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 26591 7432 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 26592 7432 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 26593 7432 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 26594 7432 cortex_m.c:548 cortex_m_poll():  
Debug: 26595 7432 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 26596 7433 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 26597 7433 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 26598 7433 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 26599 7434 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 26600 7434 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 26601 7434 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 26602 7434 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 26603 7434 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 26604 7434 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 26605 7435 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 26606 7435 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 26607 7435 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 26608 7435 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 26609 7435 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 26610 7435 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 26611 7436 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 26612 7436 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 26613 7436 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 26614 7436 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 26615 7436 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 26616 7437 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 26617 7437 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 26618 7437 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 26619 7437 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 26620 7437 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 26621 7437 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 26622 7438 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 26623 7438 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 26624 7438 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 26625 7438 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 26626 7438 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 26627 7438 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 26628 7438 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 26629 7438 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26630 7438 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 26631 7438 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 26632 7438 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 26633 7438 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 26634 7438 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26635 7438 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 26636 7438 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 26637 7438 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00c1 00c1d8b6 size 4
Debug: 26638 7438 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 26639 7438 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26640 7438 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 26641 7438 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 26642 7438 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 26643 7438 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 26644 7438 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 26645 7439 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 26646 7439 armv7m.c:144 armv7m_restore_context():  
Debug: 26647 7439 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 26648 7439 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 26649 7439 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 26650 7439 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 26651 7439 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 26652 7439 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 26653 7439 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 26654 7439 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 26655 7439 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 26656 7440 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 26657 7440 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 26658 7440 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 26659 7440 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 26660 7440 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 26661 7459 cortex_m.c:548 cortex_m_poll():  
Debug: 26662 7459 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 26663 7459 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 26664 7459 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 26665 7460 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 26666 7460 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 26667 7460 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 26668 7460 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 26669 7460 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 26670 7460 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 26671 7461 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 26672 7461 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 26673 7461 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 26674 7461 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 26675 7461 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 26676 7461 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 26677 7462 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 26678 7462 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 26679 7462 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 26680 7462 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 26681 7462 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 26682 7462 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 26683 7463 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 26684 7463 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 26685 7463 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 26686 7463 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 26687 7463 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 26688 7463 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 26689 7463 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 26690 7463 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 26691 7463 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 26692 7463 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 26693 7463 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 26694 7464 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 26695 7464 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 26696 7464 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26697 7464 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 26698 7464 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 26699 7464 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 26700 7464 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 26701 7464 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 26702 7464 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26703 7464 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 26704 7464 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 26705 7464 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 26706 7464 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 26707 7464 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26708 7464 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 26709 7464 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 26710 7464 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 26711 7465 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 26712 7465 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 26713 7466 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 26714 7466 armv7m.c:144 armv7m_restore_context():  
Debug: 26715 7466 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 26716 7466 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 26717 7466 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 26718 7466 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 26719 7466 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 26720 7466 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 26721 7466 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 26722 7466 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 26723 7466 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 26724 7467 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 26725 7467 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 26726 7467 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 26727 7467 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 26728 7467 cortex_m.c:548 cortex_m_poll():  
Debug: 26729 7467 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 26730 7467 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 26731 7468 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 26732 7468 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 26733 7468 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 26734 7468 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 26735 7468 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 26736 7468 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 26737 7469 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 26738 7469 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 26739 7469 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 26740 7469 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 26741 7469 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 26742 7469 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 26743 7470 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 26744 7470 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 26745 7470 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 26746 7470 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 26747 7471 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 26748 7471 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 26749 7471 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 26750 7471 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 26751 7471 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 26752 7471 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 26753 7472 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 26754 7472 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 26755 7472 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 26756 7472 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 26757 7472 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 26758 7472 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 26759 7472 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 26760 7472 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 26761 7473 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 26762 7473 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 26763 7473 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26764 7473 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 26765 7473 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 26766 7473 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 26767 7473 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 26768 7473 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26769 7473 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 26770 7473 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 26771 7473 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00c2 00c2d8b6 size 4
Debug: 26772 7473 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 26773 7473 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26774 7473 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 26775 7473 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 26776 7473 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 26777 7473 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 26778 7473 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 26779 7473 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 26780 7473 armv7m.c:144 armv7m_restore_context():  
Debug: 26781 7473 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 26782 7474 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 26783 7474 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 26784 7474 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 26785 7474 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 26786 7474 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 26787 7474 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 26788 7474 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 26789 7474 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 26790 7474 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 26791 7474 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 26792 7474 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 26793 7474 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 26794 7475 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 26796 7493 cortex_m.c:548 cortex_m_poll():  
Debug: 26797 7493 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 26798 7493 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 26799 7494 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 26800 7494 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 26801 7494 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 26802 7494 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 26803 7494 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 26804 7495 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 26805 7495 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 26806 7495 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 26807 7495 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 26808 7495 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 26809 7495 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 26810 7496 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 26811 7496 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 26812 7496 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 26813 7496 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 26814 7496 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 26815 7496 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 26816 7497 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 26817 7497 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 26818 7497 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 26819 7497 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 26820 7497 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 26821 7497 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 26822 7497 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 26823 7497 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 26824 7498 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 26825 7498 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 26826 7498 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 26827 7498 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 26828 7498 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 26829 7498 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 26830 7498 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 26831 7498 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26832 7498 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 26833 7498 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 26834 7498 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 26835 7498 psoc4.c:721 psoc4_write(): Downloaded 24832 of 33371 bytes
Debug: 26836 7498 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 26837 7498 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 26838 7498 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26839 7498 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 26840 7498 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 26841 7498 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 26842 7498 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 26843 7498 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26844 7498 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 26845 7498 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 26846 7498 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 26847 7500 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 26848 7500 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 26849 7500 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 26850 7500 armv7m.c:144 armv7m_restore_context():  
Debug: 26851 7500 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 26852 7500 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 26853 7500 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 26854 7501 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 26855 7501 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 26856 7501 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 26857 7501 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 26858 7501 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 26859 7501 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 26860 7501 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 26861 7501 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 26862 7501 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 26863 7501 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 26864 7501 cortex_m.c:548 cortex_m_poll():  
Debug: 26865 7501 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 26866 7502 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 26867 7502 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 26868 7502 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 26869 7502 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 26870 7503 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 26871 7503 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 26872 7503 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 26873 7503 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 26874 7503 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 26875 7505 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 26876 7505 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 26877 7505 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 26878 7505 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 26879 7505 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 26880 7505 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 26881 7505 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 26882 7505 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 26883 7505 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 26884 7505 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 26885 7505 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 26886 7506 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 26887 7506 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 26888 7506 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 26889 7506 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 26890 7506 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 26891 7506 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 26892 7506 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 26893 7506 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 26894 7506 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 26895 7506 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 26896 7506 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 26897 7507 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 26898 7507 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 26899 7507 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26900 7507 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 26901 7507 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 26902 7507 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 26903 7507 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 26904 7507 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26905 7507 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 26906 7507 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 26907 7507 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00c3 00c3d8b6 size 4
Debug: 26908 7507 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 26909 7507 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26910 7507 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 26911 7507 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 26912 7507 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 26913 7507 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 26914 7507 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 26915 7507 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 26916 7507 armv7m.c:144 armv7m_restore_context():  
Debug: 26917 7507 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 26918 7508 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 26919 7508 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 26920 7508 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 26921 7508 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 26922 7508 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 26923 7508 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 26924 7508 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 26925 7508 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 26926 7508 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 26927 7508 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 26928 7508 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 26929 7508 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 26930 7509 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 26931 7527 cortex_m.c:548 cortex_m_poll():  
Debug: 26932 7527 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 26933 7528 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 26934 7528 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 26935 7528 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 26936 7528 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 26937 7529 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 26938 7529 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 26939 7529 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 26940 7529 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 26941 7529 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 26942 7529 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 26943 7530 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 26944 7530 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 26945 7530 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 26946 7530 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 26947 7530 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 26948 7530 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 26949 7531 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 26950 7531 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 26951 7531 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 26952 7531 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 26953 7531 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 26954 7531 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 26955 7532 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 26956 7532 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 26957 7532 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 26958 7532 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 26959 7532 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 26960 7532 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 26961 7532 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 26962 7532 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 26963 7532 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 26964 7532 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 26965 7532 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 26966 7532 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26967 7532 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 26968 7532 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 26969 7532 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 26970 7532 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 26971 7532 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 26972 7532 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26973 7532 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 26974 7532 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 26975 7532 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 26976 7532 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 26977 7533 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26978 7533 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 26979 7533 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 26980 7533 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 26981 7534 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 26982 7534 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 26983 7534 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 26984 7534 armv7m.c:144 armv7m_restore_context():  
Debug: 26985 7534 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 26986 7535 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 26987 7535 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 26988 7535 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 26989 7535 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 26990 7535 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 26991 7535 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 26992 7535 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 26993 7535 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 26994 7535 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 26995 7535 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 26996 7535 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 26997 7535 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 26998 7535 cortex_m.c:548 cortex_m_poll():  
Debug: 26999 7535 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 27000 7536 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 27001 7536 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 27002 7536 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 27003 7537 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 27004 7537 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 27005 7537 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 27006 7537 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 27007 7538 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 27008 7538 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 27009 7538 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 27010 7538 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 27011 7538 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 27012 7538 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 27013 7539 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 27014 7539 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 27015 7539 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 27016 7539 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 27017 7539 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 27018 7539 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 27019 7540 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 27020 7540 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 27021 7540 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 27022 7540 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 27023 7540 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 27024 7540 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 27025 7540 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 27026 7541 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 27027 7541 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 27028 7541 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 27029 7541 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 27030 7541 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 27031 7541 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 27032 7541 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 27033 7541 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27034 7541 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 27035 7541 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 27036 7541 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 27037 7541 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 27038 7541 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27039 7541 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 27040 7541 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 27041 7541 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00c4 00c4d8b6 size 4
Debug: 27042 7541 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 27043 7541 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27044 7541 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 27045 7541 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 27046 7541 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 27047 7541 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 27048 7541 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 27049 7541 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 27050 7541 armv7m.c:144 armv7m_restore_context():  
Debug: 27051 7541 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 27052 7542 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 27053 7542 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 27054 7542 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 27055 7542 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 27056 7542 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 27057 7542 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 27058 7542 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 27059 7542 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 27060 7542 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 27061 7543 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 27062 7543 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 27063 7543 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 27064 7543 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 27065 7562 cortex_m.c:548 cortex_m_poll():  
Debug: 27066 7563 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 27067 7563 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 27068 7563 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 27069 7563 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 27070 7564 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 27071 7564 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 27072 7564 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 27073 7564 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 27074 7564 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 27075 7565 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 27076 7565 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 27077 7565 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 27078 7565 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 27079 7565 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 27080 7565 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 27081 7566 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 27082 7566 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 27083 7566 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 27084 7566 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 27085 7566 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 27086 7566 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 27087 7567 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 27088 7567 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 27089 7567 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 27090 7567 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 27091 7567 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 27092 7567 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 27093 7567 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 27094 7567 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 27095 7567 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 27096 7567 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 27097 7567 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 27098 7568 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 27099 7568 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 27100 7568 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27101 7568 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 27102 7568 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 27103 7568 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 27104 7568 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 27105 7568 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 27106 7568 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27107 7568 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 27108 7568 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 27109 7568 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 27110 7568 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 27111 7568 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27112 7568 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 27113 7568 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 27114 7568 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 27115 7569 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 27116 7570 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 27117 7570 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 27118 7570 armv7m.c:144 armv7m_restore_context():  
Debug: 27119 7570 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 27120 7570 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 27121 7570 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 27122 7570 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 27123 7570 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 27124 7570 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 27125 7570 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 27126 7570 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 27127 7570 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 27128 7571 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 27129 7571 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 27130 7571 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 27131 7571 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 27132 7571 cortex_m.c:548 cortex_m_poll():  
Debug: 27133 7571 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 27134 7572 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 27135 7572 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 27136 7572 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 27137 7572 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 27138 7573 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 27139 7573 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 27140 7573 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 27141 7573 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 27142 7573 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 27143 7573 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 27144 7574 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 27145 7574 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 27146 7574 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 27147 7574 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 27148 7574 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 27149 7574 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 27150 7575 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 27151 7575 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 27152 7575 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 27153 7575 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 27154 7575 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 27155 7575 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 27156 7576 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 27157 7576 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 27158 7576 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 27159 7576 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 27160 7576 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 27161 7576 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 27162 7576 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 27163 7576 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 27164 7576 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 27165 7576 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 27166 7576 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 27167 7576 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27168 7576 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 27169 7576 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 27170 7576 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 27171 7576 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 27172 7576 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27173 7576 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 27174 7576 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 27175 7576 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00c5 00c5d8b6 size 4
Debug: 27176 7576 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 27177 7576 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27178 7576 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 27179 7576 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 27180 7576 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 27181 7577 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 27182 7577 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 27183 7577 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 27184 7577 armv7m.c:144 armv7m_restore_context():  
Debug: 27185 7577 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 27186 7577 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 27187 7577 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 27188 7577 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 27189 7577 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 27190 7578 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 27191 7578 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 27192 7578 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 27193 7578 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 27194 7578 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 27195 7578 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 27196 7578 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 27197 7578 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 27198 7578 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 27199 7597 cortex_m.c:548 cortex_m_poll():  
Debug: 27200 7597 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 27201 7597 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 27202 7597 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 27203 7598 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 27204 7598 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 27205 7598 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 27206 7598 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 27207 7598 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 27208 7598 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 27209 7599 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 27210 7599 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 27211 7599 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 27212 7599 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 27213 7599 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 27214 7599 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 27215 7600 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 27216 7600 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 27217 7600 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 27218 7600 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 27219 7600 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 27220 7600 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 27221 7601 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 27222 7601 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 27223 7601 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 27224 7601 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 27225 7601 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 27226 7601 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 27227 7601 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 27228 7601 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 27229 7601 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 27230 7601 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 27231 7601 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 27232 7602 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 27233 7602 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 27234 7602 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27235 7602 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 27236 7602 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 27237 7602 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 27238 7602 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 27239 7602 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 27240 7602 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27241 7602 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 27242 7602 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 27243 7602 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 27244 7602 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 27245 7602 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27246 7602 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 27247 7602 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 27248 7602 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 27249 7603 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 27250 7604 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 27251 7604 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 27252 7604 armv7m.c:144 armv7m_restore_context():  
Debug: 27253 7604 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 27254 7604 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 27255 7604 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 27256 7604 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 27257 7604 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 27258 7605 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 27259 7605 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 27260 7605 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 27261 7605 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 27262 7605 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 27263 7605 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 27264 7605 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 27265 7605 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 27266 7605 cortex_m.c:548 cortex_m_poll():  
Debug: 27267 7605 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 27268 7606 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 27269 7606 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 27270 7606 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 27271 7606 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 27272 7607 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 27273 7607 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 27274 7607 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 27275 7607 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 27276 7607 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 27277 7607 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 27278 7608 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 27279 7608 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 27280 7608 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 27281 7608 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 27282 7608 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 27283 7608 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 27284 7609 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 27285 7609 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 27286 7609 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 27287 7609 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 27288 7609 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 27289 7609 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 27290 7610 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 27291 7610 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 27292 7610 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 27293 7610 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 27294 7610 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 27295 7610 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 27296 7610 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 27297 7610 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 27298 7610 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 27299 7610 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 27300 7610 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 27301 7610 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27302 7610 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 27303 7610 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 27304 7610 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 27305 7610 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 27306 7610 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27307 7610 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 27308 7610 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 27309 7610 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00c6 00c6d8b6 size 4
Debug: 27310 7610 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 27311 7611 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27312 7611 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 27313 7611 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 27314 7611 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 27315 7611 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 27316 7611 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 27317 7611 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 27318 7611 armv7m.c:144 armv7m_restore_context():  
Debug: 27319 7611 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 27320 7611 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 27321 7611 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 27322 7612 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 27323 7612 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 27324 7612 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 27325 7612 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 27326 7612 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 27327 7612 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 27328 7612 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 27329 7612 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 27330 7612 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 27331 7612 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 27332 7612 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 27333 7631 cortex_m.c:548 cortex_m_poll():  
Debug: 27334 7631 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 27335 7632 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 27336 7632 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 27337 7632 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 27338 7632 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 27339 7633 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 27340 7633 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 27341 7633 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 27342 7633 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 27343 7633 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 27344 7633 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 27345 7634 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 27346 7634 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 27347 7634 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 27348 7634 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 27349 7634 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 27350 7634 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 27351 7635 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 27352 7635 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 27353 7635 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 27354 7635 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 27355 7635 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 27356 7635 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 27357 7636 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 27358 7636 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 27359 7636 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 27360 7636 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 27361 7636 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 27362 7636 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 27363 7636 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 27364 7636 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 27365 7636 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 27366 7636 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 27367 7636 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 27368 7636 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27369 7636 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 27370 7636 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 27371 7636 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 27372 7636 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 27373 7636 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 27374 7636 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27375 7636 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 27376 7636 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 27377 7636 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 27378 7636 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 27379 7636 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27380 7636 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 27381 7636 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 27382 7636 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 27383 7638 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 27384 7638 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 27385 7638 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 27386 7638 armv7m.c:144 armv7m_restore_context():  
Debug: 27387 7638 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 27388 7638 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 27389 7639 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 27390 7639 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 27391 7639 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 27392 7639 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 27393 7639 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 27394 7639 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 27395 7639 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 27396 7639 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 27397 7639 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 27398 7639 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 27399 7639 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 27400 7639 cortex_m.c:548 cortex_m_poll():  
Debug: 27401 7639 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 27402 7640 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 27403 7640 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 27404 7640 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 27405 7640 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 27406 7641 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 27407 7641 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 27408 7641 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 27409 7641 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 27410 7641 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 27411 7642 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 27412 7642 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 27413 7642 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 27414 7642 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 27415 7642 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 27416 7642 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 27417 7643 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 27418 7643 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 27419 7643 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 27420 7643 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 27421 7643 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 27422 7643 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 27423 7643 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 27424 7644 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 27425 7644 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 27426 7644 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 27427 7644 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 27428 7644 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 27429 7644 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 27430 7644 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 27431 7644 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 27432 7644 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 27433 7644 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 27434 7644 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 27435 7644 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27436 7644 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 27437 7644 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 27438 7644 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 27439 7644 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 27440 7644 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27441 7644 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 27442 7644 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 27443 7644 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00c7 00c7d8b6 size 4
Debug: 27444 7645 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 27445 7645 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27446 7645 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 27447 7645 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 27448 7645 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 27449 7645 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 27450 7645 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 27451 7645 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 27452 7645 armv7m.c:144 armv7m_restore_context():  
Debug: 27453 7645 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 27454 7645 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 27455 7645 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 27456 7646 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 27457 7646 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 27458 7646 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 27459 7646 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 27460 7646 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 27461 7646 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 27462 7646 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 27463 7646 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 27464 7646 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 27465 7646 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 27466 7646 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 27467 7665 cortex_m.c:548 cortex_m_poll():  
Debug: 27468 7665 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 27469 7665 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 27470 7666 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 27471 7666 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 27472 7666 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 27473 7666 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 27474 7666 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 27475 7667 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 27476 7667 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 27477 7667 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 27478 7667 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 27479 7667 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 27480 7667 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 27481 7668 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 27482 7668 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 27483 7668 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 27484 7668 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 27485 7668 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 27486 7668 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 27487 7669 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 27488 7669 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 27489 7669 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 27490 7669 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 27491 7669 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 27492 7669 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 27493 7669 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 27494 7669 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 27495 7670 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 27496 7670 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 27497 7670 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 27498 7670 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 27499 7670 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 27500 7670 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 27501 7670 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 27502 7670 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27503 7670 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 27504 7670 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 27505 7670 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 27506 7670 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 27507 7670 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 27508 7670 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27509 7670 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 27510 7670 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 27511 7670 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 27512 7670 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 27513 7670 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27514 7670 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 27515 7670 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 27516 7670 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 27517 7672 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 27518 7672 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 27519 7672 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 27520 7672 armv7m.c:144 armv7m_restore_context():  
Debug: 27521 7672 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 27522 7673 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 27523 7673 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 27524 7673 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 27525 7673 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 27526 7673 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 27527 7673 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 27528 7673 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 27529 7673 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 27530 7673 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 27531 7674 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 27532 7674 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 27533 7674 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 27534 7674 cortex_m.c:548 cortex_m_poll():  
Debug: 27535 7674 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 27536 7674 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 27537 7675 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 27538 7675 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 27539 7675 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 27540 7675 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 27541 7675 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 27542 7675 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 27543 7676 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 27544 7676 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 27545 7676 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 27546 7676 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 27547 7676 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 27548 7676 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 27549 7677 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 27550 7677 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 27551 7677 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 27552 7677 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 27553 7677 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 27554 7677 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 27555 7678 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 27556 7678 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 27557 7678 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 27558 7678 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 27559 7678 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 27560 7678 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 27561 7678 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 27562 7678 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 27563 7678 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 27564 7678 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 27565 7678 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 27566 7678 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 27567 7679 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 27568 7679 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 27569 7679 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27570 7679 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 27571 7679 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 27572 7679 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 27573 7679 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 27574 7679 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27575 7679 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 27576 7679 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 27577 7679 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00c8 00c8d8b6 size 4
Debug: 27578 7679 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 27579 7679 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27580 7679 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 27581 7679 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 27582 7679 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 27583 7679 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 27584 7679 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 27585 7679 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 27586 7679 armv7m.c:144 armv7m_restore_context():  
Debug: 27587 7679 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 27588 7680 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 27589 7680 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 27590 7680 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 27591 7680 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 27592 7680 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 27593 7680 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 27594 7680 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 27595 7680 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 27596 7680 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 27597 7680 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 27598 7680 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 27599 7680 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 27600 7681 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 27601 7699 cortex_m.c:548 cortex_m_poll():  
Debug: 27602 7699 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 27603 7700 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 27604 7700 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 27605 7700 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 27606 7700 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 27607 7701 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 27608 7701 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 27609 7701 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 27610 7701 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 27611 7701 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 27612 7702 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 27613 7702 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 27614 7702 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 27615 7702 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 27616 7702 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 27617 7703 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 27618 7703 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 27619 7703 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 27620 7703 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 27621 7703 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 27622 7704 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 27623 7704 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 27624 7704 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 27625 7704 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 27626 7704 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 27627 7704 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 27628 7704 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 27629 7705 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 27630 7705 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 27631 7705 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 27632 7705 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 27633 7705 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 27634 7705 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 27635 7705 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 27636 7705 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27637 7705 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 27638 7705 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 27639 7705 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 27640 7705 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 27641 7705 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 27642 7705 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27643 7705 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 27644 7705 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 27645 7705 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 27646 7705 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 27647 7705 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27648 7705 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 27649 7705 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 27650 7705 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 27651 7707 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 27652 7707 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 27653 7707 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 27654 7707 armv7m.c:144 armv7m_restore_context():  
Debug: 27655 7707 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 27656 7707 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 27657 7707 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 27658 7708 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 27659 7708 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 27660 7708 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 27661 7708 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 27662 7708 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 27663 7708 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 27664 7708 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 27665 7708 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 27666 7708 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 27667 7708 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 27668 7708 cortex_m.c:548 cortex_m_poll():  
Debug: 27669 7708 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 27670 7709 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 27671 7709 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 27672 7710 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 27673 7710 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 27674 7710 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 27675 7710 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 27676 7710 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 27677 7710 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 27678 7711 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 27679 7711 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 27680 7711 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 27681 7711 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 27682 7711 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 27683 7712 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 27684 7712 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 27685 7712 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 27686 7712 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 27687 7712 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 27688 7713 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 27689 7713 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 27690 7713 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 27691 7713 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 27692 7713 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 27693 7713 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 27694 7713 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 27695 7713 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 27696 7714 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 27697 7714 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 27698 7714 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 27699 7714 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 27700 7714 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 27701 7714 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 27702 7714 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 27703 7714 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27704 7714 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 27705 7714 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 27706 7714 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 27707 7714 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 27708 7714 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27709 7714 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 27710 7714 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 27711 7714 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00c9 00c9d8b6 size 4
Debug: 27712 7714 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 27713 7714 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27714 7714 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 27715 7714 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 27716 7714 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 27717 7714 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 27718 7714 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 27719 7715 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 27720 7715 armv7m.c:144 armv7m_restore_context():  
Debug: 27721 7715 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 27722 7715 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 27723 7715 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 27724 7715 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 27725 7715 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 27726 7715 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 27727 7715 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 27728 7715 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 27729 7715 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 27730 7716 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 27731 7716 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 27732 7716 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 27733 7716 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 27734 7716 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 27735 7735 cortex_m.c:548 cortex_m_poll():  
Debug: 27736 7735 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 27737 7735 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 27738 7735 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 27739 7736 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 27740 7736 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 27741 7736 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 27742 7736 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 27743 7736 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 27744 7736 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 27745 7737 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 27746 7737 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 27747 7737 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 27748 7737 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 27749 7738 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 27750 7738 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 27751 7738 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 27752 7738 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 27753 7738 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 27754 7738 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 27755 7739 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 27756 7739 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 27757 7739 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 27758 7739 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 27759 7739 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 27760 7739 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 27761 7739 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 27762 7739 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 27763 7740 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 27764 7740 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 27765 7740 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 27766 7740 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 27767 7740 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 27768 7740 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 27769 7740 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 27770 7740 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27771 7740 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 27772 7740 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 27773 7740 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 27774 7740 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 27775 7740 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 27776 7740 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27777 7740 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 27778 7740 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 27779 7740 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 27780 7740 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 27781 7740 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27782 7740 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 27783 7740 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 27784 7740 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 27785 7742 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 27786 7742 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 27787 7742 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 27788 7742 armv7m.c:144 armv7m_restore_context():  
Debug: 27789 7742 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 27790 7742 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 27791 7742 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 27792 7742 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 27793 7742 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 27794 7743 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 27795 7743 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 27796 7743 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 27797 7743 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 27798 7743 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 27799 7743 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 27800 7743 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 27801 7743 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 27802 7743 cortex_m.c:548 cortex_m_poll():  
Debug: 27803 7743 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 27804 7744 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 27805 7744 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 27806 7744 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 27807 7744 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 27808 7744 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 27809 7745 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 27810 7745 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 27811 7745 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 27812 7745 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 27813 7745 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 27814 7745 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 27815 7746 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 27816 7746 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 27817 7746 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 27818 7746 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 27819 7746 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 27820 7746 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 27821 7747 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 27822 7747 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 27823 7747 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 27824 7747 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 27825 7747 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 27826 7747 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 27827 7748 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 27828 7748 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 27829 7748 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 27830 7748 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 27831 7748 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 27832 7748 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 27833 7748 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 27834 7748 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 27835 7748 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 27836 7748 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 27837 7748 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27838 7748 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 27839 7748 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 27840 7748 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 27841 7748 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 27842 7748 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27843 7748 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 27844 7748 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 27845 7748 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00ca 00cad8b6 size 4
Debug: 27846 7748 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 27847 7748 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27848 7748 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 27849 7748 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 27850 7748 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 27851 7749 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 27852 7749 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 27853 7749 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 27854 7749 armv7m.c:144 armv7m_restore_context():  
Debug: 27855 7749 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 27856 7749 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 27857 7749 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 27858 7749 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 27859 7749 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 27860 7750 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 27861 7750 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 27862 7750 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 27863 7750 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 27864 7750 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 27865 7750 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 27866 7750 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 27867 7750 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 27868 7750 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 27869 7769 cortex_m.c:548 cortex_m_poll():  
Debug: 27870 7769 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 27871 7769 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 27872 7770 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 27873 7770 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 27874 7770 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 27875 7770 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 27876 7771 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 27877 7771 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 27878 7771 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 27879 7771 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 27880 7771 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 27881 7771 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 27882 7772 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 27883 7772 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 27884 7772 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 27885 7773 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 27886 7773 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 27887 7773 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 27888 7773 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 27889 7773 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 27890 7773 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 27891 7774 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 27892 7774 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 27893 7774 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 27894 7774 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 27895 7774 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 27896 7774 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 27897 7774 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 27898 7774 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 27899 7774 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 27900 7774 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 27901 7774 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 27902 7774 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 27903 7775 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 27904 7775 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27905 7775 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 27906 7775 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 27907 7775 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 27908 7775 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 27909 7775 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 27910 7775 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27911 7775 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 27912 7775 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 27913 7775 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 27914 7775 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 27915 7775 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27916 7775 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 27917 7775 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 27918 7775 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 27919 7776 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 27920 7776 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 27921 7777 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 27922 7777 armv7m.c:144 armv7m_restore_context():  
Debug: 27923 7777 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 27924 7777 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 27925 7777 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 27926 7777 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 27927 7777 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 27928 7777 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 27929 7777 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 27930 7777 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 27931 7777 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 27932 7778 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 27933 7778 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 27934 7778 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 27935 7778 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 27936 7778 cortex_m.c:548 cortex_m_poll():  
Debug: 27937 7778 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 27938 7778 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 27939 7779 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 27940 7779 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 27941 7779 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 27942 7779 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 27943 7779 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 27944 7780 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 27945 7780 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 27946 7780 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 27947 7780 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 27948 7780 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 27949 7780 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 27950 7781 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 27951 7781 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 27952 7781 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 27953 7781 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 27954 7781 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 27955 7781 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 27956 7782 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 27957 7782 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 27958 7782 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 27959 7782 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 27960 7782 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 27961 7782 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 27962 7782 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 27963 7782 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 27964 7783 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 27965 7783 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 27966 7783 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 27967 7783 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 27968 7783 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 27969 7783 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 27970 7783 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 27971 7783 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27972 7783 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 27973 7783 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 27974 7783 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 27975 7783 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 27976 7783 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27977 7783 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 27978 7783 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 27979 7783 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00cb 00cbd8b6 size 4
Debug: 27980 7783 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 27981 7783 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27982 7783 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 27983 7783 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 27984 7783 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 27985 7783 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 27986 7783 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 27987 7784 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 27988 7784 armv7m.c:144 armv7m_restore_context():  
Debug: 27989 7784 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 27990 7784 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 27991 7784 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 27992 7784 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 27993 7784 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 27994 7784 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 27995 7784 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 27996 7784 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 27997 7784 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 27998 7784 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 27999 7785 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 28000 7785 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 28001 7785 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 28002 7785 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 28003 7803 cortex_m.c:548 cortex_m_poll():  
Debug: 28004 7803 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 28005 7803 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 28006 7804 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 28007 7804 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 28008 7804 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 28009 7805 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 28010 7805 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 28011 7805 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 28012 7805 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 28013 7805 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 28014 7805 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 28015 7806 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 28016 7806 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 28017 7806 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 28018 7806 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 28019 7806 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 28020 7806 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 28021 7807 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 28022 7807 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 28023 7807 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 28024 7807 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 28025 7807 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 28026 7807 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 28027 7808 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 28028 7808 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 28029 7808 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 28030 7808 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 28031 7808 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 28032 7808 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 28033 7808 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 28034 7808 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 28035 7808 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 28036 7808 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 28037 7808 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 28038 7808 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28039 7808 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 28040 7808 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 28041 7808 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 28042 7808 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 28043 7808 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 28044 7808 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28045 7808 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 28046 7808 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 28047 7809 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 28048 7809 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 28049 7809 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28050 7809 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 28051 7809 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 28052 7809 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 28053 7810 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 28054 7810 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 28055 7810 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 28056 7810 armv7m.c:144 armv7m_restore_context():  
Debug: 28057 7810 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 28058 7811 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 28059 7811 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 28060 7811 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 28061 7811 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 28062 7811 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 28063 7811 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 28064 7811 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 28065 7811 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 28066 7811 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 28067 7812 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 28068 7812 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 28069 7812 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 28070 7812 cortex_m.c:548 cortex_m_poll():  
Debug: 28071 7812 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 28072 7812 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 28073 7813 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 28074 7813 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 28075 7813 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 28076 7813 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 28077 7813 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 28078 7814 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 28079 7814 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 28080 7814 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 28081 7814 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 28082 7814 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 28083 7814 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 28084 7815 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 28085 7815 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 28086 7815 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 28087 7815 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 28088 7815 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 28089 7815 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 28090 7816 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 28091 7816 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 28092 7816 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 28093 7816 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 28094 7816 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 28095 7816 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 28096 7816 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 28097 7816 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 28098 7817 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 28099 7817 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 28100 7817 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 28101 7817 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 28102 7817 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 28103 7817 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 28104 7817 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 28105 7817 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28106 7817 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 28107 7817 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 28108 7817 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 28109 7817 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 28110 7817 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28111 7817 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 28112 7817 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 28113 7817 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00cc 00ccd8b6 size 4
Debug: 28114 7817 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 28115 7817 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28116 7817 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 28117 7817 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 28118 7817 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 28119 7817 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 28120 7817 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 28121 7818 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 28122 7818 armv7m.c:144 armv7m_restore_context():  
Debug: 28123 7818 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 28124 7818 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 28125 7818 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 28126 7818 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 28127 7818 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 28128 7818 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 28129 7818 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 28130 7818 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 28131 7818 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 28132 7819 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 28133 7819 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 28134 7819 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 28135 7819 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 28136 7819 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 28137 7838 cortex_m.c:548 cortex_m_poll():  
Debug: 28138 7838 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 28139 7838 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 28140 7838 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 28141 7839 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 28142 7839 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 28143 7839 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 28144 7839 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 28145 7839 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 28146 7840 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 28147 7840 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 28148 7840 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 28149 7840 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 28150 7840 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 28151 7840 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 28152 7840 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 28153 7841 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 28154 7841 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 28155 7841 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 28156 7841 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 28157 7841 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 28158 7841 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 28159 7842 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 28160 7842 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 28161 7842 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 28162 7842 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 28163 7842 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 28164 7842 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 28165 7842 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 28166 7842 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 28167 7842 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 28168 7842 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 28169 7842 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 28170 7843 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 28171 7843 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 28172 7843 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28173 7843 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 28174 7843 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 28175 7843 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 28176 7843 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 28177 7843 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 28178 7843 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28179 7843 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 28180 7843 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 28181 7843 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 28182 7843 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 28183 7843 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28184 7843 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 28185 7843 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 28186 7843 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 28187 7844 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 28188 7844 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 28189 7845 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 28190 7845 armv7m.c:144 armv7m_restore_context():  
Debug: 28191 7845 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 28192 7845 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 28193 7845 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 28194 7845 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 28195 7845 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 28196 7845 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 28197 7845 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 28198 7845 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 28199 7845 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 28200 7846 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 28201 7846 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 28202 7846 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 28203 7846 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 28204 7846 cortex_m.c:548 cortex_m_poll():  
Debug: 28205 7846 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 28206 7846 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 28207 7847 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 28208 7847 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 28209 7847 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 28210 7847 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 28211 7847 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 28212 7847 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 28213 7848 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 28214 7848 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 28215 7848 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 28216 7848 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 28217 7848 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 28218 7848 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 28219 7849 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 28220 7849 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 28221 7849 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 28222 7849 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 28223 7849 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 28224 7849 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 28225 7850 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 28226 7850 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 28227 7850 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 28228 7850 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 28229 7850 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 28230 7850 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 28231 7850 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 28232 7850 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 28233 7850 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 28234 7850 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 28235 7851 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 28236 7851 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 28237 7851 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 28238 7851 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 28239 7851 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28240 7851 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 28241 7851 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 28242 7851 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 28243 7851 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 28244 7851 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28245 7851 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 28246 7851 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 28247 7851 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00cd 00cdd8b6 size 4
Debug: 28248 7851 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 28249 7851 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28250 7851 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 28251 7851 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 28252 7851 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 28253 7851 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 28254 7851 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 28255 7851 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 28256 7851 armv7m.c:144 armv7m_restore_context():  
Debug: 28257 7851 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 28258 7852 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 28259 7852 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 28260 7852 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 28261 7852 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 28262 7852 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 28263 7852 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 28264 7852 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 28265 7852 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 28266 7852 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 28267 7853 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 28268 7853 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 28269 7853 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 28270 7853 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 28271 7871 cortex_m.c:548 cortex_m_poll():  
Debug: 28272 7872 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 28273 7873 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 28274 7873 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 28275 7873 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 28276 7873 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 28277 7873 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 28278 7873 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 28279 7874 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 28280 7874 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 28281 7874 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 28282 7874 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 28283 7875 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 28284 7875 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 28285 7875 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 28286 7875 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 28287 7875 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 28288 7875 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 28289 7876 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 28290 7876 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 28291 7876 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 28292 7876 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 28293 7876 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 28294 7876 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 28295 7876 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 28296 7877 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 28297 7877 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 28298 7877 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 28299 7877 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 28300 7877 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 28301 7877 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 28302 7877 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 28303 7877 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 28304 7877 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 28305 7877 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 28306 7877 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28307 7877 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 28308 7877 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 28309 7877 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 28310 7877 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 28311 7877 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 28312 7877 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28313 7877 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 28314 7877 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 28315 7877 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 28316 7877 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 28317 7877 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28318 7877 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 28319 7877 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 28320 7877 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 28321 7879 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 28322 7879 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 28323 7879 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 28324 7879 armv7m.c:144 armv7m_restore_context():  
Debug: 28325 7879 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 28326 7879 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 28327 7879 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 28328 7880 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 28329 7880 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 28330 7880 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 28331 7880 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 28332 7880 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 28333 7880 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 28334 7880 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 28335 7880 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 28336 7880 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 28337 7880 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 28338 7880 cortex_m.c:548 cortex_m_poll():  
Debug: 28339 7880 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 28340 7881 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 28341 7881 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 28342 7881 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 28343 7881 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 28344 7882 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 28345 7882 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 28346 7882 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 28347 7882 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 28348 7882 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 28349 7882 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 28350 7883 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 28351 7883 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 28352 7883 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 28353 7883 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 28354 7883 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 28355 7883 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 28356 7884 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 28357 7884 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 28358 7884 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 28359 7884 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 28360 7884 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 28361 7884 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 28362 7885 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 28363 7885 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 28364 7885 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 28365 7885 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 28366 7885 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 28367 7885 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 28368 7885 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 28369 7885 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 28370 7885 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 28371 7885 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 28372 7885 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 28373 7885 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28374 7885 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 28375 7885 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 28376 7885 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 28377 7885 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 28378 7885 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28379 7885 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 28380 7885 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 28381 7885 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00ce 00ced8b6 size 4
Debug: 28382 7885 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 28383 7885 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28384 7885 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 28385 7885 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 28386 7885 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 28387 7886 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 28388 7886 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 28389 7886 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 28390 7886 armv7m.c:144 armv7m_restore_context():  
Debug: 28391 7886 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 28392 7886 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 28393 7886 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 28394 7886 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 28395 7886 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 28396 7887 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 28397 7887 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 28398 7887 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 28399 7887 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 28400 7887 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 28401 7887 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 28402 7887 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 28403 7887 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 28404 7887 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 28405 7906 cortex_m.c:548 cortex_m_poll():  
Debug: 28406 7906 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 28407 7906 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 28408 7907 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 28409 7907 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 28410 7907 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 28411 7907 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 28412 7907 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 28413 7907 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 28414 7908 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 28415 7908 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 28416 7908 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 28417 7908 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 28418 7908 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 28419 7908 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 28420 7909 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 28421 7909 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 28422 7909 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 28423 7909 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 28424 7909 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 28425 7909 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 28426 7910 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 28427 7910 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 28428 7910 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 28429 7910 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 28430 7910 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 28431 7910 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 28432 7910 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 28433 7911 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 28434 7911 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 28435 7911 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 28436 7911 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 28437 7911 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 28438 7911 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 28439 7911 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 28440 7911 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28441 7911 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 28442 7911 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 28443 7911 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 28444 7911 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 28445 7911 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 28446 7911 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28447 7911 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 28448 7911 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 28449 7911 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 28450 7911 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 28451 7911 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28452 7911 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 28453 7911 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 28454 7911 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 28455 7913 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 28456 7913 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 28457 7913 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 28458 7913 armv7m.c:144 armv7m_restore_context():  
Debug: 28459 7913 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 28460 7913 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 28461 7913 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 28462 7913 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 28463 7913 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 28464 7914 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 28465 7914 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 28466 7914 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 28467 7914 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 28468 7914 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 28469 7914 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 28470 7914 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 28471 7914 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 28472 7914 cortex_m.c:548 cortex_m_poll():  
Debug: 28473 7914 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 28474 7915 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 28475 7915 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 28476 7915 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 28477 7915 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 28478 7915 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 28479 7916 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 28480 7916 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 28481 7916 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 28482 7916 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 28483 7916 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 28484 7916 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 28485 7917 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 28486 7917 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 28487 7917 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 28488 7917 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 28489 7917 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 28490 7917 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 28491 7918 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 28492 7918 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 28493 7918 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 28494 7918 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 28495 7918 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 28496 7918 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 28497 7919 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 28498 7919 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 28499 7919 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 28500 7919 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 28501 7919 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 28502 7919 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 28503 7919 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 28504 7919 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 28505 7919 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 28506 7919 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 28507 7919 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28508 7919 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 28509 7919 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 28510 7919 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 28511 7919 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 28512 7919 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28513 7919 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 28514 7919 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 28515 7919 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00cf 00cfd8b6 size 4
Debug: 28516 7919 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 28517 7919 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28518 7919 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 28519 7919 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 28520 7919 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 28521 7920 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 28522 7920 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 28523 7920 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 28524 7920 armv7m.c:144 armv7m_restore_context():  
Debug: 28525 7920 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 28526 7920 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 28527 7920 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 28528 7920 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 28529 7921 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 28530 7921 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 28531 7921 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 28532 7921 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 28533 7921 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 28534 7921 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 28535 7921 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 28536 7921 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 28537 7921 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 28538 7921 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 28539 7940 cortex_m.c:548 cortex_m_poll():  
Debug: 28540 7940 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 28541 7941 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 28542 7941 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 28543 7941 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 28544 7941 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 28545 7942 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 28546 7942 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 28547 7942 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 28548 7942 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 28549 7942 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 28550 7942 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 28551 7943 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 28552 7943 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 28553 7943 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 28554 7943 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 28555 7943 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 28556 7943 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 28557 7944 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 28558 7944 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 28559 7944 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 28560 7944 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 28561 7944 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 28562 7944 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 28563 7945 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 28564 7945 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 28565 7945 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 28566 7945 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 28567 7945 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 28568 7945 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 28569 7945 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 28570 7945 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 28571 7945 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 28572 7945 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 28573 7945 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 28574 7945 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28575 7945 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 28576 7945 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 28577 7945 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 28578 7945 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 28579 7945 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 28580 7945 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28581 7945 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 28582 7945 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 28583 7945 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 28584 7945 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 28585 7945 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28586 7945 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 28587 7945 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 28588 7945 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 28589 7947 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 28590 7947 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 28591 7947 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 28592 7947 armv7m.c:144 armv7m_restore_context():  
Debug: 28593 7947 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 28594 7948 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 28595 7948 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 28596 7948 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 28597 7948 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 28598 7948 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 28599 7948 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 28600 7948 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 28601 7948 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 28602 7948 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 28603 7948 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 28604 7948 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 28605 7948 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 28606 7948 cortex_m.c:548 cortex_m_poll():  
Debug: 28607 7948 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 28608 7949 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 28609 7949 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 28610 7949 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 28611 7950 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 28612 7950 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 28613 7950 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 28614 7950 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 28615 7950 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 28616 7950 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 28617 7951 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 28618 7951 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 28619 7951 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 28620 7951 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 28621 7951 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 28622 7951 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 28623 7952 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 28624 7952 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 28625 7952 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 28626 7952 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 28627 7952 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 28628 7952 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 28629 7953 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 28630 7953 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 28631 7953 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 28632 7953 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 28633 7953 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 28634 7953 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 28635 7953 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 28636 7953 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 28637 7953 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 28638 7953 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 28639 7953 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 28640 7953 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 28641 7953 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28642 7953 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 28643 7953 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 28644 7953 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 28645 7953 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 28646 7953 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28647 7953 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 28648 7953 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 28649 7954 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00d0 00d0d8b6 size 4
Debug: 28650 7954 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 28651 7954 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28652 7954 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 28653 7954 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 28654 7954 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 28655 7954 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 28656 7954 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 28657 7954 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 28658 7954 armv7m.c:144 armv7m_restore_context():  
Debug: 28659 7954 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 28660 7955 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 28661 7955 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 28662 7955 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 28663 7955 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 28664 7955 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 28665 7955 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 28666 7955 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 28667 7955 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 28668 7955 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 28669 7956 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 28670 7956 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 28671 7956 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 28672 7956 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 28673 7975 cortex_m.c:548 cortex_m_poll():  
Debug: 28674 7975 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 28675 7976 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 28676 7976 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 28677 7976 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 28678 7976 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 28679 7976 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 28680 7977 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 28681 7977 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 28682 7977 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 28683 7977 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 28684 7977 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 28685 7977 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 28686 7978 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 28687 7978 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 28688 7978 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 28689 7978 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 28690 7978 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 28691 7978 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 28692 7979 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 28693 7979 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 28694 7979 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 28695 7979 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 28696 7979 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 28697 7979 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 28698 7980 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 28699 7980 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 28700 7980 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 28701 7980 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 28702 7980 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 28703 7980 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 28704 7980 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 28705 7980 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 28706 7980 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 28707 7980 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 28708 7980 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28709 7980 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 28710 7980 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 28711 7980 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 28712 7980 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 28713 7980 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 28714 7980 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28715 7980 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 28716 7980 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 28717 7980 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 28718 7980 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 28719 7980 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28720 7980 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 28721 7980 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 28722 7980 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 28723 7982 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 28724 7982 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 28725 7982 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 28726 7982 armv7m.c:144 armv7m_restore_context():  
Debug: 28727 7982 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 28728 7983 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 28729 7983 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 28730 7983 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 28731 7983 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 28732 7983 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 28733 7983 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 28734 7983 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 28735 7983 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 28736 7983 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 28737 7983 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 28738 7983 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 28739 7983 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 28740 7983 cortex_m.c:548 cortex_m_poll():  
Debug: 28741 7983 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 28742 7984 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 28743 7984 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 28744 7984 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 28745 7985 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 28746 7985 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 28747 7985 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 28748 7985 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 28749 7985 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 28750 7985 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 28751 7985 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 28752 7986 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 28753 7986 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 28754 7986 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 28755 7986 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 28756 7986 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 28757 7986 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 28758 7987 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 28759 7987 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 28760 7987 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 28761 7987 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 28762 7987 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 28763 7988 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 28764 7988 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 28765 7988 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 28766 7988 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 28767 7988 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 28768 7988 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 28769 7988 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 28770 7988 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 28771 7988 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 28772 7988 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 28773 7988 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 28774 7988 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 28775 7988 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28776 7988 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 28777 7988 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 28778 7988 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 28779 7988 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 28780 7988 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28781 7988 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 28782 7988 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 28783 7988 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00d1 00d1d8b6 size 4
Debug: 28784 7988 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 28785 7989 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28786 7989 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 28787 7989 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 28788 7989 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 28789 7989 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 28790 7989 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 28791 7989 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 28792 7989 armv7m.c:144 armv7m_restore_context():  
Debug: 28793 7989 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 28794 7989 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 28795 7989 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 28796 7990 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 28797 7990 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 28798 7990 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 28799 7990 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 28800 7990 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 28801 7990 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 28802 7990 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 28803 7990 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 28804 7990 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 28805 7990 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 28806 7990 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 28808 8009 cortex_m.c:548 cortex_m_poll():  
Debug: 28809 8009 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 28810 8009 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 28811 8010 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 28812 8010 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 28813 8010 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 28814 8010 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 28815 8010 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 28816 8011 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 28817 8011 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 28818 8011 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 28819 8011 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 28820 8011 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 28821 8011 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 28822 8012 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 28823 8012 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 28824 8012 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 28825 8012 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 28826 8012 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 28827 8012 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 28828 8013 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 28829 8013 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 28830 8013 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 28831 8013 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 28832 8013 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 28833 8013 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 28834 8013 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 28835 8013 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 28836 8014 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 28837 8014 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 28838 8014 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 28839 8014 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 28840 8014 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 28841 8014 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 28842 8014 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 28843 8014 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28844 8014 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 28845 8014 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 28846 8014 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 28847 8014 psoc4.c:721 psoc4_write(): Downloaded 26752 of 33371 bytes
Debug: 28848 8014 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 28849 8014 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 28850 8014 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28851 8014 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 28852 8014 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 28853 8014 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 28854 8014 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 28855 8014 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28856 8014 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 28857 8014 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 28858 8014 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 28859 8016 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 28860 8016 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 28861 8016 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 28862 8016 armv7m.c:144 armv7m_restore_context():  
Debug: 28863 8016 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 28864 8016 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 28865 8016 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 28866 8016 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 28867 8016 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 28868 8017 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 28869 8017 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 28870 8017 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 28871 8017 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 28872 8017 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 28873 8017 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 28874 8017 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 28875 8017 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 28876 8017 cortex_m.c:548 cortex_m_poll():  
Debug: 28877 8017 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 28878 8018 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 28879 8018 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 28880 8018 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 28881 8018 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 28882 8018 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 28883 8019 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 28884 8019 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 28885 8019 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 28886 8019 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 28887 8019 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 28888 8019 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 28889 8020 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 28890 8020 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 28891 8020 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 28892 8020 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 28893 8020 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 28894 8021 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 28895 8021 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 28896 8021 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 28897 8021 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 28898 8021 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 28899 8022 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 28900 8022 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 28901 8022 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 28902 8022 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 28903 8022 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 28904 8022 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 28905 8022 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 28906 8022 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 28907 8022 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 28908 8022 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 28909 8022 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 28910 8022 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 28911 8022 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28912 8022 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 28913 8022 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 28914 8022 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 28915 8022 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 28916 8022 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28917 8022 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 28918 8022 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 28919 8023 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00d2 00d2d8b6 size 4
Debug: 28920 8023 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 28921 8023 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28922 8023 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 28923 8023 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 28924 8023 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 28925 8023 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 28926 8023 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 28927 8023 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 28928 8023 armv7m.c:144 armv7m_restore_context():  
Debug: 28929 8023 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 28930 8023 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 28931 8023 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 28932 8024 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 28933 8024 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 28934 8024 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 28935 8024 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 28936 8024 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 28937 8024 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 28938 8024 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 28939 8024 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 28940 8024 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 28941 8024 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 28942 8024 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 28943 8043 cortex_m.c:548 cortex_m_poll():  
Debug: 28944 8043 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 28945 8043 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 28946 8044 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 28947 8044 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 28948 8044 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 28949 8044 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 28950 8045 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 28951 8045 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 28952 8045 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 28953 8045 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 28954 8045 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 28955 8045 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 28956 8046 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 28957 8046 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 28958 8046 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 28959 8046 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 28960 8046 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 28961 8046 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 28962 8047 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 28963 8047 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 28964 8047 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 28965 8047 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 28966 8047 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 28967 8047 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 28968 8048 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 28969 8048 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 28970 8048 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 28971 8048 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 28972 8048 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 28973 8048 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 28974 8048 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 28975 8048 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 28976 8048 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 28977 8048 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 28978 8048 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28979 8048 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 28980 8048 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 28981 8048 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 28982 8048 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 28983 8048 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 28984 8048 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28985 8048 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 28986 8048 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 28987 8048 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 28988 8048 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 28989 8048 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28990 8048 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 28991 8048 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 28992 8048 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 28993 8050 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 28994 8050 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 28995 8050 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 28996 8050 armv7m.c:144 armv7m_restore_context():  
Debug: 28997 8050 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 28998 8050 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 28999 8050 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 29000 8050 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 29001 8050 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 29002 8051 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 29003 8051 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 29004 8051 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 29005 8051 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 29006 8051 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 29007 8051 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 29008 8051 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 29009 8051 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 29010 8051 cortex_m.c:548 cortex_m_poll():  
Debug: 29011 8051 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 29012 8052 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 29013 8052 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 29014 8052 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 29015 8052 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 29016 8053 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 29017 8053 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 29018 8053 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 29019 8053 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 29020 8053 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 29021 8054 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 29022 8054 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 29023 8054 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 29024 8054 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 29025 8055 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 29026 8055 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 29027 8055 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 29028 8055 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 29029 8056 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 29030 8056 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 29031 8056 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 29032 8056 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 29033 8056 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 29034 8056 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 29035 8057 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 29036 8057 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 29037 8057 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 29038 8057 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 29039 8057 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 29040 8057 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 29041 8057 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 29042 8057 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 29043 8057 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 29044 8057 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 29045 8057 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29046 8057 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 29047 8057 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 29048 8057 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 29049 8057 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 29050 8057 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29051 8057 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 29052 8057 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 29053 8057 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00d3 00d3d8b6 size 4
Debug: 29054 8057 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 29055 8057 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29056 8057 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 29057 8057 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 29058 8057 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 29059 8057 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 29060 8058 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 29061 8058 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 29062 8058 armv7m.c:144 armv7m_restore_context():  
Debug: 29063 8058 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 29064 8058 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 29065 8058 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 29066 8058 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 29067 8058 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 29068 8058 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 29069 8058 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 29070 8059 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 29071 8059 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 29072 8059 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 29073 8059 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 29074 8059 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 29075 8059 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 29076 8059 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 29077 8078 cortex_m.c:548 cortex_m_poll():  
Debug: 29078 8078 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 29079 8079 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 29080 8079 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 29081 8079 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 29082 8079 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 29083 8080 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 29084 8080 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 29085 8080 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 29086 8080 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 29087 8080 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 29088 8081 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 29089 8081 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 29090 8081 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 29091 8081 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 29092 8081 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 29093 8081 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 29094 8082 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 29095 8082 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 29096 8082 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 29097 8082 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 29098 8082 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 29099 8082 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 29100 8083 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 29101 8083 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 29102 8083 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 29103 8083 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 29104 8083 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 29105 8083 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 29106 8083 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 29107 8083 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 29108 8083 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 29109 8083 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 29110 8083 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 29111 8083 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 29112 8083 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29113 8083 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 29114 8083 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 29115 8083 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 29116 8083 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 29117 8083 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 29118 8083 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29119 8083 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 29120 8083 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 29121 8084 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 29122 8084 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 29123 8084 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29124 8084 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 29125 8084 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 29126 8084 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 29127 8085 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 29128 8085 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 29129 8085 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 29130 8085 armv7m.c:144 armv7m_restore_context():  
Debug: 29131 8085 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 29132 8086 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 29133 8086 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 29134 8086 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 29135 8086 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 29136 8086 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 29137 8086 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 29138 8086 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 29139 8086 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 29140 8086 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 29141 8086 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 29142 8086 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 29143 8086 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 29144 8087 cortex_m.c:548 cortex_m_poll():  
Debug: 29145 8087 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 29146 8087 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 29147 8087 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 29148 8088 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 29149 8088 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 29150 8088 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 29151 8088 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 29152 8088 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 29153 8088 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 29154 8088 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 29155 8088 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 29156 8089 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 29157 8089 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 29158 8089 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 29159 8089 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 29160 8089 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 29161 8089 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 29162 8090 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 29163 8090 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 29164 8090 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 29165 8090 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 29166 8090 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 29167 8090 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 29168 8091 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 29169 8091 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 29170 8091 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 29171 8091 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 29172 8091 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 29173 8091 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 29174 8091 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 29175 8091 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 29176 8091 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 29177 8091 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 29178 8091 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 29179 8091 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29180 8091 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 29181 8091 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 29182 8091 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 29183 8091 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 29184 8091 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29185 8091 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 29186 8091 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 29187 8091 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00d4 00d4d8b6 size 4
Debug: 29188 8092 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 29189 8092 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29190 8092 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 29191 8092 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 29192 8092 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 29193 8092 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 29194 8092 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 29195 8092 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 29196 8092 armv7m.c:144 armv7m_restore_context():  
Debug: 29197 8092 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 29198 8092 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 29199 8092 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 29200 8092 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 29201 8092 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 29202 8093 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 29203 8093 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 29204 8093 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 29205 8093 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 29206 8093 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 29207 8093 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 29208 8093 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 29209 8093 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 29210 8093 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 29211 8112 cortex_m.c:548 cortex_m_poll():  
Debug: 29212 8112 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 29213 8112 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 29214 8113 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 29215 8113 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 29216 8113 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 29217 8113 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 29218 8113 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 29219 8114 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 29220 8114 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 29221 8114 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 29222 8114 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 29223 8114 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 29224 8114 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 29225 8115 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 29226 8115 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 29227 8115 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 29228 8115 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 29229 8115 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 29230 8115 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 29231 8116 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 29232 8116 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 29233 8116 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 29234 8116 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 29235 8116 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 29236 8116 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 29237 8116 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 29238 8117 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 29239 8117 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 29240 8117 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 29241 8117 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 29242 8117 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 29243 8117 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 29244 8117 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 29245 8117 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 29246 8117 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29247 8117 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 29248 8117 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 29249 8117 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 29250 8117 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 29251 8117 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 29252 8117 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29253 8117 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 29254 8117 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 29255 8117 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 29256 8117 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 29257 8117 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29258 8117 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 29259 8117 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 29260 8117 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 29261 8119 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 29262 8119 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 29263 8119 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 29264 8119 armv7m.c:144 armv7m_restore_context():  
Debug: 29265 8119 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 29266 8119 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 29267 8119 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 29268 8119 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 29269 8119 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 29270 8120 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 29271 8120 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 29272 8120 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 29273 8120 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 29274 8120 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 29275 8120 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 29276 8120 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 29277 8120 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 29278 8120 cortex_m.c:548 cortex_m_poll():  
Debug: 29279 8121 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 29280 8121 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 29281 8121 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 29282 8121 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 29283 8122 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 29284 8122 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 29285 8122 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 29286 8122 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 29287 8122 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 29288 8123 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 29289 8123 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 29290 8123 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 29291 8123 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 29292 8123 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 29293 8123 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 29294 8124 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 29295 8124 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 29296 8124 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 29297 8124 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 29298 8124 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 29299 8124 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 29300 8125 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 29301 8125 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 29302 8125 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 29303 8125 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 29304 8125 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 29305 8125 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 29306 8125 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 29307 8125 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 29308 8125 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 29309 8125 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 29310 8125 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 29311 8125 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 29312 8125 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 29313 8126 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29314 8126 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 29315 8126 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 29316 8126 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 29317 8126 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 29318 8126 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29319 8126 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 29320 8126 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 29321 8126 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00d5 00d5d8b6 size 4
Debug: 29322 8126 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 29323 8126 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29324 8126 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 29325 8126 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 29326 8126 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 29327 8126 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 29328 8126 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 29329 8126 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 29330 8126 armv7m.c:144 armv7m_restore_context():  
Debug: 29331 8126 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 29332 8127 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 29333 8127 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 29334 8127 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 29335 8127 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 29336 8127 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 29337 8127 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 29338 8127 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 29339 8127 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 29340 8127 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 29341 8127 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 29342 8127 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 29343 8127 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 29344 8127 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 29345 8146 cortex_m.c:548 cortex_m_poll():  
Debug: 29346 8146 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 29347 8147 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 29348 8147 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 29349 8147 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 29350 8147 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 29351 8148 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 29352 8148 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 29353 8148 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 29354 8148 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 29355 8148 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 29356 8148 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 29357 8149 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 29358 8149 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 29359 8149 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 29360 8149 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 29361 8149 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 29362 8149 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 29363 8150 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 29364 8150 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 29365 8150 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 29366 8150 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 29367 8150 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 29368 8150 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 29369 8151 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 29370 8151 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 29371 8151 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 29372 8151 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 29373 8151 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 29374 8151 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 29375 8151 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 29376 8151 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 29377 8151 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 29378 8151 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 29379 8151 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 29380 8151 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29381 8151 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 29382 8151 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 29383 8151 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 29384 8151 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 29385 8151 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 29386 8151 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29387 8151 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 29388 8151 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 29389 8151 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 29390 8151 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 29391 8151 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29392 8151 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 29393 8151 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 29394 8151 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 29395 8153 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 29396 8153 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 29397 8153 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 29398 8153 armv7m.c:144 armv7m_restore_context():  
Debug: 29399 8153 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 29400 8155 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 29401 8155 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 29402 8155 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 29403 8155 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 29404 8155 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 29405 8155 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 29406 8155 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 29407 8155 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 29408 8155 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 29409 8155 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 29410 8155 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 29411 8155 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 29412 8155 cortex_m.c:548 cortex_m_poll():  
Debug: 29413 8155 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 29414 8155 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 29415 8156 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 29416 8156 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 29417 8156 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 29418 8156 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 29419 8156 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 29420 8156 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 29421 8157 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 29422 8157 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 29423 8157 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 29424 8157 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 29425 8157 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 29426 8157 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 29427 8158 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 29428 8158 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 29429 8158 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 29430 8158 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 29431 8158 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 29432 8158 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 29433 8159 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 29434 8159 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 29435 8159 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 29436 8159 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 29437 8159 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 29438 8159 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 29439 8159 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 29440 8159 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 29441 8160 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 29442 8160 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 29443 8160 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 29444 8160 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 29445 8160 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 29446 8160 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 29447 8160 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29448 8160 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 29449 8160 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 29450 8160 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 29451 8160 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 29452 8160 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29453 8160 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 29454 8160 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 29455 8160 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00d6 00d6d8b6 size 4
Debug: 29456 8160 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 29457 8160 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29458 8160 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 29459 8160 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 29460 8160 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 29461 8160 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 29462 8160 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 29463 8160 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 29464 8160 armv7m.c:144 armv7m_restore_context():  
Debug: 29465 8160 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 29466 8161 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 29467 8161 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 29468 8161 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 29469 8161 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 29470 8161 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 29471 8161 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 29472 8161 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 29473 8161 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 29474 8161 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 29475 8162 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 29476 8162 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 29477 8162 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 29478 8162 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 29479 8181 cortex_m.c:548 cortex_m_poll():  
Debug: 29480 8181 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 29481 8181 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 29482 8182 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 29483 8182 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 29484 8182 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 29485 8182 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 29486 8182 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 29487 8183 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 29488 8183 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 29489 8183 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 29490 8183 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 29491 8183 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 29492 8183 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 29493 8184 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 29494 8184 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 29495 8184 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 29496 8184 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 29497 8184 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 29498 8184 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 29499 8185 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 29500 8185 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 29501 8185 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 29502 8185 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 29503 8185 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 29504 8186 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 29505 8186 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 29506 8186 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 29507 8186 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 29508 8186 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 29509 8186 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 29510 8186 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 29511 8186 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 29512 8186 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 29513 8186 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 29514 8186 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29515 8186 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 29516 8186 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 29517 8186 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 29518 8186 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 29519 8186 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 29520 8186 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29521 8186 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 29522 8186 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 29523 8186 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 29524 8186 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 29525 8186 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29526 8186 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 29527 8186 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 29528 8186 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 29529 8188 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 29530 8188 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 29531 8188 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 29532 8188 armv7m.c:144 armv7m_restore_context():  
Debug: 29533 8188 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 29534 8188 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 29535 8188 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 29536 8189 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 29537 8189 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 29538 8189 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 29539 8189 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 29540 8189 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 29541 8189 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 29542 8189 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 29543 8189 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 29544 8189 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 29545 8189 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 29546 8189 cortex_m.c:548 cortex_m_poll():  
Debug: 29547 8189 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 29548 8190 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 29549 8190 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 29550 8190 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 29551 8191 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 29552 8191 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 29553 8191 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 29554 8191 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 29555 8191 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 29556 8191 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 29557 8192 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 29558 8192 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 29559 8192 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 29560 8192 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 29561 8192 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 29562 8192 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 29563 8193 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 29564 8193 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 29565 8193 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 29566 8193 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 29567 8193 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 29568 8193 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 29569 8194 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 29570 8194 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 29571 8194 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 29572 8194 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 29573 8194 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 29574 8194 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 29575 8194 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 29576 8194 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 29577 8194 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 29578 8194 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 29579 8194 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 29580 8194 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 29581 8194 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29582 8194 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 29583 8194 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 29584 8194 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 29585 8194 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 29586 8194 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29587 8194 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 29588 8194 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 29589 8195 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00d7 00d7d8b6 size 4
Debug: 29590 8195 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 29591 8195 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29592 8195 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 29593 8195 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 29594 8195 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 29595 8195 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 29596 8195 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 29597 8195 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 29598 8195 armv7m.c:144 armv7m_restore_context():  
Debug: 29599 8195 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 29600 8195 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 29601 8195 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 29602 8196 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 29603 8196 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 29604 8196 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 29605 8196 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 29606 8196 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 29607 8196 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 29608 8196 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 29609 8196 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 29610 8196 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 29611 8196 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 29612 8196 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 29613 8215 cortex_m.c:548 cortex_m_poll():  
Debug: 29614 8215 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 29615 8216 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 29616 8216 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 29617 8216 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 29618 8216 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 29619 8216 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 29620 8217 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 29621 8217 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 29622 8217 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 29623 8217 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 29624 8217 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 29625 8217 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 29626 8218 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 29627 8218 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 29628 8218 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 29629 8218 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 29630 8218 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 29631 8219 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 29632 8219 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 29633 8219 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 29634 8219 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 29635 8219 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 29636 8219 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 29637 8220 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 29638 8220 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 29639 8220 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 29640 8220 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 29641 8220 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 29642 8220 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 29643 8220 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 29644 8220 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 29645 8220 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 29646 8220 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 29647 8220 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 29648 8220 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29649 8220 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 29650 8220 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 29651 8220 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 29652 8220 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 29653 8220 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 29654 8220 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29655 8220 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 29656 8220 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 29657 8221 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 29658 8221 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 29659 8221 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29660 8221 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 29661 8221 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 29662 8221 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 29663 8222 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 29664 8222 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 29665 8223 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 29666 8223 armv7m.c:144 armv7m_restore_context():  
Debug: 29667 8223 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 29668 8223 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 29669 8223 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 29670 8223 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 29671 8223 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 29672 8223 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 29673 8223 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 29674 8223 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 29675 8223 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 29676 8223 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 29677 8224 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 29678 8224 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 29679 8224 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 29680 8224 cortex_m.c:548 cortex_m_poll():  
Debug: 29681 8224 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 29682 8224 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 29683 8225 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 29684 8225 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 29685 8225 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 29686 8225 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 29687 8225 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 29688 8225 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 29689 8226 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 29690 8226 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 29691 8226 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 29692 8226 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 29693 8226 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 29694 8226 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 29695 8227 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 29696 8227 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 29697 8227 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 29698 8227 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 29699 8227 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 29700 8227 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 29701 8228 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 29702 8228 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 29703 8228 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 29704 8228 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 29705 8228 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 29706 8228 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 29707 8228 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 29708 8228 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 29709 8228 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 29710 8228 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 29711 8228 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 29712 8228 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 29713 8229 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 29714 8229 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 29715 8229 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29716 8229 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 29717 8229 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 29718 8229 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 29719 8229 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 29720 8229 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29721 8229 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 29722 8229 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 29723 8229 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00d8 00d8d8b6 size 4
Debug: 29724 8229 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 29725 8229 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29726 8229 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 29727 8229 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 29728 8229 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 29729 8229 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 29730 8229 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 29731 8229 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 29732 8229 armv7m.c:144 armv7m_restore_context():  
Debug: 29733 8229 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 29734 8230 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 29735 8230 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 29736 8230 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 29737 8230 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 29738 8230 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 29739 8230 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 29740 8230 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 29741 8230 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 29742 8230 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 29743 8230 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 29744 8230 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 29745 8230 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 29746 8231 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 29747 8249 cortex_m.c:548 cortex_m_poll():  
Debug: 29748 8249 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 29749 8250 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 29750 8250 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 29751 8250 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 29752 8251 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 29753 8251 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 29754 8251 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 29755 8251 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 29756 8251 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 29757 8252 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 29758 8252 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 29759 8252 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 29760 8252 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 29761 8252 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 29762 8252 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 29763 8252 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 29764 8253 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 29765 8253 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 29766 8253 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 29767 8253 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 29768 8253 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 29769 8255 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 29770 8255 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 29771 8255 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 29772 8255 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 29773 8255 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 29774 8255 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 29775 8255 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 29776 8255 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 29777 8255 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 29778 8255 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 29779 8255 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 29780 8255 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 29781 8255 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 29782 8255 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29783 8255 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 29784 8255 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 29785 8255 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 29786 8255 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 29787 8255 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 29788 8255 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29789 8255 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 29790 8255 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 29791 8255 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 29792 8255 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 29793 8255 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29794 8255 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 29795 8255 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 29796 8255 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 29797 8257 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 29798 8257 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 29799 8257 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 29800 8257 armv7m.c:144 armv7m_restore_context():  
Debug: 29801 8257 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 29802 8257 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 29803 8257 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 29804 8257 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 29805 8257 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 29806 8258 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 29807 8258 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 29808 8258 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 29809 8258 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 29810 8258 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 29811 8258 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 29812 8258 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 29813 8258 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 29814 8258 cortex_m.c:548 cortex_m_poll():  
Debug: 29815 8258 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 29816 8259 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 29817 8259 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 29818 8259 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 29819 8259 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 29820 8260 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 29821 8260 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 29822 8260 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 29823 8260 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 29824 8260 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 29825 8260 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 29826 8261 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 29827 8261 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 29828 8261 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 29829 8261 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 29830 8261 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 29831 8261 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 29832 8262 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 29833 8262 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 29834 8262 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 29835 8262 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 29836 8262 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 29837 8262 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 29838 8263 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 29839 8263 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 29840 8263 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 29841 8263 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 29842 8263 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 29843 8263 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 29844 8263 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 29845 8263 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 29846 8263 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 29847 8263 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 29848 8263 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 29849 8263 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29850 8263 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 29851 8263 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 29852 8263 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 29853 8263 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 29854 8263 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29855 8263 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 29856 8263 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 29857 8263 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00d9 00d9d8b6 size 4
Debug: 29858 8263 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 29859 8263 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29860 8263 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 29861 8263 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 29862 8263 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 29863 8264 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 29864 8264 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 29865 8264 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 29866 8264 armv7m.c:144 armv7m_restore_context():  
Debug: 29867 8264 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 29868 8264 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 29869 8264 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 29870 8264 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 29871 8264 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 29872 8265 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 29873 8265 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 29874 8265 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 29875 8265 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 29876 8265 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 29877 8265 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 29878 8265 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 29879 8265 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 29880 8265 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 29881 8284 cortex_m.c:548 cortex_m_poll():  
Debug: 29882 8284 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 29883 8285 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 29884 8285 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 29885 8285 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 29886 8285 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 29887 8286 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 29888 8286 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 29889 8286 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 29890 8286 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 29891 8286 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 29892 8286 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 29893 8287 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 29894 8287 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 29895 8287 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 29896 8287 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 29897 8288 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 29898 8288 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 29899 8288 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 29900 8288 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 29901 8288 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 29902 8288 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 29903 8289 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 29904 8289 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 29905 8289 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 29906 8289 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 29907 8289 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 29908 8289 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 29909 8289 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 29910 8289 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 29911 8289 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 29912 8289 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 29913 8289 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 29914 8290 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 29915 8290 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 29916 8290 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29917 8290 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 29918 8290 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 29919 8290 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 29920 8290 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 29921 8290 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 29922 8290 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29923 8290 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 29924 8290 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 29925 8290 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 29926 8290 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 29927 8290 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29928 8290 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 29929 8290 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 29930 8290 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 29931 8291 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 29932 8292 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 29933 8292 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 29934 8292 armv7m.c:144 armv7m_restore_context():  
Debug: 29935 8292 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 29936 8292 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 29937 8292 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 29938 8292 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 29939 8292 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 29940 8292 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 29941 8292 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 29942 8293 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 29943 8293 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 29944 8293 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 29945 8293 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 29946 8293 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 29947 8293 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 29948 8293 cortex_m.c:548 cortex_m_poll():  
Debug: 29949 8293 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 29950 8293 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 29951 8294 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 29952 8294 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 29953 8294 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 29954 8294 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 29955 8294 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 29956 8295 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 29957 8295 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 29958 8295 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 29959 8295 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 29960 8295 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 29961 8295 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 29962 8296 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 29963 8296 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 29964 8296 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 29965 8296 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 29966 8296 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 29967 8296 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 29968 8297 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 29969 8297 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 29970 8297 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 29971 8297 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 29972 8297 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 29973 8297 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 29974 8297 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 29975 8297 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 29976 8298 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 29977 8298 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 29978 8298 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 29979 8298 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 29980 8298 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 29981 8298 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 29982 8298 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 29983 8298 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29984 8298 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 29985 8298 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 29986 8298 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 29987 8298 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 29988 8298 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29989 8298 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 29990 8298 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 29991 8298 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00da 00dad8b6 size 4
Debug: 29992 8298 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 29993 8298 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29994 8298 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 29995 8298 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 29996 8298 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 29997 8298 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 29998 8298 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 29999 8299 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 30000 8299 armv7m.c:144 armv7m_restore_context():  
Debug: 30001 8299 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 30002 8299 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 30003 8299 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 30004 8299 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 30005 8299 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 30006 8299 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 30007 8299 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 30008 8299 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 30009 8299 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 30010 8300 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 30011 8300 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 30012 8300 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 30013 8300 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 30014 8300 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 30015 8319 cortex_m.c:548 cortex_m_poll():  
Debug: 30016 8319 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 30017 8319 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 30018 8319 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 30019 8320 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 30020 8320 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 30021 8320 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 30022 8320 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 30023 8320 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 30024 8321 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 30025 8321 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 30026 8321 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 30027 8321 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 30028 8321 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 30029 8322 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 30030 8322 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 30031 8322 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 30032 8322 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 30033 8322 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 30034 8322 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 30035 8323 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 30036 8323 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 30037 8323 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 30038 8323 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 30039 8323 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 30040 8323 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 30041 8323 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 30042 8323 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 30043 8324 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 30044 8324 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 30045 8324 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 30046 8324 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 30047 8324 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 30048 8324 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 30049 8324 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 30050 8324 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30051 8324 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 30052 8324 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 30053 8324 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 30054 8324 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 30055 8324 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 30056 8324 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30057 8324 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 30058 8324 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 30059 8324 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 30060 8324 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 30061 8324 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30062 8324 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 30063 8324 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 30064 8324 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 30065 8326 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 30066 8326 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 30067 8326 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 30068 8326 armv7m.c:144 armv7m_restore_context():  
Debug: 30069 8326 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 30070 8326 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 30071 8326 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 30072 8326 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 30073 8326 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 30074 8327 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 30075 8327 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 30076 8327 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 30077 8327 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 30078 8327 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 30079 8327 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 30080 8327 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 30081 8327 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 30082 8327 cortex_m.c:548 cortex_m_poll():  
Debug: 30083 8327 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 30084 8328 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 30085 8328 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 30086 8328 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 30087 8328 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 30088 8328 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 30089 8329 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 30090 8329 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 30091 8329 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 30092 8329 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 30093 8329 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 30094 8329 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 30095 8330 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 30096 8330 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 30097 8330 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 30098 8330 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 30099 8330 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 30100 8330 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 30101 8331 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 30102 8331 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 30103 8331 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 30104 8331 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 30105 8331 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 30106 8331 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 30107 8332 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 30108 8332 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 30109 8332 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 30110 8332 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 30111 8332 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 30112 8332 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 30113 8332 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 30114 8332 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 30115 8332 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 30116 8332 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 30117 8332 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30118 8332 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 30119 8332 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 30120 8332 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 30121 8332 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 30122 8332 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30123 8332 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 30124 8332 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 30125 8332 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00db 00dbd8b6 size 4
Debug: 30126 8332 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 30127 8332 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30128 8332 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 30129 8332 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 30130 8332 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 30131 8333 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 30132 8333 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 30133 8333 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 30134 8333 armv7m.c:144 armv7m_restore_context():  
Debug: 30135 8333 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 30136 8333 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 30137 8333 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 30138 8333 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 30139 8333 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 30140 8333 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 30141 8333 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 30142 8334 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 30143 8334 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 30144 8334 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 30145 8334 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 30146 8334 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 30147 8334 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 30148 8334 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 30149 8353 cortex_m.c:548 cortex_m_poll():  
Debug: 30150 8353 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 30151 8353 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 30152 8354 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 30153 8354 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 30154 8354 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 30155 8354 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 30156 8355 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 30157 8355 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 30158 8355 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 30159 8355 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 30160 8355 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 30161 8355 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 30162 8356 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 30163 8356 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 30164 8356 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 30165 8356 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 30166 8356 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 30167 8356 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 30168 8357 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 30169 8357 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 30170 8357 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 30171 8357 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 30172 8357 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 30173 8357 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 30174 8358 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 30175 8358 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 30176 8358 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 30177 8358 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 30178 8358 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 30179 8358 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 30180 8358 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 30181 8358 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 30182 8358 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 30183 8358 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 30184 8358 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30185 8358 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 30186 8358 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 30187 8358 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 30188 8358 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 30189 8358 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 30190 8358 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30191 8358 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 30192 8358 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 30193 8358 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 30194 8358 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 30195 8358 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30196 8358 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 30197 8358 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 30198 8358 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 30199 8360 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 30200 8360 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 30201 8360 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 30202 8360 armv7m.c:144 armv7m_restore_context():  
Debug: 30203 8360 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 30204 8360 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 30205 8360 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 30206 8361 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 30207 8361 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 30208 8361 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 30209 8361 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 30210 8361 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 30211 8361 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 30212 8361 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 30213 8361 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 30214 8361 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 30215 8361 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 30216 8361 cortex_m.c:548 cortex_m_poll():  
Debug: 30217 8361 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 30218 8362 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 30219 8362 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 30220 8362 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 30221 8362 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 30222 8363 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 30223 8363 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 30224 8363 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 30225 8363 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 30226 8363 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 30227 8363 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 30228 8364 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 30229 8364 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 30230 8364 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 30231 8364 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 30232 8364 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 30233 8364 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 30234 8365 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 30235 8365 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 30236 8365 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 30237 8365 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 30238 8365 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 30239 8365 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 30240 8366 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 30241 8366 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 30242 8366 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 30243 8366 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 30244 8366 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 30245 8366 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 30246 8366 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 30247 8366 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 30248 8366 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 30249 8366 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 30250 8366 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 30251 8366 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30252 8366 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 30253 8366 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 30254 8366 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 30255 8366 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 30256 8366 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30257 8366 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 30258 8366 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 30259 8366 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00dc 00dcd8b6 size 4
Debug: 30260 8366 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 30261 8366 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30262 8366 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 30263 8366 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 30264 8366 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 30265 8367 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 30266 8367 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 30267 8367 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 30268 8367 armv7m.c:144 armv7m_restore_context():  
Debug: 30269 8367 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 30270 8367 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 30271 8367 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 30272 8367 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 30273 8367 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 30274 8368 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 30275 8368 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 30276 8368 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 30277 8368 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 30278 8368 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 30279 8368 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 30280 8368 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 30281 8368 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 30282 8368 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 30283 8388 cortex_m.c:548 cortex_m_poll():  
Debug: 30284 8388 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 30285 8388 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 30286 8388 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 30287 8388 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 30288 8389 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 30289 8389 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 30290 8389 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 30291 8389 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 30292 8389 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 30293 8390 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 30294 8390 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 30295 8390 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 30296 8390 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 30297 8390 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 30298 8390 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 30299 8391 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 30300 8391 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 30301 8391 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 30302 8391 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 30303 8391 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 30304 8391 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 30305 8392 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 30306 8392 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 30307 8392 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 30308 8392 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 30309 8392 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 30310 8392 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 30311 8392 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 30312 8392 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 30313 8392 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 30314 8392 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 30315 8392 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 30316 8392 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 30317 8393 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 30318 8393 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30319 8393 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 30320 8393 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 30321 8393 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 30322 8393 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 30323 8393 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 30324 8393 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30325 8393 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 30326 8393 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 30327 8393 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 30328 8393 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 30329 8393 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30330 8393 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 30331 8393 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 30332 8393 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 30333 8394 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 30334 8394 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 30335 8395 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 30336 8395 armv7m.c:144 armv7m_restore_context():  
Debug: 30337 8395 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 30338 8395 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 30339 8395 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 30340 8395 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 30341 8395 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 30342 8395 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 30343 8395 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 30344 8395 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 30345 8395 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 30346 8395 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 30347 8396 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 30348 8396 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 30349 8396 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 30350 8396 cortex_m.c:548 cortex_m_poll():  
Debug: 30351 8396 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 30352 8396 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 30353 8397 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 30354 8397 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 30355 8397 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 30356 8397 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 30357 8397 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 30358 8397 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 30359 8398 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 30360 8398 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 30361 8398 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 30362 8398 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 30363 8398 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 30364 8398 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 30365 8399 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 30366 8399 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 30367 8399 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 30368 8399 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 30369 8399 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 30370 8399 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 30371 8400 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 30372 8400 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 30373 8400 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 30374 8400 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 30375 8400 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 30376 8400 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 30377 8400 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 30378 8400 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 30379 8401 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 30380 8401 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 30381 8401 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 30382 8401 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 30383 8401 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 30384 8401 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 30385 8401 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30386 8401 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 30387 8401 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 30388 8401 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 30389 8401 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 30390 8401 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30391 8401 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 30392 8401 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 30393 8401 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00dd 00ddd8b6 size 4
Debug: 30394 8401 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 30395 8401 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30396 8401 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 30397 8401 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 30398 8401 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 30399 8401 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 30400 8401 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 30401 8401 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 30402 8401 armv7m.c:144 armv7m_restore_context():  
Debug: 30403 8401 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 30404 8402 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 30405 8402 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 30406 8402 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 30407 8402 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 30408 8402 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 30409 8402 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 30410 8402 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 30411 8402 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 30412 8403 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 30413 8403 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 30414 8403 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 30415 8403 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 30416 8403 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 30417 8422 cortex_m.c:548 cortex_m_poll():  
Debug: 30418 8422 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 30419 8422 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 30420 8423 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 30421 8423 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 30422 8423 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 30423 8423 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 30424 8423 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 30425 8423 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 30426 8424 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 30427 8424 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 30428 8424 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 30429 8424 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 30430 8424 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 30431 8424 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 30432 8425 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 30433 8425 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 30434 8425 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 30435 8425 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 30436 8425 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 30437 8425 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 30438 8426 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 30439 8426 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 30440 8426 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 30441 8426 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 30442 8426 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 30443 8426 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 30444 8426 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 30445 8426 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 30446 8426 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 30447 8426 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 30448 8426 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 30449 8426 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 30450 8427 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 30451 8427 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 30452 8427 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30453 8427 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 30454 8427 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 30455 8427 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 30456 8427 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 30457 8427 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 30458 8427 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30459 8427 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 30460 8427 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 30461 8427 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 30462 8427 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 30463 8427 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30464 8427 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 30465 8427 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 30466 8427 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 30467 8428 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 30468 8429 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 30469 8429 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 30470 8429 armv7m.c:144 armv7m_restore_context():  
Debug: 30471 8429 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 30472 8429 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 30473 8429 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 30474 8429 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 30475 8429 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 30476 8429 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 30477 8429 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 30478 8430 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 30479 8430 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 30480 8430 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 30481 8430 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 30482 8430 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 30483 8430 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 30484 8430 cortex_m.c:548 cortex_m_poll():  
Debug: 30485 8430 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 30486 8430 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 30487 8431 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 30488 8431 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 30489 8431 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 30490 8431 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 30491 8431 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 30492 8432 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 30493 8432 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 30494 8432 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 30495 8432 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 30496 8432 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 30497 8432 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 30498 8433 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 30499 8433 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 30500 8433 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 30501 8433 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 30502 8433 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 30503 8433 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 30504 8434 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 30505 8434 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 30506 8434 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 30507 8434 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 30508 8434 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 30509 8434 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 30510 8434 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 30511 8434 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 30512 8435 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 30513 8435 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 30514 8435 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 30515 8435 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 30516 8435 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 30517 8435 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 30518 8435 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 30519 8435 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30520 8435 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 30521 8435 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 30522 8435 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 30523 8435 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 30524 8435 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30525 8435 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 30526 8435 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 30527 8435 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00de 00ded8b6 size 4
Debug: 30528 8435 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 30529 8435 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30530 8435 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 30531 8435 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 30532 8435 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 30533 8435 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 30534 8435 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 30535 8436 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 30536 8436 armv7m.c:144 armv7m_restore_context():  
Debug: 30537 8436 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 30538 8436 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 30539 8436 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 30540 8436 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 30541 8436 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 30542 8436 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 30543 8436 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 30544 8436 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 30545 8436 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 30546 8437 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 30547 8437 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 30548 8437 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 30549 8437 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 30550 8437 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 30551 8456 cortex_m.c:548 cortex_m_poll():  
Debug: 30552 8456 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 30553 8456 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 30554 8457 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 30555 8457 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 30556 8457 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 30557 8457 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 30558 8457 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 30559 8457 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 30560 8458 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 30561 8458 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 30562 8458 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 30563 8458 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 30564 8458 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 30565 8458 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 30566 8459 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 30567 8459 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 30568 8459 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 30569 8459 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 30570 8459 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 30571 8459 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 30572 8460 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 30573 8460 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 30574 8460 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 30575 8460 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 30576 8460 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 30577 8460 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 30578 8460 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 30579 8460 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 30580 8460 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 30581 8460 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 30582 8460 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 30583 8460 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 30584 8461 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 30585 8461 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 30586 8461 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30587 8461 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 30588 8461 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 30589 8461 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 30590 8461 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 30591 8461 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 30592 8461 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30593 8461 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 30594 8461 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 30595 8461 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 30596 8461 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 30597 8461 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30598 8461 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 30599 8461 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 30600 8461 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 30601 8462 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 30602 8463 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 30603 8463 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 30604 8463 armv7m.c:144 armv7m_restore_context():  
Debug: 30605 8463 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 30606 8463 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 30607 8463 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 30608 8463 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 30609 8463 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 30610 8463 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 30611 8464 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 30612 8464 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 30613 8464 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 30614 8464 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 30615 8464 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 30616 8464 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 30617 8464 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 30618 8464 cortex_m.c:548 cortex_m_poll():  
Debug: 30619 8464 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 30620 8464 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 30621 8465 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 30622 8465 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 30623 8465 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 30624 8465 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 30625 8466 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 30626 8466 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 30627 8466 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 30628 8466 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 30629 8466 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 30630 8466 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 30631 8467 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 30632 8467 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 30633 8467 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 30634 8467 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 30635 8467 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 30636 8467 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 30637 8468 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 30638 8468 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 30639 8468 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 30640 8468 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 30641 8468 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 30642 8468 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 30643 8469 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 30644 8469 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 30645 8469 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 30646 8469 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 30647 8469 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 30648 8469 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 30649 8469 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 30650 8469 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 30651 8469 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 30652 8469 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 30653 8469 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30654 8469 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 30655 8469 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 30656 8469 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 30657 8469 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 30658 8469 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30659 8469 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 30660 8469 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 30661 8469 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00df 00dfd8b6 size 4
Debug: 30662 8469 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 30663 8469 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30664 8469 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 30665 8469 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 30666 8469 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 30667 8469 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 30668 8470 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 30669 8470 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 30670 8470 armv7m.c:144 armv7m_restore_context():  
Debug: 30671 8470 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 30672 8470 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 30673 8470 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 30674 8471 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 30675 8471 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 30676 8471 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 30677 8471 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 30678 8471 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 30679 8471 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 30680 8471 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 30681 8471 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 30682 8471 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 30683 8471 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 30684 8471 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 30685 8490 cortex_m.c:548 cortex_m_poll():  
Debug: 30686 8490 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 30687 8491 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 30688 8491 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 30689 8491 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 30690 8492 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 30691 8492 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 30692 8492 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 30693 8492 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 30694 8492 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 30695 8492 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 30696 8493 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 30697 8493 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 30698 8493 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 30699 8493 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 30700 8493 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 30701 8493 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 30702 8494 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 30703 8494 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 30704 8494 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 30705 8494 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 30706 8494 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 30707 8494 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 30708 8495 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 30709 8495 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 30710 8495 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 30711 8495 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 30712 8495 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 30713 8495 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 30714 8495 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 30715 8495 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 30716 8495 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 30717 8495 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 30718 8495 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 30719 8495 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 30720 8495 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30721 8495 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 30722 8495 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 30723 8495 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 30724 8495 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 30725 8495 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 30726 8495 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30727 8495 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 30728 8495 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 30729 8496 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 30730 8496 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 30731 8496 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30732 8496 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 30733 8496 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 30734 8496 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 30735 8497 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 30736 8497 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 30737 8497 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 30738 8498 armv7m.c:144 armv7m_restore_context():  
Debug: 30739 8498 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 30740 8498 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 30741 8498 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 30742 8498 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 30743 8498 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 30744 8498 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 30745 8498 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 30746 8498 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 30747 8498 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 30748 8498 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 30749 8499 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 30750 8499 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 30751 8499 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 30752 8499 cortex_m.c:548 cortex_m_poll():  
Debug: 30753 8499 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 30754 8499 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 30755 8500 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 30756 8500 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 30757 8500 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 30758 8500 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 30759 8500 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 30760 8500 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 30761 8501 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 30762 8501 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 30763 8501 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 30764 8501 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 30765 8501 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 30766 8501 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 30767 8502 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 30768 8502 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 30769 8502 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 30770 8502 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 30771 8502 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 30772 8502 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 30773 8503 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 30774 8503 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 30775 8503 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 30776 8503 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 30777 8503 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 30778 8503 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 30779 8503 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 30780 8503 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 30781 8504 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 30782 8504 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 30783 8504 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 30784 8504 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 30785 8504 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 30786 8504 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 30787 8504 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30788 8504 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 30789 8504 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 30790 8504 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 30791 8504 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 30792 8504 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30793 8504 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 30794 8504 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 30795 8504 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00e0 00e0d8b6 size 4
Debug: 30796 8504 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 30797 8504 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30798 8504 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 30799 8504 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 30800 8504 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 30801 8504 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 30802 8505 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 30803 8505 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 30804 8505 armv7m.c:144 armv7m_restore_context():  
Debug: 30805 8505 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 30806 8505 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 30807 8505 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 30808 8505 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 30809 8505 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 30810 8505 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 30811 8505 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 30812 8506 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 30813 8506 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 30814 8506 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 30815 8506 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 30816 8506 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 30817 8506 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 30818 8506 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 30820 8525 cortex_m.c:548 cortex_m_poll():  
Debug: 30821 8525 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 30822 8525 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 30823 8526 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 30824 8526 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 30825 8526 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 30826 8526 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 30827 8526 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 30828 8527 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 30829 8527 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 30830 8527 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 30831 8527 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 30832 8527 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 30833 8527 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 30834 8528 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 30835 8528 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 30836 8528 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 30837 8528 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 30838 8528 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 30839 8528 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 30840 8529 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 30841 8529 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 30842 8529 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 30843 8529 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 30844 8529 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 30845 8529 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 30846 8529 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 30847 8529 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 30848 8530 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 30849 8530 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 30850 8530 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 30851 8530 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 30852 8530 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 30853 8530 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 30854 8530 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 30855 8530 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30856 8530 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 30857 8530 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 30858 8530 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 30859 8530 psoc4.c:721 psoc4_write(): Downloaded 28672 of 33371 bytes
Debug: 30860 8530 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 30861 8530 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 30862 8530 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30863 8530 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 30864 8530 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 30865 8530 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 30866 8530 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 30867 8530 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30868 8530 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 30869 8530 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 30870 8530 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 30871 8532 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 30872 8532 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 30873 8532 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 30874 8532 armv7m.c:144 armv7m_restore_context():  
Debug: 30875 8532 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 30876 8532 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 30877 8532 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 30878 8532 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 30879 8532 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 30880 8533 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 30881 8533 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 30882 8533 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 30883 8533 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 30884 8533 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 30885 8533 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 30886 8533 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 30887 8533 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 30888 8533 cortex_m.c:548 cortex_m_poll():  
Debug: 30889 8533 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 30890 8534 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 30891 8534 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 30892 8534 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 30893 8534 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 30894 8534 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 30895 8535 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 30896 8535 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 30897 8535 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 30898 8535 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 30899 8535 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 30900 8535 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 30901 8536 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 30902 8536 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 30903 8536 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 30904 8536 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 30905 8536 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 30906 8536 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 30907 8537 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 30908 8537 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 30909 8537 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 30910 8537 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 30911 8538 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 30912 8538 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 30913 8538 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 30914 8538 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 30915 8538 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 30916 8538 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 30917 8538 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 30918 8538 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 30919 8538 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 30920 8538 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 30921 8538 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 30922 8538 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 30923 8538 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30924 8538 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 30925 8538 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 30926 8538 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 30927 8538 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 30928 8538 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30929 8538 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 30930 8538 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 30931 8539 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00e1 00e1d8b6 size 4
Debug: 30932 8539 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 30933 8539 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30934 8539 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 30935 8539 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 30936 8539 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 30937 8539 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 30938 8539 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 30939 8539 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 30940 8539 armv7m.c:144 armv7m_restore_context():  
Debug: 30941 8539 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 30942 8540 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 30943 8540 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 30944 8540 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 30945 8540 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 30946 8540 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 30947 8540 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 30948 8540 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 30949 8540 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 30950 8540 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 30951 8540 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 30952 8540 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 30953 8540 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 30954 8540 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 30955 8559 cortex_m.c:548 cortex_m_poll():  
Debug: 30956 8559 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 30957 8560 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 30958 8560 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 30959 8560 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 30960 8560 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 30961 8561 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 30962 8561 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 30963 8561 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 30964 8561 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 30965 8561 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 30966 8561 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 30967 8562 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 30968 8562 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 30969 8562 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 30970 8562 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 30971 8562 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 30972 8562 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 30973 8563 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 30974 8563 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 30975 8563 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 30976 8563 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 30977 8563 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 30978 8563 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 30979 8564 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 30980 8564 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 30981 8564 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 30982 8564 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 30983 8564 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 30984 8564 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 30985 8564 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 30986 8564 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 30987 8564 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 30988 8564 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 30989 8564 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 30990 8564 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30991 8564 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 30992 8564 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 30993 8564 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 30994 8564 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 30995 8564 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 30996 8564 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30997 8564 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 30998 8564 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 30999 8564 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 31000 8564 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 31001 8564 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31002 8564 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 31003 8564 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 31004 8564 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 31005 8566 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 31006 8566 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 31007 8566 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 31008 8566 armv7m.c:144 armv7m_restore_context():  
Debug: 31009 8566 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 31010 8567 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 31011 8567 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 31012 8567 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 31013 8567 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 31014 8567 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 31015 8567 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 31016 8567 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 31017 8567 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 31018 8567 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 31019 8567 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 31020 8567 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 31021 8567 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 31022 8567 cortex_m.c:548 cortex_m_poll():  
Debug: 31023 8567 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 31024 8568 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 31025 8568 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 31026 8568 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 31027 8569 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 31028 8569 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 31029 8569 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 31030 8569 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 31031 8569 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 31032 8569 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 31033 8570 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 31034 8570 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 31035 8570 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 31036 8570 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 31037 8570 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 31038 8571 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 31039 8571 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 31040 8571 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 31041 8571 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 31042 8571 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 31043 8571 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 31044 8572 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 31045 8572 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 31046 8572 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 31047 8573 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 31048 8573 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 31049 8573 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 31050 8573 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 31051 8573 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 31052 8573 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 31053 8573 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 31054 8573 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 31055 8573 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 31056 8573 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 31057 8573 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31058 8573 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 31059 8573 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 31060 8573 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 31061 8573 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 31062 8573 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31063 8573 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 31064 8573 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 31065 8573 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00e2 00e2d8b6 size 4
Debug: 31066 8573 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 31067 8573 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31068 8573 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 31069 8573 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 31070 8573 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 31071 8574 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 31072 8574 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 31073 8574 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 31074 8574 armv7m.c:144 armv7m_restore_context():  
Debug: 31075 8574 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 31076 8574 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 31077 8574 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 31078 8574 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 31079 8574 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 31080 8574 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 31081 8574 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 31082 8575 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 31083 8575 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 31084 8575 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 31085 8575 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 31086 8575 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 31087 8575 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 31088 8575 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 31089 8594 cortex_m.c:548 cortex_m_poll():  
Debug: 31090 8594 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 31091 8594 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 31092 8595 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 31093 8595 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 31094 8595 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 31095 8595 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 31096 8595 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 31097 8595 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 31098 8596 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 31099 8596 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 31100 8596 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 31101 8596 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 31102 8596 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 31103 8596 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 31104 8597 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 31105 8597 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 31106 8597 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 31107 8597 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 31108 8597 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 31109 8598 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 31110 8598 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 31111 8598 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 31112 8598 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 31113 8598 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 31114 8599 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 31115 8599 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 31116 8599 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 31117 8599 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 31118 8599 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 31119 8599 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 31120 8599 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 31121 8599 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 31122 8599 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 31123 8599 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 31124 8599 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31125 8599 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 31126 8599 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 31127 8599 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 31128 8599 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 31129 8599 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 31130 8599 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31131 8599 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 31132 8599 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 31133 8599 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 31134 8599 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 31135 8599 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31136 8599 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 31137 8599 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 31138 8599 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 31139 8601 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 31140 8601 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 31141 8601 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 31142 8601 armv7m.c:144 armv7m_restore_context():  
Debug: 31143 8601 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 31144 8601 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 31145 8601 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 31146 8602 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 31147 8602 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 31148 8602 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 31149 8602 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 31150 8602 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 31151 8602 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 31152 8602 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 31153 8602 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 31154 8602 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 31155 8602 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 31156 8602 cortex_m.c:548 cortex_m_poll():  
Debug: 31157 8602 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 31158 8603 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 31159 8603 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 31160 8603 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 31161 8603 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 31162 8604 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 31163 8604 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 31164 8604 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 31165 8604 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 31166 8605 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 31167 8605 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 31168 8605 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 31169 8605 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 31170 8605 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 31171 8605 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 31172 8606 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 31173 8606 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 31174 8606 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 31175 8606 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 31176 8606 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 31177 8606 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 31178 8607 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 31179 8607 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 31180 8607 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 31181 8607 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 31182 8607 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 31183 8607 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 31184 8607 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 31185 8607 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 31186 8607 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 31187 8607 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 31188 8607 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 31189 8608 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 31190 8608 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 31191 8608 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31192 8608 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 31193 8608 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 31194 8608 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 31195 8608 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 31196 8608 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31197 8608 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 31198 8608 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 31199 8608 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00e3 00e3d8b6 size 4
Debug: 31200 8608 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 31201 8608 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31202 8608 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 31203 8608 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 31204 8608 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 31205 8608 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 31206 8608 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 31207 8608 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 31208 8608 armv7m.c:144 armv7m_restore_context():  
Debug: 31209 8608 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 31210 8609 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 31211 8609 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 31212 8609 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 31213 8609 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 31214 8609 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 31215 8609 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 31216 8609 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 31217 8609 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 31218 8609 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 31219 8609 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 31220 8609 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 31221 8609 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 31222 8610 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 31223 8628 cortex_m.c:548 cortex_m_poll():  
Debug: 31224 8628 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 31225 8629 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 31226 8629 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 31227 8629 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 31228 8630 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 31229 8630 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 31230 8630 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 31231 8630 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 31232 8630 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 31233 8630 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 31234 8631 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 31235 8631 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 31236 8631 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 31237 8631 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 31238 8631 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 31239 8631 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 31240 8632 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 31241 8632 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 31242 8632 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 31243 8632 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 31244 8632 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 31245 8632 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 31246 8633 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 31247 8633 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 31248 8633 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 31249 8633 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 31250 8633 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 31251 8633 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 31252 8633 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 31253 8633 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 31254 8633 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 31255 8633 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 31256 8633 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 31257 8633 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 31258 8633 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31259 8633 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 31260 8633 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 31261 8633 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 31262 8633 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 31263 8633 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 31264 8633 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31265 8633 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 31266 8633 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 31267 8634 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 31268 8634 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 31269 8634 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31270 8634 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 31271 8634 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 31272 8634 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 31273 8635 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 31274 8635 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 31275 8635 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 31276 8635 armv7m.c:144 armv7m_restore_context():  
Debug: 31277 8635 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 31278 8636 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 31279 8636 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 31280 8636 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 31281 8636 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 31282 8636 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 31283 8636 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 31284 8636 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 31285 8636 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 31286 8636 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 31287 8636 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 31288 8636 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 31289 8636 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 31290 8636 cortex_m.c:548 cortex_m_poll():  
Debug: 31291 8637 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 31292 8637 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 31293 8637 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 31294 8638 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 31295 8638 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 31296 8638 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 31297 8638 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 31298 8638 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 31299 8638 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 31300 8639 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 31301 8639 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 31302 8639 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 31303 8639 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 31304 8639 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 31305 8639 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 31306 8640 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 31307 8640 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 31308 8640 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 31309 8640 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 31310 8640 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 31311 8640 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 31312 8641 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 31313 8641 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 31314 8641 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 31315 8641 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 31316 8641 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 31317 8641 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 31318 8641 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 31319 8641 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 31320 8641 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 31321 8641 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 31322 8641 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 31323 8642 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 31324 8642 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 31325 8642 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31326 8642 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 31327 8642 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 31328 8642 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 31329 8642 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 31330 8642 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31331 8642 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 31332 8642 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 31333 8642 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00e4 00e4d8b6 size 4
Debug: 31334 8642 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 31335 8642 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31336 8642 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 31337 8642 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 31338 8642 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 31339 8642 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 31340 8642 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 31341 8642 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 31342 8642 armv7m.c:144 armv7m_restore_context():  
Debug: 31343 8642 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 31344 8643 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 31345 8643 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 31346 8643 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 31347 8643 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 31348 8643 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 31349 8643 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 31350 8643 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 31351 8643 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 31352 8643 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 31353 8643 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 31354 8643 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 31355 8643 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 31356 8644 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 31357 8662 cortex_m.c:548 cortex_m_poll():  
Debug: 31358 8662 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 31359 8663 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 31360 8663 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 31361 8663 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 31362 8664 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 31363 8664 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 31364 8664 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 31365 8664 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 31366 8664 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 31367 8664 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 31368 8665 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 31369 8665 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 31370 8665 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 31371 8665 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 31372 8665 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 31373 8665 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 31374 8666 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 31375 8666 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 31376 8666 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 31377 8666 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 31378 8666 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 31379 8666 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 31380 8667 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 31381 8667 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 31382 8667 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 31383 8667 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 31384 8667 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 31385 8667 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 31386 8667 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 31387 8667 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 31388 8667 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 31389 8667 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 31390 8667 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 31391 8667 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 31392 8667 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31393 8667 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 31394 8667 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 31395 8667 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 31396 8667 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 31397 8667 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 31398 8667 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31399 8667 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 31400 8667 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 31401 8668 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 31402 8668 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 31403 8668 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31404 8668 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 31405 8668 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 31406 8668 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 31407 8669 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 31408 8670 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 31409 8670 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 31410 8670 armv7m.c:144 armv7m_restore_context():  
Debug: 31411 8670 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 31412 8671 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 31413 8671 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 31414 8671 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 31415 8671 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 31416 8671 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 31417 8671 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 31418 8671 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 31419 8671 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 31420 8671 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 31421 8671 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 31422 8671 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 31423 8671 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 31424 8671 cortex_m.c:548 cortex_m_poll():  
Debug: 31425 8671 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 31426 8672 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 31427 8673 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 31428 8673 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 31429 8673 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 31430 8673 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 31431 8674 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 31432 8674 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 31433 8674 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 31434 8674 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 31435 8674 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 31436 8674 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 31437 8675 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 31438 8675 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 31439 8675 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 31440 8675 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 31441 8675 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 31442 8675 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 31443 8676 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 31444 8676 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 31445 8676 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 31446 8676 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 31447 8676 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 31448 8676 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 31449 8677 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 31450 8677 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 31451 8677 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 31452 8677 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 31453 8677 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 31454 8677 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 31455 8677 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 31456 8677 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 31457 8677 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 31458 8677 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 31459 8677 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31460 8677 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 31461 8677 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 31462 8677 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 31463 8677 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 31464 8677 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31465 8677 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 31466 8677 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 31467 8677 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00e5 00e5d8b6 size 4
Debug: 31468 8677 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 31469 8677 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31470 8677 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 31471 8677 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 31472 8677 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 31473 8677 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 31474 8678 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 31475 8678 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 31476 8678 armv7m.c:144 armv7m_restore_context():  
Debug: 31477 8678 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 31478 8678 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 31479 8678 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 31480 8678 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 31481 8678 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 31482 8678 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 31483 8678 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 31484 8679 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 31485 8679 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 31486 8679 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 31487 8679 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 31488 8679 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 31489 8679 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 31490 8679 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 31491 8697 cortex_m.c:548 cortex_m_poll():  
Debug: 31492 8697 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 31493 8698 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 31494 8698 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 31495 8698 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 31496 8699 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 31497 8699 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 31498 8699 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 31499 8699 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 31500 8699 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 31501 8699 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 31502 8700 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 31503 8700 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 31504 8700 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 31505 8700 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 31506 8700 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 31507 8700 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 31508 8701 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 31509 8701 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 31510 8701 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 31511 8701 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 31512 8701 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 31513 8701 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 31514 8702 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 31515 8702 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 31516 8702 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 31517 8702 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 31518 8702 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 31519 8702 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 31520 8702 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 31521 8702 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 31522 8702 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 31523 8702 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 31524 8702 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 31525 8702 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 31526 8702 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31527 8702 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 31528 8702 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 31529 8702 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 31530 8702 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 31531 8702 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 31532 8702 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31533 8702 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 31534 8702 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 31535 8703 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 31536 8703 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 31537 8703 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31538 8703 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 31539 8703 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 31540 8703 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 31541 8704 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 31542 8704 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 31543 8704 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 31544 8704 armv7m.c:144 armv7m_restore_context():  
Debug: 31545 8704 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 31546 8705 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 31547 8705 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 31548 8705 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 31549 8705 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 31550 8705 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 31551 8705 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 31552 8705 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 31553 8705 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 31554 8705 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 31555 8705 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 31556 8705 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 31557 8705 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 31558 8706 cortex_m.c:548 cortex_m_poll():  
Debug: 31559 8706 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 31560 8706 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 31561 8706 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 31562 8707 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 31563 8707 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 31564 8707 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 31565 8707 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 31566 8707 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 31567 8707 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 31568 8708 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 31569 8708 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 31570 8708 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 31571 8708 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 31572 8708 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 31573 8708 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 31574 8709 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 31575 8709 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 31576 8709 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 31577 8709 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 31578 8709 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 31579 8710 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 31580 8710 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 31581 8710 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 31582 8710 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 31583 8710 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 31584 8710 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 31585 8710 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 31586 8710 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 31587 8710 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 31588 8710 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 31589 8710 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 31590 8710 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 31591 8711 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 31592 8711 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 31593 8711 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31594 8711 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 31595 8711 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 31596 8711 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 31597 8711 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 31598 8711 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31599 8711 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 31600 8711 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 31601 8711 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00e6 00e6d8b6 size 4
Debug: 31602 8711 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 31603 8711 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31604 8711 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 31605 8711 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 31606 8711 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 31607 8711 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 31608 8711 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 31609 8711 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 31610 8711 armv7m.c:144 armv7m_restore_context():  
Debug: 31611 8711 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 31612 8712 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 31613 8712 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 31614 8712 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 31615 8712 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 31616 8712 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 31617 8712 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 31618 8712 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 31619 8712 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 31620 8712 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 31621 8712 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 31622 8712 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 31623 8712 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 31624 8713 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 31625 8731 cortex_m.c:548 cortex_m_poll():  
Debug: 31626 8731 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 31627 8732 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 31628 8732 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 31629 8732 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 31630 8733 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 31631 8733 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 31632 8733 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 31633 8733 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 31634 8733 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 31635 8733 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 31636 8734 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 31637 8734 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 31638 8734 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 31639 8734 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 31640 8734 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 31641 8734 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 31642 8735 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 31643 8735 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 31644 8735 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 31645 8735 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 31646 8735 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 31647 8735 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 31648 8736 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 31649 8736 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 31650 8736 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 31651 8736 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 31652 8736 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 31653 8736 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 31654 8736 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 31655 8736 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 31656 8736 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 31657 8736 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 31658 8736 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 31659 8736 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 31660 8736 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31661 8736 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 31662 8736 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 31663 8736 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 31664 8736 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 31665 8736 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 31666 8736 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31667 8736 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 31668 8736 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 31669 8737 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 31670 8737 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 31671 8737 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31672 8737 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 31673 8737 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 31674 8737 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 31675 8738 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 31676 8738 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 31677 8738 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 31678 8738 armv7m.c:144 armv7m_restore_context():  
Debug: 31679 8738 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 31680 8739 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 31681 8739 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 31682 8739 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 31683 8739 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 31684 8739 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 31685 8739 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 31686 8739 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 31687 8739 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 31688 8739 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 31689 8739 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 31690 8739 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 31691 8739 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 31692 8739 cortex_m.c:548 cortex_m_poll():  
Debug: 31693 8739 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 31694 8740 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 31695 8740 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 31696 8740 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 31697 8741 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 31698 8741 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 31699 8741 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 31700 8741 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 31701 8741 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 31702 8741 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 31703 8742 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 31704 8742 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 31705 8742 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 31706 8742 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 31707 8742 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 31708 8742 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 31709 8743 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 31710 8743 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 31711 8743 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 31712 8743 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 31713 8743 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 31714 8743 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 31715 8744 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 31716 8744 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 31717 8744 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 31718 8744 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 31719 8744 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 31720 8744 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 31721 8744 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 31722 8744 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 31723 8744 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 31724 8744 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 31725 8744 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 31726 8744 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 31727 8744 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31728 8744 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 31729 8744 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 31730 8744 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 31731 8744 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 31732 8744 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31733 8744 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 31734 8744 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 31735 8745 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00e7 00e7d8b6 size 4
Debug: 31736 8745 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 31737 8745 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31738 8745 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 31739 8745 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 31740 8745 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 31741 8745 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 31742 8745 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 31743 8745 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 31744 8745 armv7m.c:144 armv7m_restore_context():  
Debug: 31745 8745 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 31746 8745 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 31747 8745 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 31748 8746 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 31749 8746 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 31750 8746 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 31751 8746 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 31752 8746 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 31753 8746 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 31754 8746 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 31755 8746 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 31756 8746 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 31757 8746 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 31758 8746 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 31759 8765 cortex_m.c:548 cortex_m_poll():  
Debug: 31760 8765 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 31761 8766 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 31762 8766 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 31763 8766 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 31764 8766 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 31765 8766 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 31766 8767 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 31767 8767 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 31768 8767 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 31769 8767 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 31770 8767 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 31771 8768 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 31772 8768 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 31773 8768 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 31774 8768 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 31775 8768 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 31776 8768 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 31777 8769 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 31778 8769 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 31779 8769 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 31780 8769 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 31781 8769 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 31782 8769 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 31783 8770 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 31784 8770 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 31785 8770 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 31786 8770 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 31787 8770 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 31788 8770 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 31789 8770 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 31790 8770 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 31791 8770 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 31792 8770 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 31793 8771 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 31794 8771 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31795 8771 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 31796 8771 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 31797 8771 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 31798 8771 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 31799 8771 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 31800 8771 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31801 8771 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 31802 8771 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 31803 8771 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 31804 8771 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 31805 8771 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31806 8771 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 31807 8771 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 31808 8771 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 31809 8773 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 31810 8773 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 31811 8773 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 31812 8773 armv7m.c:144 armv7m_restore_context():  
Debug: 31813 8773 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 31814 8774 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 31815 8774 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 31816 8774 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 31817 8774 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 31818 8774 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 31819 8774 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 31820 8774 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 31821 8774 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 31822 8774 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 31823 8774 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 31824 8774 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 31825 8774 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 31826 8774 cortex_m.c:548 cortex_m_poll():  
Debug: 31827 8774 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 31828 8775 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 31829 8775 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 31830 8775 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 31831 8776 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 31832 8776 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 31833 8776 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 31834 8776 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 31835 8777 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 31836 8777 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 31837 8777 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 31838 8777 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 31839 8777 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 31840 8777 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 31841 8778 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 31842 8778 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 31843 8778 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 31844 8778 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 31845 8778 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 31846 8779 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 31847 8779 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 31848 8779 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 31849 8779 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 31850 8779 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 31851 8779 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 31852 8779 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 31853 8779 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 31854 8779 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 31855 8779 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 31856 8779 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 31857 8779 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 31858 8779 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 31859 8779 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 31860 8779 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 31861 8779 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31862 8779 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 31863 8779 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 31864 8779 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 31865 8779 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 31866 8779 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31867 8779 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 31868 8779 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 31869 8780 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00e8 00e8d8b6 size 4
Debug: 31870 8780 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 31871 8780 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31872 8780 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 31873 8780 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 31874 8780 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 31875 8780 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 31876 8780 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 31877 8780 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 31878 8780 armv7m.c:144 armv7m_restore_context():  
Debug: 31879 8780 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 31880 8781 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 31881 8781 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 31882 8781 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 31883 8781 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 31884 8781 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 31885 8781 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 31886 8781 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 31887 8781 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 31888 8781 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 31889 8781 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 31890 8781 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 31891 8781 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 31892 8781 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 31893 8800 cortex_m.c:548 cortex_m_poll():  
Debug: 31894 8800 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 31895 8801 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 31896 8801 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 31897 8801 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 31898 8802 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 31899 8802 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 31900 8802 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 31901 8802 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 31902 8802 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 31903 8802 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 31904 8803 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 31905 8803 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 31906 8803 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 31907 8803 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 31908 8803 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 31909 8803 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 31910 8804 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 31911 8804 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 31912 8804 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 31913 8804 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 31914 8804 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 31915 8805 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 31916 8805 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 31917 8805 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 31918 8805 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 31919 8805 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 31920 8805 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 31921 8805 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 31922 8805 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 31923 8805 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 31924 8805 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 31925 8805 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 31926 8806 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 31927 8806 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 31928 8806 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31929 8806 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 31930 8806 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 31931 8806 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 31932 8806 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 31933 8806 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 31934 8806 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31935 8806 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 31936 8806 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 31937 8806 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 31938 8806 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 31939 8806 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31940 8806 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 31941 8806 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 31942 8806 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 31943 8807 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 31944 8808 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 31945 8808 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 31946 8808 armv7m.c:144 armv7m_restore_context():  
Debug: 31947 8808 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 31948 8808 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 31949 8808 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 31950 8808 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 31951 8808 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 31952 8808 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 31953 8808 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 31954 8809 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 31955 8809 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 31956 8809 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 31957 8809 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 31958 8809 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 31959 8809 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 31960 8809 cortex_m.c:548 cortex_m_poll():  
Debug: 31961 8809 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 31962 8809 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 31963 8810 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 31964 8810 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 31965 8810 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 31966 8810 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 31967 8810 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 31968 8811 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 31969 8811 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 31970 8811 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 31971 8811 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 31972 8811 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 31973 8811 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 31974 8812 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 31975 8812 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 31976 8812 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 31977 8812 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 31978 8812 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 31979 8812 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 31980 8813 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 31981 8813 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 31982 8813 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 31983 8813 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 31984 8813 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 31985 8813 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 31986 8813 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 31987 8813 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 31988 8814 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 31989 8814 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 31990 8814 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 31991 8814 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 31992 8814 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 31993 8814 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 31994 8814 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 31995 8814 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31996 8814 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 31997 8814 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 31998 8814 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 31999 8814 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 32000 8814 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32001 8814 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 32002 8814 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 32003 8814 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00e9 00e9d8b6 size 4
Debug: 32004 8814 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 32005 8814 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32006 8814 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 32007 8814 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 32008 8814 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 32009 8814 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 32010 8814 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 32011 8815 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 32012 8815 armv7m.c:144 armv7m_restore_context():  
Debug: 32013 8815 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 32014 8815 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 32015 8815 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 32016 8815 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 32017 8815 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 32018 8815 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 32019 8815 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 32020 8815 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 32021 8815 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 32022 8816 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 32023 8816 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 32024 8816 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 32025 8816 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 32026 8816 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 32027 8835 cortex_m.c:548 cortex_m_poll():  
Debug: 32028 8835 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 32029 8835 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 32030 8835 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 32031 8836 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 32032 8836 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 32033 8836 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 32034 8836 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 32035 8836 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 32036 8836 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 32037 8837 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 32038 8837 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 32039 8837 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 32040 8838 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 32041 8838 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 32042 8838 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 32043 8838 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 32044 8838 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 32045 8838 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 32046 8839 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 32047 8839 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 32048 8839 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 32049 8839 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 32050 8839 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 32051 8839 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 32052 8840 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 32053 8840 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 32054 8840 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 32055 8840 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 32056 8840 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 32057 8840 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 32058 8840 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 32059 8840 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 32060 8840 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 32061 8840 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 32062 8840 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32063 8840 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 32064 8840 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 32065 8840 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 32066 8840 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 32067 8840 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 32068 8840 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32069 8840 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 32070 8840 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 32071 8840 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 32072 8840 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 32073 8840 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32074 8840 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 32075 8840 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 32076 8840 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 32077 8842 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 32078 8842 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 32079 8842 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 32080 8842 armv7m.c:144 armv7m_restore_context():  
Debug: 32081 8842 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 32082 8842 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 32083 8842 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 32084 8843 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 32085 8843 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 32086 8843 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 32087 8843 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 32088 8843 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 32089 8843 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 32090 8843 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 32091 8843 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 32092 8843 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 32093 8843 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 32094 8843 cortex_m.c:548 cortex_m_poll():  
Debug: 32095 8843 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 32096 8844 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 32097 8844 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 32098 8844 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 32099 8844 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 32100 8845 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 32101 8845 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 32102 8845 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 32103 8845 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 32104 8845 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 32105 8846 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 32106 8846 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 32107 8846 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 32108 8846 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 32109 8846 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 32110 8846 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 32111 8847 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 32112 8847 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 32113 8847 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 32114 8847 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 32115 8847 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 32116 8847 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 32117 8848 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 32118 8848 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 32119 8848 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 32120 8848 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 32121 8848 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 32122 8848 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 32123 8848 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 32124 8848 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 32125 8848 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 32126 8848 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 32127 8848 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 32128 8848 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 32129 8848 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32130 8848 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 32131 8848 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 32132 8848 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 32133 8848 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 32134 8848 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32135 8848 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 32136 8848 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 32137 8849 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00ea 00ead8b6 size 4
Debug: 32138 8849 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 32139 8849 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32140 8849 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 32141 8849 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 32142 8849 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 32143 8849 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 32144 8849 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 32145 8849 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 32146 8849 armv7m.c:144 armv7m_restore_context():  
Debug: 32147 8849 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 32148 8849 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 32149 8849 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 32150 8850 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 32151 8850 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 32152 8850 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 32153 8850 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 32154 8850 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 32155 8850 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 32156 8850 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 32157 8850 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 32158 8850 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 32159 8850 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 32160 8850 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 32161 8869 cortex_m.c:548 cortex_m_poll():  
Debug: 32162 8869 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 32163 8870 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 32164 8870 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 32165 8870 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 32166 8870 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 32167 8871 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 32168 8871 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 32169 8871 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 32170 8871 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 32171 8871 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 32172 8871 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 32173 8872 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 32174 8872 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 32175 8872 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 32176 8872 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 32177 8872 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 32178 8872 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 32179 8873 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 32180 8873 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 32181 8873 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 32182 8873 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 32183 8873 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 32184 8873 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 32185 8874 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 32186 8874 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 32187 8874 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 32188 8874 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 32189 8874 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 32190 8874 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 32191 8874 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 32192 8874 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 32193 8874 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 32194 8874 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 32195 8874 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 32196 8874 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32197 8874 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 32198 8874 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 32199 8874 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 32200 8874 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 32201 8874 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 32202 8874 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32203 8874 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 32204 8874 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 32205 8874 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 32206 8874 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 32207 8874 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32208 8875 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 32209 8875 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 32210 8875 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 32211 8876 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 32212 8877 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 32213 8877 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 32214 8877 armv7m.c:144 armv7m_restore_context():  
Debug: 32215 8877 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 32216 8877 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 32217 8877 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 32218 8877 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 32219 8877 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 32220 8877 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 32221 8877 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 32222 8878 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 32223 8878 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 32224 8878 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 32225 8878 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 32226 8878 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 32227 8878 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 32228 8878 cortex_m.c:548 cortex_m_poll():  
Debug: 32229 8878 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 32230 8878 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 32231 8878 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 32232 8879 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 32233 8879 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 32234 8879 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 32235 8879 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 32236 8879 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 32237 8879 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 32238 8880 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 32239 8880 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 32240 8880 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 32241 8880 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 32242 8880 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 32243 8880 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 32244 8881 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 32245 8881 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 32246 8881 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 32247 8882 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 32248 8882 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 32249 8882 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 32250 8882 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 32251 8882 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 32252 8882 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 32253 8883 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 32254 8883 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 32255 8883 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 32256 8883 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 32257 8883 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 32258 8883 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 32259 8883 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 32260 8883 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 32261 8883 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 32262 8883 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 32263 8883 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32264 8883 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 32265 8883 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 32266 8883 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 32267 8883 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 32268 8883 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32269 8883 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 32270 8883 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 32271 8883 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00eb 00ebd8b6 size 4
Debug: 32272 8883 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 32273 8883 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32274 8883 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 32275 8883 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 32276 8883 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 32277 8883 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 32278 8884 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 32279 8884 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 32280 8884 armv7m.c:144 armv7m_restore_context():  
Debug: 32281 8884 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 32282 8884 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 32283 8884 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 32284 8884 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 32285 8884 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 32286 8884 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 32287 8884 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 32288 8884 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 32289 8884 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 32290 8885 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 32291 8885 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 32292 8885 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 32293 8885 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 32294 8885 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 32295 8903 cortex_m.c:548 cortex_m_poll():  
Debug: 32296 8903 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 32297 8904 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 32298 8905 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 32299 8905 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 32300 8905 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 32301 8905 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 32302 8905 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 32303 8905 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 32304 8906 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 32305 8906 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 32306 8906 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 32307 8906 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 32308 8906 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 32309 8907 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 32310 8907 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 32311 8907 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 32312 8907 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 32313 8907 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 32314 8907 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 32315 8908 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 32316 8908 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 32317 8908 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 32318 8908 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 32319 8908 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 32320 8908 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 32321 8908 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 32322 8908 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 32323 8909 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 32324 8909 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 32325 8909 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 32326 8909 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 32327 8909 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 32328 8909 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 32329 8909 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 32330 8909 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32331 8909 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 32332 8909 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 32333 8909 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 32334 8909 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 32335 8909 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 32336 8909 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32337 8909 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 32338 8909 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 32339 8909 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 32340 8909 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 32341 8909 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32342 8909 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 32343 8909 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 32344 8909 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 32345 8911 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 32346 8911 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 32347 8911 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 32348 8911 armv7m.c:144 armv7m_restore_context():  
Debug: 32349 8911 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 32350 8911 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 32351 8911 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 32352 8911 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 32353 8911 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 32354 8912 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 32355 8912 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 32356 8912 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 32357 8912 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 32358 8912 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 32359 8912 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 32360 8912 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 32361 8912 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 32362 8912 cortex_m.c:548 cortex_m_poll():  
Debug: 32363 8912 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 32364 8913 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 32365 8913 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 32366 8913 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 32367 8913 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 32368 8913 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 32369 8914 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 32370 8914 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 32371 8914 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 32372 8914 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 32373 8914 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 32374 8914 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 32375 8915 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 32376 8915 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 32377 8915 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 32378 8915 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 32379 8915 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 32380 8915 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 32381 8916 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 32382 8916 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 32383 8916 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 32384 8916 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 32385 8916 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 32386 8916 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 32387 8917 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 32388 8917 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 32389 8917 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 32390 8917 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 32391 8917 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 32392 8917 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 32393 8917 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 32394 8917 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 32395 8917 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 32396 8917 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 32397 8917 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32398 8917 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 32399 8917 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 32400 8917 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 32401 8917 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 32402 8917 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32403 8917 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 32404 8917 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 32405 8917 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00ec 00ecd8b6 size 4
Debug: 32406 8917 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 32407 8917 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32408 8917 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 32409 8917 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 32410 8917 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 32411 8917 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 32412 8918 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 32413 8918 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 32414 8918 armv7m.c:144 armv7m_restore_context():  
Debug: 32415 8918 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 32416 8918 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 32417 8918 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 32418 8918 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 32419 8918 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 32420 8918 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 32421 8918 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 32422 8919 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 32423 8919 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 32424 8919 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 32425 8919 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 32426 8919 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 32427 8919 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 32428 8919 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 32429 8938 cortex_m.c:548 cortex_m_poll():  
Debug: 32430 8938 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 32431 8938 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 32432 8939 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 32433 8939 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 32434 8939 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 32435 8939 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 32436 8939 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 32437 8939 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 32438 8940 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 32439 8940 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 32440 8940 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 32441 8940 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 32442 8940 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 32443 8940 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 32444 8941 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 32445 8941 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 32446 8941 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 32447 8941 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 32448 8941 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 32449 8941 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 32450 8942 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 32451 8942 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 32452 8942 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 32453 8942 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 32454 8942 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 32455 8942 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 32456 8942 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 32457 8942 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 32458 8943 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 32459 8943 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 32460 8943 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 32461 8943 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 32462 8943 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 32463 8943 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 32464 8943 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32465 8943 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 32466 8943 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 32467 8943 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 32468 8943 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 32469 8943 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 32470 8943 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32471 8943 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 32472 8943 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 32473 8943 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 32474 8943 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 32475 8943 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32476 8943 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 32477 8943 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 32478 8943 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 32479 8945 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 32480 8945 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 32481 8945 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 32482 8945 armv7m.c:144 armv7m_restore_context():  
Debug: 32483 8945 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 32484 8945 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 32485 8945 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 32486 8945 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 32487 8945 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 32488 8946 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 32489 8946 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 32490 8946 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 32491 8946 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 32492 8946 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 32493 8946 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 32494 8946 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 32495 8946 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 32496 8946 cortex_m.c:548 cortex_m_poll():  
Debug: 32497 8946 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 32498 8947 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 32499 8947 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 32500 8947 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 32501 8947 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 32502 8948 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 32503 8948 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 32504 8948 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 32505 8948 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 32506 8948 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 32507 8948 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 32508 8949 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 32509 8949 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 32510 8949 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 32511 8949 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 32512 8949 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 32513 8949 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 32514 8950 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 32515 8950 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 32516 8950 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 32517 8950 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 32518 8950 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 32519 8950 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 32520 8951 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 32521 8951 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 32522 8951 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 32523 8951 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 32524 8951 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 32525 8951 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 32526 8951 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 32527 8951 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 32528 8951 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 32529 8951 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 32530 8951 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 32531 8951 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32532 8951 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 32533 8951 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 32534 8951 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 32535 8951 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 32536 8951 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32537 8951 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 32538 8951 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 32539 8951 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00ed 00edd8b6 size 4
Debug: 32540 8951 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 32541 8951 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32542 8951 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 32543 8951 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 32544 8951 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 32545 8952 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 32546 8952 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 32547 8952 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 32548 8952 armv7m.c:144 armv7m_restore_context():  
Debug: 32549 8952 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 32550 8952 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 32551 8952 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 32552 8952 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 32553 8952 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 32554 8953 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 32555 8953 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 32556 8953 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 32557 8953 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 32558 8953 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 32559 8953 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 32560 8953 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 32561 8953 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 32562 8953 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 32563 8972 cortex_m.c:548 cortex_m_poll():  
Debug: 32564 8972 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 32565 8973 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 32566 8973 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 32567 8973 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 32568 8974 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 32569 8974 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 32570 8974 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 32571 8974 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 32572 8974 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 32573 8974 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 32574 8975 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 32575 8975 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 32576 8975 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 32577 8975 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 32578 8975 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 32579 8975 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 32580 8976 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 32581 8976 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 32582 8976 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 32583 8976 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 32584 8976 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 32585 8976 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 32586 8977 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 32587 8977 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 32588 8977 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 32589 8977 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 32590 8977 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 32591 8977 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 32592 8977 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 32593 8977 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 32594 8977 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 32595 8977 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 32596 8977 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 32597 8977 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 32598 8977 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32599 8977 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 32600 8977 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 32601 8977 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 32602 8977 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 32603 8977 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 32604 8977 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32605 8977 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 32606 8977 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 32607 8978 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 32608 8978 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 32609 8978 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32610 8978 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 32611 8978 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 32612 8978 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 32613 8979 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 32614 8979 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 32615 8979 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 32616 8979 armv7m.c:144 armv7m_restore_context():  
Debug: 32617 8979 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 32618 8980 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 32619 8980 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 32620 8980 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 32621 8980 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 32622 8980 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 32623 8980 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 32624 8980 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 32625 8980 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 32626 8980 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 32627 8980 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 32628 8980 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 32629 8980 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 32630 8981 cortex_m.c:548 cortex_m_poll():  
Debug: 32631 8981 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 32632 8981 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 32633 8981 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 32634 8981 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 32635 8982 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 32636 8982 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 32637 8982 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 32638 8982 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 32639 8982 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 32640 8982 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 32641 8983 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 32642 8983 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 32643 8983 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 32644 8983 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 32645 8983 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 32646 8983 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 32647 8984 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 32648 8984 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 32649 8984 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 32650 8984 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 32651 8984 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 32652 8985 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 32653 8985 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 32654 8985 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 32655 8985 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 32656 8985 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 32657 8985 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 32658 8985 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 32659 8985 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 32660 8985 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 32661 8985 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 32662 8985 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 32663 8985 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 32664 8986 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 32665 8986 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32666 8986 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 32667 8986 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 32668 8986 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 32669 8986 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 32670 8986 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32671 8986 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 32672 8986 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 32673 8986 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00ee 00eed8b6 size 4
Debug: 32674 8986 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 32675 8986 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32676 8986 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 32677 8986 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 32678 8986 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 32679 8986 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 32680 8986 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 32681 8986 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 32682 8986 armv7m.c:144 armv7m_restore_context():  
Debug: 32683 8986 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 32684 8987 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 32685 8987 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 32686 8987 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 32687 8987 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 32688 8987 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 32689 8987 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 32690 8987 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 32691 8987 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 32692 8988 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 32693 8988 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 32694 8988 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 32695 8988 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 32696 8988 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 32697 9007 cortex_m.c:548 cortex_m_poll():  
Debug: 32698 9007 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 32699 9007 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 32700 9007 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 32701 9008 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 32702 9008 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 32703 9008 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 32704 9008 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 32705 9008 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 32706 9008 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 32707 9009 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 32708 9009 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 32709 9009 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 32710 9009 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 32711 9009 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 32712 9009 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 32713 9010 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 32714 9010 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 32715 9010 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 32716 9010 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 32717 9010 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 32718 9010 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 32719 9011 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 32720 9011 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 32721 9011 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 32722 9011 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 32723 9011 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 32724 9011 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 32725 9011 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 32726 9011 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 32727 9011 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 32728 9011 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 32729 9011 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 32730 9012 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 32731 9012 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 32732 9012 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32733 9012 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 32734 9012 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 32735 9012 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 32736 9012 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 32737 9012 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 32738 9012 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32739 9012 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 32740 9012 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 32741 9012 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 32742 9012 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 32743 9012 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32744 9012 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 32745 9012 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 32746 9012 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 32747 9013 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 32748 9014 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 32749 9014 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 32750 9014 armv7m.c:144 armv7m_restore_context():  
Debug: 32751 9014 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 32752 9014 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 32753 9014 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 32754 9014 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 32755 9014 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 32756 9014 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 32757 9014 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 32758 9015 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 32759 9015 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 32760 9015 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 32761 9015 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 32762 9015 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 32763 9015 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 32764 9015 cortex_m.c:548 cortex_m_poll():  
Debug: 32765 9015 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 32766 9015 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 32767 9016 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 32768 9016 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 32769 9016 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 32770 9016 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 32771 9016 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 32772 9017 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 32773 9017 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 32774 9017 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 32775 9017 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 32776 9017 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 32777 9017 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 32778 9018 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 32779 9018 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 32780 9018 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 32781 9018 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 32782 9018 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 32783 9018 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 32784 9019 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 32785 9019 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 32786 9019 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 32787 9019 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 32788 9019 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 32789 9019 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 32790 9019 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 32791 9020 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 32792 9020 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 32793 9020 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 32794 9020 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 32795 9020 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 32796 9020 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 32797 9020 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 32798 9020 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 32799 9020 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32800 9020 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 32801 9020 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 32802 9020 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 32803 9020 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 32804 9020 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32805 9020 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 32806 9020 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 32807 9020 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00ef 00efd8b6 size 4
Debug: 32808 9020 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 32809 9020 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32810 9020 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 32811 9020 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 32812 9020 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 32813 9021 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 32814 9021 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 32815 9021 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 32816 9021 armv7m.c:144 armv7m_restore_context():  
Debug: 32817 9021 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 32818 9021 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 32819 9021 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 32820 9021 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 32821 9022 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 32822 9022 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 32823 9022 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 32824 9022 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 32825 9022 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 32826 9022 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 32827 9022 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 32828 9022 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 32829 9022 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 32830 9022 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 32832 9041 cortex_m.c:548 cortex_m_poll():  
Debug: 32833 9041 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 32834 9041 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 32835 9042 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 32836 9042 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 32837 9042 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 32838 9042 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 32839 9042 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 32840 9043 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 32841 9043 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 32842 9043 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 32843 9043 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 32844 9043 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 32845 9043 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 32846 9044 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 32847 9044 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 32848 9044 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 32849 9044 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 32850 9044 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 32851 9044 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 32852 9045 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 32853 9045 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 32854 9045 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 32855 9045 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 32856 9045 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 32857 9045 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 32858 9045 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 32859 9045 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 32860 9046 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 32861 9046 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 32862 9046 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 32863 9046 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 32864 9046 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 32865 9046 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 32866 9046 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 32867 9046 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32868 9046 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 32869 9046 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 32870 9046 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 32871 9046 psoc4.c:721 psoc4_write(): Downloaded 30592 of 33371 bytes
Debug: 32872 9046 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 32873 9046 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 32874 9046 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32875 9046 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 32876 9046 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 32877 9046 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 32878 9046 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 32879 9046 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32880 9046 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 32881 9046 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 32882 9046 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 32883 9048 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 32884 9048 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 32885 9048 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 32886 9048 armv7m.c:144 armv7m_restore_context():  
Debug: 32887 9048 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 32888 9048 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 32889 9048 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 32890 9049 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 32891 9049 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 32892 9049 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 32893 9049 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 32894 9049 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 32895 9049 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 32896 9049 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 32897 9049 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 32898 9049 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 32899 9049 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 32900 9049 cortex_m.c:548 cortex_m_poll():  
Debug: 32901 9049 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 32902 9050 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 32903 9050 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 32904 9050 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 32905 9050 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 32906 9051 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 32907 9051 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 32908 9051 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 32909 9051 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 32910 9051 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 32911 9051 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 32912 9052 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 32913 9052 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 32914 9052 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 32915 9052 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 32916 9052 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 32917 9052 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 32918 9053 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 32919 9053 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 32920 9053 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 32921 9053 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 32922 9053 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 32923 9053 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 32924 9054 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 32925 9054 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 32926 9054 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 32927 9054 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 32928 9054 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 32929 9054 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 32930 9054 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 32931 9054 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 32932 9054 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 32933 9054 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 32934 9054 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 32935 9054 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32936 9055 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 32937 9055 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 32938 9055 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 32939 9055 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 32940 9055 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32941 9055 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 32942 9055 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 32943 9055 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00f0 00f0d8b6 size 4
Debug: 32944 9055 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 32945 9055 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32946 9055 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 32947 9055 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 32948 9055 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 32949 9055 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 32950 9055 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 32951 9055 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 32952 9055 armv7m.c:144 armv7m_restore_context():  
Debug: 32953 9055 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 32954 9056 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 32955 9056 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 32956 9056 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 32957 9056 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 32958 9056 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 32959 9056 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 32960 9056 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 32961 9056 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 32962 9056 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 32963 9056 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 32964 9056 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 32965 9056 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 32966 9056 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 32967 9076 cortex_m.c:548 cortex_m_poll():  
Debug: 32968 9076 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 32969 9076 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 32970 9077 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 32971 9077 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 32972 9077 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 32973 9077 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 32974 9077 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 32975 9077 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 32976 9078 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 32977 9078 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 32978 9078 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 32979 9078 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 32980 9078 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 32981 9078 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 32982 9079 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 32983 9079 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 32984 9079 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 32985 9079 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 32986 9079 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 32987 9079 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 32988 9079 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 32989 9079 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 32990 9080 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 32991 9080 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 32992 9080 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 32993 9080 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 32994 9080 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 32995 9080 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 32996 9080 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 32997 9080 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 32998 9080 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 32999 9080 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 33000 9080 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 33001 9080 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 33002 9080 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33003 9080 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 33004 9080 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 33005 9080 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 33006 9080 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 33007 9080 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 33008 9080 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33009 9080 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 33010 9080 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 33011 9081 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 33012 9081 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 33013 9081 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33014 9081 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 33015 9081 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 33016 9081 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 33017 9082 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 33018 9082 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 33019 9082 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 33020 9082 armv7m.c:144 armv7m_restore_context():  
Debug: 33021 9082 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 33022 9083 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 33023 9083 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 33024 9083 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 33025 9083 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 33026 9083 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 33027 9083 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 33028 9083 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 33029 9083 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 33030 9083 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 33031 9083 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 33032 9083 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 33033 9083 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 33034 9084 cortex_m.c:548 cortex_m_poll():  
Debug: 33035 9084 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 33036 9084 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 33037 9084 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 33038 9084 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 33039 9085 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 33040 9085 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 33041 9085 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 33042 9085 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 33043 9085 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 33044 9085 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 33045 9086 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 33046 9086 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 33047 9086 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 33048 9087 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 33049 9087 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 33050 9087 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 33051 9087 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 33052 9087 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 33053 9088 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 33054 9088 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 33055 9088 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 33056 9088 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 33057 9088 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 33058 9088 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 33059 9088 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 33060 9088 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 33061 9088 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 33062 9088 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 33063 9088 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 33064 9088 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 33065 9088 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 33066 9089 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 33067 9089 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 33068 9089 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 33069 9089 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33070 9089 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 33071 9089 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 33072 9089 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 33073 9089 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 33074 9089 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33075 9089 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 33076 9089 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 33077 9089 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00f1 00f1d8b6 size 4
Debug: 33078 9089 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 33079 9089 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33080 9089 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 33081 9089 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 33082 9089 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 33083 9089 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 33084 9089 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 33085 9090 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 33086 9090 armv7m.c:144 armv7m_restore_context():  
Debug: 33087 9090 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 33088 9090 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 33089 9090 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 33090 9090 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 33091 9090 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 33092 9090 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 33093 9090 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 33094 9090 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 33095 9090 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 33096 9091 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 33097 9091 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 33098 9091 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 33099 9091 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 33100 9091 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 33101 9110 cortex_m.c:548 cortex_m_poll():  
Debug: 33102 9110 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 33103 9110 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 33104 9110 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 33105 9111 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 33106 9111 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 33107 9111 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 33108 9111 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 33109 9111 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 33110 9111 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 33111 9112 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 33112 9112 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 33113 9112 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 33114 9112 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 33115 9112 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 33116 9112 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 33117 9113 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 33118 9113 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 33119 9113 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 33120 9113 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 33121 9113 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 33122 9113 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 33123 9114 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 33124 9114 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 33125 9114 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 33126 9114 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 33127 9114 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 33128 9114 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 33129 9114 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 33130 9114 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 33131 9114 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 33132 9114 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 33133 9114 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 33134 9114 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 33135 9114 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 33136 9115 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33137 9115 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 33138 9115 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 33139 9115 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 33140 9115 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 33141 9115 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 33142 9115 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33143 9115 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 33144 9115 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 33145 9115 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 33146 9115 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 33147 9115 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33148 9115 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 33149 9115 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 33150 9115 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 33151 9116 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 33152 9116 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 33153 9117 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 33154 9117 armv7m.c:144 armv7m_restore_context():  
Debug: 33155 9117 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 33156 9117 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 33157 9117 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 33158 9117 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 33159 9117 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 33160 9117 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 33161 9117 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 33162 9117 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 33163 9117 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 33164 9118 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 33165 9118 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 33166 9118 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 33167 9118 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 33168 9118 cortex_m.c:548 cortex_m_poll():  
Debug: 33169 9118 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 33170 9118 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 33171 9119 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 33172 9119 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 33173 9119 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 33174 9119 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 33175 9119 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 33176 9120 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 33177 9120 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 33178 9120 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 33179 9120 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 33180 9121 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 33181 9121 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 33182 9121 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 33183 9121 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 33184 9121 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 33185 9121 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 33186 9122 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 33187 9122 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 33188 9122 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 33189 9122 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 33190 9122 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 33191 9122 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 33192 9123 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 33193 9123 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 33194 9123 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 33195 9123 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 33196 9123 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 33197 9123 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 33198 9123 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 33199 9123 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 33200 9123 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 33201 9123 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 33202 9123 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 33203 9123 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33204 9123 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 33205 9123 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 33206 9123 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 33207 9123 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 33208 9123 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33209 9123 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 33210 9123 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 33211 9123 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00f2 00f2d8b6 size 4
Debug: 33212 9123 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 33213 9123 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33214 9123 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 33215 9123 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 33216 9123 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 33217 9124 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 33218 9124 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 33219 9124 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 33220 9124 armv7m.c:144 armv7m_restore_context():  
Debug: 33221 9124 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 33222 9124 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 33223 9124 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 33224 9124 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 33225 9124 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 33226 9125 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 33227 9125 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 33228 9125 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 33229 9125 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 33230 9125 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 33231 9125 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 33232 9125 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 33233 9125 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 33234 9125 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 33235 9144 cortex_m.c:548 cortex_m_poll():  
Debug: 33236 9144 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 33237 9144 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 33238 9145 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 33239 9145 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 33240 9145 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 33241 9145 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 33242 9145 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 33243 9146 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 33244 9146 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 33245 9146 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 33246 9146 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 33247 9146 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 33248 9146 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 33249 9147 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 33250 9147 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 33251 9147 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 33252 9147 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 33253 9147 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 33254 9147 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 33255 9148 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 33256 9148 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 33257 9148 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 33258 9148 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 33259 9148 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 33260 9148 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 33261 9148 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 33262 9148 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 33263 9149 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 33264 9149 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 33265 9149 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 33266 9149 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 33267 9149 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 33268 9149 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 33269 9149 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 33270 9149 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33271 9149 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 33272 9149 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 33273 9149 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 33274 9149 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 33275 9149 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 33276 9149 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33277 9149 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 33278 9149 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 33279 9149 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 33280 9149 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 33281 9149 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33282 9149 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 33283 9149 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 33284 9149 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 33285 9151 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 33286 9151 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 33287 9151 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 33288 9151 armv7m.c:144 armv7m_restore_context():  
Debug: 33289 9151 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 33290 9151 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 33291 9151 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 33292 9151 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 33293 9151 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 33294 9152 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 33295 9152 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 33296 9152 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 33297 9152 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 33298 9152 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 33299 9152 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 33300 9152 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 33301 9152 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 33302 9152 cortex_m.c:548 cortex_m_poll():  
Debug: 33303 9152 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 33304 9153 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 33305 9153 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 33306 9153 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 33307 9153 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 33308 9154 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 33309 9154 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 33310 9154 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 33311 9154 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 33312 9154 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 33313 9155 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 33314 9155 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 33315 9155 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 33316 9155 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 33317 9155 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 33318 9155 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 33319 9156 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 33320 9156 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 33321 9156 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 33322 9156 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 33323 9156 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 33324 9157 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 33325 9157 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 33326 9157 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 33327 9157 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 33328 9157 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 33329 9157 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 33330 9157 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 33331 9157 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 33332 9157 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 33333 9157 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 33334 9157 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 33335 9157 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 33336 9157 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 33337 9157 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33338 9157 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 33339 9157 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 33340 9157 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 33341 9157 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 33342 9158 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33343 9158 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 33344 9158 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 33345 9158 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00f3 00f3d8b6 size 4
Debug: 33346 9158 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 33347 9158 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33348 9158 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 33349 9158 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 33350 9158 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 33351 9158 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 33352 9158 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 33353 9158 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 33354 9158 armv7m.c:144 armv7m_restore_context():  
Debug: 33355 9158 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 33356 9159 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 33357 9159 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 33358 9159 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 33359 9159 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 33360 9159 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 33361 9159 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 33362 9159 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 33363 9159 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 33364 9159 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 33365 9159 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 33366 9159 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 33367 9159 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 33368 9159 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 33369 9179 cortex_m.c:548 cortex_m_poll():  
Debug: 33370 9179 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 33371 9179 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 33372 9180 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 33373 9180 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 33374 9180 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 33375 9180 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 33376 9180 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 33377 9180 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 33378 9181 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 33379 9181 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 33380 9181 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 33381 9181 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 33382 9181 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 33383 9181 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 33384 9182 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 33385 9182 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 33386 9182 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 33387 9182 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 33388 9182 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 33389 9182 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 33390 9183 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 33391 9183 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 33392 9183 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 33393 9183 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 33394 9183 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 33395 9183 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 33396 9183 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 33397 9184 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 33398 9184 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 33399 9184 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 33400 9184 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 33401 9184 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 33402 9184 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 33403 9184 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 33404 9184 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33405 9184 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 33406 9184 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 33407 9184 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 33408 9184 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 33409 9184 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 33410 9184 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33411 9184 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 33412 9184 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 33413 9184 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 33414 9184 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 33415 9184 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33416 9184 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 33417 9184 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 33418 9184 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 33419 9186 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 33420 9186 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 33421 9186 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 33422 9186 armv7m.c:144 armv7m_restore_context():  
Debug: 33423 9186 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 33424 9186 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 33425 9186 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 33426 9186 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 33427 9186 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 33428 9186 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 33429 9186 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 33430 9187 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 33431 9187 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 33432 9187 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 33433 9187 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 33434 9187 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 33435 9187 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 33436 9187 cortex_m.c:548 cortex_m_poll():  
Debug: 33437 9187 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 33438 9188 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 33439 9188 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 33440 9188 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 33441 9188 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 33442 9189 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 33443 9189 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 33444 9189 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 33445 9189 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 33446 9189 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 33447 9189 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 33448 9190 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 33449 9190 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 33450 9190 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 33451 9190 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 33452 9190 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 33453 9190 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 33454 9191 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 33455 9191 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 33456 9191 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 33457 9191 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 33458 9191 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 33459 9191 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 33460 9192 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 33461 9192 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 33462 9192 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 33463 9192 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 33464 9192 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 33465 9192 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 33466 9192 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 33467 9192 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 33468 9192 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 33469 9192 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 33470 9192 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 33471 9192 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33472 9192 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 33473 9192 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 33474 9192 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 33475 9192 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 33476 9192 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33477 9192 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 33478 9192 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 33479 9192 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00f4 00f4d8b6 size 4
Debug: 33480 9193 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 33481 9193 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33482 9193 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 33483 9193 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 33484 9193 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 33485 9193 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 33486 9193 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 33487 9193 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 33488 9193 armv7m.c:144 armv7m_restore_context():  
Debug: 33489 9193 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 33490 9193 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 33491 9193 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 33492 9193 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 33493 9194 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 33494 9194 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 33495 9194 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 33496 9194 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 33497 9194 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 33498 9194 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 33499 9194 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 33500 9194 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 33501 9194 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 33502 9194 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 33503 9213 cortex_m.c:548 cortex_m_poll():  
Debug: 33504 9213 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 33505 9213 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 33506 9214 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 33507 9214 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 33508 9214 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 33509 9214 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 33510 9214 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 33511 9215 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 33512 9215 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 33513 9215 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 33514 9215 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 33515 9215 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 33516 9215 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 33517 9216 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 33518 9216 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 33519 9216 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 33520 9216 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 33521 9216 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 33522 9216 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 33523 9217 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 33524 9217 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 33525 9217 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 33526 9217 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 33527 9217 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 33528 9217 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 33529 9217 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 33530 9217 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 33531 9218 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 33532 9218 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 33533 9218 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 33534 9218 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 33535 9218 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 33536 9218 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 33537 9218 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 33538 9218 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33539 9218 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 33540 9218 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 33541 9218 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 33542 9218 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 33543 9218 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 33544 9218 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33545 9218 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 33546 9218 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 33547 9218 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 33548 9218 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 33549 9218 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33550 9218 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 33551 9218 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 33552 9218 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 33553 9220 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 33554 9220 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 33555 9220 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 33556 9220 armv7m.c:144 armv7m_restore_context():  
Debug: 33557 9220 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 33558 9221 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 33559 9221 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 33560 9221 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 33561 9221 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 33562 9221 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 33563 9221 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 33564 9221 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 33565 9221 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 33566 9221 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 33567 9221 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 33568 9221 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 33569 9221 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 33570 9222 cortex_m.c:548 cortex_m_poll():  
Debug: 33571 9222 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 33572 9222 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 33573 9222 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 33574 9223 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 33575 9223 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 33576 9223 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 33577 9223 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 33578 9223 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 33579 9224 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 33580 9224 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 33581 9224 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 33582 9224 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 33583 9224 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 33584 9224 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 33585 9225 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 33586 9225 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 33587 9225 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 33588 9225 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 33589 9225 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 33590 9225 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 33591 9226 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 33592 9226 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 33593 9226 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 33594 9226 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 33595 9226 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 33596 9226 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 33597 9226 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 33598 9226 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 33599 9226 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 33600 9226 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 33601 9226 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 33602 9226 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 33603 9227 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 33604 9227 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 33605 9227 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33606 9227 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 33607 9227 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 33608 9227 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 33609 9227 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 33610 9227 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33611 9227 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 33612 9227 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 33613 9227 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00f5 00f5d8b6 size 4
Debug: 33614 9227 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 33615 9227 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33616 9227 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 33617 9227 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 33618 9227 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 33619 9227 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 33620 9227 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 33621 9227 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 33622 9227 armv7m.c:144 armv7m_restore_context():  
Debug: 33623 9227 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 33624 9228 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 33625 9228 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 33626 9228 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 33627 9228 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 33628 9228 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 33629 9228 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 33630 9228 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 33631 9228 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 33632 9228 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 33633 9228 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 33634 9228 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 33635 9228 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 33636 9229 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 33637 9247 cortex_m.c:548 cortex_m_poll():  
Debug: 33638 9247 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 33639 9248 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 33640 9248 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 33641 9248 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 33642 9249 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 33643 9249 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 33644 9249 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 33645 9249 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 33646 9249 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 33647 9249 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 33648 9250 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 33649 9250 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 33650 9250 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 33651 9250 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 33652 9250 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 33653 9250 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 33654 9251 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 33655 9251 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 33656 9251 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 33657 9251 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 33658 9251 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 33659 9252 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 33660 9252 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 33661 9252 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 33662 9252 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 33663 9252 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 33664 9252 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 33665 9252 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 33666 9252 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 33667 9252 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 33668 9252 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 33669 9252 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 33670 9252 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 33671 9252 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 33672 9252 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33673 9252 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 33674 9252 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 33675 9252 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 33676 9253 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 33677 9253 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 33678 9253 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33679 9253 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 33680 9253 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 33681 9253 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 33682 9253 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 33683 9253 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33684 9253 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 33685 9253 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 33686 9253 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 33687 9254 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 33688 9254 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 33689 9254 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 33690 9254 armv7m.c:144 armv7m_restore_context():  
Debug: 33691 9254 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 33692 9255 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 33693 9255 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 33694 9255 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 33695 9255 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 33696 9255 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 33697 9255 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 33698 9255 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 33699 9255 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 33700 9255 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 33701 9256 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 33702 9256 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 33703 9256 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 33704 9256 cortex_m.c:548 cortex_m_poll():  
Debug: 33705 9256 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 33706 9256 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 33707 9257 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 33708 9257 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 33709 9257 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 33710 9257 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 33711 9257 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 33712 9257 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 33713 9258 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 33714 9258 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 33715 9258 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 33716 9258 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 33717 9258 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 33718 9258 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 33719 9259 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 33720 9259 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 33721 9259 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 33722 9259 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 33723 9259 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 33724 9259 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 33725 9260 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 33726 9260 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 33727 9260 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 33728 9260 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 33729 9260 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 33730 9260 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 33731 9260 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 33732 9260 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 33733 9261 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 33734 9261 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 33735 9261 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 33736 9261 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 33737 9261 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 33738 9261 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 33739 9261 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33740 9261 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 33741 9261 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 33742 9261 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 33743 9261 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 33744 9261 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33745 9261 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 33746 9261 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 33747 9261 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00f6 00f6d8b6 size 4
Debug: 33748 9261 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 33749 9261 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33750 9261 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 33751 9261 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 33752 9261 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 33753 9261 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 33754 9261 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 33755 9261 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 33756 9262 armv7m.c:144 armv7m_restore_context():  
Debug: 33757 9262 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 33758 9262 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 33759 9262 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 33760 9262 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 33761 9262 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 33762 9262 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 33763 9262 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 33764 9262 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 33765 9262 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 33766 9262 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 33767 9263 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 33768 9263 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 33769 9263 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 33770 9263 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 33771 9281 cortex_m.c:548 cortex_m_poll():  
Debug: 33772 9282 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 33773 9282 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 33774 9283 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 33775 9283 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 33776 9283 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 33777 9283 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 33778 9283 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 33779 9283 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 33780 9283 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 33781 9284 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 33782 9284 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 33783 9284 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 33784 9284 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 33785 9284 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 33786 9284 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 33787 9285 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 33788 9285 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 33789 9285 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 33790 9285 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 33791 9285 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 33792 9285 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 33793 9286 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 33794 9286 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 33795 9286 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 33796 9286 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 33797 9286 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 33798 9286 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 33799 9286 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 33800 9286 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 33801 9286 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 33802 9286 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 33803 9286 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 33804 9287 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 33805 9287 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 33806 9287 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33807 9287 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 33808 9287 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 33809 9287 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 33810 9287 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 33811 9287 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 33812 9287 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33813 9287 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 33814 9287 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 33815 9287 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 33816 9287 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 33817 9287 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33818 9287 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 33819 9287 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 33820 9287 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 33821 9289 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 33822 9289 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 33823 9289 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 33824 9289 armv7m.c:144 armv7m_restore_context():  
Debug: 33825 9289 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 33826 9289 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 33827 9289 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 33828 9289 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 33829 9289 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 33830 9289 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 33831 9289 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 33832 9290 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 33833 9290 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 33834 9290 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 33835 9290 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 33836 9290 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 33837 9290 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 33838 9290 cortex_m.c:548 cortex_m_poll():  
Debug: 33839 9290 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 33840 9290 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 33841 9291 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 33842 9291 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 33843 9291 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 33844 9291 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 33845 9292 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 33846 9292 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 33847 9292 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 33848 9292 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 33849 9292 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 33850 9292 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 33851 9293 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 33852 9293 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 33853 9293 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 33854 9293 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 33855 9293 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 33856 9293 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 33857 9294 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 33858 9294 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 33859 9294 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 33860 9294 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 33861 9294 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 33862 9294 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 33863 9295 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 33864 9295 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 33865 9295 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 33866 9295 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 33867 9295 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 33868 9295 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 33869 9295 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 33870 9295 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 33871 9295 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 33872 9295 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 33873 9295 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33874 9295 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 33875 9295 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 33876 9295 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 33877 9295 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 33878 9295 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33879 9295 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 33880 9295 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 33881 9295 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00f7 00f7d8b6 size 4
Debug: 33882 9295 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 33883 9295 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33884 9295 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 33885 9295 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 33886 9295 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 33887 9295 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 33888 9296 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 33889 9296 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 33890 9296 armv7m.c:144 armv7m_restore_context():  
Debug: 33891 9296 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 33892 9296 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 33893 9296 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 33894 9296 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 33895 9296 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 33896 9296 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 33897 9296 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 33898 9297 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 33899 9297 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 33900 9297 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 33901 9297 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 33902 9297 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 33903 9297 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 33904 9297 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 33905 9316 cortex_m.c:548 cortex_m_poll():  
Debug: 33906 9316 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 33907 9316 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 33908 9317 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 33909 9317 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 33910 9317 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 33911 9317 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 33912 9317 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 33913 9317 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 33914 9318 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 33915 9318 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 33916 9318 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 33917 9318 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 33918 9318 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 33919 9318 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 33920 9319 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 33921 9319 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 33922 9319 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 33923 9319 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 33924 9319 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 33925 9319 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 33926 9320 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 33927 9320 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 33928 9320 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 33929 9320 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 33930 9320 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 33931 9320 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 33932 9320 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 33933 9321 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 33934 9321 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 33935 9321 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 33936 9321 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 33937 9321 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 33938 9321 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 33939 9321 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 33940 9321 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33941 9321 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 33942 9321 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 33943 9321 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 33944 9321 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 33945 9321 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 33946 9321 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33947 9321 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 33948 9321 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 33949 9321 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 33950 9321 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 33951 9321 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33952 9321 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 33953 9321 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 33954 9321 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 33955 9323 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 33956 9323 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 33957 9323 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 33958 9323 armv7m.c:144 armv7m_restore_context():  
Debug: 33959 9323 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 33960 9323 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 33961 9323 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 33962 9324 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 33963 9324 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 33964 9324 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 33965 9324 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 33966 9324 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 33967 9324 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 33968 9324 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 33969 9324 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 33970 9324 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 33971 9324 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 33972 9324 cortex_m.c:548 cortex_m_poll():  
Debug: 33973 9324 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 33974 9325 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 33975 9325 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 33976 9325 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 33977 9325 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 33978 9326 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 33979 9326 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 33980 9326 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 33981 9326 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 33982 9326 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 33983 9326 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 33984 9327 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 33985 9327 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 33986 9327 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 33987 9327 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 33988 9327 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 33989 9327 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 33990 9328 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 33991 9328 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 33992 9328 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 33993 9328 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 33994 9328 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 33995 9328 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 33996 9329 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 33997 9329 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 33998 9329 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 33999 9329 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 34000 9329 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 34001 9329 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 34002 9329 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 34003 9329 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 34004 9329 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 34005 9329 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 34006 9329 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 34007 9329 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34008 9329 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 34009 9329 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 34010 9329 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 34011 9329 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 34012 9329 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34013 9329 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 34014 9329 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 34015 9329 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00f8 00f8d8b6 size 4
Debug: 34016 9329 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 34017 9329 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34018 9330 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 34019 9330 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 34020 9330 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 34021 9330 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 34022 9330 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 34023 9330 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 34024 9330 armv7m.c:144 armv7m_restore_context():  
Debug: 34025 9330 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 34026 9330 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 34027 9330 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 34028 9330 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 34029 9331 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 34030 9331 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 34031 9331 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 34032 9331 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 34033 9331 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 34034 9331 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 34035 9331 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 34036 9331 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 34037 9331 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 34038 9331 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 34039 9350 cortex_m.c:548 cortex_m_poll():  
Debug: 34040 9350 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 34041 9350 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 34042 9351 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 34043 9351 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 34044 9351 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 34045 9351 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 34046 9351 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 34047 9352 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 34048 9352 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 34049 9352 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 34050 9352 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 34051 9352 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 34052 9352 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 34053 9353 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 34054 9353 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 34055 9353 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 34056 9353 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 34057 9353 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 34058 9353 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 34059 9354 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 34060 9354 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 34061 9354 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 34062 9354 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 34063 9355 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 34064 9355 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 34065 9355 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 34066 9355 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 34067 9355 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 34068 9355 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 34069 9355 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 34070 9355 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 34071 9355 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 34072 9355 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 34073 9355 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 34074 9355 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34075 9355 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 34076 9355 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 34077 9355 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 34078 9355 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 34079 9355 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 34080 9355 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34081 9355 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 34082 9355 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 34083 9356 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 34084 9356 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 34085 9356 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34086 9356 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 34087 9356 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 34088 9356 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 34089 9357 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 34090 9357 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 34091 9357 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 34092 9357 armv7m.c:144 armv7m_restore_context():  
Debug: 34093 9357 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 34094 9358 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 34095 9358 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 34096 9358 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 34097 9358 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 34098 9358 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 34099 9358 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 34100 9358 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 34101 9358 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 34102 9358 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 34103 9359 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 34104 9359 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 34105 9359 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 34106 9359 cortex_m.c:548 cortex_m_poll():  
Debug: 34107 9359 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 34108 9359 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 34109 9359 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 34110 9360 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 34111 9360 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 34112 9360 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 34113 9360 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 34114 9360 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 34115 9361 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 34116 9361 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 34117 9361 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 34118 9361 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 34119 9361 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 34120 9361 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 34121 9362 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 34122 9362 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 34123 9362 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 34124 9362 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 34125 9362 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 34126 9362 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 34127 9363 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 34128 9363 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 34129 9363 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 34130 9363 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 34131 9363 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 34132 9363 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 34133 9363 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 34134 9364 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 34135 9364 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 34136 9364 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 34137 9364 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 34138 9364 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 34139 9364 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 34140 9364 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 34141 9364 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34142 9364 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 34143 9364 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 34144 9364 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 34145 9364 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 34146 9364 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34147 9364 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 34148 9364 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 34149 9364 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00f9 00f9d8b6 size 4
Debug: 34150 9364 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 34151 9364 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34152 9364 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 34153 9364 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 34154 9364 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 34155 9364 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 34156 9364 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 34157 9364 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 34158 9364 armv7m.c:144 armv7m_restore_context():  
Debug: 34159 9364 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 34160 9365 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 34161 9365 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 34162 9365 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 34163 9365 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 34164 9365 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 34165 9365 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 34166 9365 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 34167 9365 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 34168 9365 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 34169 9366 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 34170 9366 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 34171 9366 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 34172 9366 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 34173 9384 cortex_m.c:548 cortex_m_poll():  
Debug: 34174 9384 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 34175 9385 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 34176 9385 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 34177 9386 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 34178 9386 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 34179 9386 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 34180 9386 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 34181 9386 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 34182 9386 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 34183 9387 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 34184 9388 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 34185 9388 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 34186 9388 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 34187 9388 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 34188 9388 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 34189 9388 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 34190 9388 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 34191 9389 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 34192 9389 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 34193 9389 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 34194 9389 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 34195 9389 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 34196 9389 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 34197 9390 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 34198 9390 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 34199 9390 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 34200 9390 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 34201 9390 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 34202 9390 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 34203 9390 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 34204 9390 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 34205 9390 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 34206 9390 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 34207 9390 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 34208 9390 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34209 9390 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 34210 9390 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 34211 9390 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 34212 9390 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 34213 9390 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 34214 9390 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34215 9390 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 34216 9390 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 34217 9391 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 34218 9391 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 34219 9391 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34220 9391 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 34221 9391 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 34222 9391 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 34223 9392 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 34224 9392 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 34225 9392 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 34226 9392 armv7m.c:144 armv7m_restore_context():  
Debug: 34227 9392 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 34228 9393 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 34229 9393 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 34230 9393 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 34231 9393 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 34232 9393 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 34233 9393 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 34234 9393 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 34235 9393 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 34236 9393 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 34237 9393 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 34238 9393 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 34239 9393 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 34240 9393 cortex_m.c:548 cortex_m_poll():  
Debug: 34241 9393 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 34242 9394 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 34243 9394 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 34244 9394 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 34245 9395 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 34246 9395 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 34247 9395 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 34248 9395 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 34249 9395 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 34250 9395 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 34251 9396 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 34252 9396 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 34253 9396 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 34254 9396 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 34255 9396 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 34256 9396 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 34257 9397 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 34258 9397 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 34259 9397 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 34260 9397 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 34261 9397 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 34262 9398 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 34263 9398 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 34264 9398 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 34265 9398 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 34266 9398 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 34267 9398 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 34268 9398 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 34269 9398 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 34270 9398 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 34271 9398 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 34272 9398 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 34273 9398 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 34274 9398 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 34275 9398 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34276 9398 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 34277 9399 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 34278 9399 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 34279 9399 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 34280 9399 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34281 9399 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 34282 9399 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 34283 9399 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00fa 00fad8b6 size 4
Debug: 34284 9399 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 34285 9399 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34286 9399 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 34287 9399 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 34288 9399 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 34289 9399 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 34290 9399 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 34291 9399 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 34292 9399 armv7m.c:144 armv7m_restore_context():  
Debug: 34293 9399 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 34294 9400 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 34295 9400 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 34296 9400 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 34297 9400 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 34298 9400 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 34299 9400 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 34300 9400 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 34301 9400 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 34302 9400 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 34303 9400 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 34304 9400 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 34305 9400 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 34306 9400 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 34307 9419 cortex_m.c:548 cortex_m_poll():  
Debug: 34308 9419 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 34309 9420 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 34310 9420 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 34311 9421 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 34312 9421 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 34313 9421 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 34314 9421 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 34315 9421 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 34316 9421 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 34317 9422 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 34318 9422 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 34319 9422 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 34320 9422 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 34321 9422 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 34322 9422 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 34323 9423 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 34324 9423 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 34325 9423 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 34326 9423 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 34327 9423 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 34328 9423 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 34329 9424 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 34330 9424 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 34331 9424 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 34332 9424 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 34333 9424 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 34334 9424 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 34335 9424 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 34336 9424 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 34337 9424 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 34338 9424 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 34339 9424 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 34340 9425 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 34341 9425 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 34342 9425 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34343 9425 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 34344 9425 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 34345 9425 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 34346 9425 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 34347 9425 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 34348 9425 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34349 9425 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 34350 9425 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 34351 9425 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 34352 9425 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 34353 9425 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34354 9425 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 34355 9425 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 34356 9425 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 34357 9426 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 34358 9427 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 34359 9427 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 34360 9427 armv7m.c:144 armv7m_restore_context():  
Debug: 34361 9427 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 34362 9427 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 34363 9427 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 34364 9427 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 34365 9427 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 34366 9427 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 34367 9427 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 34368 9428 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 34369 9428 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 34370 9428 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 34371 9428 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 34372 9428 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 34373 9428 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 34374 9428 cortex_m.c:548 cortex_m_poll():  
Debug: 34375 9428 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 34376 9428 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 34377 9429 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 34378 9429 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 34379 9429 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 34380 9429 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 34381 9429 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 34382 9430 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 34383 9430 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 34384 9430 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 34385 9430 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 34386 9430 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 34387 9430 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 34388 9431 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 34389 9431 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 34390 9431 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 34391 9431 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 34392 9431 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 34393 9431 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 34394 9432 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 34395 9432 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 34396 9432 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 34397 9432 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 34398 9432 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 34399 9432 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 34400 9432 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 34401 9432 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 34402 9433 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 34403 9433 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 34404 9433 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 34405 9433 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 34406 9433 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 34407 9433 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 34408 9433 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 34409 9433 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34410 9433 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 34411 9433 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 34412 9433 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 34413 9433 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 34414 9433 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34415 9433 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 34416 9433 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 34417 9433 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00fb 00fbd8b6 size 4
Debug: 34418 9433 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 34419 9433 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34420 9433 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 34421 9433 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 34422 9433 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 34423 9433 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 34424 9433 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 34425 9434 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 34426 9434 armv7m.c:144 armv7m_restore_context():  
Debug: 34427 9434 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 34428 9434 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 34429 9434 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 34430 9434 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 34431 9434 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 34432 9434 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 34433 9434 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 34434 9434 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 34435 9434 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 34436 9435 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 34437 9435 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 34438 9435 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 34439 9435 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 34440 9435 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 34441 9454 cortex_m.c:548 cortex_m_poll():  
Debug: 34442 9454 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 34443 9454 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 34444 9455 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 34445 9455 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 34446 9455 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 34447 9455 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 34448 9455 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 34449 9455 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 34450 9456 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 34451 9456 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 34452 9456 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 34453 9456 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 34454 9456 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 34455 9456 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 34456 9457 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 34457 9457 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 34458 9457 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 34459 9457 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 34460 9457 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 34461 9457 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 34462 9458 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 34463 9458 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 34464 9458 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 34465 9458 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 34466 9458 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 34467 9458 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 34468 9458 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 34469 9459 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 34470 9459 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 34471 9459 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 34472 9459 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 34473 9459 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 34474 9459 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 34475 9459 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 34476 9459 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34477 9459 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 34478 9459 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 34479 9459 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 34480 9459 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 34481 9459 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 34482 9459 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34483 9459 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 34484 9459 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 34485 9459 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 34486 9459 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 34487 9459 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34488 9459 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 34489 9459 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 34490 9459 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 34491 9461 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 34492 9461 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 34493 9461 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 34494 9461 armv7m.c:144 armv7m_restore_context():  
Debug: 34495 9461 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 34496 9461 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 34497 9461 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 34498 9461 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 34499 9461 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 34500 9462 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 34501 9462 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 34502 9462 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 34503 9462 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 34504 9462 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 34505 9462 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 34506 9462 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 34507 9462 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 34508 9462 cortex_m.c:548 cortex_m_poll():  
Debug: 34509 9462 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 34510 9463 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 34511 9463 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 34512 9463 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 34513 9463 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 34514 9463 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 34515 9464 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 34516 9464 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 34517 9464 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 34518 9464 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 34519 9464 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 34520 9464 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 34521 9465 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 34522 9465 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 34523 9465 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 34524 9465 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 34525 9465 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 34526 9465 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 34527 9466 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 34528 9466 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 34529 9466 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 34530 9466 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 34531 9466 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 34532 9466 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 34533 9467 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 34534 9467 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 34535 9467 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 34536 9467 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 34537 9467 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 34538 9467 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 34539 9467 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 34540 9467 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 34541 9467 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 34542 9467 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 34543 9467 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34544 9467 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 34545 9467 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 34546 9467 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 34547 9467 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 34548 9467 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34549 9467 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 34550 9467 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 34551 9467 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00fc 00fcd8b6 size 4
Debug: 34552 9467 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 34553 9467 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34554 9467 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 34555 9467 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 34556 9467 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 34557 9467 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 34558 9468 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 34559 9468 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 34560 9468 armv7m.c:144 armv7m_restore_context():  
Debug: 34561 9468 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 34562 9468 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 34563 9468 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 34564 9468 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 34565 9468 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 34566 9468 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 34567 9468 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 34568 9469 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 34569 9469 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 34570 9469 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 34571 9469 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 34572 9469 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 34573 9469 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 34574 9469 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 34575 9488 cortex_m.c:548 cortex_m_poll():  
Debug: 34576 9488 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 34577 9489 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 34578 9489 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 34579 9489 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 34580 9489 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 34581 9490 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 34582 9490 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 34583 9490 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 34584 9490 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 34585 9490 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 34586 9490 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 34587 9491 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 34588 9491 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 34589 9491 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 34590 9491 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 34591 9491 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 34592 9491 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 34593 9492 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 34594 9492 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 34595 9492 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 34596 9492 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 34597 9492 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 34598 9492 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 34599 9493 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 34600 9493 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 34601 9493 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 34602 9493 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 34603 9493 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 34604 9493 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 34605 9493 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 34606 9493 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 34607 9493 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 34608 9493 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 34609 9493 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 34610 9493 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34611 9493 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 34612 9493 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 34613 9493 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 34614 9493 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 34615 9493 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 34616 9493 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34617 9493 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 34618 9493 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 34619 9493 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 34620 9493 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 34621 9493 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34622 9493 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 34623 9493 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 34624 9493 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 34625 9495 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 34626 9495 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 34627 9495 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 34628 9495 armv7m.c:144 armv7m_restore_context():  
Debug: 34629 9495 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 34630 9496 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 34631 9496 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 34632 9496 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 34633 9496 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 34634 9496 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 34635 9496 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 34636 9496 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 34637 9496 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 34638 9496 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 34639 9496 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 34640 9496 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 34641 9496 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 34642 9496 cortex_m.c:548 cortex_m_poll():  
Debug: 34643 9496 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 34644 9497 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 34645 9497 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 34646 9497 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 34647 9498 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 34648 9498 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 34649 9498 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 34650 9498 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 34651 9498 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 34652 9498 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 34653 9499 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 34654 9499 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 34655 9499 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 34656 9499 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 34657 9499 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 34658 9499 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 34659 9500 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 34660 9500 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 34661 9500 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 34662 9500 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 34663 9500 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 34664 9500 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 34665 9501 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 34666 9501 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 34667 9501 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 34668 9501 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 34669 9501 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 34670 9501 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 34671 9501 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 34672 9501 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 34673 9501 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 34674 9501 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 34675 9501 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 34676 9501 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 34677 9501 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34678 9501 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 34679 9501 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 34680 9501 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 34681 9501 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 34682 9501 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34683 9501 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 34684 9501 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 34685 9502 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00fd 00fdd8b6 size 4
Debug: 34686 9502 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 34687 9502 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34688 9502 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 34689 9502 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 34690 9502 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 34691 9502 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 34692 9502 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 34693 9502 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 34694 9502 armv7m.c:144 armv7m_restore_context():  
Debug: 34695 9502 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 34696 9502 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 34697 9502 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 34698 9503 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 34699 9503 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 34700 9503 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 34701 9503 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 34702 9503 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 34703 9503 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 34704 9503 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 34705 9503 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 34706 9503 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 34707 9503 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 34708 9503 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 34709 9522 cortex_m.c:548 cortex_m_poll():  
Debug: 34710 9522 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 34711 9523 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 34712 9523 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 34713 9523 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 34714 9523 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 34715 9523 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 34716 9524 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 34717 9524 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 34718 9524 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 34719 9524 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 34720 9524 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 34721 9524 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 34722 9525 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 34723 9525 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 34724 9525 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 34725 9525 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 34726 9525 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 34727 9525 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 34728 9526 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 34729 9526 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 34730 9526 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 34731 9526 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 34732 9526 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 34733 9526 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 34734 9527 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 34735 9527 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 34736 9527 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 34737 9527 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 34738 9527 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 34739 9527 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 34740 9527 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 34741 9527 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 34742 9527 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 34743 9527 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 34744 9527 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34745 9527 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 34746 9527 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 34747 9527 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 34748 9527 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 34749 9527 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 34750 9527 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34751 9527 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 34752 9527 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 34753 9527 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 34754 9527 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 34755 9527 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34756 9527 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 34757 9527 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 34758 9527 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 34759 9529 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 34760 9529 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 34761 9529 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 34762 9529 armv7m.c:144 armv7m_restore_context():  
Debug: 34763 9529 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 34764 9529 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 34765 9529 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 34766 9530 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 34767 9530 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 34768 9530 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 34769 9530 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 34770 9530 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 34771 9530 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 34772 9530 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 34773 9530 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 34774 9530 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 34775 9530 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 34776 9530 cortex_m.c:548 cortex_m_poll():  
Debug: 34777 9530 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 34778 9531 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 34779 9531 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 34780 9531 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 34781 9531 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 34782 9532 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 34783 9532 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 34784 9532 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 34785 9532 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 34786 9532 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 34787 9532 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 34788 9533 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 34789 9533 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 34790 9533 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 34791 9533 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 34792 9533 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 34793 9533 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 34794 9534 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 34795 9534 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 34796 9534 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 34797 9534 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 34798 9534 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 34799 9534 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 34800 9535 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 34801 9535 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 34802 9535 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 34803 9535 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 34804 9535 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 34805 9535 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 34806 9535 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 34807 9535 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 34808 9535 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 34809 9535 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 34810 9535 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 34811 9535 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34812 9535 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 34813 9535 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 34814 9535 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 34815 9535 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 34816 9535 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34817 9535 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 34818 9535 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 34819 9535 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00fe 00fed8b6 size 4
Debug: 34820 9535 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 34821 9535 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34822 9535 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 34823 9535 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 34824 9535 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 34825 9536 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 34826 9536 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 34827 9536 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 34828 9536 armv7m.c:144 armv7m_restore_context():  
Debug: 34829 9536 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 34830 9536 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 34831 9536 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 34832 9536 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 34833 9536 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 34834 9537 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 34835 9537 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 34836 9537 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 34837 9537 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 34838 9537 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 34839 9537 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 34840 9537 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 34841 9537 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 34842 9537 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 34844 9553 cortex_m.c:548 cortex_m_poll():  
Debug: 34845 9553 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 34846 9554 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 34847 9554 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 34848 9554 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 34849 9555 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 34850 9555 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 34851 9555 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 34852 9555 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 34853 9555 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 34854 9555 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 34855 9556 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 34856 9556 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 34857 9556 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 34858 9556 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 34859 9556 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 34860 9556 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 34861 9557 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 34862 9557 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 34863 9557 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 34864 9557 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 34865 9557 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 34866 9557 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 34867 9558 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 34868 9558 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 34869 9558 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 34870 9558 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 34871 9558 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 34872 9558 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 34873 9558 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 34874 9558 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 34875 9558 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 34876 9558 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 34877 9558 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 34878 9558 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 34879 9558 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34880 9558 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 34881 9558 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 34882 9558 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 34883 9558 psoc4.c:721 psoc4_write(): Downloaded 32512 of 33371 bytes
Debug: 34884 9558 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 34885 9558 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 34886 9558 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34887 9558 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 34888 9558 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 34889 9559 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 34890 9559 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 34891 9559 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34892 9559 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 34893 9559 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 34894 9559 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 34895 9560 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 34896 9560 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 34897 9560 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 34898 9560 armv7m.c:144 armv7m_restore_context():  
Debug: 34899 9560 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 34900 9561 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 34901 9561 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 34902 9561 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 34903 9561 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 34904 9561 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 34905 9561 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 34906 9561 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 34907 9561 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 34908 9561 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 34909 9561 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 34910 9562 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 34911 9562 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 34912 9562 cortex_m.c:548 cortex_m_poll():  
Debug: 34913 9562 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 34914 9562 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 34915 9562 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 34916 9563 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 34917 9563 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 34918 9563 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 34919 9563 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 34920 9563 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 34921 9563 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 34922 9564 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 34923 9564 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 34924 9564 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 34925 9564 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 34926 9564 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 34927 9564 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 34928 9565 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 34929 9565 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 34930 9565 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 34931 9565 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 34932 9565 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 34933 9565 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 34934 9566 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 34935 9566 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 34936 9566 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 34937 9566 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 34938 9566 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 34939 9566 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 34940 9566 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 34941 9566 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 34942 9566 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 34943 9566 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 34944 9566 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 34945 9567 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 34946 9567 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 34947 9567 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34948 9567 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 34949 9567 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 34950 9567 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 34951 9567 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 34952 9567 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34953 9567 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 34954 9567 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 34955 9567 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00ff 00ffd8b6 size 4
Debug: 34956 9567 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 34957 9567 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34958 9567 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 34959 9567 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 34960 9567 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 34961 9567 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 34962 9567 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 34963 9567 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 34964 9567 armv7m.c:144 armv7m_restore_context():  
Debug: 34965 9567 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 34966 9568 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 34967 9568 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 34968 9568 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 34969 9568 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 34970 9568 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 34971 9568 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 34972 9568 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 34973 9568 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 34974 9569 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 34975 9569 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 34976 9569 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 34977 9569 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 34978 9569 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 34979 9585 cortex_m.c:548 cortex_m_poll():  
Debug: 34980 9585 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 34981 9586 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 34982 9586 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 34983 9586 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 34984 9586 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 34985 9587 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 34986 9587 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 34987 9587 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 34988 9587 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 34989 9588 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 34990 9588 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 34991 9588 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 34992 9588 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 34993 9588 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 34994 9588 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 34995 9589 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 34996 9589 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 34997 9589 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 34998 9589 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 34999 9589 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 35000 9589 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 35001 9590 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 35002 9590 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 35003 9590 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 35004 9590 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 35005 9590 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 35006 9590 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 35007 9590 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 35008 9590 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 35009 9590 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 35010 9590 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 35011 9590 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 35012 9591 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 35013 9591 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 35014 9591 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 35015 9591 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 35016 9591 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 35017 9591 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 35018 9591 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 35019 9591 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 35020 9591 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 35021 9591 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 35022 9591 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 35023 9591 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 35024 9591 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 35025 9591 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 35026 9591 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 35027 9591 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 35028 9591 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 35029 9592 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 35030 9592 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 35031 9593 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 35032 9593 armv7m.c:144 armv7m_restore_context():  
Debug: 35033 9593 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 35034 9593 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 35035 9593 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 35036 9593 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 35037 9593 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 35038 9593 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 35039 9593 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 35040 9593 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 35041 9593 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 35042 9594 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 35043 9594 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 35044 9594 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 35045 9594 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 35046 9594 cortex_m.c:548 cortex_m_poll():  
Debug: 35047 9594 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 35048 9594 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 35049 9595 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 35050 9595 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 35051 9595 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 35052 9595 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 35053 9595 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 35054 9596 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 35055 9596 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 35056 9596 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 35057 9596 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 35058 9596 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 35059 9596 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 35060 9597 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 35061 9597 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 35062 9597 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 35063 9597 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 35064 9597 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 35065 9597 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 35066 9597 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 35067 9598 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 35068 9598 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 35069 9598 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 35070 9598 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 35071 9598 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 35072 9598 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 35073 9598 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 35074 9599 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 35075 9599 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 35076 9599 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 35077 9599 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 35078 9599 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 35079 9599 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 35080 9599 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 35081 9599 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 35082 9599 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 35083 9599 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 35084 9599 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 35085 9599 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 35086 9599 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 35087 9599 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 35088 9599 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 35089 9599 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0100 0100d8b6 size 4
Debug: 35090 9599 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 35091 9599 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 35092 9599 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 35093 9599 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 35094 9599 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 35095 9599 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 35096 9599 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 35097 9599 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 35098 9600 armv7m.c:144 armv7m_restore_context():  
Debug: 35099 9600 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 35100 9600 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 35101 9600 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 35102 9600 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 35103 9600 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 35104 9600 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 35105 9600 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 35106 9600 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 35107 9600 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 35108 9600 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 35109 9601 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 35110 9601 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 35111 9601 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 35112 9601 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 35113 9616 cortex_m.c:548 cortex_m_poll():  
Debug: 35114 9616 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 35115 9617 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 35116 9617 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 35117 9617 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 35118 9618 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 35119 9618 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 35120 9618 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 35121 9618 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 35122 9618 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 35123 9618 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 35124 9619 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 35125 9619 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 35126 9619 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 35127 9619 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 35128 9619 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 35129 9619 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 35130 9620 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 35131 9620 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 35132 9620 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 35133 9620 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 35134 9620 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 35135 9621 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 35136 9621 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 35137 9621 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 35138 9621 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 35139 9621 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 35140 9621 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 35141 9621 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 35142 9621 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 35143 9621 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 35144 9621 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 35145 9621 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 35146 9622 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 35147 9622 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 35148 9622 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 35149 9622 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 35150 9622 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 35151 9622 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 35152 9622 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 35153 9622 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 35154 9622 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 35155 9622 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 35156 9622 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 35157 9622 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 35158 9622 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 35159 9622 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 35160 9622 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 35161 9622 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 35162 9622 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 35163 9623 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 35164 9624 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 35165 9624 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 35166 9624 armv7m.c:144 armv7m_restore_context():  
Debug: 35167 9624 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 35168 9624 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 35169 9624 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 35170 9624 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 35171 9624 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 35172 9624 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 35173 9624 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 35174 9625 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 35175 9625 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 35176 9625 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 35177 9625 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 35178 9625 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 35179 9625 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 35180 9625 cortex_m.c:548 cortex_m_poll():  
Debug: 35181 9625 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 35182 9626 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 35183 9626 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 35184 9626 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 35185 9626 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 35186 9627 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 35187 9627 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 35188 9627 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 35189 9627 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 35190 9627 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 35191 9628 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 35192 9628 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 35193 9628 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 35194 9628 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 35195 9628 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 35196 9628 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 35197 9629 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 35198 9629 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 35199 9629 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 35200 9629 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 35201 9629 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 35202 9630 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 35203 9630 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 35204 9630 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 35205 9630 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 35206 9630 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 35207 9630 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 35208 9630 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 35209 9630 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 35210 9630 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 35211 9630 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 35212 9630 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 35213 9630 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 35214 9630 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 35215 9630 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 35216 9631 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 35217 9631 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 35218 9631 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 35219 9631 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 35220 9631 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 35221 9631 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 35222 9631 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 35223 9631 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0101 0101d8b6 size 4
Debug: 35224 9631 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 35225 9631 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 35226 9631 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 35227 9631 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 35228 9631 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 35229 9631 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 35230 9631 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 35231 9631 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 35232 9631 armv7m.c:144 armv7m_restore_context():  
Debug: 35233 9631 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 35234 9632 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 35235 9632 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 35236 9632 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 35237 9632 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 35238 9632 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 35239 9632 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 35240 9632 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 35241 9632 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 35242 9632 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 35243 9632 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 35244 9632 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 35245 9632 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 35246 9632 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 35247 9648 cortex_m.c:548 cortex_m_poll():  
Debug: 35248 9648 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 35249 9649 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 35250 9649 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 35251 9649 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 35252 9649 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 35253 9650 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 35254 9650 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 35255 9650 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 35256 9650 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 35257 9650 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 35258 9650 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 35259 9651 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 35260 9651 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 35261 9651 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 35262 9651 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 35263 9651 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 35264 9651 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 35265 9652 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 35266 9652 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 35267 9652 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 35268 9652 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 35269 9652 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 35270 9652 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 35271 9653 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 35272 9653 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 35273 9653 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 35274 9653 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 35275 9653 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 35276 9653 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 35277 9653 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 35278 9653 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 35279 9653 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 35280 9653 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 35281 9653 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 35282 9653 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 35283 9653 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 35284 9653 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 35285 9653 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 35286 9653 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 35287 9653 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 35288 9653 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 35289 9653 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 35290 9653 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 35291 9653 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 35292 9653 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 35293 9653 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 35294 9653 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 35295 9653 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 35296 9653 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 35297 9655 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 35298 9655 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 35299 9655 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 35300 9655 armv7m.c:144 armv7m_restore_context():  
Debug: 35301 9655 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 35302 9656 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 35303 9656 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 35304 9656 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 35305 9656 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 35306 9656 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 35307 9656 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 35308 9656 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 35309 9656 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 35310 9656 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 35311 9656 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 35312 9656 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 35313 9656 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 35314 9656 cortex_m.c:548 cortex_m_poll():  
Debug: 35315 9656 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 35316 9657 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 35317 9657 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 35318 9657 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 35319 9658 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 35320 9658 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 35321 9658 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 35322 9658 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 35323 9658 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 35324 9658 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 35325 9659 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 35326 9659 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 35327 9659 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 35328 9659 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 35329 9659 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 35330 9659 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 35331 9660 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 35332 9660 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 35333 9660 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 35334 9660 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 35335 9660 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 35336 9660 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 35337 9661 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 35338 9661 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 35339 9661 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 35340 9661 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 35341 9661 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 35342 9661 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 35343 9661 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 35344 9661 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 35345 9661 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 35346 9661 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 35347 9661 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 35348 9661 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 35349 9661 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 35350 9661 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 35351 9661 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 35352 9661 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 35353 9661 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 35354 9661 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 35355 9661 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 35356 9661 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 35357 9662 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0102 0102d8b6 size 4
Debug: 35358 9662 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 35359 9662 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 35360 9662 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 35361 9662 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 35362 9662 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 35363 9662 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 35364 9662 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 35365 9662 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 35366 9662 armv7m.c:144 armv7m_restore_context():  
Debug: 35367 9662 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 35368 9662 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 35369 9662 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 35370 9663 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 35371 9663 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 35372 9663 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 35373 9663 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 35374 9663 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 35375 9663 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 35376 9663 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 35377 9663 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 35378 9663 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 35379 9663 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 35380 9663 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 35381 9679 cortex_m.c:548 cortex_m_poll():  
Debug: 35382 9679 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 35383 9679 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 35384 9680 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 35385 9680 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 35386 9680 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 35387 9680 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 35388 9681 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 35389 9681 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 35390 9681 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 35391 9681 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 35392 9681 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 35393 9681 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 35394 9682 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 35395 9682 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 35396 9682 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 35397 9682 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 35398 9682 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 35399 9683 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 35400 9683 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 35401 9683 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 35402 9683 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 35403 9683 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 35404 9683 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 35405 9683 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 35406 9684 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 35407 9684 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 35408 9684 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 35409 9684 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 35410 9684 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 35411 9684 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 35412 9684 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 35413 9684 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 35414 9684 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 35415 9684 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 35416 9684 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 35417 9684 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 35418 9684 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 35419 9684 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 35420 9684 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 35421 9684 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 35422 9684 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 35423 9684 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 35424 9684 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 35425 9684 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 35426 9684 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 35427 9684 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 35428 9684 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 35429 9684 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 35430 9684 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 35431 9686 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 35432 9686 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 35433 9686 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 35434 9686 armv7m.c:144 armv7m_restore_context():  
Debug: 35435 9686 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 35436 9686 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 35437 9686 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 35438 9686 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 35439 9686 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 35440 9687 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 35441 9687 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 35442 9687 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 35443 9687 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 35444 9688 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 35445 9688 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 35446 9688 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 35447 9688 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 35448 9688 cortex_m.c:548 cortex_m_poll():  
Debug: 35449 9688 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 35450 9688 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 35451 9689 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 35452 9689 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 35453 9689 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 35454 9689 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 35455 9689 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 35456 9689 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 35457 9690 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 35458 9690 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 35459 9690 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 35460 9690 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 35461 9690 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 35462 9690 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 35463 9691 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 35464 9691 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 35465 9691 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 35466 9691 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 35467 9691 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 35468 9691 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 35469 9692 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 35470 9692 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 35471 9692 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 35472 9692 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 35473 9692 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 35474 9692 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 35475 9692 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 35476 9692 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 35477 9693 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 35478 9693 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 35479 9693 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 35480 9693 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 35481 9693 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 35482 9693 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 35483 9693 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 35484 9693 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 35485 9693 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 35486 9693 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 35487 9693 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 35488 9693 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 35489 9693 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 35490 9693 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 35491 9693 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0103 0103d8b6 size 4
Debug: 35492 9693 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 35493 9693 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 35494 9693 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 35495 9693 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 35496 9693 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 35497 9693 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 35498 9693 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 35499 9693 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 35500 9693 armv7m.c:144 armv7m_restore_context():  
Debug: 35501 9693 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 35502 9694 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 35503 9694 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 35504 9694 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 35505 9694 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 35506 9694 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 35507 9694 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 35508 9694 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 35509 9694 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 35510 9694 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 35511 9695 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 35512 9695 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 35513 9695 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 35514 9695 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 35515 9710 cortex_m.c:548 cortex_m_poll():  
Debug: 35516 9710 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 35517 9711 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 35518 9711 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 35519 9711 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 35520 9712 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 35521 9712 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 35522 9712 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 35523 9712 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 35524 9712 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 35525 9712 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 35526 9713 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 35527 9713 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 35528 9713 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 35529 9713 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 35530 9713 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 35531 9713 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 35532 9714 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 35533 9714 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 35534 9714 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 35535 9714 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 35536 9714 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 35537 9714 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 35538 9715 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 35539 9715 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 35540 9715 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 35541 9715 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 35542 9715 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 35543 9715 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 35544 9715 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 35545 9715 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 35546 9715 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 35547 9715 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 35548 9715 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 35549 9715 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 35550 9715 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 35551 9715 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 35552 9715 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 35553 9715 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 35554 9715 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 91
Debug: 35555 9715 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 35556 9715 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 35557 9715 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 35558 9715 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 35559 9716 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 35560 9716 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 35561 9716 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 35562 9716 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 35563 9716 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 35564 9716 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 35565 9717 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 35566 9717 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 35567 9717 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 35568 9717 armv7m.c:144 armv7m_restore_context():  
Debug: 35569 9717 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 35570 9718 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 35571 9718 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 35572 9718 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 35573 9718 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 35574 9718 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 35575 9718 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 35576 9718 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 35577 9718 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 35578 9718 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 35579 9718 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 35580 9718 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 35581 9718 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 35582 9719 cortex_m.c:548 cortex_m_poll():  
Debug: 35583 9719 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 35584 9719 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 35585 9719 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 35586 9720 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 35587 9720 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 35588 9720 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 35589 9720 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 35590 9720 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 35591 9721 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 35592 9721 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 35593 9721 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 35594 9721 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 35595 9721 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 35596 9722 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 35597 9722 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 35598 9722 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 35599 9722 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 35600 9722 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 35601 9722 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 35602 9723 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 35603 9723 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 35604 9723 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 35605 9723 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 35606 9723 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 35607 9723 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 35608 9723 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 35609 9723 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 35610 9724 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 35611 9724 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 35612 9724 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 35613 9724 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 35614 9724 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 35615 9724 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 35616 9724 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 35617 9724 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 35618 9724 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 35619 9724 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 35620 9724 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 35621 9724 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 35622 9724 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 35623 9724 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 35624 9724 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 35625 9724 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0104 0104d8b6 size 4
Debug: 35626 9724 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 35627 9724 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 35628 9724 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 35629 9724 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 35630 9724 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 35631 9724 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 35632 9724 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 35633 9725 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 35634 9725 armv7m.c:144 armv7m_restore_context():  
Debug: 35635 9725 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 35636 9725 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 35637 9725 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 35638 9725 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 35639 9725 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 35640 9725 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 35641 9725 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 35642 9725 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 35643 9725 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 35644 9726 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 35645 9726 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 35646 9726 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 35647 9726 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 35648 9726 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 35649 9745 cortex_m.c:548 cortex_m_poll():  
Debug: 35650 9745 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 35651 9745 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 35652 9745 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 35653 9746 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 35654 9746 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 35655 9746 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 35656 9746 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 35657 9746 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 35658 9746 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 35659 9747 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 35660 9747 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 35661 9747 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 35662 9747 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 35663 9747 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 35664 9747 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 35665 9748 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 35666 9748 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 35667 9748 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 35668 9748 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 35669 9748 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 35670 9748 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 35671 9749 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 35672 9749 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 35673 9749 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 35674 9749 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 35675 9749 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 35676 9749 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 35677 9749 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 35678 9749 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 35679 9749 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 35680 9749 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x00004424
Debug: 35681 9749 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 35682 9750 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 35683 9750 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 35684 9750 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 35685 9750 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 35686 9750 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 35687 9750 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 35688 9750 psoc4.c:732 psoc4_write(): Flash Download Completed
User : 35689 9750 command.c:544 command_print(): wrote 33371 bytes from file bin/Debug/MASTER_AXM0f2-GNU.elf in 8.985357s (3.627 KiB/s)
Debug: 35690 9778 gdb_server.c:2988 gdb_input_inner(): received packet: 'X0,0:<binary-data>'
Debug: 35691 9789 gdb_server.c:2988 gdb_input_inner(): received packet: 'X0,1000:<binary-data>'
Debug: 35692 9789 gdb_server.c:1544 gdb_write_memory_binary_packet(): addr: 0x0, len: 0x00001000
Debug: 35693 9789 target.c:2067 target_write_buffer(): writing buffer of 4096 byte at 0x00000000
Debug: 35694 9794 ftdi.c:1268 ftdi_swd_queue_cmd(): Increased SWD command queue to 266 elements
Debug: 35695 9794 ftdi.c:1339 ftdi_swd_switch_seq(): JTAG-to-SWD
Info : 35696 9795 adi_v5_swd.c:137 swd_connect(): SWD DPIDR 0x0bc11477
Error: 35697 9795 arm_adi_v5.c:430 mem_ap_write(): Failed to write memory at 0x00000000
Debug: 35698 9796 gdb_server.c:2988 gdb_input_inner(): received packet: 'X1000,1000:<binary-data>'
Debug: 35699 9796 gdb_server.c:1361 gdb_error(): Reporting -4 to GDB as generic error
Debug: 35700 9796 gdb_server.c:1544 gdb_write_memory_binary_packet(): addr: 0x1000, len: 0x00001000
Debug: 35701 9796 target.c:2067 target_write_buffer(): writing buffer of 4096 byte at 0x00001000
Debug: 35702 9806 ftdi.c:1268 ftdi_swd_queue_cmd(): Increased SWD command queue to 532 elements
Debug: 35703 9806 ftdi.c:1339 ftdi_swd_switch_seq(): JTAG-to-SWD
Info : 35704 9806 adi_v5_swd.c:137 swd_connect(): SWD DPIDR 0x0bc11477
Error: 35705 9807 arm_adi_v5.c:430 mem_ap_write(): Failed to write memory at 0x00001000
Debug: 35706 9833 gdb_server.c:2990 gdb_input_inner(): received packet: 'qSymbol::'
Debug: 35707 9843 gdb_server.c:2990 gdb_input_inner(): received packet: 'g'
Debug: 35708 9855 gdb_server.c:2990 gdb_input_inner(): received packet: 'm4424,4'
Debug: 35709 9855 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000004424, len: 0x00000004
Debug: 35710 9855 target.c:2129 target_read_buffer(): reading buffer of 4 byte at 0x00004424
Debug: 35711 9864 gdb_server.c:2990 gdb_input_inner(): received packet: 'qSymbol::'
Debug: 35712 9875 gdb_server.c:2990 gdb_input_inner(): received packet: 'm4424,4'
Debug: 35713 9875 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000004424, len: 0x00000004
Debug: 35714 9875 target.c:2129 target_read_buffer(): reading buffer of 4 byte at 0x00004424
Debug: 35715 9918 gdb_server.c:2990 gdb_input_inner(): received packet: 'qRcmd,72657365742068616c74'
Debug: 35716 9918 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_reset halt
Debug: 35717 9918 command.c:143 script_debug(): command - reset ocd_reset halt
Debug: 35719 9918 target.c:1565 target_call_reset_callbacks(): target reset 2 (halt)
Debug: 35720 9918 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_target names
Debug: 35721 9918 command.c:143 script_debug(): command - ocd_target ocd_target names
Debug: 35722 9918 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_psoc4.cpu invoke-event reset-assert-pre
Debug: 35723 9918 command.c:143 script_debug(): command - ocd_psoc4.cpu ocd_psoc4.cpu invoke-event reset-assert-pre
Debug: 35724 9918 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_ftdi acquire_psoc
Debug: 35725 9918 command.c:143 script_debug(): command - ocd_ftdi ocd_ftdi acquire_psoc
Debug: 35727 9928 ftdi.c:1496 ftdi_generic_acquire(): PSoC acquire needs 22 interface checks
Debug: 35728 9931 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_psoc4.cpu arp_examine
Debug: 35729 9931 command.c:143 script_debug(): command - ocd_psoc4.cpu ocd_psoc4.cpu arp_examine
Debug: 35730 9931 arm_adi_v5.c:670 dap_dp_init():  
Debug: 35731 9931 arm_adi_v5.c:703 dap_dp_init(): DAP: wait CDBGPWRUPACK
Debug: 35732 9931 arm_adi_v5.h:432 dap_dp_poll_register(): DAP: poll 4, mask 0x20000000, value 0x20000000
Debug: 35733 9931 arm_adi_v5.c:710 dap_dp_init(): DAP: wait CSYSPWRUPACK
Debug: 35734 9931 arm_adi_v5.h:432 dap_dp_poll_register(): DAP: poll 4, mask 0x80000000, value 0x80000000
Debug: 35735 9931 arm_adi_v5.c:853 dap_find_ap(): Found AHB-AP at AP index: 0 (IDR=0x04770031)
Debug: 35736 9932 arm_adi_v5.c:780 mem_ap_init(): MEM_AP Packed Transfers: disabled
Debug: 35737 9932 arm_adi_v5.c:791 mem_ap_init(): MEM_AP CFG: large data 0, long address 0, big-endian 0
Debug: 35738 9932 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_psoc4.cpu invoke-event reset-assert-post
Debug: 35739 9932 command.c:143 script_debug(): command - ocd_psoc4.cpu ocd_psoc4.cpu invoke-event reset-assert-post
Debug: 35740 9932 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_psoc4.cpu invoke-event reset-deassert-pre
Debug: 35741 9932 command.c:143 script_debug(): command - ocd_psoc4.cpu ocd_psoc4.cpu invoke-event reset-deassert-pre
Debug: 35742 9932 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_transport select
Debug: 35743 9932 command.c:143 script_debug(): command - ocd_transport ocd_transport select
Debug: 35744 9932 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_psoc4.cpu arp_reset deassert 0
Debug: 35745 9932 command.c:143 script_debug(): command - ocd_psoc4.cpu ocd_psoc4.cpu arp_reset deassert 0
Debug: 35746 9932 target.c:1937 target_free_all_working_areas_restore(): freeing all working areas
Debug: 35747 9932 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 35748 9932 cortex_m.c:1102 cortex_m_deassert_reset(): target->state: halted
Debug: 35749 9932 arm_adi_v5.c:670 dap_dp_init():  
Debug: 35750 9932 arm_adi_v5.c:703 dap_dp_init(): DAP: wait CDBGPWRUPACK
Debug: 35751 9932 arm_adi_v5.h:432 dap_dp_poll_register(): DAP: poll 4, mask 0x20000000, value 0x20000000
Debug: 35752 9932 arm_adi_v5.c:710 dap_dp_init(): DAP: wait CSYSPWRUPACK
Debug: 35753 9933 arm_adi_v5.h:432 dap_dp_poll_register(): DAP: poll 4, mask 0x80000000, value 0x80000000
Debug: 35754 9933 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_psoc4.cpu invoke-event reset-deassert-post
Debug: 35755 9933 command.c:143 script_debug(): command - ocd_psoc4.cpu ocd_psoc4.cpu invoke-event reset-deassert-post
Debug: 35756 9933 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_psoc4.cpu arp_waitstate running 200
Debug: 35757 9933 command.c:143 script_debug(): command - ocd_psoc4.cpu ocd_psoc4.cpu arp_waitstate running 200
Debug: 35758 9933 target.c:2924 target_wait_state(): waiting for target running...
Debug: 35759 9933 cortex_m.c:524 cortex_m_poll(): Exit from reset with dcb_dhcsr 0x40000
Debug: 35760 9934 cortex_m.c:228 cortex_m_endreset_event(): DCB_DEMCR = 0x00000000
Debug: 35761 9934 target.c:2366 target_write_u32(): address: 0xe0002000, value: 0x00000003
Debug: 35762 9935 target.c:2278 target_read_u32(): address: 0xe0002000, value: 0x00000041
Debug: 35763 9935 target.c:2366 target_write_u32(): address: 0xe0002008, value: 0x00000000
Debug: 35764 9935 target.c:2366 target_write_u32(): address: 0xe000200c, value: 0x00000000
Debug: 35765 9935 target.c:2366 target_write_u32(): address: 0xe0002010, value: 0x00000000
Debug: 35766 9935 target.c:2366 target_write_u32(): address: 0xe0002014, value: 0x00000000
Debug: 35767 9935 target.c:2366 target_write_u32(): address: 0xe0001020, value: 0x00000000
Debug: 35768 9935 target.c:2366 target_write_u32(): address: 0xe0001024, value: 0x00000000
Debug: 35769 9936 target.c:2366 target_write_u32(): address: 0xe0001028, value: 0x00000000
Debug: 35770 9936 target.c:2366 target_write_u32(): address: 0xe0001030, value: 0x00000000
Debug: 35771 9936 target.c:2366 target_write_u32(): address: 0xe0001034, value: 0x00000000
Debug: 35772 9936 target.c:2366 target_write_u32(): address: 0xe0001038, value: 0x00000000
Debug: 35773 9938 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_psoc4.cpu arp_halt
Debug: 35774 9938 command.c:143 script_debug(): command - ocd_psoc4.cpu ocd_psoc4.cpu arp_halt
Debug: 35775 9938 cortex_m.c:578 cortex_m_halt(): target->state: running
Debug: 35776 9938 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_psoc4.cpu arp_waitstate halted 1000
Debug: 35777 9938 command.c:143 script_debug(): command - ocd_psoc4.cpu ocd_psoc4.cpu arp_waitstate halted 1000
Debug: 35778 9938 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 35779 9938 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x1
Debug: 35780 9939 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 35781 9939 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 35782 9939 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 35783 9939 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 35784 9939 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 35785 9940 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 35786 9940 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 35787 9940 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 35788 9940 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 35789 9940 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 35790 9940 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 35791 9941 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 35792 9941 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 35793 9941 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20001fe8
Debug: 35794 9941 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 35795 9941 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x10000040
Debug: 35796 9941 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 35797 9942 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20001fe8
Debug: 35798 9942 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 35799 9942 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x0
Debug: 35800 9942 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 35801 9942 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 35802 9942 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 35803 9942 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x10000040, target->state: halted
Debug: 35804 9942 target.c:1547 target_call_event_callbacks(): target event 0 (gdb-halt)
Debug: 35805 9942 target.c:1547 target_call_event_callbacks(): target event 1 (halted)
User : 35806 9942 armv7m.c:556 armv7m_arch_state(): target halted due to debug-request, current mode: Thread 
xPSR: 0xa1000000 pc: 0x10000040 msp: 0x20001fe8
Debug: 35807 9942 target.c:1547 target_call_event_callbacks(): target event 6 (gdb-end)
Debug: 35808 9942 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_psoc4.cpu curstate
Debug: 35809 9943 command.c:143 script_debug(): command - ocd_psoc4.cpu ocd_psoc4.cpu curstate
Debug: 35810 9943 command.c:143 script_debug(): command - reg ocd_reg pc
Debug: 35812 9943 target.c:2743 handle_reg_command(): -
User : 35813 9943 command.c:544 command_print(): pc (/32): 0x10000040
Debug: 35814 9948 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_reg pc 17444
Debug: 35815 9948 command.c:143 script_debug(): command - reg ocd_reg pc 17444
Debug: 35817 9948 target.c:2743 handle_reg_command(): -
User : 35818 9948 command.c:544 command_print(): pc (/32): 0x00004424
Debug: 35819 9948 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_reg msp 536879104
Debug: 35820 9948 command.c:143 script_debug(): command - reg ocd_reg msp 536879104
Debug: 35822 9948 target.c:2743 handle_reg_command(): -
User : 35823 9948 command.c:544 command_print(): msp (/32): 0x20002000
Debug: 35824 9948 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_psoc4.cpu invoke-event reset-end
Debug: 35825 9948 command.c:143 script_debug(): command - ocd_psoc4.cpu ocd_psoc4.cpu invoke-event reset-end
Debug: 35826 9973 gdb_server.c:2990 gdb_input_inner(): received packet: 'vCont?'
Debug: 35827 9983 gdb_server.c:2990 gdb_input_inner(): received packet: 'vCont;c'
Debug: 35828 9983 gdb_server.c:2599 gdb_handle_vcont_packet(): target psoc4.cpu continue
Debug: 35829 9983 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 35830 9983 target.c:1937 target_free_all_working_areas_restore(): freeing all working areas
Debug: 35831 9983 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 35832 9983 armv7m.c:144 armv7m_restore_context():  
Debug: 35833 9983 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 35834 9983 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 35835 9983 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x4424
Debug: 35836 9983 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x4424
Debug: 35837 9983 target.c:1547 target_call_event_callbacks(): target event 2 (resumed)
Debug: 35838 9983 cortex_m.c:768 cortex_m_resume(): target resumed at 0x4424
Debug: 35839 9983 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 35840 9983 target.c:1547 target_call_event_callbacks(): target event 5 (gdb-start)
Debug: 35841 12452 gdb_server.c:2990 gdb_input_inner(): received packet: ''
Debug: 35842 12452 cortex_m.c:578 cortex_m_halt(): target->state: running
Debug: 35843 12452 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 35844 12453 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x1
Debug: 35845 12453 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x4
Debug: 35846 12454 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0xe000ed00
Debug: 35847 12454 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x20
Debug: 35848 12454 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x40030000
Debug: 35849 12454 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x0
Debug: 35850 12455 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0x1
Debug: 35851 12455 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0x3
Debug: 35852 12455 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x20000df4
Debug: 35853 12455 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x40000004
Debug: 35854 12455 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x18002000
Debug: 35855 12455 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x88022
Debug: 35856 12456 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0x81400200
Debug: 35857 12456 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x7
Debug: 35858 12456 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20001fd8
Debug: 35859 12456 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x4fb5
Debug: 35860 12456 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x6308
Debug: 35861 12457 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0x21000000
Debug: 35862 12457 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20001fd8
Debug: 35863 12457 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x4860090
Debug: 35864 12457 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 35865 12457 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 35866 12457 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 35867 12458 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 35868 12458 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x6308, target->state: halted
Debug: 35869 12458 target.c:1547 target_call_event_callbacks(): target event 0 (gdb-halt)
Debug: 35870 12458 target.c:1547 target_call_event_callbacks(): target event 1 (halted)
Debug: 35871 12458 target.c:1547 target_call_event_callbacks(): target event 6 (gdb-end)
Debug: 35872 12462 gdb_server.c:2990 gdb_input_inner(): received packet: 'g'
Debug: 35873 12472 gdb_server.c:2990 gdb_input_inner(): received packet: 'm6308,4'
Debug: 35874 12472 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000006308, len: 0x00000004
Debug: 35875 12472 target.c:2129 target_read_buffer(): reading buffer of 4 byte at 0x00006308
Debug: 35876 12483 gdb_server.c:2990 gdb_input_inner(): received packet: 'qXfer:threads:read::0,fff'
Debug: 35877 12527 gdb_server.c:2990 gdb_input_inner(): received packet: 'D'
Debug: 35878 12527 target.c:1547 target_call_event_callbacks(): target event 20 (gdb-detach)
Debug: 35879 12536 gdb_server.c:2990 gdb_input_inner(): received packet: '?'
Debug: 35880 12547 gdb_server.c:1040 gdb_connection_closed(): GDB Close, Target: psoc4.cpu, state: halted, gdb_actual_connections=0
Debug: 35881 12547 target.c:1547 target_call_event_callbacks(): target event 6 (gdb-end)
Debug: 35882 12547 target.c:1547 target_call_event_callbacks(): target event 20 (gdb-detach)
Info : 35883 12547 server.c:527 server_loop(): dropped 'gdb' connection
