# Problem Statement

Create 8 D flip-flops with active high synchronous reset. All DFFs should be triggered by the positive edge of clk.


[Find the verilog Solution](solution_verilog.v)
