Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date              : Thu Jul 16 15:31:20 2020
| Host              : DESKTOP-0FF260C running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file pll_test_timing_summary_routed.rpt -pb pll_test_timing_summary_routed.pb -rpx pll_test_timing_summary_routed.rpx -warn_on_violation
| Design            : pll_test
| Device            : xazu5ev-sfvc784
| Speed File        : -1  PRODUCTION 1.28 05-08-2020
| Temperature Grade : I
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.294        0.000                      0                   65        0.055        0.000                      0                   65        0.750        0.000                       0                    36  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_p             {0.000 2.500}        5.000           200.000         
  clk_out2_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_p                                                                                                                                                               0.750        0.000                       0                     1  
  clk_out2_clk_wiz_0        8.294        0.000                      0                   65        0.055        0.000                      0                   65        4.725        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.250         5.000       3.750      MMCM_X0Y1  clk_wiz_0_inst/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCM_X0Y1  clk_wiz_0_inst/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y1  clk_wiz_0_inst/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y1  clk_wiz_0_inst/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y1  clk_wiz_0_inst/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y1  clk_wiz_0_inst/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.294ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.294ns  (required time - arrival time)
  Source:                 timer_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.481ns  (logic 0.357ns (24.105%)  route 1.124ns (75.895%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.514ns = ( 13.514 - 10.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.965ns (routing 1.042ns, distribution 0.923ns)
  Clock Net Delay (Destination): 1.782ns (routing 0.948ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.871 r  clk_wiz_0_inst/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.132    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  clk_wiz_0_inst/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.965     3.125    sys_clk
    SLICE_X10Y59         FDRE                                         r  timer_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y59         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     3.221 r  timer_cnt_reg[15]/Q
                         net (fo=2, routed)           0.653     3.874    timer_cnt_reg[15]
    SLICE_X9Y59          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.147     4.021 f  timer_cnt[0]_i_6/O
                         net (fo=2, routed)           0.056     4.077    timer_cnt[0]_i_6_n_0
    SLICE_X9Y59          LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     4.191 r  timer_cnt[0]_i_1/O
                         net (fo=32, routed)          0.415     4.606    timer_cnt[0]_i_1_n_0
    SLICE_X10Y61         FDRE                                         r  timer_cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE5                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441    10.441 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.481    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.481 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.832    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    11.476 r  clk_wiz_0_inst/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    11.708    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.732 r  clk_wiz_0_inst/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.782    13.514    sys_clk
    SLICE_X10Y61         FDRE                                         r  timer_cnt_reg[24]/C
                         clock pessimism             -0.479    13.036    
                         clock uncertainty           -0.064    12.972    
    SLICE_X10Y61         FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.072    12.900    timer_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         12.900    
                         arrival time                          -4.606    
  -------------------------------------------------------------------
                         slack                                  8.294    

Slack (MET) :             8.294ns  (required time - arrival time)
  Source:                 timer_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.481ns  (logic 0.357ns (24.105%)  route 1.124ns (75.895%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.514ns = ( 13.514 - 10.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.965ns (routing 1.042ns, distribution 0.923ns)
  Clock Net Delay (Destination): 1.782ns (routing 0.948ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.871 r  clk_wiz_0_inst/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.132    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  clk_wiz_0_inst/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.965     3.125    sys_clk
    SLICE_X10Y59         FDRE                                         r  timer_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y59         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     3.221 r  timer_cnt_reg[15]/Q
                         net (fo=2, routed)           0.653     3.874    timer_cnt_reg[15]
    SLICE_X9Y59          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.147     4.021 f  timer_cnt[0]_i_6/O
                         net (fo=2, routed)           0.056     4.077    timer_cnt[0]_i_6_n_0
    SLICE_X9Y59          LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     4.191 r  timer_cnt[0]_i_1/O
                         net (fo=32, routed)          0.415     4.606    timer_cnt[0]_i_1_n_0
    SLICE_X10Y61         FDRE                                         r  timer_cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE5                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441    10.441 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.481    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.481 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.832    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    11.476 r  clk_wiz_0_inst/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    11.708    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.732 r  clk_wiz_0_inst/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.782    13.514    sys_clk
    SLICE_X10Y61         FDRE                                         r  timer_cnt_reg[25]/C
                         clock pessimism             -0.479    13.036    
                         clock uncertainty           -0.064    12.972    
    SLICE_X10Y61         FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.072    12.900    timer_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         12.900    
                         arrival time                          -4.606    
  -------------------------------------------------------------------
                         slack                                  8.294    

Slack (MET) :             8.294ns  (required time - arrival time)
  Source:                 timer_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.481ns  (logic 0.357ns (24.105%)  route 1.124ns (75.895%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.514ns = ( 13.514 - 10.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.965ns (routing 1.042ns, distribution 0.923ns)
  Clock Net Delay (Destination): 1.782ns (routing 0.948ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.871 r  clk_wiz_0_inst/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.132    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  clk_wiz_0_inst/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.965     3.125    sys_clk
    SLICE_X10Y59         FDRE                                         r  timer_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y59         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     3.221 r  timer_cnt_reg[15]/Q
                         net (fo=2, routed)           0.653     3.874    timer_cnt_reg[15]
    SLICE_X9Y59          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.147     4.021 f  timer_cnt[0]_i_6/O
                         net (fo=2, routed)           0.056     4.077    timer_cnt[0]_i_6_n_0
    SLICE_X9Y59          LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     4.191 r  timer_cnt[0]_i_1/O
                         net (fo=32, routed)          0.415     4.606    timer_cnt[0]_i_1_n_0
    SLICE_X10Y61         FDRE                                         r  timer_cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE5                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441    10.441 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.481    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.481 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.832    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    11.476 r  clk_wiz_0_inst/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    11.708    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.732 r  clk_wiz_0_inst/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.782    13.514    sys_clk
    SLICE_X10Y61         FDRE                                         r  timer_cnt_reg[26]/C
                         clock pessimism             -0.479    13.036    
                         clock uncertainty           -0.064    12.972    
    SLICE_X10Y61         FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.072    12.900    timer_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         12.900    
                         arrival time                          -4.606    
  -------------------------------------------------------------------
                         slack                                  8.294    

Slack (MET) :             8.294ns  (required time - arrival time)
  Source:                 timer_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.481ns  (logic 0.357ns (24.105%)  route 1.124ns (75.895%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.514ns = ( 13.514 - 10.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.965ns (routing 1.042ns, distribution 0.923ns)
  Clock Net Delay (Destination): 1.782ns (routing 0.948ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.871 r  clk_wiz_0_inst/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.132    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  clk_wiz_0_inst/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.965     3.125    sys_clk
    SLICE_X10Y59         FDRE                                         r  timer_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y59         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     3.221 r  timer_cnt_reg[15]/Q
                         net (fo=2, routed)           0.653     3.874    timer_cnt_reg[15]
    SLICE_X9Y59          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.147     4.021 f  timer_cnt[0]_i_6/O
                         net (fo=2, routed)           0.056     4.077    timer_cnt[0]_i_6_n_0
    SLICE_X9Y59          LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     4.191 r  timer_cnt[0]_i_1/O
                         net (fo=32, routed)          0.415     4.606    timer_cnt[0]_i_1_n_0
    SLICE_X10Y61         FDRE                                         r  timer_cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE5                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441    10.441 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.481    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.481 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.832    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    11.476 r  clk_wiz_0_inst/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    11.708    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.732 r  clk_wiz_0_inst/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.782    13.514    sys_clk
    SLICE_X10Y61         FDRE                                         r  timer_cnt_reg[27]/C
                         clock pessimism             -0.479    13.036    
                         clock uncertainty           -0.064    12.972    
    SLICE_X10Y61         FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.072    12.900    timer_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         12.900    
                         arrival time                          -4.606    
  -------------------------------------------------------------------
                         slack                                  8.294    

Slack (MET) :             8.296ns  (required time - arrival time)
  Source:                 timer_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.479ns  (logic 0.357ns (24.138%)  route 1.122ns (75.862%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.514ns = ( 13.514 - 10.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.965ns (routing 1.042ns, distribution 0.923ns)
  Clock Net Delay (Destination): 1.782ns (routing 0.948ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.871 r  clk_wiz_0_inst/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.132    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  clk_wiz_0_inst/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.965     3.125    sys_clk
    SLICE_X10Y59         FDRE                                         r  timer_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y59         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     3.221 r  timer_cnt_reg[15]/Q
                         net (fo=2, routed)           0.653     3.874    timer_cnt_reg[15]
    SLICE_X9Y59          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.147     4.021 f  timer_cnt[0]_i_6/O
                         net (fo=2, routed)           0.056     4.077    timer_cnt[0]_i_6_n_0
    SLICE_X9Y59          LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     4.191 r  timer_cnt[0]_i_1/O
                         net (fo=32, routed)          0.413     4.604    timer_cnt[0]_i_1_n_0
    SLICE_X10Y61         FDRE                                         r  timer_cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE5                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441    10.441 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.481    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.481 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.832    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    11.476 r  clk_wiz_0_inst/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    11.708    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.732 r  clk_wiz_0_inst/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.782    13.514    sys_clk
    SLICE_X10Y61         FDRE                                         r  timer_cnt_reg[28]/C
                         clock pessimism             -0.479    13.036    
                         clock uncertainty           -0.064    12.972    
    SLICE_X10Y61         FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.072    12.900    timer_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         12.900    
                         arrival time                          -4.604    
  -------------------------------------------------------------------
                         slack                                  8.296    

Slack (MET) :             8.296ns  (required time - arrival time)
  Source:                 timer_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.479ns  (logic 0.357ns (24.138%)  route 1.122ns (75.862%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.514ns = ( 13.514 - 10.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.965ns (routing 1.042ns, distribution 0.923ns)
  Clock Net Delay (Destination): 1.782ns (routing 0.948ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.871 r  clk_wiz_0_inst/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.132    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  clk_wiz_0_inst/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.965     3.125    sys_clk
    SLICE_X10Y59         FDRE                                         r  timer_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y59         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     3.221 r  timer_cnt_reg[15]/Q
                         net (fo=2, routed)           0.653     3.874    timer_cnt_reg[15]
    SLICE_X9Y59          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.147     4.021 f  timer_cnt[0]_i_6/O
                         net (fo=2, routed)           0.056     4.077    timer_cnt[0]_i_6_n_0
    SLICE_X9Y59          LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     4.191 r  timer_cnt[0]_i_1/O
                         net (fo=32, routed)          0.413     4.604    timer_cnt[0]_i_1_n_0
    SLICE_X10Y61         FDRE                                         r  timer_cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE5                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441    10.441 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.481    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.481 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.832    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    11.476 r  clk_wiz_0_inst/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    11.708    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.732 r  clk_wiz_0_inst/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.782    13.514    sys_clk
    SLICE_X10Y61         FDRE                                         r  timer_cnt_reg[29]/C
                         clock pessimism             -0.479    13.036    
                         clock uncertainty           -0.064    12.972    
    SLICE_X10Y61         FDRE (Setup_FFF_SLICEM_C_R)
                                                     -0.072    12.900    timer_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         12.900    
                         arrival time                          -4.604    
  -------------------------------------------------------------------
                         slack                                  8.296    

Slack (MET) :             8.296ns  (required time - arrival time)
  Source:                 timer_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.479ns  (logic 0.357ns (24.138%)  route 1.122ns (75.862%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.514ns = ( 13.514 - 10.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.965ns (routing 1.042ns, distribution 0.923ns)
  Clock Net Delay (Destination): 1.782ns (routing 0.948ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.871 r  clk_wiz_0_inst/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.132    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  clk_wiz_0_inst/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.965     3.125    sys_clk
    SLICE_X10Y59         FDRE                                         r  timer_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y59         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     3.221 r  timer_cnt_reg[15]/Q
                         net (fo=2, routed)           0.653     3.874    timer_cnt_reg[15]
    SLICE_X9Y59          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.147     4.021 f  timer_cnt[0]_i_6/O
                         net (fo=2, routed)           0.056     4.077    timer_cnt[0]_i_6_n_0
    SLICE_X9Y59          LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     4.191 r  timer_cnt[0]_i_1/O
                         net (fo=32, routed)          0.413     4.604    timer_cnt[0]_i_1_n_0
    SLICE_X10Y61         FDRE                                         r  timer_cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE5                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441    10.441 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.481    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.481 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.832    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    11.476 r  clk_wiz_0_inst/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    11.708    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.732 r  clk_wiz_0_inst/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.782    13.514    sys_clk
    SLICE_X10Y61         FDRE                                         r  timer_cnt_reg[30]/C
                         clock pessimism             -0.479    13.036    
                         clock uncertainty           -0.064    12.972    
    SLICE_X10Y61         FDRE (Setup_GFF_SLICEM_C_R)
                                                     -0.072    12.900    timer_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         12.900    
                         arrival time                          -4.604    
  -------------------------------------------------------------------
                         slack                                  8.296    

Slack (MET) :             8.296ns  (required time - arrival time)
  Source:                 timer_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.479ns  (logic 0.357ns (24.138%)  route 1.122ns (75.862%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.514ns = ( 13.514 - 10.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.965ns (routing 1.042ns, distribution 0.923ns)
  Clock Net Delay (Destination): 1.782ns (routing 0.948ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.871 r  clk_wiz_0_inst/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.132    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  clk_wiz_0_inst/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.965     3.125    sys_clk
    SLICE_X10Y59         FDRE                                         r  timer_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y59         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     3.221 r  timer_cnt_reg[15]/Q
                         net (fo=2, routed)           0.653     3.874    timer_cnt_reg[15]
    SLICE_X9Y59          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.147     4.021 f  timer_cnt[0]_i_6/O
                         net (fo=2, routed)           0.056     4.077    timer_cnt[0]_i_6_n_0
    SLICE_X9Y59          LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     4.191 r  timer_cnt[0]_i_1/O
                         net (fo=32, routed)          0.413     4.604    timer_cnt[0]_i_1_n_0
    SLICE_X10Y61         FDRE                                         r  timer_cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE5                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441    10.441 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.481    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.481 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.832    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    11.476 r  clk_wiz_0_inst/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    11.708    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.732 r  clk_wiz_0_inst/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.782    13.514    sys_clk
    SLICE_X10Y61         FDRE                                         r  timer_cnt_reg[31]/C
                         clock pessimism             -0.479    13.036    
                         clock uncertainty           -0.064    12.972    
    SLICE_X10Y61         FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.072    12.900    timer_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         12.900    
                         arrival time                          -4.604    
  -------------------------------------------------------------------
                         slack                                  8.296    

Slack (MET) :             8.347ns  (required time - arrival time)
  Source:                 timer_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.428ns  (logic 0.357ns (25.000%)  route 1.071ns (75.000%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.514ns = ( 13.514 - 10.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.965ns (routing 1.042ns, distribution 0.923ns)
  Clock Net Delay (Destination): 1.782ns (routing 0.948ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.871 r  clk_wiz_0_inst/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.132    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  clk_wiz_0_inst/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.965     3.125    sys_clk
    SLICE_X10Y59         FDRE                                         r  timer_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y59         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     3.221 r  timer_cnt_reg[15]/Q
                         net (fo=2, routed)           0.653     3.874    timer_cnt_reg[15]
    SLICE_X9Y59          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.147     4.021 f  timer_cnt[0]_i_6/O
                         net (fo=2, routed)           0.056     4.077    timer_cnt[0]_i_6_n_0
    SLICE_X9Y59          LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     4.191 r  timer_cnt[0]_i_1/O
                         net (fo=32, routed)          0.362     4.553    timer_cnt[0]_i_1_n_0
    SLICE_X10Y60         FDRE                                         r  timer_cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE5                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441    10.441 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.481    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.481 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.832    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    11.476 r  clk_wiz_0_inst/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    11.708    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.732 r  clk_wiz_0_inst/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.782    13.514    sys_clk
    SLICE_X10Y60         FDRE                                         r  timer_cnt_reg[16]/C
                         clock pessimism             -0.479    13.036    
                         clock uncertainty           -0.064    12.972    
    SLICE_X10Y60         FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.072    12.900    timer_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         12.900    
                         arrival time                          -4.553    
  -------------------------------------------------------------------
                         slack                                  8.347    

Slack (MET) :             8.347ns  (required time - arrival time)
  Source:                 timer_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.428ns  (logic 0.357ns (25.000%)  route 1.071ns (75.000%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.514ns = ( 13.514 - 10.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.965ns (routing 1.042ns, distribution 0.923ns)
  Clock Net Delay (Destination): 1.782ns (routing 0.948ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.871 r  clk_wiz_0_inst/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.132    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  clk_wiz_0_inst/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.965     3.125    sys_clk
    SLICE_X10Y59         FDRE                                         r  timer_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y59         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     3.221 r  timer_cnt_reg[15]/Q
                         net (fo=2, routed)           0.653     3.874    timer_cnt_reg[15]
    SLICE_X9Y59          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.147     4.021 f  timer_cnt[0]_i_6/O
                         net (fo=2, routed)           0.056     4.077    timer_cnt[0]_i_6_n_0
    SLICE_X9Y59          LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     4.191 r  timer_cnt[0]_i_1/O
                         net (fo=32, routed)          0.362     4.553    timer_cnt[0]_i_1_n_0
    SLICE_X10Y60         FDRE                                         r  timer_cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE5                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441    10.441 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.481    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.481 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.832    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    11.476 r  clk_wiz_0_inst/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    11.708    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.732 r  clk_wiz_0_inst/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.782    13.514    sys_clk
    SLICE_X10Y60         FDRE                                         r  timer_cnt_reg[17]/C
                         clock pessimism             -0.479    13.036    
                         clock uncertainty           -0.064    12.972    
    SLICE_X10Y60         FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.072    12.900    timer_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         12.900    
                         arrival time                          -4.553    
  -------------------------------------------------------------------
                         slack                                  8.347    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 timer_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.122ns (59.223%)  route 0.084ns (40.777%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    -0.308ns
  Clock Net Delay (Source):      1.002ns (routing 0.537ns, distribution 0.465ns)
  Clock Net Delay (Destination): 1.167ns (routing 0.597ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.509    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.739 r  clk_wiz_0_inst/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.887    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.904 r  clk_wiz_0_inst/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.002     1.906    sys_clk
    SLICE_X10Y59         FDRE                                         r  timer_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y59         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.944 r  timer_cnt_reg[8]/Q
                         net (fo=2, routed)           0.074     2.018    timer_cnt_reg[8]
    SLICE_X10Y59         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.065     2.083 r  timer_cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.003     2.086    timer_cnt_reg[8]_i_1_n_0
    SLICE_X10Y60         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.019     2.105 r  timer_cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.007     2.112    timer_cnt_reg[16]_i_1_n_15
    SLICE_X10Y60         FDRE                                         r  timer_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.644    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.349 r  clk_wiz_0_inst/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.518    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.537 r  clk_wiz_0_inst/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.167     1.704    sys_clk
    SLICE_X10Y60         FDRE                                         r  timer_cnt_reg[16]/C
                         clock pessimism              0.308     2.011    
    SLICE_X10Y60         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.046     2.057    timer_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.057    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 timer_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.127ns (60.190%)  route 0.084ns (39.810%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    -0.308ns
  Clock Net Delay (Source):      1.002ns (routing 0.537ns, distribution 0.465ns)
  Clock Net Delay (Destination): 1.167ns (routing 0.597ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.509    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.739 r  clk_wiz_0_inst/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.887    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.904 r  clk_wiz_0_inst/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.002     1.906    sys_clk
    SLICE_X10Y59         FDRE                                         r  timer_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y59         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.944 r  timer_cnt_reg[8]/Q
                         net (fo=2, routed)           0.074     2.018    timer_cnt_reg[8]
    SLICE_X10Y59         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.065     2.083 r  timer_cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.003     2.086    timer_cnt_reg[8]_i_1_n_0
    SLICE_X10Y60         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.024     2.110 r  timer_cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.007     2.117    timer_cnt_reg[16]_i_1_n_13
    SLICE_X10Y60         FDRE                                         r  timer_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.644    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.349 r  clk_wiz_0_inst/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.518    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.537 r  clk_wiz_0_inst/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.167     1.704    sys_clk
    SLICE_X10Y60         FDRE                                         r  timer_cnt_reg[18]/C
                         clock pessimism              0.308     2.011    
    SLICE_X10Y60         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     2.057    timer_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.057    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 timer_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.056ns (47.458%)  route 0.062ns (52.542%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.671ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Net Delay (Source):      1.002ns (routing 0.537ns, distribution 0.465ns)
  Clock Net Delay (Destination): 1.134ns (routing 0.597ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.509    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.739 r  clk_wiz_0_inst/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.887    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.904 r  clk_wiz_0_inst/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.002     1.906    sys_clk
    SLICE_X10Y58         FDRE                                         r  timer_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y58         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.944 r  timer_cnt_reg[1]/Q
                         net (fo=3, routed)           0.055     1.999    timer_cnt_reg[1]
    SLICE_X10Y58         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     2.017 r  timer_cnt_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.007     2.024    timer_cnt_reg[0]_i_2_n_14
    SLICE_X10Y58         FDRE                                         r  timer_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.644    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.349 r  clk_wiz_0_inst/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.518    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.537 r  clk_wiz_0_inst/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.134     1.671    sys_clk
    SLICE_X10Y58         FDRE                                         r  timer_cnt_reg[1]/C
                         clock pessimism              0.242     1.912    
    SLICE_X10Y58         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.958    timer_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 timer_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.134ns (61.468%)  route 0.084ns (38.532%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    -0.308ns
  Clock Net Delay (Source):      1.002ns (routing 0.537ns, distribution 0.465ns)
  Clock Net Delay (Destination): 1.167ns (routing 0.597ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.509    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.739 r  clk_wiz_0_inst/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.887    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.904 r  clk_wiz_0_inst/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.002     1.906    sys_clk
    SLICE_X10Y59         FDRE                                         r  timer_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y59         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.944 r  timer_cnt_reg[8]/Q
                         net (fo=2, routed)           0.074     2.018    timer_cnt_reg[8]
    SLICE_X10Y59         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.065     2.083 r  timer_cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.003     2.086    timer_cnt_reg[8]_i_1_n_0
    SLICE_X10Y60         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.031     2.117 r  timer_cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.007     2.124    timer_cnt_reg[16]_i_1_n_14
    SLICE_X10Y60         FDRE                                         r  timer_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.644    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.349 r  clk_wiz_0_inst/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.518    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.537 r  clk_wiz_0_inst/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.167     1.704    sys_clk
    SLICE_X10Y60         FDRE                                         r  timer_cnt_reg[17]/C
                         clock pessimism              0.308     2.011    
    SLICE_X10Y60         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     2.057    timer_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.057    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 timer_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.136ns (61.818%)  route 0.084ns (38.182%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    -0.308ns
  Clock Net Delay (Source):      1.002ns (routing 0.537ns, distribution 0.465ns)
  Clock Net Delay (Destination): 1.167ns (routing 0.597ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.509    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.739 r  clk_wiz_0_inst/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.887    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.904 r  clk_wiz_0_inst/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.002     1.906    sys_clk
    SLICE_X10Y59         FDRE                                         r  timer_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y59         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.944 r  timer_cnt_reg[8]/Q
                         net (fo=2, routed)           0.074     2.018    timer_cnt_reg[8]
    SLICE_X10Y59         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.065     2.083 r  timer_cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.003     2.086    timer_cnt_reg[8]_i_1_n_0
    SLICE_X10Y60         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.033     2.119 r  timer_cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.007     2.126    timer_cnt_reg[16]_i_1_n_12
    SLICE_X10Y60         FDRE                                         r  timer_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.644    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.349 r  clk_wiz_0_inst/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.518    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.537 r  clk_wiz_0_inst/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.167     1.704    sys_clk
    SLICE_X10Y60         FDRE                                         r  timer_cnt_reg[19]/C
                         clock pessimism              0.308     2.011    
    SLICE_X10Y60         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     2.057    timer_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.057    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 timer_cnt_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.057ns (46.342%)  route 0.066ns (53.659%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Net Delay (Source):      1.030ns (routing 0.537ns, distribution 0.493ns)
  Clock Net Delay (Destination): 1.166ns (routing 0.597ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.509    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.739 r  clk_wiz_0_inst/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.887    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.904 r  clk_wiz_0_inst/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.030     1.934    sys_clk
    SLICE_X10Y61         FDRE                                         r  timer_cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y61         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.973 r  timer_cnt_reg[31]/Q
                         net (fo=2, routed)           0.059     2.032    timer_cnt_reg[31]
    SLICE_X10Y61         CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.018     2.050 r  timer_cnt_reg[24]_i_1/O[7]
                         net (fo=1, routed)           0.007     2.057    timer_cnt_reg[24]_i_1_n_8
    SLICE_X10Y61         FDRE                                         r  timer_cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.644    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.349 r  clk_wiz_0_inst/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.518    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.537 r  clk_wiz_0_inst/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.166     1.703    sys_clk
    SLICE_X10Y61         FDRE                                         r  timer_cnt_reg[31]/C
                         clock pessimism              0.238     1.940    
    SLICE_X10Y61         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     1.986    timer_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.986    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 timer_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.138ns (62.162%)  route 0.084ns (37.838%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    -0.308ns
  Clock Net Delay (Source):      1.002ns (routing 0.537ns, distribution 0.465ns)
  Clock Net Delay (Destination): 1.166ns (routing 0.597ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.509    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.739 r  clk_wiz_0_inst/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.887    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.904 r  clk_wiz_0_inst/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.002     1.906    sys_clk
    SLICE_X10Y59         FDRE                                         r  timer_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y59         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.944 r  timer_cnt_reg[8]/Q
                         net (fo=2, routed)           0.074     2.018    timer_cnt_reg[8]
    SLICE_X10Y59         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.065     2.083 r  timer_cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.003     2.086    timer_cnt_reg[8]_i_1_n_0
    SLICE_X10Y60         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.035     2.121 r  timer_cnt_reg[16]_i_1/O[4]
                         net (fo=1, routed)           0.007     2.128    timer_cnt_reg[16]_i_1_n_11
    SLICE_X10Y60         FDRE                                         r  timer_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.644    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.349 r  clk_wiz_0_inst/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.518    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.537 r  clk_wiz_0_inst/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.166     1.703    sys_clk
    SLICE_X10Y60         FDRE                                         r  timer_cnt_reg[20]/C
                         clock pessimism              0.308     2.010    
    SLICE_X10Y60         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     2.056    timer_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 timer_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.139ns (61.504%)  route 0.087ns (38.496%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    -0.308ns
  Clock Net Delay (Source):      1.002ns (routing 0.537ns, distribution 0.465ns)
  Clock Net Delay (Destination): 1.167ns (routing 0.597ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.509    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.739 r  clk_wiz_0_inst/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.887    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.904 r  clk_wiz_0_inst/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.002     1.906    sys_clk
    SLICE_X10Y59         FDRE                                         r  timer_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y59         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.944 r  timer_cnt_reg[8]/Q
                         net (fo=2, routed)           0.074     2.018    timer_cnt_reg[8]
    SLICE_X10Y59         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.065     2.083 r  timer_cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.003     2.086    timer_cnt_reg[8]_i_1_n_0
    SLICE_X10Y60         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.017     2.103 r  timer_cnt_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.003     2.106    timer_cnt_reg[16]_i_1_n_0
    SLICE_X10Y61         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.019     2.125 r  timer_cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.007     2.132    timer_cnt_reg[24]_i_1_n_15
    SLICE_X10Y61         FDRE                                         r  timer_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.644    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.349 r  clk_wiz_0_inst/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.518    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.537 r  clk_wiz_0_inst/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.167     1.704    sys_clk
    SLICE_X10Y61         FDRE                                         r  timer_cnt_reg[24]/C
                         clock pessimism              0.308     2.011    
    SLICE_X10Y61         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.046     2.057    timer_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.057    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 timer_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.080ns (62.500%)  route 0.048ns (37.500%))
  Logic Levels:           2  (CARRY8=1 LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.671ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Net Delay (Source):      1.002ns (routing 0.537ns, distribution 0.465ns)
  Clock Net Delay (Destination): 1.134ns (routing 0.597ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.509    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.739 r  clk_wiz_0_inst/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.887    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.904 r  clk_wiz_0_inst/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.002     1.906    sys_clk
    SLICE_X10Y58         FDRE                                         r  timer_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y58         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.944 f  timer_cnt_reg[0]/Q
                         net (fo=2, routed)           0.031     1.975    timer_cnt_reg[0]
    SLICE_X10Y58         LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.023     1.998 r  timer_cnt[0]_i_8/O
                         net (fo=1, routed)           0.010     2.008    timer_cnt[0]_i_8_n_0
    SLICE_X10Y58         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.019     2.027 r  timer_cnt_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.007     2.034    timer_cnt_reg[0]_i_2_n_15
    SLICE_X10Y58         FDRE                                         r  timer_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.644    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.349 r  clk_wiz_0_inst/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.518    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.537 r  clk_wiz_0_inst/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.134     1.671    sys_clk
    SLICE_X10Y58         FDRE                                         r  timer_cnt_reg[0]/C
                         clock pessimism              0.242     1.912    
    SLICE_X10Y58         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.046     1.958    timer_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 timer_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.144ns (63.158%)  route 0.084ns (36.842%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    -0.308ns
  Clock Net Delay (Source):      1.002ns (routing 0.537ns, distribution 0.465ns)
  Clock Net Delay (Destination): 1.166ns (routing 0.597ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.509    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.739 r  clk_wiz_0_inst/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.887    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.904 r  clk_wiz_0_inst/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.002     1.906    sys_clk
    SLICE_X10Y59         FDRE                                         r  timer_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y59         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.944 r  timer_cnt_reg[8]/Q
                         net (fo=2, routed)           0.074     2.018    timer_cnt_reg[8]
    SLICE_X10Y59         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.065     2.083 r  timer_cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.003     2.086    timer_cnt_reg[8]_i_1_n_0
    SLICE_X10Y60         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.041     2.127 r  timer_cnt_reg[16]_i_1/O[6]
                         net (fo=1, routed)           0.007     2.134    timer_cnt_reg[16]_i_1_n_9
    SLICE_X10Y60         FDRE                                         r  timer_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.644    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.349 r  clk_wiz_0_inst/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.518    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.537 r  clk_wiz_0_inst/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.166     1.703    sys_clk
    SLICE_X10Y60         FDRE                                         r  timer_cnt_reg[22]/C
                         clock pessimism              0.308     2.010    
    SLICE_X10Y60         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.046     2.056    timer_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.078    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I            n/a            1.499         10.000      8.501      BUFGCE_X0Y26  clk_wiz_0_inst/inst/clkout2_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT1  n/a            1.250         10.000      8.750      MMCM_X0Y1     clk_wiz_0_inst/inst/mmcme4_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X9Y60   led_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X10Y58  timer_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X10Y59  timer_cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X10Y59  timer_cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X10Y59  timer_cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X10Y59  timer_cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X10Y59  timer_cnt_reg[14]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X10Y59  timer_cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X9Y60   led_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X9Y60   led_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X10Y58  timer_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X10Y58  timer_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X10Y59  timer_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X10Y59  timer_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X10Y59  timer_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X10Y59  timer_cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X10Y59  timer_cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X10Y59  timer_cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X10Y60  timer_cnt_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X10Y60  timer_cnt_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X10Y60  timer_cnt_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X10Y60  timer_cnt_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X10Y61  timer_cnt_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X10Y61  timer_cnt_reg[25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X10Y61  timer_cnt_reg[26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X10Y61  timer_cnt_reg[27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X9Y60   led_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X10Y58  timer_cnt_reg[0]/C



