
*** Running vivado
    with args -log gig_ethernet_pcs_pma_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source gig_ethernet_pcs_pma_0.tcl

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source gig_ethernet_pcs_pma_0.tcl -notrace
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
Starting RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 1133.445 ; gain = 204.418 ; free physical = 76 ; free virtual = 45690
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0' [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.v:98]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_support' [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_support.v:66]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_block' [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:95]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_reset_wtd_timer' [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_wtd_timer.v:66]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_reset_wtd_timer' (1#1) [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_wtd_timer.v:66]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_sync_block' [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.v:62]
INFO: [Synth 8-638] synthesizing module 'FD' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3723]
INFO: [Synth 8-256] done synthesizing module 'FD' (2#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3723]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_sync_block' (3#1) [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.v:62]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_sgmii_adapt' [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_sgmii_adapt.v:124]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_reset_sync' [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.v:62]
INFO: [Synth 8-638] synthesizing module 'FDP' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3891]
INFO: [Synth 8-256] done synthesizing module 'FDP' (4#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3891]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_reset_sync' (5#1) [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.v:62]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_clk_gen' [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_clk_gen.v:83]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_johnson_cntr' [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_johnson_cntr.v:72]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_johnson_cntr' (6#1) [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_johnson_cntr.v:72]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_clk_gen' (7#1) [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_clk_gen.v:83]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_tx_rate_adapt' [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_tx_rate_adapt.v:72]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_tx_rate_adapt' (8#1) [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_tx_rate_adapt.v:72]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_rx_rate_adapt' [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_rx_rate_adapt.v:79]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_rx_rate_adapt' (9#1) [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_rx_rate_adapt.v:79]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_sgmii_adapt' (10#1) [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_sgmii_adapt.v:124]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_lvds_transceiver_k7' [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/lvds_transceiver/gig_ethernet_pcs_pma_0_lvds_transceiver.v:61]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_gearbox_10b_6b' [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/lvds_transceiver/gig_ethernet_pcs_pma_0_gearbox_10b_6b.v:58]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_gearbox_10b_6b' (21#1) [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/lvds_transceiver/gig_ethernet_pcs_pma_0_gearbox_10b_6b.v:58]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_encode_8b10b_lut_base' [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/sgmii_lvds_transceiver/gig_ethernet_pcs_pma_0_encode_8b10b_lut_base.v:65]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_encode_8b10b_lut_base' (22#1) [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/sgmii_lvds_transceiver/gig_ethernet_pcs_pma_0_encode_8b10b_lut_base.v:65]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_gearbox_6b_10b' [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/lvds_transceiver/gig_ethernet_pcs_pma_0_gearbox_6b_10b.v:57]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_gearbox_6b_10b' (23#1) [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/lvds_transceiver/gig_ethernet_pcs_pma_0_gearbox_6b_10b.v:57]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_sgmii_comma_alignment' [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/lvds_transceiver/gig_ethernet_pcs_pma_0_sgmii_comma_alignment.v:71]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_sgmii_comma_alignment' (24#1) [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/lvds_transceiver/gig_ethernet_pcs_pma_0_sgmii_comma_alignment.v:71]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_decode_8b10b_lut_base' [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/sgmii_lvds_transceiver/gig_ethernet_pcs_pma_0_decode_8b10b_lut_base.v:65]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_decode_8b10b_lut_base' (25#1) [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/sgmii_lvds_transceiver/gig_ethernet_pcs_pma_0_decode_8b10b_lut_base.v:65]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_gpio_sgmii_top' [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/lvds_transceiver/gig_ethernet_pcs_pma_0_gpio_sgmii_top.v:61]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_sgmii_phy_iob' [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/lvds_transceiver/gig_ethernet_pcs_pma_0_sgmii_phy_iob.v:60]
INFO: [Synth 8-638] synthesizing module 'IBUFDS_DIFF_OUT' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14214]
INFO: [Synth 8-256] done synthesizing module 'IBUFDS_DIFF_OUT' (26#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14214]
INFO: [Synth 8-638] synthesizing module 'IDELAYE2' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:16195]
INFO: [Synth 8-256] done synthesizing module 'IDELAYE2' (27#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:16195]
INFO: [Synth 8-638] synthesizing module 'ISERDESE2' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:19685]
INFO: [Synth 8-256] done synthesizing module 'ISERDESE2' (28#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:19685]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (29#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2' (30#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_sgmii_phy_iob' (31#1) [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/lvds_transceiver/gig_ethernet_pcs_pma_0_sgmii_phy_iob.v:60]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_sgmii_eye_monitor' [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/lvds_transceiver/gig_ethernet_pcs_pma_0_sgmii_eye_monitor.v:57]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_sgmii_eye_monitor' (32#1) [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/lvds_transceiver/gig_ethernet_pcs_pma_0_sgmii_eye_monitor.v:57]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_sgmii_phy_calibration' [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/lvds_transceiver/gig_ethernet_pcs_pma_0_sgmii_phy_calibration.v:61]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_sgmii_phy_calibration' (33#1) [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/lvds_transceiver/gig_ethernet_pcs_pma_0_sgmii_phy_calibration.v:61]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_gpio_sgmii_top' (34#1) [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/lvds_transceiver/gig_ethernet_pcs_pma_0_gpio_sgmii_top.v:61]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_lvds_transceiver_k7' (35#1) [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/lvds_transceiver/gig_ethernet_pcs_pma_0_lvds_transceiver.v:61]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_block' (36#1) [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:95]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_sgmii_phy_clk_gen' [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sgmii_phy_clk_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'IBUFGDS' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14584]
INFO: [Synth 8-256] done synthesizing module 'IBUFGDS' (37#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14584]
INFO: [Synth 8-638] synthesizing module 'MMCME2_BASE' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20534]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_BASE' (38#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20534]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (39#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_idelayctrl' [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_idelayctrl.v:65]
INFO: [Synth 8-638] synthesizing module 'IDELAYCTRL' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:16182]
INFO: [Synth 8-256] done synthesizing module 'IDELAYCTRL' (40#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:16182]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_idelayctrl' (41#1) [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_idelayctrl.v:65]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_sgmii_phy_clk_gen' (42#1) [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sgmii_phy_clk_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_sgmii_phy_reset_gen' [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sgmii_phy_reset_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_sgmii_phy_reset_gen' (43#1) [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sgmii_phy_reset_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_support' (44#1) [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_support.v:66]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0' (45#1) [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.v:98]
Finished RTL Elaboration : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 1185.699 ; gain = 256.672 ; free physical = 83 ; free virtual = 45645
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1185.699 ; gain = 256.672 ; free physical = 84 ; free virtual = 45646
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1593.609 ; gain = 0.000 ; free physical = 131 ; free virtual = 45411
Finished Constraint Validation : Time (s): cpu = 00:01:17 ; elapsed = 00:01:40 . Memory (MB): peak = 1593.609 ; gain = 664.582 ; free physical = 153 ; free virtual = 45463
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:17 ; elapsed = 00:01:40 . Memory (MB): peak = 1593.609 ; gain = 664.582 ; free physical = 152 ; free virtual = 45464
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:17 ; elapsed = 00:01:41 . Memory (MB): peak = 1593.609 ; gain = 664.582 ; free physical = 147 ; free virtual = 45461
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:23 ; elapsed = 00:01:48 . Memory (MB): peak = 1593.609 ; gain = 664.582 ; free physical = 117 ; free virtual = 45438
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:38 ; elapsed = 00:02:03 . Memory (MB): peak = 1593.613 ; gain = 664.586 ; free physical = 72 ; free virtual = 45407
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------------------------------------+------------+---------------+----------------+
|Module Name                                  | RTL Object | Depth x Width | Implemented As | 
+---------------------------------------------+------------+---------------+----------------+
|gig_ethernet_pcs_pma_0_decode_8b10b_lut_base | b5         | 64x5          | LUT            | 
|gig_ethernet_pcs_pma_0_decode_8b10b_lut_base | b6_disp    | 64x3          | LUT            | 
|gig_ethernet_pcs_pma_0_decode_8b10b_lut_base | b5         | 64x5          | LUT            | 
|gig_ethernet_pcs_pma_0_decode_8b10b_lut_base | b6_disp    | 64x3          | LUT            | 
+---------------------------------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:59 ; elapsed = 00:02:26 . Memory (MB): peak = 1593.613 ; gain = 664.586 ; free physical = 71 ; free virtual = 45348
Finished Timing Optimization : Time (s): cpu = 00:02:00 ; elapsed = 00:02:27 . Memory (MB): peak = 1593.613 ; gain = 664.586 ; free physical = 68 ; free virtual = 45345
Finished Technology Mapping : Time (s): cpu = 00:02:03 ; elapsed = 00:02:30 . Memory (MB): peak = 1593.613 ; gain = 664.586 ; free physical = 80 ; free virtual = 45348
Finished IO Insertion : Time (s): cpu = 00:02:04 ; elapsed = 00:02:31 . Memory (MB): peak = 1593.613 ; gain = 664.586 ; free physical = 91 ; free virtual = 45351
Finished Renaming Generated Instances : Time (s): cpu = 00:02:04 ; elapsed = 00:02:31 . Memory (MB): peak = 1593.613 ; gain = 664.586 ; free physical = 91 ; free virtual = 45351
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:05 ; elapsed = 00:02:32 . Memory (MB): peak = 1593.613 ; gain = 664.586 ; free physical = 90 ; free virtual = 45351
Finished Renaming Generated Ports : Time (s): cpu = 00:02:05 ; elapsed = 00:02:32 . Memory (MB): peak = 1593.613 ; gain = 664.586 ; free physical = 90 ; free virtual = 45351
Finished Handling Custom Attributes : Time (s): cpu = 00:02:05 ; elapsed = 00:02:32 . Memory (MB): peak = 1593.613 ; gain = 664.586 ; free physical = 90 ; free virtual = 45350
Finished Renaming Generated Nets : Time (s): cpu = 00:02:05 ; elapsed = 00:02:32 . Memory (MB): peak = 1593.613 ; gain = 664.586 ; free physical = 90 ; free virtual = 45350

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG            |     5|
|2     |CARRY4          |    25|
|3     |IDELAYCTRL      |     1|
|4     |IDELAYE2        |     2|
|5     |ISERDESE2       |     2|
|6     |LUT1            |   100|
|7     |LUT2            |    81|
|8     |LUT3            |   156|
|9     |LUT4            |   153|
|10    |LUT5            |   139|
|11    |LUT6            |   324|
|12    |MMCME2_BASE     |     1|
|13    |MUXF7           |     9|
|14    |OSERDESE2       |     1|
|15    |SRL16           |     2|
|16    |SRL16E          |     8|
|17    |FD              |    54|
|18    |FDP             |    72|
|19    |FDPE            |    10|
|20    |FDRE            |   922|
|21    |FDSE            |    36|
|22    |IBUFDS_DIFF_OUT |     1|
|23    |IBUFGDS         |     1|
|24    |OBUFDS          |     1|
+------+----------------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:05 ; elapsed = 00:02:32 . Memory (MB): peak = 1593.613 ; gain = 664.586 ; free physical = 90 ; free virtual = 45350
synth_design: Time (s): cpu = 00:02:04 ; elapsed = 00:02:37 . Memory (MB): peak = 1593.613 ; gain = 592.082 ; free physical = 86 ; free virtual = 45328
