# do TB_TS4_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /home/sausy/intelFPGA_lite/18.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/sausy/Projects/lighthouse/lighthouse2tracking/testbench {/home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:57 on Mar 06,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/sausy/Projects/lighthouse/lighthouse2tracking/testbench" /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v 
# -- Compiling module TB_TS4
# -- Compiling module tb_interface
# ** Error (suppressible): /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(53): (vlog-2367) Multiple connections to the same port: cfg_done.
# End time: 17:36:57 on Mar 06,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/sausy/intelFPGA_lite/18.1/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./TB_TS4_run_msim_rtl_verilog.do line 8
# /home/sausy/intelFPGA_lite/18.1/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+/home/sausy/Projects/lighthouse/lighthouse2tracking/testbench {/home/sausy/Projects/lighthouse/lighthouse2tracki..."
# 
# stdin: <EOF>
vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:37:05 on Mar 06,2020
# vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v 
# -- Compiling module TB_TS4
# -- Compiling module tb_interface
# ** Error (suppressible): /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(53): (vlog-2367) Multiple connections to the same port: cfg_done.
# -- Compiling module TS43231_init
# -- Compiling module clock_divider
# End time: 17:37:05 on Mar 06,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:37:10 on Mar 06,2020
# vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v 
# -- Compiling module TB_TS4
# -- Compiling module tb_interface
# ** Error (suppressible): /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(53): (vlog-2367) Multiple connections to the same port: cfg_done.
# -- Compiling module TS43231_init
# -- Compiling module clock_divider
# End time: 17:37:10 on Mar 06,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:37:42 on Mar 06,2020
# vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v 
# -- Compiling module TB_TS4
# -- Compiling module tb_interface
# -- Compiling module TS43231_init
# -- Compiling module clock_divider
# 
# Top level modules:
# 	tb_interface
# End time: 17:37:42 on Mar 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.clock_divider work.tb_interface work.TB_TS4
# vsim work.clock_divider work.tb_interface work.TB_TS4 
# Start time: 17:37:51 on Mar 06,2020
# Loading work.clock_divider
# Loading work.tb_interface
# Loading work.TS43231_init
# Loading work.TB_TS4
# ** Warning: (vsim-3017) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /tb_interface/uut File: /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v
# ** Warning: (vsim-3722) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Missing connection for port 'debug_flag_write_done'.
add wave -position insertpoint  \
sim:/tb_interface/uut/clock \
sim:/tb_interface/uut/reset \
sim:/tb_interface/uut/d_io \
sim:/tb_interface/uut/e_io \
sim:/tb_interface/uut/start_cfg \
sim:/tb_interface/uut/lighthouse_detected \
sim:/tb_interface/uut/cfg_done \
sim:/tb_interface/uut/cfg_data_reply \
sim:/tb_interface/uut/debug_LUT_cnt \
sim:/tb_interface/uut/debug_cstatus \
sim:/tb_interface/uut/debug_nstatus \
sim:/tb_interface/uut/debug_difclk \
sim:/tb_interface/uut/debug_flag_read_done \
sim:/tb_interface/uut/debug_flag_write_done
restart
# ** Warning: (vsim-3017) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /tb_interface/uut File: /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v
# ** Warning: (vsim-3722) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Missing connection for port 'debug_flag_write_done'.
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:40:57 on Mar 06,2020
# vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v 
# -- Compiling module TB_TS4
# -- Compiling module tb_interface
# -- Compiling module TS43231_init
# -- Compiling module clock_divider
# 
# Top level modules:
# 	tb_interface
# End time: 17:40:57 on Mar 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.clock_divider
# Loading work.tb_interface
# Loading work.TS43231_init
# Loading work.TB_TS4
# ** Warning: (vsim-3017) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /tb_interface/uut File: /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v
# ** Warning: (vsim-3722) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Missing connection for port 'debug_flag_write_done'.
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:42 on Mar 06,2020
# vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v 
# -- Compiling module TB_TS4
# -- Compiling module tb_interface
# -- Compiling module TS43231_init
# -- Compiling module clock_divider
# 
# Top level modules:
# 	tb_interface
# End time: 17:41:42 on Mar 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.clock_divider
# Loading work.tb_interface
# Loading work.TS43231_init
# Loading work.TB_TS4
# ** Warning: (vsim-3017) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /tb_interface/uut File: /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v
# ** Warning: (vsim-3722) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Missing connection for port 'debug_flag_write_done'.
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:49:38 on Mar 06,2020
# vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v 
# -- Compiling module TB_TS4
# -- Compiling module tb_interface
# -- Compiling module TS43231_init
# -- Compiling module clock_divider
# 
# Top level modules:
# 	tb_interface
# End time: 17:49:38 on Mar 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.clock_divider
# Loading work.tb_interface
# Loading work.TS43231_init
# Loading work.TB_TS4
# ** Warning: (vsim-3017) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /tb_interface/uut File: /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v
# ** Warning: (vsim-3722) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Missing connection for port 'debug_flag_write_done'.
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:51:50 on Mar 06,2020
# vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v 
# -- Compiling module TB_TS4
# -- Compiling module tb_interface
# -- Compiling module TS43231_init
# -- Compiling module clock_divider
# 
# Top level modules:
# 	tb_interface
# End time: 17:51:50 on Mar 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.clock_divider
# Loading work.tb_interface
# Loading work.TS43231_init
# Loading work.TB_TS4
# ** Warning: (vsim-3017) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /tb_interface/uut File: /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v
# ** Warning: (vsim-3722) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Missing connection for port 'debug_flag_write_done'.
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:13 on Mar 06,2020
# vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v 
# -- Compiling module TB_TS4
# -- Compiling module tb_interface
# -- Compiling module TS43231_init
# -- Compiling module clock_divider
# 
# Top level modules:
# 	tb_interface
# End time: 17:54:13 on Mar 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.clock_divider
# Loading work.tb_interface
# Loading work.TS43231_init
# Loading work.TB_TS4
# ** Warning: (vsim-3017) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /tb_interface/uut File: /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v
# ** Warning: (vsim-3722) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Missing connection for port 'debug_flag_write_done'.
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
restart
# ** Warning: (vsim-3017) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /tb_interface/uut File: /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v
# ** Warning: (vsim-3722) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Missing connection for port 'debug_flag_write_done'.
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:00:52 on Mar 06,2020
# vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v 
# -- Compiling module TB_TS4
# -- Compiling module tb_interface
# -- Compiling module TS43231_init
# -- Compiling module clock_divider
# 
# Top level modules:
# 	tb_interface
# End time: 18:00:52 on Mar 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.clock_divider
# Loading work.tb_interface
# Loading work.TS43231_init
# Loading work.TB_TS4
# ** Warning: (vsim-3017) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /tb_interface/uut File: /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v
# ** Warning: (vsim-3722) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Missing connection for port 'debug_flag_write_done'.
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:01:45 on Mar 06,2020
# vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v 
# -- Compiling module TB_TS4
# -- Compiling module tb_interface
# -- Compiling module TS43231_init
# -- Compiling module clock_divider
# 
# Top level modules:
# 	tb_interface
# End time: 18:01:45 on Mar 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.clock_divider
# Loading work.tb_interface
# Loading work.TS43231_init
# Loading work.TB_TS4
# ** Warning: (vsim-3017) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /tb_interface/uut File: /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v
# ** Warning: (vsim-3722) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Missing connection for port 'debug_flag_write_done'.
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:05:31 on Mar 06,2020
# vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v 
# -- Compiling module TB_TS4
# -- Compiling module tb_interface
# -- Compiling module TS43231_init
# -- Compiling module clock_divider
# 
# Top level modules:
# 	tb_interface
# End time: 18:05:31 on Mar 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.clock_divider
# Loading work.tb_interface
# Loading work.TS43231_init
# Loading work.TB_TS4
# ** Warning: (vsim-3017) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /tb_interface/uut File: /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v
# ** Warning: (vsim-3722) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Missing connection for port 'debug_flag_write_done'.
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:35:58 on Mar 09,2020
# vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v 
# -- Compiling module TB_TS4
# -- Compiling module tb_interface
# -- Compiling module TS43231_init
# -- Compiling module clock_divider
# 
# Top level modules:
# 	tb_interface
# End time: 09:35:58 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.clock_divider
# Loading work.tb_interface
# Loading work.TS43231_init
# Loading work.TB_TS4
# ** Warning: (vsim-3017) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /tb_interface/uut File: /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v
# ** Warning: (vsim-3722) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Missing connection for port 'debug_flag_write_done'.
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:02 on Mar 09,2020
# vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v 
# -- Compiling module TB_TS4
# -- Compiling module tb_interface
# -- Compiling module TS43231_init
# -- Compiling module clock_divider
# 
# Top level modules:
# 	tb_interface
# End time: 09:38:02 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.clock_divider
# Loading work.tb_interface
# Loading work.TS43231_init
# Loading work.TB_TS4
# ** Warning: (vsim-3017) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /tb_interface/uut File: /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v
# ** Warning: (vsim-3722) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Missing connection for port 'debug_flag_write_done'.
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:32 on Mar 09,2020
# vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v 
# -- Compiling module TB_TS4
# -- Compiling module tb_interface
# -- Compiling module TS43231_init
# -- Compiling module clock_divider
# 
# Top level modules:
# 	tb_interface
# End time: 09:38:33 on Mar 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart
# Loading work.clock_divider
# Loading work.tb_interface
# Loading work.TS43231_init
# Loading work.TB_TS4
# ** Warning: (vsim-3017) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /tb_interface/uut File: /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v
# ** Warning: (vsim-3722) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Missing connection for port 'debug_flag_write_done'.
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:41:59 on Mar 09,2020
# vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v 
# -- Compiling module TB_TS4
# -- Compiling module tb_interface
# -- Compiling module TS43231_init
# -- Compiling module clock_divider
# 
# Top level modules:
# 	tb_interface
# End time: 09:41:59 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.clock_divider
# Loading work.tb_interface
# Loading work.TS43231_init
# Loading work.TB_TS4
# ** Warning: (vsim-3017) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /tb_interface/uut File: /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v
# ** Warning: (vsim-3722) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Missing connection for port 'debug_flag_write_done'.
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:42:42 on Mar 09,2020
# vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v 
# -- Compiling module TB_TS4
# -- Compiling module tb_interface
# -- Compiling module TS43231_init
# -- Compiling module clock_divider
# 
# Top level modules:
# 	tb_interface
# End time: 09:42:42 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.clock_divider
# Loading work.tb_interface
# Loading work.TS43231_init
# Loading work.TB_TS4
# ** Warning: (vsim-3017) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /tb_interface/uut File: /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v
# ** Warning: (vsim-3722) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Missing connection for port 'debug_flag_write_done'.
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:43:28 on Mar 09,2020
# vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v 
# -- Compiling module TB_TS4
# -- Compiling module tb_interface
# -- Compiling module TS43231_init
# -- Compiling module clock_divider
# 
# Top level modules:
# 	tb_interface
# End time: 09:43:28 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.clock_divider
# Loading work.tb_interface
# Loading work.TS43231_init
# Loading work.TB_TS4
# ** Warning: (vsim-3017) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /tb_interface/uut File: /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v
# ** Warning: (vsim-3722) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Missing connection for port 'debug_flag_write_done'.
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:44:06 on Mar 09,2020
# vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v 
# -- Compiling module TB_TS4
# -- Compiling module tb_interface
# -- Compiling module TS43231_init
# -- Compiling module clock_divider
# 
# Top level modules:
# 	tb_interface
# End time: 09:44:06 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.clock_divider
# Loading work.tb_interface
# Loading work.TS43231_init
# Loading work.TB_TS4
# ** Warning: (vsim-3017) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /tb_interface/uut File: /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v
# ** Warning: (vsim-3722) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Missing connection for port 'debug_flag_write_done'.
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
restart
# ** Warning: (vsim-3017) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /tb_interface/uut File: /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v
# ** Warning: (vsim-3722) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Missing connection for port 'debug_flag_write_done'.
vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:45:28 on Mar 09,2020
# vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v 
# -- Compiling module TB_TS4
# -- Compiling module tb_interface
# -- Compiling module TS43231_init
# -- Compiling module clock_divider
# 
# Top level modules:
# 	tb_interface
# End time: 09:45:28 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:45:45 on Mar 09,2020
# vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v 
# -- Compiling module TB_TS4
# -- Compiling module tb_interface
# -- Compiling module TS43231_init
# -- Compiling module clock_divider
# 
# Top level modules:
# 	tb_interface
# End time: 09:45:45 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.clock_divider
# Loading work.tb_interface
# Loading work.TS43231_init
# Loading work.TB_TS4
# ** Warning: (vsim-3017) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /tb_interface/uut File: /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v
# ** Warning: (vsim-3722) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Missing connection for port 'debug_flag_write_done'.
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:48:54 on Mar 09,2020
# vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v 
# -- Compiling module TB_TS4
# -- Compiling module tb_interface
# -- Compiling module TS43231_init
# -- Compiling module clock_divider
# 
# Top level modules:
# 	tb_interface
# End time: 09:48:54 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.clock_divider
# Loading work.tb_interface
# Loading work.TS43231_init
# Loading work.TB_TS4
# ** Warning: (vsim-3017) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /tb_interface/uut File: /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v
# ** Warning: (vsim-3722) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Missing connection for port 'debug_flag_write_done'.
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:49:35 on Mar 09,2020
# vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v 
# -- Compiling module TB_TS4
# -- Compiling module tb_interface
# -- Compiling module TS43231_init
# -- Compiling module clock_divider
# 
# Top level modules:
# 	tb_interface
# End time: 09:49:35 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.clock_divider
# Loading work.tb_interface
# Loading work.TS43231_init
# Loading work.TB_TS4
# ** Warning: (vsim-3017) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /tb_interface/uut File: /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v
# ** Warning: (vsim-3722) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Missing connection for port 'debug_flag_write_done'.
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:01 on Mar 09,2020
# vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v 
# -- Compiling module TB_TS4
# -- Compiling module tb_interface
# -- Compiling module TS43231_init
# -- Compiling module clock_divider
# 
# Top level modules:
# 	tb_interface
# End time: 09:50:01 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.clock_divider
# Loading work.tb_interface
# Loading work.TS43231_init
# Loading work.TB_TS4
# ** Warning: (vsim-3017) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /tb_interface/uut File: /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v
# ** Warning: (vsim-3722) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Missing connection for port 'debug_flag_write_done'.
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:47 on Mar 09,2020
# vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v 
# -- Compiling module TB_TS4
# -- Compiling module tb_interface
# -- Compiling module TS43231_init
# -- Compiling module clock_divider
# 
# Top level modules:
# 	tb_interface
# End time: 09:50:48 on Mar 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart
# Loading work.clock_divider
# Loading work.tb_interface
# Loading work.TS43231_init
# Loading work.TB_TS4
# ** Warning: (vsim-3017) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /tb_interface/uut File: /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v
# ** Warning: (vsim-3722) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Missing connection for port 'debug_flag_write_done'.
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
restart
# ** Warning: (vsim-3017) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /tb_interface/uut File: /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v
# ** Warning: (vsim-3722) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Missing connection for port 'debug_flag_write_done'.
vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:52:10 on Mar 09,2020
# vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v 
# -- Compiling module TB_TS4
# -- Compiling module tb_interface
# -- Compiling module TS43231_init
# -- Compiling module clock_divider
# 
# Top level modules:
# 	tb_interface
# End time: 09:52:11 on Mar 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:52:59 on Mar 09,2020
# vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v 
# -- Compiling module TB_TS4
# -- Compiling module tb_interface
# -- Compiling module TS43231_init
# -- Compiling module clock_divider
# 
# Top level modules:
# 	tb_interface
# End time: 09:52:59 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.clock_divider
# Loading work.tb_interface
# Loading work.TS43231_init
# Loading work.TB_TS4
# ** Warning: (vsim-3017) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /tb_interface/uut File: /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v
# ** Warning: (vsim-3722) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Missing connection for port 'debug_flag_write_done'.
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:59:30 on Mar 09,2020
# vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v 
# -- Compiling module TB_TS4
# -- Compiling module tb_interface
# -- Compiling module TS43231_init
# -- Compiling module clock_divider
# 
# Top level modules:
# 	tb_interface
# End time: 09:59:30 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.clock_divider
# Loading work.tb_interface
# Loading work.TS43231_init
# Loading work.TB_TS4
# ** Warning: (vsim-3017) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /tb_interface/uut File: /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v
# ** Warning: (vsim-3722) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Missing connection for port 'debug_flag_write_done'.
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:04:47 on Mar 09,2020
# vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v 
# -- Compiling module TB_TS4
# -- Compiling module tb_interface
# -- Compiling module TS43231_init
# -- Compiling module clock_divider
# 
# Top level modules:
# 	tb_interface
# End time: 10:04:47 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.clock_divider
# Loading work.tb_interface
# Loading work.TS43231_init
# Loading work.TB_TS4
# ** Warning: (vsim-3017) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /tb_interface/uut File: /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v
# ** Warning: (vsim-3722) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Missing connection for port 'debug_flag_write_done'.
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:05:13 on Mar 09,2020
# vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v 
# -- Compiling module TB_TS4
# -- Compiling module tb_interface
# -- Compiling module TS43231_init
# -- Compiling module clock_divider
# 
# Top level modules:
# 	tb_interface
# End time: 10:05:13 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.clock_divider
# Loading work.tb_interface
# Loading work.TS43231_init
# Loading work.TB_TS4
# ** Warning: (vsim-3017) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /tb_interface/uut File: /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v
# ** Warning: (vsim-3722) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Missing connection for port 'debug_flag_write_done'.
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:05:57 on Mar 09,2020
# vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v 
# -- Compiling module TB_TS4
# -- Compiling module tb_interface
# -- Compiling module TS43231_init
# -- Compiling module clock_divider
# 
# Top level modules:
# 	tb_interface
# End time: 10:05:57 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.clock_divider
# Loading work.tb_interface
# Loading work.TS43231_init
# Loading work.TB_TS4
# ** Warning: (vsim-3017) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /tb_interface/uut File: /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v
# ** Warning: (vsim-3722) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Missing connection for port 'debug_flag_write_done'.
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:07:51 on Mar 09,2020
# vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v 
# -- Compiling module TB_TS4
# -- Compiling module tb_interface
# -- Compiling module TS43231_init
# -- Compiling module clock_divider
# 
# Top level modules:
# 	tb_interface
# End time: 10:07:51 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.clock_divider
# Loading work.tb_interface
# Loading work.TS43231_init
# Loading work.TB_TS4
# ** Warning: (vsim-3017) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /tb_interface/uut File: /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v
# ** Warning: (vsim-3722) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Missing connection for port 'debug_flag_write_done'.
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:11:20 on Mar 09,2020
# vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v 
# -- Compiling module TB_TS4
# -- Compiling module tb_interface
# -- Compiling module TS43231_init
# -- Compiling module clock_divider
# 
# Top level modules:
# 	tb_interface
# End time: 10:11:20 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.clock_divider
# Loading work.tb_interface
# Loading work.TS43231_init
# Loading work.TB_TS4
# ** Warning: (vsim-3017) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /tb_interface/uut File: /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v
# ** Warning: (vsim-3722) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Missing connection for port 'debug_flag_write_done'.
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:13:40 on Mar 09,2020
# vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v 
# -- Compiling module TB_TS4
# -- Compiling module tb_interface
# -- Compiling module TS43231_init
# -- Compiling module clock_divider
# 
# Top level modules:
# 	tb_interface
# End time: 10:13:40 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.clock_divider
# Loading work.tb_interface
# Loading work.TS43231_init
# Loading work.TB_TS4
# ** Warning: (vsim-3017) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /tb_interface/uut File: /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v
# ** Warning: (vsim-3722) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Missing connection for port 'debug_flag_write_done'.
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:16:10 on Mar 09,2020
# vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v 
# -- Compiling module TB_TS4
# -- Compiling module tb_interface
# -- Compiling module TS43231_init
# -- Compiling module clock_divider
# 
# Top level modules:
# 	tb_interface
# End time: 10:16:10 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.clock_divider
# Loading work.tb_interface
# Loading work.TS43231_init
# Loading work.TB_TS4
# ** Warning: (vsim-3017) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /tb_interface/uut File: /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v
# ** Warning: (vsim-3722) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Missing connection for port 'debug_flag_write_done'.
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:17:31 on Mar 09,2020
# vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v 
# -- Compiling module TB_TS4
# -- Compiling module tb_interface
# -- Compiling module TS43231_init
# -- Compiling module clock_divider
# 
# Top level modules:
# 	tb_interface
# End time: 10:17:31 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.clock_divider
# Loading work.tb_interface
# Loading work.TS43231_init
# Loading work.TB_TS4
# ** Warning: (vsim-3017) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /tb_interface/uut File: /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v
# ** Warning: (vsim-3722) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Missing connection for port 'debug_flag_write_done'.
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:20 on Mar 09,2020
# vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v 
# -- Compiling module TB_TS4
# -- Compiling module tb_interface
# -- Compiling module TS43231_init
# -- Compiling module clock_divider
# 
# Top level modules:
# 	tb_interface
# End time: 10:20:20 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.clock_divider
# Loading work.tb_interface
# Loading work.TS43231_init
# Loading work.TB_TS4
# ** Warning: (vsim-3017) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /tb_interface/uut File: /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v
# ** Warning: (vsim-3722) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Missing connection for port 'debug_flag_write_done'.
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:23:58 on Mar 09,2020
# vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v 
# -- Compiling module TB_TS4
# -- Compiling module tb_interface
# -- Compiling module TS43231_init
# -- Compiling module clock_divider
# 
# Top level modules:
# 	tb_interface
# End time: 10:23:58 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.clock_divider
# Loading work.tb_interface
# Loading work.TS43231_init
# Loading work.TB_TS4
# ** Warning: (vsim-3017) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /tb_interface/uut File: /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v
# ** Warning: (vsim-3722) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Missing connection for port 'debug_flag_write_done'.
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
restart
# ** Warning: (vsim-3017) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /tb_interface/uut File: /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v
# ** Warning: (vsim-3722) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Missing connection for port 'debug_flag_write_done'.
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:31:08 on Mar 09,2020
# vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v 
# -- Compiling module TB_TS4
# -- Compiling module tb_interface
# -- Compiling module TS43231_init
# ** Error: (vlog-13069) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v(232): near ";": syntax error, unexpected ';'.
# -- Compiling module clock_divider
# End time: 10:31:08 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:32:03 on Mar 09,2020
# vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v 
# -- Compiling module TB_TS4
# -- Compiling module tb_interface
# -- Compiling module TS43231_init
# -- Compiling module clock_divider
# 
# Top level modules:
# 	tb_interface
# End time: 10:32:03 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.clock_divider
# Loading work.tb_interface
# Loading work.TS43231_init
# Loading work.TB_TS4
# ** Warning: (vsim-3017) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /tb_interface/uut File: /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v
# ** Warning: (vsim-3722) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Missing connection for port 'debug_flag_write_done'.
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:33:45 on Mar 09,2020
# vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v 
# -- Compiling module TB_TS4
# -- Compiling module tb_interface
# -- Compiling module TS43231_init
# -- Compiling module clock_divider
# 
# Top level modules:
# 	tb_interface
# End time: 10:33:45 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.clock_divider
# Loading work.tb_interface
# Loading work.TS43231_init
# Loading work.TB_TS4
# ** Warning: (vsim-3017) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /tb_interface/uut File: /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v
# ** Warning: (vsim-3722) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Missing connection for port 'debug_flag_write_done'.
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:59 on Mar 09,2020
# vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v 
# -- Compiling module TB_TS4
# -- Compiling module tb_interface
# -- Compiling module TS43231_init
# -- Compiling module clock_divider
# 
# Top level modules:
# 	tb_interface
# End time: 10:35:59 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.clock_divider
# Loading work.tb_interface
# Loading work.TS43231_init
# Loading work.TB_TS4
# ** Warning: (vsim-3017) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /tb_interface/uut File: /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v
# ** Warning: (vsim-3722) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Missing connection for port 'debug_flag_write_done'.
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:49 on Mar 09,2020
# vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v 
# -- Compiling module TB_TS4
# -- Compiling module tb_interface
# -- Compiling module TS43231_init
# -- Compiling module clock_divider
# 
# Top level modules:
# 	tb_interface
# End time: 10:37:49 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.clock_divider
# Loading work.tb_interface
# Loading work.TS43231_init
# Loading work.TB_TS4
# ** Warning: (vsim-3017) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /tb_interface/uut File: /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v
# ** Warning: (vsim-3722) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Missing connection for port 'debug_flag_write_done'.
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:03 on Mar 09,2020
# vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v 
# -- Compiling module TB_TS4
# -- Compiling module tb_interface
# -- Compiling module TS43231_init
# -- Compiling module clock_divider
# 
# Top level modules:
# 	tb_interface
# End time: 10:42:03 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.clock_divider
# Loading work.tb_interface
# Loading work.TS43231_init
# Loading work.TB_TS4
# ** Warning: (vsim-3017) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /tb_interface/uut File: /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v
# ** Warning: (vsim-3722) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Missing connection for port 'debug_flag_write_done'.
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
restart
# ** Warning: (vsim-3017) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /tb_interface/uut File: /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v
# ** Warning: (vsim-3722) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Missing connection for port 'debug_flag_write_done'.
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:19 on Mar 09,2020
# vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v 
# -- Compiling module TB_TS4
# -- Compiling module tb_interface
# -- Compiling module TS43231_init
# -- Compiling module clock_divider
# 
# Top level modules:
# 	tb_interface
# End time: 10:44:19 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.clock_divider
# Loading work.tb_interface
# Loading work.TS43231_init
# Loading work.TB_TS4
# ** Warning: (vsim-3017) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /tb_interface/uut File: /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v
# ** Warning: (vsim-3722) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Missing connection for port 'debug_flag_write_done'.
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:06:09 on Mar 09,2020
# vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v 
# -- Compiling module TB_TS4
# -- Compiling module tb_interface
# -- Compiling module TS43231_init
# -- Compiling module clock_divider
# 
# Top level modules:
# 	tb_interface
# End time: 11:06:09 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.clock_divider
# Loading work.tb_interface
# Loading work.TS43231_init
# Loading work.TB_TS4
# ** Warning: (vsim-3017) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /tb_interface/uut File: /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v
# ** Warning: (vsim-3722) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Missing connection for port 'debug_flag_write_done'.
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:36 on Mar 09,2020
# vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v 
# -- Compiling module TB_TS4
# -- Compiling module tb_interface
# -- Compiling module TS43231_init
# -- Compiling module clock_divider
# 
# Top level modules:
# 	tb_interface
# End time: 11:08:36 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.clock_divider
# Loading work.tb_interface
# Loading work.TS43231_init
# Loading work.TB_TS4
# ** Warning: (vsim-3017) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /tb_interface/uut File: /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v
# ** Warning: (vsim-3722) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Missing connection for port 'debug_flag_write_done'.
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:04 on Mar 09,2020
# vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v 
# -- Compiling module TB_TS4
# -- Compiling module tb_interface
# -- Compiling module TS43231_init
# -- Compiling module clock_divider
# 
# Top level modules:
# 	tb_interface
# End time: 11:10:04 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.clock_divider
# Loading work.tb_interface
# Loading work.TS43231_init
# Loading work.TB_TS4
# ** Warning: (vsim-3017) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /tb_interface/uut File: /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v
# ** Warning: (vsim-3722) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Missing connection for port 'debug_flag_write_done'.
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:47 on Mar 09,2020
# vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v 
# -- Compiling module TB_TS4
# -- Compiling module tb_interface
# -- Compiling module TS43231_init
# -- Compiling module clock_divider
# 
# Top level modules:
# 	tb_interface
# End time: 11:12:47 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.clock_divider
# Loading work.tb_interface
# Loading work.TS43231_init
# Loading work.TB_TS4
# ** Warning: (vsim-3017) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /tb_interface/uut File: /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v
# ** Warning: (vsim-3722) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Missing connection for port 'debug_flag_write_done'.
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:13 on Mar 09,2020
# vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v 
# -- Compiling module TB_TS4
# -- Compiling module tb_interface
# -- Compiling module TS43231_init
# -- Compiling module clock_divider
# 
# Top level modules:
# 	tb_interface
# End time: 11:14:13 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.clock_divider
# Loading work.tb_interface
# Loading work.TS43231_init
# Loading work.TB_TS4
# ** Warning: (vsim-3017) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /tb_interface/uut File: /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v
# ** Warning: (vsim-3722) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Missing connection for port 'debug_flag_write_done'.
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:23 on Mar 09,2020
# vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v 
# -- Compiling module TB_TS4
# -- Compiling module tb_interface
# -- Compiling module TS43231_init
# -- Compiling module clock_divider
# 
# Top level modules:
# 	tb_interface
# End time: 11:16:23 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.clock_divider
# Loading work.tb_interface
# Loading work.TS43231_init
# Loading work.TB_TS4
# ** Warning: (vsim-3017) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /tb_interface/uut File: /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v
# ** Warning: (vsim-3722) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Missing connection for port 'debug_flag_write_done'.
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:18:11 on Mar 09,2020
# vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v 
# -- Compiling module TB_TS4
# -- Compiling module tb_interface
# -- Compiling module TS43231_init
# -- Compiling module clock_divider
# 
# Top level modules:
# 	tb_interface
# End time: 11:18:11 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:35 on Mar 09,2020
# vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v 
# -- Compiling module TB_TS4
# -- Compiling module tb_interface
# -- Compiling module TS43231_init
# -- Compiling module clock_divider
# 
# Top level modules:
# 	tb_interface
# End time: 11:22:35 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.clock_divider
# Loading work.tb_interface
# Loading work.TS43231_init
# Loading work.TB_TS4
# ** Warning: (vsim-3017) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /tb_interface/uut File: /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v
# ** Warning: (vsim-3722) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Missing connection for port 'debug_flag_write_done'.
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:30 on Mar 09,2020
# vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v 
# -- Compiling module TB_TS4
# -- Compiling module tb_interface
# -- Compiling module TS43231_init
# -- Compiling module clock_divider
# 
# Top level modules:
# 	tb_interface
# End time: 11:23:30 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.clock_divider
# Loading work.tb_interface
# Loading work.TS43231_init
# Loading work.TB_TS4
# ** Warning: (vsim-3017) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /tb_interface/uut File: /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v
# ** Warning: (vsim-3722) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Missing connection for port 'debug_flag_write_done'.
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:43 on Mar 09,2020
# vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v 
# -- Compiling module TB_TS4
# -- Compiling module tb_interface
# -- Compiling module TS43231_init
# -- Compiling module clock_divider
# 
# Top level modules:
# 	tb_interface
# End time: 11:25:43 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.clock_divider
# Loading work.tb_interface
# Loading work.TS43231_init
# Loading work.TB_TS4
# ** Warning: (vsim-3017) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /tb_interface/uut File: /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v
# ** Warning: (vsim-3722) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Missing connection for port 'debug_flag_write_done'.
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:27:09 on Mar 09,2020
# vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v 
# -- Compiling module TB_TS4
# -- Compiling module tb_interface
# -- Compiling module TS43231_init
# -- Compiling module clock_divider
# 
# Top level modules:
# 	tb_interface
# End time: 11:27:09 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.clock_divider
# Loading work.tb_interface
# Loading work.TS43231_init
# Loading work.TB_TS4
# ** Warning: (vsim-3017) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /tb_interface/uut File: /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v
# ** Warning: (vsim-3722) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Missing connection for port 'debug_flag_write_done'.
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:28:32 on Mar 09,2020
# vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v 
# -- Compiling module TB_TS4
# -- Compiling module tb_interface
# -- Compiling module TS43231_init
# -- Compiling module clock_divider
# 
# Top level modules:
# 	tb_interface
# End time: 11:28:32 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.clock_divider
# Loading work.tb_interface
# Loading work.TS43231_init
# Loading work.TB_TS4
# ** Warning: (vsim-3017) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /tb_interface/uut File: /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v
# ** Warning: (vsim-3722) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Missing connection for port 'debug_flag_write_done'.
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:30:14 on Mar 09,2020
# vlog -reportprogress 300 -work work /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v 
# -- Compiling module TB_TS4
# -- Compiling module tb_interface
# -- Compiling module TS43231_init
# -- Compiling module clock_divider
# 
# Top level modules:
# 	tb_interface
# End time: 11:30:14 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.clock_divider
# Loading work.tb_interface
# Loading work.TS43231_init
# Loading work.TB_TS4
# ** Warning: (vsim-3017) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /tb_interface/uut File: /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v
# ** Warning: (vsim-3722) /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v(38): [TFMPC] - Missing connection for port 'debug_flag_write_done'.
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/simulation/modelsim/wave.do
# End time: 19:50:08 on Mar 11,2020, Elapsed time: 122:12:17
# Errors: 1, Warnings: 170
