--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 4 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf top.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% 
INPUT_JITTER 0.08 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4698 paths analyzed, 622 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.222ns.
--------------------------------------------------------------------------------

Paths for end point SCCB/busy_sr_18 (SLICE_X20Y84.CE), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.778ns (requirement - (data path - clock path skew + uncertainty))
  Source:               send_BRB2 (FF)
  Destination:          SCCB/busy_sr_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.182ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: send_BRB2 to SCCB/busy_sr_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y91.YQ      Tcko                  0.652   state_FSM_FFd9
                                                       send_BRB2
    SLICE_X27Y90.F4      net (fanout=1)        0.641   send_BRB2
    SLICE_X27Y90.X       Tilo                  0.704   send_BRB0
                                                       send_mux000021
    SLICE_X21Y97.G4      net (fanout=2)        0.916   send
    SLICE_X21Y97.Y       Tilo                  0.704   SCCB/taken
                                                       SCCB/busy_sr_not0003138
    SLICE_X21Y97.F4      net (fanout=1)        0.023   SCCB/taken_mux0003
    SLICE_X21Y97.X       Tilo                  0.704   SCCB/taken
                                                       SCCB/busy_sr_not00032
    SLICE_X20Y84.CE      net (fanout=47)       2.283   SCCB/busy_sr_not0003
    SLICE_X20Y84.CLK     Tceck                 0.555   SCCB/busy_sr<18>
                                                       SCCB/busy_sr_18
    -------------------------------------------------  ---------------------------
    Total                                      7.182ns (3.319ns logic, 3.863ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.958ns (requirement - (data path - clock path skew + uncertainty))
  Source:               send_BRB1 (FF)
  Destination:          SCCB/busy_sr_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.002ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: send_BRB1 to SCCB/busy_sr_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y91.YQ      Tcko                  0.652   send_BRB1
                                                       send_BRB1
    SLICE_X27Y90.F2      net (fanout=1)        0.461   send_BRB1
    SLICE_X27Y90.X       Tilo                  0.704   send_BRB0
                                                       send_mux000021
    SLICE_X21Y97.G4      net (fanout=2)        0.916   send
    SLICE_X21Y97.Y       Tilo                  0.704   SCCB/taken
                                                       SCCB/busy_sr_not0003138
    SLICE_X21Y97.F4      net (fanout=1)        0.023   SCCB/taken_mux0003
    SLICE_X21Y97.X       Tilo                  0.704   SCCB/taken
                                                       SCCB/busy_sr_not00032
    SLICE_X20Y84.CE      net (fanout=47)       2.283   SCCB/busy_sr_not0003
    SLICE_X20Y84.CLK     Tceck                 0.555   SCCB/busy_sr<18>
                                                       SCCB/busy_sr_18
    -------------------------------------------------  ---------------------------
    Total                                      7.002ns (3.319ns logic, 3.683ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               send_BRB0 (FF)
  Destination:          SCCB/busy_sr_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.977ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: send_BRB0 to SCCB/busy_sr_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y90.XQ      Tcko                  0.591   send_BRB0
                                                       send_BRB0
    SLICE_X27Y90.F1      net (fanout=1)        0.497   send_BRB0
    SLICE_X27Y90.X       Tilo                  0.704   send_BRB0
                                                       send_mux000021
    SLICE_X21Y97.G4      net (fanout=2)        0.916   send
    SLICE_X21Y97.Y       Tilo                  0.704   SCCB/taken
                                                       SCCB/busy_sr_not0003138
    SLICE_X21Y97.F4      net (fanout=1)        0.023   SCCB/taken_mux0003
    SLICE_X21Y97.X       Tilo                  0.704   SCCB/taken
                                                       SCCB/busy_sr_not00032
    SLICE_X20Y84.CE      net (fanout=47)       2.283   SCCB/busy_sr_not0003
    SLICE_X20Y84.CLK     Tceck                 0.555   SCCB/busy_sr<18>
                                                       SCCB/busy_sr_18
    -------------------------------------------------  ---------------------------
    Total                                      6.977ns (3.258ns logic, 3.719ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------

Paths for end point SCCB/busy_sr_23 (SLICE_X16Y88.CE), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               send_BRB2 (FF)
  Destination:          SCCB/busy_sr_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.936ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: send_BRB2 to SCCB/busy_sr_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y91.YQ      Tcko                  0.652   state_FSM_FFd9
                                                       send_BRB2
    SLICE_X27Y90.F4      net (fanout=1)        0.641   send_BRB2
    SLICE_X27Y90.X       Tilo                  0.704   send_BRB0
                                                       send_mux000021
    SLICE_X21Y97.G4      net (fanout=2)        0.916   send
    SLICE_X21Y97.Y       Tilo                  0.704   SCCB/taken
                                                       SCCB/busy_sr_not0003138
    SLICE_X21Y97.F4      net (fanout=1)        0.023   SCCB/taken_mux0003
    SLICE_X21Y97.X       Tilo                  0.704   SCCB/taken
                                                       SCCB/busy_sr_not00032
    SLICE_X16Y88.CE      net (fanout=47)       2.037   SCCB/busy_sr_not0003
    SLICE_X16Y88.CLK     Tceck                 0.555   SCCB/busy_sr<23>
                                                       SCCB/busy_sr_23
    -------------------------------------------------  ---------------------------
    Total                                      6.936ns (3.319ns logic, 3.617ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               send_BRB1 (FF)
  Destination:          SCCB/busy_sr_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.756ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: send_BRB1 to SCCB/busy_sr_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y91.YQ      Tcko                  0.652   send_BRB1
                                                       send_BRB1
    SLICE_X27Y90.F2      net (fanout=1)        0.461   send_BRB1
    SLICE_X27Y90.X       Tilo                  0.704   send_BRB0
                                                       send_mux000021
    SLICE_X21Y97.G4      net (fanout=2)        0.916   send
    SLICE_X21Y97.Y       Tilo                  0.704   SCCB/taken
                                                       SCCB/busy_sr_not0003138
    SLICE_X21Y97.F4      net (fanout=1)        0.023   SCCB/taken_mux0003
    SLICE_X21Y97.X       Tilo                  0.704   SCCB/taken
                                                       SCCB/busy_sr_not00032
    SLICE_X16Y88.CE      net (fanout=47)       2.037   SCCB/busy_sr_not0003
    SLICE_X16Y88.CLK     Tceck                 0.555   SCCB/busy_sr<23>
                                                       SCCB/busy_sr_23
    -------------------------------------------------  ---------------------------
    Total                                      6.756ns (3.319ns logic, 3.437ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               send_BRB0 (FF)
  Destination:          SCCB/busy_sr_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.731ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: send_BRB0 to SCCB/busy_sr_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y90.XQ      Tcko                  0.591   send_BRB0
                                                       send_BRB0
    SLICE_X27Y90.F1      net (fanout=1)        0.497   send_BRB0
    SLICE_X27Y90.X       Tilo                  0.704   send_BRB0
                                                       send_mux000021
    SLICE_X21Y97.G4      net (fanout=2)        0.916   send
    SLICE_X21Y97.Y       Tilo                  0.704   SCCB/taken
                                                       SCCB/busy_sr_not0003138
    SLICE_X21Y97.F4      net (fanout=1)        0.023   SCCB/taken_mux0003
    SLICE_X21Y97.X       Tilo                  0.704   SCCB/taken
                                                       SCCB/busy_sr_not00032
    SLICE_X16Y88.CE      net (fanout=47)       2.037   SCCB/busy_sr_not0003
    SLICE_X16Y88.CLK     Tceck                 0.555   SCCB/busy_sr<23>
                                                       SCCB/busy_sr_23
    -------------------------------------------------  ---------------------------
    Total                                      6.731ns (3.258ns logic, 3.473ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------

Paths for end point SCCB/data_sr_23 (SLICE_X20Y89.CE), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               send_BRB2 (FF)
  Destination:          SCCB/data_sr_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.934ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: send_BRB2 to SCCB/data_sr_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y91.YQ      Tcko                  0.652   state_FSM_FFd9
                                                       send_BRB2
    SLICE_X27Y90.F4      net (fanout=1)        0.641   send_BRB2
    SLICE_X27Y90.X       Tilo                  0.704   send_BRB0
                                                       send_mux000021
    SLICE_X21Y97.G4      net (fanout=2)        0.916   send
    SLICE_X21Y97.Y       Tilo                  0.704   SCCB/taken
                                                       SCCB/busy_sr_not0003138
    SLICE_X21Y97.F4      net (fanout=1)        0.023   SCCB/taken_mux0003
    SLICE_X21Y97.X       Tilo                  0.704   SCCB/taken
                                                       SCCB/busy_sr_not00032
    SLICE_X20Y89.CE      net (fanout=47)       2.035   SCCB/busy_sr_not0003
    SLICE_X20Y89.CLK     Tceck                 0.555   SCCB/data_sr<23>
                                                       SCCB/data_sr_23
    -------------------------------------------------  ---------------------------
    Total                                      6.934ns (3.319ns logic, 3.615ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               send_BRB1 (FF)
  Destination:          SCCB/data_sr_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.754ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: send_BRB1 to SCCB/data_sr_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y91.YQ      Tcko                  0.652   send_BRB1
                                                       send_BRB1
    SLICE_X27Y90.F2      net (fanout=1)        0.461   send_BRB1
    SLICE_X27Y90.X       Tilo                  0.704   send_BRB0
                                                       send_mux000021
    SLICE_X21Y97.G4      net (fanout=2)        0.916   send
    SLICE_X21Y97.Y       Tilo                  0.704   SCCB/taken
                                                       SCCB/busy_sr_not0003138
    SLICE_X21Y97.F4      net (fanout=1)        0.023   SCCB/taken_mux0003
    SLICE_X21Y97.X       Tilo                  0.704   SCCB/taken
                                                       SCCB/busy_sr_not00032
    SLICE_X20Y89.CE      net (fanout=47)       2.035   SCCB/busy_sr_not0003
    SLICE_X20Y89.CLK     Tceck                 0.555   SCCB/data_sr<23>
                                                       SCCB/data_sr_23
    -------------------------------------------------  ---------------------------
    Total                                      6.754ns (3.319ns logic, 3.435ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               send_BRB0 (FF)
  Destination:          SCCB/data_sr_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.729ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: send_BRB0 to SCCB/data_sr_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y90.XQ      Tcko                  0.591   send_BRB0
                                                       send_BRB0
    SLICE_X27Y90.F1      net (fanout=1)        0.497   send_BRB0
    SLICE_X27Y90.X       Tilo                  0.704   send_BRB0
                                                       send_mux000021
    SLICE_X21Y97.G4      net (fanout=2)        0.916   send
    SLICE_X21Y97.Y       Tilo                  0.704   SCCB/taken
                                                       SCCB/busy_sr_not0003138
    SLICE_X21Y97.F4      net (fanout=1)        0.023   SCCB/taken_mux0003
    SLICE_X21Y97.X       Tilo                  0.704   SCCB/taken
                                                       SCCB/busy_sr_not00032
    SLICE_X20Y89.CE      net (fanout=47)       2.035   SCCB/busy_sr_not0003
    SLICE_X20Y89.CLK     Tceck                 0.555   SCCB/data_sr<23>
                                                       SCCB/data_sr_23
    -------------------------------------------------  ---------------------------
    Total                                      6.729ns (3.258ns logic, 3.471ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------

Paths for end point state_FSM_FFd10 (SLICE_X26Y86.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.138ns (requirement - (clock path skew + uncertainty - data path))
  Source:               state_FSM_FFd11 (FF)
  Destination:          state_FSM_FFd10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.138ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: state_FSM_FFd11 to state_FSM_FFd10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y87.XQ      Tcko                  0.473   state_FSM_FFd11
                                                       state_FSM_FFd11
    SLICE_X26Y86.BY      net (fanout=5)        0.513   state_FSM_FFd11
    SLICE_X26Y86.CLK     Tckdi       (-Th)    -0.152   state_FSM_FFd10
                                                       state_FSM_FFd10
    -------------------------------------------------  ---------------------------
    Total                                      1.138ns (0.625ns logic, 0.513ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

Paths for end point SCCB/busy_sr_0 (SLICE_X22Y98.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.183ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SCCB/busy_sr_31 (FF)
  Destination:          SCCB/busy_sr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.186ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.014 - 0.011)
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: SCCB/busy_sr_31 to SCCB/busy_sr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y100.YQ     Tcko                  0.522   SCCB/busy_sr<31>
                                                       SCCB/busy_sr_31
    SLICE_X22Y98.BY      net (fanout=67)       0.512   SCCB/busy_sr<31>
    SLICE_X22Y98.CLK     Tckdi       (-Th)    -0.152   SCCB/busy_sr<0>
                                                       SCCB/busy_sr_0
    -------------------------------------------------  ---------------------------
    Total                                      1.186ns (0.674ns logic, 0.512ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------

Paths for end point SCCB/busy_sr_8 (SLICE_X21Y91.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.270ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SCCB/busy_sr_7 (FF)
  Destination:          SCCB/busy_sr_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.271ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.019 - 0.018)
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: SCCB/busy_sr_7 to SCCB/busy_sr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y88.XQ      Tcko                  0.473   SCCB/busy_sr<7>
                                                       SCCB/busy_sr_7
    SLICE_X21Y91.G4      net (fanout=1)        0.282   SCCB/busy_sr<7>
    SLICE_X21Y91.CLK     Tckg        (-Th)    -0.516   SCCB/busy_sr<8>
                                                       SCCB/busy_sr_mux0000<23>1
                                                       SCCB/busy_sr_8
    -------------------------------------------------  ---------------------------
    Total                                      1.271ns (0.989ns logic, 0.282ns route)
                                                       (77.8% logic, 22.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_cam/CLKIN
  Logical resource: DCM_cam/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk50buf
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_cam/CLKIN
  Logical resource: DCM_cam/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk50buf
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_vga/CLKIN
  Logical resource: DCM_vga/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: clkcambuf1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_pclk1" 41.667 ns 
HIGH 50%         INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  20.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_pclk1" 41.667 ns HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 21.667ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: DCM_pclk1/CLKIN
  Logical resource: DCM_pclk1/CLKIN
  Location pin: DCM_X3Y2.CLKIN
  Clock network: ov7670_pclk1buf
--------------------------------------------------------------------------------
Slack: 21.667ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.667ns
  High pulse: 20.833ns
  High pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: DCM_pclk1/CLKIN
  Logical resource: DCM_pclk1/CLKIN
  Location pin: DCM_X3Y2.CLKIN
  Clock network: ov7670_pclk1buf
--------------------------------------------------------------------------------
Slack: 37.501ns (period - min period limit)
  Period: 41.667ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpc)
  Physical resource: DCM_pclk1/CLKIN
  Logical resource: DCM_pclk1/CLKIN
  Location pin: DCM_X3Y2.CLKIN
  Clock network: ov7670_pclk1buf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ov7670_pclk2 = PERIOD TIMEGRP "ov7670_pclk2" 41.667 ns 
HIGH 50%         INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  20.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ov7670_pclk2 = PERIOD TIMEGRP "ov7670_pclk2" 41.667 ns HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 21.667ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: DCM_pclk2/CLKIN
  Logical resource: DCM_pclk2/CLKIN
  Location pin: DCM_X2Y3.CLKIN
  Clock network: ov7670_pclk2buf
--------------------------------------------------------------------------------
Slack: 21.667ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.667ns
  High pulse: 20.833ns
  High pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: DCM_pclk2/CLKIN
  Logical resource: DCM_pclk2/CLKIN
  Location pin: DCM_X2Y3.CLKIN
  Clock network: ov7670_pclk2buf
--------------------------------------------------------------------------------
Slack: 37.501ns (period - min period limit)
  Period: 41.667ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpc)
  Physical resource: DCM_pclk2/CLKIN
  Logical resource: DCM_pclk2/CLKIN
  Location pin: DCM_X2Y3.CLKIN
  Clock network: ov7670_pclk2buf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ov7670_pclk3 = PERIOD TIMEGRP "ov7670_pclk3" 41.667 ns 
HIGH 50%         INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  20.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ov7670_pclk3 = PERIOD TIMEGRP "ov7670_pclk3" 41.667 ns HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 21.667ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: DCM_pclk3/CLKIN
  Logical resource: DCM_pclk3/CLKIN
  Location pin: DCM_X2Y0.CLKIN
  Clock network: ov7670_pclk3buf
--------------------------------------------------------------------------------
Slack: 21.667ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.667ns
  High pulse: 20.833ns
  High pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: DCM_pclk3/CLKIN
  Logical resource: DCM_pclk3/CLKIN
  Location pin: DCM_X2Y0.CLKIN
  Clock network: ov7670_pclk3buf
--------------------------------------------------------------------------------
Slack: 37.501ns (period - min period limit)
  Period: 41.667ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpc)
  Physical resource: DCM_pclk3/CLKIN
  Logical resource: DCM_pclk3/CLKIN
  Location pin: DCM_X2Y0.CLKIN
  Clock network: ov7670_pclk3buf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ov7670_pclk4 = PERIOD TIMEGRP "ov7670_pclk4" 41.667 ns 
HIGH 50%         INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  20.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ov7670_pclk4 = PERIOD TIMEGRP "ov7670_pclk4" 41.667 ns HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 21.667ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: DCM_pclk4/CLKIN
  Logical resource: DCM_pclk4/CLKIN
  Location pin: DCM_X1Y3.CLKIN
  Clock network: ov7670_pclk4buf
--------------------------------------------------------------------------------
Slack: 21.667ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.667ns
  High pulse: 20.833ns
  High pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: DCM_pclk4/CLKIN
  Logical resource: DCM_pclk4/CLKIN
  Location pin: DCM_X1Y3.CLKIN
  Clock network: ov7670_pclk4buf
--------------------------------------------------------------------------------
Slack: 37.501ns (period - min period limit)
  Period: 41.667ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpc)
  Physical resource: DCM_pclk4/CLKIN
  Logical resource: DCM_pclk4/CLKIN
  Location pin: DCM_X1Y3.CLKIN
  Clock network: ov7670_pclk4buf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk251 = PERIOD TIMEGRP "clk251" TS_clkcam * 4 HIGH 50% 
INPUT_JITTER 0.08         ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2411 paths analyzed, 606 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.898ns.
--------------------------------------------------------------------------------

Paths for end point inst_imagegen/RGB_out_1 (U5.O1), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_imagegen/d2_1 (FF)
  Destination:          inst_imagegen/RGB_out_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.909ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 falling at 20.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_imagegen/d2_1 to inst_imagegen/RGB_out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y70.XQ       Tcko                  0.592   inst_imagegen/d2<1>
                                                       inst_imagegen/d2_1
    SLICE_X17Y36.F1      net (fanout=1)        1.860   inst_imagegen/d2<1>
    SLICE_X17Y36.X       Tilo                  0.704   inst_imagegen/RGB_out_mux0004<1>16
                                                       inst_imagegen/RGB_out_mux0004<1>16
    SLICE_X37Y36.F2      net (fanout=1)        1.045   inst_imagegen/RGB_out_mux0004<1>16
    SLICE_X37Y36.X       Tilo                  0.704   inst_imagegen/RGB_out_mux0004<1>
                                                       inst_imagegen/RGB_out_mux0004<1>27
    U5.O1                net (fanout=1)        2.320   inst_imagegen/RGB_out_mux0004<1>
    U5.OTCLK1            Tioock                0.684   vga_rgb<1>
                                                       inst_imagegen/RGB_out_1
    -------------------------------------------------  ---------------------------
    Total                                      7.909ns (2.684ns logic, 5.225ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.834ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_imagegen/d4_1 (FF)
  Destination:          inst_imagegen/RGB_out_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.126ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 falling at 20.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_imagegen/d4_1 to inst_imagegen/RGB_out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y67.XQ      Tcko                  0.592   inst_imagegen/d4<1>
                                                       inst_imagegen/d4_1
    SLICE_X37Y36.G2      net (fanout=1)        2.099   inst_imagegen/d4<1>
    SLICE_X37Y36.Y       Tilo                  0.704   inst_imagegen/RGB_out_mux0004<1>
                                                       inst_imagegen/RGB_out_mux0004<1>4
    SLICE_X37Y36.F3      net (fanout=1)        0.023   inst_imagegen/RGB_out_mux0004<1>4
    SLICE_X37Y36.X       Tilo                  0.704   inst_imagegen/RGB_out_mux0004<1>
                                                       inst_imagegen/RGB_out_mux0004<1>27
    U5.O1                net (fanout=1)        2.320   inst_imagegen/RGB_out_mux0004<1>
    U5.OTCLK1            Tioock                0.684   vga_rgb<1>
                                                       inst_imagegen/RGB_out_1
    -------------------------------------------------  ---------------------------
    Total                                      7.126ns (2.684ns logic, 4.442ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_imagegen/d3_1 (FF)
  Destination:          inst_imagegen/RGB_out_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.767ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 falling at 20.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_imagegen/d3_1 to inst_imagegen/RGB_out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y36.XQ      Tcko                  0.592   inst_imagegen/d3<1>
                                                       inst_imagegen/d3_1
    SLICE_X17Y36.F2      net (fanout=1)        0.718   inst_imagegen/d3<1>
    SLICE_X17Y36.X       Tilo                  0.704   inst_imagegen/RGB_out_mux0004<1>16
                                                       inst_imagegen/RGB_out_mux0004<1>16
    SLICE_X37Y36.F2      net (fanout=1)        1.045   inst_imagegen/RGB_out_mux0004<1>16
    SLICE_X37Y36.X       Tilo                  0.704   inst_imagegen/RGB_out_mux0004<1>
                                                       inst_imagegen/RGB_out_mux0004<1>27
    U5.O1                net (fanout=1)        2.320   inst_imagegen/RGB_out_mux0004<1>
    U5.OTCLK1            Tioock                0.684   vga_rgb<1>
                                                       inst_imagegen/RGB_out_1
    -------------------------------------------------  ---------------------------
    Total                                      6.767ns (2.684ns logic, 4.083ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------

Paths for end point inst_imagegen/RGB_out_4 (N8.O1), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.422ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_imagegen/d2_4 (FF)
  Destination:          inst_imagegen/RGB_out_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.511ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.196 - 0.223)
  Source Clock:         clk25 falling at 20.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_imagegen/d2_4 to inst_imagegen/RGB_out_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y70.YQ       Tcko                  0.587   inst_imagegen/d2<4>
                                                       inst_imagegen/d2_4
    SLICE_X13Y43.F3      net (fanout=1)        1.647   inst_imagegen/d2<4>
    SLICE_X13Y43.X       Tilo                  0.704   inst_imagegen/RGB_out_mux0004<4>16
                                                       inst_imagegen/RGB_out_mux0004<4>16
    SLICE_X41Y37.F4      net (fanout=1)        1.299   inst_imagegen/RGB_out_mux0004<4>16
    SLICE_X41Y37.X       Tilo                  0.704   inst_imagegen/RGB_out_mux0004<4>
                                                       inst_imagegen/RGB_out_mux0004<4>27
    N8.O1                net (fanout=1)        1.886   inst_imagegen/RGB_out_mux0004<4>
    N8.OTCLK1            Tioock                0.684   vga_rgb<4>
                                                       inst_imagegen/RGB_out_4
    -------------------------------------------------  ---------------------------
    Total                                      7.511ns (2.679ns logic, 4.832ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.720ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_imagegen/d4_4 (FF)
  Destination:          inst_imagegen/RGB_out_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.240ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 falling at 20.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_imagegen/d4_4 to inst_imagegen/RGB_out_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y66.YQ      Tcko                  0.652   inst_imagegen/d4<4>
                                                       inst_imagegen/d4_4
    SLICE_X41Y37.G1      net (fanout=1)        2.182   inst_imagegen/d4<4>
    SLICE_X41Y37.Y       Tilo                  0.704   inst_imagegen/RGB_out_mux0004<4>
                                                       inst_imagegen/RGB_out_mux0004<4>4
    SLICE_X41Y37.F2      net (fanout=1)        0.428   inst_imagegen/RGB_out_mux0004<4>4
    SLICE_X41Y37.X       Tilo                  0.704   inst_imagegen/RGB_out_mux0004<4>
                                                       inst_imagegen/RGB_out_mux0004<4>27
    N8.O1                net (fanout=1)        1.886   inst_imagegen/RGB_out_mux0004<4>
    N8.OTCLK1            Tioock                0.684   vga_rgb<4>
                                                       inst_imagegen/RGB_out_4
    -------------------------------------------------  ---------------------------
    Total                                      7.240ns (2.744ns logic, 4.496ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_imagegen/d3_4 (FF)
  Destination:          inst_imagegen/RGB_out_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.635ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.167 - 0.188)
  Source Clock:         clk25 falling at 20.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_imagegen/d3_4 to inst_imagegen/RGB_out_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y43.YQ       Tcko                  0.652   inst_imagegen/d3<4>
                                                       inst_imagegen/d3_4
    SLICE_X13Y43.F4      net (fanout=1)        0.706   inst_imagegen/d3<4>
    SLICE_X13Y43.X       Tilo                  0.704   inst_imagegen/RGB_out_mux0004<4>16
                                                       inst_imagegen/RGB_out_mux0004<4>16
    SLICE_X41Y37.F4      net (fanout=1)        1.299   inst_imagegen/RGB_out_mux0004<4>16
    SLICE_X41Y37.X       Tilo                  0.704   inst_imagegen/RGB_out_mux0004<4>
                                                       inst_imagegen/RGB_out_mux0004<4>27
    N8.O1                net (fanout=1)        1.886   inst_imagegen/RGB_out_mux0004<4>
    N8.OTCLK1            Tioock                0.684   vga_rgb<4>
                                                       inst_imagegen/RGB_out_4
    -------------------------------------------------  ---------------------------
    Total                                      6.635ns (2.744ns logic, 3.891ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Paths for end point inst_imagegen/RGB_out_7 (R9.O1), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_imagegen/d2_7 (FF)
  Destination:          inst_imagegen/RGB_out_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.191ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 falling at 20.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_imagegen/d2_7 to inst_imagegen/RGB_out_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y71.YQ       Tcko                  0.652   inst_imagegen/d2<7>
                                                       inst_imagegen/d2_7
    SLICE_X15Y42.F3      net (fanout=1)        1.697   inst_imagegen/d2<7>
    SLICE_X15Y42.X       Tilo                  0.704   inst_imagegen/RGB_out_mux0004<7>16
                                                       inst_imagegen/RGB_out_mux0004<7>16
    SLICE_X43Y36.F2      net (fanout=1)        1.452   inst_imagegen/RGB_out_mux0004<7>16
    SLICE_X43Y36.X       Tilo                  0.704   inst_imagegen/RGB_out_mux0004<7>
                                                       inst_imagegen/RGB_out_mux0004<7>27
    R9.O1                net (fanout=1)        1.298   inst_imagegen/RGB_out_mux0004<7>
    R9.OTCLK1            Tioock                0.684   vga_rgb<7>
                                                       inst_imagegen/RGB_out_7
    -------------------------------------------------  ---------------------------
    Total                                      7.191ns (2.744ns logic, 4.447ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_imagegen/d3_7 (FF)
  Destination:          inst_imagegen/RGB_out_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.223ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 falling at 20.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_imagegen/d3_7 to inst_imagegen/RGB_out_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y43.YQ       Tcko                  0.587   inst_imagegen/d3<7>
                                                       inst_imagegen/d3_7
    SLICE_X15Y42.F2      net (fanout=1)        0.794   inst_imagegen/d3<7>
    SLICE_X15Y42.X       Tilo                  0.704   inst_imagegen/RGB_out_mux0004<7>16
                                                       inst_imagegen/RGB_out_mux0004<7>16
    SLICE_X43Y36.F2      net (fanout=1)        1.452   inst_imagegen/RGB_out_mux0004<7>16
    SLICE_X43Y36.X       Tilo                  0.704   inst_imagegen/RGB_out_mux0004<7>
                                                       inst_imagegen/RGB_out_mux0004<7>27
    R9.O1                net (fanout=1)        1.298   inst_imagegen/RGB_out_mux0004<7>
    R9.OTCLK1            Tioock                0.684   vga_rgb<7>
                                                       inst_imagegen/RGB_out_7
    -------------------------------------------------  ---------------------------
    Total                                      6.223ns (2.679ns logic, 3.544ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_imagegen/d4_7 (FF)
  Destination:          inst_imagegen/RGB_out_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.079ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 falling at 20.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_imagegen/d4_7 to inst_imagegen/RGB_out_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y67.YQ      Tcko                  0.652   inst_imagegen/d4<7>
                                                       inst_imagegen/d4_7
    SLICE_X43Y36.G3      net (fanout=1)        2.014   inst_imagegen/d4<7>
    SLICE_X43Y36.Y       Tilo                  0.704   inst_imagegen/RGB_out_mux0004<7>
                                                       inst_imagegen/RGB_out_mux0004<7>4
    SLICE_X43Y36.F3      net (fanout=1)        0.023   inst_imagegen/RGB_out_mux0004<7>4
    SLICE_X43Y36.X       Tilo                  0.704   inst_imagegen/RGB_out_mux0004<7>
                                                       inst_imagegen/RGB_out_mux0004<7>27
    R9.O1                net (fanout=1)        1.298   inst_imagegen/RGB_out_mux0004<7>
    R9.OTCLK1            Tioock                0.684   vga_rgb<7>
                                                       inst_imagegen/RGB_out_7
    -------------------------------------------------  ---------------------------
    Total                                      6.079ns (2.744ns logic, 3.335ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk251 = PERIOD TIMEGRP "clk251" TS_clkcam * 4 HIGH 50% INPUT_JITTER 0.08
        ns;
--------------------------------------------------------------------------------

Paths for end point inst_framebuffer2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.B (RAMB16_X0Y9.ADDRB2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.942ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_addrgen2/addr_0 (FF)
  Destination:          inst_framebuffer2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.941ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.123 - 0.124)
  Source Clock:         clk25 rising at 40.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_addrgen2/addr_0 to inst_framebuffer2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y77.XQ       Tcko                  0.474   inst_addrgen2/addr<0>
                                                       inst_addrgen2/addr_0
    RAMB16_X0Y9.ADDRB2   net (fanout=6)        0.598   inst_addrgen2/addr<0>
    RAMB16_X0Y9.CLKB     Tbcka       (-Th)     0.131   inst_framebuffer2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram
                                                       inst_framebuffer2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.B
    -------------------------------------------------  ---------------------------
    Total                                      0.941ns (0.343ns logic, 0.598ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAMB16_X0Y2.ADDRB11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.079ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_addrgen3/addr_11 (FF)
  Destination:          inst_framebuffer3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.078ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.135 - 0.136)
  Source Clock:         clk25 rising at 40.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_addrgen3/addr_11 to inst_framebuffer3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y21.YQ       Tcko                  0.470   inst_addrgen3/addr<10>
                                                       inst_addrgen3/addr_11
    RAMB16_X0Y2.ADDRB11  net (fanout=6)        0.739   inst_addrgen3/addr<11>
    RAMB16_X0Y2.CLKB     Tbcka       (-Th)     0.131   inst_framebuffer3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    -------------------------------------------------  ---------------------------
    Total                                      1.078ns (0.339ns logic, 0.739ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.B (RAMB16_X0Y9.ADDRB11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_addrgen2/addr_9 (FF)
  Destination:          inst_framebuffer2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.115ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.123 - 0.124)
  Source Clock:         clk25 rising at 40.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_addrgen2/addr_9 to inst_framebuffer2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y77.XQ       Tcko                  0.473   inst_addrgen2/addr<9>
                                                       inst_addrgen2/addr_9
    RAMB16_X0Y9.ADDRB11  net (fanout=6)        0.773   inst_addrgen2/addr<9>
    RAMB16_X0Y9.CLKB     Tbcka       (-Th)     0.131   inst_framebuffer2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram
                                                       inst_framebuffer2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.B
    -------------------------------------------------  ---------------------------
    Total                                      1.115ns (0.342ns logic, 0.773ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk251 = PERIOD TIMEGRP "clk251" TS_clkcam * 4 HIGH 50% INPUT_JITTER 0.08
        ns;
--------------------------------------------------------------------------------
Slack: 36.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: vga_rgb<1>/SR
  Logical resource: inst_imagegen/RGB_out_1/SR
  Location pin: U5.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 36.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: vga_rgb<1>/SR
  Logical resource: inst_imagegen/RGB_out_1/SR
  Location pin: U5.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 36.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: vga_rgb<4>/SR
  Logical resource: inst_imagegen/RGB_out_4/SR
  Location pin: N8.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock3a = PERIOD TIMEGRP "clock3a" TS_ov7670_pclk1 HIGH 
50% INPUT_JITTER         0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 606 paths analyzed, 171 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.441ns.
--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/row_FSM_FFd1 (SLICE_X89Y38.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_href (FF)
  Destination:          inst_ov7670capt1/row_FSM_FFd1 (FF)
  Requirement:          20.834ns
  Data Path Delay:      4.666ns (Levels of Logic = 1)
  Clock Path Skew:      -0.005ns (0.130 - 0.135)
  Source Clock:         clock3b falling at 20.833ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_href to inst_ov7670capt1/row_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L17.IQ1              Tiockiq               0.508   ov7670_href1
                                                       inst_ov7670capt1/latched_href
    SLICE_X89Y45.G2      net (fanout=6)        2.262   inst_ov7670capt1/latched_href
    SLICE_X89Y45.Y       Tilo                  0.704   inst_ov7670capt1/row_not0001
                                                       inst_ov7670capt1/row_not00011
    SLICE_X89Y38.CE      net (fanout=2)        0.637   inst_ov7670capt1/row_not0001
    SLICE_X89Y38.CLK     Tceck                 0.555   inst_ov7670capt1/row_FSM_FFd1
                                                       inst_ov7670capt1/row_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.666ns (1.767ns logic, 2.899ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.931ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_vsync (FF)
  Destination:          inst_ov7670capt1/row_FSM_FFd1 (FF)
  Requirement:          20.834ns
  Data Path Delay:      3.845ns (Levels of Logic = 1)
  Clock Path Skew:      -0.008ns (0.130 - 0.138)
  Source Clock:         clock3b falling at 20.833ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_vsync to inst_ov7670capt1/row_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M15.IQ1              Tiockiq               0.508   ov7670_vsync1
                                                       inst_ov7670capt1/latched_vsync
    SLICE_X89Y45.G3      net (fanout=24)       1.441   inst_ov7670capt1/latched_vsync
    SLICE_X89Y45.Y       Tilo                  0.704   inst_ov7670capt1/row_not0001
                                                       inst_ov7670capt1/row_not00011
    SLICE_X89Y38.CE      net (fanout=2)        0.637   inst_ov7670capt1/row_not0001
    SLICE_X89Y38.CLK     Tceck                 0.555   inst_ov7670capt1/row_FSM_FFd1
                                                       inst_ov7670capt1/row_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.845ns (1.767ns logic, 2.078ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/href_hold (FF)
  Destination:          inst_ov7670capt1/row_FSM_FFd1 (FF)
  Requirement:          41.667ns
  Data Path Delay:      3.187ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock3b rising at 0.000ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/href_hold to inst_ov7670capt1/row_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y44.YQ      Tcko                  0.587   inst_ov7670capt1/href_hold
                                                       inst_ov7670capt1/href_hold
    SLICE_X89Y45.G4      net (fanout=1)        0.704   inst_ov7670capt1/href_hold
    SLICE_X89Y45.Y       Tilo                  0.704   inst_ov7670capt1/row_not0001
                                                       inst_ov7670capt1/row_not00011
    SLICE_X89Y38.CE      net (fanout=2)        0.637   inst_ov7670capt1/row_not0001
    SLICE_X89Y38.CLK     Tceck                 0.555   inst_ov7670capt1/row_FSM_FFd1
                                                       inst_ov7670capt1/row_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.187ns (1.846ns logic, 1.341ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/row_FSM_FFd2 (SLICE_X88Y38.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_href (FF)
  Destination:          inst_ov7670capt1/row_FSM_FFd2 (FF)
  Requirement:          20.834ns
  Data Path Delay:      4.666ns (Levels of Logic = 1)
  Clock Path Skew:      -0.005ns (0.130 - 0.135)
  Source Clock:         clock3b falling at 20.833ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_href to inst_ov7670capt1/row_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L17.IQ1              Tiockiq               0.508   ov7670_href1
                                                       inst_ov7670capt1/latched_href
    SLICE_X89Y45.G2      net (fanout=6)        2.262   inst_ov7670capt1/latched_href
    SLICE_X89Y45.Y       Tilo                  0.704   inst_ov7670capt1/row_not0001
                                                       inst_ov7670capt1/row_not00011
    SLICE_X88Y38.CE      net (fanout=2)        0.637   inst_ov7670capt1/row_not0001
    SLICE_X88Y38.CLK     Tceck                 0.555   inst_ov7670capt1/row_FSM_FFd2
                                                       inst_ov7670capt1/row_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.666ns (1.767ns logic, 2.899ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.931ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_vsync (FF)
  Destination:          inst_ov7670capt1/row_FSM_FFd2 (FF)
  Requirement:          20.834ns
  Data Path Delay:      3.845ns (Levels of Logic = 1)
  Clock Path Skew:      -0.008ns (0.130 - 0.138)
  Source Clock:         clock3b falling at 20.833ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_vsync to inst_ov7670capt1/row_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M15.IQ1              Tiockiq               0.508   ov7670_vsync1
                                                       inst_ov7670capt1/latched_vsync
    SLICE_X89Y45.G3      net (fanout=24)       1.441   inst_ov7670capt1/latched_vsync
    SLICE_X89Y45.Y       Tilo                  0.704   inst_ov7670capt1/row_not0001
                                                       inst_ov7670capt1/row_not00011
    SLICE_X88Y38.CE      net (fanout=2)        0.637   inst_ov7670capt1/row_not0001
    SLICE_X88Y38.CLK     Tceck                 0.555   inst_ov7670capt1/row_FSM_FFd2
                                                       inst_ov7670capt1/row_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.845ns (1.767ns logic, 2.078ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/href_hold (FF)
  Destination:          inst_ov7670capt1/row_FSM_FFd2 (FF)
  Requirement:          41.667ns
  Data Path Delay:      3.187ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock3b rising at 0.000ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/href_hold to inst_ov7670capt1/row_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y44.YQ      Tcko                  0.587   inst_ov7670capt1/href_hold
                                                       inst_ov7670capt1/href_hold
    SLICE_X89Y45.G4      net (fanout=1)        0.704   inst_ov7670capt1/href_hold
    SLICE_X89Y45.Y       Tilo                  0.704   inst_ov7670capt1/row_not0001
                                                       inst_ov7670capt1/row_not00011
    SLICE_X88Y38.CE      net (fanout=2)        0.637   inst_ov7670capt1/row_not0001
    SLICE_X88Y38.CLK     Tceck                 0.555   inst_ov7670capt1/row_FSM_FFd2
                                                       inst_ov7670capt1/row_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.187ns (1.846ns logic, 1.341ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/address_1 (SLICE_X78Y32.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_vsync (FF)
  Destination:          inst_ov7670capt1/address_1 (FF)
  Requirement:          20.834ns
  Data Path Delay:      4.601ns (Levels of Logic = 1)
  Clock Path Skew:      -0.034ns (0.104 - 0.138)
  Source Clock:         clock3b falling at 20.833ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_vsync to inst_ov7670capt1/address_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M15.IQ1              Tiockiq               0.508   ov7670_vsync1
                                                       inst_ov7670capt1/latched_vsync
    SLICE_X89Y39.G3      net (fanout=24)       1.467   inst_ov7670capt1/latched_vsync
    SLICE_X89Y39.Y       Tilo                  0.704   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/address_not00011
    SLICE_X78Y32.CE      net (fanout=11)       1.367   inst_ov7670capt1/address_not0001
    SLICE_X78Y32.CLK     Tceck                 0.555   inst_ov7670capt1/address<1>
                                                       inst_ov7670capt1/address_1
    -------------------------------------------------  ---------------------------
    Total                                      4.601ns (1.767ns logic, 2.834ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.844ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/we_reg (FF)
  Destination:          inst_ov7670capt1/address_1 (FF)
  Requirement:          41.667ns
  Data Path Delay:      3.747ns (Levels of Logic = 1)
  Clock Path Skew:      -0.026ns (0.104 - 0.130)
  Source Clock:         clock3b rising at 0.000ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/we_reg to inst_ov7670capt1/address_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y39.XQ      Tcko                  0.591   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/we_reg
    SLICE_X89Y39.G4      net (fanout=5)        0.530   inst_ov7670capt1/we_reg
    SLICE_X89Y39.Y       Tilo                  0.704   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/address_not00011
    SLICE_X78Y32.CE      net (fanout=11)       1.367   inst_ov7670capt1/address_not0001
    SLICE_X78Y32.CLK     Tceck                 0.555   inst_ov7670capt1/address<1>
                                                       inst_ov7670capt1/address_1
    -------------------------------------------------  ---------------------------
    Total                                      3.747ns (1.850ns logic, 1.897ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock3a = PERIOD TIMEGRP "clock3a" TS_ov7670_pclk1 HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAMB16_X1Y4.ADDRA4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.031ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/address_4 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.037ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.106 - 0.100)
  Source Clock:         clock3b rising at 41.667ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/address_4 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y36.YQ      Tcko                  0.522   inst_ov7670capt1/address<10>
                                                       inst_ov7670capt1/address_4
    RAMB16_X1Y4.ADDRA4   net (fanout=6)        0.646   inst_ov7670capt1/address<4>
    RAMB16_X1Y4.CLKA     Tbcka       (-Th)     0.131   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.037ns (0.391ns logic, 0.646ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAMB16_X1Y4.ADDRA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.048ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/address_0 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.050ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.106 - 0.104)
  Source Clock:         clock3b rising at 41.667ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/address_0 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y33.XQ      Tcko                  0.474   inst_ov7670capt1/address<0>
                                                       inst_ov7670capt1/address_0
    RAMB16_X1Y4.ADDRA0   net (fanout=6)        0.707   inst_ov7670capt1/address<0>
    RAMB16_X1Y4.CLKA     Tbcka       (-Th)     0.131   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.050ns (0.343ns logic, 0.707ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAMB16_X1Y4.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.072ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/d_latch_0 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.041ns (Levels of Logic = 0)
  Clock Path Skew:      -0.031ns (0.106 - 0.137)
  Source Clock:         clock3b rising at 41.667ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/d_latch_0 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y32.YQ      Tcko                  0.522   inst_ov7670capt1/d_latch<0>
                                                       inst_ov7670capt1/d_latch_0
    RAMB16_X1Y4.DIA0     net (fanout=3)        0.645   inst_ov7670capt1/d_latch<0>
    RAMB16_X1Y4.CLKA     Tbckd       (-Th)     0.126   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.041ns (0.396ns logic, 0.645ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock3a = PERIOD TIMEGRP "clock3a" TS_ov7670_pclk1 HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: ov7670_vsync1/SR
  Logical resource: inst_ov7670capt1/latched_vsync/SR
  Location pin: M15.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.667ns
  High pulse: 20.833ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: ov7670_vsync1/SR
  Logical resource: inst_ov7670capt1/latched_vsync/SR
  Location pin: M15.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: ov7670_href1/SR
  Logical resource: inst_ov7670capt1/latched_href/SR
  Location pin: L17.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock4a = PERIOD TIMEGRP "clock4a" TS_ov7670_pclk2 HIGH 
50% INPUT_JITTER         0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 606 paths analyzed, 171 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.481ns.
--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt2/address_8 (SLICE_X0Y92.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt2/latched_vsync (FF)
  Destination:          inst_ov7670capt2/address_8 (FF)
  Requirement:          20.834ns
  Data Path Delay:      6.691ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock4b falling at 20.833ns
  Destination Clock:    clock4b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt2/latched_vsync to inst_ov7670capt2/address_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C5.IQ2               Tiockiq               0.508   ov7670_vsync2
                                                       inst_ov7670capt2/latched_vsync
    SLICE_X2Y87.G3       net (fanout=24)       4.231   inst_ov7670capt2/latched_vsync
    SLICE_X2Y87.Y        Tilo                  0.759   inst_ov7670capt2/address_not0001
                                                       inst_ov7670capt2/address_not00011
    SLICE_X0Y92.CE       net (fanout=12)       0.638   inst_ov7670capt2/address_not0001
    SLICE_X0Y92.CLK      Tceck                 0.555   inst_ov7670capt2/address<8>
                                                       inst_ov7670capt2/address_8
    -------------------------------------------------  ---------------------------
    Total                                      6.691ns (1.822ns logic, 4.869ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt2/we_reg (FF)
  Destination:          inst_ov7670capt2/address_8 (FF)
  Requirement:          41.667ns
  Data Path Delay:      4.181ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock4b rising at 0.000ns
  Destination Clock:    clock4b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt2/we_reg to inst_ov7670capt2/address_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y109.YQ      Tcko                  0.587   inst_ov7670capt2/we_reg
                                                       inst_ov7670capt2/we_reg
    SLICE_X2Y87.G4       net (fanout=5)        1.642   inst_ov7670capt2/we_reg
    SLICE_X2Y87.Y        Tilo                  0.759   inst_ov7670capt2/address_not0001
                                                       inst_ov7670capt2/address_not00011
    SLICE_X0Y92.CE       net (fanout=12)       0.638   inst_ov7670capt2/address_not0001
    SLICE_X0Y92.CLK      Tceck                 0.555   inst_ov7670capt2/address<8>
                                                       inst_ov7670capt2/address_8
    -------------------------------------------------  ---------------------------
    Total                                      4.181ns (1.901ns logic, 2.280ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt2/address_14_BRB2 (SLICE_X2Y90.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt2/latched_vsync (FF)
  Destination:          inst_ov7670capt2/address_14_BRB2 (FF)
  Requirement:          20.834ns
  Data Path Delay:      6.442ns (Levels of Logic = 1)
  Clock Path Skew:      -0.043ns (0.203 - 0.246)
  Source Clock:         clock4b falling at 20.833ns
  Destination Clock:    clock4b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt2/latched_vsync to inst_ov7670capt2/address_14_BRB2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C5.IQ2               Tiockiq               0.508   ov7670_vsync2
                                                       inst_ov7670capt2/latched_vsync
    SLICE_X2Y87.G3       net (fanout=24)       4.231   inst_ov7670capt2/latched_vsync
    SLICE_X2Y87.Y        Tilo                  0.759   inst_ov7670capt2/address_not0001
                                                       inst_ov7670capt2/address_not00011
    SLICE_X2Y90.CE       net (fanout=12)       0.389   inst_ov7670capt2/address_not0001
    SLICE_X2Y90.CLK      Tceck                 0.555   inst_ov7670capt2/address_14_BRB2
                                                       inst_ov7670capt2/address_14_BRB2
    -------------------------------------------------  ---------------------------
    Total                                      6.442ns (1.822ns logic, 4.620ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt2/we_reg (FF)
  Destination:          inst_ov7670capt2/address_14_BRB2 (FF)
  Requirement:          41.667ns
  Data Path Delay:      3.932ns (Levels of Logic = 1)
  Clock Path Skew:      -0.058ns (0.203 - 0.261)
  Source Clock:         clock4b rising at 0.000ns
  Destination Clock:    clock4b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt2/we_reg to inst_ov7670capt2/address_14_BRB2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y109.YQ      Tcko                  0.587   inst_ov7670capt2/we_reg
                                                       inst_ov7670capt2/we_reg
    SLICE_X2Y87.G4       net (fanout=5)        1.642   inst_ov7670capt2/we_reg
    SLICE_X2Y87.Y        Tilo                  0.759   inst_ov7670capt2/address_not0001
                                                       inst_ov7670capt2/address_not00011
    SLICE_X2Y90.CE       net (fanout=12)       0.389   inst_ov7670capt2/address_not0001
    SLICE_X2Y90.CLK      Tceck                 0.555   inst_ov7670capt2/address_14_BRB2
                                                       inst_ov7670capt2/address_14_BRB2
    -------------------------------------------------  ---------------------------
    Total                                      3.932ns (1.901ns logic, 2.031ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt2/address_4 (SLICE_X2Y91.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt2/latched_vsync (FF)
  Destination:          inst_ov7670capt2/address_4 (FF)
  Requirement:          20.834ns
  Data Path Delay:      6.442ns (Levels of Logic = 1)
  Clock Path Skew:      -0.043ns (0.203 - 0.246)
  Source Clock:         clock4b falling at 20.833ns
  Destination Clock:    clock4b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt2/latched_vsync to inst_ov7670capt2/address_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C5.IQ2               Tiockiq               0.508   ov7670_vsync2
                                                       inst_ov7670capt2/latched_vsync
    SLICE_X2Y87.G3       net (fanout=24)       4.231   inst_ov7670capt2/latched_vsync
    SLICE_X2Y87.Y        Tilo                  0.759   inst_ov7670capt2/address_not0001
                                                       inst_ov7670capt2/address_not00011
    SLICE_X2Y91.CE       net (fanout=12)       0.389   inst_ov7670capt2/address_not0001
    SLICE_X2Y91.CLK      Tceck                 0.555   inst_ov7670capt2/address<4>
                                                       inst_ov7670capt2/address_4
    -------------------------------------------------  ---------------------------
    Total                                      6.442ns (1.822ns logic, 4.620ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt2/we_reg (FF)
  Destination:          inst_ov7670capt2/address_4 (FF)
  Requirement:          41.667ns
  Data Path Delay:      3.932ns (Levels of Logic = 1)
  Clock Path Skew:      -0.058ns (0.203 - 0.261)
  Source Clock:         clock4b rising at 0.000ns
  Destination Clock:    clock4b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt2/we_reg to inst_ov7670capt2/address_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y109.YQ      Tcko                  0.587   inst_ov7670capt2/we_reg
                                                       inst_ov7670capt2/we_reg
    SLICE_X2Y87.G4       net (fanout=5)        1.642   inst_ov7670capt2/we_reg
    SLICE_X2Y87.Y        Tilo                  0.759   inst_ov7670capt2/address_not0001
                                                       inst_ov7670capt2/address_not00011
    SLICE_X2Y91.CE       net (fanout=12)       0.389   inst_ov7670capt2/address_not0001
    SLICE_X2Y91.CLK      Tceck                 0.555   inst_ov7670capt2/address<4>
                                                       inst_ov7670capt2/address_4
    -------------------------------------------------  ---------------------------
    Total                                      3.932ns (1.901ns logic, 2.031ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock4a = PERIOD TIMEGRP "clock4a" TS_ov7670_pclk2 HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------

Paths for end point inst_framebuffer2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAMB16_X0Y12.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.659ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt2/d_latch_8 (FF)
  Destination:          inst_framebuffer2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.651ns (Levels of Logic = 0)
  Clock Path Skew:      -0.008ns (0.128 - 0.136)
  Source Clock:         clock4b rising at 41.667ns
  Destination Clock:    clock4b rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt2/d_latch_8 to inst_framebuffer2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y98.YQ       Tcko                  0.470   inst_ov7670capt2/d_latch<8>
                                                       inst_ov7670capt2/d_latch_8
    RAMB16_X0Y12.DIA0    net (fanout=2)        0.307   inst_ov7670capt2/d_latch<8>
    RAMB16_X0Y12.CLKA    Tbckd       (-Th)     0.126   inst_framebuffer2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      0.651ns (0.344ns logic, 0.307ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAMB16_X0Y11.ADDRA5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt2/address_5 (FF)
  Destination:          inst_framebuffer2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.019ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.138 - 0.140)
  Source Clock:         clock4b rising at 41.667ns
  Destination Clock:    clock4b rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt2/address_5 to inst_framebuffer2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y93.YQ       Tcko                  0.522   inst_ov7670capt2/address<10>
                                                       inst_ov7670capt2/address_5
    RAMB16_X0Y11.ADDRA5  net (fanout=6)        0.628   inst_ov7670capt2/address<5>
    RAMB16_X0Y11.CLKA    Tbcka       (-Th)     0.131   inst_framebuffer2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.019ns (0.391ns logic, 0.628ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAMB16_X0Y10.ADDRA6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.039ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt2/address_6 (FF)
  Destination:          inst_framebuffer2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.038ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.136 - 0.137)
  Source Clock:         clock4b rising at 41.667ns
  Destination Clock:    clock4b rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt2/address_6 to inst_framebuffer2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y86.YQ       Tcko                  0.522   inst_ov7670capt2/address<1>
                                                       inst_ov7670capt2/address_6
    RAMB16_X0Y10.ADDRA6  net (fanout=6)        0.647   inst_ov7670capt2/address<6>
    RAMB16_X0Y10.CLKA    Tbcka       (-Th)     0.131   inst_framebuffer2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.038ns (0.391ns logic, 0.647ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock4a = PERIOD TIMEGRP "clock4a" TS_ov7670_pclk2 HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: ov7670_vsync2/SR
  Logical resource: inst_ov7670capt2/latched_vsync/SR
  Location pin: C5.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.667ns
  High pulse: 20.833ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: ov7670_vsync2/SR
  Logical resource: inst_ov7670capt2/latched_vsync/SR
  Location pin: C5.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: ov7670_href2/SR
  Logical resource: inst_ov7670capt2/latched_href/SR
  Location pin: B6.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock5a = PERIOD TIMEGRP "clock5a" TS_ov7670_pclk3 HIGH 
50% INPUT_JITTER         0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 606 paths analyzed, 171 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.095ns.
--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt3/d_latch_8 (SLICE_X3Y37.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     13.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt3/latched_href (FF)
  Destination:          inst_ov7670capt3/d_latch_8 (FF)
  Requirement:          20.834ns
  Data Path Delay:      6.950ns (Levels of Logic = 0)
  Clock Path Skew:      -0.048ns (0.227 - 0.275)
  Source Clock:         clock5b falling at 20.833ns
  Destination Clock:    clock5b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt3/latched_href to inst_ov7670capt3/d_latch_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D5.IQ1               Tiockiq               0.508   ov7670_href3
                                                       inst_ov7670capt3/latched_href
    SLICE_X3Y37.CE       net (fanout=6)        5.887   inst_ov7670capt3/latched_href
    SLICE_X3Y37.CLK      Tceck                 0.555   inst_ov7670capt3/d_latch<8>
                                                       inst_ov7670capt3/d_latch_8
    -------------------------------------------------  ---------------------------
    Total                                      6.950ns (1.063ns logic, 5.887ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt3/address_4 (SLICE_X0Y30.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt3/latched_vsync (FF)
  Destination:          inst_ov7670capt3/address_4 (FF)
  Requirement:          20.834ns
  Data Path Delay:      6.554ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock5b falling at 20.833ns
  Destination Clock:    clock5b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt3/latched_vsync to inst_ov7670capt3/address_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F7.IQ1               Tiockiq               0.508   ov7670_vsync3
                                                       inst_ov7670capt3/latched_vsync
    SLICE_X2Y35.G4       net (fanout=24)       3.827   inst_ov7670capt3/latched_vsync
    SLICE_X2Y35.Y        Tilo                  0.759   inst_ov7670capt3/address_not0001
                                                       inst_ov7670capt3/address_not00011
    SLICE_X0Y30.CE       net (fanout=12)       0.905   inst_ov7670capt3/address_not0001
    SLICE_X0Y30.CLK      Tceck                 0.555   inst_ov7670capt3/address<4>
                                                       inst_ov7670capt3/address_4
    -------------------------------------------------  ---------------------------
    Total                                      6.554ns (1.822ns logic, 4.732ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.960ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt3/we_reg (FF)
  Destination:          inst_ov7670capt3/address_4 (FF)
  Requirement:          41.667ns
  Data Path Delay:      4.657ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock5b rising at 0.000ns
  Destination Clock:    clock5b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt3/we_reg to inst_ov7670capt3/address_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y56.YQ       Tcko                  0.652   inst_ov7670capt3/we_reg
                                                       inst_ov7670capt3/we_reg
    SLICE_X2Y35.G3       net (fanout=5)        1.786   inst_ov7670capt3/we_reg
    SLICE_X2Y35.Y        Tilo                  0.759   inst_ov7670capt3/address_not0001
                                                       inst_ov7670capt3/address_not00011
    SLICE_X0Y30.CE       net (fanout=12)       0.905   inst_ov7670capt3/address_not0001
    SLICE_X0Y30.CLK      Tceck                 0.555   inst_ov7670capt3/address<4>
                                                       inst_ov7670capt3/address_4
    -------------------------------------------------  ---------------------------
    Total                                      4.657ns (1.966ns logic, 2.691ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt3/address_6 (SLICE_X0Y30.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt3/latched_vsync (FF)
  Destination:          inst_ov7670capt3/address_6 (FF)
  Requirement:          20.834ns
  Data Path Delay:      6.554ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock5b falling at 20.833ns
  Destination Clock:    clock5b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt3/latched_vsync to inst_ov7670capt3/address_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F7.IQ1               Tiockiq               0.508   ov7670_vsync3
                                                       inst_ov7670capt3/latched_vsync
    SLICE_X2Y35.G4       net (fanout=24)       3.827   inst_ov7670capt3/latched_vsync
    SLICE_X2Y35.Y        Tilo                  0.759   inst_ov7670capt3/address_not0001
                                                       inst_ov7670capt3/address_not00011
    SLICE_X0Y30.CE       net (fanout=12)       0.905   inst_ov7670capt3/address_not0001
    SLICE_X0Y30.CLK      Tceck                 0.555   inst_ov7670capt3/address<4>
                                                       inst_ov7670capt3/address_6
    -------------------------------------------------  ---------------------------
    Total                                      6.554ns (1.822ns logic, 4.732ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.960ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt3/we_reg (FF)
  Destination:          inst_ov7670capt3/address_6 (FF)
  Requirement:          41.667ns
  Data Path Delay:      4.657ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock5b rising at 0.000ns
  Destination Clock:    clock5b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt3/we_reg to inst_ov7670capt3/address_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y56.YQ       Tcko                  0.652   inst_ov7670capt3/we_reg
                                                       inst_ov7670capt3/we_reg
    SLICE_X2Y35.G3       net (fanout=5)        1.786   inst_ov7670capt3/we_reg
    SLICE_X2Y35.Y        Tilo                  0.759   inst_ov7670capt3/address_not0001
                                                       inst_ov7670capt3/address_not00011
    SLICE_X0Y30.CE       net (fanout=12)       0.905   inst_ov7670capt3/address_not0001
    SLICE_X0Y30.CLK      Tceck                 0.555   inst_ov7670capt3/address<4>
                                                       inst_ov7670capt3/address_6
    -------------------------------------------------  ---------------------------
    Total                                      4.657ns (1.966ns logic, 2.691ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock5a = PERIOD TIMEGRP "clock5a" TS_ov7670_pclk3 HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------

Paths for end point inst_framebuffer3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAMB16_X0Y3.ADDRA1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.912ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt3/address_1 (FF)
  Destination:          inst_framebuffer3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.910ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.138 - 0.140)
  Source Clock:         clock5b rising at 41.667ns
  Destination Clock:    clock5b rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt3/address_1 to inst_framebuffer3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y28.XQ       Tcko                  0.474   inst_ov7670capt3/address<1>
                                                       inst_ov7670capt3/address_1
    RAMB16_X0Y3.ADDRA1   net (fanout=6)        0.567   inst_ov7670capt3/address<1>
    RAMB16_X0Y3.CLKA     Tbcka       (-Th)     0.131   inst_framebuffer3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      0.910ns (0.343ns logic, 0.567ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAMB16_X0Y3.ADDRA5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt3/address_5 (FF)
  Destination:          inst_framebuffer3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.018ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.138 - 0.139)
  Source Clock:         clock5b rising at 41.667ns
  Destination Clock:    clock5b rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt3/address_5 to inst_framebuffer3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y31.YQ       Tcko                  0.522   inst_ov7670capt3/address<0>
                                                       inst_ov7670capt3/address_5
    RAMB16_X0Y3.ADDRA5   net (fanout=6)        0.627   inst_ov7670capt3/address<5>
    RAMB16_X0Y3.CLKA     Tbcka       (-Th)     0.131   inst_framebuffer3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.018ns (0.391ns logic, 0.627ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAMB16_X0Y3.ADDRA2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.049ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt3/address_2 (FF)
  Destination:          inst_framebuffer3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.047ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.138 - 0.140)
  Source Clock:         clock5b rising at 41.667ns
  Destination Clock:    clock5b rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt3/address_2 to inst_framebuffer3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y28.YQ       Tcko                  0.522   inst_ov7670capt3/address<1>
                                                       inst_ov7670capt3/address_2
    RAMB16_X0Y3.ADDRA2   net (fanout=6)        0.656   inst_ov7670capt3/address<2>
    RAMB16_X0Y3.CLKA     Tbcka       (-Th)     0.131   inst_framebuffer3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.047ns (0.391ns logic, 0.656ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock5a = PERIOD TIMEGRP "clock5a" TS_ov7670_pclk3 HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: ov7670_vsync3/SR
  Logical resource: inst_ov7670capt3/latched_vsync/SR
  Location pin: F7.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.667ns
  High pulse: 20.833ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: ov7670_vsync3/SR
  Logical resource: inst_ov7670capt3/latched_vsync/SR
  Location pin: F7.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: ov7670_href3/SR
  Logical resource: inst_ov7670capt3/latched_href/SR
  Location pin: D5.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock6a = PERIOD TIMEGRP "clock6a" TS_ov7670_pclk4 HIGH 
50% INPUT_JITTER         0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 606 paths analyzed, 171 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.413ns.
--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt4/address_1 (SLICE_X66Y80.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt4/latched_vsync (FF)
  Destination:          inst_ov7670capt4/address_1 (FF)
  Requirement:          20.834ns
  Data Path Delay:      5.974ns (Levels of Logic = 1)
  Clock Path Skew:      -0.183ns (0.092 - 0.275)
  Source Clock:         clock6b falling at 20.833ns
  Destination Clock:    clock6b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt4/latched_vsync to inst_ov7670capt4/address_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C15.IQ1              Tiockiq               0.508   ov7670_vsync4
                                                       inst_ov7670capt4/latched_vsync
    SLICE_X75Y87.G3      net (fanout=24)       2.695   inst_ov7670capt4/latched_vsync
    SLICE_X75Y87.Y       Tilo                  0.704   inst_ov7670capt4/address_not0001
                                                       inst_ov7670capt4/address_not00011
    SLICE_X66Y80.CE      net (fanout=12)       1.512   inst_ov7670capt4/address_not0001
    SLICE_X66Y80.CLK     Tceck                 0.555   inst_ov7670capt4/address<1>
                                                       inst_ov7670capt4/address_1
    -------------------------------------------------  ---------------------------
    Total                                      5.974ns (1.767ns logic, 4.207ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt4/we_reg (FF)
  Destination:          inst_ov7670capt4/address_1 (FF)
  Requirement:          41.667ns
  Data Path Delay:      4.464ns (Levels of Logic = 1)
  Clock Path Skew:      -0.109ns (0.092 - 0.201)
  Source Clock:         clock6b rising at 0.000ns
  Destination Clock:    clock6b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt4/we_reg to inst_ov7670capt4/address_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y99.YQ      Tcko                  0.652   inst_ov7670capt4/we_reg
                                                       inst_ov7670capt4/we_reg
    SLICE_X75Y87.G4      net (fanout=5)        1.041   inst_ov7670capt4/we_reg
    SLICE_X75Y87.Y       Tilo                  0.704   inst_ov7670capt4/address_not0001
                                                       inst_ov7670capt4/address_not00011
    SLICE_X66Y80.CE      net (fanout=12)       1.512   inst_ov7670capt4/address_not0001
    SLICE_X66Y80.CLK     Tceck                 0.555   inst_ov7670capt4/address<1>
                                                       inst_ov7670capt4/address_1
    -------------------------------------------------  ---------------------------
    Total                                      4.464ns (1.911ns logic, 2.553ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt4/address_2 (SLICE_X66Y80.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt4/latched_vsync (FF)
  Destination:          inst_ov7670capt4/address_2 (FF)
  Requirement:          20.834ns
  Data Path Delay:      5.974ns (Levels of Logic = 1)
  Clock Path Skew:      -0.183ns (0.092 - 0.275)
  Source Clock:         clock6b falling at 20.833ns
  Destination Clock:    clock6b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt4/latched_vsync to inst_ov7670capt4/address_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C15.IQ1              Tiockiq               0.508   ov7670_vsync4
                                                       inst_ov7670capt4/latched_vsync
    SLICE_X75Y87.G3      net (fanout=24)       2.695   inst_ov7670capt4/latched_vsync
    SLICE_X75Y87.Y       Tilo                  0.704   inst_ov7670capt4/address_not0001
                                                       inst_ov7670capt4/address_not00011
    SLICE_X66Y80.CE      net (fanout=12)       1.512   inst_ov7670capt4/address_not0001
    SLICE_X66Y80.CLK     Tceck                 0.555   inst_ov7670capt4/address<1>
                                                       inst_ov7670capt4/address_2
    -------------------------------------------------  ---------------------------
    Total                                      5.974ns (1.767ns logic, 4.207ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt4/we_reg (FF)
  Destination:          inst_ov7670capt4/address_2 (FF)
  Requirement:          41.667ns
  Data Path Delay:      4.464ns (Levels of Logic = 1)
  Clock Path Skew:      -0.109ns (0.092 - 0.201)
  Source Clock:         clock6b rising at 0.000ns
  Destination Clock:    clock6b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt4/we_reg to inst_ov7670capt4/address_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y99.YQ      Tcko                  0.652   inst_ov7670capt4/we_reg
                                                       inst_ov7670capt4/we_reg
    SLICE_X75Y87.G4      net (fanout=5)        1.041   inst_ov7670capt4/we_reg
    SLICE_X75Y87.Y       Tilo                  0.704   inst_ov7670capt4/address_not0001
                                                       inst_ov7670capt4/address_not00011
    SLICE_X66Y80.CE      net (fanout=12)       1.512   inst_ov7670capt4/address_not0001
    SLICE_X66Y80.CLK     Tceck                 0.555   inst_ov7670capt4/address<1>
                                                       inst_ov7670capt4/address_2
    -------------------------------------------------  ---------------------------
    Total                                      4.464ns (1.911ns logic, 2.553ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt4/address_0 (SLICE_X66Y81.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt4/latched_vsync (FF)
  Destination:          inst_ov7670capt4/address_0 (FF)
  Requirement:          20.834ns
  Data Path Delay:      5.974ns (Levels of Logic = 1)
  Clock Path Skew:      -0.183ns (0.092 - 0.275)
  Source Clock:         clock6b falling at 20.833ns
  Destination Clock:    clock6b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt4/latched_vsync to inst_ov7670capt4/address_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C15.IQ1              Tiockiq               0.508   ov7670_vsync4
                                                       inst_ov7670capt4/latched_vsync
    SLICE_X75Y87.G3      net (fanout=24)       2.695   inst_ov7670capt4/latched_vsync
    SLICE_X75Y87.Y       Tilo                  0.704   inst_ov7670capt4/address_not0001
                                                       inst_ov7670capt4/address_not00011
    SLICE_X66Y81.CE      net (fanout=12)       1.512   inst_ov7670capt4/address_not0001
    SLICE_X66Y81.CLK     Tceck                 0.555   inst_ov7670capt4/address<0>
                                                       inst_ov7670capt4/address_0
    -------------------------------------------------  ---------------------------
    Total                                      5.974ns (1.767ns logic, 4.207ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt4/we_reg (FF)
  Destination:          inst_ov7670capt4/address_0 (FF)
  Requirement:          41.667ns
  Data Path Delay:      4.464ns (Levels of Logic = 1)
  Clock Path Skew:      -0.109ns (0.092 - 0.201)
  Source Clock:         clock6b rising at 0.000ns
  Destination Clock:    clock6b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt4/we_reg to inst_ov7670capt4/address_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y99.YQ      Tcko                  0.652   inst_ov7670capt4/we_reg
                                                       inst_ov7670capt4/we_reg
    SLICE_X75Y87.G4      net (fanout=5)        1.041   inst_ov7670capt4/we_reg
    SLICE_X75Y87.Y       Tilo                  0.704   inst_ov7670capt4/address_not0001
                                                       inst_ov7670capt4/address_not00011
    SLICE_X66Y81.CE      net (fanout=12)       1.512   inst_ov7670capt4/address_not0001
    SLICE_X66Y81.CLK     Tceck                 0.555   inst_ov7670capt4/address<0>
                                                       inst_ov7670capt4/address_0
    -------------------------------------------------  ---------------------------
    Total                                      4.464ns (1.911ns logic, 2.553ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock6a = PERIOD TIMEGRP "clock6a" TS_ov7670_pclk4 HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------

Paths for end point inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAMB16_X1Y11.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.766ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt4/d_latch_8 (FF)
  Destination:          inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.779ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.118 - 0.105)
  Source Clock:         clock6b rising at 41.667ns
  Destination Clock:    clock6b rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt4/d_latch_8 to inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y94.YQ      Tcko                  0.470   inst_ov7670capt4/d_latch<8>
                                                       inst_ov7670capt4/d_latch_8
    RAMB16_X1Y11.DIA0    net (fanout=2)        0.435   inst_ov7670capt4/d_latch<8>
    RAMB16_X1Y11.CLKA    Tbckd       (-Th)     0.126   inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      0.779ns (0.344ns logic, 0.435ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAMB16_X1Y12.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.967ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt4/d_latch_0 (FF)
  Destination:          inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.970ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.108 - 0.105)
  Source Clock:         clock6b rising at 41.667ns
  Destination Clock:    clock6b rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt4/d_latch_0 to inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y95.YQ      Tcko                  0.522   inst_ov7670capt4/d_latch<0>
                                                       inst_ov7670capt4/d_latch_0
    RAMB16_X1Y12.DIA0    net (fanout=3)        0.574   inst_ov7670capt4/d_latch<0>
    RAMB16_X1Y12.CLKA    Tbckd       (-Th)     0.126   inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      0.970ns (0.396ns logic, 0.574ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt4/d_latch_8 (SLICE_X79Y94.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.119ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt4/d_latch_0 (FF)
  Destination:          inst_ov7670capt4/d_latch_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.119ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clock6b rising at 41.667ns
  Destination Clock:    clock6b rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt4/d_latch_0 to inst_ov7670capt4/d_latch_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y95.YQ      Tcko                  0.522   inst_ov7670capt4/d_latch<0>
                                                       inst_ov7670capt4/d_latch_0
    SLICE_X79Y94.BY      net (fanout=3)        0.462   inst_ov7670capt4/d_latch<0>
    SLICE_X79Y94.CLK     Tckdi       (-Th)    -0.135   inst_ov7670capt4/d_latch<8>
                                                       inst_ov7670capt4/d_latch_8
    -------------------------------------------------  ---------------------------
    Total                                      1.119ns (0.657ns logic, 0.462ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock6a = PERIOD TIMEGRP "clock6a" TS_ov7670_pclk4 HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: ov7670_vsync4/SR
  Logical resource: inst_ov7670capt4/latched_vsync/SR
  Location pin: C15.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.667ns
  High pulse: 20.833ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: ov7670_vsync4/SR
  Logical resource: inst_ov7670capt4/latched_vsync/SR
  Location pin: C15.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: ov7670_href4/SR
  Logical resource: inst_ov7670capt4/latched_href/SR
  Location pin: D14.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clkcam
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clkcam                      |     10.000ns|      7.222ns|      3.974ns|            0|            0|         4698|         2411|
| TS_clk251                     |     40.000ns|     15.898ns|          N/A|            0|            0|         2411|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_ov7670_pclk1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_ov7670_pclk1                |     41.667ns|     20.000ns|      9.441ns|            0|            0|            0|          606|
| TS_clock3a                    |     41.667ns|      9.441ns|          N/A|            0|            0|          606|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_ov7670_pclk2
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_ov7670_pclk2                |     41.667ns|     20.000ns|     13.481ns|            0|            0|            0|          606|
| TS_clock4a                    |     41.667ns|     13.481ns|          N/A|            0|            0|          606|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_ov7670_pclk3
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_ov7670_pclk3                |     41.667ns|     20.000ns|     14.095ns|            0|            0|            0|          606|
| TS_clock5a                    |     41.667ns|     14.095ns|          N/A|            0|            0|          606|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_ov7670_pclk4
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_ov7670_pclk4                |     41.667ns|     20.000ns|     12.413ns|            0|            0|            0|          606|
| TS_clock6a                    |     41.667ns|     12.413ns|          N/A|            0|            0|          606|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clkcam
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkcam         |    7.677|    7.949|    6.243|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk1   |    8.437|    4.721|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk2   |    6.148|    6.741|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk3
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk3   |    5.953|    7.048|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk4
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk4   |    6.716|    6.207|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 9533 paths, 0 nets, and 3252 connections

Design statistics:
   Minimum period:  20.000ns{1}   (Maximum frequency:  50.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Aug  1 17:06:53 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 391 MB



