--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 12.482 ns
From           : SWITCH1
To             : T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[7]
From Clock     : --
To Clock       : clk50MHz
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 13.273 ns
From           : T8052:inst|RAM_Addr_r[9]
To             : DIG_4
From Clock     : clk50MHz
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 1.879 ns
From           : altera_internal_jtag~TDO
To             : altera_reserved_tdo
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 3.065 ns
From           : altera_internal_jtag~TMSUTAP
To             : sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0]
From Clock     : --
To Clock       : altera_internal_jtag~TCKUTAP
Failed Paths   : 0

Type           : Clock Setup: 'altpll0:inst4|altpll:altpll_component|_clk0'
Slack          : 5.216 ns
Required Time  : 30.00 MHz ( period = 33.333 ns )
Actual Time    : 35.57 MHz ( period = 28.117 ns )
From           : T8052:inst|T51:core51|Inst[4]
To             : T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg11
From Clock     : altpll0:inst4|altpll:altpll_component|_clk0
To Clock       : altpll0:inst4|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Setup: 'altera_internal_jtag~TCKUTAP'
Slack          : N/A
Required Time  : None
Actual Time    : 54.96 MHz ( period = 18.196 ns )
From           : T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]
To             : sld_hub:sld_hub_inst|hub_tdo
From Clock     : altera_internal_jtag~TCKUTAP
To Clock       : altera_internal_jtag~TCKUTAP
Failed Paths   : 0

Type           : Clock Hold: 'altpll0:inst4|altpll:altpll_component|_clk0'
Slack          : 0.727 ns
Required Time  : 30.00 MHz ( period = 33.333 ns )
Actual Time    : N/A
From           : T8052:inst|T51:core51|PC[10]
To             : T8052:inst|T51:core51|PC[10]
From Clock     : altpll0:inst4|altpll:altpll_component|_clk0
To Clock       : altpll0:inst4|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------

