[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/FuncDef/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 168
LIB: work
FILE: ${SURELOG_DIR}/tests/FuncDef/dut.sv
n<> u<167> t<Top_level_rule> c<1> l<1:1> el<17:1>
  n<> u<1> t<Null_rule> p<167> s<166> l<1:1>
  n<> u<166> t<Source_text> p<167> c<165> l<1:1> el<16:10>
    n<> u<165> t<Description> p<166> c<164> l<1:1> el<16:10>
      n<> u<164> t<Module_declaration> p<165> c<6> l<1:1> el<16:10>
        n<> u<6> t<Module_nonansi_header> p<164> c<2> s<122> l<1:1> el<1:35>
          n<module> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
          n<mulAddRecFNToRaw_preMul> u<3> t<STRING_CONST> p<6> s<4> l<1:8> el<1:31>
          n<> u<4> t<Package_import_declaration_list> p<6> s<5> l<1:32> el<1:32>
          n<> u<5> t<Port_list> p<6> l<1:32> el<1:34>
        n<> u<122> t<Module_item> p<164> c<121> s<162> l<3:1> el<11:12>
          n<> u<121> t<Non_port_module_item> p<122> c<120> l<3:1> el<11:12>
            n<> u<120> t<Module_or_generate_item> p<121> c<119> l<3:1> el<11:12>
              n<> u<119> t<Module_common_item> p<120> c<118> l<3:1> el<11:12>
                n<> u<118> t<Module_or_generate_item_declaration> p<119> c<117> l<3:1> el<11:12>
                  n<> u<117> t<Package_or_generate_item_declaration> p<118> c<116> l<3:1> el<11:12>
                    n<> u<116> t<Function_declaration> p<117> c<115> l<3:1> el<11:12>
                      n<> u<115> t<Function_body_declaration> p<116> c<10> l<3:10> el<11:12>
                        n<> u<10> t<Function_data_type_or_implicit> p<115> c<9> s<11> l<3:10> el<3:17>
                          n<> u<9> t<Function_data_type> p<10> c<8> l<3:10> el<3:17>
                            n<> u<8> t<Data_type> p<9> c<7> l<3:10> el<3:17>
                              n<> u<7> t<IntegerAtomType_Integer> p<8> l<3:10> el<3:17>
                        n<clog2> u<11> t<STRING_CONST> p<115> s<20> l<3:18> el<3:23>
                        n<> u<20> t<Tf_item_declaration_list> p<115> c<19> s<113> l<4:5> el<4:21>
                          n<> u<19> t<Tf_item_declaration> p<20> c<18> l<4:5> el<4:21>
                            n<> u<18> t<Tf_port_declaration> p<19> c<12> l<4:5> el<4:21>
                              n<> u<12> t<TfPortDir_Inp> p<18> s<15> l<4:5> el<4:10>
                              n<> u<15> t<Data_type_or_implicit> p<18> c<14> s<17> l<4:11> el<4:18>
                                n<> u<14> t<Data_type> p<15> c<13> l<4:11> el<4:18>
                                  n<> u<13> t<IntegerAtomType_Integer> p<14> l<4:11> el<4:18>
                              n<> u<17> t<Tf_variable_identifier_list> p<18> c<16> l<4:19> el<4:20>
                                n<a> u<16> t<STRING_CONST> p<17> l<4:19> el<4:20>
                        n<> u<113> t<Function_statement_or_null> p<115> c<112> s<114> l<6:5> el<9:8>
                          n<> u<112> t<Statement> p<113> c<111> l<6:5> el<9:8>
                            n<> u<111> t<Statement_item> p<112> c<110> l<6:5> el<9:8>
                              n<> u<110> t<Seq_block> p<111> c<41> l<6:5> el<9:8>
                                n<> u<41> t<Statement_or_null> p<110> c<40> s<108> l<7:9> el<7:19>
                                  n<> u<40> t<Statement> p<41> c<39> l<7:9> el<7:19>
                                    n<> u<39> t<Statement_item> p<40> c<38> l<7:9> el<7:19>
                                      n<> u<38> t<Blocking_assignment> p<39> c<37> l<7:9> el<7:18>
                                        n<> u<37> t<Operator_assignment> p<38> c<25> l<7:9> el<7:18>
                                          n<> u<25> t<Variable_lvalue> p<37> c<22> s<26> l<7:9> el<7:10>
                                            n<> u<22> t<Ps_or_hierarchical_identifier> p<25> c<21> s<24> l<7:9> el<7:10>
                                              n<a> u<21> t<STRING_CONST> p<22> l<7:9> el<7:10>
                                            n<> u<24> t<Select> p<25> c<23> l<7:11> el<7:11>
                                              n<> u<23> t<Bit_select> p<24> l<7:11> el<7:11>
                                          n<> u<26> t<AssignOp_Assign> p<37> s<36> l<7:11> el<7:12>
                                          n<> u<36> t<Expression> p<37> c<30> l<7:13> el<7:18>
                                            n<> u<30> t<Expression> p<36> c<29> s<35> l<7:13> el<7:14>
                                              n<> u<29> t<Primary> p<30> c<28> l<7:13> el<7:14>
                                                n<> u<28> t<Primary_literal> p<29> c<27> l<7:13> el<7:14>
                                                  n<a> u<27> t<STRING_CONST> p<28> l<7:13> el<7:14>
                                            n<> u<35> t<BinOp_Minus> p<36> s<34> l<7:15> el<7:16>
                                            n<> u<34> t<Expression> p<36> c<33> l<7:17> el<7:18>
                                              n<> u<33> t<Primary> p<34> c<32> l<7:17> el<7:18>
                                                n<> u<32> t<Primary_literal> p<33> c<31> l<7:17> el<7:18>
                                                  n<1> u<31> t<INT_CONST> p<32> l<7:17> el<7:18>
                                n<> u<108> t<Statement_or_null> p<110> c<107> s<109> l<8:9> el<8:60>
                                  n<> u<107> t<Statement> p<108> c<106> l<8:9> el<8:60>
                                    n<> u<106> t<Statement_item> p<107> c<105> l<8:9> el<8:60>
                                      n<> u<105> t<Loop_statement> p<106> c<104> l<8:9> el<8:60>
                                        n<> u<104> t<FOR> p<105> s<53> l<8:9> el<8:12>
                                        n<> u<53> t<For_initialization> p<105> c<52> s<63> l<8:14> el<8:23>
                                          n<> u<52> t<Variable_assignment_list> p<53> c<51> l<8:14> el<8:23>
                                            n<> u<51> t<Variable_assignment> p<52> c<46> l<8:14> el<8:23>
                                              n<> u<46> t<Variable_lvalue> p<51> c<43> s<50> l<8:14> el<8:19>
                                                n<> u<43> t<Ps_or_hierarchical_identifier> p<46> c<42> s<45> l<8:14> el<8:19>
                                                  n<clog2> u<42> t<STRING_CONST> p<43> l<8:14> el<8:19>
                                                n<> u<45> t<Select> p<46> c<44> l<8:20> el<8:20>
                                                  n<> u<44> t<Bit_select> p<45> l<8:20> el<8:20>
                                              n<> u<50> t<Expression> p<51> c<49> l<8:22> el<8:23>
                                                n<> u<49> t<Primary> p<50> c<48> l<8:22> el<8:23>
                                                  n<> u<48> t<Primary_literal> p<49> c<47> l<8:22> el<8:23>
                                                    n<0> u<47> t<INT_CONST> p<48> l<8:22> el<8:23>
                                        n<> u<63> t<Expression> p<105> c<57> s<82> l<8:25> el<8:30>
                                          n<> u<57> t<Expression> p<63> c<56> s<62> l<8:25> el<8:26>
                                            n<> u<56> t<Primary> p<57> c<55> l<8:25> el<8:26>
                                              n<> u<55> t<Primary_literal> p<56> c<54> l<8:25> el<8:26>
                                                n<a> u<54> t<STRING_CONST> p<55> l<8:25> el<8:26>
                                          n<> u<62> t<BinOp_Great> p<63> s<61> l<8:27> el<8:28>
                                          n<> u<61> t<Expression> p<63> c<60> l<8:29> el<8:30>
                                            n<> u<60> t<Primary> p<61> c<59> l<8:29> el<8:30>
                                              n<> u<59> t<Primary_literal> p<60> c<58> l<8:29> el<8:30>
                                                n<0> u<58> t<INT_CONST> p<59> l<8:29> el<8:30>
                                        n<> u<82> t<For_step> p<105> c<81> s<103> l<8:32> el<8:49>
                                          n<> u<81> t<For_step_assignment> p<82> c<80> l<8:32> el<8:49>
                                            n<> u<80> t<Operator_assignment> p<81> c<68> l<8:32> el<8:49>
                                              n<> u<68> t<Variable_lvalue> p<80> c<65> s<69> l<8:32> el<8:37>
                                                n<> u<65> t<Ps_or_hierarchical_identifier> p<68> c<64> s<67> l<8:32> el<8:37>
                                                  n<clog2> u<64> t<STRING_CONST> p<65> l<8:32> el<8:37>
                                                n<> u<67> t<Select> p<68> c<66> l<8:38> el<8:38>
                                                  n<> u<66> t<Bit_select> p<67> l<8:38> el<8:38>
                                              n<> u<69> t<AssignOp_Assign> p<80> s<79> l<8:38> el<8:39>
                                              n<> u<79> t<Expression> p<80> c<73> l<8:40> el<8:49>
                                                n<> u<73> t<Expression> p<79> c<72> s<78> l<8:40> el<8:45>
                                                  n<> u<72> t<Primary> p<73> c<71> l<8:40> el<8:45>
                                                    n<> u<71> t<Primary_literal> p<72> c<70> l<8:40> el<8:45>
                                                      n<clog2> u<70> t<STRING_CONST> p<71> l<8:40> el<8:45>
                                                n<> u<78> t<BinOp_Plus> p<79> s<77> l<8:46> el<8:47>
                                                n<> u<77> t<Expression> p<79> c<76> l<8:48> el<8:49>
                                                  n<> u<76> t<Primary> p<77> c<75> l<8:48> el<8:49>
                                                    n<> u<75> t<Primary_literal> p<76> c<74> l<8:48> el<8:49>
                                                      n<1> u<74> t<INT_CONST> p<75> l<8:48> el<8:49>
                                        n<> u<103> t<Statement_or_null> p<105> c<102> l<8:51> el<8:60>
                                          n<> u<102> t<Statement> p<103> c<101> l<8:51> el<8:60>
                                            n<> u<101> t<Statement_item> p<102> c<100> l<8:51> el<8:60>
                                              n<> u<100> t<Blocking_assignment> p<101> c<99> l<8:51> el<8:59>
                                                n<> u<99> t<Operator_assignment> p<100> c<87> l<8:51> el<8:59>
                                                  n<> u<87> t<Variable_lvalue> p<99> c<84> s<88> l<8:51> el<8:52>
                                                    n<> u<84> t<Ps_or_hierarchical_identifier> p<87> c<83> s<86> l<8:51> el<8:52>
                                                      n<a> u<83> t<STRING_CONST> p<84> l<8:51> el<8:52>
                                                    n<> u<86> t<Select> p<87> c<85> l<8:53> el<8:53>
                                                      n<> u<85> t<Bit_select> p<86> l<8:53> el<8:53>
                                                  n<> u<88> t<AssignOp_Assign> p<99> s<98> l<8:53> el<8:54>
                                                  n<> u<98> t<Expression> p<99> c<92> l<8:55> el<8:59>
                                                    n<> u<92> t<Expression> p<98> c<91> s<97> l<8:55> el<8:56>
                                                      n<> u<91> t<Primary> p<92> c<90> l<8:55> el<8:56>
                                                        n<> u<90> t<Primary_literal> p<91> c<89> l<8:55> el<8:56>
                                                          n<a> u<89> t<STRING_CONST> p<90> l<8:55> el<8:56>
                                                    n<> u<97> t<BinOp_ShiftRight> p<98> s<96> l<8:56> el<8:58>
                                                    n<> u<96> t<Expression> p<98> c<95> l<8:58> el<8:59>
                                                      n<> u<95> t<Primary> p<96> c<94> l<8:58> el<8:59>
                                                        n<> u<94> t<Primary_literal> p<95> c<93> l<8:58> el<8:59>
                                                          n<1> u<93> t<INT_CONST> p<94> l<8:58> el<8:59>
                                n<> u<109> t<END> p<110> l<9:5> el<9:8>
                        n<> u<114> t<ENDFUNCTION> p<115> l<11:1> el<11:12>
        n<> u<162> t<Module_item> p<164> c<161> s<163> l<13:5> el<15:66>
          n<> u<161> t<Non_port_module_item> p<162> c<160> l<13:5> el<15:66>
            n<> u<160> t<Module_or_generate_item> p<161> c<159> l<13:5> el<15:66>
              n<> u<159> t<Udp_instantiation> p<160> c<123> l<13:5> el<15:66>
                n<countLeadingZeros> u<123> t<STRING_CONST> p<159> s<146> l<13:5> el<13:22>
                n<> u<146> t<Delay2> p<159> c<145> s<158> l<13:22> el<13:49>
                  n<> u<145> t<Mintypmax_expression> p<146> c<144> l<13:24> el<13:48>
                    n<> u<144> t<Expression> p<145> c<138> l<13:24> el<13:48>
                      n<> u<138> t<Expression> p<144> c<137> s<143> l<13:24> el<13:44>
                        n<> u<137> t<Primary> p<138> c<136> l<13:24> el<13:44>
                          n<> u<136> t<Complex_func_call> p<137> c<124> l<13:24> el<13:44>
                            n<clog2> u<124> t<STRING_CONST> p<136> s<135> l<13:24> el<13:29>
                            n<> u<135> t<Argument_list> p<136> c<134> l<13:30> el<13:43>
                              n<> u<134> t<Expression> p<135> c<128> l<13:30> el<13:43>
                                n<> u<128> t<Expression> p<134> c<127> s<133> l<13:30> el<13:39>
                                  n<> u<127> t<Primary> p<128> c<126> l<13:30> el<13:39>
                                    n<> u<126> t<Primary_literal> p<127> c<125> l<13:30> el<13:39>
                                      n<prodWidth> u<125> t<STRING_CONST> p<126> l<13:30> el<13:39>
                                n<> u<133> t<BinOp_Plus> p<134> s<132> l<13:40> el<13:41>
                                n<> u<132> t<Expression> p<134> c<131> l<13:42> el<13:43>
                                  n<> u<131> t<Primary> p<132> c<130> l<13:42> el<13:43>
                                    n<> u<130> t<Primary_literal> p<131> c<129> l<13:42> el<13:43>
                                      n<4> u<129> t<INT_CONST> p<130> l<13:42> el<13:43>
                      n<> u<143> t<BinOp_Minus> p<144> s<142> l<13:45> el<13:46>
                      n<> u<142> t<Expression> p<144> c<141> l<13:47> el<13:48>
                        n<> u<141> t<Primary> p<142> c<140> l<13:47> el<13:48>
                          n<> u<140> t<Primary_literal> p<141> c<139> l<13:47> el<13:48>
                            n<1> u<139> t<INT_CONST> p<140> l<13:47> el<13:48>
                n<> u<158> t<Udp_instance> p<159> c<148> l<14:9> el<15:65>
                  n<> u<148> t<Name_of_instance> p<158> c<147> s<153> l<14:9> el<14:34>
                    n<countLeadingZeros_notCDom> u<147> t<STRING_CONST> p<148> l<14:9> el<14:34>
                  n<> u<153> t<Net_lvalue> p<158> c<150> s<157> l<15:13> el<15:38>
                    n<> u<150> t<Ps_or_hierarchical_identifier> p<153> c<149> s<152> l<15:13> el<15:38>
                      n<notCDom_reduced2AbsSigSum> u<149> t<STRING_CONST> p<150> l<15:13> el<15:38>
                    n<> u<152> t<Constant_select> p<153> c<151> l<15:38> el<15:38>
                      n<> u<151> t<Constant_bit_select> p<152> l<15:38> el<15:38>
                  n<> u<157> t<Expression> p<158> c<156> l<15:40> el<15:64>
                    n<> u<156> t<Primary> p<157> c<155> l<15:40> el<15:64>
                      n<> u<155> t<Primary_literal> p<156> c<154> l<15:40> el<15:64>
                        n<notCDom_normDistReduced2> u<154> t<STRING_CONST> p<155> l<15:40> el<15:64>
        n<> u<163> t<ENDMODULE> p<164> l<16:1> el<16:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/FuncDef/dut.sv:1:1: No timescale set for "mulAddRecFNToRaw_preMul".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/FuncDef/dut.sv:1:1: Compile module "work@mulAddRecFNToRaw_preMul".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Assignment                                             4
Begin                                                  1
Constant                                               5
Design                                                 1
ForStmt                                                1
Function                                               1
IODecl                                                 1
Identifier                                             2
IntegerTypespec                                        2
Module                                                 1
ModuleTypespec                                         1
Operation                                              4
PrimTerm                                               2
RefObj                                                10
RefTypespec                                            2
SourceFile                                             1
Udp                                                    1
=== UHDM Object Stats End ===
[ERR:IG0807] ${SURELOG_DIR}/tests/FuncDef/dut.sv:3:10: Bad relative location: Child: 9, RefTypespec,  Parent: 6, Function, clog2.
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/FuncDef/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/FuncDef/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllModules:
\_Module: work@mulAddRecFNToRaw_preMul (work@mulAddRecFNToRaw_preMul), file:${SURELOG_DIR}/tests/FuncDef/dut.sv, line:1:1, endln:16:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@mulAddRecFNToRaw_preMul)
    |vpiParent:
    \_Module: work@mulAddRecFNToRaw_preMul (work@mulAddRecFNToRaw_preMul), file:${SURELOG_DIR}/tests/FuncDef/dut.sv, line:1:1, endln:16:10
    |vpiName:work@mulAddRecFNToRaw_preMul
  |vpiInternalScope:
  \_Function: (work@mulAddRecFNToRaw_preMul.clog2), line:3:1, endln:11:12
    |vpiParent:
    \_Module: work@mulAddRecFNToRaw_preMul (work@mulAddRecFNToRaw_preMul), file:${SURELOG_DIR}/tests/FuncDef/dut.sv, line:1:1, endln:16:10
    |vpiName:
    \_Identifier: (clog2)
      |vpiParent:
      \_Function: (work@mulAddRecFNToRaw_preMul.clog2), line:3:1, endln:11:12
      |vpiName:clog2
    |vpiFullName:work@mulAddRecFNToRaw_preMul.clog2
    |vpiInternalScope:
    \_Begin: (work@mulAddRecFNToRaw_preMul.clog2), line:6:5, endln:9:8
      |vpiParent:
      \_Function: (work@mulAddRecFNToRaw_preMul.clog2), line:3:1, endln:11:12
      |vpiFullName:work@mulAddRecFNToRaw_preMul.clog2
      |vpiInternalScope:
      \_ForStmt: (work@mulAddRecFNToRaw_preMul.clog2), line:8:9, endln:8:60
        |vpiParent:
        \_Begin: (work@mulAddRecFNToRaw_preMul.clog2), line:6:5, endln:9:8
        |vpiFullName:work@mulAddRecFNToRaw_preMul.clog2
        |vpiForInitStmt:
        \_Assignment: , line:8:14, endln:8:23
          |vpiParent:
          \_ForStmt: (work@mulAddRecFNToRaw_preMul.clog2), line:8:9, endln:8:60
          |vpiRhs:
          \_Constant: , line:8:22, endln:8:23
            |vpiParent:
            \_Assignment: , line:8:14, endln:8:23
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiLhs:
          \_RefObj: (work@mulAddRecFNToRaw_preMul.clog2.clog2), line:8:14, endln:8:19
            |vpiParent:
            \_Assignment: , line:8:14, endln:8:23
            |vpiName:clog2
            |vpiFullName:work@mulAddRecFNToRaw_preMul.clog2.clog2
            |vpiActual:
            \_Function: (work@mulAddRecFNToRaw_preMul.clog2), line:3:1, endln:11:12
        |vpiForIncStmt:
        \_Assignment: , line:8:32, endln:8:49
          |vpiParent:
          \_ForStmt: (work@mulAddRecFNToRaw_preMul.clog2), line:8:9, endln:8:60
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_Operation: , line:8:40, endln:8:49
            |vpiParent:
            \_Assignment: , line:8:32, endln:8:49
            |vpiOpType:24
            |vpiOperand:
            \_RefObj: (work@mulAddRecFNToRaw_preMul.clog2.clog2), line:8:40, endln:8:45
              |vpiParent:
              \_Operation: , line:8:40, endln:8:49
              |vpiName:clog2
              |vpiFullName:work@mulAddRecFNToRaw_preMul.clog2.clog2
              |vpiActual:
              \_Function: (work@mulAddRecFNToRaw_preMul.clog2), line:3:1, endln:11:12
            |vpiOperand:
            \_Constant: , line:8:48, endln:8:49
              |vpiParent:
              \_Operation: , line:8:40, endln:8:49
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
          |vpiLhs:
          \_RefObj: (work@mulAddRecFNToRaw_preMul.clog2.clog2), line:8:32, endln:8:37
            |vpiParent:
            \_Assignment: , line:8:32, endln:8:49
            |vpiName:clog2
            |vpiFullName:work@mulAddRecFNToRaw_preMul.clog2.clog2
            |vpiActual:
            \_Function: (work@mulAddRecFNToRaw_preMul.clog2), line:3:1, endln:11:12
        |vpiCondition:
        \_Operation: , line:8:25, endln:8:30
          |vpiParent:
          \_ForStmt: (work@mulAddRecFNToRaw_preMul.clog2), line:8:9, endln:8:60
          |vpiOpType:18
          |vpiOperand:
          \_RefObj: (work@mulAddRecFNToRaw_preMul.clog2.a), line:8:25, endln:8:26
            |vpiParent:
            \_Operation: , line:8:25, endln:8:30
            |vpiName:a
            |vpiFullName:work@mulAddRecFNToRaw_preMul.clog2.a
            |vpiActual:
            \_IODecl: (a), line:4:19, endln:4:20
          |vpiOperand:
          \_Constant: , line:8:29, endln:8:30
            |vpiParent:
            \_Operation: , line:8:25, endln:8:30
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
        |vpiStmt:
        \_Assignment: , line:8:51, endln:8:59
          |vpiParent:
          \_ForStmt: (work@mulAddRecFNToRaw_preMul.clog2), line:8:9, endln:8:60
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_Operation: , line:8:55, endln:8:59
            |vpiParent:
            \_Assignment: , line:8:51, endln:8:59
            |vpiOpType:23
            |vpiOperand:
            \_RefObj: (work@mulAddRecFNToRaw_preMul.clog2.a), line:8:55, endln:8:56
              |vpiParent:
              \_Operation: , line:8:55, endln:8:59
              |vpiName:a
              |vpiFullName:work@mulAddRecFNToRaw_preMul.clog2.a
              |vpiActual:
              \_IODecl: (a), line:4:19, endln:4:20
            |vpiOperand:
            \_Constant: , line:8:58, endln:8:59
              |vpiParent:
              \_Operation: , line:8:55, endln:8:59
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
          |vpiLhs:
          \_RefObj: (work@mulAddRecFNToRaw_preMul.clog2.a), line:8:51, endln:8:52
            |vpiParent:
            \_Assignment: , line:8:51, endln:8:59
            |vpiName:a
            |vpiFullName:work@mulAddRecFNToRaw_preMul.clog2.a
            |vpiActual:
            \_IODecl: (a), line:4:19, endln:4:20
      |vpiStmt:
      \_Assignment: , line:7:9, endln:7:18
        |vpiParent:
        \_Begin: (work@mulAddRecFNToRaw_preMul.clog2), line:6:5, endln:9:8
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_Operation: , line:7:13, endln:7:18
          |vpiParent:
          \_Assignment: , line:7:9, endln:7:18
          |vpiOpType:11
          |vpiOperand:
          \_RefObj: (work@mulAddRecFNToRaw_preMul.clog2.a), line:7:13, endln:7:14
            |vpiParent:
            \_Operation: , line:7:13, endln:7:18
            |vpiName:a
            |vpiFullName:work@mulAddRecFNToRaw_preMul.clog2.a
            |vpiActual:
            \_IODecl: (a), line:4:19, endln:4:20
          |vpiOperand:
          \_Constant: , line:7:17, endln:7:18
            |vpiParent:
            \_Operation: , line:7:13, endln:7:18
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
        |vpiLhs:
        \_RefObj: (work@mulAddRecFNToRaw_preMul.clog2.a), line:7:9, endln:7:10
          |vpiParent:
          \_Assignment: , line:7:9, endln:7:18
          |vpiName:a
          |vpiFullName:work@mulAddRecFNToRaw_preMul.clog2.a
          |vpiActual:
          \_IODecl: (a), line:4:19, endln:4:20
      |vpiStmt:
      \_ForStmt: (work@mulAddRecFNToRaw_preMul.clog2), line:8:9, endln:8:60
    |vpiTypedef:
    \_IntegerTypespec: 
      |vpiParent:
      \_Function: (work@mulAddRecFNToRaw_preMul.clog2), line:3:1, endln:11:12
      |vpiSigned:1
    |vpiImportTypespec:
    \_IntegerTypespec: 
    |vpiVisibility:1
    |vpiReturn:
    \_RefTypespec: (work@mulAddRecFNToRaw_preMul.clog2), line:3:10, endln:3:17
      |vpiParent:
      \_Function: (work@mulAddRecFNToRaw_preMul.clog2), line:3:1, endln:11:12
      |vpiFullName:work@mulAddRecFNToRaw_preMul.clog2
      |vpiActual:
      \_IntegerTypespec: 
    |vpiIODecl:
    \_IODecl: (a), line:4:19, endln:4:20
      |vpiParent:
      \_Function: (work@mulAddRecFNToRaw_preMul.clog2), line:3:1, endln:11:12
      |vpiDirection:1
      |vpiName:a
      |vpiTypedef:
      \_RefTypespec: (work@mulAddRecFNToRaw_preMul.clog2.a), line:4:11, endln:4:18
        |vpiParent:
        \_IODecl: (a), line:4:19, endln:4:20
        |vpiFullName:work@mulAddRecFNToRaw_preMul.clog2.a
        |vpiActual:
        \_IntegerTypespec: 
    |vpiStmt:
    \_Begin: (work@mulAddRecFNToRaw_preMul.clog2), line:6:5, endln:9:8
  |vpiImportTypespec:
  \_Function: (work@mulAddRecFNToRaw_preMul.clog2), line:3:1, endln:11:12
  |vpiImportTypespec:
  \_LogicNet: (work@mulAddRecFNToRaw_preMul.notCDom_reduced2AbsSigSum), line:15:13, endln:15:38
    |vpiParent:
    \_Module: work@mulAddRecFNToRaw_preMul (work@mulAddRecFNToRaw_preMul), file:${SURELOG_DIR}/tests/FuncDef/dut.sv, line:1:1, endln:16:10
    |vpiName:notCDom_reduced2AbsSigSum
    |vpiFullName:work@mulAddRecFNToRaw_preMul.notCDom_reduced2AbsSigSum
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@mulAddRecFNToRaw_preMul.notCDom_normDistReduced2), line:15:40, endln:15:64
    |vpiParent:
    \_Module: work@mulAddRecFNToRaw_preMul (work@mulAddRecFNToRaw_preMul), file:${SURELOG_DIR}/tests/FuncDef/dut.sv, line:1:1, endln:16:10
    |vpiName:notCDom_normDistReduced2
    |vpiFullName:work@mulAddRecFNToRaw_preMul.notCDom_normDistReduced2
    |vpiNetType:1
  |vpiDefName:work@mulAddRecFNToRaw_preMul
  |vpiTaskFunc:
  \_Function: (work@mulAddRecFNToRaw_preMul.clog2), line:3:1, endln:11:12
  |vpiNet:
  \_LogicNet: (work@mulAddRecFNToRaw_preMul.notCDom_reduced2AbsSigSum), line:15:13, endln:15:38
  |vpiNet:
  \_LogicNet: (work@mulAddRecFNToRaw_preMul.notCDom_normDistReduced2), line:15:40, endln:15:64
  |vpiPrimitive:
  \_Udp: countLeadingZeros (work@mulAddRecFNToRaw_preMul.countLeadingZeros_notCDom), file:${SURELOG_DIR}/tests/FuncDef/dut.sv, line:13:5, endln:15:66
    |vpiParent:
    \_Module: work@mulAddRecFNToRaw_preMul (work@mulAddRecFNToRaw_preMul), file:${SURELOG_DIR}/tests/FuncDef/dut.sv, line:1:1, endln:16:10
    |vpiDefName:countLeadingZeros
    |vpiName:countLeadingZeros_notCDom
    |vpiFullName:work@mulAddRecFNToRaw_preMul.countLeadingZeros_notCDom
    |vpiPrimTerm:
    \_PrimTerm: , line:15:13, endln:15:38
      |vpiParent:
      \_Udp: countLeadingZeros (work@mulAddRecFNToRaw_preMul.countLeadingZeros_notCDom), file:${SURELOG_DIR}/tests/FuncDef/dut.sv, line:13:5, endln:15:66
      |vpiDirection:2
      |vpiExpr:
      \_RefObj: (work@mulAddRecFNToRaw_preMul.countLeadingZeros_notCDom.notCDom_reduced2AbsSigSum), line:15:13, endln:15:38
        |vpiParent:
        \_PrimTerm: , line:15:13, endln:15:38
        |vpiName:notCDom_reduced2AbsSigSum
        |vpiFullName:work@mulAddRecFNToRaw_preMul.countLeadingZeros_notCDom.notCDom_reduced2AbsSigSum
        |vpiActual:
        \_LogicNet: (work@mulAddRecFNToRaw_preMul.notCDom_reduced2AbsSigSum), line:15:13, endln:15:38
    |vpiPrimTerm:
    \_PrimTerm: , line:15:40, endln:15:64
      |vpiParent:
      \_Udp: countLeadingZeros (work@mulAddRecFNToRaw_preMul.countLeadingZeros_notCDom), file:${SURELOG_DIR}/tests/FuncDef/dut.sv, line:13:5, endln:15:66
      |vpiDirection:1
      |vpiTermIndex:1
      |vpiExpr:
      \_RefObj: (work@mulAddRecFNToRaw_preMul.countLeadingZeros_notCDom.notCDom_normDistReduced2), line:15:40, endln:15:64
        |vpiParent:
        \_PrimTerm: , line:15:40, endln:15:64
        |vpiName:notCDom_normDistReduced2
        |vpiFullName:work@mulAddRecFNToRaw_preMul.countLeadingZeros_notCDom.notCDom_normDistReduced2
        |vpiActual:
        \_LogicNet: (work@mulAddRecFNToRaw_preMul.notCDom_normDistReduced2), line:15:40, endln:15:64
|vpiTypedef:
\_ModuleTypespec: (mulAddRecFNToRaw_preMul)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:mulAddRecFNToRaw_preMul
  |vpiModule:
  \_Module: work@mulAddRecFNToRaw_preMul (work@mulAddRecFNToRaw_preMul), file:${SURELOG_DIR}/tests/FuncDef/dut.sv, line:1:1, endln:16:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 1
[   NOTE] : 0
