|CPU
test_ready <= Datapath:inst.test_ready
opcode[0] <= Datapath:inst.opcode[0]
opcode[1] <= Datapath:inst.opcode[1]
opcode[2] <= Datapath:inst.opcode[2]
opcode[3] <= Datapath:inst.opcode[3]
clk => MultiCycleCounter:inst9.clk
clk => Datapath:inst.clk
pin_name1 <= inst11.DB_MAX_OUTPUT_PORT_TYPE
zerosignal <= Datapath:inst.zerosignal
branchsignal <= Control2:inst14.BRANCH
fpu_in1[0] <= Datapath:inst.fpu_in1[0]
fpu_in1[1] <= Datapath:inst.fpu_in1[1]
fpu_in1[2] <= Datapath:inst.fpu_in1[2]
fpu_in1[3] <= Datapath:inst.fpu_in1[3]
fpu_in1[4] <= Datapath:inst.fpu_in1[4]
fpu_in1[5] <= Datapath:inst.fpu_in1[5]
fpu_in1[6] <= Datapath:inst.fpu_in1[6]
fpu_in1[7] <= Datapath:inst.fpu_in1[7]
fpu_in2[0] <= Datapath:inst.fpu_in2[0]
fpu_in2[1] <= Datapath:inst.fpu_in2[1]
fpu_in2[2] <= Datapath:inst.fpu_in2[2]
fpu_in2[3] <= Datapath:inst.fpu_in2[3]
fpu_in2[4] <= Datapath:inst.fpu_in2[4]
fpu_in2[5] <= Datapath:inst.fpu_in2[5]
fpu_in2[6] <= Datapath:inst.fpu_in2[6]
fpu_in2[7] <= Datapath:inst.fpu_in2[7]
fpu_op[0] <= Datapath:inst.fpu_op[0]
fpu_op[1] <= Datapath:inst.fpu_op[1]
fpu_op[2] <= Datapath:inst.fpu_op[2]
PC[0] <= Datapath:inst.PC[0]
PC[1] <= Datapath:inst.PC[1]
PC[2] <= Datapath:inst.PC[2]
PC[3] <= Datapath:inst.PC[3]
PC[4] <= Datapath:inst.PC[4]
PC[5] <= Datapath:inst.PC[5]
PC[6] <= Datapath:inst.PC[6]
PC[7] <= Datapath:inst.PC[7]
R0[0] <= Datapath:inst.R0[0]
R0[1] <= Datapath:inst.R0[1]
R0[2] <= Datapath:inst.R0[2]
R0[3] <= Datapath:inst.R0[3]
R0[4] <= Datapath:inst.R0[4]
R0[5] <= Datapath:inst.R0[5]
R0[6] <= Datapath:inst.R0[6]
R0[7] <= Datapath:inst.R0[7]
R1[0] <= Datapath:inst.R1[0]
R1[1] <= Datapath:inst.R1[1]
R1[2] <= Datapath:inst.R1[2]
R1[3] <= Datapath:inst.R1[3]
R1[4] <= Datapath:inst.R1[4]
R1[5] <= Datapath:inst.R1[5]
R1[6] <= Datapath:inst.R1[6]
R1[7] <= Datapath:inst.R1[7]
R2[0] <= Datapath:inst.R2[0]
R2[1] <= Datapath:inst.R2[1]
R2[2] <= Datapath:inst.R2[2]
R2[3] <= Datapath:inst.R2[3]
R2[4] <= Datapath:inst.R2[4]
R2[5] <= Datapath:inst.R2[5]
R2[6] <= Datapath:inst.R2[6]
R2[7] <= Datapath:inst.R2[7]
R3[0] <= Datapath:inst.R3[0]
R3[1] <= Datapath:inst.R3[1]
R3[2] <= Datapath:inst.R3[2]
R3[3] <= Datapath:inst.R3[3]
R3[4] <= Datapath:inst.R3[4]
R3[5] <= Datapath:inst.R3[5]
R3[6] <= Datapath:inst.R3[6]
R3[7] <= Datapath:inst.R3[7]
R4[0] <= Datapath:inst.R4[0]
R4[1] <= Datapath:inst.R4[1]
R4[2] <= Datapath:inst.R4[2]
R4[3] <= Datapath:inst.R4[3]
R4[4] <= Datapath:inst.R4[4]
R4[5] <= Datapath:inst.R4[5]
R4[6] <= Datapath:inst.R4[6]
R4[7] <= Datapath:inst.R4[7]
R5[0] <= Datapath:inst.R5[0]
R5[1] <= Datapath:inst.R5[1]
R5[2] <= Datapath:inst.R5[2]
R5[3] <= Datapath:inst.R5[3]
R5[4] <= Datapath:inst.R5[4]
R5[5] <= Datapath:inst.R5[5]
R5[6] <= Datapath:inst.R5[6]
R5[7] <= Datapath:inst.R5[7]
R6[0] <= Datapath:inst.R6[0]
R6[1] <= Datapath:inst.R6[1]
R6[2] <= Datapath:inst.R6[2]
R6[3] <= Datapath:inst.R6[3]
R6[4] <= Datapath:inst.R6[4]
R6[5] <= Datapath:inst.R6[5]
R6[6] <= Datapath:inst.R6[6]
R6[7] <= Datapath:inst.R6[7]
R7[0] <= Datapath:inst.R7[0]
R7[1] <= Datapath:inst.R7[1]
R7[2] <= Datapath:inst.R7[2]
R7[3] <= Datapath:inst.R7[3]
R7[4] <= Datapath:inst.R7[4]
R7[5] <= Datapath:inst.R7[5]
R7[6] <= Datapath:inst.R7[6]
R7[7] <= Datapath:inst.R7[7]
reg_read_addr2[0] <= Datapath:inst.reg_read_addr2[0]
reg_read_addr2[1] <= Datapath:inst.reg_read_addr2[1]
reg_read_addr2[2] <= Datapath:inst.reg_read_addr2[2]
reg_write_addr[0] <= Datapath:inst.reg_write_addr[0]
reg_write_addr[1] <= Datapath:inst.reg_write_addr[1]
reg_write_addr[2] <= Datapath:inst.reg_write_addr[2]
test_out[0] <= Datapath:inst.test_out[0]
test_out[1] <= Datapath:inst.test_out[1]
test_out[2] <= Datapath:inst.test_out[2]
test_out[3] <= Datapath:inst.test_out[3]
test_out[4] <= Datapath:inst.test_out[4]
test_out[5] <= Datapath:inst.test_out[5]
test_out[6] <= Datapath:inst.test_out[6]
test_out[7] <= Datapath:inst.test_out[7]


|CPU|Datapath:inst
zero <= ALU:inst3.zero
clk => ALU:inst3.clk
clk => Register_File:inst5.clk
clk => inst31.IN0
clk => regByte:inst6.Clk
clk => instReg:inst4.Clk
clk => inst7.IN0
clk => FPU:inst15.clk
clk => regByte:inst25.Clk
clk => Data_Memory:inst2.clk
RegWrite => Register_File:inst5.WriteReg
JAL => 2x8mux:inst27.SEL
JAL => mux2x4:inst34.Sel
PC[0] <= regByte:inst6.R[0]
PC[1] <= regByte:inst6.R[1]
PC[2] <= regByte:inst6.R[2]
PC[3] <= regByte:inst6.R[3]
PC[4] <= regByte:inst6.R[4]
PC[5] <= regByte:inst6.R[5]
PC[6] <= regByte:inst6.R[6]
PC[7] <= regByte:inst6.R[7]
PCWrite => regByte:inst6.Write
RtoPC => 2x8mux:inst29.SEL
Jump => 2x8mux:inst19.SEL
IRWrite => instReg:inst4.IRWrite
Branch => inst18.IN0
ALUReady <= BUSMUX:inst36.result[0]
FPSignal => BUSMUX:inst36.sel
FPSignal => 2x8mux:inst32.SEL
FPUOp[0] => FPU:inst15.op[0]
FPUOp[0] => fpu_op[0].DATAIN
FPUOp[1] => FPU:inst15.op[1]
FPUOp[1] => fpu_op[1].DATAIN
FPUOp[2] => FPU:inst15.op[2]
FPUOp[2] => fpu_op[2].DATAIN
MemtoReg => inst26.IN0
ALUOut[0] <= ALU:inst3.out[0]
ALUOut[1] <= ALU:inst3.out[1]
ALUOut[2] <= ALU:inst3.out[2]
ALUOut[3] <= ALU:inst3.out[3]
ALUOut[4] <= ALU:inst3.out[4]
ALUOut[5] <= ALU:inst3.out[5]
ALUOut[6] <= ALU:inst3.out[6]
ALUOut[7] <= ALU:inst3.out[7]
MemWrite => Data_Memory:inst2.we
MemWrite => inst11[7].OE
MemWrite => inst11[6].OE
MemWrite => inst11[5].OE
MemWrite => inst11[4].OE
MemWrite => inst11[3].OE
MemWrite => inst11[2].OE
MemWrite => inst11[1].OE
MemWrite => inst11[0].OE
RegDst => mux2x4:inst21.Sel
ALUSrc => inst28.IN0
ALUOp[0] => ALU:inst3.op[0]
ALUOp[1] => ALU:inst3.op[1]
ALUOp[2] => ALU:inst3.op[2]
ALUOp[3] => ALU:inst3.op[3]
test_ready <= FPUready.DB_MAX_OUTPUT_PORT_TYPE
zerosignal <= ALU:inst3.zero
alutest[0] <= ALU:inst3.out[0]
alutest[1] <= ALU:inst3.out[1]
alutest[2] <= ALU:inst3.out[2]
alutest[3] <= ALU:inst3.out[3]
alutest[4] <= ALU:inst3.out[4]
alutest[5] <= ALU:inst3.out[5]
alutest[6] <= ALU:inst3.out[6]
alutest[7] <= ALU:inst3.out[7]
fpu_in1[0] <= rs[0].DB_MAX_OUTPUT_PORT_TYPE
fpu_in1[1] <= rs[1].DB_MAX_OUTPUT_PORT_TYPE
fpu_in1[2] <= rs[2].DB_MAX_OUTPUT_PORT_TYPE
fpu_in1[3] <= rs[3].DB_MAX_OUTPUT_PORT_TYPE
fpu_in1[4] <= rs[4].DB_MAX_OUTPUT_PORT_TYPE
fpu_in1[5] <= rs[5].DB_MAX_OUTPUT_PORT_TYPE
fpu_in1[6] <= rs[6].DB_MAX_OUTPUT_PORT_TYPE
fpu_in1[7] <= rs[7].DB_MAX_OUTPUT_PORT_TYPE
fpu_in2[0] <= Register_File:inst5.ROut2[0]
fpu_in2[1] <= Register_File:inst5.ROut2[1]
fpu_in2[2] <= Register_File:inst5.ROut2[2]
fpu_in2[3] <= Register_File:inst5.ROut2[3]
fpu_in2[4] <= Register_File:inst5.ROut2[4]
fpu_in2[5] <= Register_File:inst5.ROut2[5]
fpu_in2[6] <= Register_File:inst5.ROut2[6]
fpu_in2[7] <= Register_File:inst5.ROut2[7]
fpu_op[0] <= FPUOp[0].DB_MAX_OUTPUT_PORT_TYPE
fpu_op[1] <= FPUOp[1].DB_MAX_OUTPUT_PORT_TYPE
fpu_op[2] <= FPUOp[2].DB_MAX_OUTPUT_PORT_TYPE
funct[0] <= instReg:inst4.funct[0]
funct[1] <= instReg:inst4.funct[1]
funct[2] <= instReg:inst4.funct[2]
opcode[0] <= instReg:inst4.opcode[0]
opcode[1] <= instReg:inst4.opcode[1]
opcode[2] <= instReg:inst4.opcode[2]
opcode[3] <= instReg:inst4.opcode[3]
PCin[0] <= 2x8mux:inst29.Y[0]
PCin[1] <= 2x8mux:inst29.Y[1]
PCin[2] <= 2x8mux:inst29.Y[2]
PCin[3] <= 2x8mux:inst29.Y[3]
PCin[4] <= 2x8mux:inst29.Y[4]
PCin[5] <= 2x8mux:inst29.Y[5]
PCin[6] <= 2x8mux:inst29.Y[6]
PCin[7] <= 2x8mux:inst29.Y[7]
R0[0] <= Register_File:inst5.R0[0]
R0[1] <= Register_File:inst5.R0[1]
R0[2] <= Register_File:inst5.R0[2]
R0[3] <= Register_File:inst5.R0[3]
R0[4] <= Register_File:inst5.R0[4]
R0[5] <= Register_File:inst5.R0[5]
R0[6] <= Register_File:inst5.R0[6]
R0[7] <= Register_File:inst5.R0[7]
R1[0] <= Register_File:inst5.R1[0]
R1[1] <= Register_File:inst5.R1[1]
R1[2] <= Register_File:inst5.R1[2]
R1[3] <= Register_File:inst5.R1[3]
R1[4] <= Register_File:inst5.R1[4]
R1[5] <= Register_File:inst5.R1[5]
R1[6] <= Register_File:inst5.R1[6]
R1[7] <= Register_File:inst5.R1[7]
R2[0] <= Register_File:inst5.R2[0]
R2[1] <= Register_File:inst5.R2[1]
R2[2] <= Register_File:inst5.R2[2]
R2[3] <= Register_File:inst5.R2[3]
R2[4] <= Register_File:inst5.R2[4]
R2[5] <= Register_File:inst5.R2[5]
R2[6] <= Register_File:inst5.R2[6]
R2[7] <= Register_File:inst5.R2[7]
R3[0] <= Register_File:inst5.R3[0]
R3[1] <= Register_File:inst5.R3[1]
R3[2] <= Register_File:inst5.R3[2]
R3[3] <= Register_File:inst5.R3[3]
R3[4] <= Register_File:inst5.R3[4]
R3[5] <= Register_File:inst5.R3[5]
R3[6] <= Register_File:inst5.R3[6]
R3[7] <= Register_File:inst5.R3[7]
R4[0] <= Register_File:inst5.R4[0]
R4[1] <= Register_File:inst5.R4[1]
R4[2] <= Register_File:inst5.R4[2]
R4[3] <= Register_File:inst5.R4[3]
R4[4] <= Register_File:inst5.R4[4]
R4[5] <= Register_File:inst5.R4[5]
R4[6] <= Register_File:inst5.R4[6]
R4[7] <= Register_File:inst5.R4[7]
R5[0] <= Register_File:inst5.R5[0]
R5[1] <= Register_File:inst5.R5[1]
R5[2] <= Register_File:inst5.R5[2]
R5[3] <= Register_File:inst5.R5[3]
R5[4] <= Register_File:inst5.R5[4]
R5[5] <= Register_File:inst5.R5[5]
R5[6] <= Register_File:inst5.R5[6]
R5[7] <= Register_File:inst5.R5[7]
R6[0] <= Register_File:inst5.R6[0]
R6[1] <= Register_File:inst5.R6[1]
R6[2] <= Register_File:inst5.R6[2]
R6[3] <= Register_File:inst5.R6[3]
R6[4] <= Register_File:inst5.R6[4]
R6[5] <= Register_File:inst5.R6[5]
R6[6] <= Register_File:inst5.R6[6]
R6[7] <= Register_File:inst5.R6[7]
R7[0] <= Register_File:inst5.R7[0]
R7[1] <= Register_File:inst5.R7[1]
R7[2] <= Register_File:inst5.R7[2]
R7[3] <= Register_File:inst5.R7[3]
R7[4] <= Register_File:inst5.R7[4]
R7[5] <= Register_File:inst5.R7[5]
R7[6] <= Register_File:inst5.R7[6]
R7[7] <= Register_File:inst5.R7[7]
reg_read_addr2[0] <= rta[0].DB_MAX_OUTPUT_PORT_TYPE
reg_read_addr2[1] <= rta[1].DB_MAX_OUTPUT_PORT_TYPE
reg_read_addr2[2] <= rta[2].DB_MAX_OUTPUT_PORT_TYPE
reg_write_addr[0] <= register3c[0].DB_MAX_OUTPUT_PORT_TYPE
reg_write_addr[1] <= register3c[1].DB_MAX_OUTPUT_PORT_TYPE
reg_write_addr[2] <= register3c[2].DB_MAX_OUTPUT_PORT_TYPE
test_out[0] <= FPU:inst15.out[0]
test_out[1] <= FPU:inst15.out[1]
test_out[2] <= FPU:inst15.out[2]
test_out[3] <= FPU:inst15.out[3]
test_out[4] <= FPU:inst15.out[4]
test_out[5] <= FPU:inst15.out[5]
test_out[6] <= FPU:inst15.out[6]
test_out[7] <= FPU:inst15.out[7]


|CPU|Datapath:inst|ALU:inst3
zero <= inst5.DB_MAX_OUTPUT_PORT_TYPE
op[0] => inst4.IN0
op[0] => boothmultByte:inst1.op[0]
op[0] => mux16x8:inst.Sel[0]
op[0] => inst9.IN0
op[1] => boothmultByte:inst1.op[1]
op[1] => mux16x8:inst.Sel[1]
op[1] => inst8.IN3
op[2] => addsub8:inst6.Sub
op[2] => boothmultByte:inst1.op[2]
op[2] => mux16x8:inst.Sel[2]
op[2] => inst10.IN0
op[3] => boothmultByte:inst1.op[3]
op[3] => mux16x8:inst.Sel[3]
A[0] => and8bit:inst11.A[0]
A[0] => or8bit:inst12.A[0]
A[0] => xor8bit:inst13.A[0]
A[0] => addsub8:inst6.A[0]
A[0] => boothmultByte:inst1.A[0]
A[1] => and8bit:inst11.A[1]
A[1] => or8bit:inst12.A[1]
A[1] => xor8bit:inst13.A[1]
A[1] => addsub8:inst6.A[1]
A[1] => boothmultByte:inst1.A[1]
A[2] => and8bit:inst11.A[2]
A[2] => or8bit:inst12.A[2]
A[2] => xor8bit:inst13.A[2]
A[2] => addsub8:inst6.A[2]
A[2] => boothmultByte:inst1.A[2]
A[3] => and8bit:inst11.A[3]
A[3] => or8bit:inst12.A[3]
A[3] => xor8bit:inst13.A[3]
A[3] => addsub8:inst6.A[3]
A[3] => boothmultByte:inst1.A[3]
A[4] => and8bit:inst11.A[4]
A[4] => or8bit:inst12.A[4]
A[4] => xor8bit:inst13.A[4]
A[4] => addsub8:inst6.A[4]
A[4] => boothmultByte:inst1.A[4]
A[5] => and8bit:inst11.A[5]
A[5] => or8bit:inst12.A[5]
A[5] => xor8bit:inst13.A[5]
A[5] => addsub8:inst6.A[5]
A[5] => boothmultByte:inst1.A[5]
A[6] => and8bit:inst11.A[6]
A[6] => or8bit:inst12.A[6]
A[6] => xor8bit:inst13.A[6]
A[6] => addsub8:inst6.A[6]
A[6] => boothmultByte:inst1.A[6]
A[7] => and8bit:inst11.A[7]
A[7] => or8bit:inst12.A[7]
A[7] => xor8bit:inst13.A[7]
A[7] => addsub8:inst6.A[7]
A[7] => boothmultByte:inst1.A[7]
B[0] => and8bit:inst11.B[0]
B[0] => xor8bit:inst13.B[0]
B[0] => addsub8:inst6.B[0]
B[0] => boothmultByte:inst1.B[0]
B[1] => and8bit:inst11.B[1]
B[1] => xor8bit:inst13.B[1]
B[1] => addsub8:inst6.B[1]
B[1] => boothmultByte:inst1.B[1]
B[2] => and8bit:inst11.B[2]
B[2] => xor8bit:inst13.B[2]
B[2] => addsub8:inst6.B[2]
B[2] => boothmultByte:inst1.B[2]
B[3] => and8bit:inst11.B[3]
B[3] => xor8bit:inst13.B[3]
B[3] => addsub8:inst6.B[3]
B[3] => boothmultByte:inst1.B[3]
B[4] => and8bit:inst11.B[4]
B[4] => xor8bit:inst13.B[4]
B[4] => addsub8:inst6.B[4]
B[4] => boothmultByte:inst1.B[4]
B[5] => and8bit:inst11.B[5]
B[5] => xor8bit:inst13.B[5]
B[5] => addsub8:inst6.B[5]
B[5] => boothmultByte:inst1.B[5]
B[6] => and8bit:inst11.B[6]
B[6] => xor8bit:inst13.B[6]
B[6] => addsub8:inst6.B[6]
B[6] => boothmultByte:inst1.B[6]
B[7] => and8bit:inst11.B[7]
B[7] => xor8bit:inst13.B[7]
B[7] => addsub8:inst6.B[7]
B[7] => boothmultByte:inst1.B[7]
clk => boothmultByte:inst1.clk
ready <= inst8.DB_MAX_OUTPUT_PORT_TYPE
out[0] <= mux16x8:inst.Y[0]
out[1] <= mux16x8:inst.Y[1]
out[2] <= mux16x8:inst.Y[2]
out[3] <= mux16x8:inst.Y[3]
out[4] <= mux16x8:inst.Y[4]
out[5] <= mux16x8:inst.Y[5]
out[6] <= mux16x8:inst.Y[6]
out[7] <= mux16x8:inst.Y[7]


|CPU|Datapath:inst|ALU:inst3|nzero:inst3
nzero <= inst.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst.IN7
A[1] => inst.IN6
A[2] => inst.IN4
A[3] => inst.IN5
A[4] => inst.IN3
A[5] => inst.IN1
A[6] => inst.IN2
A[7] => inst.IN0


|CPU|Datapath:inst|ALU:inst3|mux16x8:inst
Y[0] <= mux4x8:inst7.Y[0]
Y[1] <= mux4x8:inst7.Y[1]
Y[2] <= mux4x8:inst7.Y[2]
Y[3] <= mux4x8:inst7.Y[3]
Y[4] <= mux4x8:inst7.Y[4]
Y[5] <= mux4x8:inst7.Y[5]
Y[6] <= mux4x8:inst7.Y[6]
Y[7] <= mux4x8:inst7.Y[7]
I0[0] => mux4x8:inst.A[0]
I0[1] => mux4x8:inst.A[1]
I0[2] => mux4x8:inst.A[2]
I0[3] => mux4x8:inst.A[3]
I0[4] => mux4x8:inst.A[4]
I0[5] => mux4x8:inst.A[5]
I0[6] => mux4x8:inst.A[6]
I0[7] => mux4x8:inst.A[7]
I17 => mux4x8:inst.B[7]
I16 => mux4x8:inst.B[6]
I15 => mux4x8:inst.B[5]
I14 => mux4x8:inst.B[4]
I13 => mux4x8:inst.B[3]
I12 => mux4x8:inst.B[2]
I11 => mux4x8:inst.B[1]
I10 => mux4x8:inst.B[0]
I2[0] => mux4x8:inst.C[0]
I2[1] => mux4x8:inst.C[1]
I2[2] => mux4x8:inst.C[2]
I2[3] => mux4x8:inst.C[3]
I2[4] => mux4x8:inst.C[4]
I2[5] => mux4x8:inst.C[5]
I2[6] => mux4x8:inst.C[6]
I2[7] => mux4x8:inst.C[7]
I3[0] => mux4x8:inst.D[0]
I3[1] => mux4x8:inst.D[1]
I3[2] => mux4x8:inst.D[2]
I3[3] => mux4x8:inst.D[3]
I3[4] => mux4x8:inst.D[4]
I3[5] => mux4x8:inst.D[5]
I3[6] => mux4x8:inst.D[6]
I3[7] => mux4x8:inst.D[7]
Sel[0] => mux4x8:inst.Sel[0]
Sel[0] => mux4x8:inst6.Sel[0]
Sel[0] => mux4x8:inst8.Sel[0]
Sel[0] => mux4x8:inst9.Sel[0]
Sel[1] => mux4x8:inst.Sel[1]
Sel[1] => mux4x8:inst6.Sel[1]
Sel[1] => mux4x8:inst8.Sel[1]
Sel[1] => mux4x8:inst9.Sel[1]
Sel[2] => mux4x8:inst7.Sel[0]
Sel[3] => mux4x8:inst7.Sel[1]
I4[0] => mux4x8:inst6.A[0]
I4[1] => mux4x8:inst6.A[1]
I4[2] => mux4x8:inst6.A[2]
I4[3] => mux4x8:inst6.A[3]
I4[4] => mux4x8:inst6.A[4]
I4[5] => mux4x8:inst6.A[5]
I4[6] => mux4x8:inst6.A[6]
I4[7] => mux4x8:inst6.A[7]
I5[0] => mux4x8:inst6.B[0]
I5[1] => mux4x8:inst6.B[1]
I5[2] => mux4x8:inst6.B[2]
I5[3] => mux4x8:inst6.B[3]
I5[4] => mux4x8:inst6.B[4]
I5[5] => mux4x8:inst6.B[5]
I5[6] => mux4x8:inst6.B[6]
I5[7] => mux4x8:inst6.B[7]
I6[0] => mux4x8:inst6.C[0]
I6[1] => mux4x8:inst6.C[1]
I6[2] => mux4x8:inst6.C[2]
I6[3] => mux4x8:inst6.C[3]
I6[4] => mux4x8:inst6.C[4]
I6[5] => mux4x8:inst6.C[5]
I6[6] => mux4x8:inst6.C[6]
I6[7] => mux4x8:inst6.C[7]
I7[0] => mux4x8:inst6.D[0]
I7[1] => mux4x8:inst6.D[1]
I7[2] => mux4x8:inst6.D[2]
I7[3] => mux4x8:inst6.D[3]
I7[4] => mux4x8:inst6.D[4]
I7[5] => mux4x8:inst6.D[5]
I7[6] => mux4x8:inst6.D[6]
I7[7] => mux4x8:inst6.D[7]
I8[0] => mux4x8:inst8.A[0]
I8[1] => mux4x8:inst8.A[1]
I8[2] => mux4x8:inst8.A[2]
I8[3] => mux4x8:inst8.A[3]
I8[4] => mux4x8:inst8.A[4]
I8[5] => mux4x8:inst8.A[5]
I8[6] => mux4x8:inst8.A[6]
I8[7] => mux4x8:inst8.A[7]
I9[0] => mux4x8:inst8.B[0]
I9[1] => mux4x8:inst8.B[1]
I9[2] => mux4x8:inst8.B[2]
I9[3] => mux4x8:inst8.B[3]
I9[4] => mux4x8:inst8.B[4]
I9[5] => mux4x8:inst8.B[5]
I9[6] => mux4x8:inst8.B[6]
I9[7] => mux4x8:inst8.B[7]
I107 => mux4x8:inst8.C[7]
I106 => mux4x8:inst8.C[6]
I105 => mux4x8:inst8.C[5]
I104 => mux4x8:inst8.C[4]
I103 => mux4x8:inst8.C[3]
I102 => mux4x8:inst8.C[2]
I101 => mux4x8:inst8.C[1]
I100 => mux4x8:inst8.C[0]
I117 => mux4x8:inst8.D[7]
I116 => mux4x8:inst8.D[6]
I115 => mux4x8:inst8.D[5]
I114 => mux4x8:inst8.D[4]
I113 => mux4x8:inst8.D[3]
I112 => mux4x8:inst8.D[2]
I111 => mux4x8:inst8.D[1]
I110 => mux4x8:inst8.D[0]
I127 => mux4x8:inst9.A[7]
I126 => mux4x8:inst9.A[6]
I125 => mux4x8:inst9.A[5]
I124 => mux4x8:inst9.A[4]
I123 => mux4x8:inst9.A[3]
I122 => mux4x8:inst9.A[2]
I121 => mux4x8:inst9.A[1]
I120 => mux4x8:inst9.A[0]
I137 => mux4x8:inst9.B[7]
I136 => mux4x8:inst9.B[6]
I135 => mux4x8:inst9.B[5]
I134 => mux4x8:inst9.B[4]
I133 => mux4x8:inst9.B[3]
I132 => mux4x8:inst9.B[2]
I131 => mux4x8:inst9.B[1]
I130 => mux4x8:inst9.B[0]
I147 => mux4x8:inst9.C[7]
I146 => mux4x8:inst9.C[6]
I145 => mux4x8:inst9.C[5]
I144 => mux4x8:inst9.C[4]
I143 => mux4x8:inst9.C[3]
I142 => mux4x8:inst9.C[2]
I141 => mux4x8:inst9.C[1]
I140 => mux4x8:inst9.C[0]
I157 => mux4x8:inst9.D[7]
I156 => mux4x8:inst9.D[6]
I155 => mux4x8:inst9.D[5]
I154 => mux4x8:inst9.D[4]
I153 => mux4x8:inst9.D[3]
I152 => mux4x8:inst9.D[2]
I151 => mux4x8:inst9.D[1]
I150 => mux4x8:inst9.D[0]


|CPU|Datapath:inst|ALU:inst3|mux16x8:inst|mux4x8:inst7
Y[0] <= 2x8mux:inst4.Y[0]
Y[1] <= 2x8mux:inst4.Y[1]
Y[2] <= 2x8mux:inst4.Y[2]
Y[3] <= 2x8mux:inst4.Y[3]
Y[4] <= 2x8mux:inst4.Y[4]
Y[5] <= 2x8mux:inst4.Y[5]
Y[6] <= 2x8mux:inst4.Y[6]
Y[7] <= 2x8mux:inst4.Y[7]
Sel[0] => 2x8mux:inst2.SEL
Sel[0] => 2x8mux:inst3.SEL
Sel[1] => 2x8mux:inst4.SEL
D[0] => 2x8mux:inst2.A[0]
D[1] => 2x8mux:inst2.A[1]
D[2] => 2x8mux:inst2.A[2]
D[3] => 2x8mux:inst2.A[3]
D[4] => 2x8mux:inst2.A[4]
D[5] => 2x8mux:inst2.A[5]
D[6] => 2x8mux:inst2.A[6]
D[7] => 2x8mux:inst2.A[7]
C[0] => 2x8mux:inst2.B[0]
C[1] => 2x8mux:inst2.B[1]
C[2] => 2x8mux:inst2.B[2]
C[3] => 2x8mux:inst2.B[3]
C[4] => 2x8mux:inst2.B[4]
C[5] => 2x8mux:inst2.B[5]
C[6] => 2x8mux:inst2.B[6]
C[7] => 2x8mux:inst2.B[7]
B[0] => 2x8mux:inst3.A[0]
B[1] => 2x8mux:inst3.A[1]
B[2] => 2x8mux:inst3.A[2]
B[3] => 2x8mux:inst3.A[3]
B[4] => 2x8mux:inst3.A[4]
B[5] => 2x8mux:inst3.A[5]
B[6] => 2x8mux:inst3.A[6]
B[7] => 2x8mux:inst3.A[7]
A[0] => 2x8mux:inst3.B[0]
A[1] => 2x8mux:inst3.B[1]
A[2] => 2x8mux:inst3.B[2]
A[3] => 2x8mux:inst3.B[3]
A[4] => 2x8mux:inst3.B[4]
A[5] => 2x8mux:inst3.B[5]
A[6] => 2x8mux:inst3.B[6]
A[7] => 2x8mux:inst3.B[7]


|CPU|Datapath:inst|ALU:inst3|mux16x8:inst|mux4x8:inst7|2x8mux:inst4
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|CPU|Datapath:inst|ALU:inst3|mux16x8:inst|mux4x8:inst7|2x8mux:inst2
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|CPU|Datapath:inst|ALU:inst3|mux16x8:inst|mux4x8:inst7|2x8mux:inst3
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|CPU|Datapath:inst|ALU:inst3|mux16x8:inst|mux4x8:inst
Y[0] <= 2x8mux:inst4.Y[0]
Y[1] <= 2x8mux:inst4.Y[1]
Y[2] <= 2x8mux:inst4.Y[2]
Y[3] <= 2x8mux:inst4.Y[3]
Y[4] <= 2x8mux:inst4.Y[4]
Y[5] <= 2x8mux:inst4.Y[5]
Y[6] <= 2x8mux:inst4.Y[6]
Y[7] <= 2x8mux:inst4.Y[7]
Sel[0] => 2x8mux:inst2.SEL
Sel[0] => 2x8mux:inst3.SEL
Sel[1] => 2x8mux:inst4.SEL
D[0] => 2x8mux:inst2.A[0]
D[1] => 2x8mux:inst2.A[1]
D[2] => 2x8mux:inst2.A[2]
D[3] => 2x8mux:inst2.A[3]
D[4] => 2x8mux:inst2.A[4]
D[5] => 2x8mux:inst2.A[5]
D[6] => 2x8mux:inst2.A[6]
D[7] => 2x8mux:inst2.A[7]
C[0] => 2x8mux:inst2.B[0]
C[1] => 2x8mux:inst2.B[1]
C[2] => 2x8mux:inst2.B[2]
C[3] => 2x8mux:inst2.B[3]
C[4] => 2x8mux:inst2.B[4]
C[5] => 2x8mux:inst2.B[5]
C[6] => 2x8mux:inst2.B[6]
C[7] => 2x8mux:inst2.B[7]
B[0] => 2x8mux:inst3.A[0]
B[1] => 2x8mux:inst3.A[1]
B[2] => 2x8mux:inst3.A[2]
B[3] => 2x8mux:inst3.A[3]
B[4] => 2x8mux:inst3.A[4]
B[5] => 2x8mux:inst3.A[5]
B[6] => 2x8mux:inst3.A[6]
B[7] => 2x8mux:inst3.A[7]
A[0] => 2x8mux:inst3.B[0]
A[1] => 2x8mux:inst3.B[1]
A[2] => 2x8mux:inst3.B[2]
A[3] => 2x8mux:inst3.B[3]
A[4] => 2x8mux:inst3.B[4]
A[5] => 2x8mux:inst3.B[5]
A[6] => 2x8mux:inst3.B[6]
A[7] => 2x8mux:inst3.B[7]


|CPU|Datapath:inst|ALU:inst3|mux16x8:inst|mux4x8:inst|2x8mux:inst4
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|CPU|Datapath:inst|ALU:inst3|mux16x8:inst|mux4x8:inst|2x8mux:inst2
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|CPU|Datapath:inst|ALU:inst3|mux16x8:inst|mux4x8:inst|2x8mux:inst3
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|CPU|Datapath:inst|ALU:inst3|mux16x8:inst|mux4x8:inst6
Y[0] <= 2x8mux:inst4.Y[0]
Y[1] <= 2x8mux:inst4.Y[1]
Y[2] <= 2x8mux:inst4.Y[2]
Y[3] <= 2x8mux:inst4.Y[3]
Y[4] <= 2x8mux:inst4.Y[4]
Y[5] <= 2x8mux:inst4.Y[5]
Y[6] <= 2x8mux:inst4.Y[6]
Y[7] <= 2x8mux:inst4.Y[7]
Sel[0] => 2x8mux:inst2.SEL
Sel[0] => 2x8mux:inst3.SEL
Sel[1] => 2x8mux:inst4.SEL
D[0] => 2x8mux:inst2.A[0]
D[1] => 2x8mux:inst2.A[1]
D[2] => 2x8mux:inst2.A[2]
D[3] => 2x8mux:inst2.A[3]
D[4] => 2x8mux:inst2.A[4]
D[5] => 2x8mux:inst2.A[5]
D[6] => 2x8mux:inst2.A[6]
D[7] => 2x8mux:inst2.A[7]
C[0] => 2x8mux:inst2.B[0]
C[1] => 2x8mux:inst2.B[1]
C[2] => 2x8mux:inst2.B[2]
C[3] => 2x8mux:inst2.B[3]
C[4] => 2x8mux:inst2.B[4]
C[5] => 2x8mux:inst2.B[5]
C[6] => 2x8mux:inst2.B[6]
C[7] => 2x8mux:inst2.B[7]
B[0] => 2x8mux:inst3.A[0]
B[1] => 2x8mux:inst3.A[1]
B[2] => 2x8mux:inst3.A[2]
B[3] => 2x8mux:inst3.A[3]
B[4] => 2x8mux:inst3.A[4]
B[5] => 2x8mux:inst3.A[5]
B[6] => 2x8mux:inst3.A[6]
B[7] => 2x8mux:inst3.A[7]
A[0] => 2x8mux:inst3.B[0]
A[1] => 2x8mux:inst3.B[1]
A[2] => 2x8mux:inst3.B[2]
A[3] => 2x8mux:inst3.B[3]
A[4] => 2x8mux:inst3.B[4]
A[5] => 2x8mux:inst3.B[5]
A[6] => 2x8mux:inst3.B[6]
A[7] => 2x8mux:inst3.B[7]


|CPU|Datapath:inst|ALU:inst3|mux16x8:inst|mux4x8:inst6|2x8mux:inst4
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|CPU|Datapath:inst|ALU:inst3|mux16x8:inst|mux4x8:inst6|2x8mux:inst2
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|CPU|Datapath:inst|ALU:inst3|mux16x8:inst|mux4x8:inst6|2x8mux:inst3
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|CPU|Datapath:inst|ALU:inst3|mux16x8:inst|mux4x8:inst8
Y[0] <= 2x8mux:inst4.Y[0]
Y[1] <= 2x8mux:inst4.Y[1]
Y[2] <= 2x8mux:inst4.Y[2]
Y[3] <= 2x8mux:inst4.Y[3]
Y[4] <= 2x8mux:inst4.Y[4]
Y[5] <= 2x8mux:inst4.Y[5]
Y[6] <= 2x8mux:inst4.Y[6]
Y[7] <= 2x8mux:inst4.Y[7]
Sel[0] => 2x8mux:inst2.SEL
Sel[0] => 2x8mux:inst3.SEL
Sel[1] => 2x8mux:inst4.SEL
D[0] => 2x8mux:inst2.A[0]
D[1] => 2x8mux:inst2.A[1]
D[2] => 2x8mux:inst2.A[2]
D[3] => 2x8mux:inst2.A[3]
D[4] => 2x8mux:inst2.A[4]
D[5] => 2x8mux:inst2.A[5]
D[6] => 2x8mux:inst2.A[6]
D[7] => 2x8mux:inst2.A[7]
C[0] => 2x8mux:inst2.B[0]
C[1] => 2x8mux:inst2.B[1]
C[2] => 2x8mux:inst2.B[2]
C[3] => 2x8mux:inst2.B[3]
C[4] => 2x8mux:inst2.B[4]
C[5] => 2x8mux:inst2.B[5]
C[6] => 2x8mux:inst2.B[6]
C[7] => 2x8mux:inst2.B[7]
B[0] => 2x8mux:inst3.A[0]
B[1] => 2x8mux:inst3.A[1]
B[2] => 2x8mux:inst3.A[2]
B[3] => 2x8mux:inst3.A[3]
B[4] => 2x8mux:inst3.A[4]
B[5] => 2x8mux:inst3.A[5]
B[6] => 2x8mux:inst3.A[6]
B[7] => 2x8mux:inst3.A[7]
A[0] => 2x8mux:inst3.B[0]
A[1] => 2x8mux:inst3.B[1]
A[2] => 2x8mux:inst3.B[2]
A[3] => 2x8mux:inst3.B[3]
A[4] => 2x8mux:inst3.B[4]
A[5] => 2x8mux:inst3.B[5]
A[6] => 2x8mux:inst3.B[6]
A[7] => 2x8mux:inst3.B[7]


|CPU|Datapath:inst|ALU:inst3|mux16x8:inst|mux4x8:inst8|2x8mux:inst4
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|CPU|Datapath:inst|ALU:inst3|mux16x8:inst|mux4x8:inst8|2x8mux:inst2
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|CPU|Datapath:inst|ALU:inst3|mux16x8:inst|mux4x8:inst8|2x8mux:inst3
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|CPU|Datapath:inst|ALU:inst3|mux16x8:inst|mux4x8:inst9
Y[0] <= 2x8mux:inst4.Y[0]
Y[1] <= 2x8mux:inst4.Y[1]
Y[2] <= 2x8mux:inst4.Y[2]
Y[3] <= 2x8mux:inst4.Y[3]
Y[4] <= 2x8mux:inst4.Y[4]
Y[5] <= 2x8mux:inst4.Y[5]
Y[6] <= 2x8mux:inst4.Y[6]
Y[7] <= 2x8mux:inst4.Y[7]
Sel[0] => 2x8mux:inst2.SEL
Sel[0] => 2x8mux:inst3.SEL
Sel[1] => 2x8mux:inst4.SEL
D[0] => 2x8mux:inst2.A[0]
D[1] => 2x8mux:inst2.A[1]
D[2] => 2x8mux:inst2.A[2]
D[3] => 2x8mux:inst2.A[3]
D[4] => 2x8mux:inst2.A[4]
D[5] => 2x8mux:inst2.A[5]
D[6] => 2x8mux:inst2.A[6]
D[7] => 2x8mux:inst2.A[7]
C[0] => 2x8mux:inst2.B[0]
C[1] => 2x8mux:inst2.B[1]
C[2] => 2x8mux:inst2.B[2]
C[3] => 2x8mux:inst2.B[3]
C[4] => 2x8mux:inst2.B[4]
C[5] => 2x8mux:inst2.B[5]
C[6] => 2x8mux:inst2.B[6]
C[7] => 2x8mux:inst2.B[7]
B[0] => 2x8mux:inst3.A[0]
B[1] => 2x8mux:inst3.A[1]
B[2] => 2x8mux:inst3.A[2]
B[3] => 2x8mux:inst3.A[3]
B[4] => 2x8mux:inst3.A[4]
B[5] => 2x8mux:inst3.A[5]
B[6] => 2x8mux:inst3.A[6]
B[7] => 2x8mux:inst3.A[7]
A[0] => 2x8mux:inst3.B[0]
A[1] => 2x8mux:inst3.B[1]
A[2] => 2x8mux:inst3.B[2]
A[3] => 2x8mux:inst3.B[3]
A[4] => 2x8mux:inst3.B[4]
A[5] => 2x8mux:inst3.B[5]
A[6] => 2x8mux:inst3.B[6]
A[7] => 2x8mux:inst3.B[7]


|CPU|Datapath:inst|ALU:inst3|mux16x8:inst|mux4x8:inst9|2x8mux:inst4
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|CPU|Datapath:inst|ALU:inst3|mux16x8:inst|mux4x8:inst9|2x8mux:inst2
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|CPU|Datapath:inst|ALU:inst3|mux16x8:inst|mux4x8:inst9|2x8mux:inst3
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|CPU|Datapath:inst|ALU:inst3|and8bit:inst11
Y[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst.IN0
A[1] => inst2.IN0
A[2] => inst3.IN0
A[3] => inst4.IN0
A[4] => inst5.IN0
A[5] => inst6.IN0
A[6] => inst7.IN0
A[7] => inst8.IN0
B[0] => inst.IN1
B[1] => inst2.IN1
B[2] => inst3.IN1
B[3] => inst4.IN1
B[4] => inst5.IN1
B[5] => inst6.IN1
B[6] => inst7.IN1
B[7] => inst8.IN1


|CPU|Datapath:inst|ALU:inst3|or8bit:inst12
Y[0] <= A[1].DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= A[2].DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= A[3].DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= A[4].DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= A[5].DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= A[6].DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= A[7].DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= <GND>
A[0] => ~NO_FANOUT~
A[1] => Y[0].DATAIN
A[2] => Y[1].DATAIN
A[3] => Y[2].DATAIN
A[4] => Y[3].DATAIN
A[5] => Y[4].DATAIN
A[6] => Y[5].DATAIN
A[7] => Y[6].DATAIN


|CPU|Datapath:inst|ALU:inst3|xor8bit:inst13
Y[0] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN0
A[1] => inst2.IN0
A[2] => inst3.IN0
A[3] => inst4.IN0
A[4] => inst5.IN0
A[5] => inst6.IN0
A[6] => inst7.IN0
A[7] => inst8.IN0
B[0] => inst1.IN1
B[1] => inst2.IN1
B[2] => inst3.IN1
B[3] => inst4.IN1
B[4] => inst5.IN1
B[5] => inst6.IN1
B[6] => inst7.IN1
B[7] => inst8.IN1


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6
Cout <= full_adder8:inst.Cout
Sub => full_adder8:inst.Cin
Sub => xor8bit:inst3.B[7]
Sub => xor8bit:inst3.B[6]
Sub => xor8bit:inst3.B[5]
Sub => xor8bit:inst3.B[4]
Sub => xor8bit:inst3.B[3]
Sub => xor8bit:inst3.B[2]
Sub => xor8bit:inst3.B[1]
Sub => xor8bit:inst3.B[0]
A[0] => full_adder8:inst.A[0]
A[1] => full_adder8:inst.A[1]
A[2] => full_adder8:inst.A[2]
A[3] => full_adder8:inst.A[3]
A[4] => full_adder8:inst.A[4]
A[5] => full_adder8:inst.A[5]
A[6] => full_adder8:inst.A[6]
A[7] => full_adder8:inst.A[7]
B[0] => xor8bit:inst3.A[0]
B[1] => xor8bit:inst3.A[1]
B[2] => xor8bit:inst3.A[2]
B[3] => xor8bit:inst3.A[3]
B[4] => xor8bit:inst3.A[4]
B[5] => xor8bit:inst3.A[5]
B[6] => xor8bit:inst3.A[6]
B[7] => xor8bit:inst3.A[7]
R[0] <= full_adder8:inst.S[0]
R[1] <= full_adder8:inst.S[1]
R[2] <= full_adder8:inst.S[2]
R[3] <= full_adder8:inst.S[3]
R[4] <= full_adder8:inst.S[4]
R[5] <= full_adder8:inst.S[5]
R[6] <= full_adder8:inst.S[6]
R[7] <= full_adder8:inst.S[7]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst
Cout <= mux2x1:inst6.C
A[0] => full_adder4:inst7.A[0]
A[1] => full_adder4:inst7.A[1]
A[2] => full_adder4:inst7.A[2]
A[3] => full_adder4:inst7.A[3]
A[4] => full_adder4:inst1.A[0]
A[4] => full_adder4:inst2.A[0]
A[5] => full_adder4:inst1.A[1]
A[5] => full_adder4:inst2.A[1]
A[6] => full_adder4:inst1.A[2]
A[6] => full_adder4:inst2.A[2]
A[7] => full_adder4:inst1.A[3]
A[7] => full_adder4:inst2.A[3]
B[0] => full_adder4:inst7.B[0]
B[1] => full_adder4:inst7.B[1]
B[2] => full_adder4:inst7.B[2]
B[3] => full_adder4:inst7.B[3]
B[4] => full_adder4:inst1.B[0]
B[4] => full_adder4:inst2.B[0]
B[5] => full_adder4:inst1.B[1]
B[5] => full_adder4:inst2.B[1]
B[6] => full_adder4:inst1.B[2]
B[6] => full_adder4:inst2.B[2]
B[7] => full_adder4:inst1.B[3]
B[7] => full_adder4:inst2.B[3]
Cin => full_adder4:inst7.Cin
S[0] <= full_adder4:inst7.S[0]
S[1] <= full_adder4:inst7.S[1]
S[2] <= full_adder4:inst7.S[2]
S[3] <= full_adder4:inst7.S[3]
S[4] <= mux2x4:inst5.C[0]
S[5] <= mux2x4:inst5.C[1]
S[6] <= mux2x4:inst5.C[2]
S[7] <= mux2x4:inst5.C[3]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst1
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst1|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst1|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst1|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst1|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst1|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst1|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst1|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst1|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst1|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst1|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst1|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst1|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst1|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst1|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst1|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst1|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst2
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst2|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst2|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst2|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst2|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst2|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst2|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst2|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst2|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst2|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst2|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst2|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst2|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst2|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst2|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst2|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst2|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst7
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst7|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst7|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst7|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst7|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst7|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst7|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst7|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst7|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst7|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst7|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst7|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst7|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst7|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst7|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst7|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst7|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst7|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|mux2x4:inst5
C[0] <= mux2x2:inst1.C[0]
C[1] <= mux2x2:inst1.C[1]
C[2] <= mux2x2:inst.C[0]
C[3] <= mux2x2:inst.C[1]
Sel => mux2x2:inst.Sel
Sel => mux2x2:inst1.Sel
A[0] => mux2x2:inst1.A[0]
A[1] => mux2x2:inst1.A[1]
A[2] => mux2x2:inst.A[0]
A[3] => mux2x2:inst.A[1]
B[0] => mux2x2:inst1.B[0]
B[1] => mux2x2:inst1.B[1]
B[2] => mux2x2:inst.B[0]
B[3] => mux2x2:inst.B[1]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|mux2x4:inst5|mux2x2:inst
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|mux2x4:inst5|mux2x2:inst|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|mux2x4:inst5|mux2x2:inst|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|mux2x4:inst5|mux2x2:inst1
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|mux2x4:inst5|mux2x2:inst1|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|full_adder8:inst|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|addsub8:inst6|xor8bit:inst3
Y[0] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN0
A[1] => inst2.IN0
A[2] => inst3.IN0
A[3] => inst4.IN0
A[4] => inst5.IN0
A[5] => inst6.IN0
A[6] => inst7.IN0
A[7] => inst8.IN0
B[0] => inst1.IN1
B[1] => inst2.IN1
B[2] => inst3.IN1
B[3] => inst4.IN1
B[4] => inst5.IN1
B[5] => inst6.IN1
B[6] => inst7.IN1
B[7] => inst8.IN1


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1
ready_final <= inst22.DB_MAX_OUTPUT_PORT_TYPE
clk => unireg_dec:inst10.Clk
clk => regByte:regByte.Clk
clk => unireg_dec:counter.Clk
clk => unireg_dec:inst28.Clk
clk => unireg_addsub:Result1.Clk
clk => unireg_dec:Rt1.Clk
clk => unireg_dec:inst9.Clk
clk => unireg_dec:inst29.Clk
op[0] => nequal:inst6.A[0]
op[0] => regByte:regByte.X[0]
op[1] => nequal:inst6.A[1]
op[1] => regByte:regByte.X[1]
op[2] => nequal:inst6.A[2]
op[2] => regByte:regByte.X[2]
op[3] => nequal:inst6.A[3]
op[3] => regByte:regByte.X[3]
final_result[0] <= unireg_dec:inst28.Q[0]
final_result[1] <= unireg_dec:inst28.Q[1]
final_result[2] <= unireg_dec:inst28.Q[2]
final_result[3] <= unireg_dec:inst28.Q[3]
final_result[4] <= unireg_dec:inst28.Q[4]
final_result[5] <= unireg_dec:inst28.Q[5]
final_result[6] <= unireg_dec:inst28.Q[6]
final_result[7] <= unireg_dec:inst28.Q[7]
final_result[8] <= unireg_dec:inst29.Q[0]
final_result[9] <= unireg_dec:inst29.Q[1]
final_result[10] <= unireg_dec:inst29.Q[2]
final_result[11] <= unireg_dec:inst29.Q[3]
final_result[12] <= unireg_dec:inst29.Q[4]
final_result[13] <= unireg_dec:inst29.Q[5]
final_result[14] <= unireg_dec:inst29.Q[6]
final_result[15] <= unireg_dec:inst29.Q[7]
A[0] => 2x8mux:inst8.A[0]
A[1] => 2x8mux:inst8.A[1]
A[2] => 2x8mux:inst8.A[2]
A[3] => 2x8mux:inst8.A[3]
A[4] => 2x8mux:inst8.A[4]
A[5] => 2x8mux:inst8.A[5]
A[6] => 2x8mux:inst8.A[6]
A[7] => 2x8mux:inst8.A[7]
B[0] => unireg_dec:inst9.D[0]
B[1] => unireg_dec:inst9.D[1]
B[2] => unireg_dec:inst9.D[2]
B[3] => unireg_dec:inst9.D[3]
B[4] => unireg_dec:inst9.D[4]
B[5] => unireg_dec:inst9.D[5]
B[6] => unireg_dec:inst9.D[6]
B[7] => unireg_dec:inst9.D[7]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10
Q[0] <= R[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= R[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= R[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= R[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= R[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= R[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= R[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= R[7].DB_MAX_OUTPUT_PORT_TYPE
LOAD => inst6.IN0
LOAD => inst18[7].OE
LOAD => inst18[6].OE
LOAD => inst18[5].OE
LOAD => inst18[4].OE
LOAD => inst18[3].OE
LOAD => inst18[2].OE
LOAD => inst18[1].OE
LOAD => inst18[0].OE
Reset => inst6.IN1
Reset => inst20[7].OE
Reset => inst20[6].OE
Reset => inst20[5].OE
Reset => inst20[4].OE
Reset => inst20[3].OE
Reset => inst20[2].OE
Reset => inst20[1].OE
Reset => inst20[0].OE
Dec => inst6.IN2
Dec => inst21[7].OE
Dec => inst21[6].OE
Dec => inst21[5].OE
Dec => inst21[4].OE
Dec => inst21[3].OE
Dec => inst21[2].OE
Dec => inst21[1].OE
Dec => inst21[0].OE
Set => inst6.IN3
Set => inst19[7].OE
Set => inst19[6].OE
Set => inst19[5].OE
Set => inst19[4].OE
Set => inst19[3].OE
Set => inst19[2].OE
Set => inst19[1].OE
Set => inst19[0].OE
Clk => regByte:inst2.Clk
D[0] => inst18[0].DATAIN
D[1] => inst18[1].DATAIN
D[2] => inst18[2].DATAIN
D[3] => inst18[3].DATAIN
D[4] => inst18[4].DATAIN
D[5] => inst18[5].DATAIN
D[6] => inst18[6].DATAIN
D[7] => inst18[7].DATAIN


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|regByte:inst2
R[0] <= inst100.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
R[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
R[5] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
R[6] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
R[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst2.CLK
Clk => inst100.CLK
Clk => inst3.CLK
Clk => inst12.CLK
Clk => inst4.CLK
Clk => inst10.CLK
Clk => inst14.CLK
Clk => inst16.CLK
X[0] => mux2x1:inst21.B
X[1] => mux2x1:inst18.B
X[2] => mux2x1:inst35.B
X[3] => mux2x1:inst33.B
X[4] => mux2x1:inst7.B
X[5] => mux2x1:inst36.B
X[6] => mux2x1:inst8.B
X[7] => mux2x1:inst15.B
Write => mux2x1:inst18.Sel
Write => mux2x1:inst21.Sel
Write => mux2x1:inst35.Sel
Write => mux2x1:inst8.Sel
Write => mux2x1:inst33.Sel
Write => mux2x1:inst15.Sel
Write => mux2x1:inst36.Sel
Write => mux2x1:inst7.Sel


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|regByte:inst2|mux2x1:inst18
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|regByte:inst2|mux2x1:inst18|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|regByte:inst2|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|regByte:inst2|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|regByte:inst2|mux2x1:inst21
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|regByte:inst2|mux2x1:inst21|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|regByte:inst2|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|regByte:inst2|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|regByte:inst2|mux2x1:inst35
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|regByte:inst2|mux2x1:inst35|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|regByte:inst2|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|regByte:inst2|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|regByte:inst2|mux2x1:inst8
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|regByte:inst2|mux2x1:inst8|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|regByte:inst2|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|regByte:inst2|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|regByte:inst2|mux2x1:inst33
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|regByte:inst2|mux2x1:inst33|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|regByte:inst2|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|regByte:inst2|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|regByte:inst2|mux2x1:inst15
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|regByte:inst2|mux2x1:inst15|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|regByte:inst2|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|regByte:inst2|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|regByte:inst2|mux2x1:inst36
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|regByte:inst2|mux2x1:inst36|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|regByte:inst2|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|regByte:inst2|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|regByte:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|regByte:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|regByte:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|regByte:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26
Cout <= mux2x1:inst6.C
A[0] => full_adder4:inst7.A[0]
A[1] => full_adder4:inst7.A[1]
A[2] => full_adder4:inst7.A[2]
A[3] => full_adder4:inst7.A[3]
A[4] => full_adder4:inst1.A[0]
A[4] => full_adder4:inst2.A[0]
A[5] => full_adder4:inst1.A[1]
A[5] => full_adder4:inst2.A[1]
A[6] => full_adder4:inst1.A[2]
A[6] => full_adder4:inst2.A[2]
A[7] => full_adder4:inst1.A[3]
A[7] => full_adder4:inst2.A[3]
B[0] => full_adder4:inst7.B[0]
B[1] => full_adder4:inst7.B[1]
B[2] => full_adder4:inst7.B[2]
B[3] => full_adder4:inst7.B[3]
B[4] => full_adder4:inst1.B[0]
B[4] => full_adder4:inst2.B[0]
B[5] => full_adder4:inst1.B[1]
B[5] => full_adder4:inst2.B[1]
B[6] => full_adder4:inst1.B[2]
B[6] => full_adder4:inst2.B[2]
B[7] => full_adder4:inst1.B[3]
B[7] => full_adder4:inst2.B[3]
Cin => full_adder4:inst7.Cin
S[0] <= full_adder4:inst7.S[0]
S[1] <= full_adder4:inst7.S[1]
S[2] <= full_adder4:inst7.S[2]
S[3] <= full_adder4:inst7.S[3]
S[4] <= mux2x4:inst5.C[0]
S[5] <= mux2x4:inst5.C[1]
S[6] <= mux2x4:inst5.C[2]
S[7] <= mux2x4:inst5.C[3]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|mux2x4:inst5
C[0] <= mux2x2:inst1.C[0]
C[1] <= mux2x2:inst1.C[1]
C[2] <= mux2x2:inst.C[0]
C[3] <= mux2x2:inst.C[1]
Sel => mux2x2:inst.Sel
Sel => mux2x2:inst1.Sel
A[0] => mux2x2:inst1.A[0]
A[1] => mux2x2:inst1.A[1]
A[2] => mux2x2:inst.A[0]
A[3] => mux2x2:inst.A[1]
B[0] => mux2x2:inst1.B[0]
B[1] => mux2x2:inst1.B[1]
B[2] => mux2x2:inst.B[0]
B[3] => mux2x2:inst.B[1]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|mux2x4:inst5|mux2x2:inst
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|nequal:inst6
nequal <= nzero:inst1.nzero
A[0] => xor8bit:inst.A[0]
A[1] => xor8bit:inst.A[1]
A[2] => xor8bit:inst.A[2]
A[3] => xor8bit:inst.A[3]
A[4] => xor8bit:inst.A[4]
A[5] => xor8bit:inst.A[5]
A[6] => xor8bit:inst.A[6]
A[7] => xor8bit:inst.A[7]
B[0] => xor8bit:inst.B[0]
B[1] => xor8bit:inst.B[1]
B[2] => xor8bit:inst.B[2]
B[3] => xor8bit:inst.B[3]
B[4] => xor8bit:inst.B[4]
B[5] => xor8bit:inst.B[5]
B[6] => xor8bit:inst.B[6]
B[7] => xor8bit:inst.B[7]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|nequal:inst6|nzero:inst1
nzero <= inst.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst.IN7
A[1] => inst.IN6
A[2] => inst.IN4
A[3] => inst.IN5
A[4] => inst.IN3
A[5] => inst.IN1
A[6] => inst.IN2
A[7] => inst.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|nequal:inst6|xor8bit:inst
Y[0] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN0
A[1] => inst2.IN0
A[2] => inst3.IN0
A[3] => inst4.IN0
A[4] => inst5.IN0
A[5] => inst6.IN0
A[6] => inst7.IN0
A[7] => inst8.IN0
B[0] => inst1.IN1
B[1] => inst2.IN1
B[2] => inst3.IN1
B[3] => inst4.IN1
B[4] => inst5.IN1
B[5] => inst6.IN1
B[6] => inst7.IN1
B[7] => inst8.IN1


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|lpm_constant0:inst5
result[0] <= lpm_constant:LPM_CONSTANT_component.result[0]
result[1] <= lpm_constant:LPM_CONSTANT_component.result[1]
result[2] <= lpm_constant:LPM_CONSTANT_component.result[2]
result[3] <= lpm_constant:LPM_CONSTANT_component.result[3]
result[4] <= lpm_constant:LPM_CONSTANT_component.result[4]
result[5] <= lpm_constant:LPM_CONSTANT_component.result[5]
result[6] <= lpm_constant:LPM_CONSTANT_component.result[6]
result[7] <= lpm_constant:LPM_CONSTANT_component.result[7]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|lpm_constant0:inst5|lpm_constant:LPM_CONSTANT_component
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|nequal:inst4
nequal <= nzero:inst1.nzero
A[0] => xor8bit:inst.A[0]
A[1] => xor8bit:inst.A[1]
A[2] => xor8bit:inst.A[2]
A[3] => xor8bit:inst.A[3]
A[4] => xor8bit:inst.A[4]
A[5] => xor8bit:inst.A[5]
A[6] => xor8bit:inst.A[6]
A[7] => xor8bit:inst.A[7]
B[0] => xor8bit:inst.B[0]
B[1] => xor8bit:inst.B[1]
B[2] => xor8bit:inst.B[2]
B[3] => xor8bit:inst.B[3]
B[4] => xor8bit:inst.B[4]
B[5] => xor8bit:inst.B[5]
B[6] => xor8bit:inst.B[6]
B[7] => xor8bit:inst.B[7]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|nequal:inst4|nzero:inst1
nzero <= inst.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst.IN7
A[1] => inst.IN6
A[2] => inst.IN4
A[3] => inst.IN5
A[4] => inst.IN3
A[5] => inst.IN1
A[6] => inst.IN2
A[7] => inst.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|nequal:inst4|xor8bit:inst
Y[0] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN0
A[1] => inst2.IN0
A[2] => inst3.IN0
A[3] => inst4.IN0
A[4] => inst5.IN0
A[5] => inst6.IN0
A[6] => inst7.IN0
A[7] => inst8.IN0
B[0] => inst1.IN1
B[1] => inst2.IN1
B[2] => inst3.IN1
B[3] => inst4.IN1
B[4] => inst5.IN1
B[5] => inst6.IN1
B[6] => inst7.IN1
B[7] => inst8.IN1


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|regByte:regByte
R[0] <= inst100.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
R[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
R[5] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
R[6] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
R[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst2.CLK
Clk => inst100.CLK
Clk => inst3.CLK
Clk => inst12.CLK
Clk => inst4.CLK
Clk => inst10.CLK
Clk => inst14.CLK
Clk => inst16.CLK
X[0] => mux2x1:inst21.B
X[1] => mux2x1:inst18.B
X[2] => mux2x1:inst35.B
X[3] => mux2x1:inst33.B
X[4] => mux2x1:inst7.B
X[5] => mux2x1:inst36.B
X[6] => mux2x1:inst8.B
X[7] => mux2x1:inst15.B
Write => mux2x1:inst18.Sel
Write => mux2x1:inst21.Sel
Write => mux2x1:inst35.Sel
Write => mux2x1:inst8.Sel
Write => mux2x1:inst33.Sel
Write => mux2x1:inst15.Sel
Write => mux2x1:inst36.Sel
Write => mux2x1:inst7.Sel


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|regByte:regByte|mux2x1:inst18
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|regByte:regByte|mux2x1:inst18|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|regByte:regByte|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|regByte:regByte|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|regByte:regByte|mux2x1:inst21
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|regByte:regByte|mux2x1:inst21|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|regByte:regByte|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|regByte:regByte|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|regByte:regByte|mux2x1:inst35
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|regByte:regByte|mux2x1:inst35|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|regByte:regByte|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|regByte:regByte|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|regByte:regByte|mux2x1:inst8
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|regByte:regByte|mux2x1:inst8|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|regByte:regByte|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|regByte:regByte|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|regByte:regByte|mux2x1:inst33
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|regByte:regByte|mux2x1:inst33|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|regByte:regByte|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|regByte:regByte|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|regByte:regByte|mux2x1:inst15
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|regByte:regByte|mux2x1:inst15|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|regByte:regByte|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|regByte:regByte|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|regByte:regByte|mux2x1:inst36
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|regByte:regByte|mux2x1:inst36|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|regByte:regByte|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|regByte:regByte|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|regByte:regByte|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|regByte:regByte|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|regByte:regByte|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|regByte:regByte|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|nequal:inst24
nequal <= nzero:inst1.nzero
A[0] => xor8bit:inst.A[0]
A[1] => xor8bit:inst.A[1]
A[2] => xor8bit:inst.A[2]
A[3] => xor8bit:inst.A[3]
A[4] => xor8bit:inst.A[4]
A[5] => xor8bit:inst.A[5]
A[6] => xor8bit:inst.A[6]
A[7] => xor8bit:inst.A[7]
B[0] => xor8bit:inst.B[0]
B[1] => xor8bit:inst.B[1]
B[2] => xor8bit:inst.B[2]
B[3] => xor8bit:inst.B[3]
B[4] => xor8bit:inst.B[4]
B[5] => xor8bit:inst.B[5]
B[6] => xor8bit:inst.B[6]
B[7] => xor8bit:inst.B[7]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|nequal:inst24|nzero:inst1
nzero <= inst.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst.IN7
A[1] => inst.IN6
A[2] => inst.IN4
A[3] => inst.IN5
A[4] => inst.IN3
A[5] => inst.IN1
A[6] => inst.IN2
A[7] => inst.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|nequal:inst24|xor8bit:inst
Y[0] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN0
A[1] => inst2.IN0
A[2] => inst3.IN0
A[3] => inst4.IN0
A[4] => inst5.IN0
A[5] => inst6.IN0
A[6] => inst7.IN0
A[7] => inst8.IN0
B[0] => inst1.IN1
B[1] => inst2.IN1
B[2] => inst3.IN1
B[3] => inst4.IN1
B[4] => inst5.IN1
B[5] => inst6.IN1
B[6] => inst7.IN1
B[7] => inst8.IN1


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter
Q[0] <= R[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= R[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= R[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= R[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= R[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= R[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= R[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= R[7].DB_MAX_OUTPUT_PORT_TYPE
LOAD => inst6.IN0
LOAD => inst18[7].OE
LOAD => inst18[6].OE
LOAD => inst18[5].OE
LOAD => inst18[4].OE
LOAD => inst18[3].OE
LOAD => inst18[2].OE
LOAD => inst18[1].OE
LOAD => inst18[0].OE
Reset => inst6.IN1
Reset => inst20[7].OE
Reset => inst20[6].OE
Reset => inst20[5].OE
Reset => inst20[4].OE
Reset => inst20[3].OE
Reset => inst20[2].OE
Reset => inst20[1].OE
Reset => inst20[0].OE
Dec => inst6.IN2
Dec => inst21[7].OE
Dec => inst21[6].OE
Dec => inst21[5].OE
Dec => inst21[4].OE
Dec => inst21[3].OE
Dec => inst21[2].OE
Dec => inst21[1].OE
Dec => inst21[0].OE
Set => inst6.IN3
Set => inst19[7].OE
Set => inst19[6].OE
Set => inst19[5].OE
Set => inst19[4].OE
Set => inst19[3].OE
Set => inst19[2].OE
Set => inst19[1].OE
Set => inst19[0].OE
Clk => regByte:inst2.Clk
D[0] => inst18[0].DATAIN
D[1] => inst18[1].DATAIN
D[2] => inst18[2].DATAIN
D[3] => inst18[3].DATAIN
D[4] => inst18[4].DATAIN
D[5] => inst18[5].DATAIN
D[6] => inst18[6].DATAIN
D[7] => inst18[7].DATAIN


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|regByte:inst2
R[0] <= inst100.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
R[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
R[5] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
R[6] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
R[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst2.CLK
Clk => inst100.CLK
Clk => inst3.CLK
Clk => inst12.CLK
Clk => inst4.CLK
Clk => inst10.CLK
Clk => inst14.CLK
Clk => inst16.CLK
X[0] => mux2x1:inst21.B
X[1] => mux2x1:inst18.B
X[2] => mux2x1:inst35.B
X[3] => mux2x1:inst33.B
X[4] => mux2x1:inst7.B
X[5] => mux2x1:inst36.B
X[6] => mux2x1:inst8.B
X[7] => mux2x1:inst15.B
Write => mux2x1:inst18.Sel
Write => mux2x1:inst21.Sel
Write => mux2x1:inst35.Sel
Write => mux2x1:inst8.Sel
Write => mux2x1:inst33.Sel
Write => mux2x1:inst15.Sel
Write => mux2x1:inst36.Sel
Write => mux2x1:inst7.Sel


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|regByte:inst2|mux2x1:inst18
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|regByte:inst2|mux2x1:inst18|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|regByte:inst2|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|regByte:inst2|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|regByte:inst2|mux2x1:inst21
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|regByte:inst2|mux2x1:inst21|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|regByte:inst2|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|regByte:inst2|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|regByte:inst2|mux2x1:inst35
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|regByte:inst2|mux2x1:inst35|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|regByte:inst2|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|regByte:inst2|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|regByte:inst2|mux2x1:inst8
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|regByte:inst2|mux2x1:inst8|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|regByte:inst2|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|regByte:inst2|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|regByte:inst2|mux2x1:inst33
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|regByte:inst2|mux2x1:inst33|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|regByte:inst2|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|regByte:inst2|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|regByte:inst2|mux2x1:inst15
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|regByte:inst2|mux2x1:inst15|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|regByte:inst2|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|regByte:inst2|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|regByte:inst2|mux2x1:inst36
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|regByte:inst2|mux2x1:inst36|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|regByte:inst2|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|regByte:inst2|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|regByte:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|regByte:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|regByte:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|regByte:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26
Cout <= mux2x1:inst6.C
A[0] => full_adder4:inst7.A[0]
A[1] => full_adder4:inst7.A[1]
A[2] => full_adder4:inst7.A[2]
A[3] => full_adder4:inst7.A[3]
A[4] => full_adder4:inst1.A[0]
A[4] => full_adder4:inst2.A[0]
A[5] => full_adder4:inst1.A[1]
A[5] => full_adder4:inst2.A[1]
A[6] => full_adder4:inst1.A[2]
A[6] => full_adder4:inst2.A[2]
A[7] => full_adder4:inst1.A[3]
A[7] => full_adder4:inst2.A[3]
B[0] => full_adder4:inst7.B[0]
B[1] => full_adder4:inst7.B[1]
B[2] => full_adder4:inst7.B[2]
B[3] => full_adder4:inst7.B[3]
B[4] => full_adder4:inst1.B[0]
B[4] => full_adder4:inst2.B[0]
B[5] => full_adder4:inst1.B[1]
B[5] => full_adder4:inst2.B[1]
B[6] => full_adder4:inst1.B[2]
B[6] => full_adder4:inst2.B[2]
B[7] => full_adder4:inst1.B[3]
B[7] => full_adder4:inst2.B[3]
Cin => full_adder4:inst7.Cin
S[0] <= full_adder4:inst7.S[0]
S[1] <= full_adder4:inst7.S[1]
S[2] <= full_adder4:inst7.S[2]
S[3] <= full_adder4:inst7.S[3]
S[4] <= mux2x4:inst5.C[0]
S[5] <= mux2x4:inst5.C[1]
S[6] <= mux2x4:inst5.C[2]
S[7] <= mux2x4:inst5.C[3]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|mux2x4:inst5
C[0] <= mux2x2:inst1.C[0]
C[1] <= mux2x2:inst1.C[1]
C[2] <= mux2x2:inst.C[0]
C[3] <= mux2x2:inst.C[1]
Sel => mux2x2:inst.Sel
Sel => mux2x2:inst1.Sel
A[0] => mux2x2:inst1.A[0]
A[1] => mux2x2:inst1.A[1]
A[2] => mux2x2:inst.A[0]
A[3] => mux2x2:inst.A[1]
B[0] => mux2x2:inst1.B[0]
B[1] => mux2x2:inst1.B[1]
B[2] => mux2x2:inst.B[0]
B[3] => mux2x2:inst.B[1]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|mux2x4:inst5|mux2x2:inst
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|lpm_constant3:inst23
result[0] <= lpm_constant:LPM_CONSTANT_component.result
result[1] <= lpm_constant:LPM_CONSTANT_component.result
result[2] <= lpm_constant:LPM_CONSTANT_component.result
result[3] <= lpm_constant:LPM_CONSTANT_component.result
result[4] <= lpm_constant:LPM_CONSTANT_component.result
result[5] <= lpm_constant:LPM_CONSTANT_component.result
result[6] <= lpm_constant:LPM_CONSTANT_component.result
result[7] <= lpm_constant:LPM_CONSTANT_component.result


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|lpm_constant3:inst23|lpm_constant:LPM_CONSTANT_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|lpm_constant4:inst26
result[0] <= lpm_constant:LPM_CONSTANT_component.result
result[1] <= lpm_constant:LPM_CONSTANT_component.result
result[2] <= lpm_constant:LPM_CONSTANT_component.result
result[3] <= lpm_constant:LPM_CONSTANT_component.result
result[4] <= lpm_constant:LPM_CONSTANT_component.result
result[5] <= lpm_constant:LPM_CONSTANT_component.result
result[6] <= lpm_constant:LPM_CONSTANT_component.result
result[7] <= lpm_constant:LPM_CONSTANT_component.result


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|lpm_constant4:inst26|lpm_constant:LPM_CONSTANT_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28
Q[0] <= R[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= R[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= R[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= R[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= R[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= R[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= R[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= R[7].DB_MAX_OUTPUT_PORT_TYPE
LOAD => inst6.IN0
LOAD => inst18[7].OE
LOAD => inst18[6].OE
LOAD => inst18[5].OE
LOAD => inst18[4].OE
LOAD => inst18[3].OE
LOAD => inst18[2].OE
LOAD => inst18[1].OE
LOAD => inst18[0].OE
Reset => inst6.IN1
Reset => inst20[7].OE
Reset => inst20[6].OE
Reset => inst20[5].OE
Reset => inst20[4].OE
Reset => inst20[3].OE
Reset => inst20[2].OE
Reset => inst20[1].OE
Reset => inst20[0].OE
Dec => inst6.IN2
Dec => inst21[7].OE
Dec => inst21[6].OE
Dec => inst21[5].OE
Dec => inst21[4].OE
Dec => inst21[3].OE
Dec => inst21[2].OE
Dec => inst21[1].OE
Dec => inst21[0].OE
Set => inst6.IN3
Set => inst19[7].OE
Set => inst19[6].OE
Set => inst19[5].OE
Set => inst19[4].OE
Set => inst19[3].OE
Set => inst19[2].OE
Set => inst19[1].OE
Set => inst19[0].OE
Clk => regByte:inst2.Clk
D[0] => inst18[0].DATAIN
D[1] => inst18[1].DATAIN
D[2] => inst18[2].DATAIN
D[3] => inst18[3].DATAIN
D[4] => inst18[4].DATAIN
D[5] => inst18[5].DATAIN
D[6] => inst18[6].DATAIN
D[7] => inst18[7].DATAIN


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|regByte:inst2
R[0] <= inst100.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
R[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
R[5] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
R[6] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
R[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst2.CLK
Clk => inst100.CLK
Clk => inst3.CLK
Clk => inst12.CLK
Clk => inst4.CLK
Clk => inst10.CLK
Clk => inst14.CLK
Clk => inst16.CLK
X[0] => mux2x1:inst21.B
X[1] => mux2x1:inst18.B
X[2] => mux2x1:inst35.B
X[3] => mux2x1:inst33.B
X[4] => mux2x1:inst7.B
X[5] => mux2x1:inst36.B
X[6] => mux2x1:inst8.B
X[7] => mux2x1:inst15.B
Write => mux2x1:inst18.Sel
Write => mux2x1:inst21.Sel
Write => mux2x1:inst35.Sel
Write => mux2x1:inst8.Sel
Write => mux2x1:inst33.Sel
Write => mux2x1:inst15.Sel
Write => mux2x1:inst36.Sel
Write => mux2x1:inst7.Sel


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|regByte:inst2|mux2x1:inst18
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|regByte:inst2|mux2x1:inst18|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|regByte:inst2|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|regByte:inst2|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|regByte:inst2|mux2x1:inst21
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|regByte:inst2|mux2x1:inst21|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|regByte:inst2|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|regByte:inst2|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|regByte:inst2|mux2x1:inst35
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|regByte:inst2|mux2x1:inst35|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|regByte:inst2|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|regByte:inst2|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|regByte:inst2|mux2x1:inst8
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|regByte:inst2|mux2x1:inst8|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|regByte:inst2|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|regByte:inst2|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|regByte:inst2|mux2x1:inst33
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|regByte:inst2|mux2x1:inst33|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|regByte:inst2|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|regByte:inst2|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|regByte:inst2|mux2x1:inst15
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|regByte:inst2|mux2x1:inst15|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|regByte:inst2|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|regByte:inst2|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|regByte:inst2|mux2x1:inst36
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|regByte:inst2|mux2x1:inst36|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|regByte:inst2|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|regByte:inst2|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|regByte:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|regByte:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|regByte:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|regByte:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26
Cout <= mux2x1:inst6.C
A[0] => full_adder4:inst7.A[0]
A[1] => full_adder4:inst7.A[1]
A[2] => full_adder4:inst7.A[2]
A[3] => full_adder4:inst7.A[3]
A[4] => full_adder4:inst1.A[0]
A[4] => full_adder4:inst2.A[0]
A[5] => full_adder4:inst1.A[1]
A[5] => full_adder4:inst2.A[1]
A[6] => full_adder4:inst1.A[2]
A[6] => full_adder4:inst2.A[2]
A[7] => full_adder4:inst1.A[3]
A[7] => full_adder4:inst2.A[3]
B[0] => full_adder4:inst7.B[0]
B[1] => full_adder4:inst7.B[1]
B[2] => full_adder4:inst7.B[2]
B[3] => full_adder4:inst7.B[3]
B[4] => full_adder4:inst1.B[0]
B[4] => full_adder4:inst2.B[0]
B[5] => full_adder4:inst1.B[1]
B[5] => full_adder4:inst2.B[1]
B[6] => full_adder4:inst1.B[2]
B[6] => full_adder4:inst2.B[2]
B[7] => full_adder4:inst1.B[3]
B[7] => full_adder4:inst2.B[3]
Cin => full_adder4:inst7.Cin
S[0] <= full_adder4:inst7.S[0]
S[1] <= full_adder4:inst7.S[1]
S[2] <= full_adder4:inst7.S[2]
S[3] <= full_adder4:inst7.S[3]
S[4] <= mux2x4:inst5.C[0]
S[5] <= mux2x4:inst5.C[1]
S[6] <= mux2x4:inst5.C[2]
S[7] <= mux2x4:inst5.C[3]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|mux2x4:inst5
C[0] <= mux2x2:inst1.C[0]
C[1] <= mux2x2:inst1.C[1]
C[2] <= mux2x2:inst.C[0]
C[3] <= mux2x2:inst.C[1]
Sel => mux2x2:inst.Sel
Sel => mux2x2:inst1.Sel
A[0] => mux2x2:inst1.A[0]
A[1] => mux2x2:inst1.A[1]
A[2] => mux2x2:inst.A[0]
A[3] => mux2x2:inst.A[1]
B[0] => mux2x2:inst1.B[0]
B[1] => mux2x2:inst1.B[1]
B[2] => mux2x2:inst.B[0]
B[3] => mux2x2:inst.B[1]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|mux2x4:inst5|mux2x2:inst
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1
Q[0] <= R[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= R[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= R[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= R[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= R[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= R[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= R[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= R[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= R[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= R[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= R[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= R[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= R[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= R[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= R[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= R[15].DB_MAX_OUTPUT_PORT_TYPE
LOAD => inst6.IN0
LOAD => inst18[15].OE
LOAD => inst18[14].OE
LOAD => inst18[13].OE
LOAD => inst18[12].OE
LOAD => inst18[11].OE
LOAD => inst18[10].OE
LOAD => inst18[9].OE
LOAD => inst18[8].OE
LOAD => inst18[7].OE
LOAD => inst18[6].OE
LOAD => inst18[5].OE
LOAD => inst18[4].OE
LOAD => inst18[3].OE
LOAD => inst18[2].OE
LOAD => inst18[1].OE
LOAD => inst18[0].OE
AddRSL => inst6.IN1
AddRSL => inst20[15].OE
AddRSL => inst20[14].OE
AddRSL => inst20[13].OE
AddRSL => inst20[12].OE
AddRSL => inst20[11].OE
AddRSL => inst20[10].OE
AddRSL => inst20[9].OE
AddRSL => inst20[8].OE
AddRSL => inst20[7].OE
AddRSL => inst20[6].OE
AddRSL => inst20[5].OE
AddRSL => inst20[4].OE
AddRSL => inst20[3].OE
AddRSL => inst20[2].OE
AddRSL => inst20[1].OE
AddRSL => inst20[0].OE
SubRSL => inst6.IN2
SubRSL => addsub8:inst1.Sub
SubRSL => inst21[15].OE
SubRSL => inst21[14].OE
SubRSL => inst21[13].OE
SubRSL => inst21[12].OE
SubRSL => inst21[11].OE
SubRSL => inst21[10].OE
SubRSL => inst21[9].OE
SubRSL => inst21[8].OE
SubRSL => inst21[7].OE
SubRSL => inst21[6].OE
SubRSL => inst21[5].OE
SubRSL => inst21[4].OE
SubRSL => inst21[3].OE
SubRSL => inst21[2].OE
SubRSL => inst21[1].OE
SubRSL => inst21[0].OE
RSL => inst6.IN3
RSL => inst19[15].OE
RSL => inst19[14].OE
RSL => inst19[13].OE
RSL => inst19[12].OE
RSL => inst19[11].OE
RSL => inst19[10].OE
RSL => inst19[9].OE
RSL => inst19[8].OE
RSL => inst19[7].OE
RSL => inst19[6].OE
RSL => inst19[5].OE
RSL => inst19[4].OE
RSL => inst19[3].OE
RSL => inst19[2].OE
RSL => inst19[1].OE
RSL => inst19[0].OE
Clk => reg2:inst2.Clk
D[0] => addsub8:inst1.B[0]
D[0] => inst18[0].DATAIN
D[1] => addsub8:inst1.B[1]
D[1] => inst18[1].DATAIN
D[2] => addsub8:inst1.B[2]
D[2] => inst18[2].DATAIN
D[3] => addsub8:inst1.B[3]
D[3] => inst18[3].DATAIN
D[4] => addsub8:inst1.B[4]
D[4] => inst18[4].DATAIN
D[5] => addsub8:inst1.B[5]
D[5] => inst18[5].DATAIN
D[6] => addsub8:inst1.B[6]
D[6] => inst18[6].DATAIN
D[7] => addsub8:inst1.B[7]
D[7] => inst18[7].DATAIN


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2
R[0] <= inst100.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
R[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
R[5] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
R[6] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
R[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
R[8] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
R[9] <= inst27.DB_MAX_OUTPUT_PORT_TYPE
R[10] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
R[11] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
R[12] <= inst30.DB_MAX_OUTPUT_PORT_TYPE
R[13] <= inst31.DB_MAX_OUTPUT_PORT_TYPE
R[14] <= inst32.DB_MAX_OUTPUT_PORT_TYPE
R[15] <= inst34.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst2.CLK
Clk => inst100.CLK
Clk => inst3.CLK
Clk => inst12.CLK
Clk => inst4.CLK
Clk => inst10.CLK
Clk => inst14.CLK
Clk => inst24.CLK
Clk => inst34.CLK
Clk => inst29.CLK
Clk => inst32.CLK
Clk => inst28.CLK
Clk => inst31.CLK
Clk => inst27.CLK
Clk => inst30.CLK
Clk => inst16.CLK
X[0] => mux2x1:inst21.B
X[1] => mux2x1:inst18.B
X[2] => mux2x1:inst35.B
X[3] => mux2x1:inst33.B
X[4] => mux2x1:inst7.B
X[5] => mux2x1:inst36.B
X[6] => mux2x1:inst8.B
X[7] => mux2x1:inst15.B
X[8] => mux2x1:inst9.B
X[9] => mux2x1:inst17.B
X[10] => mux2x1:inst20.B
X[11] => mux2x1:inst19.B
X[12] => mux2x1:inst23.B
X[13] => mux2x1:inst22.B
X[14] => mux2x1:inst26.B
X[15] => mux2x1:inst25.B
Write => mux2x1:inst18.Sel
Write => mux2x1:inst21.Sel
Write => mux2x1:inst35.Sel
Write => mux2x1:inst8.Sel
Write => mux2x1:inst33.Sel
Write => mux2x1:inst15.Sel
Write => mux2x1:inst36.Sel
Write => mux2x1:inst9.Sel
Write => mux2x1:inst25.Sel
Write => mux2x1:inst19.Sel
Write => mux2x1:inst26.Sel
Write => mux2x1:inst20.Sel
Write => mux2x1:inst22.Sel
Write => mux2x1:inst17.Sel
Write => mux2x1:inst23.Sel
Write => mux2x1:inst7.Sel


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst18
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst18|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst21
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst21|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst35
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst35|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst8
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst8|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst33
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst33|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst15
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst15|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst36
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst36|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst9
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst9|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst9|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst9|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst25
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst25|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst25|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst25|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst19
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst19|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst19|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst19|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst26
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst26|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst26|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst26|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst20
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst20|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst20|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst20|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst22
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst22|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst22|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst22|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst17
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst17|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst17|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst17|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst23
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst23|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst23|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst23|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1
Cout <= full_adder8:inst.Cout
Sub => full_adder8:inst.Cin
Sub => xor8bit:inst3.B[7]
Sub => xor8bit:inst3.B[6]
Sub => xor8bit:inst3.B[5]
Sub => xor8bit:inst3.B[4]
Sub => xor8bit:inst3.B[3]
Sub => xor8bit:inst3.B[2]
Sub => xor8bit:inst3.B[1]
Sub => xor8bit:inst3.B[0]
A[0] => full_adder8:inst.A[0]
A[1] => full_adder8:inst.A[1]
A[2] => full_adder8:inst.A[2]
A[3] => full_adder8:inst.A[3]
A[4] => full_adder8:inst.A[4]
A[5] => full_adder8:inst.A[5]
A[6] => full_adder8:inst.A[6]
A[7] => full_adder8:inst.A[7]
B[0] => xor8bit:inst3.A[0]
B[1] => xor8bit:inst3.A[1]
B[2] => xor8bit:inst3.A[2]
B[3] => xor8bit:inst3.A[3]
B[4] => xor8bit:inst3.A[4]
B[5] => xor8bit:inst3.A[5]
B[6] => xor8bit:inst3.A[6]
B[7] => xor8bit:inst3.A[7]
R[0] <= full_adder8:inst.S[0]
R[1] <= full_adder8:inst.S[1]
R[2] <= full_adder8:inst.S[2]
R[3] <= full_adder8:inst.S[3]
R[4] <= full_adder8:inst.S[4]
R[5] <= full_adder8:inst.S[5]
R[6] <= full_adder8:inst.S[6]
R[7] <= full_adder8:inst.S[7]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst
Cout <= mux2x1:inst6.C
A[0] => full_adder4:inst7.A[0]
A[1] => full_adder4:inst7.A[1]
A[2] => full_adder4:inst7.A[2]
A[3] => full_adder4:inst7.A[3]
A[4] => full_adder4:inst1.A[0]
A[4] => full_adder4:inst2.A[0]
A[5] => full_adder4:inst1.A[1]
A[5] => full_adder4:inst2.A[1]
A[6] => full_adder4:inst1.A[2]
A[6] => full_adder4:inst2.A[2]
A[7] => full_adder4:inst1.A[3]
A[7] => full_adder4:inst2.A[3]
B[0] => full_adder4:inst7.B[0]
B[1] => full_adder4:inst7.B[1]
B[2] => full_adder4:inst7.B[2]
B[3] => full_adder4:inst7.B[3]
B[4] => full_adder4:inst1.B[0]
B[4] => full_adder4:inst2.B[0]
B[5] => full_adder4:inst1.B[1]
B[5] => full_adder4:inst2.B[1]
B[6] => full_adder4:inst1.B[2]
B[6] => full_adder4:inst2.B[2]
B[7] => full_adder4:inst1.B[3]
B[7] => full_adder4:inst2.B[3]
Cin => full_adder4:inst7.Cin
S[0] <= full_adder4:inst7.S[0]
S[1] <= full_adder4:inst7.S[1]
S[2] <= full_adder4:inst7.S[2]
S[3] <= full_adder4:inst7.S[3]
S[4] <= mux2x4:inst5.C[0]
S[5] <= mux2x4:inst5.C[1]
S[6] <= mux2x4:inst5.C[2]
S[7] <= mux2x4:inst5.C[3]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|mux2x4:inst5
C[0] <= mux2x2:inst1.C[0]
C[1] <= mux2x2:inst1.C[1]
C[2] <= mux2x2:inst.C[0]
C[3] <= mux2x2:inst.C[1]
Sel => mux2x2:inst.Sel
Sel => mux2x2:inst1.Sel
A[0] => mux2x2:inst1.A[0]
A[1] => mux2x2:inst1.A[1]
A[2] => mux2x2:inst.A[0]
A[3] => mux2x2:inst.A[1]
B[0] => mux2x2:inst1.B[0]
B[1] => mux2x2:inst1.B[1]
B[2] => mux2x2:inst.B[0]
B[3] => mux2x2:inst.B[1]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|mux2x4:inst5|mux2x2:inst
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|mux2x4:inst5|mux2x2:inst|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|mux2x4:inst5|mux2x2:inst|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|mux2x4:inst5|mux2x2:inst1
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|mux2x4:inst5|mux2x2:inst1|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|xor8bit:inst3
Y[0] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN0
A[1] => inst2.IN0
A[2] => inst3.IN0
A[3] => inst4.IN0
A[4] => inst5.IN0
A[5] => inst6.IN0
A[6] => inst7.IN0
A[7] => inst8.IN0
B[0] => inst1.IN1
B[1] => inst2.IN1
B[2] => inst3.IN1
B[3] => inst4.IN1
B[4] => inst5.IN1
B[5] => inst6.IN1
B[6] => inst7.IN1
B[7] => inst8.IN1


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|decoder2x4:inst12
D0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
S1 => inst4.IN0
S1 => inst2.IN1
S1 => inst3.IN0
S0 => inst5.IN0
S0 => inst1.IN1
S0 => inst3.IN1
D1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1
Q[0] <= R[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= R[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= R[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= R[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= R[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= R[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= R[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= R[7].DB_MAX_OUTPUT_PORT_TYPE
LOAD => inst6.IN0
LOAD => inst18[7].OE
LOAD => inst18[6].OE
LOAD => inst18[5].OE
LOAD => inst18[4].OE
LOAD => inst18[3].OE
LOAD => inst18[2].OE
LOAD => inst18[1].OE
LOAD => inst18[0].OE
Reset => inst6.IN1
Reset => inst20[7].OE
Reset => inst20[6].OE
Reset => inst20[5].OE
Reset => inst20[4].OE
Reset => inst20[3].OE
Reset => inst20[2].OE
Reset => inst20[1].OE
Reset => inst20[0].OE
Dec => inst6.IN2
Dec => inst21[7].OE
Dec => inst21[6].OE
Dec => inst21[5].OE
Dec => inst21[4].OE
Dec => inst21[3].OE
Dec => inst21[2].OE
Dec => inst21[1].OE
Dec => inst21[0].OE
Set => inst6.IN3
Set => inst19[7].OE
Set => inst19[6].OE
Set => inst19[5].OE
Set => inst19[4].OE
Set => inst19[3].OE
Set => inst19[2].OE
Set => inst19[1].OE
Set => inst19[0].OE
Clk => regByte:inst2.Clk
D[0] => inst18[0].DATAIN
D[1] => inst18[1].DATAIN
D[2] => inst18[2].DATAIN
D[3] => inst18[3].DATAIN
D[4] => inst18[4].DATAIN
D[5] => inst18[5].DATAIN
D[6] => inst18[6].DATAIN
D[7] => inst18[7].DATAIN


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|regByte:inst2
R[0] <= inst100.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
R[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
R[5] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
R[6] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
R[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst2.CLK
Clk => inst100.CLK
Clk => inst3.CLK
Clk => inst12.CLK
Clk => inst4.CLK
Clk => inst10.CLK
Clk => inst14.CLK
Clk => inst16.CLK
X[0] => mux2x1:inst21.B
X[1] => mux2x1:inst18.B
X[2] => mux2x1:inst35.B
X[3] => mux2x1:inst33.B
X[4] => mux2x1:inst7.B
X[5] => mux2x1:inst36.B
X[6] => mux2x1:inst8.B
X[7] => mux2x1:inst15.B
Write => mux2x1:inst18.Sel
Write => mux2x1:inst21.Sel
Write => mux2x1:inst35.Sel
Write => mux2x1:inst8.Sel
Write => mux2x1:inst33.Sel
Write => mux2x1:inst15.Sel
Write => mux2x1:inst36.Sel
Write => mux2x1:inst7.Sel


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|regByte:inst2|mux2x1:inst18
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|regByte:inst2|mux2x1:inst18|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|regByte:inst2|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|regByte:inst2|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|regByte:inst2|mux2x1:inst21
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|regByte:inst2|mux2x1:inst21|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|regByte:inst2|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|regByte:inst2|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|regByte:inst2|mux2x1:inst35
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|regByte:inst2|mux2x1:inst35|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|regByte:inst2|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|regByte:inst2|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|regByte:inst2|mux2x1:inst8
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|regByte:inst2|mux2x1:inst8|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|regByte:inst2|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|regByte:inst2|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|regByte:inst2|mux2x1:inst33
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|regByte:inst2|mux2x1:inst33|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|regByte:inst2|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|regByte:inst2|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|regByte:inst2|mux2x1:inst15
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|regByte:inst2|mux2x1:inst15|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|regByte:inst2|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|regByte:inst2|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|regByte:inst2|mux2x1:inst36
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|regByte:inst2|mux2x1:inst36|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|regByte:inst2|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|regByte:inst2|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|regByte:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|regByte:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|regByte:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|regByte:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26
Cout <= mux2x1:inst6.C
A[0] => full_adder4:inst7.A[0]
A[1] => full_adder4:inst7.A[1]
A[2] => full_adder4:inst7.A[2]
A[3] => full_adder4:inst7.A[3]
A[4] => full_adder4:inst1.A[0]
A[4] => full_adder4:inst2.A[0]
A[5] => full_adder4:inst1.A[1]
A[5] => full_adder4:inst2.A[1]
A[6] => full_adder4:inst1.A[2]
A[6] => full_adder4:inst2.A[2]
A[7] => full_adder4:inst1.A[3]
A[7] => full_adder4:inst2.A[3]
B[0] => full_adder4:inst7.B[0]
B[1] => full_adder4:inst7.B[1]
B[2] => full_adder4:inst7.B[2]
B[3] => full_adder4:inst7.B[3]
B[4] => full_adder4:inst1.B[0]
B[4] => full_adder4:inst2.B[0]
B[5] => full_adder4:inst1.B[1]
B[5] => full_adder4:inst2.B[1]
B[6] => full_adder4:inst1.B[2]
B[6] => full_adder4:inst2.B[2]
B[7] => full_adder4:inst1.B[3]
B[7] => full_adder4:inst2.B[3]
Cin => full_adder4:inst7.Cin
S[0] <= full_adder4:inst7.S[0]
S[1] <= full_adder4:inst7.S[1]
S[2] <= full_adder4:inst7.S[2]
S[3] <= full_adder4:inst7.S[3]
S[4] <= mux2x4:inst5.C[0]
S[5] <= mux2x4:inst5.C[1]
S[6] <= mux2x4:inst5.C[2]
S[7] <= mux2x4:inst5.C[3]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|mux2x4:inst5
C[0] <= mux2x2:inst1.C[0]
C[1] <= mux2x2:inst1.C[1]
C[2] <= mux2x2:inst.C[0]
C[3] <= mux2x2:inst.C[1]
Sel => mux2x2:inst.Sel
Sel => mux2x2:inst1.Sel
A[0] => mux2x2:inst1.A[0]
A[1] => mux2x2:inst1.A[1]
A[2] => mux2x2:inst.A[0]
A[3] => mux2x2:inst.A[1]
B[0] => mux2x2:inst1.B[0]
B[1] => mux2x2:inst1.B[1]
B[2] => mux2x2:inst.B[0]
B[3] => mux2x2:inst.B[1]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|mux2x4:inst5|mux2x2:inst
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|2x8mux:inst8
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9
Q[0] <= R[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= R[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= R[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= R[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= R[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= R[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= R[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= R[7].DB_MAX_OUTPUT_PORT_TYPE
LOAD => inst6.IN0
LOAD => inst18[7].OE
LOAD => inst18[6].OE
LOAD => inst18[5].OE
LOAD => inst18[4].OE
LOAD => inst18[3].OE
LOAD => inst18[2].OE
LOAD => inst18[1].OE
LOAD => inst18[0].OE
Reset => inst6.IN1
Reset => inst20[7].OE
Reset => inst20[6].OE
Reset => inst20[5].OE
Reset => inst20[4].OE
Reset => inst20[3].OE
Reset => inst20[2].OE
Reset => inst20[1].OE
Reset => inst20[0].OE
Dec => inst6.IN2
Dec => inst21[7].OE
Dec => inst21[6].OE
Dec => inst21[5].OE
Dec => inst21[4].OE
Dec => inst21[3].OE
Dec => inst21[2].OE
Dec => inst21[1].OE
Dec => inst21[0].OE
Set => inst6.IN3
Set => inst19[7].OE
Set => inst19[6].OE
Set => inst19[5].OE
Set => inst19[4].OE
Set => inst19[3].OE
Set => inst19[2].OE
Set => inst19[1].OE
Set => inst19[0].OE
Clk => regByte:inst2.Clk
D[0] => inst18[0].DATAIN
D[1] => inst18[1].DATAIN
D[2] => inst18[2].DATAIN
D[3] => inst18[3].DATAIN
D[4] => inst18[4].DATAIN
D[5] => inst18[5].DATAIN
D[6] => inst18[6].DATAIN
D[7] => inst18[7].DATAIN


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|regByte:inst2
R[0] <= inst100.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
R[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
R[5] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
R[6] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
R[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst2.CLK
Clk => inst100.CLK
Clk => inst3.CLK
Clk => inst12.CLK
Clk => inst4.CLK
Clk => inst10.CLK
Clk => inst14.CLK
Clk => inst16.CLK
X[0] => mux2x1:inst21.B
X[1] => mux2x1:inst18.B
X[2] => mux2x1:inst35.B
X[3] => mux2x1:inst33.B
X[4] => mux2x1:inst7.B
X[5] => mux2x1:inst36.B
X[6] => mux2x1:inst8.B
X[7] => mux2x1:inst15.B
Write => mux2x1:inst18.Sel
Write => mux2x1:inst21.Sel
Write => mux2x1:inst35.Sel
Write => mux2x1:inst8.Sel
Write => mux2x1:inst33.Sel
Write => mux2x1:inst15.Sel
Write => mux2x1:inst36.Sel
Write => mux2x1:inst7.Sel


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|regByte:inst2|mux2x1:inst18
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|regByte:inst2|mux2x1:inst18|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|regByte:inst2|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|regByte:inst2|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|regByte:inst2|mux2x1:inst21
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|regByte:inst2|mux2x1:inst21|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|regByte:inst2|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|regByte:inst2|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|regByte:inst2|mux2x1:inst35
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|regByte:inst2|mux2x1:inst35|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|regByte:inst2|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|regByte:inst2|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|regByte:inst2|mux2x1:inst8
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|regByte:inst2|mux2x1:inst8|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|regByte:inst2|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|regByte:inst2|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|regByte:inst2|mux2x1:inst33
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|regByte:inst2|mux2x1:inst33|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|regByte:inst2|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|regByte:inst2|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|regByte:inst2|mux2x1:inst15
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|regByte:inst2|mux2x1:inst15|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|regByte:inst2|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|regByte:inst2|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|regByte:inst2|mux2x1:inst36
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|regByte:inst2|mux2x1:inst36|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|regByte:inst2|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|regByte:inst2|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|regByte:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|regByte:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|regByte:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|regByte:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26
Cout <= mux2x1:inst6.C
A[0] => full_adder4:inst7.A[0]
A[1] => full_adder4:inst7.A[1]
A[2] => full_adder4:inst7.A[2]
A[3] => full_adder4:inst7.A[3]
A[4] => full_adder4:inst1.A[0]
A[4] => full_adder4:inst2.A[0]
A[5] => full_adder4:inst1.A[1]
A[5] => full_adder4:inst2.A[1]
A[6] => full_adder4:inst1.A[2]
A[6] => full_adder4:inst2.A[2]
A[7] => full_adder4:inst1.A[3]
A[7] => full_adder4:inst2.A[3]
B[0] => full_adder4:inst7.B[0]
B[1] => full_adder4:inst7.B[1]
B[2] => full_adder4:inst7.B[2]
B[3] => full_adder4:inst7.B[3]
B[4] => full_adder4:inst1.B[0]
B[4] => full_adder4:inst2.B[0]
B[5] => full_adder4:inst1.B[1]
B[5] => full_adder4:inst2.B[1]
B[6] => full_adder4:inst1.B[2]
B[6] => full_adder4:inst2.B[2]
B[7] => full_adder4:inst1.B[3]
B[7] => full_adder4:inst2.B[3]
Cin => full_adder4:inst7.Cin
S[0] <= full_adder4:inst7.S[0]
S[1] <= full_adder4:inst7.S[1]
S[2] <= full_adder4:inst7.S[2]
S[3] <= full_adder4:inst7.S[3]
S[4] <= mux2x4:inst5.C[0]
S[5] <= mux2x4:inst5.C[1]
S[6] <= mux2x4:inst5.C[2]
S[7] <= mux2x4:inst5.C[3]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|mux2x4:inst5
C[0] <= mux2x2:inst1.C[0]
C[1] <= mux2x2:inst1.C[1]
C[2] <= mux2x2:inst.C[0]
C[3] <= mux2x2:inst.C[1]
Sel => mux2x2:inst.Sel
Sel => mux2x2:inst1.Sel
A[0] => mux2x2:inst1.A[0]
A[1] => mux2x2:inst1.A[1]
A[2] => mux2x2:inst.A[0]
A[3] => mux2x2:inst.A[1]
B[0] => mux2x2:inst1.B[0]
B[1] => mux2x2:inst1.B[1]
B[2] => mux2x2:inst.B[0]
B[3] => mux2x2:inst.B[1]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|mux2x4:inst5|mux2x2:inst
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29
Q[0] <= R[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= R[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= R[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= R[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= R[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= R[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= R[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= R[7].DB_MAX_OUTPUT_PORT_TYPE
LOAD => inst6.IN0
LOAD => inst18[7].OE
LOAD => inst18[6].OE
LOAD => inst18[5].OE
LOAD => inst18[4].OE
LOAD => inst18[3].OE
LOAD => inst18[2].OE
LOAD => inst18[1].OE
LOAD => inst18[0].OE
Reset => inst6.IN1
Reset => inst20[7].OE
Reset => inst20[6].OE
Reset => inst20[5].OE
Reset => inst20[4].OE
Reset => inst20[3].OE
Reset => inst20[2].OE
Reset => inst20[1].OE
Reset => inst20[0].OE
Dec => inst6.IN2
Dec => inst21[7].OE
Dec => inst21[6].OE
Dec => inst21[5].OE
Dec => inst21[4].OE
Dec => inst21[3].OE
Dec => inst21[2].OE
Dec => inst21[1].OE
Dec => inst21[0].OE
Set => inst6.IN3
Set => inst19[7].OE
Set => inst19[6].OE
Set => inst19[5].OE
Set => inst19[4].OE
Set => inst19[3].OE
Set => inst19[2].OE
Set => inst19[1].OE
Set => inst19[0].OE
Clk => regByte:inst2.Clk
D[0] => inst18[0].DATAIN
D[1] => inst18[1].DATAIN
D[2] => inst18[2].DATAIN
D[3] => inst18[3].DATAIN
D[4] => inst18[4].DATAIN
D[5] => inst18[5].DATAIN
D[6] => inst18[6].DATAIN
D[7] => inst18[7].DATAIN


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|regByte:inst2
R[0] <= inst100.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
R[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
R[5] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
R[6] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
R[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst2.CLK
Clk => inst100.CLK
Clk => inst3.CLK
Clk => inst12.CLK
Clk => inst4.CLK
Clk => inst10.CLK
Clk => inst14.CLK
Clk => inst16.CLK
X[0] => mux2x1:inst21.B
X[1] => mux2x1:inst18.B
X[2] => mux2x1:inst35.B
X[3] => mux2x1:inst33.B
X[4] => mux2x1:inst7.B
X[5] => mux2x1:inst36.B
X[6] => mux2x1:inst8.B
X[7] => mux2x1:inst15.B
Write => mux2x1:inst18.Sel
Write => mux2x1:inst21.Sel
Write => mux2x1:inst35.Sel
Write => mux2x1:inst8.Sel
Write => mux2x1:inst33.Sel
Write => mux2x1:inst15.Sel
Write => mux2x1:inst36.Sel
Write => mux2x1:inst7.Sel


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|regByte:inst2|mux2x1:inst18
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|regByte:inst2|mux2x1:inst18|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|regByte:inst2|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|regByte:inst2|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|regByte:inst2|mux2x1:inst21
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|regByte:inst2|mux2x1:inst21|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|regByte:inst2|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|regByte:inst2|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|regByte:inst2|mux2x1:inst35
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|regByte:inst2|mux2x1:inst35|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|regByte:inst2|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|regByte:inst2|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|regByte:inst2|mux2x1:inst8
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|regByte:inst2|mux2x1:inst8|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|regByte:inst2|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|regByte:inst2|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|regByte:inst2|mux2x1:inst33
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|regByte:inst2|mux2x1:inst33|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|regByte:inst2|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|regByte:inst2|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|regByte:inst2|mux2x1:inst15
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|regByte:inst2|mux2x1:inst15|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|regByte:inst2|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|regByte:inst2|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|regByte:inst2|mux2x1:inst36
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|regByte:inst2|mux2x1:inst36|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|regByte:inst2|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|regByte:inst2|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|regByte:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|regByte:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|regByte:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|regByte:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26
Cout <= mux2x1:inst6.C
A[0] => full_adder4:inst7.A[0]
A[1] => full_adder4:inst7.A[1]
A[2] => full_adder4:inst7.A[2]
A[3] => full_adder4:inst7.A[3]
A[4] => full_adder4:inst1.A[0]
A[4] => full_adder4:inst2.A[0]
A[5] => full_adder4:inst1.A[1]
A[5] => full_adder4:inst2.A[1]
A[6] => full_adder4:inst1.A[2]
A[6] => full_adder4:inst2.A[2]
A[7] => full_adder4:inst1.A[3]
A[7] => full_adder4:inst2.A[3]
B[0] => full_adder4:inst7.B[0]
B[1] => full_adder4:inst7.B[1]
B[2] => full_adder4:inst7.B[2]
B[3] => full_adder4:inst7.B[3]
B[4] => full_adder4:inst1.B[0]
B[4] => full_adder4:inst2.B[0]
B[5] => full_adder4:inst1.B[1]
B[5] => full_adder4:inst2.B[1]
B[6] => full_adder4:inst1.B[2]
B[6] => full_adder4:inst2.B[2]
B[7] => full_adder4:inst1.B[3]
B[7] => full_adder4:inst2.B[3]
Cin => full_adder4:inst7.Cin
S[0] <= full_adder4:inst7.S[0]
S[1] <= full_adder4:inst7.S[1]
S[2] <= full_adder4:inst7.S[2]
S[3] <= full_adder4:inst7.S[3]
S[4] <= mux2x4:inst5.C[0]
S[5] <= mux2x4:inst5.C[1]
S[6] <= mux2x4:inst5.C[2]
S[7] <= mux2x4:inst5.C[3]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|mux2x4:inst5
C[0] <= mux2x2:inst1.C[0]
C[1] <= mux2x2:inst1.C[1]
C[2] <= mux2x2:inst.C[0]
C[3] <= mux2x2:inst.C[1]
Sel => mux2x2:inst.Sel
Sel => mux2x2:inst1.Sel
A[0] => mux2x2:inst1.A[0]
A[1] => mux2x2:inst1.A[1]
A[2] => mux2x2:inst.A[0]
A[3] => mux2x2:inst.A[1]
B[0] => mux2x2:inst1.B[0]
B[1] => mux2x2:inst1.B[1]
B[2] => mux2x2:inst.B[0]
B[3] => mux2x2:inst.B[1]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|mux2x4:inst5|mux2x2:inst
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|ALU:inst3|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5
R0[0] <= unireg_dec:inst23.Q[0]
R0[1] <= unireg_dec:inst23.Q[1]
R0[2] <= unireg_dec:inst23.Q[2]
R0[3] <= unireg_dec:inst23.Q[3]
R0[4] <= unireg_dec:inst23.Q[4]
R0[5] <= unireg_dec:inst23.Q[5]
R0[6] <= unireg_dec:inst23.Q[6]
R0[7] <= unireg_dec:inst23.Q[7]
clk => unireg_dec:inst23.Clk
clk => unireg_dec:inst9.Clk
clk => unireg_dec:inst8.Clk
clk => unireg_dec:inst3.Clk
clk => unireg_dec:inst7.Clk
clk => unireg_dec:inst93.Clk
clk => unireg_dec:inst14.Clk
clk => unireg_dec:inst15.Clk
R1[0] <= unireg_dec:inst9.Q[0]
R1[1] <= unireg_dec:inst9.Q[1]
R1[2] <= unireg_dec:inst9.Q[2]
R1[3] <= unireg_dec:inst9.Q[3]
R1[4] <= unireg_dec:inst9.Q[4]
R1[5] <= unireg_dec:inst9.Q[5]
R1[6] <= unireg_dec:inst9.Q[6]
R1[7] <= unireg_dec:inst9.Q[7]
Register3[0] => 16dmux:inst4.A
Register3[1] => 16dmux:inst4.B
Register3[2] => 16dmux:inst4.C
WriteReg => inst.IN1
WriteReg => inst6.IN1
WriteReg => inst10.IN1
WriteReg => inst11.IN1
WriteReg => inst12.IN1
WriteReg => inst13.IN1
WriteReg => inst18.IN1
Data[0] => unireg_dec:inst9.D[0]
Data[0] => unireg_dec:inst8.D[0]
Data[0] => unireg_dec:inst3.D[0]
Data[0] => unireg_dec:inst7.D[0]
Data[0] => unireg_dec:inst93.D[0]
Data[0] => unireg_dec:inst14.D[0]
Data[0] => unireg_dec:inst15.D[0]
Data[1] => unireg_dec:inst9.D[1]
Data[1] => unireg_dec:inst8.D[1]
Data[1] => unireg_dec:inst3.D[1]
Data[1] => unireg_dec:inst7.D[1]
Data[1] => unireg_dec:inst93.D[1]
Data[1] => unireg_dec:inst14.D[1]
Data[1] => unireg_dec:inst15.D[1]
Data[2] => unireg_dec:inst9.D[2]
Data[2] => unireg_dec:inst8.D[2]
Data[2] => unireg_dec:inst3.D[2]
Data[2] => unireg_dec:inst7.D[2]
Data[2] => unireg_dec:inst93.D[2]
Data[2] => unireg_dec:inst14.D[2]
Data[2] => unireg_dec:inst15.D[2]
Data[3] => unireg_dec:inst9.D[3]
Data[3] => unireg_dec:inst8.D[3]
Data[3] => unireg_dec:inst3.D[3]
Data[3] => unireg_dec:inst7.D[3]
Data[3] => unireg_dec:inst93.D[3]
Data[3] => unireg_dec:inst14.D[3]
Data[3] => unireg_dec:inst15.D[3]
Data[4] => unireg_dec:inst9.D[4]
Data[4] => unireg_dec:inst8.D[4]
Data[4] => unireg_dec:inst3.D[4]
Data[4] => unireg_dec:inst7.D[4]
Data[4] => unireg_dec:inst93.D[4]
Data[4] => unireg_dec:inst14.D[4]
Data[4] => unireg_dec:inst15.D[4]
Data[5] => unireg_dec:inst9.D[5]
Data[5] => unireg_dec:inst8.D[5]
Data[5] => unireg_dec:inst3.D[5]
Data[5] => unireg_dec:inst7.D[5]
Data[5] => unireg_dec:inst93.D[5]
Data[5] => unireg_dec:inst14.D[5]
Data[5] => unireg_dec:inst15.D[5]
Data[6] => unireg_dec:inst9.D[6]
Data[6] => unireg_dec:inst8.D[6]
Data[6] => unireg_dec:inst3.D[6]
Data[6] => unireg_dec:inst7.D[6]
Data[6] => unireg_dec:inst93.D[6]
Data[6] => unireg_dec:inst14.D[6]
Data[6] => unireg_dec:inst15.D[6]
Data[7] => unireg_dec:inst9.D[7]
Data[7] => unireg_dec:inst8.D[7]
Data[7] => unireg_dec:inst3.D[7]
Data[7] => unireg_dec:inst7.D[7]
Data[7] => unireg_dec:inst93.D[7]
Data[7] => unireg_dec:inst14.D[7]
Data[7] => unireg_dec:inst15.D[7]
R2[0] <= unireg_dec:inst8.Q[0]
R2[1] <= unireg_dec:inst8.Q[1]
R2[2] <= unireg_dec:inst8.Q[2]
R2[3] <= unireg_dec:inst8.Q[3]
R2[4] <= unireg_dec:inst8.Q[4]
R2[5] <= unireg_dec:inst8.Q[5]
R2[6] <= unireg_dec:inst8.Q[6]
R2[7] <= unireg_dec:inst8.Q[7]
R3[0] <= unireg_dec:inst3.Q[0]
R3[1] <= unireg_dec:inst3.Q[1]
R3[2] <= unireg_dec:inst3.Q[2]
R3[3] <= unireg_dec:inst3.Q[3]
R3[4] <= unireg_dec:inst3.Q[4]
R3[5] <= unireg_dec:inst3.Q[5]
R3[6] <= unireg_dec:inst3.Q[6]
R3[7] <= unireg_dec:inst3.Q[7]
R4[0] <= unireg_dec:inst7.Q[0]
R4[1] <= unireg_dec:inst7.Q[1]
R4[2] <= unireg_dec:inst7.Q[2]
R4[3] <= unireg_dec:inst7.Q[3]
R4[4] <= unireg_dec:inst7.Q[4]
R4[5] <= unireg_dec:inst7.Q[5]
R4[6] <= unireg_dec:inst7.Q[6]
R4[7] <= unireg_dec:inst7.Q[7]
R5[0] <= unireg_dec:inst93.Q[0]
R5[1] <= unireg_dec:inst93.Q[1]
R5[2] <= unireg_dec:inst93.Q[2]
R5[3] <= unireg_dec:inst93.Q[3]
R5[4] <= unireg_dec:inst93.Q[4]
R5[5] <= unireg_dec:inst93.Q[5]
R5[6] <= unireg_dec:inst93.Q[6]
R5[7] <= unireg_dec:inst93.Q[7]
R6[0] <= unireg_dec:inst14.Q[0]
R6[1] <= unireg_dec:inst14.Q[1]
R6[2] <= unireg_dec:inst14.Q[2]
R6[3] <= unireg_dec:inst14.Q[3]
R6[4] <= unireg_dec:inst14.Q[4]
R6[5] <= unireg_dec:inst14.Q[5]
R6[6] <= unireg_dec:inst14.Q[6]
R6[7] <= unireg_dec:inst14.Q[7]
R7[0] <= unireg_dec:inst15.Q[0]
R7[1] <= unireg_dec:inst15.Q[1]
R7[2] <= unireg_dec:inst15.Q[2]
R7[3] <= unireg_dec:inst15.Q[3]
R7[4] <= unireg_dec:inst15.Q[4]
R7[5] <= unireg_dec:inst15.Q[5]
R7[6] <= unireg_dec:inst15.Q[6]
R7[7] <= unireg_dec:inst15.Q[7]
ROut1[0] <= ROut1.DB_MAX_OUTPUT_PORT_TYPE
ROut1[1] <= ROut1.DB_MAX_OUTPUT_PORT_TYPE
ROut1[2] <= ROut1.DB_MAX_OUTPUT_PORT_TYPE
ROut1[3] <= ROut1.DB_MAX_OUTPUT_PORT_TYPE
ROut1[4] <= ROut1.DB_MAX_OUTPUT_PORT_TYPE
ROut1[5] <= ROut1.DB_MAX_OUTPUT_PORT_TYPE
ROut1[6] <= ROut1.DB_MAX_OUTPUT_PORT_TYPE
ROut1[7] <= ROut1.DB_MAX_OUTPUT_PORT_TYPE
Register1[0] => 16dmux:inst94.A
Register1[1] => 16dmux:inst94.B
Register1[2] => 16dmux:inst94.C
ROut2[0] <= ROut2.DB_MAX_OUTPUT_PORT_TYPE
ROut2[1] <= ROut2.DB_MAX_OUTPUT_PORT_TYPE
ROut2[2] <= ROut2.DB_MAX_OUTPUT_PORT_TYPE
ROut2[3] <= ROut2.DB_MAX_OUTPUT_PORT_TYPE
ROut2[4] <= ROut2.DB_MAX_OUTPUT_PORT_TYPE
ROut2[5] <= ROut2.DB_MAX_OUTPUT_PORT_TYPE
ROut2[6] <= ROut2.DB_MAX_OUTPUT_PORT_TYPE
ROut2[7] <= ROut2.DB_MAX_OUTPUT_PORT_TYPE
Register2[0] => 16dmux:inst5.A
Register2[1] => 16dmux:inst5.B
Register2[2] => 16dmux:inst5.C


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23
Q[0] <= R[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= R[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= R[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= R[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= R[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= R[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= R[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= R[7].DB_MAX_OUTPUT_PORT_TYPE
LOAD => inst6.IN0
LOAD => inst18[7].OE
LOAD => inst18[6].OE
LOAD => inst18[5].OE
LOAD => inst18[4].OE
LOAD => inst18[3].OE
LOAD => inst18[2].OE
LOAD => inst18[1].OE
LOAD => inst18[0].OE
Reset => inst6.IN1
Reset => inst20[7].OE
Reset => inst20[6].OE
Reset => inst20[5].OE
Reset => inst20[4].OE
Reset => inst20[3].OE
Reset => inst20[2].OE
Reset => inst20[1].OE
Reset => inst20[0].OE
Dec => inst6.IN2
Dec => inst21[7].OE
Dec => inst21[6].OE
Dec => inst21[5].OE
Dec => inst21[4].OE
Dec => inst21[3].OE
Dec => inst21[2].OE
Dec => inst21[1].OE
Dec => inst21[0].OE
Set => inst6.IN3
Set => inst19[7].OE
Set => inst19[6].OE
Set => inst19[5].OE
Set => inst19[4].OE
Set => inst19[3].OE
Set => inst19[2].OE
Set => inst19[1].OE
Set => inst19[0].OE
Clk => regByte:inst2.Clk
D[0] => inst18[0].DATAIN
D[1] => inst18[1].DATAIN
D[2] => inst18[2].DATAIN
D[3] => inst18[3].DATAIN
D[4] => inst18[4].DATAIN
D[5] => inst18[5].DATAIN
D[6] => inst18[6].DATAIN
D[7] => inst18[7].DATAIN


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|regByte:inst2
R[0] <= inst100.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
R[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
R[5] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
R[6] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
R[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst2.CLK
Clk => inst100.CLK
Clk => inst3.CLK
Clk => inst12.CLK
Clk => inst4.CLK
Clk => inst10.CLK
Clk => inst14.CLK
Clk => inst16.CLK
X[0] => mux2x1:inst21.B
X[1] => mux2x1:inst18.B
X[2] => mux2x1:inst35.B
X[3] => mux2x1:inst33.B
X[4] => mux2x1:inst7.B
X[5] => mux2x1:inst36.B
X[6] => mux2x1:inst8.B
X[7] => mux2x1:inst15.B
Write => mux2x1:inst18.Sel
Write => mux2x1:inst21.Sel
Write => mux2x1:inst35.Sel
Write => mux2x1:inst8.Sel
Write => mux2x1:inst33.Sel
Write => mux2x1:inst15.Sel
Write => mux2x1:inst36.Sel
Write => mux2x1:inst7.Sel


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|regByte:inst2|mux2x1:inst18
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|regByte:inst2|mux2x1:inst18|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|regByte:inst2|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|regByte:inst2|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|regByte:inst2|mux2x1:inst21
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|regByte:inst2|mux2x1:inst21|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|regByte:inst2|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|regByte:inst2|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|regByte:inst2|mux2x1:inst35
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|regByte:inst2|mux2x1:inst35|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|regByte:inst2|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|regByte:inst2|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|regByte:inst2|mux2x1:inst8
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|regByte:inst2|mux2x1:inst8|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|regByte:inst2|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|regByte:inst2|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|regByte:inst2|mux2x1:inst33
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|regByte:inst2|mux2x1:inst33|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|regByte:inst2|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|regByte:inst2|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|regByte:inst2|mux2x1:inst15
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|regByte:inst2|mux2x1:inst15|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|regByte:inst2|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|regByte:inst2|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|regByte:inst2|mux2x1:inst36
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|regByte:inst2|mux2x1:inst36|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|regByte:inst2|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|regByte:inst2|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|regByte:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|regByte:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|regByte:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|regByte:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26
Cout <= mux2x1:inst6.C
A[0] => full_adder4:inst7.A[0]
A[1] => full_adder4:inst7.A[1]
A[2] => full_adder4:inst7.A[2]
A[3] => full_adder4:inst7.A[3]
A[4] => full_adder4:inst1.A[0]
A[4] => full_adder4:inst2.A[0]
A[5] => full_adder4:inst1.A[1]
A[5] => full_adder4:inst2.A[1]
A[6] => full_adder4:inst1.A[2]
A[6] => full_adder4:inst2.A[2]
A[7] => full_adder4:inst1.A[3]
A[7] => full_adder4:inst2.A[3]
B[0] => full_adder4:inst7.B[0]
B[1] => full_adder4:inst7.B[1]
B[2] => full_adder4:inst7.B[2]
B[3] => full_adder4:inst7.B[3]
B[4] => full_adder4:inst1.B[0]
B[4] => full_adder4:inst2.B[0]
B[5] => full_adder4:inst1.B[1]
B[5] => full_adder4:inst2.B[1]
B[6] => full_adder4:inst1.B[2]
B[6] => full_adder4:inst2.B[2]
B[7] => full_adder4:inst1.B[3]
B[7] => full_adder4:inst2.B[3]
Cin => full_adder4:inst7.Cin
S[0] <= full_adder4:inst7.S[0]
S[1] <= full_adder4:inst7.S[1]
S[2] <= full_adder4:inst7.S[2]
S[3] <= full_adder4:inst7.S[3]
S[4] <= mux2x4:inst5.C[0]
S[5] <= mux2x4:inst5.C[1]
S[6] <= mux2x4:inst5.C[2]
S[7] <= mux2x4:inst5.C[3]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst1
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst1|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst2
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst2|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst7
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst7|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|mux2x4:inst5
C[0] <= mux2x2:inst1.C[0]
C[1] <= mux2x2:inst1.C[1]
C[2] <= mux2x2:inst.C[0]
C[3] <= mux2x2:inst.C[1]
Sel => mux2x2:inst.Sel
Sel => mux2x2:inst1.Sel
A[0] => mux2x2:inst1.A[0]
A[1] => mux2x2:inst1.A[1]
A[2] => mux2x2:inst.A[0]
A[3] => mux2x2:inst.A[1]
B[0] => mux2x2:inst1.B[0]
B[1] => mux2x2:inst1.B[1]
B[2] => mux2x2:inst.B[0]
B[3] => mux2x2:inst.B[1]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|mux2x4:inst5|mux2x2:inst
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst23|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9
Q[0] <= R[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= R[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= R[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= R[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= R[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= R[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= R[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= R[7].DB_MAX_OUTPUT_PORT_TYPE
LOAD => inst6.IN0
LOAD => inst18[7].OE
LOAD => inst18[6].OE
LOAD => inst18[5].OE
LOAD => inst18[4].OE
LOAD => inst18[3].OE
LOAD => inst18[2].OE
LOAD => inst18[1].OE
LOAD => inst18[0].OE
Reset => inst6.IN1
Reset => inst20[7].OE
Reset => inst20[6].OE
Reset => inst20[5].OE
Reset => inst20[4].OE
Reset => inst20[3].OE
Reset => inst20[2].OE
Reset => inst20[1].OE
Reset => inst20[0].OE
Dec => inst6.IN2
Dec => inst21[7].OE
Dec => inst21[6].OE
Dec => inst21[5].OE
Dec => inst21[4].OE
Dec => inst21[3].OE
Dec => inst21[2].OE
Dec => inst21[1].OE
Dec => inst21[0].OE
Set => inst6.IN3
Set => inst19[7].OE
Set => inst19[6].OE
Set => inst19[5].OE
Set => inst19[4].OE
Set => inst19[3].OE
Set => inst19[2].OE
Set => inst19[1].OE
Set => inst19[0].OE
Clk => regByte:inst2.Clk
D[0] => inst18[0].DATAIN
D[1] => inst18[1].DATAIN
D[2] => inst18[2].DATAIN
D[3] => inst18[3].DATAIN
D[4] => inst18[4].DATAIN
D[5] => inst18[5].DATAIN
D[6] => inst18[6].DATAIN
D[7] => inst18[7].DATAIN


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|regByte:inst2
R[0] <= inst100.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
R[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
R[5] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
R[6] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
R[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst2.CLK
Clk => inst100.CLK
Clk => inst3.CLK
Clk => inst12.CLK
Clk => inst4.CLK
Clk => inst10.CLK
Clk => inst14.CLK
Clk => inst16.CLK
X[0] => mux2x1:inst21.B
X[1] => mux2x1:inst18.B
X[2] => mux2x1:inst35.B
X[3] => mux2x1:inst33.B
X[4] => mux2x1:inst7.B
X[5] => mux2x1:inst36.B
X[6] => mux2x1:inst8.B
X[7] => mux2x1:inst15.B
Write => mux2x1:inst18.Sel
Write => mux2x1:inst21.Sel
Write => mux2x1:inst35.Sel
Write => mux2x1:inst8.Sel
Write => mux2x1:inst33.Sel
Write => mux2x1:inst15.Sel
Write => mux2x1:inst36.Sel
Write => mux2x1:inst7.Sel


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|regByte:inst2|mux2x1:inst18
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|regByte:inst2|mux2x1:inst18|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|regByte:inst2|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|regByte:inst2|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|regByte:inst2|mux2x1:inst21
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|regByte:inst2|mux2x1:inst21|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|regByte:inst2|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|regByte:inst2|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|regByte:inst2|mux2x1:inst35
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|regByte:inst2|mux2x1:inst35|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|regByte:inst2|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|regByte:inst2|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|regByte:inst2|mux2x1:inst8
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|regByte:inst2|mux2x1:inst8|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|regByte:inst2|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|regByte:inst2|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|regByte:inst2|mux2x1:inst33
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|regByte:inst2|mux2x1:inst33|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|regByte:inst2|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|regByte:inst2|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|regByte:inst2|mux2x1:inst15
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|regByte:inst2|mux2x1:inst15|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|regByte:inst2|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|regByte:inst2|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|regByte:inst2|mux2x1:inst36
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|regByte:inst2|mux2x1:inst36|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|regByte:inst2|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|regByte:inst2|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|regByte:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|regByte:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|regByte:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|regByte:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26
Cout <= mux2x1:inst6.C
A[0] => full_adder4:inst7.A[0]
A[1] => full_adder4:inst7.A[1]
A[2] => full_adder4:inst7.A[2]
A[3] => full_adder4:inst7.A[3]
A[4] => full_adder4:inst1.A[0]
A[4] => full_adder4:inst2.A[0]
A[5] => full_adder4:inst1.A[1]
A[5] => full_adder4:inst2.A[1]
A[6] => full_adder4:inst1.A[2]
A[6] => full_adder4:inst2.A[2]
A[7] => full_adder4:inst1.A[3]
A[7] => full_adder4:inst2.A[3]
B[0] => full_adder4:inst7.B[0]
B[1] => full_adder4:inst7.B[1]
B[2] => full_adder4:inst7.B[2]
B[3] => full_adder4:inst7.B[3]
B[4] => full_adder4:inst1.B[0]
B[4] => full_adder4:inst2.B[0]
B[5] => full_adder4:inst1.B[1]
B[5] => full_adder4:inst2.B[1]
B[6] => full_adder4:inst1.B[2]
B[6] => full_adder4:inst2.B[2]
B[7] => full_adder4:inst1.B[3]
B[7] => full_adder4:inst2.B[3]
Cin => full_adder4:inst7.Cin
S[0] <= full_adder4:inst7.S[0]
S[1] <= full_adder4:inst7.S[1]
S[2] <= full_adder4:inst7.S[2]
S[3] <= full_adder4:inst7.S[3]
S[4] <= mux2x4:inst5.C[0]
S[5] <= mux2x4:inst5.C[1]
S[6] <= mux2x4:inst5.C[2]
S[7] <= mux2x4:inst5.C[3]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|mux2x4:inst5
C[0] <= mux2x2:inst1.C[0]
C[1] <= mux2x2:inst1.C[1]
C[2] <= mux2x2:inst.C[0]
C[3] <= mux2x2:inst.C[1]
Sel => mux2x2:inst.Sel
Sel => mux2x2:inst1.Sel
A[0] => mux2x2:inst1.A[0]
A[1] => mux2x2:inst1.A[1]
A[2] => mux2x2:inst.A[0]
A[3] => mux2x2:inst.A[1]
B[0] => mux2x2:inst1.B[0]
B[1] => mux2x2:inst1.B[1]
B[2] => mux2x2:inst.B[0]
B[3] => mux2x2:inst.B[1]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|mux2x4:inst5|mux2x2:inst
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst9|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|16dmux:inst4
Q8 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A => 5.IN0
A => 22.IN0
A => 14.IN0
A => 12.IN0
A => 10.IN0
A => 26.IN0
A => 28.IN0
A => 30.IN0
A => 32.IN0
B => 6.IN0
B => 20.IN1
B => 14.IN2
B => 11.IN1
B => 10.IN1
B => 26.IN1
B => 27.IN1
B => 30.IN1
B => 31.IN1
C => 7.IN0
C => 13.IN2
C => 12.IN2
C => 11.IN2
C => 10.IN2
C => 26.IN2
C => 27.IN2
C => 28.IN2
C => 29.IN2
D => 24.IN3
D => 22.IN3
D => 20.IN3
D => 14.IN3
D => 13.IN3
D => 12.IN3
D => 11.IN3
D => 10.IN3
D => 8.IN0
Q9 <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q10 <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q11 <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q12 <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q13 <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q14 <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q15 <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q7 <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q6 <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q5 <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q4 <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= 32.DB_MAX_OUTPUT_PORT_TYPE
Q0 <= 33.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8
Q[0] <= R[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= R[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= R[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= R[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= R[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= R[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= R[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= R[7].DB_MAX_OUTPUT_PORT_TYPE
LOAD => inst6.IN0
LOAD => inst18[7].OE
LOAD => inst18[6].OE
LOAD => inst18[5].OE
LOAD => inst18[4].OE
LOAD => inst18[3].OE
LOAD => inst18[2].OE
LOAD => inst18[1].OE
LOAD => inst18[0].OE
Reset => inst6.IN1
Reset => inst20[7].OE
Reset => inst20[6].OE
Reset => inst20[5].OE
Reset => inst20[4].OE
Reset => inst20[3].OE
Reset => inst20[2].OE
Reset => inst20[1].OE
Reset => inst20[0].OE
Dec => inst6.IN2
Dec => inst21[7].OE
Dec => inst21[6].OE
Dec => inst21[5].OE
Dec => inst21[4].OE
Dec => inst21[3].OE
Dec => inst21[2].OE
Dec => inst21[1].OE
Dec => inst21[0].OE
Set => inst6.IN3
Set => inst19[7].OE
Set => inst19[6].OE
Set => inst19[5].OE
Set => inst19[4].OE
Set => inst19[3].OE
Set => inst19[2].OE
Set => inst19[1].OE
Set => inst19[0].OE
Clk => regByte:inst2.Clk
D[0] => inst18[0].DATAIN
D[1] => inst18[1].DATAIN
D[2] => inst18[2].DATAIN
D[3] => inst18[3].DATAIN
D[4] => inst18[4].DATAIN
D[5] => inst18[5].DATAIN
D[6] => inst18[6].DATAIN
D[7] => inst18[7].DATAIN


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|regByte:inst2
R[0] <= inst100.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
R[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
R[5] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
R[6] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
R[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst2.CLK
Clk => inst100.CLK
Clk => inst3.CLK
Clk => inst12.CLK
Clk => inst4.CLK
Clk => inst10.CLK
Clk => inst14.CLK
Clk => inst16.CLK
X[0] => mux2x1:inst21.B
X[1] => mux2x1:inst18.B
X[2] => mux2x1:inst35.B
X[3] => mux2x1:inst33.B
X[4] => mux2x1:inst7.B
X[5] => mux2x1:inst36.B
X[6] => mux2x1:inst8.B
X[7] => mux2x1:inst15.B
Write => mux2x1:inst18.Sel
Write => mux2x1:inst21.Sel
Write => mux2x1:inst35.Sel
Write => mux2x1:inst8.Sel
Write => mux2x1:inst33.Sel
Write => mux2x1:inst15.Sel
Write => mux2x1:inst36.Sel
Write => mux2x1:inst7.Sel


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|regByte:inst2|mux2x1:inst18
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|regByte:inst2|mux2x1:inst18|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|regByte:inst2|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|regByte:inst2|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|regByte:inst2|mux2x1:inst21
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|regByte:inst2|mux2x1:inst21|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|regByte:inst2|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|regByte:inst2|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|regByte:inst2|mux2x1:inst35
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|regByte:inst2|mux2x1:inst35|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|regByte:inst2|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|regByte:inst2|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|regByte:inst2|mux2x1:inst8
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|regByte:inst2|mux2x1:inst8|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|regByte:inst2|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|regByte:inst2|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|regByte:inst2|mux2x1:inst33
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|regByte:inst2|mux2x1:inst33|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|regByte:inst2|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|regByte:inst2|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|regByte:inst2|mux2x1:inst15
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|regByte:inst2|mux2x1:inst15|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|regByte:inst2|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|regByte:inst2|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|regByte:inst2|mux2x1:inst36
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|regByte:inst2|mux2x1:inst36|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|regByte:inst2|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|regByte:inst2|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|regByte:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|regByte:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|regByte:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|regByte:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26
Cout <= mux2x1:inst6.C
A[0] => full_adder4:inst7.A[0]
A[1] => full_adder4:inst7.A[1]
A[2] => full_adder4:inst7.A[2]
A[3] => full_adder4:inst7.A[3]
A[4] => full_adder4:inst1.A[0]
A[4] => full_adder4:inst2.A[0]
A[5] => full_adder4:inst1.A[1]
A[5] => full_adder4:inst2.A[1]
A[6] => full_adder4:inst1.A[2]
A[6] => full_adder4:inst2.A[2]
A[7] => full_adder4:inst1.A[3]
A[7] => full_adder4:inst2.A[3]
B[0] => full_adder4:inst7.B[0]
B[1] => full_adder4:inst7.B[1]
B[2] => full_adder4:inst7.B[2]
B[3] => full_adder4:inst7.B[3]
B[4] => full_adder4:inst1.B[0]
B[4] => full_adder4:inst2.B[0]
B[5] => full_adder4:inst1.B[1]
B[5] => full_adder4:inst2.B[1]
B[6] => full_adder4:inst1.B[2]
B[6] => full_adder4:inst2.B[2]
B[7] => full_adder4:inst1.B[3]
B[7] => full_adder4:inst2.B[3]
Cin => full_adder4:inst7.Cin
S[0] <= full_adder4:inst7.S[0]
S[1] <= full_adder4:inst7.S[1]
S[2] <= full_adder4:inst7.S[2]
S[3] <= full_adder4:inst7.S[3]
S[4] <= mux2x4:inst5.C[0]
S[5] <= mux2x4:inst5.C[1]
S[6] <= mux2x4:inst5.C[2]
S[7] <= mux2x4:inst5.C[3]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst1
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst1|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst2
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst2|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst7
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst7|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|mux2x4:inst5
C[0] <= mux2x2:inst1.C[0]
C[1] <= mux2x2:inst1.C[1]
C[2] <= mux2x2:inst.C[0]
C[3] <= mux2x2:inst.C[1]
Sel => mux2x2:inst.Sel
Sel => mux2x2:inst1.Sel
A[0] => mux2x2:inst1.A[0]
A[1] => mux2x2:inst1.A[1]
A[2] => mux2x2:inst.A[0]
A[3] => mux2x2:inst.A[1]
B[0] => mux2x2:inst1.B[0]
B[1] => mux2x2:inst1.B[1]
B[2] => mux2x2:inst.B[0]
B[3] => mux2x2:inst.B[1]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|mux2x4:inst5|mux2x2:inst
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst8|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3
Q[0] <= R[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= R[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= R[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= R[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= R[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= R[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= R[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= R[7].DB_MAX_OUTPUT_PORT_TYPE
LOAD => inst6.IN0
LOAD => inst18[7].OE
LOAD => inst18[6].OE
LOAD => inst18[5].OE
LOAD => inst18[4].OE
LOAD => inst18[3].OE
LOAD => inst18[2].OE
LOAD => inst18[1].OE
LOAD => inst18[0].OE
Reset => inst6.IN1
Reset => inst20[7].OE
Reset => inst20[6].OE
Reset => inst20[5].OE
Reset => inst20[4].OE
Reset => inst20[3].OE
Reset => inst20[2].OE
Reset => inst20[1].OE
Reset => inst20[0].OE
Dec => inst6.IN2
Dec => inst21[7].OE
Dec => inst21[6].OE
Dec => inst21[5].OE
Dec => inst21[4].OE
Dec => inst21[3].OE
Dec => inst21[2].OE
Dec => inst21[1].OE
Dec => inst21[0].OE
Set => inst6.IN3
Set => inst19[7].OE
Set => inst19[6].OE
Set => inst19[5].OE
Set => inst19[4].OE
Set => inst19[3].OE
Set => inst19[2].OE
Set => inst19[1].OE
Set => inst19[0].OE
Clk => regByte:inst2.Clk
D[0] => inst18[0].DATAIN
D[1] => inst18[1].DATAIN
D[2] => inst18[2].DATAIN
D[3] => inst18[3].DATAIN
D[4] => inst18[4].DATAIN
D[5] => inst18[5].DATAIN
D[6] => inst18[6].DATAIN
D[7] => inst18[7].DATAIN


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|regByte:inst2
R[0] <= inst100.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
R[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
R[5] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
R[6] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
R[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst2.CLK
Clk => inst100.CLK
Clk => inst3.CLK
Clk => inst12.CLK
Clk => inst4.CLK
Clk => inst10.CLK
Clk => inst14.CLK
Clk => inst16.CLK
X[0] => mux2x1:inst21.B
X[1] => mux2x1:inst18.B
X[2] => mux2x1:inst35.B
X[3] => mux2x1:inst33.B
X[4] => mux2x1:inst7.B
X[5] => mux2x1:inst36.B
X[6] => mux2x1:inst8.B
X[7] => mux2x1:inst15.B
Write => mux2x1:inst18.Sel
Write => mux2x1:inst21.Sel
Write => mux2x1:inst35.Sel
Write => mux2x1:inst8.Sel
Write => mux2x1:inst33.Sel
Write => mux2x1:inst15.Sel
Write => mux2x1:inst36.Sel
Write => mux2x1:inst7.Sel


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|regByte:inst2|mux2x1:inst18
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|regByte:inst2|mux2x1:inst18|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|regByte:inst2|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|regByte:inst2|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|regByte:inst2|mux2x1:inst21
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|regByte:inst2|mux2x1:inst21|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|regByte:inst2|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|regByte:inst2|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|regByte:inst2|mux2x1:inst35
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|regByte:inst2|mux2x1:inst35|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|regByte:inst2|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|regByte:inst2|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|regByte:inst2|mux2x1:inst8
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|regByte:inst2|mux2x1:inst8|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|regByte:inst2|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|regByte:inst2|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|regByte:inst2|mux2x1:inst33
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|regByte:inst2|mux2x1:inst33|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|regByte:inst2|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|regByte:inst2|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|regByte:inst2|mux2x1:inst15
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|regByte:inst2|mux2x1:inst15|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|regByte:inst2|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|regByte:inst2|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|regByte:inst2|mux2x1:inst36
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|regByte:inst2|mux2x1:inst36|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|regByte:inst2|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|regByte:inst2|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|regByte:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|regByte:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|regByte:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|regByte:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26
Cout <= mux2x1:inst6.C
A[0] => full_adder4:inst7.A[0]
A[1] => full_adder4:inst7.A[1]
A[2] => full_adder4:inst7.A[2]
A[3] => full_adder4:inst7.A[3]
A[4] => full_adder4:inst1.A[0]
A[4] => full_adder4:inst2.A[0]
A[5] => full_adder4:inst1.A[1]
A[5] => full_adder4:inst2.A[1]
A[6] => full_adder4:inst1.A[2]
A[6] => full_adder4:inst2.A[2]
A[7] => full_adder4:inst1.A[3]
A[7] => full_adder4:inst2.A[3]
B[0] => full_adder4:inst7.B[0]
B[1] => full_adder4:inst7.B[1]
B[2] => full_adder4:inst7.B[2]
B[3] => full_adder4:inst7.B[3]
B[4] => full_adder4:inst1.B[0]
B[4] => full_adder4:inst2.B[0]
B[5] => full_adder4:inst1.B[1]
B[5] => full_adder4:inst2.B[1]
B[6] => full_adder4:inst1.B[2]
B[6] => full_adder4:inst2.B[2]
B[7] => full_adder4:inst1.B[3]
B[7] => full_adder4:inst2.B[3]
Cin => full_adder4:inst7.Cin
S[0] <= full_adder4:inst7.S[0]
S[1] <= full_adder4:inst7.S[1]
S[2] <= full_adder4:inst7.S[2]
S[3] <= full_adder4:inst7.S[3]
S[4] <= mux2x4:inst5.C[0]
S[5] <= mux2x4:inst5.C[1]
S[6] <= mux2x4:inst5.C[2]
S[7] <= mux2x4:inst5.C[3]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst1
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst1|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst2
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst2|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst7
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst7|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|mux2x4:inst5
C[0] <= mux2x2:inst1.C[0]
C[1] <= mux2x2:inst1.C[1]
C[2] <= mux2x2:inst.C[0]
C[3] <= mux2x2:inst.C[1]
Sel => mux2x2:inst.Sel
Sel => mux2x2:inst1.Sel
A[0] => mux2x2:inst1.A[0]
A[1] => mux2x2:inst1.A[1]
A[2] => mux2x2:inst.A[0]
A[3] => mux2x2:inst.A[1]
B[0] => mux2x2:inst1.B[0]
B[1] => mux2x2:inst1.B[1]
B[2] => mux2x2:inst.B[0]
B[3] => mux2x2:inst.B[1]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|mux2x4:inst5|mux2x2:inst
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst3|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7
Q[0] <= R[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= R[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= R[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= R[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= R[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= R[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= R[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= R[7].DB_MAX_OUTPUT_PORT_TYPE
LOAD => inst6.IN0
LOAD => inst18[7].OE
LOAD => inst18[6].OE
LOAD => inst18[5].OE
LOAD => inst18[4].OE
LOAD => inst18[3].OE
LOAD => inst18[2].OE
LOAD => inst18[1].OE
LOAD => inst18[0].OE
Reset => inst6.IN1
Reset => inst20[7].OE
Reset => inst20[6].OE
Reset => inst20[5].OE
Reset => inst20[4].OE
Reset => inst20[3].OE
Reset => inst20[2].OE
Reset => inst20[1].OE
Reset => inst20[0].OE
Dec => inst6.IN2
Dec => inst21[7].OE
Dec => inst21[6].OE
Dec => inst21[5].OE
Dec => inst21[4].OE
Dec => inst21[3].OE
Dec => inst21[2].OE
Dec => inst21[1].OE
Dec => inst21[0].OE
Set => inst6.IN3
Set => inst19[7].OE
Set => inst19[6].OE
Set => inst19[5].OE
Set => inst19[4].OE
Set => inst19[3].OE
Set => inst19[2].OE
Set => inst19[1].OE
Set => inst19[0].OE
Clk => regByte:inst2.Clk
D[0] => inst18[0].DATAIN
D[1] => inst18[1].DATAIN
D[2] => inst18[2].DATAIN
D[3] => inst18[3].DATAIN
D[4] => inst18[4].DATAIN
D[5] => inst18[5].DATAIN
D[6] => inst18[6].DATAIN
D[7] => inst18[7].DATAIN


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|regByte:inst2
R[0] <= inst100.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
R[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
R[5] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
R[6] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
R[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst2.CLK
Clk => inst100.CLK
Clk => inst3.CLK
Clk => inst12.CLK
Clk => inst4.CLK
Clk => inst10.CLK
Clk => inst14.CLK
Clk => inst16.CLK
X[0] => mux2x1:inst21.B
X[1] => mux2x1:inst18.B
X[2] => mux2x1:inst35.B
X[3] => mux2x1:inst33.B
X[4] => mux2x1:inst7.B
X[5] => mux2x1:inst36.B
X[6] => mux2x1:inst8.B
X[7] => mux2x1:inst15.B
Write => mux2x1:inst18.Sel
Write => mux2x1:inst21.Sel
Write => mux2x1:inst35.Sel
Write => mux2x1:inst8.Sel
Write => mux2x1:inst33.Sel
Write => mux2x1:inst15.Sel
Write => mux2x1:inst36.Sel
Write => mux2x1:inst7.Sel


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|regByte:inst2|mux2x1:inst18
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|regByte:inst2|mux2x1:inst18|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|regByte:inst2|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|regByte:inst2|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|regByte:inst2|mux2x1:inst21
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|regByte:inst2|mux2x1:inst21|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|regByte:inst2|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|regByte:inst2|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|regByte:inst2|mux2x1:inst35
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|regByte:inst2|mux2x1:inst35|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|regByte:inst2|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|regByte:inst2|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|regByte:inst2|mux2x1:inst8
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|regByte:inst2|mux2x1:inst8|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|regByte:inst2|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|regByte:inst2|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|regByte:inst2|mux2x1:inst33
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|regByte:inst2|mux2x1:inst33|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|regByte:inst2|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|regByte:inst2|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|regByte:inst2|mux2x1:inst15
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|regByte:inst2|mux2x1:inst15|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|regByte:inst2|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|regByte:inst2|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|regByte:inst2|mux2x1:inst36
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|regByte:inst2|mux2x1:inst36|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|regByte:inst2|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|regByte:inst2|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|regByte:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|regByte:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|regByte:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|regByte:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26
Cout <= mux2x1:inst6.C
A[0] => full_adder4:inst7.A[0]
A[1] => full_adder4:inst7.A[1]
A[2] => full_adder4:inst7.A[2]
A[3] => full_adder4:inst7.A[3]
A[4] => full_adder4:inst1.A[0]
A[4] => full_adder4:inst2.A[0]
A[5] => full_adder4:inst1.A[1]
A[5] => full_adder4:inst2.A[1]
A[6] => full_adder4:inst1.A[2]
A[6] => full_adder4:inst2.A[2]
A[7] => full_adder4:inst1.A[3]
A[7] => full_adder4:inst2.A[3]
B[0] => full_adder4:inst7.B[0]
B[1] => full_adder4:inst7.B[1]
B[2] => full_adder4:inst7.B[2]
B[3] => full_adder4:inst7.B[3]
B[4] => full_adder4:inst1.B[0]
B[4] => full_adder4:inst2.B[0]
B[5] => full_adder4:inst1.B[1]
B[5] => full_adder4:inst2.B[1]
B[6] => full_adder4:inst1.B[2]
B[6] => full_adder4:inst2.B[2]
B[7] => full_adder4:inst1.B[3]
B[7] => full_adder4:inst2.B[3]
Cin => full_adder4:inst7.Cin
S[0] <= full_adder4:inst7.S[0]
S[1] <= full_adder4:inst7.S[1]
S[2] <= full_adder4:inst7.S[2]
S[3] <= full_adder4:inst7.S[3]
S[4] <= mux2x4:inst5.C[0]
S[5] <= mux2x4:inst5.C[1]
S[6] <= mux2x4:inst5.C[2]
S[7] <= mux2x4:inst5.C[3]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst1
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst1|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst2
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst2|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst7
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst7|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|mux2x4:inst5
C[0] <= mux2x2:inst1.C[0]
C[1] <= mux2x2:inst1.C[1]
C[2] <= mux2x2:inst.C[0]
C[3] <= mux2x2:inst.C[1]
Sel => mux2x2:inst.Sel
Sel => mux2x2:inst1.Sel
A[0] => mux2x2:inst1.A[0]
A[1] => mux2x2:inst1.A[1]
A[2] => mux2x2:inst.A[0]
A[3] => mux2x2:inst.A[1]
B[0] => mux2x2:inst1.B[0]
B[1] => mux2x2:inst1.B[1]
B[2] => mux2x2:inst.B[0]
B[3] => mux2x2:inst.B[1]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|mux2x4:inst5|mux2x2:inst
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst7|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93
Q[0] <= R[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= R[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= R[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= R[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= R[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= R[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= R[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= R[7].DB_MAX_OUTPUT_PORT_TYPE
LOAD => inst6.IN0
LOAD => inst18[7].OE
LOAD => inst18[6].OE
LOAD => inst18[5].OE
LOAD => inst18[4].OE
LOAD => inst18[3].OE
LOAD => inst18[2].OE
LOAD => inst18[1].OE
LOAD => inst18[0].OE
Reset => inst6.IN1
Reset => inst20[7].OE
Reset => inst20[6].OE
Reset => inst20[5].OE
Reset => inst20[4].OE
Reset => inst20[3].OE
Reset => inst20[2].OE
Reset => inst20[1].OE
Reset => inst20[0].OE
Dec => inst6.IN2
Dec => inst21[7].OE
Dec => inst21[6].OE
Dec => inst21[5].OE
Dec => inst21[4].OE
Dec => inst21[3].OE
Dec => inst21[2].OE
Dec => inst21[1].OE
Dec => inst21[0].OE
Set => inst6.IN3
Set => inst19[7].OE
Set => inst19[6].OE
Set => inst19[5].OE
Set => inst19[4].OE
Set => inst19[3].OE
Set => inst19[2].OE
Set => inst19[1].OE
Set => inst19[0].OE
Clk => regByte:inst2.Clk
D[0] => inst18[0].DATAIN
D[1] => inst18[1].DATAIN
D[2] => inst18[2].DATAIN
D[3] => inst18[3].DATAIN
D[4] => inst18[4].DATAIN
D[5] => inst18[5].DATAIN
D[6] => inst18[6].DATAIN
D[7] => inst18[7].DATAIN


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|regByte:inst2
R[0] <= inst100.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
R[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
R[5] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
R[6] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
R[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst2.CLK
Clk => inst100.CLK
Clk => inst3.CLK
Clk => inst12.CLK
Clk => inst4.CLK
Clk => inst10.CLK
Clk => inst14.CLK
Clk => inst16.CLK
X[0] => mux2x1:inst21.B
X[1] => mux2x1:inst18.B
X[2] => mux2x1:inst35.B
X[3] => mux2x1:inst33.B
X[4] => mux2x1:inst7.B
X[5] => mux2x1:inst36.B
X[6] => mux2x1:inst8.B
X[7] => mux2x1:inst15.B
Write => mux2x1:inst18.Sel
Write => mux2x1:inst21.Sel
Write => mux2x1:inst35.Sel
Write => mux2x1:inst8.Sel
Write => mux2x1:inst33.Sel
Write => mux2x1:inst15.Sel
Write => mux2x1:inst36.Sel
Write => mux2x1:inst7.Sel


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|regByte:inst2|mux2x1:inst18
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|regByte:inst2|mux2x1:inst18|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|regByte:inst2|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|regByte:inst2|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|regByte:inst2|mux2x1:inst21
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|regByte:inst2|mux2x1:inst21|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|regByte:inst2|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|regByte:inst2|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|regByte:inst2|mux2x1:inst35
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|regByte:inst2|mux2x1:inst35|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|regByte:inst2|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|regByte:inst2|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|regByte:inst2|mux2x1:inst8
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|regByte:inst2|mux2x1:inst8|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|regByte:inst2|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|regByte:inst2|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|regByte:inst2|mux2x1:inst33
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|regByte:inst2|mux2x1:inst33|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|regByte:inst2|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|regByte:inst2|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|regByte:inst2|mux2x1:inst15
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|regByte:inst2|mux2x1:inst15|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|regByte:inst2|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|regByte:inst2|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|regByte:inst2|mux2x1:inst36
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|regByte:inst2|mux2x1:inst36|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|regByte:inst2|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|regByte:inst2|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|regByte:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|regByte:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|regByte:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|regByte:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26
Cout <= mux2x1:inst6.C
A[0] => full_adder4:inst7.A[0]
A[1] => full_adder4:inst7.A[1]
A[2] => full_adder4:inst7.A[2]
A[3] => full_adder4:inst7.A[3]
A[4] => full_adder4:inst1.A[0]
A[4] => full_adder4:inst2.A[0]
A[5] => full_adder4:inst1.A[1]
A[5] => full_adder4:inst2.A[1]
A[6] => full_adder4:inst1.A[2]
A[6] => full_adder4:inst2.A[2]
A[7] => full_adder4:inst1.A[3]
A[7] => full_adder4:inst2.A[3]
B[0] => full_adder4:inst7.B[0]
B[1] => full_adder4:inst7.B[1]
B[2] => full_adder4:inst7.B[2]
B[3] => full_adder4:inst7.B[3]
B[4] => full_adder4:inst1.B[0]
B[4] => full_adder4:inst2.B[0]
B[5] => full_adder4:inst1.B[1]
B[5] => full_adder4:inst2.B[1]
B[6] => full_adder4:inst1.B[2]
B[6] => full_adder4:inst2.B[2]
B[7] => full_adder4:inst1.B[3]
B[7] => full_adder4:inst2.B[3]
Cin => full_adder4:inst7.Cin
S[0] <= full_adder4:inst7.S[0]
S[1] <= full_adder4:inst7.S[1]
S[2] <= full_adder4:inst7.S[2]
S[3] <= full_adder4:inst7.S[3]
S[4] <= mux2x4:inst5.C[0]
S[5] <= mux2x4:inst5.C[1]
S[6] <= mux2x4:inst5.C[2]
S[7] <= mux2x4:inst5.C[3]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst1
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst1|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst2
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst2|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst7
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst7|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|mux2x4:inst5
C[0] <= mux2x2:inst1.C[0]
C[1] <= mux2x2:inst1.C[1]
C[2] <= mux2x2:inst.C[0]
C[3] <= mux2x2:inst.C[1]
Sel => mux2x2:inst.Sel
Sel => mux2x2:inst1.Sel
A[0] => mux2x2:inst1.A[0]
A[1] => mux2x2:inst1.A[1]
A[2] => mux2x2:inst.A[0]
A[3] => mux2x2:inst.A[1]
B[0] => mux2x2:inst1.B[0]
B[1] => mux2x2:inst1.B[1]
B[2] => mux2x2:inst.B[0]
B[3] => mux2x2:inst.B[1]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|mux2x4:inst5|mux2x2:inst
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst93|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14
Q[0] <= R[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= R[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= R[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= R[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= R[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= R[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= R[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= R[7].DB_MAX_OUTPUT_PORT_TYPE
LOAD => inst6.IN0
LOAD => inst18[7].OE
LOAD => inst18[6].OE
LOAD => inst18[5].OE
LOAD => inst18[4].OE
LOAD => inst18[3].OE
LOAD => inst18[2].OE
LOAD => inst18[1].OE
LOAD => inst18[0].OE
Reset => inst6.IN1
Reset => inst20[7].OE
Reset => inst20[6].OE
Reset => inst20[5].OE
Reset => inst20[4].OE
Reset => inst20[3].OE
Reset => inst20[2].OE
Reset => inst20[1].OE
Reset => inst20[0].OE
Dec => inst6.IN2
Dec => inst21[7].OE
Dec => inst21[6].OE
Dec => inst21[5].OE
Dec => inst21[4].OE
Dec => inst21[3].OE
Dec => inst21[2].OE
Dec => inst21[1].OE
Dec => inst21[0].OE
Set => inst6.IN3
Set => inst19[7].OE
Set => inst19[6].OE
Set => inst19[5].OE
Set => inst19[4].OE
Set => inst19[3].OE
Set => inst19[2].OE
Set => inst19[1].OE
Set => inst19[0].OE
Clk => regByte:inst2.Clk
D[0] => inst18[0].DATAIN
D[1] => inst18[1].DATAIN
D[2] => inst18[2].DATAIN
D[3] => inst18[3].DATAIN
D[4] => inst18[4].DATAIN
D[5] => inst18[5].DATAIN
D[6] => inst18[6].DATAIN
D[7] => inst18[7].DATAIN


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|regByte:inst2
R[0] <= inst100.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
R[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
R[5] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
R[6] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
R[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst2.CLK
Clk => inst100.CLK
Clk => inst3.CLK
Clk => inst12.CLK
Clk => inst4.CLK
Clk => inst10.CLK
Clk => inst14.CLK
Clk => inst16.CLK
X[0] => mux2x1:inst21.B
X[1] => mux2x1:inst18.B
X[2] => mux2x1:inst35.B
X[3] => mux2x1:inst33.B
X[4] => mux2x1:inst7.B
X[5] => mux2x1:inst36.B
X[6] => mux2x1:inst8.B
X[7] => mux2x1:inst15.B
Write => mux2x1:inst18.Sel
Write => mux2x1:inst21.Sel
Write => mux2x1:inst35.Sel
Write => mux2x1:inst8.Sel
Write => mux2x1:inst33.Sel
Write => mux2x1:inst15.Sel
Write => mux2x1:inst36.Sel
Write => mux2x1:inst7.Sel


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|regByte:inst2|mux2x1:inst18
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|regByte:inst2|mux2x1:inst18|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|regByte:inst2|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|regByte:inst2|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|regByte:inst2|mux2x1:inst21
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|regByte:inst2|mux2x1:inst21|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|regByte:inst2|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|regByte:inst2|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|regByte:inst2|mux2x1:inst35
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|regByte:inst2|mux2x1:inst35|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|regByte:inst2|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|regByte:inst2|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|regByte:inst2|mux2x1:inst8
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|regByte:inst2|mux2x1:inst8|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|regByte:inst2|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|regByte:inst2|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|regByte:inst2|mux2x1:inst33
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|regByte:inst2|mux2x1:inst33|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|regByte:inst2|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|regByte:inst2|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|regByte:inst2|mux2x1:inst15
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|regByte:inst2|mux2x1:inst15|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|regByte:inst2|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|regByte:inst2|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|regByte:inst2|mux2x1:inst36
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|regByte:inst2|mux2x1:inst36|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|regByte:inst2|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|regByte:inst2|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|regByte:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|regByte:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|regByte:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|regByte:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26
Cout <= mux2x1:inst6.C
A[0] => full_adder4:inst7.A[0]
A[1] => full_adder4:inst7.A[1]
A[2] => full_adder4:inst7.A[2]
A[3] => full_adder4:inst7.A[3]
A[4] => full_adder4:inst1.A[0]
A[4] => full_adder4:inst2.A[0]
A[5] => full_adder4:inst1.A[1]
A[5] => full_adder4:inst2.A[1]
A[6] => full_adder4:inst1.A[2]
A[6] => full_adder4:inst2.A[2]
A[7] => full_adder4:inst1.A[3]
A[7] => full_adder4:inst2.A[3]
B[0] => full_adder4:inst7.B[0]
B[1] => full_adder4:inst7.B[1]
B[2] => full_adder4:inst7.B[2]
B[3] => full_adder4:inst7.B[3]
B[4] => full_adder4:inst1.B[0]
B[4] => full_adder4:inst2.B[0]
B[5] => full_adder4:inst1.B[1]
B[5] => full_adder4:inst2.B[1]
B[6] => full_adder4:inst1.B[2]
B[6] => full_adder4:inst2.B[2]
B[7] => full_adder4:inst1.B[3]
B[7] => full_adder4:inst2.B[3]
Cin => full_adder4:inst7.Cin
S[0] <= full_adder4:inst7.S[0]
S[1] <= full_adder4:inst7.S[1]
S[2] <= full_adder4:inst7.S[2]
S[3] <= full_adder4:inst7.S[3]
S[4] <= mux2x4:inst5.C[0]
S[5] <= mux2x4:inst5.C[1]
S[6] <= mux2x4:inst5.C[2]
S[7] <= mux2x4:inst5.C[3]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst1
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst1|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst2
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst2|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst7
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst7|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|mux2x4:inst5
C[0] <= mux2x2:inst1.C[0]
C[1] <= mux2x2:inst1.C[1]
C[2] <= mux2x2:inst.C[0]
C[3] <= mux2x2:inst.C[1]
Sel => mux2x2:inst.Sel
Sel => mux2x2:inst1.Sel
A[0] => mux2x2:inst1.A[0]
A[1] => mux2x2:inst1.A[1]
A[2] => mux2x2:inst.A[0]
A[3] => mux2x2:inst.A[1]
B[0] => mux2x2:inst1.B[0]
B[1] => mux2x2:inst1.B[1]
B[2] => mux2x2:inst.B[0]
B[3] => mux2x2:inst.B[1]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|mux2x4:inst5|mux2x2:inst
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst14|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15
Q[0] <= R[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= R[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= R[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= R[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= R[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= R[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= R[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= R[7].DB_MAX_OUTPUT_PORT_TYPE
LOAD => inst6.IN0
LOAD => inst18[7].OE
LOAD => inst18[6].OE
LOAD => inst18[5].OE
LOAD => inst18[4].OE
LOAD => inst18[3].OE
LOAD => inst18[2].OE
LOAD => inst18[1].OE
LOAD => inst18[0].OE
Reset => inst6.IN1
Reset => inst20[7].OE
Reset => inst20[6].OE
Reset => inst20[5].OE
Reset => inst20[4].OE
Reset => inst20[3].OE
Reset => inst20[2].OE
Reset => inst20[1].OE
Reset => inst20[0].OE
Dec => inst6.IN2
Dec => inst21[7].OE
Dec => inst21[6].OE
Dec => inst21[5].OE
Dec => inst21[4].OE
Dec => inst21[3].OE
Dec => inst21[2].OE
Dec => inst21[1].OE
Dec => inst21[0].OE
Set => inst6.IN3
Set => inst19[7].OE
Set => inst19[6].OE
Set => inst19[5].OE
Set => inst19[4].OE
Set => inst19[3].OE
Set => inst19[2].OE
Set => inst19[1].OE
Set => inst19[0].OE
Clk => regByte:inst2.Clk
D[0] => inst18[0].DATAIN
D[1] => inst18[1].DATAIN
D[2] => inst18[2].DATAIN
D[3] => inst18[3].DATAIN
D[4] => inst18[4].DATAIN
D[5] => inst18[5].DATAIN
D[6] => inst18[6].DATAIN
D[7] => inst18[7].DATAIN


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|regByte:inst2
R[0] <= inst100.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
R[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
R[5] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
R[6] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
R[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst2.CLK
Clk => inst100.CLK
Clk => inst3.CLK
Clk => inst12.CLK
Clk => inst4.CLK
Clk => inst10.CLK
Clk => inst14.CLK
Clk => inst16.CLK
X[0] => mux2x1:inst21.B
X[1] => mux2x1:inst18.B
X[2] => mux2x1:inst35.B
X[3] => mux2x1:inst33.B
X[4] => mux2x1:inst7.B
X[5] => mux2x1:inst36.B
X[6] => mux2x1:inst8.B
X[7] => mux2x1:inst15.B
Write => mux2x1:inst18.Sel
Write => mux2x1:inst21.Sel
Write => mux2x1:inst35.Sel
Write => mux2x1:inst8.Sel
Write => mux2x1:inst33.Sel
Write => mux2x1:inst15.Sel
Write => mux2x1:inst36.Sel
Write => mux2x1:inst7.Sel


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|regByte:inst2|mux2x1:inst18
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|regByte:inst2|mux2x1:inst18|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|regByte:inst2|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|regByte:inst2|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|regByte:inst2|mux2x1:inst21
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|regByte:inst2|mux2x1:inst21|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|regByte:inst2|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|regByte:inst2|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|regByte:inst2|mux2x1:inst35
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|regByte:inst2|mux2x1:inst35|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|regByte:inst2|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|regByte:inst2|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|regByte:inst2|mux2x1:inst8
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|regByte:inst2|mux2x1:inst8|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|regByte:inst2|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|regByte:inst2|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|regByte:inst2|mux2x1:inst33
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|regByte:inst2|mux2x1:inst33|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|regByte:inst2|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|regByte:inst2|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|regByte:inst2|mux2x1:inst15
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|regByte:inst2|mux2x1:inst15|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|regByte:inst2|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|regByte:inst2|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|regByte:inst2|mux2x1:inst36
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|regByte:inst2|mux2x1:inst36|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|regByte:inst2|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|regByte:inst2|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|regByte:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|regByte:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|regByte:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|regByte:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26
Cout <= mux2x1:inst6.C
A[0] => full_adder4:inst7.A[0]
A[1] => full_adder4:inst7.A[1]
A[2] => full_adder4:inst7.A[2]
A[3] => full_adder4:inst7.A[3]
A[4] => full_adder4:inst1.A[0]
A[4] => full_adder4:inst2.A[0]
A[5] => full_adder4:inst1.A[1]
A[5] => full_adder4:inst2.A[1]
A[6] => full_adder4:inst1.A[2]
A[6] => full_adder4:inst2.A[2]
A[7] => full_adder4:inst1.A[3]
A[7] => full_adder4:inst2.A[3]
B[0] => full_adder4:inst7.B[0]
B[1] => full_adder4:inst7.B[1]
B[2] => full_adder4:inst7.B[2]
B[3] => full_adder4:inst7.B[3]
B[4] => full_adder4:inst1.B[0]
B[4] => full_adder4:inst2.B[0]
B[5] => full_adder4:inst1.B[1]
B[5] => full_adder4:inst2.B[1]
B[6] => full_adder4:inst1.B[2]
B[6] => full_adder4:inst2.B[2]
B[7] => full_adder4:inst1.B[3]
B[7] => full_adder4:inst2.B[3]
Cin => full_adder4:inst7.Cin
S[0] <= full_adder4:inst7.S[0]
S[1] <= full_adder4:inst7.S[1]
S[2] <= full_adder4:inst7.S[2]
S[3] <= full_adder4:inst7.S[3]
S[4] <= mux2x4:inst5.C[0]
S[5] <= mux2x4:inst5.C[1]
S[6] <= mux2x4:inst5.C[2]
S[7] <= mux2x4:inst5.C[3]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst1
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst1|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst2
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst2|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst7
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst7|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|mux2x4:inst5
C[0] <= mux2x2:inst1.C[0]
C[1] <= mux2x2:inst1.C[1]
C[2] <= mux2x2:inst.C[0]
C[3] <= mux2x2:inst.C[1]
Sel => mux2x2:inst.Sel
Sel => mux2x2:inst1.Sel
A[0] => mux2x2:inst1.A[0]
A[1] => mux2x2:inst1.A[1]
A[2] => mux2x2:inst.A[0]
A[3] => mux2x2:inst.A[1]
B[0] => mux2x2:inst1.B[0]
B[1] => mux2x2:inst1.B[1]
B[2] => mux2x2:inst.B[0]
B[3] => mux2x2:inst.B[1]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|mux2x4:inst5|mux2x2:inst
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|Register_File:inst5|unireg_dec:inst15|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Register_File:inst5|16dmux:inst94
Q8 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A => 5.IN0
A => 22.IN0
A => 14.IN0
A => 12.IN0
A => 10.IN0
A => 26.IN0
A => 28.IN0
A => 30.IN0
A => 32.IN0
B => 6.IN0
B => 20.IN1
B => 14.IN2
B => 11.IN1
B => 10.IN1
B => 26.IN1
B => 27.IN1
B => 30.IN1
B => 31.IN1
C => 7.IN0
C => 13.IN2
C => 12.IN2
C => 11.IN2
C => 10.IN2
C => 26.IN2
C => 27.IN2
C => 28.IN2
C => 29.IN2
D => 24.IN3
D => 22.IN3
D => 20.IN3
D => 14.IN3
D => 13.IN3
D => 12.IN3
D => 11.IN3
D => 10.IN3
D => 8.IN0
Q9 <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q10 <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q11 <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q12 <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q13 <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q14 <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q15 <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q7 <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q6 <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q5 <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q4 <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= 32.DB_MAX_OUTPUT_PORT_TYPE
Q0 <= 33.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Register_File:inst5|16dmux:inst5
Q8 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A => 5.IN0
A => 22.IN0
A => 14.IN0
A => 12.IN0
A => 10.IN0
A => 26.IN0
A => 28.IN0
A => 30.IN0
A => 32.IN0
B => 6.IN0
B => 20.IN1
B => 14.IN2
B => 11.IN1
B => 10.IN1
B => 26.IN1
B => 27.IN1
B => 30.IN1
B => 31.IN1
C => 7.IN0
C => 13.IN2
C => 12.IN2
C => 11.IN2
C => 10.IN2
C => 26.IN2
C => 27.IN2
C => 28.IN2
C => 29.IN2
D => 24.IN3
D => 22.IN3
D => 20.IN3
D => 14.IN3
D => 13.IN3
D => 12.IN3
D => 11.IN3
D => 10.IN3
D => 8.IN0
Q9 <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q10 <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q11 <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q12 <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q13 <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q14 <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q15 <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q7 <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q6 <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q5 <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q4 <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= 32.DB_MAX_OUTPUT_PORT_TYPE
Q0 <= 33.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|2x8mux:inst27
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|CPU|Datapath:inst|regByte:inst30
R[0] <= inst100.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
R[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
R[5] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
R[6] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
R[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst2.CLK
Clk => inst100.CLK
Clk => inst3.CLK
Clk => inst12.CLK
Clk => inst4.CLK
Clk => inst10.CLK
Clk => inst14.CLK
Clk => inst16.CLK
X[0] => mux2x1:inst21.B
X[1] => mux2x1:inst18.B
X[2] => mux2x1:inst35.B
X[3] => mux2x1:inst33.B
X[4] => mux2x1:inst7.B
X[5] => mux2x1:inst36.B
X[6] => mux2x1:inst8.B
X[7] => mux2x1:inst15.B
Write => mux2x1:inst18.Sel
Write => mux2x1:inst21.Sel
Write => mux2x1:inst35.Sel
Write => mux2x1:inst8.Sel
Write => mux2x1:inst33.Sel
Write => mux2x1:inst15.Sel
Write => mux2x1:inst36.Sel
Write => mux2x1:inst7.Sel


|CPU|Datapath:inst|regByte:inst30|mux2x1:inst18
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|regByte:inst30|mux2x1:inst18|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|regByte:inst30|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|regByte:inst30|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|regByte:inst30|mux2x1:inst21
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|regByte:inst30|mux2x1:inst21|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|regByte:inst30|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|regByte:inst30|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|regByte:inst30|mux2x1:inst35
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|regByte:inst30|mux2x1:inst35|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|regByte:inst30|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|regByte:inst30|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|regByte:inst30|mux2x1:inst8
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|regByte:inst30|mux2x1:inst8|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|regByte:inst30|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|regByte:inst30|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|regByte:inst30|mux2x1:inst33
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|regByte:inst30|mux2x1:inst33|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|regByte:inst30|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|regByte:inst30|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|regByte:inst30|mux2x1:inst15
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|regByte:inst30|mux2x1:inst15|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|regByte:inst30|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|regByte:inst30|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|regByte:inst30|mux2x1:inst36
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|regByte:inst30|mux2x1:inst36|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|regByte:inst30|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|regByte:inst30|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|regByte:inst30|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|regByte:inst30|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|regByte:inst30|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|regByte:inst30|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|full_adder8:inst13
Cout <= mux2x1:inst6.C
A[0] => full_adder4:inst7.A[0]
A[1] => full_adder4:inst7.A[1]
A[2] => full_adder4:inst7.A[2]
A[3] => full_adder4:inst7.A[3]
A[4] => full_adder4:inst1.A[0]
A[4] => full_adder4:inst2.A[0]
A[5] => full_adder4:inst1.A[1]
A[5] => full_adder4:inst2.A[1]
A[6] => full_adder4:inst1.A[2]
A[6] => full_adder4:inst2.A[2]
A[7] => full_adder4:inst1.A[3]
A[7] => full_adder4:inst2.A[3]
B[0] => full_adder4:inst7.B[0]
B[1] => full_adder4:inst7.B[1]
B[2] => full_adder4:inst7.B[2]
B[3] => full_adder4:inst7.B[3]
B[4] => full_adder4:inst1.B[0]
B[4] => full_adder4:inst2.B[0]
B[5] => full_adder4:inst1.B[1]
B[5] => full_adder4:inst2.B[1]
B[6] => full_adder4:inst1.B[2]
B[6] => full_adder4:inst2.B[2]
B[7] => full_adder4:inst1.B[3]
B[7] => full_adder4:inst2.B[3]
Cin => full_adder4:inst7.Cin
S[0] <= full_adder4:inst7.S[0]
S[1] <= full_adder4:inst7.S[1]
S[2] <= full_adder4:inst7.S[2]
S[3] <= full_adder4:inst7.S[3]
S[4] <= mux2x4:inst5.C[0]
S[5] <= mux2x4:inst5.C[1]
S[6] <= mux2x4:inst5.C[2]
S[7] <= mux2x4:inst5.C[3]


|CPU|Datapath:inst|full_adder8:inst13|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|full_adder8:inst13|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|full_adder8:inst13|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|full_adder8:inst13|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst1
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst1|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst1|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst1|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst1|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst1|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst1|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst1|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst1|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst1|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst1|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst1|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst1|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst1|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst1|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst1|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst1|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst2
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst2|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst2|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst2|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst2|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst2|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst2|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst2|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst2|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst2|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst2|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst2|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst2|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst2|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst2|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst2|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst2|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst7
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst7|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst7|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst7|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst7|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst7|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst7|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst7|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst7|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst7|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst7|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst7|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst7|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst7|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst7|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst7|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst7|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst7|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|full_adder8:inst13|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|full_adder8:inst13|mux2x4:inst5
C[0] <= mux2x2:inst1.C[0]
C[1] <= mux2x2:inst1.C[1]
C[2] <= mux2x2:inst.C[0]
C[3] <= mux2x2:inst.C[1]
Sel => mux2x2:inst.Sel
Sel => mux2x2:inst1.Sel
A[0] => mux2x2:inst1.A[0]
A[1] => mux2x2:inst1.A[1]
A[2] => mux2x2:inst.A[0]
A[3] => mux2x2:inst.A[1]
B[0] => mux2x2:inst1.B[0]
B[1] => mux2x2:inst1.B[1]
B[2] => mux2x2:inst.B[0]
B[3] => mux2x2:inst.B[1]


|CPU|Datapath:inst|full_adder8:inst13|mux2x4:inst5|mux2x2:inst
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|full_adder8:inst13|mux2x4:inst5|mux2x2:inst|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|full_adder8:inst13|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|full_adder8:inst13|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|full_adder8:inst13|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|full_adder8:inst13|mux2x4:inst5|mux2x2:inst|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|full_adder8:inst13|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|full_adder8:inst13|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|full_adder8:inst13|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|full_adder8:inst13|mux2x4:inst5|mux2x2:inst1
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|full_adder8:inst13|mux2x4:inst5|mux2x2:inst1|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|full_adder8:inst13|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|full_adder8:inst13|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|full_adder8:inst13|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|full_adder8:inst13|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|full_adder8:inst13|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|full_adder8:inst13|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|full_adder8:inst13|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|regByte:inst6
R[0] <= inst100.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
R[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
R[5] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
R[6] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
R[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst2.CLK
Clk => inst100.CLK
Clk => inst3.CLK
Clk => inst12.CLK
Clk => inst4.CLK
Clk => inst10.CLK
Clk => inst14.CLK
Clk => inst16.CLK
X[0] => mux2x1:inst21.B
X[1] => mux2x1:inst18.B
X[2] => mux2x1:inst35.B
X[3] => mux2x1:inst33.B
X[4] => mux2x1:inst7.B
X[5] => mux2x1:inst36.B
X[6] => mux2x1:inst8.B
X[7] => mux2x1:inst15.B
Write => mux2x1:inst18.Sel
Write => mux2x1:inst21.Sel
Write => mux2x1:inst35.Sel
Write => mux2x1:inst8.Sel
Write => mux2x1:inst33.Sel
Write => mux2x1:inst15.Sel
Write => mux2x1:inst36.Sel
Write => mux2x1:inst7.Sel


|CPU|Datapath:inst|regByte:inst6|mux2x1:inst18
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|regByte:inst6|mux2x1:inst18|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|regByte:inst6|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|regByte:inst6|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|regByte:inst6|mux2x1:inst21
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|regByte:inst6|mux2x1:inst21|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|regByte:inst6|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|regByte:inst6|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|regByte:inst6|mux2x1:inst35
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|regByte:inst6|mux2x1:inst35|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|regByte:inst6|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|regByte:inst6|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|regByte:inst6|mux2x1:inst8
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|regByte:inst6|mux2x1:inst8|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|regByte:inst6|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|regByte:inst6|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|regByte:inst6|mux2x1:inst33
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|regByte:inst6|mux2x1:inst33|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|regByte:inst6|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|regByte:inst6|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|regByte:inst6|mux2x1:inst15
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|regByte:inst6|mux2x1:inst15|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|regByte:inst6|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|regByte:inst6|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|regByte:inst6|mux2x1:inst36
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|regByte:inst6|mux2x1:inst36|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|regByte:inst6|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|regByte:inst6|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|regByte:inst6|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|regByte:inst6|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|regByte:inst6|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|regByte:inst6|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|2x8mux:inst29
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|CPU|Datapath:inst|2x8mux:inst19
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|CPU|Datapath:inst|instReg:inst4
add[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
add[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
add[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
add[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
add[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
add[5] <= inst[5].DB_MAX_OUTPUT_PORT_TYPE
add[6] <= inst[6].DB_MAX_OUTPUT_PORT_TYPE
add[7] <= inst[7].DB_MAX_OUTPUT_PORT_TYPE
IRWrite => regByte:inst20.Write
IRWrite => regByte:inst2.Write
Clk => regByte:inst20.Clk
Clk => regByte:inst2.Clk
Imem[0] => regByte:inst20.X[0]
Imem[1] => regByte:inst20.X[1]
Imem[2] => regByte:inst20.X[2]
Imem[3] => regByte:inst20.X[3]
Imem[4] => regByte:inst20.X[4]
Imem[5] => regByte:inst20.X[5]
Imem[6] => regByte:inst20.X[6]
Imem[7] => regByte:inst20.X[7]
Imem[8] => regByte:inst2.X[0]
Imem[9] => regByte:inst2.X[1]
Imem[10] => regByte:inst2.X[2]
Imem[11] => regByte:inst2.X[3]
Imem[12] => regByte:inst2.X[4]
Imem[13] => regByte:inst2.X[5]
Imem[14] => regByte:inst2.X[6]
Imem[15] => regByte:inst2.X[7]
funct[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
funct[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
funct[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
imm[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
imm[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
imm[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
imm[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
imm[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
imm[5] <= inst[5].DB_MAX_OUTPUT_PORT_TYPE
opcode[0] <= inst[12].DB_MAX_OUTPUT_PORT_TYPE
opcode[1] <= inst[13].DB_MAX_OUTPUT_PORT_TYPE
opcode[2] <= inst[14].DB_MAX_OUTPUT_PORT_TYPE
opcode[3] <= inst[15].DB_MAX_OUTPUT_PORT_TYPE
rd[0] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
rd[1] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
rd[2] <= inst[5].DB_MAX_OUTPUT_PORT_TYPE
rs[0] <= inst[9].DB_MAX_OUTPUT_PORT_TYPE
rs[1] <= inst[10].DB_MAX_OUTPUT_PORT_TYPE
rs[2] <= inst[11].DB_MAX_OUTPUT_PORT_TYPE
rt[0] <= inst[6].DB_MAX_OUTPUT_PORT_TYPE
rt[1] <= inst[7].DB_MAX_OUTPUT_PORT_TYPE
rt[2] <= inst[8].DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|instReg:inst4|regByte:inst20
R[0] <= inst100.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
R[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
R[5] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
R[6] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
R[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst2.CLK
Clk => inst100.CLK
Clk => inst3.CLK
Clk => inst12.CLK
Clk => inst4.CLK
Clk => inst10.CLK
Clk => inst14.CLK
Clk => inst16.CLK
X[0] => mux2x1:inst21.B
X[1] => mux2x1:inst18.B
X[2] => mux2x1:inst35.B
X[3] => mux2x1:inst33.B
X[4] => mux2x1:inst7.B
X[5] => mux2x1:inst36.B
X[6] => mux2x1:inst8.B
X[7] => mux2x1:inst15.B
Write => mux2x1:inst18.Sel
Write => mux2x1:inst21.Sel
Write => mux2x1:inst35.Sel
Write => mux2x1:inst8.Sel
Write => mux2x1:inst33.Sel
Write => mux2x1:inst15.Sel
Write => mux2x1:inst36.Sel
Write => mux2x1:inst7.Sel


|CPU|Datapath:inst|instReg:inst4|regByte:inst20|mux2x1:inst18
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|instReg:inst4|regByte:inst20|mux2x1:inst18|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|instReg:inst4|regByte:inst20|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|instReg:inst4|regByte:inst20|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|instReg:inst4|regByte:inst20|mux2x1:inst21
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|instReg:inst4|regByte:inst20|mux2x1:inst21|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|instReg:inst4|regByte:inst20|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|instReg:inst4|regByte:inst20|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|instReg:inst4|regByte:inst20|mux2x1:inst35
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|instReg:inst4|regByte:inst20|mux2x1:inst35|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|instReg:inst4|regByte:inst20|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|instReg:inst4|regByte:inst20|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|instReg:inst4|regByte:inst20|mux2x1:inst8
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|instReg:inst4|regByte:inst20|mux2x1:inst8|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|instReg:inst4|regByte:inst20|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|instReg:inst4|regByte:inst20|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|instReg:inst4|regByte:inst20|mux2x1:inst33
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|instReg:inst4|regByte:inst20|mux2x1:inst33|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|instReg:inst4|regByte:inst20|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|instReg:inst4|regByte:inst20|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|instReg:inst4|regByte:inst20|mux2x1:inst15
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|instReg:inst4|regByte:inst20|mux2x1:inst15|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|instReg:inst4|regByte:inst20|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|instReg:inst4|regByte:inst20|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|instReg:inst4|regByte:inst20|mux2x1:inst36
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|instReg:inst4|regByte:inst20|mux2x1:inst36|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|instReg:inst4|regByte:inst20|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|instReg:inst4|regByte:inst20|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|instReg:inst4|regByte:inst20|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|instReg:inst4|regByte:inst20|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|instReg:inst4|regByte:inst20|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|instReg:inst4|regByte:inst20|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|instReg:inst4|regByte:inst2
R[0] <= inst100.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
R[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
R[5] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
R[6] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
R[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst2.CLK
Clk => inst100.CLK
Clk => inst3.CLK
Clk => inst12.CLK
Clk => inst4.CLK
Clk => inst10.CLK
Clk => inst14.CLK
Clk => inst16.CLK
X[0] => mux2x1:inst21.B
X[1] => mux2x1:inst18.B
X[2] => mux2x1:inst35.B
X[3] => mux2x1:inst33.B
X[4] => mux2x1:inst7.B
X[5] => mux2x1:inst36.B
X[6] => mux2x1:inst8.B
X[7] => mux2x1:inst15.B
Write => mux2x1:inst18.Sel
Write => mux2x1:inst21.Sel
Write => mux2x1:inst35.Sel
Write => mux2x1:inst8.Sel
Write => mux2x1:inst33.Sel
Write => mux2x1:inst15.Sel
Write => mux2x1:inst36.Sel
Write => mux2x1:inst7.Sel


|CPU|Datapath:inst|instReg:inst4|regByte:inst2|mux2x1:inst18
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|instReg:inst4|regByte:inst2|mux2x1:inst18|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|instReg:inst4|regByte:inst2|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|instReg:inst4|regByte:inst2|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|instReg:inst4|regByte:inst2|mux2x1:inst21
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|instReg:inst4|regByte:inst2|mux2x1:inst21|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|instReg:inst4|regByte:inst2|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|instReg:inst4|regByte:inst2|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|instReg:inst4|regByte:inst2|mux2x1:inst35
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|instReg:inst4|regByte:inst2|mux2x1:inst35|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|instReg:inst4|regByte:inst2|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|instReg:inst4|regByte:inst2|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|instReg:inst4|regByte:inst2|mux2x1:inst8
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|instReg:inst4|regByte:inst2|mux2x1:inst8|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|instReg:inst4|regByte:inst2|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|instReg:inst4|regByte:inst2|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|instReg:inst4|regByte:inst2|mux2x1:inst33
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|instReg:inst4|regByte:inst2|mux2x1:inst33|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|instReg:inst4|regByte:inst2|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|instReg:inst4|regByte:inst2|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|instReg:inst4|regByte:inst2|mux2x1:inst15
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|instReg:inst4|regByte:inst2|mux2x1:inst15|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|instReg:inst4|regByte:inst2|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|instReg:inst4|regByte:inst2|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|instReg:inst4|regByte:inst2|mux2x1:inst36
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|instReg:inst4|regByte:inst2|mux2x1:inst36|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|instReg:inst4|regByte:inst2|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|instReg:inst4|regByte:inst2|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|instReg:inst4|regByte:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|instReg:inst4|regByte:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|instReg:inst4|regByte:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|instReg:inst4|regByte:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|Instruction_Memory:inst
dio[0] <> LPM_RAM_IO:inst.dio[0]
dio[1] <> LPM_RAM_IO:inst.dio[1]
dio[2] <> LPM_RAM_IO:inst.dio[2]
dio[3] <> LPM_RAM_IO:inst.dio[3]
dio[4] <> LPM_RAM_IO:inst.dio[4]
dio[5] <> LPM_RAM_IO:inst.dio[5]
dio[6] <> LPM_RAM_IO:inst.dio[6]
dio[7] <> LPM_RAM_IO:inst.dio[7]
dio[8] <> LPM_RAM_IO:inst.dio[8]
dio[9] <> LPM_RAM_IO:inst.dio[9]
dio[10] <> LPM_RAM_IO:inst.dio[10]
dio[11] <> LPM_RAM_IO:inst.dio[11]
dio[12] <> LPM_RAM_IO:inst.dio[12]
dio[13] <> LPM_RAM_IO:inst.dio[13]
dio[14] <> LPM_RAM_IO:inst.dio[14]
dio[15] <> LPM_RAM_IO:inst.dio[15]
clk => LPM_RAM_IO:inst.inclock
we => LPM_RAM_IO:inst.we
we => inst1.IN0
address[0] => LPM_RAM_IO:inst.address[0]
address[1] => LPM_RAM_IO:inst.address[1]
address[2] => LPM_RAM_IO:inst.address[2]
address[3] => LPM_RAM_IO:inst.address[3]
address[4] => LPM_RAM_IO:inst.address[4]
address[5] => LPM_RAM_IO:inst.address[5]
address[6] => LPM_RAM_IO:inst.address[6]
address[7] => LPM_RAM_IO:inst.address[7]


|CPU|Datapath:inst|Instruction_Memory:inst|LPM_RAM_IO:inst
dio[0] <> datatri[0]
dio[1] <> datatri[1]
dio[2] <> datatri[2]
dio[3] <> datatri[3]
dio[4] <> datatri[4]
dio[5] <> datatri[5]
dio[6] <> datatri[6]
dio[7] <> datatri[7]
dio[8] <> datatri[8]
dio[9] <> datatri[9]
dio[10] <> datatri[10]
dio[11] <> datatri[11]
dio[12] <> datatri[12]
dio[13] <> datatri[13]
dio[14] <> datatri[14]
dio[15] <> datatri[15]
address[0] => altram:sram.address[0]
address[1] => altram:sram.address[1]
address[2] => altram:sram.address[2]
address[3] => altram:sram.address[3]
address[4] => altram:sram.address[4]
address[5] => altram:sram.address[5]
address[6] => altram:sram.address[6]
address[7] => altram:sram.address[7]
inclock => altram:sram.clocki
outclock => ~NO_FANOUT~
outenab => _.IN0
outenab => datatri[15].IN0
memenab => _.IN1
memenab => datatri[15].IN1
we => _.IN0


|CPU|Datapath:inst|Instruction_Memory:inst|LPM_RAM_IO:inst|altram:sram
we => _.IN0
data[0] => altsyncram:ram_block.data_a[0]
data[1] => altsyncram:ram_block.data_a[1]
data[2] => altsyncram:ram_block.data_a[2]
data[3] => altsyncram:ram_block.data_a[3]
data[4] => altsyncram:ram_block.data_a[4]
data[5] => altsyncram:ram_block.data_a[5]
data[6] => altsyncram:ram_block.data_a[6]
data[7] => altsyncram:ram_block.data_a[7]
data[8] => altsyncram:ram_block.data_a[8]
data[9] => altsyncram:ram_block.data_a[9]
data[10] => altsyncram:ram_block.data_a[10]
data[11] => altsyncram:ram_block.data_a[11]
data[12] => altsyncram:ram_block.data_a[12]
data[13] => altsyncram:ram_block.data_a[13]
data[14] => altsyncram:ram_block.data_a[14]
data[15] => altsyncram:ram_block.data_a[15]
address[0] => altsyncram:ram_block.address_a[0]
address[1] => altsyncram:ram_block.address_a[1]
address[2] => altsyncram:ram_block.address_a[2]
address[3] => altsyncram:ram_block.address_a[3]
address[4] => altsyncram:ram_block.address_a[4]
address[5] => altsyncram:ram_block.address_a[5]
address[6] => altsyncram:ram_block.address_a[6]
address[7] => altsyncram:ram_block.address_a[7]
clocki => altsyncram:ram_block.clock0
clocko => ~NO_FANOUT~
be => _.IN1
q[0] <= altsyncram:ram_block.q_a[0]
q[1] <= altsyncram:ram_block.q_a[1]
q[2] <= altsyncram:ram_block.q_a[2]
q[3] <= altsyncram:ram_block.q_a[3]
q[4] <= altsyncram:ram_block.q_a[4]
q[5] <= altsyncram:ram_block.q_a[5]
q[6] <= altsyncram:ram_block.q_a[6]
q[7] <= altsyncram:ram_block.q_a[7]
q[8] <= altsyncram:ram_block.q_a[8]
q[9] <= altsyncram:ram_block.q_a[9]
q[10] <= altsyncram:ram_block.q_a[10]
q[11] <= altsyncram:ram_block.q_a[11]
q[12] <= altsyncram:ram_block.q_a[12]
q[13] <= altsyncram:ram_block.q_a[13]
q[14] <= altsyncram:ram_block.q_a[14]
q[15] <= altsyncram:ram_block.q_a[15]


|CPU|Datapath:inst|Instruction_Memory:inst|LPM_RAM_IO:inst|altram:sram|altsyncram:ram_block
wren_a => altsyncram_33g1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_33g1:auto_generated.data_a[0]
data_a[1] => altsyncram_33g1:auto_generated.data_a[1]
data_a[2] => altsyncram_33g1:auto_generated.data_a[2]
data_a[3] => altsyncram_33g1:auto_generated.data_a[3]
data_a[4] => altsyncram_33g1:auto_generated.data_a[4]
data_a[5] => altsyncram_33g1:auto_generated.data_a[5]
data_a[6] => altsyncram_33g1:auto_generated.data_a[6]
data_a[7] => altsyncram_33g1:auto_generated.data_a[7]
data_a[8] => altsyncram_33g1:auto_generated.data_a[8]
data_a[9] => altsyncram_33g1:auto_generated.data_a[9]
data_a[10] => altsyncram_33g1:auto_generated.data_a[10]
data_a[11] => altsyncram_33g1:auto_generated.data_a[11]
data_a[12] => altsyncram_33g1:auto_generated.data_a[12]
data_a[13] => altsyncram_33g1:auto_generated.data_a[13]
data_a[14] => altsyncram_33g1:auto_generated.data_a[14]
data_a[15] => altsyncram_33g1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_33g1:auto_generated.address_a[0]
address_a[1] => altsyncram_33g1:auto_generated.address_a[1]
address_a[2] => altsyncram_33g1:auto_generated.address_a[2]
address_a[3] => altsyncram_33g1:auto_generated.address_a[3]
address_a[4] => altsyncram_33g1:auto_generated.address_a[4]
address_a[5] => altsyncram_33g1:auto_generated.address_a[5]
address_a[6] => altsyncram_33g1:auto_generated.address_a[6]
address_a[7] => altsyncram_33g1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_33g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_33g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_33g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_33g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_33g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_33g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_33g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_33g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_33g1:auto_generated.q_a[7]
q_a[8] <= altsyncram_33g1:auto_generated.q_a[8]
q_a[9] <= altsyncram_33g1:auto_generated.q_a[9]
q_a[10] <= altsyncram_33g1:auto_generated.q_a[10]
q_a[11] <= altsyncram_33g1:auto_generated.q_a[11]
q_a[12] <= altsyncram_33g1:auto_generated.q_a[12]
q_a[13] <= altsyncram_33g1:auto_generated.q_a[13]
q_a[14] <= altsyncram_33g1:auto_generated.q_a[14]
q_a[15] <= altsyncram_33g1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|CPU|Datapath:inst|Instruction_Memory:inst|LPM_RAM_IO:inst|altram:sram|altsyncram:ram_block|altsyncram_33g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|CPU|Datapath:inst|2x8mux:inst16
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|CPU|Datapath:inst|full_adder8:inst17
Cout <= mux2x1:inst6.C
A[0] => full_adder4:inst7.A[0]
A[1] => full_adder4:inst7.A[1]
A[2] => full_adder4:inst7.A[2]
A[3] => full_adder4:inst7.A[3]
A[4] => full_adder4:inst1.A[0]
A[4] => full_adder4:inst2.A[0]
A[5] => full_adder4:inst1.A[1]
A[5] => full_adder4:inst2.A[1]
A[6] => full_adder4:inst1.A[2]
A[6] => full_adder4:inst2.A[2]
A[7] => full_adder4:inst1.A[3]
A[7] => full_adder4:inst2.A[3]
B[0] => full_adder4:inst7.B[0]
B[1] => full_adder4:inst7.B[1]
B[2] => full_adder4:inst7.B[2]
B[3] => full_adder4:inst7.B[3]
B[4] => full_adder4:inst1.B[0]
B[4] => full_adder4:inst2.B[0]
B[5] => full_adder4:inst1.B[1]
B[5] => full_adder4:inst2.B[1]
B[6] => full_adder4:inst1.B[2]
B[6] => full_adder4:inst2.B[2]
B[7] => full_adder4:inst1.B[3]
B[7] => full_adder4:inst2.B[3]
Cin => full_adder4:inst7.Cin
S[0] <= full_adder4:inst7.S[0]
S[1] <= full_adder4:inst7.S[1]
S[2] <= full_adder4:inst7.S[2]
S[3] <= full_adder4:inst7.S[3]
S[4] <= mux2x4:inst5.C[0]
S[5] <= mux2x4:inst5.C[1]
S[6] <= mux2x4:inst5.C[2]
S[7] <= mux2x4:inst5.C[3]


|CPU|Datapath:inst|full_adder8:inst17|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|full_adder8:inst17|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|full_adder8:inst17|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|full_adder8:inst17|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst1
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst1|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst1|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst1|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst1|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst1|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst1|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst1|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst1|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst1|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst1|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst1|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst1|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst1|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst1|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst1|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst1|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst2
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst2|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst2|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst2|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst2|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst2|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst2|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst2|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst2|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst2|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst2|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst2|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst2|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst2|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst2|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst2|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst2|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst7
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst7|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst7|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst7|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst7|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst7|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst7|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst7|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst7|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst7|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst7|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst7|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst7|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst7|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst7|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst7|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst7|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst7|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|full_adder8:inst17|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|full_adder8:inst17|mux2x4:inst5
C[0] <= mux2x2:inst1.C[0]
C[1] <= mux2x2:inst1.C[1]
C[2] <= mux2x2:inst.C[0]
C[3] <= mux2x2:inst.C[1]
Sel => mux2x2:inst.Sel
Sel => mux2x2:inst1.Sel
A[0] => mux2x2:inst1.A[0]
A[1] => mux2x2:inst1.A[1]
A[2] => mux2x2:inst.A[0]
A[3] => mux2x2:inst.A[1]
B[0] => mux2x2:inst1.B[0]
B[1] => mux2x2:inst1.B[1]
B[2] => mux2x2:inst.B[0]
B[3] => mux2x2:inst.B[1]


|CPU|Datapath:inst|full_adder8:inst17|mux2x4:inst5|mux2x2:inst
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|full_adder8:inst17|mux2x4:inst5|mux2x2:inst|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|full_adder8:inst17|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|full_adder8:inst17|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|full_adder8:inst17|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|full_adder8:inst17|mux2x4:inst5|mux2x2:inst|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|full_adder8:inst17|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|full_adder8:inst17|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|full_adder8:inst17|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|full_adder8:inst17|mux2x4:inst5|mux2x2:inst1
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|full_adder8:inst17|mux2x4:inst5|mux2x2:inst1|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|full_adder8:inst17|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|full_adder8:inst17|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|full_adder8:inst17|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|full_adder8:inst17|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|full_adder8:inst17|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|full_adder8:inst17|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|full_adder8:inst17|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|sext6:inst10
out[0] <= in[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= in[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= in[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= in[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= in[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[5] => out[7].DATAIN
in[5] => out[6].DATAIN


|CPU|Datapath:inst|regByte:inst25
R[0] <= inst100.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
R[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
R[5] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
R[6] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
R[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst2.CLK
Clk => inst100.CLK
Clk => inst3.CLK
Clk => inst12.CLK
Clk => inst4.CLK
Clk => inst10.CLK
Clk => inst14.CLK
Clk => inst16.CLK
X[0] => mux2x1:inst21.B
X[1] => mux2x1:inst18.B
X[2] => mux2x1:inst35.B
X[3] => mux2x1:inst33.B
X[4] => mux2x1:inst7.B
X[5] => mux2x1:inst36.B
X[6] => mux2x1:inst8.B
X[7] => mux2x1:inst15.B
Write => mux2x1:inst18.Sel
Write => mux2x1:inst21.Sel
Write => mux2x1:inst35.Sel
Write => mux2x1:inst8.Sel
Write => mux2x1:inst33.Sel
Write => mux2x1:inst15.Sel
Write => mux2x1:inst36.Sel
Write => mux2x1:inst7.Sel


|CPU|Datapath:inst|regByte:inst25|mux2x1:inst18
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|regByte:inst25|mux2x1:inst18|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|regByte:inst25|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|regByte:inst25|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|regByte:inst25|mux2x1:inst21
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|regByte:inst25|mux2x1:inst21|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|regByte:inst25|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|regByte:inst25|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|regByte:inst25|mux2x1:inst35
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|regByte:inst25|mux2x1:inst35|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|regByte:inst25|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|regByte:inst25|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|regByte:inst25|mux2x1:inst8
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|regByte:inst25|mux2x1:inst8|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|regByte:inst25|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|regByte:inst25|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|regByte:inst25|mux2x1:inst33
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|regByte:inst25|mux2x1:inst33|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|regByte:inst25|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|regByte:inst25|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|regByte:inst25|mux2x1:inst15
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|regByte:inst25|mux2x1:inst15|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|regByte:inst25|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|regByte:inst25|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|regByte:inst25|mux2x1:inst36
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|regByte:inst25|mux2x1:inst36|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|regByte:inst25|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|regByte:inst25|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|regByte:inst25|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|regByte:inst25|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|regByte:inst25|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|regByte:inst25|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|BUSMUX:inst36
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|BUSMUX:inst36|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|BUSMUX:inst36|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|FPU:inst15
ready <= inst5.DB_MAX_OUTPUT_PORT_TYPE
op[0] => inst5.IN1
op[0] => LPM_DFF:inst.data[0]
op[0] => compare_19:inst2.datab[0]
op[0] => inst12.IN1
op[0] => op_mux:inst10.sel[0]
op[1] => LPM_DFF:inst.data[1]
op[1] => compare_19:inst2.datab[1]
op[1] => inst6.IN0
op[1] => op_mux:inst10.sel[1]
op[2] => inst5.IN0
op[2] => LPM_DFF:inst.data[2]
op[2] => compare_19:inst2.datab[2]
op[2] => inst12.IN0
op[2] => op_mux:inst10.sel[2]
clk => fp_mul:inst3.clk
clk => LPM_DFF:inst.clock
a[0] => LPM_DFF:inst.data[11]
a[0] => compare_19:inst2.datab[11]
a[0] => fp_mul:inst3.a[0]
a[0] => fp_add_sub:inst1.a[0]
a[0] => op_mux:inst10.data3x[0]
a[1] => LPM_DFF:inst.data[12]
a[1] => compare_19:inst2.datab[12]
a[1] => fp_mul:inst3.a[1]
a[1] => fp_add_sub:inst1.a[1]
a[1] => op_mux:inst10.data3x[1]
a[2] => LPM_DFF:inst.data[13]
a[2] => compare_19:inst2.datab[13]
a[2] => fp_mul:inst3.a[2]
a[2] => fp_add_sub:inst1.a[2]
a[2] => op_mux:inst10.data3x[2]
a[3] => LPM_DFF:inst.data[14]
a[3] => compare_19:inst2.datab[14]
a[3] => fp_mul:inst3.a[3]
a[3] => fp_add_sub:inst1.a[3]
a[3] => op_mux:inst10.data3x[3]
a[4] => LPM_DFF:inst.data[15]
a[4] => compare_19:inst2.datab[15]
a[4] => fp_mul:inst3.a[4]
a[4] => fp_add_sub:inst1.a[4]
a[4] => op_mux:inst10.data3x[4]
a[5] => LPM_DFF:inst.data[16]
a[5] => compare_19:inst2.datab[16]
a[5] => fp_mul:inst3.a[5]
a[5] => fp_add_sub:inst1.a[5]
a[5] => op_mux:inst10.data3x[5]
a[6] => LPM_DFF:inst.data[17]
a[6] => compare_19:inst2.datab[17]
a[6] => fp_mul:inst3.a[6]
a[6] => fp_add_sub:inst1.a[6]
a[6] => op_mux:inst10.data3x[6]
a[7] => LPM_DFF:inst.data[18]
a[7] => compare_19:inst2.datab[18]
a[7] => fp_mul:inst3.a[7]
a[7] => fp_add_sub:inst1.a[7]
b[0] => LPM_DFF:inst.data[3]
b[0] => compare_19:inst2.datab[3]
b[0] => fp_mul:inst3.b[0]
b[0] => fp_add_sub:inst1.b[0]
b[1] => LPM_DFF:inst.data[4]
b[1] => compare_19:inst2.datab[4]
b[1] => fp_mul:inst3.b[1]
b[1] => fp_add_sub:inst1.b[1]
b[2] => LPM_DFF:inst.data[5]
b[2] => compare_19:inst2.datab[5]
b[2] => fp_mul:inst3.b[2]
b[2] => fp_add_sub:inst1.b[2]
b[3] => LPM_DFF:inst.data[6]
b[3] => compare_19:inst2.datab[6]
b[3] => fp_mul:inst3.b[3]
b[3] => fp_add_sub:inst1.b[3]
b[4] => LPM_DFF:inst.data[7]
b[4] => compare_19:inst2.datab[7]
b[4] => fp_mul:inst3.b[4]
b[4] => fp_add_sub:inst1.b[4]
b[5] => LPM_DFF:inst.data[8]
b[5] => compare_19:inst2.datab[8]
b[5] => fp_mul:inst3.b[5]
b[5] => fp_add_sub:inst1.b[5]
b[6] => LPM_DFF:inst.data[9]
b[6] => compare_19:inst2.datab[9]
b[6] => fp_mul:inst3.b[6]
b[6] => fp_add_sub:inst1.b[6]
b[7] => LPM_DFF:inst.data[10]
b[7] => compare_19:inst2.datab[10]
b[7] => fp_mul:inst3.b[7]
b[7] => fp_add_sub:inst1.b[7]
out[0] <= op_mux:inst10.result[0]
out[1] <= op_mux:inst10.result[1]
out[2] <= op_mux:inst10.result[2]
out[3] <= op_mux:inst10.result[3]
out[4] <= op_mux:inst10.result[4]
out[5] <= op_mux:inst10.result[5]
out[6] <= op_mux:inst10.result[6]
out[7] <= op_mux:inst10.result[7]


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3
ready <= unsigned_multiplier_4:inst11.ready
clk => unsigned_multiplier_4:inst11.clk
start => unsigned_multiplier_4:inst11.start
a[0] => fp_separator:inst.in[0]
a[0] => inst15.IN6
a[1] => fp_separator:inst.in[1]
a[1] => inst15.IN4
a[2] => fp_separator:inst.in[2]
a[2] => inst15.IN5
a[3] => fp_separator:inst.in[3]
a[3] => inst15.IN3
a[4] => fp_separator:inst.in[4]
a[4] => inst15.IN1
a[5] => fp_separator:inst.in[5]
a[5] => inst15.IN2
a[6] => fp_separator:inst.in[6]
a[6] => inst15.IN0
a[7] => fp_separator:inst.in[7]
b[0] => fp_separator:inst4.in[0]
b[0] => inst17.IN6
b[1] => fp_separator:inst4.in[1]
b[1] => inst17.IN4
b[2] => fp_separator:inst4.in[2]
b[2] => inst17.IN5
b[3] => fp_separator:inst4.in[3]
b[3] => inst17.IN3
b[4] => fp_separator:inst4.in[4]
b[4] => inst17.IN1
b[5] => fp_separator:inst4.in[5]
b[5] => inst17.IN2
b[6] => fp_separator:inst4.in[6]
b[6] => inst17.IN0
b[7] => fp_separator:inst4.in[7]
out[0] <= BUSMUX:inst5.result[0]
out[1] <= BUSMUX:inst5.result[1]
out[2] <= BUSMUX:inst5.result[2]
out[3] <= BUSMUX:inst5.result[3]
out[4] <= BUSMUX:inst5.result[4]
out[5] <= BUSMUX:inst5.result[5]
out[6] <= BUSMUX:inst5.result[6]
out[7] <= BUSMUX:inst5.result[7]


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|unsigned_multiplier_4:inst11
ready <= BUSMUX:inst3.result[0]
start => BUSMUX:inst3.sel
clk => LPM_DFF:inst.clock
clk => LPM_DFF:inst8.clock
clk => LPM_DFF:inst9.clock
out[0] <= LPM_DFF:inst9.q[0]
out[1] <= LPM_DFF:inst9.q[1]
out[2] <= LPM_DFF:inst9.q[2]
out[3] <= LPM_DFF:inst9.q[3]
out[4] <= LPM_DFF:inst9.q[4]
out[5] <= LPM_DFF:inst9.q[5]
out[6] <= LPM_DFF:inst9.q[6]
out[7] <= LPM_DFF:inst9.q[7]
a[0] => BUSMUX:inst6.sel
a[0] => inst1.IN3
a[1] => inst1.IN1
a[1] => BUSMUX:inst3.datab[17]
a[2] => inst1.IN2
a[2] => BUSMUX:inst3.datab[18]
a[3] => inst1.IN0
a[3] => BUSMUX:inst3.datab[19]
b[0] => BUSMUX:inst6.datab[0]
b[0] => BUSMUX:inst3.datab[10]
b[1] => BUSMUX:inst6.datab[1]
b[1] => BUSMUX:inst3.datab[11]
b[2] => BUSMUX:inst6.datab[2]
b[2] => BUSMUX:inst3.datab[12]
b[3] => BUSMUX:inst6.datab[3]
b[3] => BUSMUX:inst3.datab[13]


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|unsigned_multiplier_4:inst11|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
dataa[16] => lpm_mux:$00000.data[0][16]
dataa[17] => lpm_mux:$00000.data[0][17]
dataa[18] => lpm_mux:$00000.data[0][18]
dataa[19] => lpm_mux:$00000.data[0][19]
dataa[20] => lpm_mux:$00000.data[0][20]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
datab[16] => lpm_mux:$00000.data[1][16]
datab[17] => lpm_mux:$00000.data[1][17]
datab[18] => lpm_mux:$00000.data[1][18]
datab[19] => lpm_mux:$00000.data[1][19]
datab[20] => lpm_mux:$00000.data[1][20]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]
result[16] <= lpm_mux:$00000.result[16]
result[17] <= lpm_mux:$00000.result[17]
result[18] <= lpm_mux:$00000.result[18]
result[19] <= lpm_mux:$00000.result[19]
result[20] <= lpm_mux:$00000.result[20]


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|unsigned_multiplier_4:inst11|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_8pc:auto_generated.data[0]
data[0][1] => mux_8pc:auto_generated.data[1]
data[0][2] => mux_8pc:auto_generated.data[2]
data[0][3] => mux_8pc:auto_generated.data[3]
data[0][4] => mux_8pc:auto_generated.data[4]
data[0][5] => mux_8pc:auto_generated.data[5]
data[0][6] => mux_8pc:auto_generated.data[6]
data[0][7] => mux_8pc:auto_generated.data[7]
data[0][8] => mux_8pc:auto_generated.data[8]
data[0][9] => mux_8pc:auto_generated.data[9]
data[0][10] => mux_8pc:auto_generated.data[10]
data[0][11] => mux_8pc:auto_generated.data[11]
data[0][12] => mux_8pc:auto_generated.data[12]
data[0][13] => mux_8pc:auto_generated.data[13]
data[0][14] => mux_8pc:auto_generated.data[14]
data[0][15] => mux_8pc:auto_generated.data[15]
data[0][16] => mux_8pc:auto_generated.data[16]
data[0][17] => mux_8pc:auto_generated.data[17]
data[0][18] => mux_8pc:auto_generated.data[18]
data[0][19] => mux_8pc:auto_generated.data[19]
data[0][20] => mux_8pc:auto_generated.data[20]
data[1][0] => mux_8pc:auto_generated.data[21]
data[1][1] => mux_8pc:auto_generated.data[22]
data[1][2] => mux_8pc:auto_generated.data[23]
data[1][3] => mux_8pc:auto_generated.data[24]
data[1][4] => mux_8pc:auto_generated.data[25]
data[1][5] => mux_8pc:auto_generated.data[26]
data[1][6] => mux_8pc:auto_generated.data[27]
data[1][7] => mux_8pc:auto_generated.data[28]
data[1][8] => mux_8pc:auto_generated.data[29]
data[1][9] => mux_8pc:auto_generated.data[30]
data[1][10] => mux_8pc:auto_generated.data[31]
data[1][11] => mux_8pc:auto_generated.data[32]
data[1][12] => mux_8pc:auto_generated.data[33]
data[1][13] => mux_8pc:auto_generated.data[34]
data[1][14] => mux_8pc:auto_generated.data[35]
data[1][15] => mux_8pc:auto_generated.data[36]
data[1][16] => mux_8pc:auto_generated.data[37]
data[1][17] => mux_8pc:auto_generated.data[38]
data[1][18] => mux_8pc:auto_generated.data[39]
data[1][19] => mux_8pc:auto_generated.data[40]
data[1][20] => mux_8pc:auto_generated.data[41]
sel[0] => mux_8pc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_8pc:auto_generated.result[0]
result[1] <= mux_8pc:auto_generated.result[1]
result[2] <= mux_8pc:auto_generated.result[2]
result[3] <= mux_8pc:auto_generated.result[3]
result[4] <= mux_8pc:auto_generated.result[4]
result[5] <= mux_8pc:auto_generated.result[5]
result[6] <= mux_8pc:auto_generated.result[6]
result[7] <= mux_8pc:auto_generated.result[7]
result[8] <= mux_8pc:auto_generated.result[8]
result[9] <= mux_8pc:auto_generated.result[9]
result[10] <= mux_8pc:auto_generated.result[10]
result[11] <= mux_8pc:auto_generated.result[11]
result[12] <= mux_8pc:auto_generated.result[12]
result[13] <= mux_8pc:auto_generated.result[13]
result[14] <= mux_8pc:auto_generated.result[14]
result[15] <= mux_8pc:auto_generated.result[15]
result[16] <= mux_8pc:auto_generated.result[16]
result[17] <= mux_8pc:auto_generated.result[17]
result[18] <= mux_8pc:auto_generated.result[18]
result[19] <= mux_8pc:auto_generated.result[19]
result[20] <= mux_8pc:auto_generated.result[20]


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|unsigned_multiplier_4:inst11|BUSMUX:inst3|lpm_mux:$00000|mux_8pc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w16_n0_mux_dataout.IN1
data[17] => l1_w17_n0_mux_dataout.IN1
data[18] => l1_w18_n0_mux_dataout.IN1
data[19] => l1_w19_n0_mux_dataout.IN1
data[20] => l1_w20_n0_mux_dataout.IN1
data[21] => l1_w0_n0_mux_dataout.IN1
data[22] => l1_w1_n0_mux_dataout.IN1
data[23] => l1_w2_n0_mux_dataout.IN1
data[24] => l1_w3_n0_mux_dataout.IN1
data[25] => l1_w4_n0_mux_dataout.IN1
data[26] => l1_w5_n0_mux_dataout.IN1
data[27] => l1_w6_n0_mux_dataout.IN1
data[28] => l1_w7_n0_mux_dataout.IN1
data[29] => l1_w8_n0_mux_dataout.IN1
data[30] => l1_w9_n0_mux_dataout.IN1
data[31] => l1_w10_n0_mux_dataout.IN1
data[32] => l1_w11_n0_mux_dataout.IN1
data[33] => l1_w12_n0_mux_dataout.IN1
data[34] => l1_w13_n0_mux_dataout.IN1
data[35] => l1_w14_n0_mux_dataout.IN1
data[36] => l1_w15_n0_mux_dataout.IN1
data[37] => l1_w16_n0_mux_dataout.IN1
data[38] => l1_w17_n0_mux_dataout.IN1
data[39] => l1_w18_n0_mux_dataout.IN1
data[40] => l1_w19_n0_mux_dataout.IN1
data[41] => l1_w20_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= l1_w16_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= l1_w17_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= l1_w18_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= l1_w19_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= l1_w20_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|unsigned_multiplier_4:inst11|LPM_DFF:inst
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sconst => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|unsigned_multiplier_4:inst11|LPM_DFF:inst8
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sconst => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|unsigned_multiplier_4:inst11|BUSMUX:inst10
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|unsigned_multiplier_4:inst11|BUSMUX:inst10|lpm_mux:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[0][7] => mux_tnc:auto_generated.data[7]
data[1][0] => mux_tnc:auto_generated.data[8]
data[1][1] => mux_tnc:auto_generated.data[9]
data[1][2] => mux_tnc:auto_generated.data[10]
data[1][3] => mux_tnc:auto_generated.data[11]
data[1][4] => mux_tnc:auto_generated.data[12]
data[1][5] => mux_tnc:auto_generated.data[13]
data[1][6] => mux_tnc:auto_generated.data[14]
data[1][7] => mux_tnc:auto_generated.data[15]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]
result[7] <= mux_tnc:auto_generated.result[7]


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|unsigned_multiplier_4:inst11|BUSMUX:inst10|lpm_mux:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|unsigned_multiplier_4:inst11|LPM_DFF:inst9
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sconst => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|unsigned_multiplier_4:inst11|adder_16:inst11
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|unsigned_multiplier_4:inst11|adder_16:inst11|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_smh:auto_generated.dataa[0]
dataa[1] => add_sub_smh:auto_generated.dataa[1]
dataa[2] => add_sub_smh:auto_generated.dataa[2]
dataa[3] => add_sub_smh:auto_generated.dataa[3]
dataa[4] => add_sub_smh:auto_generated.dataa[4]
dataa[5] => add_sub_smh:auto_generated.dataa[5]
dataa[6] => add_sub_smh:auto_generated.dataa[6]
dataa[7] => add_sub_smh:auto_generated.dataa[7]
dataa[8] => add_sub_smh:auto_generated.dataa[8]
dataa[9] => add_sub_smh:auto_generated.dataa[9]
dataa[10] => add_sub_smh:auto_generated.dataa[10]
dataa[11] => add_sub_smh:auto_generated.dataa[11]
dataa[12] => add_sub_smh:auto_generated.dataa[12]
dataa[13] => add_sub_smh:auto_generated.dataa[13]
dataa[14] => add_sub_smh:auto_generated.dataa[14]
dataa[15] => add_sub_smh:auto_generated.dataa[15]
datab[0] => add_sub_smh:auto_generated.datab[0]
datab[1] => add_sub_smh:auto_generated.datab[1]
datab[2] => add_sub_smh:auto_generated.datab[2]
datab[3] => add_sub_smh:auto_generated.datab[3]
datab[4] => add_sub_smh:auto_generated.datab[4]
datab[5] => add_sub_smh:auto_generated.datab[5]
datab[6] => add_sub_smh:auto_generated.datab[6]
datab[7] => add_sub_smh:auto_generated.datab[7]
datab[8] => add_sub_smh:auto_generated.datab[8]
datab[9] => add_sub_smh:auto_generated.datab[9]
datab[10] => add_sub_smh:auto_generated.datab[10]
datab[11] => add_sub_smh:auto_generated.datab[11]
datab[12] => add_sub_smh:auto_generated.datab[12]
datab[13] => add_sub_smh:auto_generated.datab[13]
datab[14] => add_sub_smh:auto_generated.datab[14]
datab[15] => add_sub_smh:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_smh:auto_generated.result[0]
result[1] <= add_sub_smh:auto_generated.result[1]
result[2] <= add_sub_smh:auto_generated.result[2]
result[3] <= add_sub_smh:auto_generated.result[3]
result[4] <= add_sub_smh:auto_generated.result[4]
result[5] <= add_sub_smh:auto_generated.result[5]
result[6] <= add_sub_smh:auto_generated.result[6]
result[7] <= add_sub_smh:auto_generated.result[7]
result[8] <= add_sub_smh:auto_generated.result[8]
result[9] <= add_sub_smh:auto_generated.result[9]
result[10] <= add_sub_smh:auto_generated.result[10]
result[11] <= add_sub_smh:auto_generated.result[11]
result[12] <= add_sub_smh:auto_generated.result[12]
result[13] <= add_sub_smh:auto_generated.result[13]
result[14] <= add_sub_smh:auto_generated.result[14]
result[15] <= add_sub_smh:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|unsigned_multiplier_4:inst11|adder_16:inst11|lpm_add_sub:LPM_ADD_SUB_component|add_sub_smh:auto_generated
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|unsigned_multiplier_4:inst11|zero:inst5
result[0] <= lpm_constant:LPM_CONSTANT_component.result
result[1] <= lpm_constant:LPM_CONSTANT_component.result
result[2] <= lpm_constant:LPM_CONSTANT_component.result
result[3] <= lpm_constant:LPM_CONSTANT_component.result
result[4] <= lpm_constant:LPM_CONSTANT_component.result
result[5] <= lpm_constant:LPM_CONSTANT_component.result
result[6] <= lpm_constant:LPM_CONSTANT_component.result
result[7] <= lpm_constant:LPM_CONSTANT_component.result


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|unsigned_multiplier_4:inst11|zero:inst5|lpm_constant:LPM_CONSTANT_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|unsigned_multiplier_4:inst11|BUSMUX:inst6
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|unsigned_multiplier_4:inst11|BUSMUX:inst6|lpm_mux:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[0][7] => mux_tnc:auto_generated.data[7]
data[1][0] => mux_tnc:auto_generated.data[8]
data[1][1] => mux_tnc:auto_generated.data[9]
data[1][2] => mux_tnc:auto_generated.data[10]
data[1][3] => mux_tnc:auto_generated.data[11]
data[1][4] => mux_tnc:auto_generated.data[12]
data[1][5] => mux_tnc:auto_generated.data[13]
data[1][6] => mux_tnc:auto_generated.data[14]
data[1][7] => mux_tnc:auto_generated.data[15]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]
result[7] <= mux_tnc:auto_generated.result[7]


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|unsigned_multiplier_4:inst11|BUSMUX:inst6|lpm_mux:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|fp_separator:inst
sign <= in[7].DB_MAX_OUTPUT_PORT_TYPE
in[0] => man[0].DATAIN
in[0] => inst3.IN2
in[1] => man[1].DATAIN
in[1] => inst3.IN0
in[2] => man[2].DATAIN
in[2] => inst3.IN1
in[3] => exp[0].DATAIN
in[3] => inst.IN0
in[3] => inst2.IN0
in[4] => exp[1].DATAIN
in[4] => inst.IN1
in[4] => inst2.IN3
in[5] => exp[2].DATAIN
in[5] => inst.IN2
in[5] => inst2.IN1
in[6] => exp[3].DATAIN
in[6] => inst.IN3
in[6] => inst2.IN2
in[7] => sign.DATAIN
inf <= inst5.DB_MAX_OUTPUT_PORT_TYPE
exp[0] <= in[3].DB_MAX_OUTPUT_PORT_TYPE
exp[1] <= in[4].DB_MAX_OUTPUT_PORT_TYPE
exp[2] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
exp[3] <= in[6].DB_MAX_OUTPUT_PORT_TYPE
man[0] <= in[0].DB_MAX_OUTPUT_PORT_TYPE
man[1] <= in[1].DB_MAX_OUTPUT_PORT_TYPE
man[2] <= in[2].DB_MAX_OUTPUT_PORT_TYPE
nan <= inst6.DB_MAX_OUTPUT_PORT_TYPE
denormal <= inst7.DB_MAX_OUTPUT_PORT_TYPE
normal <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|fp_separator:inst4
sign <= in[7].DB_MAX_OUTPUT_PORT_TYPE
in[0] => man[0].DATAIN
in[0] => inst3.IN2
in[1] => man[1].DATAIN
in[1] => inst3.IN0
in[2] => man[2].DATAIN
in[2] => inst3.IN1
in[3] => exp[0].DATAIN
in[3] => inst.IN0
in[3] => inst2.IN0
in[4] => exp[1].DATAIN
in[4] => inst.IN1
in[4] => inst2.IN3
in[5] => exp[2].DATAIN
in[5] => inst.IN2
in[5] => inst2.IN1
in[6] => exp[3].DATAIN
in[6] => inst.IN3
in[6] => inst2.IN2
in[7] => sign.DATAIN
inf <= inst5.DB_MAX_OUTPUT_PORT_TYPE
exp[0] <= in[3].DB_MAX_OUTPUT_PORT_TYPE
exp[1] <= in[4].DB_MAX_OUTPUT_PORT_TYPE
exp[2] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
exp[3] <= in[6].DB_MAX_OUTPUT_PORT_TYPE
man[0] <= in[0].DB_MAX_OUTPUT_PORT_TYPE
man[1] <= in[1].DB_MAX_OUTPUT_PORT_TYPE
man[2] <= in[2].DB_MAX_OUTPUT_PORT_TYPE
nan <= inst6.DB_MAX_OUTPUT_PORT_TYPE
denormal <= inst7.DB_MAX_OUTPUT_PORT_TYPE
normal <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|BUSMUX:inst5
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|BUSMUX:inst5|lpm_mux:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[0][7] => mux_tnc:auto_generated.data[7]
data[1][0] => mux_tnc:auto_generated.data[8]
data[1][1] => mux_tnc:auto_generated.data[9]
data[1][2] => mux_tnc:auto_generated.data[10]
data[1][3] => mux_tnc:auto_generated.data[11]
data[1][4] => mux_tnc:auto_generated.data[12]
data[1][5] => mux_tnc:auto_generated.data[13]
data[1][6] => mux_tnc:auto_generated.data[14]
data[1][7] => mux_tnc:auto_generated.data[15]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]
result[7] <= mux_tnc:auto_generated.result[7]


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|BUSMUX:inst5|lpm_mux:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|BUSMUX:inst2
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|BUSMUX:inst2|lpm_mux:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[0][7] => mux_tnc:auto_generated.data[7]
data[1][0] => mux_tnc:auto_generated.data[8]
data[1][1] => mux_tnc:auto_generated.data[9]
data[1][2] => mux_tnc:auto_generated.data[10]
data[1][3] => mux_tnc:auto_generated.data[11]
data[1][4] => mux_tnc:auto_generated.data[12]
data[1][5] => mux_tnc:auto_generated.data[13]
data[1][6] => mux_tnc:auto_generated.data[14]
data[1][7] => mux_tnc:auto_generated.data[15]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]
result[7] <= mux_tnc:auto_generated.result[7]


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|BUSMUX:inst2|lpm_mux:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|BUSMUX:inst50
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|BUSMUX:inst50|lpm_mux:$00000
data[0][0] => mux_qnc:auto_generated.data[0]
data[0][1] => mux_qnc:auto_generated.data[1]
data[0][2] => mux_qnc:auto_generated.data[2]
data[0][3] => mux_qnc:auto_generated.data[3]
data[0][4] => mux_qnc:auto_generated.data[4]
data[1][0] => mux_qnc:auto_generated.data[5]
data[1][1] => mux_qnc:auto_generated.data[6]
data[1][2] => mux_qnc:auto_generated.data[7]
data[1][3] => mux_qnc:auto_generated.data[8]
data[1][4] => mux_qnc:auto_generated.data[9]
sel[0] => mux_qnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qnc:auto_generated.result[0]
result[1] <= mux_qnc:auto_generated.result[1]
result[2] <= mux_qnc:auto_generated.result[2]
result[3] <= mux_qnc:auto_generated.result[3]
result[4] <= mux_qnc:auto_generated.result[4]


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|BUSMUX:inst50|lpm_mux:$00000|mux_qnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w0_n0_mux_dataout.IN1
data[6] => l1_w1_n0_mux_dataout.IN1
data[7] => l1_w2_n0_mux_dataout.IN1
data[8] => l1_w3_n0_mux_dataout.IN1
data[9] => l1_w4_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|add_5:inst35
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|add_5:inst35|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_alh:auto_generated.dataa[0]
dataa[1] => add_sub_alh:auto_generated.dataa[1]
dataa[2] => add_sub_alh:auto_generated.dataa[2]
dataa[3] => add_sub_alh:auto_generated.dataa[3]
dataa[4] => add_sub_alh:auto_generated.dataa[4]
datab[0] => add_sub_alh:auto_generated.datab[0]
datab[1] => add_sub_alh:auto_generated.datab[1]
datab[2] => add_sub_alh:auto_generated.datab[2]
datab[3] => add_sub_alh:auto_generated.datab[3]
datab[4] => add_sub_alh:auto_generated.datab[4]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_alh:auto_generated.result[0]
result[1] <= add_sub_alh:auto_generated.result[1]
result[2] <= add_sub_alh:auto_generated.result[2]
result[3] <= add_sub_alh:auto_generated.result[3]
result[4] <= add_sub_alh:auto_generated.result[4]
cout <= <GND>
overflow <= <GND>


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|add_5:inst35|lpm_add_sub:LPM_ADD_SUB_component|add_sub_alh:auto_generated
dataa[0] => op_1.IN8
dataa[1] => op_1.IN6
dataa[2] => op_1.IN4
dataa[3] => op_1.IN2
dataa[4] => op_1.IN0
datab[0] => op_1.IN9
datab[1] => op_1.IN7
datab[2] => op_1.IN5
datab[3] => op_1.IN3
datab[4] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_9pc:auto_generated.data[0]
data[0][1] => mux_9pc:auto_generated.data[1]
data[0][2] => mux_9pc:auto_generated.data[2]
data[0][3] => mux_9pc:auto_generated.data[3]
data[0][4] => mux_9pc:auto_generated.data[4]
data[0][5] => mux_9pc:auto_generated.data[5]
data[0][6] => mux_9pc:auto_generated.data[6]
data[0][7] => mux_9pc:auto_generated.data[7]
data[0][8] => mux_9pc:auto_generated.data[8]
data[0][9] => mux_9pc:auto_generated.data[9]
data[0][10] => mux_9pc:auto_generated.data[10]
data[0][11] => mux_9pc:auto_generated.data[11]
data[0][12] => mux_9pc:auto_generated.data[12]
data[1][0] => mux_9pc:auto_generated.data[13]
data[1][1] => mux_9pc:auto_generated.data[14]
data[1][2] => mux_9pc:auto_generated.data[15]
data[1][3] => mux_9pc:auto_generated.data[16]
data[1][4] => mux_9pc:auto_generated.data[17]
data[1][5] => mux_9pc:auto_generated.data[18]
data[1][6] => mux_9pc:auto_generated.data[19]
data[1][7] => mux_9pc:auto_generated.data[20]
data[1][8] => mux_9pc:auto_generated.data[21]
data[1][9] => mux_9pc:auto_generated.data[22]
data[1][10] => mux_9pc:auto_generated.data[23]
data[1][11] => mux_9pc:auto_generated.data[24]
data[1][12] => mux_9pc:auto_generated.data[25]
sel[0] => mux_9pc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_9pc:auto_generated.result[0]
result[1] <= mux_9pc:auto_generated.result[1]
result[2] <= mux_9pc:auto_generated.result[2]
result[3] <= mux_9pc:auto_generated.result[3]
result[4] <= mux_9pc:auto_generated.result[4]
result[5] <= mux_9pc:auto_generated.result[5]
result[6] <= mux_9pc:auto_generated.result[6]
result[7] <= mux_9pc:auto_generated.result[7]
result[8] <= mux_9pc:auto_generated.result[8]
result[9] <= mux_9pc:auto_generated.result[9]
result[10] <= mux_9pc:auto_generated.result[10]
result[11] <= mux_9pc:auto_generated.result[11]
result[12] <= mux_9pc:auto_generated.result[12]


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|BUSMUX:inst3|lpm_mux:$00000|mux_9pc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w0_n0_mux_dataout.IN1
data[14] => l1_w1_n0_mux_dataout.IN1
data[15] => l1_w2_n0_mux_dataout.IN1
data[16] => l1_w3_n0_mux_dataout.IN1
data[17] => l1_w4_n0_mux_dataout.IN1
data[18] => l1_w5_n0_mux_dataout.IN1
data[19] => l1_w6_n0_mux_dataout.IN1
data[20] => l1_w7_n0_mux_dataout.IN1
data[21] => l1_w8_n0_mux_dataout.IN1
data[22] => l1_w9_n0_mux_dataout.IN1
data[23] => l1_w10_n0_mux_dataout.IN1
data[24] => l1_w11_n0_mux_dataout.IN1
data[25] => l1_w12_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|lpm_compare0:inst28
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
alb <= lpm_compare:LPM_COMPARE_component.alb


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|lpm_compare0:inst28|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_p8j:auto_generated.dataa[0]
dataa[1] => cmpr_p8j:auto_generated.dataa[1]
dataa[2] => cmpr_p8j:auto_generated.dataa[2]
dataa[3] => cmpr_p8j:auto_generated.dataa[3]
dataa[4] => cmpr_p8j:auto_generated.dataa[4]
datab[0] => cmpr_p8j:auto_generated.datab[0]
datab[1] => cmpr_p8j:auto_generated.datab[1]
datab[2] => cmpr_p8j:auto_generated.datab[2]
datab[3] => cmpr_p8j:auto_generated.datab[3]
datab[4] => cmpr_p8j:auto_generated.datab[4]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_p8j:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|lpm_compare0:inst28|lpm_compare:LPM_COMPARE_component|cmpr_p8j:auto_generated
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN9
dataa[1] => op_1.IN7
dataa[2] => op_1.IN5
dataa[3] => op_1.IN3
dataa[4] => op_1.IN1
datab[0] => op_1.IN10
datab[1] => op_1.IN8
datab[2] => op_1.IN6
datab[3] => op_1.IN4
datab[4] => op_1.IN2


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|add_5:inst23
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|add_5:inst23|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_alh:auto_generated.dataa[0]
dataa[1] => add_sub_alh:auto_generated.dataa[1]
dataa[2] => add_sub_alh:auto_generated.dataa[2]
dataa[3] => add_sub_alh:auto_generated.dataa[3]
dataa[4] => add_sub_alh:auto_generated.dataa[4]
datab[0] => add_sub_alh:auto_generated.datab[0]
datab[1] => add_sub_alh:auto_generated.datab[1]
datab[2] => add_sub_alh:auto_generated.datab[2]
datab[3] => add_sub_alh:auto_generated.datab[3]
datab[4] => add_sub_alh:auto_generated.datab[4]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_alh:auto_generated.result[0]
result[1] <= add_sub_alh:auto_generated.result[1]
result[2] <= add_sub_alh:auto_generated.result[2]
result[3] <= add_sub_alh:auto_generated.result[3]
result[4] <= add_sub_alh:auto_generated.result[4]
cout <= <GND>
overflow <= <GND>


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|add_5:inst23|lpm_add_sub:LPM_ADD_SUB_component|add_sub_alh:auto_generated
dataa[0] => op_1.IN8
dataa[1] => op_1.IN6
dataa[2] => op_1.IN4
dataa[3] => op_1.IN2
dataa[4] => op_1.IN0
datab[0] => op_1.IN9
datab[1] => op_1.IN7
datab[2] => op_1.IN5
datab[3] => op_1.IN3
datab[4] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|add_5:inst22
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|add_5:inst22|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_alh:auto_generated.dataa[0]
dataa[1] => add_sub_alh:auto_generated.dataa[1]
dataa[2] => add_sub_alh:auto_generated.dataa[2]
dataa[3] => add_sub_alh:auto_generated.dataa[3]
dataa[4] => add_sub_alh:auto_generated.dataa[4]
datab[0] => add_sub_alh:auto_generated.datab[0]
datab[1] => add_sub_alh:auto_generated.datab[1]
datab[2] => add_sub_alh:auto_generated.datab[2]
datab[3] => add_sub_alh:auto_generated.datab[3]
datab[4] => add_sub_alh:auto_generated.datab[4]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_alh:auto_generated.result[0]
result[1] <= add_sub_alh:auto_generated.result[1]
result[2] <= add_sub_alh:auto_generated.result[2]
result[3] <= add_sub_alh:auto_generated.result[3]
result[4] <= add_sub_alh:auto_generated.result[4]
cout <= <GND>
overflow <= <GND>


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|add_5:inst22|lpm_add_sub:LPM_ADD_SUB_component|add_sub_alh:auto_generated
dataa[0] => op_1.IN8
dataa[1] => op_1.IN6
dataa[2] => op_1.IN4
dataa[3] => op_1.IN2
dataa[4] => op_1.IN0
datab[0] => op_1.IN9
datab[1] => op_1.IN7
datab[2] => op_1.IN5
datab[3] => op_1.IN3
datab[4] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|add_5:inst9
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|add_5:inst9|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_alh:auto_generated.dataa[0]
dataa[1] => add_sub_alh:auto_generated.dataa[1]
dataa[2] => add_sub_alh:auto_generated.dataa[2]
dataa[3] => add_sub_alh:auto_generated.dataa[3]
dataa[4] => add_sub_alh:auto_generated.dataa[4]
datab[0] => add_sub_alh:auto_generated.datab[0]
datab[1] => add_sub_alh:auto_generated.datab[1]
datab[2] => add_sub_alh:auto_generated.datab[2]
datab[3] => add_sub_alh:auto_generated.datab[3]
datab[4] => add_sub_alh:auto_generated.datab[4]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_alh:auto_generated.result[0]
result[1] <= add_sub_alh:auto_generated.result[1]
result[2] <= add_sub_alh:auto_generated.result[2]
result[3] <= add_sub_alh:auto_generated.result[3]
result[4] <= add_sub_alh:auto_generated.result[4]
cout <= <GND>
overflow <= <GND>


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|add_5:inst9|lpm_add_sub:LPM_ADD_SUB_component|add_sub_alh:auto_generated
dataa[0] => op_1.IN8
dataa[1] => op_1.IN6
dataa[2] => op_1.IN4
dataa[3] => op_1.IN2
dataa[4] => op_1.IN0
datab[0] => op_1.IN9
datab[1] => op_1.IN7
datab[2] => op_1.IN5
datab[3] => op_1.IN3
datab[4] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|zero:inst26
result[0] <= lpm_constant:LPM_CONSTANT_component.result
result[1] <= lpm_constant:LPM_CONSTANT_component.result
result[2] <= lpm_constant:LPM_CONSTANT_component.result
result[3] <= lpm_constant:LPM_CONSTANT_component.result
result[4] <= lpm_constant:LPM_CONSTANT_component.result
result[5] <= lpm_constant:LPM_CONSTANT_component.result
result[6] <= lpm_constant:LPM_CONSTANT_component.result
result[7] <= lpm_constant:LPM_CONSTANT_component.result


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|zero:inst26|lpm_constant:LPM_CONSTANT_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|zero_compare:inst24
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
aeb <= lpm_compare:LPM_COMPARE_component.aeb


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|zero_compare:inst24|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_lni:auto_generated.dataa[0]
dataa[1] => cmpr_lni:auto_generated.dataa[1]
dataa[2] => cmpr_lni:auto_generated.dataa[2]
dataa[3] => cmpr_lni:auto_generated.dataa[3]
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_lni:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|zero_compare:inst24|lpm_compare:LPM_COMPARE_component|cmpr_lni:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|zero_compare:inst25
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
aeb <= lpm_compare:LPM_COMPARE_component.aeb


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|zero_compare:inst25|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_lni:auto_generated.dataa[0]
dataa[1] => cmpr_lni:auto_generated.dataa[1]
dataa[2] => cmpr_lni:auto_generated.dataa[2]
dataa[3] => cmpr_lni:auto_generated.dataa[3]
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_lni:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|zero_compare:inst25|lpm_compare:LPM_COMPARE_component|cmpr_lni:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|BUSMUX:inst45
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|BUSMUX:inst45|lpm_mux:$00000
data[0][0] => mux_9pc:auto_generated.data[0]
data[0][1] => mux_9pc:auto_generated.data[1]
data[0][2] => mux_9pc:auto_generated.data[2]
data[0][3] => mux_9pc:auto_generated.data[3]
data[0][4] => mux_9pc:auto_generated.data[4]
data[0][5] => mux_9pc:auto_generated.data[5]
data[0][6] => mux_9pc:auto_generated.data[6]
data[0][7] => mux_9pc:auto_generated.data[7]
data[0][8] => mux_9pc:auto_generated.data[8]
data[0][9] => mux_9pc:auto_generated.data[9]
data[0][10] => mux_9pc:auto_generated.data[10]
data[0][11] => mux_9pc:auto_generated.data[11]
data[0][12] => mux_9pc:auto_generated.data[12]
data[1][0] => mux_9pc:auto_generated.data[13]
data[1][1] => mux_9pc:auto_generated.data[14]
data[1][2] => mux_9pc:auto_generated.data[15]
data[1][3] => mux_9pc:auto_generated.data[16]
data[1][4] => mux_9pc:auto_generated.data[17]
data[1][5] => mux_9pc:auto_generated.data[18]
data[1][6] => mux_9pc:auto_generated.data[19]
data[1][7] => mux_9pc:auto_generated.data[20]
data[1][8] => mux_9pc:auto_generated.data[21]
data[1][9] => mux_9pc:auto_generated.data[22]
data[1][10] => mux_9pc:auto_generated.data[23]
data[1][11] => mux_9pc:auto_generated.data[24]
data[1][12] => mux_9pc:auto_generated.data[25]
sel[0] => mux_9pc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_9pc:auto_generated.result[0]
result[1] <= mux_9pc:auto_generated.result[1]
result[2] <= mux_9pc:auto_generated.result[2]
result[3] <= mux_9pc:auto_generated.result[3]
result[4] <= mux_9pc:auto_generated.result[4]
result[5] <= mux_9pc:auto_generated.result[5]
result[6] <= mux_9pc:auto_generated.result[6]
result[7] <= mux_9pc:auto_generated.result[7]
result[8] <= mux_9pc:auto_generated.result[8]
result[9] <= mux_9pc:auto_generated.result[9]
result[10] <= mux_9pc:auto_generated.result[10]
result[11] <= mux_9pc:auto_generated.result[11]
result[12] <= mux_9pc:auto_generated.result[12]


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|BUSMUX:inst45|lpm_mux:$00000|mux_9pc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w0_n0_mux_dataout.IN1
data[14] => l1_w1_n0_mux_dataout.IN1
data[15] => l1_w2_n0_mux_dataout.IN1
data[16] => l1_w3_n0_mux_dataout.IN1
data[17] => l1_w4_n0_mux_dataout.IN1
data[18] => l1_w5_n0_mux_dataout.IN1
data[19] => l1_w6_n0_mux_dataout.IN1
data[20] => l1_w7_n0_mux_dataout.IN1
data[21] => l1_w8_n0_mux_dataout.IN1
data[22] => l1_w9_n0_mux_dataout.IN1
data[23] => l1_w10_n0_mux_dataout.IN1
data[24] => l1_w11_n0_mux_dataout.IN1
data[25] => l1_w12_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|lpm_compare3:inst44
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
agb <= lpm_compare:LPM_COMPARE_component.agb


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|lpm_compare3:inst44|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_k8j:auto_generated.dataa[0]
dataa[1] => cmpr_k8j:auto_generated.dataa[1]
dataa[2] => cmpr_k8j:auto_generated.dataa[2]
dataa[3] => cmpr_k8j:auto_generated.dataa[3]
dataa[4] => cmpr_k8j:auto_generated.dataa[4]
datab[0] => cmpr_k8j:auto_generated.datab[0]
datab[1] => cmpr_k8j:auto_generated.datab[1]
datab[2] => cmpr_k8j:auto_generated.datab[2]
datab[3] => cmpr_k8j:auto_generated.datab[3]
datab[4] => cmpr_k8j:auto_generated.datab[4]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_k8j:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|lpm_compare3:inst44|lpm_compare:LPM_COMPARE_component|cmpr_k8j:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN10
dataa[1] => op_1.IN8
dataa[2] => op_1.IN6
dataa[3] => op_1.IN4
dataa[4] => op_1.IN2
datab[0] => op_1.IN9
datab[1] => op_1.IN7
datab[2] => op_1.IN5
datab[3] => op_1.IN3
datab[4] => op_1.IN1


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|BUSMUX:inst40
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|BUSMUX:inst40|lpm_mux:$00000
data[0][0] => mux_9pc:auto_generated.data[0]
data[0][1] => mux_9pc:auto_generated.data[1]
data[0][2] => mux_9pc:auto_generated.data[2]
data[0][3] => mux_9pc:auto_generated.data[3]
data[0][4] => mux_9pc:auto_generated.data[4]
data[0][5] => mux_9pc:auto_generated.data[5]
data[0][6] => mux_9pc:auto_generated.data[6]
data[0][7] => mux_9pc:auto_generated.data[7]
data[0][8] => mux_9pc:auto_generated.data[8]
data[0][9] => mux_9pc:auto_generated.data[9]
data[0][10] => mux_9pc:auto_generated.data[10]
data[0][11] => mux_9pc:auto_generated.data[11]
data[0][12] => mux_9pc:auto_generated.data[12]
data[1][0] => mux_9pc:auto_generated.data[13]
data[1][1] => mux_9pc:auto_generated.data[14]
data[1][2] => mux_9pc:auto_generated.data[15]
data[1][3] => mux_9pc:auto_generated.data[16]
data[1][4] => mux_9pc:auto_generated.data[17]
data[1][5] => mux_9pc:auto_generated.data[18]
data[1][6] => mux_9pc:auto_generated.data[19]
data[1][7] => mux_9pc:auto_generated.data[20]
data[1][8] => mux_9pc:auto_generated.data[21]
data[1][9] => mux_9pc:auto_generated.data[22]
data[1][10] => mux_9pc:auto_generated.data[23]
data[1][11] => mux_9pc:auto_generated.data[24]
data[1][12] => mux_9pc:auto_generated.data[25]
sel[0] => mux_9pc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_9pc:auto_generated.result[0]
result[1] <= mux_9pc:auto_generated.result[1]
result[2] <= mux_9pc:auto_generated.result[2]
result[3] <= mux_9pc:auto_generated.result[3]
result[4] <= mux_9pc:auto_generated.result[4]
result[5] <= mux_9pc:auto_generated.result[5]
result[6] <= mux_9pc:auto_generated.result[6]
result[7] <= mux_9pc:auto_generated.result[7]
result[8] <= mux_9pc:auto_generated.result[8]
result[9] <= mux_9pc:auto_generated.result[9]
result[10] <= mux_9pc:auto_generated.result[10]
result[11] <= mux_9pc:auto_generated.result[11]
result[12] <= mux_9pc:auto_generated.result[12]


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|BUSMUX:inst40|lpm_mux:$00000|mux_9pc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w0_n0_mux_dataout.IN1
data[14] => l1_w1_n0_mux_dataout.IN1
data[15] => l1_w2_n0_mux_dataout.IN1
data[16] => l1_w3_n0_mux_dataout.IN1
data[17] => l1_w4_n0_mux_dataout.IN1
data[18] => l1_w5_n0_mux_dataout.IN1
data[19] => l1_w6_n0_mux_dataout.IN1
data[20] => l1_w7_n0_mux_dataout.IN1
data[21] => l1_w8_n0_mux_dataout.IN1
data[22] => l1_w9_n0_mux_dataout.IN1
data[23] => l1_w10_n0_mux_dataout.IN1
data[24] => l1_w11_n0_mux_dataout.IN1
data[25] => l1_w12_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|BUSMUX:inst31
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|BUSMUX:inst31|lpm_mux:$00000
data[0][0] => mux_9pc:auto_generated.data[0]
data[0][1] => mux_9pc:auto_generated.data[1]
data[0][2] => mux_9pc:auto_generated.data[2]
data[0][3] => mux_9pc:auto_generated.data[3]
data[0][4] => mux_9pc:auto_generated.data[4]
data[0][5] => mux_9pc:auto_generated.data[5]
data[0][6] => mux_9pc:auto_generated.data[6]
data[0][7] => mux_9pc:auto_generated.data[7]
data[0][8] => mux_9pc:auto_generated.data[8]
data[0][9] => mux_9pc:auto_generated.data[9]
data[0][10] => mux_9pc:auto_generated.data[10]
data[0][11] => mux_9pc:auto_generated.data[11]
data[0][12] => mux_9pc:auto_generated.data[12]
data[1][0] => mux_9pc:auto_generated.data[13]
data[1][1] => mux_9pc:auto_generated.data[14]
data[1][2] => mux_9pc:auto_generated.data[15]
data[1][3] => mux_9pc:auto_generated.data[16]
data[1][4] => mux_9pc:auto_generated.data[17]
data[1][5] => mux_9pc:auto_generated.data[18]
data[1][6] => mux_9pc:auto_generated.data[19]
data[1][7] => mux_9pc:auto_generated.data[20]
data[1][8] => mux_9pc:auto_generated.data[21]
data[1][9] => mux_9pc:auto_generated.data[22]
data[1][10] => mux_9pc:auto_generated.data[23]
data[1][11] => mux_9pc:auto_generated.data[24]
data[1][12] => mux_9pc:auto_generated.data[25]
sel[0] => mux_9pc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_9pc:auto_generated.result[0]
result[1] <= mux_9pc:auto_generated.result[1]
result[2] <= mux_9pc:auto_generated.result[2]
result[3] <= mux_9pc:auto_generated.result[3]
result[4] <= mux_9pc:auto_generated.result[4]
result[5] <= mux_9pc:auto_generated.result[5]
result[6] <= mux_9pc:auto_generated.result[6]
result[7] <= mux_9pc:auto_generated.result[7]
result[8] <= mux_9pc:auto_generated.result[8]
result[9] <= mux_9pc:auto_generated.result[9]
result[10] <= mux_9pc:auto_generated.result[10]
result[11] <= mux_9pc:auto_generated.result[11]
result[12] <= mux_9pc:auto_generated.result[12]


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|BUSMUX:inst31|lpm_mux:$00000|mux_9pc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w0_n0_mux_dataout.IN1
data[14] => l1_w1_n0_mux_dataout.IN1
data[15] => l1_w2_n0_mux_dataout.IN1
data[16] => l1_w3_n0_mux_dataout.IN1
data[17] => l1_w4_n0_mux_dataout.IN1
data[18] => l1_w5_n0_mux_dataout.IN1
data[19] => l1_w6_n0_mux_dataout.IN1
data[20] => l1_w7_n0_mux_dataout.IN1
data[21] => l1_w8_n0_mux_dataout.IN1
data[22] => l1_w9_n0_mux_dataout.IN1
data[23] => l1_w10_n0_mux_dataout.IN1
data[24] => l1_w11_n0_mux_dataout.IN1
data[25] => l1_w12_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|lpm_compare1:inst14
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
agb <= lpm_compare:LPM_COMPARE_component.agb


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|lpm_compare1:inst14|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_k8j:auto_generated.dataa[0]
dataa[1] => cmpr_k8j:auto_generated.dataa[1]
dataa[2] => cmpr_k8j:auto_generated.dataa[2]
dataa[3] => cmpr_k8j:auto_generated.dataa[3]
dataa[4] => cmpr_k8j:auto_generated.dataa[4]
datab[0] => cmpr_k8j:auto_generated.datab[0]
datab[1] => cmpr_k8j:auto_generated.datab[1]
datab[2] => cmpr_k8j:auto_generated.datab[2]
datab[3] => cmpr_k8j:auto_generated.datab[3]
datab[4] => cmpr_k8j:auto_generated.datab[4]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_k8j:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|lpm_compare1:inst14|lpm_compare:LPM_COMPARE_component|cmpr_k8j:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN10
dataa[1] => op_1.IN8
dataa[2] => op_1.IN6
dataa[3] => op_1.IN4
dataa[4] => op_1.IN2
datab[0] => op_1.IN9
datab[1] => op_1.IN7
datab[2] => op_1.IN5
datab[3] => op_1.IN3
datab[4] => op_1.IN1


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|lpm_add_sub1:inst29
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|lpm_add_sub1:inst29|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_vph:auto_generated.dataa[0]
dataa[1] => add_sub_vph:auto_generated.dataa[1]
dataa[2] => add_sub_vph:auto_generated.dataa[2]
dataa[3] => add_sub_vph:auto_generated.dataa[3]
dataa[4] => add_sub_vph:auto_generated.dataa[4]
datab[0] => add_sub_vph:auto_generated.datab[0]
datab[1] => add_sub_vph:auto_generated.datab[1]
datab[2] => add_sub_vph:auto_generated.datab[2]
datab[3] => add_sub_vph:auto_generated.datab[3]
datab[4] => add_sub_vph:auto_generated.datab[4]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_vph:auto_generated.result[0]
result[1] <= add_sub_vph:auto_generated.result[1]
result[2] <= add_sub_vph:auto_generated.result[2]
result[3] <= add_sub_vph:auto_generated.result[3]
result[4] <= add_sub_vph:auto_generated.result[4]
cout <= <GND>
overflow <= <GND>


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|lpm_add_sub1:inst29|lpm_add_sub:LPM_ADD_SUB_component|add_sub_vph:auto_generated
dataa[0] => op_1.IN9
dataa[1] => op_1.IN7
dataa[2] => op_1.IN5
dataa[3] => op_1.IN3
dataa[4] => op_1.IN1
datab[0] => op_1.IN10
datab[1] => op_1.IN8
datab[2] => op_1.IN6
datab[3] => op_1.IN4
datab[4] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|lpm_add_sub2:inst32
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|lpm_add_sub2:inst32|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_vph:auto_generated.dataa[0]
dataa[1] => add_sub_vph:auto_generated.dataa[1]
dataa[2] => add_sub_vph:auto_generated.dataa[2]
dataa[3] => add_sub_vph:auto_generated.dataa[3]
dataa[4] => add_sub_vph:auto_generated.dataa[4]
datab[0] => add_sub_vph:auto_generated.datab[0]
datab[1] => add_sub_vph:auto_generated.datab[1]
datab[2] => add_sub_vph:auto_generated.datab[2]
datab[3] => add_sub_vph:auto_generated.datab[3]
datab[4] => add_sub_vph:auto_generated.datab[4]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_vph:auto_generated.result[0]
result[1] <= add_sub_vph:auto_generated.result[1]
result[2] <= add_sub_vph:auto_generated.result[2]
result[3] <= add_sub_vph:auto_generated.result[3]
result[4] <= add_sub_vph:auto_generated.result[4]
cout <= <GND>
overflow <= <GND>


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|lpm_add_sub2:inst32|lpm_add_sub:LPM_ADD_SUB_component|add_sub_vph:auto_generated
dataa[0] => op_1.IN9
dataa[1] => op_1.IN7
dataa[2] => op_1.IN5
dataa[3] => op_1.IN3
dataa[4] => op_1.IN1
datab[0] => op_1.IN10
datab[1] => op_1.IN8
datab[2] => op_1.IN6
datab[3] => op_1.IN4
datab[4] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|lpm_compare2:inst39
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
agb <= lpm_compare:LPM_COMPARE_component.agb


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|lpm_compare2:inst39|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_k8j:auto_generated.dataa[0]
dataa[1] => cmpr_k8j:auto_generated.dataa[1]
dataa[2] => cmpr_k8j:auto_generated.dataa[2]
dataa[3] => cmpr_k8j:auto_generated.dataa[3]
dataa[4] => cmpr_k8j:auto_generated.dataa[4]
datab[0] => cmpr_k8j:auto_generated.datab[0]
datab[1] => cmpr_k8j:auto_generated.datab[1]
datab[2] => cmpr_k8j:auto_generated.datab[2]
datab[3] => cmpr_k8j:auto_generated.datab[3]
datab[4] => cmpr_k8j:auto_generated.datab[4]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_k8j:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|lpm_compare2:inst39|lpm_compare:LPM_COMPARE_component|cmpr_k8j:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN10
dataa[1] => op_1.IN8
dataa[2] => op_1.IN6
dataa[3] => op_1.IN4
dataa[4] => op_1.IN2
datab[0] => op_1.IN9
datab[1] => op_1.IN7
datab[2] => op_1.IN5
datab[3] => op_1.IN3
datab[4] => op_1.IN1


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|lpm_add_sub3:inst41
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|lpm_add_sub3:inst41|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_vph:auto_generated.dataa[0]
dataa[1] => add_sub_vph:auto_generated.dataa[1]
dataa[2] => add_sub_vph:auto_generated.dataa[2]
dataa[3] => add_sub_vph:auto_generated.dataa[3]
dataa[4] => add_sub_vph:auto_generated.dataa[4]
datab[0] => add_sub_vph:auto_generated.datab[0]
datab[1] => add_sub_vph:auto_generated.datab[1]
datab[2] => add_sub_vph:auto_generated.datab[2]
datab[3] => add_sub_vph:auto_generated.datab[3]
datab[4] => add_sub_vph:auto_generated.datab[4]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_vph:auto_generated.result[0]
result[1] <= add_sub_vph:auto_generated.result[1]
result[2] <= add_sub_vph:auto_generated.result[2]
result[3] <= add_sub_vph:auto_generated.result[3]
result[4] <= add_sub_vph:auto_generated.result[4]
cout <= <GND>
overflow <= <GND>


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|lpm_add_sub3:inst41|lpm_add_sub:LPM_ADD_SUB_component|add_sub_vph:auto_generated
dataa[0] => op_1.IN9
dataa[1] => op_1.IN7
dataa[2] => op_1.IN5
dataa[3] => op_1.IN3
dataa[4] => op_1.IN1
datab[0] => op_1.IN10
datab[1] => op_1.IN8
datab[2] => op_1.IN6
datab[3] => op_1.IN4
datab[4] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|lpm_add_sub4:inst46
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|lpm_add_sub4:inst46|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_vph:auto_generated.dataa[0]
dataa[1] => add_sub_vph:auto_generated.dataa[1]
dataa[2] => add_sub_vph:auto_generated.dataa[2]
dataa[3] => add_sub_vph:auto_generated.dataa[3]
dataa[4] => add_sub_vph:auto_generated.dataa[4]
datab[0] => add_sub_vph:auto_generated.datab[0]
datab[1] => add_sub_vph:auto_generated.datab[1]
datab[2] => add_sub_vph:auto_generated.datab[2]
datab[3] => add_sub_vph:auto_generated.datab[3]
datab[4] => add_sub_vph:auto_generated.datab[4]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_vph:auto_generated.result[0]
result[1] <= add_sub_vph:auto_generated.result[1]
result[2] <= add_sub_vph:auto_generated.result[2]
result[3] <= add_sub_vph:auto_generated.result[3]
result[4] <= add_sub_vph:auto_generated.result[4]
cout <= <GND>
overflow <= <GND>


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|lpm_add_sub4:inst46|lpm_add_sub:LPM_ADD_SUB_component|add_sub_vph:auto_generated
dataa[0] => op_1.IN9
dataa[1] => op_1.IN7
dataa[2] => op_1.IN5
dataa[3] => op_1.IN3
dataa[4] => op_1.IN1
datab[0] => op_1.IN10
datab[1] => op_1.IN8
datab[2] => op_1.IN6
datab[3] => op_1.IN4
datab[4] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|one:inst8
result[0] <= lpm_constant:LPM_CONSTANT_component.result
result[1] <= lpm_constant:LPM_CONSTANT_component.result
result[2] <= lpm_constant:LPM_CONSTANT_component.result
result[3] <= lpm_constant:LPM_CONSTANT_component.result
result[4] <= lpm_constant:LPM_CONSTANT_component.result


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|one:inst8|lpm_constant:LPM_CONSTANT_component
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|lpm_clshift0:inst7
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
distance[0] => distance[0].IN1
distance[1] => distance[1].IN1
distance[2] => distance[2].IN1
result[0] <= lpm_clshift:LPM_CLSHIFT_component.result
result[1] <= lpm_clshift:LPM_CLSHIFT_component.result
result[2] <= lpm_clshift:LPM_CLSHIFT_component.result
result[3] <= lpm_clshift:LPM_CLSHIFT_component.result
result[4] <= lpm_clshift:LPM_CLSHIFT_component.result
result[5] <= lpm_clshift:LPM_CLSHIFT_component.result
result[6] <= lpm_clshift:LPM_CLSHIFT_component.result
result[7] <= lpm_clshift:LPM_CLSHIFT_component.result


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|lpm_clshift0:inst7|lpm_clshift:LPM_CLSHIFT_component
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => ~NO_FANOUT~
data[0] => lpm_clshift_gic:auto_generated.data[0]
data[1] => lpm_clshift_gic:auto_generated.data[1]
data[2] => lpm_clshift_gic:auto_generated.data[2]
data[3] => lpm_clshift_gic:auto_generated.data[3]
data[4] => lpm_clshift_gic:auto_generated.data[4]
data[5] => lpm_clshift_gic:auto_generated.data[5]
data[6] => lpm_clshift_gic:auto_generated.data[6]
data[7] => lpm_clshift_gic:auto_generated.data[7]
direction => lpm_clshift_gic:auto_generated.direction
distance[0] => lpm_clshift_gic:auto_generated.distance[0]
distance[1] => lpm_clshift_gic:auto_generated.distance[1]
distance[2] => lpm_clshift_gic:auto_generated.distance[2]
overflow <= <GND>
result[0] <= lpm_clshift_gic:auto_generated.result[0]
result[1] <= lpm_clshift_gic:auto_generated.result[1]
result[2] <= lpm_clshift_gic:auto_generated.result[2]
result[3] <= lpm_clshift_gic:auto_generated.result[3]
result[4] <= lpm_clshift_gic:auto_generated.result[4]
result[5] <= lpm_clshift_gic:auto_generated.result[5]
result[6] <= lpm_clshift_gic:auto_generated.result[6]
result[7] <= lpm_clshift_gic:auto_generated.result[7]
underflow <= <GND>


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|lpm_clshift0:inst7|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_gic:auto_generated
data[0] => _.IN1
data[0] => sbit_w[8].IN1
data[1] => _.IN1
data[1] => _.IN1
data[1] => sbit_w[9].IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => sbit_w[10].IN1
data[3] => _.IN1
data[3] => _.IN1
data[3] => sbit_w[11].IN1
data[4] => _.IN1
data[4] => _.IN1
data[4] => sbit_w[12].IN1
data[5] => _.IN1
data[5] => _.IN1
data[5] => sbit_w[13].IN1
data[6] => _.IN1
data[6] => _.IN1
data[6] => sbit_w[14].IN1
data[7] => _.IN1
data[7] => sbit_w[15].IN1
direction => _.IN0
direction => _.IN1
direction => _.IN0
direction => _.IN1
direction => _.IN0
direction => _.IN1
distance[0] => _.IN0
distance[0] => _.IN0
distance[0] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
result[0] <= sbit_w[24].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_w[25].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_w[26].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_w[27].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_w[28].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_w[29].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_w[30].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_w[31].DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|lpm_add_sub5:inst27
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|lpm_add_sub5:inst27|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_tph:auto_generated.dataa[0]
dataa[1] => add_sub_tph:auto_generated.dataa[1]
dataa[2] => add_sub_tph:auto_generated.dataa[2]
datab[0] => add_sub_tph:auto_generated.datab[0]
datab[1] => add_sub_tph:auto_generated.datab[1]
datab[2] => add_sub_tph:auto_generated.datab[2]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_tph:auto_generated.result[0]
result[1] <= add_sub_tph:auto_generated.result[1]
result[2] <= add_sub_tph:auto_generated.result[2]
cout <= <GND>
overflow <= <GND>


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|lpm_add_sub5:inst27|lpm_add_sub:LPM_ADD_SUB_component|add_sub_tph:auto_generated
dataa[0] => op_1.IN5
dataa[1] => op_1.IN3
dataa[2] => op_1.IN1
datab[0] => op_1.IN6
datab[1] => op_1.IN4
datab[2] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|infinity:inst10
result[0] <= lpm_constant:LPM_CONSTANT_component.result
result[1] <= lpm_constant:LPM_CONSTANT_component.result
result[2] <= lpm_constant:LPM_CONSTANT_component.result
result[3] <= lpm_constant:LPM_CONSTANT_component.result
result[4] <= lpm_constant:LPM_CONSTANT_component.result
result[5] <= lpm_constant:LPM_CONSTANT_component.result
result[6] <= lpm_constant:LPM_CONSTANT_component.result


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|infinity:inst10|lpm_constant:LPM_CONSTANT_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <VCC>
result[5] <= <VCC>
result[6] <= <VCC>


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|nan:inst1
result[0] <= lpm_constant:LPM_CONSTANT_component.result
result[1] <= lpm_constant:LPM_CONSTANT_component.result
result[2] <= lpm_constant:LPM_CONSTANT_component.result
result[3] <= lpm_constant:LPM_CONSTANT_component.result
result[4] <= lpm_constant:LPM_CONSTANT_component.result
result[5] <= lpm_constant:LPM_CONSTANT_component.result
result[6] <= lpm_constant:LPM_CONSTANT_component.result
result[7] <= lpm_constant:LPM_CONSTANT_component.result


|CPU|Datapath:inst|FPU:inst15|fp_mul:inst3|nan:inst1|lpm_constant:LPM_CONSTANT_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <VCC>
result[4] <= <VCC>
result[5] <= <VCC>
result[6] <= <VCC>
result[7] <= <GND>


|CPU|Datapath:inst|FPU:inst15|compare_19:inst2
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
aneb <= lpm_compare:LPM_COMPARE_component.aneb


|CPU|Datapath:inst|FPU:inst15|compare_19:inst2|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_eng:auto_generated.dataa[0]
dataa[1] => cmpr_eng:auto_generated.dataa[1]
dataa[2] => cmpr_eng:auto_generated.dataa[2]
dataa[3] => cmpr_eng:auto_generated.dataa[3]
dataa[4] => cmpr_eng:auto_generated.dataa[4]
dataa[5] => cmpr_eng:auto_generated.dataa[5]
dataa[6] => cmpr_eng:auto_generated.dataa[6]
dataa[7] => cmpr_eng:auto_generated.dataa[7]
dataa[8] => cmpr_eng:auto_generated.dataa[8]
dataa[9] => cmpr_eng:auto_generated.dataa[9]
dataa[10] => cmpr_eng:auto_generated.dataa[10]
dataa[11] => cmpr_eng:auto_generated.dataa[11]
dataa[12] => cmpr_eng:auto_generated.dataa[12]
dataa[13] => cmpr_eng:auto_generated.dataa[13]
dataa[14] => cmpr_eng:auto_generated.dataa[14]
dataa[15] => cmpr_eng:auto_generated.dataa[15]
dataa[16] => cmpr_eng:auto_generated.dataa[16]
dataa[17] => cmpr_eng:auto_generated.dataa[17]
dataa[18] => cmpr_eng:auto_generated.dataa[18]
datab[0] => cmpr_eng:auto_generated.datab[0]
datab[1] => cmpr_eng:auto_generated.datab[1]
datab[2] => cmpr_eng:auto_generated.datab[2]
datab[3] => cmpr_eng:auto_generated.datab[3]
datab[4] => cmpr_eng:auto_generated.datab[4]
datab[5] => cmpr_eng:auto_generated.datab[5]
datab[6] => cmpr_eng:auto_generated.datab[6]
datab[7] => cmpr_eng:auto_generated.datab[7]
datab[8] => cmpr_eng:auto_generated.datab[8]
datab[9] => cmpr_eng:auto_generated.datab[9]
datab[10] => cmpr_eng:auto_generated.datab[10]
datab[11] => cmpr_eng:auto_generated.datab[11]
datab[12] => cmpr_eng:auto_generated.datab[12]
datab[13] => cmpr_eng:auto_generated.datab[13]
datab[14] => cmpr_eng:auto_generated.datab[14]
datab[15] => cmpr_eng:auto_generated.datab[15]
datab[16] => cmpr_eng:auto_generated.datab[16]
datab[17] => cmpr_eng:auto_generated.datab[17]
datab[18] => cmpr_eng:auto_generated.datab[18]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= cmpr_eng:auto_generated.aneb
ageb <= <GND>


|CPU|Datapath:inst|FPU:inst15|compare_19:inst2|lpm_compare:LPM_COMPARE_component|cmpr_eng:auto_generated
aneb <= aneb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[3].IN0
dataa[1] => data_wire[3].IN0
dataa[2] => data_wire[4].IN0
dataa[3] => data_wire[4].IN0
dataa[4] => data_wire[5].IN0
dataa[5] => data_wire[5].IN0
dataa[6] => data_wire[6].IN0
dataa[7] => data_wire[6].IN0
dataa[8] => data_wire[7].IN0
dataa[9] => data_wire[7].IN0
dataa[10] => data_wire[8].IN0
dataa[11] => data_wire[8].IN0
dataa[12] => data_wire[9].IN0
dataa[13] => data_wire[9].IN0
dataa[14] => data_wire[10].IN0
dataa[15] => data_wire[10].IN0
dataa[16] => data_wire[11].IN0
dataa[17] => data_wire[11].IN0
dataa[18] => data_wire[12].IN0
datab[0] => data_wire[3].IN1
datab[1] => data_wire[3].IN1
datab[2] => data_wire[4].IN1
datab[3] => data_wire[4].IN1
datab[4] => data_wire[5].IN1
datab[5] => data_wire[5].IN1
datab[6] => data_wire[6].IN1
datab[7] => data_wire[6].IN1
datab[8] => data_wire[7].IN1
datab[9] => data_wire[7].IN1
datab[10] => data_wire[8].IN1
datab[11] => data_wire[8].IN1
datab[12] => data_wire[9].IN1
datab[13] => data_wire[9].IN1
datab[14] => data_wire[10].IN1
datab[15] => data_wire[10].IN1
datab[16] => data_wire[11].IN1
datab[17] => data_wire[11].IN1
datab[18] => data_wire[12].IN1


|CPU|Datapath:inst|FPU:inst15|LPM_DFF:inst
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sconst => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|FPU:inst15|op_mux:inst10
data0x[0] => sub_wire2[0].IN1
data0x[1] => sub_wire2[1].IN1
data0x[2] => sub_wire2[2].IN1
data0x[3] => sub_wire2[3].IN1
data0x[4] => sub_wire2[4].IN1
data0x[5] => sub_wire2[5].IN1
data0x[6] => sub_wire2[6].IN1
data0x[7] => sub_wire2[7].IN1
data1x[0] => sub_wire2[8].IN1
data1x[1] => sub_wire2[9].IN1
data1x[2] => sub_wire2[10].IN1
data1x[3] => sub_wire2[11].IN1
data1x[4] => sub_wire2[12].IN1
data1x[5] => sub_wire2[13].IN1
data1x[6] => sub_wire2[14].IN1
data1x[7] => sub_wire2[15].IN1
data2x[0] => sub_wire2[16].IN1
data2x[1] => sub_wire2[17].IN1
data2x[2] => sub_wire2[18].IN1
data2x[3] => sub_wire2[19].IN1
data2x[4] => sub_wire2[20].IN1
data2x[5] => sub_wire2[21].IN1
data2x[6] => sub_wire2[22].IN1
data2x[7] => sub_wire2[23].IN1
data3x[0] => sub_wire2[24].IN1
data3x[1] => sub_wire2[25].IN1
data3x[2] => sub_wire2[26].IN1
data3x[3] => sub_wire2[27].IN1
data3x[4] => sub_wire2[28].IN1
data3x[5] => sub_wire2[29].IN1
data3x[6] => sub_wire2[30].IN1
data3x[7] => sub_wire2[31].IN1
data4x[0] => sub_wire2[32].IN1
data4x[1] => sub_wire2[33].IN1
data4x[2] => sub_wire2[34].IN1
data4x[3] => sub_wire2[35].IN1
data4x[4] => sub_wire2[36].IN1
data4x[5] => sub_wire2[37].IN1
data4x[6] => sub_wire2[38].IN1
data4x[7] => sub_wire2[39].IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN1
sel[2] => sel[2].IN1
result[0] <= lpm_mux:LPM_MUX_component.result
result[1] <= lpm_mux:LPM_MUX_component.result
result[2] <= lpm_mux:LPM_MUX_component.result
result[3] <= lpm_mux:LPM_MUX_component.result
result[4] <= lpm_mux:LPM_MUX_component.result
result[5] <= lpm_mux:LPM_MUX_component.result
result[6] <= lpm_mux:LPM_MUX_component.result
result[7] <= lpm_mux:LPM_MUX_component.result


|CPU|Datapath:inst|FPU:inst15|op_mux:inst10|lpm_mux:LPM_MUX_component
data[0][0] => mux_2oc:auto_generated.data[0]
data[0][1] => mux_2oc:auto_generated.data[1]
data[0][2] => mux_2oc:auto_generated.data[2]
data[0][3] => mux_2oc:auto_generated.data[3]
data[0][4] => mux_2oc:auto_generated.data[4]
data[0][5] => mux_2oc:auto_generated.data[5]
data[0][6] => mux_2oc:auto_generated.data[6]
data[0][7] => mux_2oc:auto_generated.data[7]
data[1][0] => mux_2oc:auto_generated.data[8]
data[1][1] => mux_2oc:auto_generated.data[9]
data[1][2] => mux_2oc:auto_generated.data[10]
data[1][3] => mux_2oc:auto_generated.data[11]
data[1][4] => mux_2oc:auto_generated.data[12]
data[1][5] => mux_2oc:auto_generated.data[13]
data[1][6] => mux_2oc:auto_generated.data[14]
data[1][7] => mux_2oc:auto_generated.data[15]
data[2][0] => mux_2oc:auto_generated.data[16]
data[2][1] => mux_2oc:auto_generated.data[17]
data[2][2] => mux_2oc:auto_generated.data[18]
data[2][3] => mux_2oc:auto_generated.data[19]
data[2][4] => mux_2oc:auto_generated.data[20]
data[2][5] => mux_2oc:auto_generated.data[21]
data[2][6] => mux_2oc:auto_generated.data[22]
data[2][7] => mux_2oc:auto_generated.data[23]
data[3][0] => mux_2oc:auto_generated.data[24]
data[3][1] => mux_2oc:auto_generated.data[25]
data[3][2] => mux_2oc:auto_generated.data[26]
data[3][3] => mux_2oc:auto_generated.data[27]
data[3][4] => mux_2oc:auto_generated.data[28]
data[3][5] => mux_2oc:auto_generated.data[29]
data[3][6] => mux_2oc:auto_generated.data[30]
data[3][7] => mux_2oc:auto_generated.data[31]
data[4][0] => mux_2oc:auto_generated.data[32]
data[4][1] => mux_2oc:auto_generated.data[33]
data[4][2] => mux_2oc:auto_generated.data[34]
data[4][3] => mux_2oc:auto_generated.data[35]
data[4][4] => mux_2oc:auto_generated.data[36]
data[4][5] => mux_2oc:auto_generated.data[37]
data[4][6] => mux_2oc:auto_generated.data[38]
data[4][7] => mux_2oc:auto_generated.data[39]
sel[0] => mux_2oc:auto_generated.sel[0]
sel[1] => mux_2oc:auto_generated.sel[1]
sel[2] => mux_2oc:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_2oc:auto_generated.result[0]
result[1] <= mux_2oc:auto_generated.result[1]
result[2] <= mux_2oc:auto_generated.result[2]
result[3] <= mux_2oc:auto_generated.result[3]
result[4] <= mux_2oc:auto_generated.result[4]
result[5] <= mux_2oc:auto_generated.result[5]
result[6] <= mux_2oc:auto_generated.result[6]
result[7] <= mux_2oc:auto_generated.result[7]


|CPU|Datapath:inst|FPU:inst15|op_mux:inst10|lpm_mux:LPM_MUX_component|mux_2oc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
data[16] => l1_w0_n1_mux_dataout.IN1
data[17] => l1_w1_n1_mux_dataout.IN1
data[18] => l1_w2_n1_mux_dataout.IN1
data[19] => l1_w3_n1_mux_dataout.IN1
data[20] => l1_w4_n1_mux_dataout.IN1
data[21] => l1_w5_n1_mux_dataout.IN1
data[22] => l1_w6_n1_mux_dataout.IN1
data[23] => l1_w7_n1_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
data[32] => l1_w0_n2_mux_dataout.IN1
data[33] => l1_w1_n2_mux_dataout.IN1
data[34] => l1_w2_n2_mux_dataout.IN1
data[35] => l1_w3_n2_mux_dataout.IN1
data[36] => l1_w4_n2_mux_dataout.IN1
data[37] => l1_w5_n2_mux_dataout.IN1
data[38] => l1_w6_n2_mux_dataout.IN1
data[39] => l1_w7_n2_mux_dataout.IN1
result[0] <= l3_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l3_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l3_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l3_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l3_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l3_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l3_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l3_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w6_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w7_n0_mux_dataout.IN0
sel[2] => _.IN0


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1
out[0] <= BUSMUX:inst5.result[0]
out[1] <= BUSMUX:inst5.result[1]
out[2] <= BUSMUX:inst5.result[2]
out[3] <= BUSMUX:inst5.result[3]
out[4] <= BUSMUX:inst5.result[4]
out[5] <= BUSMUX:inst5.result[5]
out[6] <= BUSMUX:inst5.result[6]
out[7] <= BUSMUX:inst5.result[7]
b[0] => fp_separator:inst4.in[0]
b[1] => fp_separator:inst4.in[1]
b[2] => fp_separator:inst4.in[2]
b[3] => fp_separator:inst4.in[3]
b[4] => fp_separator:inst4.in[4]
b[5] => fp_separator:inst4.in[5]
b[6] => fp_separator:inst4.in[6]
b[7] => fp_separator:inst4.in[7]
a[0] => fp_separator:inst.in[0]
a[0] => BUSMUX:inst2.datab[0]
a[1] => fp_separator:inst.in[1]
a[1] => BUSMUX:inst2.datab[1]
a[2] => fp_separator:inst.in[2]
a[2] => BUSMUX:inst2.datab[2]
a[3] => fp_separator:inst.in[3]
a[3] => BUSMUX:inst2.datab[3]
a[4] => fp_separator:inst.in[4]
a[4] => BUSMUX:inst2.datab[4]
a[5] => fp_separator:inst.in[5]
a[5] => BUSMUX:inst2.datab[5]
a[6] => fp_separator:inst.in[6]
a[6] => BUSMUX:inst2.datab[6]
a[7] => fp_separator:inst.in[7]
a[7] => BUSMUX:inst2.datab[7]
sub => XOR3:inst7.IN3
sub => inst6.IN1


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|BUSMUX:inst5
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|BUSMUX:inst5|lpm_mux:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[0][7] => mux_tnc:auto_generated.data[7]
data[1][0] => mux_tnc:auto_generated.data[8]
data[1][1] => mux_tnc:auto_generated.data[9]
data[1][2] => mux_tnc:auto_generated.data[10]
data[1][3] => mux_tnc:auto_generated.data[11]
data[1][4] => mux_tnc:auto_generated.data[12]
data[1][5] => mux_tnc:auto_generated.data[13]
data[1][6] => mux_tnc:auto_generated.data[14]
data[1][7] => mux_tnc:auto_generated.data[15]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]
result[7] <= mux_tnc:auto_generated.result[7]


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|BUSMUX:inst5|lpm_mux:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|fp_separator:inst4
sign <= in[7].DB_MAX_OUTPUT_PORT_TYPE
in[0] => man[0].DATAIN
in[0] => inst3.IN2
in[1] => man[1].DATAIN
in[1] => inst3.IN0
in[2] => man[2].DATAIN
in[2] => inst3.IN1
in[3] => exp[0].DATAIN
in[3] => inst.IN0
in[3] => inst2.IN0
in[4] => exp[1].DATAIN
in[4] => inst.IN1
in[4] => inst2.IN3
in[5] => exp[2].DATAIN
in[5] => inst.IN2
in[5] => inst2.IN1
in[6] => exp[3].DATAIN
in[6] => inst.IN3
in[6] => inst2.IN2
in[7] => sign.DATAIN
inf <= inst5.DB_MAX_OUTPUT_PORT_TYPE
exp[0] <= in[3].DB_MAX_OUTPUT_PORT_TYPE
exp[1] <= in[4].DB_MAX_OUTPUT_PORT_TYPE
exp[2] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
exp[3] <= in[6].DB_MAX_OUTPUT_PORT_TYPE
man[0] <= in[0].DB_MAX_OUTPUT_PORT_TYPE
man[1] <= in[1].DB_MAX_OUTPUT_PORT_TYPE
man[2] <= in[2].DB_MAX_OUTPUT_PORT_TYPE
nan <= inst6.DB_MAX_OUTPUT_PORT_TYPE
denormal <= inst7.DB_MAX_OUTPUT_PORT_TYPE
normal <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|fp_separator:inst
sign <= in[7].DB_MAX_OUTPUT_PORT_TYPE
in[0] => man[0].DATAIN
in[0] => inst3.IN2
in[1] => man[1].DATAIN
in[1] => inst3.IN0
in[2] => man[2].DATAIN
in[2] => inst3.IN1
in[3] => exp[0].DATAIN
in[3] => inst.IN0
in[3] => inst2.IN0
in[4] => exp[1].DATAIN
in[4] => inst.IN1
in[4] => inst2.IN3
in[5] => exp[2].DATAIN
in[5] => inst.IN2
in[5] => inst2.IN1
in[6] => exp[3].DATAIN
in[6] => inst.IN3
in[6] => inst2.IN2
in[7] => sign.DATAIN
inf <= inst5.DB_MAX_OUTPUT_PORT_TYPE
exp[0] <= in[3].DB_MAX_OUTPUT_PORT_TYPE
exp[1] <= in[4].DB_MAX_OUTPUT_PORT_TYPE
exp[2] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
exp[3] <= in[6].DB_MAX_OUTPUT_PORT_TYPE
man[0] <= in[0].DB_MAX_OUTPUT_PORT_TYPE
man[1] <= in[1].DB_MAX_OUTPUT_PORT_TYPE
man[2] <= in[2].DB_MAX_OUTPUT_PORT_TYPE
nan <= inst6.DB_MAX_OUTPUT_PORT_TYPE
denormal <= inst7.DB_MAX_OUTPUT_PORT_TYPE
normal <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|XOR3:inst7
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|BUSMUX:inst2
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|BUSMUX:inst2|lpm_mux:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[0][7] => mux_tnc:auto_generated.data[7]
data[1][0] => mux_tnc:auto_generated.data[8]
data[1][1] => mux_tnc:auto_generated.data[9]
data[1][2] => mux_tnc:auto_generated.data[10]
data[1][3] => mux_tnc:auto_generated.data[11]
data[1][4] => mux_tnc:auto_generated.data[12]
data[1][5] => mux_tnc:auto_generated.data[13]
data[1][6] => mux_tnc:auto_generated.data[14]
data[1][7] => mux_tnc:auto_generated.data[15]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]
result[7] <= mux_tnc:auto_generated.result[7]


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|BUSMUX:inst2|lpm_mux:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|BUSMUX:inst9
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|BUSMUX:inst9|lpm_mux:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[0][7] => mux_tnc:auto_generated.data[7]
data[1][0] => mux_tnc:auto_generated.data[8]
data[1][1] => mux_tnc:auto_generated.data[9]
data[1][2] => mux_tnc:auto_generated.data[10]
data[1][3] => mux_tnc:auto_generated.data[11]
data[1][4] => mux_tnc:auto_generated.data[12]
data[1][5] => mux_tnc:auto_generated.data[13]
data[1][6] => mux_tnc:auto_generated.data[14]
data[1][7] => mux_tnc:auto_generated.data[15]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]
result[7] <= mux_tnc:auto_generated.result[7]


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|BUSMUX:inst9|lpm_mux:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|BUSMUX:inst35
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|BUSMUX:inst35|lpm_mux:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[0][7] => mux_tnc:auto_generated.data[7]
data[1][0] => mux_tnc:auto_generated.data[8]
data[1][1] => mux_tnc:auto_generated.data[9]
data[1][2] => mux_tnc:auto_generated.data[10]
data[1][3] => mux_tnc:auto_generated.data[11]
data[1][4] => mux_tnc:auto_generated.data[12]
data[1][5] => mux_tnc:auto_generated.data[13]
data[1][6] => mux_tnc:auto_generated.data[14]
data[1][7] => mux_tnc:auto_generated.data[15]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]
result[7] <= mux_tnc:auto_generated.result[7]


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|BUSMUX:inst35|lpm_mux:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|man_zero_compare:inst34
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
aeb <= lpm_compare:LPM_COMPARE_component.aeb


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|man_zero_compare:inst34|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_2pi:auto_generated.dataa[0]
dataa[1] => cmpr_2pi:auto_generated.dataa[1]
dataa[2] => cmpr_2pi:auto_generated.dataa[2]
dataa[3] => cmpr_2pi:auto_generated.dataa[3]
dataa[4] => cmpr_2pi:auto_generated.dataa[4]
dataa[5] => cmpr_2pi:auto_generated.dataa[5]
dataa[6] => cmpr_2pi:auto_generated.dataa[6]
dataa[7] => cmpr_2pi:auto_generated.dataa[7]
dataa[8] => cmpr_2pi:auto_generated.dataa[8]
dataa[9] => cmpr_2pi:auto_generated.dataa[9]
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_2pi:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|man_zero_compare:inst34|lpm_compare:LPM_COMPARE_component|cmpr_2pi:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|BUSMUX:inst31
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|BUSMUX:inst31|lpm_mux:$00000
data[0][0] => mux_6pc:auto_generated.data[0]
data[0][1] => mux_6pc:auto_generated.data[1]
data[0][2] => mux_6pc:auto_generated.data[2]
data[0][3] => mux_6pc:auto_generated.data[3]
data[0][4] => mux_6pc:auto_generated.data[4]
data[0][5] => mux_6pc:auto_generated.data[5]
data[0][6] => mux_6pc:auto_generated.data[6]
data[0][7] => mux_6pc:auto_generated.data[7]
data[0][8] => mux_6pc:auto_generated.data[8]
data[0][9] => mux_6pc:auto_generated.data[9]
data[1][0] => mux_6pc:auto_generated.data[10]
data[1][1] => mux_6pc:auto_generated.data[11]
data[1][2] => mux_6pc:auto_generated.data[12]
data[1][3] => mux_6pc:auto_generated.data[13]
data[1][4] => mux_6pc:auto_generated.data[14]
data[1][5] => mux_6pc:auto_generated.data[15]
data[1][6] => mux_6pc:auto_generated.data[16]
data[1][7] => mux_6pc:auto_generated.data[17]
data[1][8] => mux_6pc:auto_generated.data[18]
data[1][9] => mux_6pc:auto_generated.data[19]
sel[0] => mux_6pc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_6pc:auto_generated.result[0]
result[1] <= mux_6pc:auto_generated.result[1]
result[2] <= mux_6pc:auto_generated.result[2]
result[3] <= mux_6pc:auto_generated.result[3]
result[4] <= mux_6pc:auto_generated.result[4]
result[5] <= mux_6pc:auto_generated.result[5]
result[6] <= mux_6pc:auto_generated.result[6]
result[7] <= mux_6pc:auto_generated.result[7]
result[8] <= mux_6pc:auto_generated.result[8]
result[9] <= mux_6pc:auto_generated.result[9]


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|BUSMUX:inst31|lpm_mux:$00000|mux_6pc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w0_n0_mux_dataout.IN1
data[11] => l1_w1_n0_mux_dataout.IN1
data[12] => l1_w2_n0_mux_dataout.IN1
data[13] => l1_w3_n0_mux_dataout.IN1
data[14] => l1_w4_n0_mux_dataout.IN1
data[15] => l1_w5_n0_mux_dataout.IN1
data[16] => l1_w6_n0_mux_dataout.IN1
data[17] => l1_w7_n0_mux_dataout.IN1
data[18] => l1_w8_n0_mux_dataout.IN1
data[19] => l1_w9_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|man_add_sub:inst26
add_sub => add_sub.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|man_add_sub:inst26|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_lkg:auto_generated.dataa[0]
dataa[1] => add_sub_lkg:auto_generated.dataa[1]
dataa[2] => add_sub_lkg:auto_generated.dataa[2]
dataa[3] => add_sub_lkg:auto_generated.dataa[3]
dataa[4] => add_sub_lkg:auto_generated.dataa[4]
dataa[5] => add_sub_lkg:auto_generated.dataa[5]
dataa[6] => add_sub_lkg:auto_generated.dataa[6]
dataa[7] => add_sub_lkg:auto_generated.dataa[7]
dataa[8] => add_sub_lkg:auto_generated.dataa[8]
dataa[9] => add_sub_lkg:auto_generated.dataa[9]
datab[0] => add_sub_lkg:auto_generated.datab[0]
datab[1] => add_sub_lkg:auto_generated.datab[1]
datab[2] => add_sub_lkg:auto_generated.datab[2]
datab[3] => add_sub_lkg:auto_generated.datab[3]
datab[4] => add_sub_lkg:auto_generated.datab[4]
datab[5] => add_sub_lkg:auto_generated.datab[5]
datab[6] => add_sub_lkg:auto_generated.datab[6]
datab[7] => add_sub_lkg:auto_generated.datab[7]
datab[8] => add_sub_lkg:auto_generated.datab[8]
datab[9] => add_sub_lkg:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => add_sub_lkg:auto_generated.add_sub
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_lkg:auto_generated.result[0]
result[1] <= add_sub_lkg:auto_generated.result[1]
result[2] <= add_sub_lkg:auto_generated.result[2]
result[3] <= add_sub_lkg:auto_generated.result[3]
result[4] <= add_sub_lkg:auto_generated.result[4]
result[5] <= add_sub_lkg:auto_generated.result[5]
result[6] <= add_sub_lkg:auto_generated.result[6]
result[7] <= add_sub_lkg:auto_generated.result[7]
result[8] <= add_sub_lkg:auto_generated.result[8]
result[9] <= add_sub_lkg:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|man_add_sub:inst26|lpm_add_sub:LPM_ADD_SUB_component|add_sub_lkg:auto_generated
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
result[0] <= add_sub_cella[0].SUM_OUT
result[1] <= add_sub_cella[1].SUM_OUT
result[2] <= add_sub_cella[2].SUM_OUT
result[3] <= add_sub_cella[3].SUM_OUT
result[4] <= add_sub_cella[4].SUM_OUT
result[5] <= add_sub_cella[5].SUM_OUT
result[6] <= add_sub_cella[6].SUM_OUT
result[7] <= add_sub_cella[7].SUM_OUT
result[8] <= add_sub_cella[8].SUM_OUT
result[9] <= add_sub_cella[9].SUM_OUT


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|BUSMUX:inst20
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
dataa[16] => lpm_mux:$00000.data[0][16]
dataa[17] => lpm_mux:$00000.data[0][17]
dataa[18] => lpm_mux:$00000.data[0][18]
dataa[19] => lpm_mux:$00000.data[0][19]
dataa[20] => lpm_mux:$00000.data[0][20]
dataa[21] => lpm_mux:$00000.data[0][21]
dataa[22] => lpm_mux:$00000.data[0][22]
dataa[23] => lpm_mux:$00000.data[0][23]
dataa[24] => lpm_mux:$00000.data[0][24]
dataa[25] => lpm_mux:$00000.data[0][25]
dataa[26] => lpm_mux:$00000.data[0][26]
dataa[27] => lpm_mux:$00000.data[0][27]
dataa[28] => lpm_mux:$00000.data[0][28]
dataa[29] => lpm_mux:$00000.data[0][29]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
datab[16] => lpm_mux:$00000.data[1][16]
datab[17] => lpm_mux:$00000.data[1][17]
datab[18] => lpm_mux:$00000.data[1][18]
datab[19] => lpm_mux:$00000.data[1][19]
datab[20] => lpm_mux:$00000.data[1][20]
datab[21] => lpm_mux:$00000.data[1][21]
datab[22] => lpm_mux:$00000.data[1][22]
datab[23] => lpm_mux:$00000.data[1][23]
datab[24] => lpm_mux:$00000.data[1][24]
datab[25] => lpm_mux:$00000.data[1][25]
datab[26] => lpm_mux:$00000.data[1][26]
datab[27] => lpm_mux:$00000.data[1][27]
datab[28] => lpm_mux:$00000.data[1][28]
datab[29] => lpm_mux:$00000.data[1][29]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]
result[16] <= lpm_mux:$00000.result[16]
result[17] <= lpm_mux:$00000.result[17]
result[18] <= lpm_mux:$00000.result[18]
result[19] <= lpm_mux:$00000.result[19]
result[20] <= lpm_mux:$00000.result[20]
result[21] <= lpm_mux:$00000.result[21]
result[22] <= lpm_mux:$00000.result[22]
result[23] <= lpm_mux:$00000.result[23]
result[24] <= lpm_mux:$00000.result[24]
result[25] <= lpm_mux:$00000.result[25]
result[26] <= lpm_mux:$00000.result[26]
result[27] <= lpm_mux:$00000.result[27]
result[28] <= lpm_mux:$00000.result[28]
result[29] <= lpm_mux:$00000.result[29]


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|BUSMUX:inst20|lpm_mux:$00000
data[0][0] => mux_apc:auto_generated.data[0]
data[0][1] => mux_apc:auto_generated.data[1]
data[0][2] => mux_apc:auto_generated.data[2]
data[0][3] => mux_apc:auto_generated.data[3]
data[0][4] => mux_apc:auto_generated.data[4]
data[0][5] => mux_apc:auto_generated.data[5]
data[0][6] => mux_apc:auto_generated.data[6]
data[0][7] => mux_apc:auto_generated.data[7]
data[0][8] => mux_apc:auto_generated.data[8]
data[0][9] => mux_apc:auto_generated.data[9]
data[0][10] => mux_apc:auto_generated.data[10]
data[0][11] => mux_apc:auto_generated.data[11]
data[0][12] => mux_apc:auto_generated.data[12]
data[0][13] => mux_apc:auto_generated.data[13]
data[0][14] => mux_apc:auto_generated.data[14]
data[0][15] => mux_apc:auto_generated.data[15]
data[0][16] => mux_apc:auto_generated.data[16]
data[0][17] => mux_apc:auto_generated.data[17]
data[0][18] => mux_apc:auto_generated.data[18]
data[0][19] => mux_apc:auto_generated.data[19]
data[0][20] => mux_apc:auto_generated.data[20]
data[0][21] => mux_apc:auto_generated.data[21]
data[0][22] => mux_apc:auto_generated.data[22]
data[0][23] => mux_apc:auto_generated.data[23]
data[0][24] => mux_apc:auto_generated.data[24]
data[0][25] => mux_apc:auto_generated.data[25]
data[0][26] => mux_apc:auto_generated.data[26]
data[0][27] => mux_apc:auto_generated.data[27]
data[0][28] => mux_apc:auto_generated.data[28]
data[0][29] => mux_apc:auto_generated.data[29]
data[1][0] => mux_apc:auto_generated.data[30]
data[1][1] => mux_apc:auto_generated.data[31]
data[1][2] => mux_apc:auto_generated.data[32]
data[1][3] => mux_apc:auto_generated.data[33]
data[1][4] => mux_apc:auto_generated.data[34]
data[1][5] => mux_apc:auto_generated.data[35]
data[1][6] => mux_apc:auto_generated.data[36]
data[1][7] => mux_apc:auto_generated.data[37]
data[1][8] => mux_apc:auto_generated.data[38]
data[1][9] => mux_apc:auto_generated.data[39]
data[1][10] => mux_apc:auto_generated.data[40]
data[1][11] => mux_apc:auto_generated.data[41]
data[1][12] => mux_apc:auto_generated.data[42]
data[1][13] => mux_apc:auto_generated.data[43]
data[1][14] => mux_apc:auto_generated.data[44]
data[1][15] => mux_apc:auto_generated.data[45]
data[1][16] => mux_apc:auto_generated.data[46]
data[1][17] => mux_apc:auto_generated.data[47]
data[1][18] => mux_apc:auto_generated.data[48]
data[1][19] => mux_apc:auto_generated.data[49]
data[1][20] => mux_apc:auto_generated.data[50]
data[1][21] => mux_apc:auto_generated.data[51]
data[1][22] => mux_apc:auto_generated.data[52]
data[1][23] => mux_apc:auto_generated.data[53]
data[1][24] => mux_apc:auto_generated.data[54]
data[1][25] => mux_apc:auto_generated.data[55]
data[1][26] => mux_apc:auto_generated.data[56]
data[1][27] => mux_apc:auto_generated.data[57]
data[1][28] => mux_apc:auto_generated.data[58]
data[1][29] => mux_apc:auto_generated.data[59]
sel[0] => mux_apc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_apc:auto_generated.result[0]
result[1] <= mux_apc:auto_generated.result[1]
result[2] <= mux_apc:auto_generated.result[2]
result[3] <= mux_apc:auto_generated.result[3]
result[4] <= mux_apc:auto_generated.result[4]
result[5] <= mux_apc:auto_generated.result[5]
result[6] <= mux_apc:auto_generated.result[6]
result[7] <= mux_apc:auto_generated.result[7]
result[8] <= mux_apc:auto_generated.result[8]
result[9] <= mux_apc:auto_generated.result[9]
result[10] <= mux_apc:auto_generated.result[10]
result[11] <= mux_apc:auto_generated.result[11]
result[12] <= mux_apc:auto_generated.result[12]
result[13] <= mux_apc:auto_generated.result[13]
result[14] <= mux_apc:auto_generated.result[14]
result[15] <= mux_apc:auto_generated.result[15]
result[16] <= mux_apc:auto_generated.result[16]
result[17] <= mux_apc:auto_generated.result[17]
result[18] <= mux_apc:auto_generated.result[18]
result[19] <= mux_apc:auto_generated.result[19]
result[20] <= mux_apc:auto_generated.result[20]
result[21] <= mux_apc:auto_generated.result[21]
result[22] <= mux_apc:auto_generated.result[22]
result[23] <= mux_apc:auto_generated.result[23]
result[24] <= mux_apc:auto_generated.result[24]
result[25] <= mux_apc:auto_generated.result[25]
result[26] <= mux_apc:auto_generated.result[26]
result[27] <= mux_apc:auto_generated.result[27]
result[28] <= mux_apc:auto_generated.result[28]
result[29] <= mux_apc:auto_generated.result[29]


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|BUSMUX:inst20|lpm_mux:$00000|mux_apc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w16_n0_mux_dataout.IN1
data[17] => l1_w17_n0_mux_dataout.IN1
data[18] => l1_w18_n0_mux_dataout.IN1
data[19] => l1_w19_n0_mux_dataout.IN1
data[20] => l1_w20_n0_mux_dataout.IN1
data[21] => l1_w21_n0_mux_dataout.IN1
data[22] => l1_w22_n0_mux_dataout.IN1
data[23] => l1_w23_n0_mux_dataout.IN1
data[24] => l1_w24_n0_mux_dataout.IN1
data[25] => l1_w25_n0_mux_dataout.IN1
data[26] => l1_w26_n0_mux_dataout.IN1
data[27] => l1_w27_n0_mux_dataout.IN1
data[28] => l1_w28_n0_mux_dataout.IN1
data[29] => l1_w29_n0_mux_dataout.IN1
data[30] => l1_w0_n0_mux_dataout.IN1
data[31] => l1_w1_n0_mux_dataout.IN1
data[32] => l1_w2_n0_mux_dataout.IN1
data[33] => l1_w3_n0_mux_dataout.IN1
data[34] => l1_w4_n0_mux_dataout.IN1
data[35] => l1_w5_n0_mux_dataout.IN1
data[36] => l1_w6_n0_mux_dataout.IN1
data[37] => l1_w7_n0_mux_dataout.IN1
data[38] => l1_w8_n0_mux_dataout.IN1
data[39] => l1_w9_n0_mux_dataout.IN1
data[40] => l1_w10_n0_mux_dataout.IN1
data[41] => l1_w11_n0_mux_dataout.IN1
data[42] => l1_w12_n0_mux_dataout.IN1
data[43] => l1_w13_n0_mux_dataout.IN1
data[44] => l1_w14_n0_mux_dataout.IN1
data[45] => l1_w15_n0_mux_dataout.IN1
data[46] => l1_w16_n0_mux_dataout.IN1
data[47] => l1_w17_n0_mux_dataout.IN1
data[48] => l1_w18_n0_mux_dataout.IN1
data[49] => l1_w19_n0_mux_dataout.IN1
data[50] => l1_w20_n0_mux_dataout.IN1
data[51] => l1_w21_n0_mux_dataout.IN1
data[52] => l1_w22_n0_mux_dataout.IN1
data[53] => l1_w23_n0_mux_dataout.IN1
data[54] => l1_w24_n0_mux_dataout.IN1
data[55] => l1_w25_n0_mux_dataout.IN1
data[56] => l1_w26_n0_mux_dataout.IN1
data[57] => l1_w27_n0_mux_dataout.IN1
data[58] => l1_w28_n0_mux_dataout.IN1
data[59] => l1_w29_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= l1_w16_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= l1_w17_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= l1_w18_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= l1_w19_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= l1_w20_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= l1_w21_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= l1_w22_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= l1_w23_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= l1_w24_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= l1_w25_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= l1_w26_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= l1_w27_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= l1_w28_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= l1_w29_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w24_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w25_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w26_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w27_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w28_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w29_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|less_than:inst19
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
alb <= lpm_compare:LPM_COMPARE_component.alb


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|less_than:inst19|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_hig:auto_generated.dataa[0]
dataa[1] => cmpr_hig:auto_generated.dataa[1]
dataa[2] => cmpr_hig:auto_generated.dataa[2]
dataa[3] => cmpr_hig:auto_generated.dataa[3]
datab[0] => cmpr_hig:auto_generated.datab[0]
datab[1] => cmpr_hig:auto_generated.datab[1]
datab[2] => cmpr_hig:auto_generated.datab[2]
datab[3] => cmpr_hig:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_hig:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|less_than:inst19|lpm_compare:LPM_COMPARE_component|cmpr_hig:auto_generated
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN7
dataa[1] => op_1.IN5
dataa[2] => op_1.IN3
dataa[3] => op_1.IN1
datab[0] => op_1.IN8
datab[1] => op_1.IN6
datab[2] => op_1.IN4
datab[3] => op_1.IN2


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|lpm_add0:inst15
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|lpm_add0:inst15|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_9lh:auto_generated.dataa[0]
dataa[1] => add_sub_9lh:auto_generated.dataa[1]
dataa[2] => add_sub_9lh:auto_generated.dataa[2]
dataa[3] => add_sub_9lh:auto_generated.dataa[3]
datab[0] => add_sub_9lh:auto_generated.datab[0]
datab[1] => add_sub_9lh:auto_generated.datab[1]
datab[2] => add_sub_9lh:auto_generated.datab[2]
datab[3] => add_sub_9lh:auto_generated.datab[3]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_9lh:auto_generated.result[0]
result[1] <= add_sub_9lh:auto_generated.result[1]
result[2] <= add_sub_9lh:auto_generated.result[2]
result[3] <= add_sub_9lh:auto_generated.result[3]
cout <= <GND>
overflow <= <GND>


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|lpm_add0:inst15|lpm_add_sub:LPM_ADD_SUB_component|add_sub_9lh:auto_generated
dataa[0] => op_1.IN6
dataa[1] => op_1.IN4
dataa[2] => op_1.IN2
dataa[3] => op_1.IN0
datab[0] => op_1.IN7
datab[1] => op_1.IN5
datab[2] => op_1.IN3
datab[3] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|zero_compare:inst14
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
aeb <= lpm_compare:LPM_COMPARE_component.aeb


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|zero_compare:inst14|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_lni:auto_generated.dataa[0]
dataa[1] => cmpr_lni:auto_generated.dataa[1]
dataa[2] => cmpr_lni:auto_generated.dataa[2]
dataa[3] => cmpr_lni:auto_generated.dataa[3]
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_lni:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|zero_compare:inst14|lpm_compare:LPM_COMPARE_component|cmpr_lni:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|lpm_add0:inst12
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|lpm_add0:inst12|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_9lh:auto_generated.dataa[0]
dataa[1] => add_sub_9lh:auto_generated.dataa[1]
dataa[2] => add_sub_9lh:auto_generated.dataa[2]
dataa[3] => add_sub_9lh:auto_generated.dataa[3]
datab[0] => add_sub_9lh:auto_generated.datab[0]
datab[1] => add_sub_9lh:auto_generated.datab[1]
datab[2] => add_sub_9lh:auto_generated.datab[2]
datab[3] => add_sub_9lh:auto_generated.datab[3]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_9lh:auto_generated.result[0]
result[1] <= add_sub_9lh:auto_generated.result[1]
result[2] <= add_sub_9lh:auto_generated.result[2]
result[3] <= add_sub_9lh:auto_generated.result[3]
cout <= <GND>
overflow <= <GND>


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|lpm_add0:inst12|lpm_add_sub:LPM_ADD_SUB_component|add_sub_9lh:auto_generated
dataa[0] => op_1.IN6
dataa[1] => op_1.IN4
dataa[2] => op_1.IN2
dataa[3] => op_1.IN0
datab[0] => op_1.IN7
datab[1] => op_1.IN5
datab[2] => op_1.IN3
datab[3] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|zero_compare:inst16
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
aeb <= lpm_compare:LPM_COMPARE_component.aeb


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|zero_compare:inst16|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_lni:auto_generated.dataa[0]
dataa[1] => cmpr_lni:auto_generated.dataa[1]
dataa[2] => cmpr_lni:auto_generated.dataa[2]
dataa[3] => cmpr_lni:auto_generated.dataa[3]
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_lni:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|zero_compare:inst16|lpm_compare:LPM_COMPARE_component|cmpr_lni:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|man_shifter:inst21
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
distance[0] => distance[0].IN1
distance[1] => distance[1].IN1
distance[2] => distance[2].IN1
distance[3] => distance[3].IN1
result[0] <= lpm_clshift:LPM_CLSHIFT_component.result
result[1] <= lpm_clshift:LPM_CLSHIFT_component.result
result[2] <= lpm_clshift:LPM_CLSHIFT_component.result
result[3] <= lpm_clshift:LPM_CLSHIFT_component.result
result[4] <= lpm_clshift:LPM_CLSHIFT_component.result
result[5] <= lpm_clshift:LPM_CLSHIFT_component.result
result[6] <= lpm_clshift:LPM_CLSHIFT_component.result
result[7] <= lpm_clshift:LPM_CLSHIFT_component.result
result[8] <= lpm_clshift:LPM_CLSHIFT_component.result
result[9] <= lpm_clshift:LPM_CLSHIFT_component.result


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|man_shifter:inst21|lpm_clshift:LPM_CLSHIFT_component
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => ~NO_FANOUT~
data[0] => lpm_clshift_qjc:auto_generated.data[0]
data[1] => lpm_clshift_qjc:auto_generated.data[1]
data[2] => lpm_clshift_qjc:auto_generated.data[2]
data[3] => lpm_clshift_qjc:auto_generated.data[3]
data[4] => lpm_clshift_qjc:auto_generated.data[4]
data[5] => lpm_clshift_qjc:auto_generated.data[5]
data[6] => lpm_clshift_qjc:auto_generated.data[6]
data[7] => lpm_clshift_qjc:auto_generated.data[7]
data[8] => lpm_clshift_qjc:auto_generated.data[8]
data[9] => lpm_clshift_qjc:auto_generated.data[9]
direction => lpm_clshift_qjc:auto_generated.direction
distance[0] => lpm_clshift_qjc:auto_generated.distance[0]
distance[1] => lpm_clshift_qjc:auto_generated.distance[1]
distance[2] => lpm_clshift_qjc:auto_generated.distance[2]
distance[3] => lpm_clshift_qjc:auto_generated.distance[3]
overflow <= <GND>
result[0] <= lpm_clshift_qjc:auto_generated.result[0]
result[1] <= lpm_clshift_qjc:auto_generated.result[1]
result[2] <= lpm_clshift_qjc:auto_generated.result[2]
result[3] <= lpm_clshift_qjc:auto_generated.result[3]
result[4] <= lpm_clshift_qjc:auto_generated.result[4]
result[5] <= lpm_clshift_qjc:auto_generated.result[5]
result[6] <= lpm_clshift_qjc:auto_generated.result[6]
result[7] <= lpm_clshift_qjc:auto_generated.result[7]
result[8] <= lpm_clshift_qjc:auto_generated.result[8]
result[9] <= lpm_clshift_qjc:auto_generated.result[9]
underflow <= <GND>


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|man_shifter:inst21|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_qjc:auto_generated
data[0] => _.IN1
data[0] => sbit_w[10].IN1
data[1] => _.IN1
data[1] => _.IN1
data[1] => sbit_w[11].IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => sbit_w[12].IN1
data[3] => _.IN1
data[3] => _.IN1
data[3] => sbit_w[13].IN1
data[4] => _.IN1
data[4] => _.IN1
data[4] => sbit_w[14].IN1
data[5] => _.IN1
data[5] => _.IN1
data[5] => sbit_w[15].IN1
data[6] => _.IN1
data[6] => _.IN1
data[6] => sbit_w[16].IN1
data[7] => _.IN1
data[7] => _.IN1
data[7] => sbit_w[17].IN1
data[8] => _.IN1
data[8] => _.IN1
data[8] => sbit_w[18].IN1
data[9] => _.IN1
data[9] => sbit_w[19].IN1
direction => _.IN0
direction => _.IN1
direction => _.IN0
direction => _.IN1
direction => _.IN0
direction => _.IN1
direction => _.IN0
direction => _.IN1
distance[0] => _.IN0
distance[0] => _.IN0
distance[0] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[3] => _.IN0
distance[3] => _.IN0
distance[3] => _.IN0
result[0] <= sbit_w[40].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_w[41].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_w[42].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_w[43].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_w[44].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_w[45].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_w[46].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_w[47].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_w[48].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_w[49].DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|exp_subtractor:inst22
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|exp_subtractor:inst22|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_amh:auto_generated.dataa[0]
dataa[1] => add_sub_amh:auto_generated.dataa[1]
dataa[2] => add_sub_amh:auto_generated.dataa[2]
dataa[3] => add_sub_amh:auto_generated.dataa[3]
datab[0] => add_sub_amh:auto_generated.datab[0]
datab[1] => add_sub_amh:auto_generated.datab[1]
datab[2] => add_sub_amh:auto_generated.datab[2]
datab[3] => add_sub_amh:auto_generated.datab[3]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_amh:auto_generated.result[0]
result[1] <= add_sub_amh:auto_generated.result[1]
result[2] <= add_sub_amh:auto_generated.result[2]
result[3] <= add_sub_amh:auto_generated.result[3]
cout <= <GND>
overflow <= <GND>


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|exp_subtractor:inst22|lpm_add_sub:LPM_ADD_SUB_component|add_sub_amh:auto_generated
dataa[0] => op_1.IN7
dataa[1] => op_1.IN5
dataa[2] => op_1.IN3
dataa[3] => op_1.IN1
datab[0] => op_1.IN8
datab[1] => op_1.IN6
datab[2] => op_1.IN4
datab[3] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|incrementor:inst30
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|incrementor:inst30|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_aqh:auto_generated.dataa[0]
dataa[1] => add_sub_aqh:auto_generated.dataa[1]
dataa[2] => add_sub_aqh:auto_generated.dataa[2]
dataa[3] => add_sub_aqh:auto_generated.dataa[3]
dataa[4] => add_sub_aqh:auto_generated.dataa[4]
dataa[5] => add_sub_aqh:auto_generated.dataa[5]
dataa[6] => add_sub_aqh:auto_generated.dataa[6]
dataa[7] => add_sub_aqh:auto_generated.dataa[7]
dataa[8] => add_sub_aqh:auto_generated.dataa[8]
dataa[9] => add_sub_aqh:auto_generated.dataa[9]
datab[0] => add_sub_aqh:auto_generated.datab[0]
datab[1] => add_sub_aqh:auto_generated.datab[1]
datab[2] => add_sub_aqh:auto_generated.datab[2]
datab[3] => add_sub_aqh:auto_generated.datab[3]
datab[4] => add_sub_aqh:auto_generated.datab[4]
datab[5] => add_sub_aqh:auto_generated.datab[5]
datab[6] => add_sub_aqh:auto_generated.datab[6]
datab[7] => add_sub_aqh:auto_generated.datab[7]
datab[8] => add_sub_aqh:auto_generated.datab[8]
datab[9] => add_sub_aqh:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_aqh:auto_generated.result[0]
result[1] <= add_sub_aqh:auto_generated.result[1]
result[2] <= add_sub_aqh:auto_generated.result[2]
result[3] <= add_sub_aqh:auto_generated.result[3]
result[4] <= add_sub_aqh:auto_generated.result[4]
result[5] <= add_sub_aqh:auto_generated.result[5]
result[6] <= add_sub_aqh:auto_generated.result[6]
result[7] <= add_sub_aqh:auto_generated.result[7]
result[8] <= add_sub_aqh:auto_generated.result[8]
result[9] <= add_sub_aqh:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|incrementor:inst30|lpm_add_sub:LPM_ADD_SUB_component|add_sub_aqh:auto_generated
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => op_1.IN19
datab[1] => op_1.IN17
datab[2] => op_1.IN15
datab[3] => op_1.IN13
datab[4] => op_1.IN11
datab[5] => op_1.IN9
datab[6] => op_1.IN7
datab[7] => op_1.IN5
datab[8] => op_1.IN3
datab[9] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|LPM_INV:inst29
data[0] => result[0].IN0
data[1] => result[1].IN0
data[2] => result[2].IN0
data[3] => result[3].IN0
data[4] => result[4].IN0
data[5] => result[5].IN0
data[6] => result[6].IN0
data[7] => result[7].IN0
data[8] => result[8].IN0
data[9] => result[9].IN0
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|BUSMUX:inst37
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|BUSMUX:inst37|lpm_mux:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[0][7] => mux_tnc:auto_generated.data[7]
data[1][0] => mux_tnc:auto_generated.data[8]
data[1][1] => mux_tnc:auto_generated.data[9]
data[1][2] => mux_tnc:auto_generated.data[10]
data[1][3] => mux_tnc:auto_generated.data[11]
data[1][4] => mux_tnc:auto_generated.data[12]
data[1][5] => mux_tnc:auto_generated.data[13]
data[1][6] => mux_tnc:auto_generated.data[14]
data[1][7] => mux_tnc:auto_generated.data[15]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]
result[7] <= mux_tnc:auto_generated.result[7]


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|BUSMUX:inst37|lpm_mux:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|BUSMUX:inst62
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|BUSMUX:inst62|lpm_mux:$00000
data[0][0] => mux_pnc:auto_generated.data[0]
data[0][1] => mux_pnc:auto_generated.data[1]
data[0][2] => mux_pnc:auto_generated.data[2]
data[0][3] => mux_pnc:auto_generated.data[3]
data[1][0] => mux_pnc:auto_generated.data[4]
data[1][1] => mux_pnc:auto_generated.data[5]
data[1][2] => mux_pnc:auto_generated.data[6]
data[1][3] => mux_pnc:auto_generated.data[7]
sel[0] => mux_pnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pnc:auto_generated.result[0]
result[1] <= mux_pnc:auto_generated.result[1]
result[2] <= mux_pnc:auto_generated.result[2]
result[3] <= mux_pnc:auto_generated.result[3]


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|BUSMUX:inst62|lpm_mux:$00000|mux_pnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w0_n0_mux_dataout.IN1
data[5] => l1_w1_n0_mux_dataout.IN1
data[6] => l1_w2_n0_mux_dataout.IN1
data[7] => l1_w3_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|BUSMUX:inst61
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|BUSMUX:inst61|lpm_mux:$00000
data[0][0] => mux_unc:auto_generated.data[0]
data[0][1] => mux_unc:auto_generated.data[1]
data[0][2] => mux_unc:auto_generated.data[2]
data[0][3] => mux_unc:auto_generated.data[3]
data[0][4] => mux_unc:auto_generated.data[4]
data[0][5] => mux_unc:auto_generated.data[5]
data[0][6] => mux_unc:auto_generated.data[6]
data[0][7] => mux_unc:auto_generated.data[7]
data[0][8] => mux_unc:auto_generated.data[8]
data[1][0] => mux_unc:auto_generated.data[9]
data[1][1] => mux_unc:auto_generated.data[10]
data[1][2] => mux_unc:auto_generated.data[11]
data[1][3] => mux_unc:auto_generated.data[12]
data[1][4] => mux_unc:auto_generated.data[13]
data[1][5] => mux_unc:auto_generated.data[14]
data[1][6] => mux_unc:auto_generated.data[15]
data[1][7] => mux_unc:auto_generated.data[16]
data[1][8] => mux_unc:auto_generated.data[17]
sel[0] => mux_unc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_unc:auto_generated.result[0]
result[1] <= mux_unc:auto_generated.result[1]
result[2] <= mux_unc:auto_generated.result[2]
result[3] <= mux_unc:auto_generated.result[3]
result[4] <= mux_unc:auto_generated.result[4]
result[5] <= mux_unc:auto_generated.result[5]
result[6] <= mux_unc:auto_generated.result[6]
result[7] <= mux_unc:auto_generated.result[7]
result[8] <= mux_unc:auto_generated.result[8]


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|BUSMUX:inst61|lpm_mux:$00000|mux_unc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w0_n0_mux_dataout.IN1
data[10] => l1_w1_n0_mux_dataout.IN1
data[11] => l1_w2_n0_mux_dataout.IN1
data[12] => l1_w3_n0_mux_dataout.IN1
data[13] => l1_w4_n0_mux_dataout.IN1
data[14] => l1_w5_n0_mux_dataout.IN1
data[15] => l1_w6_n0_mux_dataout.IN1
data[16] => l1_w7_n0_mux_dataout.IN1
data[17] => l1_w8_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|last_man_add:inst59
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|last_man_add:inst59|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_alh:auto_generated.dataa[0]
dataa[1] => add_sub_alh:auto_generated.dataa[1]
dataa[2] => add_sub_alh:auto_generated.dataa[2]
dataa[3] => add_sub_alh:auto_generated.dataa[3]
dataa[4] => add_sub_alh:auto_generated.dataa[4]
datab[0] => add_sub_alh:auto_generated.datab[0]
datab[1] => add_sub_alh:auto_generated.datab[1]
datab[2] => add_sub_alh:auto_generated.datab[2]
datab[3] => add_sub_alh:auto_generated.datab[3]
datab[4] => add_sub_alh:auto_generated.datab[4]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_alh:auto_generated.result[0]
result[1] <= add_sub_alh:auto_generated.result[1]
result[2] <= add_sub_alh:auto_generated.result[2]
result[3] <= add_sub_alh:auto_generated.result[3]
result[4] <= add_sub_alh:auto_generated.result[4]
cout <= <GND>
overflow <= <GND>


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|last_man_add:inst59|lpm_add_sub:LPM_ADD_SUB_component|add_sub_alh:auto_generated
dataa[0] => op_1.IN8
dataa[1] => op_1.IN6
dataa[2] => op_1.IN4
dataa[3] => op_1.IN2
dataa[4] => op_1.IN0
datab[0] => op_1.IN9
datab[1] => op_1.IN7
datab[2] => op_1.IN5
datab[3] => op_1.IN3
datab[4] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|BUSMUX:inst52
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|BUSMUX:inst52|lpm_mux:$00000
data[0][0] => mux_bpc:auto_generated.data[0]
data[0][1] => mux_bpc:auto_generated.data[1]
data[0][2] => mux_bpc:auto_generated.data[2]
data[0][3] => mux_bpc:auto_generated.data[3]
data[0][4] => mux_bpc:auto_generated.data[4]
data[0][5] => mux_bpc:auto_generated.data[5]
data[0][6] => mux_bpc:auto_generated.data[6]
data[0][7] => mux_bpc:auto_generated.data[7]
data[0][8] => mux_bpc:auto_generated.data[8]
data[0][9] => mux_bpc:auto_generated.data[9]
data[0][10] => mux_bpc:auto_generated.data[10]
data[0][11] => mux_bpc:auto_generated.data[11]
data[0][12] => mux_bpc:auto_generated.data[12]
data[0][13] => mux_bpc:auto_generated.data[13]
data[1][0] => mux_bpc:auto_generated.data[14]
data[1][1] => mux_bpc:auto_generated.data[15]
data[1][2] => mux_bpc:auto_generated.data[16]
data[1][3] => mux_bpc:auto_generated.data[17]
data[1][4] => mux_bpc:auto_generated.data[18]
data[1][5] => mux_bpc:auto_generated.data[19]
data[1][6] => mux_bpc:auto_generated.data[20]
data[1][7] => mux_bpc:auto_generated.data[21]
data[1][8] => mux_bpc:auto_generated.data[22]
data[1][9] => mux_bpc:auto_generated.data[23]
data[1][10] => mux_bpc:auto_generated.data[24]
data[1][11] => mux_bpc:auto_generated.data[25]
data[1][12] => mux_bpc:auto_generated.data[26]
data[1][13] => mux_bpc:auto_generated.data[27]
sel[0] => mux_bpc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_bpc:auto_generated.result[0]
result[1] <= mux_bpc:auto_generated.result[1]
result[2] <= mux_bpc:auto_generated.result[2]
result[3] <= mux_bpc:auto_generated.result[3]
result[4] <= mux_bpc:auto_generated.result[4]
result[5] <= mux_bpc:auto_generated.result[5]
result[6] <= mux_bpc:auto_generated.result[6]
result[7] <= mux_bpc:auto_generated.result[7]
result[8] <= mux_bpc:auto_generated.result[8]
result[9] <= mux_bpc:auto_generated.result[9]
result[10] <= mux_bpc:auto_generated.result[10]
result[11] <= mux_bpc:auto_generated.result[11]
result[12] <= mux_bpc:auto_generated.result[12]
result[13] <= mux_bpc:auto_generated.result[13]


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|BUSMUX:inst52|lpm_mux:$00000|mux_bpc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w0_n0_mux_dataout.IN1
data[15] => l1_w1_n0_mux_dataout.IN1
data[16] => l1_w2_n0_mux_dataout.IN1
data[17] => l1_w3_n0_mux_dataout.IN1
data[18] => l1_w4_n0_mux_dataout.IN1
data[19] => l1_w5_n0_mux_dataout.IN1
data[20] => l1_w6_n0_mux_dataout.IN1
data[21] => l1_w7_n0_mux_dataout.IN1
data[22] => l1_w8_n0_mux_dataout.IN1
data[23] => l1_w9_n0_mux_dataout.IN1
data[24] => l1_w10_n0_mux_dataout.IN1
data[25] => l1_w11_n0_mux_dataout.IN1
data[26] => l1_w12_n0_mux_dataout.IN1
data[27] => l1_w13_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|one_compare:inst49
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
agb <= lpm_compare:LPM_COMPARE_component.agb


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|one_compare:inst49|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_j8j:auto_generated.dataa[0]
dataa[1] => cmpr_j8j:auto_generated.dataa[1]
dataa[2] => cmpr_j8j:auto_generated.dataa[2]
dataa[3] => cmpr_j8j:auto_generated.dataa[3]
datab[0] => cmpr_j8j:auto_generated.datab[0]
datab[1] => cmpr_j8j:auto_generated.datab[1]
datab[2] => cmpr_j8j:auto_generated.datab[2]
datab[3] => cmpr_j8j:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_j8j:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|one_compare:inst49|lpm_compare:LPM_COMPARE_component|cmpr_j8j:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN8
dataa[1] => op_1.IN6
dataa[2] => op_1.IN4
dataa[3] => op_1.IN2
datab[0] => op_1.IN7
datab[1] => op_1.IN5
datab[2] => op_1.IN3
datab[3] => op_1.IN1


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|BUSMUX:inst47
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|BUSMUX:inst47|lpm_mux:$00000
data[0][0] => mux_bpc:auto_generated.data[0]
data[0][1] => mux_bpc:auto_generated.data[1]
data[0][2] => mux_bpc:auto_generated.data[2]
data[0][3] => mux_bpc:auto_generated.data[3]
data[0][4] => mux_bpc:auto_generated.data[4]
data[0][5] => mux_bpc:auto_generated.data[5]
data[0][6] => mux_bpc:auto_generated.data[6]
data[0][7] => mux_bpc:auto_generated.data[7]
data[0][8] => mux_bpc:auto_generated.data[8]
data[0][9] => mux_bpc:auto_generated.data[9]
data[0][10] => mux_bpc:auto_generated.data[10]
data[0][11] => mux_bpc:auto_generated.data[11]
data[0][12] => mux_bpc:auto_generated.data[12]
data[0][13] => mux_bpc:auto_generated.data[13]
data[1][0] => mux_bpc:auto_generated.data[14]
data[1][1] => mux_bpc:auto_generated.data[15]
data[1][2] => mux_bpc:auto_generated.data[16]
data[1][3] => mux_bpc:auto_generated.data[17]
data[1][4] => mux_bpc:auto_generated.data[18]
data[1][5] => mux_bpc:auto_generated.data[19]
data[1][6] => mux_bpc:auto_generated.data[20]
data[1][7] => mux_bpc:auto_generated.data[21]
data[1][8] => mux_bpc:auto_generated.data[22]
data[1][9] => mux_bpc:auto_generated.data[23]
data[1][10] => mux_bpc:auto_generated.data[24]
data[1][11] => mux_bpc:auto_generated.data[25]
data[1][12] => mux_bpc:auto_generated.data[26]
data[1][13] => mux_bpc:auto_generated.data[27]
sel[0] => mux_bpc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_bpc:auto_generated.result[0]
result[1] <= mux_bpc:auto_generated.result[1]
result[2] <= mux_bpc:auto_generated.result[2]
result[3] <= mux_bpc:auto_generated.result[3]
result[4] <= mux_bpc:auto_generated.result[4]
result[5] <= mux_bpc:auto_generated.result[5]
result[6] <= mux_bpc:auto_generated.result[6]
result[7] <= mux_bpc:auto_generated.result[7]
result[8] <= mux_bpc:auto_generated.result[8]
result[9] <= mux_bpc:auto_generated.result[9]
result[10] <= mux_bpc:auto_generated.result[10]
result[11] <= mux_bpc:auto_generated.result[11]
result[12] <= mux_bpc:auto_generated.result[12]
result[13] <= mux_bpc:auto_generated.result[13]


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|BUSMUX:inst47|lpm_mux:$00000|mux_bpc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w0_n0_mux_dataout.IN1
data[15] => l1_w1_n0_mux_dataout.IN1
data[16] => l1_w2_n0_mux_dataout.IN1
data[17] => l1_w3_n0_mux_dataout.IN1
data[18] => l1_w4_n0_mux_dataout.IN1
data[19] => l1_w5_n0_mux_dataout.IN1
data[20] => l1_w6_n0_mux_dataout.IN1
data[21] => l1_w7_n0_mux_dataout.IN1
data[22] => l1_w8_n0_mux_dataout.IN1
data[23] => l1_w9_n0_mux_dataout.IN1
data[24] => l1_w10_n0_mux_dataout.IN1
data[25] => l1_w11_n0_mux_dataout.IN1
data[26] => l1_w12_n0_mux_dataout.IN1
data[27] => l1_w13_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|two_compare:inst45
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
agb <= lpm_compare:LPM_COMPARE_component.agb


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|two_compare:inst45|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_j8j:auto_generated.dataa[0]
dataa[1] => cmpr_j8j:auto_generated.dataa[1]
dataa[2] => cmpr_j8j:auto_generated.dataa[2]
dataa[3] => cmpr_j8j:auto_generated.dataa[3]
datab[0] => cmpr_j8j:auto_generated.datab[0]
datab[1] => cmpr_j8j:auto_generated.datab[1]
datab[2] => cmpr_j8j:auto_generated.datab[2]
datab[3] => cmpr_j8j:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_j8j:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|two_compare:inst45|lpm_compare:LPM_COMPARE_component|cmpr_j8j:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN8
dataa[1] => op_1.IN6
dataa[2] => op_1.IN4
dataa[3] => op_1.IN2
datab[0] => op_1.IN7
datab[1] => op_1.IN5
datab[2] => op_1.IN3
datab[3] => op_1.IN1


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|BUSMUX:inst42
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|BUSMUX:inst42|lpm_mux:$00000
data[0][0] => mux_bpc:auto_generated.data[0]
data[0][1] => mux_bpc:auto_generated.data[1]
data[0][2] => mux_bpc:auto_generated.data[2]
data[0][3] => mux_bpc:auto_generated.data[3]
data[0][4] => mux_bpc:auto_generated.data[4]
data[0][5] => mux_bpc:auto_generated.data[5]
data[0][6] => mux_bpc:auto_generated.data[6]
data[0][7] => mux_bpc:auto_generated.data[7]
data[0][8] => mux_bpc:auto_generated.data[8]
data[0][9] => mux_bpc:auto_generated.data[9]
data[0][10] => mux_bpc:auto_generated.data[10]
data[0][11] => mux_bpc:auto_generated.data[11]
data[0][12] => mux_bpc:auto_generated.data[12]
data[0][13] => mux_bpc:auto_generated.data[13]
data[1][0] => mux_bpc:auto_generated.data[14]
data[1][1] => mux_bpc:auto_generated.data[15]
data[1][2] => mux_bpc:auto_generated.data[16]
data[1][3] => mux_bpc:auto_generated.data[17]
data[1][4] => mux_bpc:auto_generated.data[18]
data[1][5] => mux_bpc:auto_generated.data[19]
data[1][6] => mux_bpc:auto_generated.data[20]
data[1][7] => mux_bpc:auto_generated.data[21]
data[1][8] => mux_bpc:auto_generated.data[22]
data[1][9] => mux_bpc:auto_generated.data[23]
data[1][10] => mux_bpc:auto_generated.data[24]
data[1][11] => mux_bpc:auto_generated.data[25]
data[1][12] => mux_bpc:auto_generated.data[26]
data[1][13] => mux_bpc:auto_generated.data[27]
sel[0] => mux_bpc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_bpc:auto_generated.result[0]
result[1] <= mux_bpc:auto_generated.result[1]
result[2] <= mux_bpc:auto_generated.result[2]
result[3] <= mux_bpc:auto_generated.result[3]
result[4] <= mux_bpc:auto_generated.result[4]
result[5] <= mux_bpc:auto_generated.result[5]
result[6] <= mux_bpc:auto_generated.result[6]
result[7] <= mux_bpc:auto_generated.result[7]
result[8] <= mux_bpc:auto_generated.result[8]
result[9] <= mux_bpc:auto_generated.result[9]
result[10] <= mux_bpc:auto_generated.result[10]
result[11] <= mux_bpc:auto_generated.result[11]
result[12] <= mux_bpc:auto_generated.result[12]
result[13] <= mux_bpc:auto_generated.result[13]


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|BUSMUX:inst42|lpm_mux:$00000|mux_bpc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w0_n0_mux_dataout.IN1
data[15] => l1_w1_n0_mux_dataout.IN1
data[16] => l1_w2_n0_mux_dataout.IN1
data[17] => l1_w3_n0_mux_dataout.IN1
data[18] => l1_w4_n0_mux_dataout.IN1
data[19] => l1_w5_n0_mux_dataout.IN1
data[20] => l1_w6_n0_mux_dataout.IN1
data[21] => l1_w7_n0_mux_dataout.IN1
data[22] => l1_w8_n0_mux_dataout.IN1
data[23] => l1_w9_n0_mux_dataout.IN1
data[24] => l1_w10_n0_mux_dataout.IN1
data[25] => l1_w11_n0_mux_dataout.IN1
data[26] => l1_w12_n0_mux_dataout.IN1
data[27] => l1_w13_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|four_compare:inst40
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
agb <= lpm_compare:LPM_COMPARE_component.agb


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|four_compare:inst40|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_j8j:auto_generated.dataa[0]
dataa[1] => cmpr_j8j:auto_generated.dataa[1]
dataa[2] => cmpr_j8j:auto_generated.dataa[2]
dataa[3] => cmpr_j8j:auto_generated.dataa[3]
datab[0] => cmpr_j8j:auto_generated.datab[0]
datab[1] => cmpr_j8j:auto_generated.datab[1]
datab[2] => cmpr_j8j:auto_generated.datab[2]
datab[3] => cmpr_j8j:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_j8j:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|four_compare:inst40|lpm_compare:LPM_COMPARE_component|cmpr_j8j:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN8
dataa[1] => op_1.IN6
dataa[2] => op_1.IN4
dataa[3] => op_1.IN2
datab[0] => op_1.IN7
datab[1] => op_1.IN5
datab[2] => op_1.IN3
datab[3] => op_1.IN1


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|exp_incrementor:inst33
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|exp_incrementor:inst33|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_toh:auto_generated.dataa[0]
dataa[1] => add_sub_toh:auto_generated.dataa[1]
dataa[2] => add_sub_toh:auto_generated.dataa[2]
dataa[3] => add_sub_toh:auto_generated.dataa[3]
datab[0] => add_sub_toh:auto_generated.datab[0]
datab[1] => add_sub_toh:auto_generated.datab[1]
datab[2] => add_sub_toh:auto_generated.datab[2]
datab[3] => add_sub_toh:auto_generated.datab[3]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_toh:auto_generated.result[0]
result[1] <= add_sub_toh:auto_generated.result[1]
result[2] <= add_sub_toh:auto_generated.result[2]
result[3] <= add_sub_toh:auto_generated.result[3]
cout <= <GND>
overflow <= <GND>


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|exp_incrementor:inst33|lpm_add_sub:LPM_ADD_SUB_component|add_sub_toh:auto_generated
dataa[0] => op_1.IN6
dataa[1] => op_1.IN4
dataa[2] => op_1.IN2
dataa[3] => op_1.IN0
datab[0] => op_1.IN7
datab[1] => op_1.IN5
datab[2] => op_1.IN3
datab[3] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|sub_four:inst43
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|sub_four:inst43|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_uph:auto_generated.dataa[0]
dataa[1] => add_sub_uph:auto_generated.dataa[1]
dataa[2] => add_sub_uph:auto_generated.dataa[2]
dataa[3] => add_sub_uph:auto_generated.dataa[3]
datab[0] => add_sub_uph:auto_generated.datab[0]
datab[1] => add_sub_uph:auto_generated.datab[1]
datab[2] => add_sub_uph:auto_generated.datab[2]
datab[3] => add_sub_uph:auto_generated.datab[3]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_uph:auto_generated.result[0]
result[1] <= add_sub_uph:auto_generated.result[1]
result[2] <= add_sub_uph:auto_generated.result[2]
result[3] <= add_sub_uph:auto_generated.result[3]
cout <= <GND>
overflow <= <GND>


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|sub_four:inst43|lpm_add_sub:LPM_ADD_SUB_component|add_sub_uph:auto_generated
dataa[0] => op_1.IN7
dataa[1] => op_1.IN5
dataa[2] => op_1.IN3
dataa[3] => op_1.IN1
datab[0] => op_1.IN8
datab[1] => op_1.IN6
datab[2] => op_1.IN4
datab[3] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|sub_two:inst48
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|sub_two:inst48|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_uph:auto_generated.dataa[0]
dataa[1] => add_sub_uph:auto_generated.dataa[1]
dataa[2] => add_sub_uph:auto_generated.dataa[2]
dataa[3] => add_sub_uph:auto_generated.dataa[3]
datab[0] => add_sub_uph:auto_generated.datab[0]
datab[1] => add_sub_uph:auto_generated.datab[1]
datab[2] => add_sub_uph:auto_generated.datab[2]
datab[3] => add_sub_uph:auto_generated.datab[3]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_uph:auto_generated.result[0]
result[1] <= add_sub_uph:auto_generated.result[1]
result[2] <= add_sub_uph:auto_generated.result[2]
result[3] <= add_sub_uph:auto_generated.result[3]
cout <= <GND>
overflow <= <GND>


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|sub_two:inst48|lpm_add_sub:LPM_ADD_SUB_component|add_sub_uph:auto_generated
dataa[0] => op_1.IN7
dataa[1] => op_1.IN5
dataa[2] => op_1.IN3
dataa[3] => op_1.IN1
datab[0] => op_1.IN8
datab[1] => op_1.IN6
datab[2] => op_1.IN4
datab[3] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|sub_one:inst54
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|sub_one:inst54|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_uph:auto_generated.dataa[0]
dataa[1] => add_sub_uph:auto_generated.dataa[1]
dataa[2] => add_sub_uph:auto_generated.dataa[2]
dataa[3] => add_sub_uph:auto_generated.dataa[3]
datab[0] => add_sub_uph:auto_generated.datab[0]
datab[1] => add_sub_uph:auto_generated.datab[1]
datab[2] => add_sub_uph:auto_generated.datab[2]
datab[3] => add_sub_uph:auto_generated.datab[3]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_uph:auto_generated.result[0]
result[1] <= add_sub_uph:auto_generated.result[1]
result[2] <= add_sub_uph:auto_generated.result[2]
result[3] <= add_sub_uph:auto_generated.result[3]
cout <= <GND>
overflow <= <GND>


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|sub_one:inst54|lpm_add_sub:LPM_ADD_SUB_component|add_sub_uph:auto_generated
dataa[0] => op_1.IN7
dataa[1] => op_1.IN5
dataa[2] => op_1.IN3
dataa[3] => op_1.IN1
datab[0] => op_1.IN8
datab[1] => op_1.IN6
datab[2] => op_1.IN4
datab[3] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|exp_incrementor:inst60
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|exp_incrementor:inst60|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_toh:auto_generated.dataa[0]
dataa[1] => add_sub_toh:auto_generated.dataa[1]
dataa[2] => add_sub_toh:auto_generated.dataa[2]
dataa[3] => add_sub_toh:auto_generated.dataa[3]
datab[0] => add_sub_toh:auto_generated.datab[0]
datab[1] => add_sub_toh:auto_generated.datab[1]
datab[2] => add_sub_toh:auto_generated.datab[2]
datab[3] => add_sub_toh:auto_generated.datab[3]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_toh:auto_generated.result[0]
result[1] <= add_sub_toh:auto_generated.result[1]
result[2] <= add_sub_toh:auto_generated.result[2]
result[3] <= add_sub_toh:auto_generated.result[3]
cout <= <GND>
overflow <= <GND>


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|exp_incrementor:inst60|lpm_add_sub:LPM_ADD_SUB_component|add_sub_toh:auto_generated
dataa[0] => op_1.IN6
dataa[1] => op_1.IN4
dataa[2] => op_1.IN2
dataa[3] => op_1.IN0
datab[0] => op_1.IN7
datab[1] => op_1.IN5
datab[2] => op_1.IN3
datab[3] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|infinity:inst10
result[0] <= lpm_constant:LPM_CONSTANT_component.result
result[1] <= lpm_constant:LPM_CONSTANT_component.result
result[2] <= lpm_constant:LPM_CONSTANT_component.result
result[3] <= lpm_constant:LPM_CONSTANT_component.result
result[4] <= lpm_constant:LPM_CONSTANT_component.result
result[5] <= lpm_constant:LPM_CONSTANT_component.result
result[6] <= lpm_constant:LPM_CONSTANT_component.result


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|infinity:inst10|lpm_constant:LPM_CONSTANT_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <VCC>
result[5] <= <VCC>
result[6] <= <VCC>


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|zero:inst36
result[0] <= lpm_constant:LPM_CONSTANT_component.result
result[1] <= lpm_constant:LPM_CONSTANT_component.result
result[2] <= lpm_constant:LPM_CONSTANT_component.result
result[3] <= lpm_constant:LPM_CONSTANT_component.result
result[4] <= lpm_constant:LPM_CONSTANT_component.result
result[5] <= lpm_constant:LPM_CONSTANT_component.result
result[6] <= lpm_constant:LPM_CONSTANT_component.result
result[7] <= lpm_constant:LPM_CONSTANT_component.result


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|zero:inst36|lpm_constant:LPM_CONSTANT_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|nan:inst1
result[0] <= lpm_constant:LPM_CONSTANT_component.result
result[1] <= lpm_constant:LPM_CONSTANT_component.result
result[2] <= lpm_constant:LPM_CONSTANT_component.result
result[3] <= lpm_constant:LPM_CONSTANT_component.result
result[4] <= lpm_constant:LPM_CONSTANT_component.result
result[5] <= lpm_constant:LPM_CONSTANT_component.result
result[6] <= lpm_constant:LPM_CONSTANT_component.result
result[7] <= lpm_constant:LPM_CONSTANT_component.result


|CPU|Datapath:inst|FPU:inst15|fp_add_sub:inst1|nan:inst1|lpm_constant:LPM_CONSTANT_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <VCC>
result[4] <= <VCC>
result[5] <= <VCC>
result[6] <= <VCC>
result[7] <= <GND>


|CPU|Datapath:inst|2x8mux:inst32
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|CPU|Datapath:inst|2x8mux:inst12
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|CPU|Datapath:inst|Data_Memory:inst2
dio[0] <> LPM_RAM_IO:inst.dio[0]
dio[1] <> LPM_RAM_IO:inst.dio[1]
dio[2] <> LPM_RAM_IO:inst.dio[2]
dio[3] <> LPM_RAM_IO:inst.dio[3]
dio[4] <> LPM_RAM_IO:inst.dio[4]
dio[5] <> LPM_RAM_IO:inst.dio[5]
dio[6] <> LPM_RAM_IO:inst.dio[6]
dio[7] <> LPM_RAM_IO:inst.dio[7]
clk => inst2.IN0
we => LPM_RAM_IO:inst.we
we => inst1.IN0
address[0] => LPM_RAM_IO:inst.address[0]
address[1] => LPM_RAM_IO:inst.address[1]
address[2] => LPM_RAM_IO:inst.address[2]
address[3] => LPM_RAM_IO:inst.address[3]
address[4] => LPM_RAM_IO:inst.address[4]
address[5] => LPM_RAM_IO:inst.address[5]
address[6] => LPM_RAM_IO:inst.address[6]
address[7] => LPM_RAM_IO:inst.address[7]


|CPU|Datapath:inst|Data_Memory:inst2|LPM_RAM_IO:inst
dio[0] <> datatri[0]
dio[1] <> datatri[1]
dio[2] <> datatri[2]
dio[3] <> datatri[3]
dio[4] <> datatri[4]
dio[5] <> datatri[5]
dio[6] <> datatri[6]
dio[7] <> datatri[7]
address[0] => altram:sram.address[0]
address[1] => altram:sram.address[1]
address[2] => altram:sram.address[2]
address[3] => altram:sram.address[3]
address[4] => altram:sram.address[4]
address[5] => altram:sram.address[5]
address[6] => altram:sram.address[6]
address[7] => altram:sram.address[7]
inclock => altram:sram.clocki
outclock => ~NO_FANOUT~
outenab => _.IN0
outenab => datatri[7].IN0
memenab => _.IN1
memenab => datatri[7].IN1
we => _.IN0


|CPU|Datapath:inst|Data_Memory:inst2|LPM_RAM_IO:inst|altram:sram
we => _.IN0
data[0] => altsyncram:ram_block.data_a[0]
data[1] => altsyncram:ram_block.data_a[1]
data[2] => altsyncram:ram_block.data_a[2]
data[3] => altsyncram:ram_block.data_a[3]
data[4] => altsyncram:ram_block.data_a[4]
data[5] => altsyncram:ram_block.data_a[5]
data[6] => altsyncram:ram_block.data_a[6]
data[7] => altsyncram:ram_block.data_a[7]
address[0] => altsyncram:ram_block.address_a[0]
address[1] => altsyncram:ram_block.address_a[1]
address[2] => altsyncram:ram_block.address_a[2]
address[3] => altsyncram:ram_block.address_a[3]
address[4] => altsyncram:ram_block.address_a[4]
address[5] => altsyncram:ram_block.address_a[5]
address[6] => altsyncram:ram_block.address_a[6]
address[7] => altsyncram:ram_block.address_a[7]
clocki => altsyncram:ram_block.clock0
clocko => ~NO_FANOUT~
be => _.IN1
q[0] <= altsyncram:ram_block.q_a[0]
q[1] <= altsyncram:ram_block.q_a[1]
q[2] <= altsyncram:ram_block.q_a[2]
q[3] <= altsyncram:ram_block.q_a[3]
q[4] <= altsyncram:ram_block.q_a[4]
q[5] <= altsyncram:ram_block.q_a[5]
q[6] <= altsyncram:ram_block.q_a[6]
q[7] <= altsyncram:ram_block.q_a[7]


|CPU|Datapath:inst|Data_Memory:inst2|LPM_RAM_IO:inst|altram:sram|altsyncram:ram_block
wren_a => altsyncram_eeg1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_eeg1:auto_generated.data_a[0]
data_a[1] => altsyncram_eeg1:auto_generated.data_a[1]
data_a[2] => altsyncram_eeg1:auto_generated.data_a[2]
data_a[3] => altsyncram_eeg1:auto_generated.data_a[3]
data_a[4] => altsyncram_eeg1:auto_generated.data_a[4]
data_a[5] => altsyncram_eeg1:auto_generated.data_a[5]
data_a[6] => altsyncram_eeg1:auto_generated.data_a[6]
data_a[7] => altsyncram_eeg1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_eeg1:auto_generated.address_a[0]
address_a[1] => altsyncram_eeg1:auto_generated.address_a[1]
address_a[2] => altsyncram_eeg1:auto_generated.address_a[2]
address_a[3] => altsyncram_eeg1:auto_generated.address_a[3]
address_a[4] => altsyncram_eeg1:auto_generated.address_a[4]
address_a[5] => altsyncram_eeg1:auto_generated.address_a[5]
address_a[6] => altsyncram_eeg1:auto_generated.address_a[6]
address_a[7] => altsyncram_eeg1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_eeg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_eeg1:auto_generated.q_a[0]
q_a[1] <= altsyncram_eeg1:auto_generated.q_a[1]
q_a[2] <= altsyncram_eeg1:auto_generated.q_a[2]
q_a[3] <= altsyncram_eeg1:auto_generated.q_a[3]
q_a[4] <= altsyncram_eeg1:auto_generated.q_a[4]
q_a[5] <= altsyncram_eeg1:auto_generated.q_a[5]
q_a[6] <= altsyncram_eeg1:auto_generated.q_a[6]
q_a[7] <= altsyncram_eeg1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|CPU|Datapath:inst|Data_Memory:inst2|LPM_RAM_IO:inst|altram:sram|altsyncram:ram_block|altsyncram_eeg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|CPU|Datapath:inst|mux2x4:inst34
C[0] <= mux2x2:inst1.C[0]
C[1] <= mux2x2:inst1.C[1]
C[2] <= mux2x2:inst.C[0]
C[3] <= mux2x2:inst.C[1]
Sel => mux2x2:inst.Sel
Sel => mux2x2:inst1.Sel
A[0] => mux2x2:inst1.A[0]
A[1] => mux2x2:inst1.A[1]
A[2] => mux2x2:inst.A[0]
A[3] => mux2x2:inst.A[1]
B[0] => mux2x2:inst1.B[0]
B[1] => mux2x2:inst1.B[1]
B[2] => mux2x2:inst.B[0]
B[3] => mux2x2:inst.B[1]


|CPU|Datapath:inst|mux2x4:inst34|mux2x2:inst
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|mux2x4:inst34|mux2x2:inst|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|mux2x4:inst34|mux2x2:inst|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|mux2x4:inst34|mux2x2:inst|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|mux2x4:inst34|mux2x2:inst|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|mux2x4:inst34|mux2x2:inst|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|mux2x4:inst34|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|mux2x4:inst34|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|mux2x4:inst34|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|mux2x4:inst34|mux2x2:inst1
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|mux2x4:inst34|mux2x2:inst1|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|mux2x4:inst34|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|mux2x4:inst34|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|mux2x4:inst34|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|mux2x4:inst34|mux2x2:inst1|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|mux2x4:inst34|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|mux2x4:inst34|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|mux2x4:inst34|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|mux2x4:inst21
C[0] <= mux2x2:inst1.C[0]
C[1] <= mux2x2:inst1.C[1]
C[2] <= mux2x2:inst.C[0]
C[3] <= mux2x2:inst.C[1]
Sel => mux2x2:inst.Sel
Sel => mux2x2:inst1.Sel
A[0] => mux2x2:inst1.A[0]
A[1] => mux2x2:inst1.A[1]
A[2] => mux2x2:inst.A[0]
A[3] => mux2x2:inst.A[1]
B[0] => mux2x2:inst1.B[0]
B[1] => mux2x2:inst1.B[1]
B[2] => mux2x2:inst.B[0]
B[3] => mux2x2:inst.B[1]


|CPU|Datapath:inst|mux2x4:inst21|mux2x2:inst
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|mux2x4:inst21|mux2x2:inst|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|mux2x4:inst21|mux2x2:inst|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|mux2x4:inst21|mux2x2:inst|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|mux2x4:inst21|mux2x2:inst|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|mux2x4:inst21|mux2x2:inst|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|mux2x4:inst21|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|mux2x4:inst21|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|mux2x4:inst21|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|mux2x4:inst21|mux2x2:inst1
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|CPU|Datapath:inst|mux2x4:inst21|mux2x2:inst1|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|mux2x4:inst21|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|mux2x4:inst21|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|mux2x4:inst21|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|mux2x4:inst21|mux2x2:inst1|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|CPU|Datapath:inst|mux2x4:inst21|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|Datapath:inst|mux2x4:inst21|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|CPU|Datapath:inst|mux2x4:inst21|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|Datapath:inst|2x8mux:inst9
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|CPU|RtoPC:inst6
RtoPC <= inst2.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] => inst.IN0
opcode[1] => inst.IN2
opcode[2] => inst.IN1
opcode[3] => inst.IN3
func[0] => inst1.IN0
func[1] => inst1.IN1
func[2] => inst1.IN2


|CPU|JAL:inst10
JAL <= inst.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] => ~NO_FANOUT~
opcode[1] => inst.IN0
opcode[2] => inst.IN1
opcode[3] => inst.IN2


|CPU|ALUSrc:inst4
ALUSrc <= inst1.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] => inst.IN2
opcode[1] => inst.IN0
opcode[2] => inst.IN1
opcode[3] => inst2.IN0


|CPU|MultiCycleCounter:inst9
Fetch <= inst1.DB_MAX_OUTPUT_PORT_TYPE
clk => inst1.CLK
clk => inst2.CLK
clk => inst0.CLK
ALU <= inst2.DB_MAX_OUTPUT_PORT_TYPE
ALUReady => inst4.IN0
ALUReady => inst3.IN0
WriteBack <= inst0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RWrite:inst7
RWrite <= inst4.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] => 16dmux:inst.A
opcode[1] => 16dmux:inst.B
opcode[2] => 16dmux:inst.C
opcode[3] => 16dmux:inst.D
func[0] => inst1.IN0
func[1] => inst1.IN1
func[2] => inst1.IN2


|CPU|RWrite:inst7|16dmux:inst
Q8 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A => 5.IN0
A => 22.IN0
A => 14.IN0
A => 12.IN0
A => 10.IN0
A => 26.IN0
A => 28.IN0
A => 30.IN0
A => 32.IN0
B => 6.IN0
B => 20.IN1
B => 14.IN2
B => 11.IN1
B => 10.IN1
B => 26.IN1
B => 27.IN1
B => 30.IN1
B => 31.IN1
C => 7.IN0
C => 13.IN2
C => 12.IN2
C => 11.IN2
C => 10.IN2
C => 26.IN2
C => 27.IN2
C => 28.IN2
C => 29.IN2
D => 24.IN3
D => 22.IN3
D => 20.IN3
D => 14.IN3
D => 13.IN3
D => 12.IN3
D => 11.IN3
D => 10.IN3
D => 8.IN0
Q9 <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q10 <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q11 <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q12 <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q13 <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q14 <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q15 <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q7 <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q6 <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q5 <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q4 <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= 32.DB_MAX_OUTPUT_PORT_TYPE
Q0 <= 33.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Control2:inst14
RDST <= inst1.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] => 16dmux:inst.A
opcode[1] => 16dmux:inst.B
opcode[2] => 16dmux:inst.C
opcode[3] => 16dmux:inst.D
opcode[3] => inst1.IN2
opcode[3] => BRANCH.DATAIN
BRANCH <= opcode[3].DB_MAX_OUTPUT_PORT_TYPE
JUMP <= inst6.DB_MAX_OUTPUT_PORT_TYPE
MREAD <= 16dmux:inst.Q7
MWRITE <= 16dmux:inst.Q6


|CPU|Control2:inst14|16dmux:inst
Q8 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A => 5.IN0
A => 22.IN0
A => 14.IN0
A => 12.IN0
A => 10.IN0
A => 26.IN0
A => 28.IN0
A => 30.IN0
A => 32.IN0
B => 6.IN0
B => 20.IN1
B => 14.IN2
B => 11.IN1
B => 10.IN1
B => 26.IN1
B => 27.IN1
B => 30.IN1
B => 31.IN1
C => 7.IN0
C => 13.IN2
C => 12.IN2
C => 11.IN2
C => 10.IN2
C => 26.IN2
C => 27.IN2
C => 28.IN2
C => 29.IN2
D => 24.IN3
D => 22.IN3
D => 20.IN3
D => 14.IN3
D => 13.IN3
D => 12.IN3
D => 11.IN3
D => 10.IN3
D => 8.IN0
Q9 <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q10 <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q11 <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q12 <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q13 <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q14 <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q15 <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q7 <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q6 <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q5 <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q4 <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= 32.DB_MAX_OUTPUT_PORT_TYPE
Q0 <= 33.DB_MAX_OUTPUT_PORT_TYPE


|CPU|MtoReg:inst3
MemtoReg <= inst.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] => ~NO_FANOUT~
opcode[1] => inst.IN1
opcode[2] => inst.IN0
opcode[3] => ~NO_FANOUT~


|CPU|FPSignal:inst8
FPSignal <= inst.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] => inst.IN3
opcode[1] => inst4.IN0
opcode[2] => inst3.IN0
opcode[3] => inst2.IN0


|CPU|aluctrl:inst2
aluop[0] <= res[0].DB_MAX_OUTPUT_PORT_TYPE
aluop[1] <= res[1].DB_MAX_OUTPUT_PORT_TYPE
aluop[2] <= res[2].DB_MAX_OUTPUT_PORT_TYPE
aluop[3] <= res[3].DB_MAX_OUTPUT_PORT_TYPE
func[0] => mux16x8:inst8.Sel[0]
func[1] => mux16x8:inst8.Sel[1]
func[2] => mux16x8:inst8.Sel[2]
opcode[0] => mux16x8:inst.Sel[0]
opcode[1] => mux16x8:inst.Sel[1]
opcode[2] => mux16x8:inst.Sel[2]
opcode[3] => mux16x8:inst.Sel[3]


|CPU|aluctrl:inst2|mux16x8:inst
Y[0] <= mux4x8:inst7.Y[0]
Y[1] <= mux4x8:inst7.Y[1]
Y[2] <= mux4x8:inst7.Y[2]
Y[3] <= mux4x8:inst7.Y[3]
Y[4] <= mux4x8:inst7.Y[4]
Y[5] <= mux4x8:inst7.Y[5]
Y[6] <= mux4x8:inst7.Y[6]
Y[7] <= mux4x8:inst7.Y[7]
I0[0] => mux4x8:inst.A[0]
I0[1] => mux4x8:inst.A[1]
I0[2] => mux4x8:inst.A[2]
I0[3] => mux4x8:inst.A[3]
I0[4] => mux4x8:inst.A[4]
I0[5] => mux4x8:inst.A[5]
I0[6] => mux4x8:inst.A[6]
I0[7] => mux4x8:inst.A[7]
I17 => mux4x8:inst.B[7]
I16 => mux4x8:inst.B[6]
I15 => mux4x8:inst.B[5]
I14 => mux4x8:inst.B[4]
I13 => mux4x8:inst.B[3]
I12 => mux4x8:inst.B[2]
I11 => mux4x8:inst.B[1]
I10 => mux4x8:inst.B[0]
I2[0] => mux4x8:inst.C[0]
I2[1] => mux4x8:inst.C[1]
I2[2] => mux4x8:inst.C[2]
I2[3] => mux4x8:inst.C[3]
I2[4] => mux4x8:inst.C[4]
I2[5] => mux4x8:inst.C[5]
I2[6] => mux4x8:inst.C[6]
I2[7] => mux4x8:inst.C[7]
I3[0] => mux4x8:inst.D[0]
I3[1] => mux4x8:inst.D[1]
I3[2] => mux4x8:inst.D[2]
I3[3] => mux4x8:inst.D[3]
I3[4] => mux4x8:inst.D[4]
I3[5] => mux4x8:inst.D[5]
I3[6] => mux4x8:inst.D[6]
I3[7] => mux4x8:inst.D[7]
Sel[0] => mux4x8:inst.Sel[0]
Sel[0] => mux4x8:inst6.Sel[0]
Sel[0] => mux4x8:inst8.Sel[0]
Sel[0] => mux4x8:inst9.Sel[0]
Sel[1] => mux4x8:inst.Sel[1]
Sel[1] => mux4x8:inst6.Sel[1]
Sel[1] => mux4x8:inst8.Sel[1]
Sel[1] => mux4x8:inst9.Sel[1]
Sel[2] => mux4x8:inst7.Sel[0]
Sel[3] => mux4x8:inst7.Sel[1]
I4[0] => mux4x8:inst6.A[0]
I4[1] => mux4x8:inst6.A[1]
I4[2] => mux4x8:inst6.A[2]
I4[3] => mux4x8:inst6.A[3]
I4[4] => mux4x8:inst6.A[4]
I4[5] => mux4x8:inst6.A[5]
I4[6] => mux4x8:inst6.A[6]
I4[7] => mux4x8:inst6.A[7]
I5[0] => mux4x8:inst6.B[0]
I5[1] => mux4x8:inst6.B[1]
I5[2] => mux4x8:inst6.B[2]
I5[3] => mux4x8:inst6.B[3]
I5[4] => mux4x8:inst6.B[4]
I5[5] => mux4x8:inst6.B[5]
I5[6] => mux4x8:inst6.B[6]
I5[7] => mux4x8:inst6.B[7]
I6[0] => mux4x8:inst6.C[0]
I6[1] => mux4x8:inst6.C[1]
I6[2] => mux4x8:inst6.C[2]
I6[3] => mux4x8:inst6.C[3]
I6[4] => mux4x8:inst6.C[4]
I6[5] => mux4x8:inst6.C[5]
I6[6] => mux4x8:inst6.C[6]
I6[7] => mux4x8:inst6.C[7]
I7[0] => mux4x8:inst6.D[0]
I7[1] => mux4x8:inst6.D[1]
I7[2] => mux4x8:inst6.D[2]
I7[3] => mux4x8:inst6.D[3]
I7[4] => mux4x8:inst6.D[4]
I7[5] => mux4x8:inst6.D[5]
I7[6] => mux4x8:inst6.D[6]
I7[7] => mux4x8:inst6.D[7]
I8[0] => mux4x8:inst8.A[0]
I8[1] => mux4x8:inst8.A[1]
I8[2] => mux4x8:inst8.A[2]
I8[3] => mux4x8:inst8.A[3]
I8[4] => mux4x8:inst8.A[4]
I8[5] => mux4x8:inst8.A[5]
I8[6] => mux4x8:inst8.A[6]
I8[7] => mux4x8:inst8.A[7]
I9[0] => mux4x8:inst8.B[0]
I9[1] => mux4x8:inst8.B[1]
I9[2] => mux4x8:inst8.B[2]
I9[3] => mux4x8:inst8.B[3]
I9[4] => mux4x8:inst8.B[4]
I9[5] => mux4x8:inst8.B[5]
I9[6] => mux4x8:inst8.B[6]
I9[7] => mux4x8:inst8.B[7]
I107 => mux4x8:inst8.C[7]
I106 => mux4x8:inst8.C[6]
I105 => mux4x8:inst8.C[5]
I104 => mux4x8:inst8.C[4]
I103 => mux4x8:inst8.C[3]
I102 => mux4x8:inst8.C[2]
I101 => mux4x8:inst8.C[1]
I100 => mux4x8:inst8.C[0]
I117 => mux4x8:inst8.D[7]
I116 => mux4x8:inst8.D[6]
I115 => mux4x8:inst8.D[5]
I114 => mux4x8:inst8.D[4]
I113 => mux4x8:inst8.D[3]
I112 => mux4x8:inst8.D[2]
I111 => mux4x8:inst8.D[1]
I110 => mux4x8:inst8.D[0]
I127 => mux4x8:inst9.A[7]
I126 => mux4x8:inst9.A[6]
I125 => mux4x8:inst9.A[5]
I124 => mux4x8:inst9.A[4]
I123 => mux4x8:inst9.A[3]
I122 => mux4x8:inst9.A[2]
I121 => mux4x8:inst9.A[1]
I120 => mux4x8:inst9.A[0]
I137 => mux4x8:inst9.B[7]
I136 => mux4x8:inst9.B[6]
I135 => mux4x8:inst9.B[5]
I134 => mux4x8:inst9.B[4]
I133 => mux4x8:inst9.B[3]
I132 => mux4x8:inst9.B[2]
I131 => mux4x8:inst9.B[1]
I130 => mux4x8:inst9.B[0]
I147 => mux4x8:inst9.C[7]
I146 => mux4x8:inst9.C[6]
I145 => mux4x8:inst9.C[5]
I144 => mux4x8:inst9.C[4]
I143 => mux4x8:inst9.C[3]
I142 => mux4x8:inst9.C[2]
I141 => mux4x8:inst9.C[1]
I140 => mux4x8:inst9.C[0]
I157 => mux4x8:inst9.D[7]
I156 => mux4x8:inst9.D[6]
I155 => mux4x8:inst9.D[5]
I154 => mux4x8:inst9.D[4]
I153 => mux4x8:inst9.D[3]
I152 => mux4x8:inst9.D[2]
I151 => mux4x8:inst9.D[1]
I150 => mux4x8:inst9.D[0]


|CPU|aluctrl:inst2|mux16x8:inst|mux4x8:inst7
Y[0] <= 2x8mux:inst4.Y[0]
Y[1] <= 2x8mux:inst4.Y[1]
Y[2] <= 2x8mux:inst4.Y[2]
Y[3] <= 2x8mux:inst4.Y[3]
Y[4] <= 2x8mux:inst4.Y[4]
Y[5] <= 2x8mux:inst4.Y[5]
Y[6] <= 2x8mux:inst4.Y[6]
Y[7] <= 2x8mux:inst4.Y[7]
Sel[0] => 2x8mux:inst2.SEL
Sel[0] => 2x8mux:inst3.SEL
Sel[1] => 2x8mux:inst4.SEL
D[0] => 2x8mux:inst2.A[0]
D[1] => 2x8mux:inst2.A[1]
D[2] => 2x8mux:inst2.A[2]
D[3] => 2x8mux:inst2.A[3]
D[4] => 2x8mux:inst2.A[4]
D[5] => 2x8mux:inst2.A[5]
D[6] => 2x8mux:inst2.A[6]
D[7] => 2x8mux:inst2.A[7]
C[0] => 2x8mux:inst2.B[0]
C[1] => 2x8mux:inst2.B[1]
C[2] => 2x8mux:inst2.B[2]
C[3] => 2x8mux:inst2.B[3]
C[4] => 2x8mux:inst2.B[4]
C[5] => 2x8mux:inst2.B[5]
C[6] => 2x8mux:inst2.B[6]
C[7] => 2x8mux:inst2.B[7]
B[0] => 2x8mux:inst3.A[0]
B[1] => 2x8mux:inst3.A[1]
B[2] => 2x8mux:inst3.A[2]
B[3] => 2x8mux:inst3.A[3]
B[4] => 2x8mux:inst3.A[4]
B[5] => 2x8mux:inst3.A[5]
B[6] => 2x8mux:inst3.A[6]
B[7] => 2x8mux:inst3.A[7]
A[0] => 2x8mux:inst3.B[0]
A[1] => 2x8mux:inst3.B[1]
A[2] => 2x8mux:inst3.B[2]
A[3] => 2x8mux:inst3.B[3]
A[4] => 2x8mux:inst3.B[4]
A[5] => 2x8mux:inst3.B[5]
A[6] => 2x8mux:inst3.B[6]
A[7] => 2x8mux:inst3.B[7]


|CPU|aluctrl:inst2|mux16x8:inst|mux4x8:inst7|2x8mux:inst4
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|CPU|aluctrl:inst2|mux16x8:inst|mux4x8:inst7|2x8mux:inst2
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|CPU|aluctrl:inst2|mux16x8:inst|mux4x8:inst7|2x8mux:inst3
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|CPU|aluctrl:inst2|mux16x8:inst|mux4x8:inst
Y[0] <= 2x8mux:inst4.Y[0]
Y[1] <= 2x8mux:inst4.Y[1]
Y[2] <= 2x8mux:inst4.Y[2]
Y[3] <= 2x8mux:inst4.Y[3]
Y[4] <= 2x8mux:inst4.Y[4]
Y[5] <= 2x8mux:inst4.Y[5]
Y[6] <= 2x8mux:inst4.Y[6]
Y[7] <= 2x8mux:inst4.Y[7]
Sel[0] => 2x8mux:inst2.SEL
Sel[0] => 2x8mux:inst3.SEL
Sel[1] => 2x8mux:inst4.SEL
D[0] => 2x8mux:inst2.A[0]
D[1] => 2x8mux:inst2.A[1]
D[2] => 2x8mux:inst2.A[2]
D[3] => 2x8mux:inst2.A[3]
D[4] => 2x8mux:inst2.A[4]
D[5] => 2x8mux:inst2.A[5]
D[6] => 2x8mux:inst2.A[6]
D[7] => 2x8mux:inst2.A[7]
C[0] => 2x8mux:inst2.B[0]
C[1] => 2x8mux:inst2.B[1]
C[2] => 2x8mux:inst2.B[2]
C[3] => 2x8mux:inst2.B[3]
C[4] => 2x8mux:inst2.B[4]
C[5] => 2x8mux:inst2.B[5]
C[6] => 2x8mux:inst2.B[6]
C[7] => 2x8mux:inst2.B[7]
B[0] => 2x8mux:inst3.A[0]
B[1] => 2x8mux:inst3.A[1]
B[2] => 2x8mux:inst3.A[2]
B[3] => 2x8mux:inst3.A[3]
B[4] => 2x8mux:inst3.A[4]
B[5] => 2x8mux:inst3.A[5]
B[6] => 2x8mux:inst3.A[6]
B[7] => 2x8mux:inst3.A[7]
A[0] => 2x8mux:inst3.B[0]
A[1] => 2x8mux:inst3.B[1]
A[2] => 2x8mux:inst3.B[2]
A[3] => 2x8mux:inst3.B[3]
A[4] => 2x8mux:inst3.B[4]
A[5] => 2x8mux:inst3.B[5]
A[6] => 2x8mux:inst3.B[6]
A[7] => 2x8mux:inst3.B[7]


|CPU|aluctrl:inst2|mux16x8:inst|mux4x8:inst|2x8mux:inst4
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|CPU|aluctrl:inst2|mux16x8:inst|mux4x8:inst|2x8mux:inst2
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|CPU|aluctrl:inst2|mux16x8:inst|mux4x8:inst|2x8mux:inst3
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|CPU|aluctrl:inst2|mux16x8:inst|mux4x8:inst6
Y[0] <= 2x8mux:inst4.Y[0]
Y[1] <= 2x8mux:inst4.Y[1]
Y[2] <= 2x8mux:inst4.Y[2]
Y[3] <= 2x8mux:inst4.Y[3]
Y[4] <= 2x8mux:inst4.Y[4]
Y[5] <= 2x8mux:inst4.Y[5]
Y[6] <= 2x8mux:inst4.Y[6]
Y[7] <= 2x8mux:inst4.Y[7]
Sel[0] => 2x8mux:inst2.SEL
Sel[0] => 2x8mux:inst3.SEL
Sel[1] => 2x8mux:inst4.SEL
D[0] => 2x8mux:inst2.A[0]
D[1] => 2x8mux:inst2.A[1]
D[2] => 2x8mux:inst2.A[2]
D[3] => 2x8mux:inst2.A[3]
D[4] => 2x8mux:inst2.A[4]
D[5] => 2x8mux:inst2.A[5]
D[6] => 2x8mux:inst2.A[6]
D[7] => 2x8mux:inst2.A[7]
C[0] => 2x8mux:inst2.B[0]
C[1] => 2x8mux:inst2.B[1]
C[2] => 2x8mux:inst2.B[2]
C[3] => 2x8mux:inst2.B[3]
C[4] => 2x8mux:inst2.B[4]
C[5] => 2x8mux:inst2.B[5]
C[6] => 2x8mux:inst2.B[6]
C[7] => 2x8mux:inst2.B[7]
B[0] => 2x8mux:inst3.A[0]
B[1] => 2x8mux:inst3.A[1]
B[2] => 2x8mux:inst3.A[2]
B[3] => 2x8mux:inst3.A[3]
B[4] => 2x8mux:inst3.A[4]
B[5] => 2x8mux:inst3.A[5]
B[6] => 2x8mux:inst3.A[6]
B[7] => 2x8mux:inst3.A[7]
A[0] => 2x8mux:inst3.B[0]
A[1] => 2x8mux:inst3.B[1]
A[2] => 2x8mux:inst3.B[2]
A[3] => 2x8mux:inst3.B[3]
A[4] => 2x8mux:inst3.B[4]
A[5] => 2x8mux:inst3.B[5]
A[6] => 2x8mux:inst3.B[6]
A[7] => 2x8mux:inst3.B[7]


|CPU|aluctrl:inst2|mux16x8:inst|mux4x8:inst6|2x8mux:inst4
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|CPU|aluctrl:inst2|mux16x8:inst|mux4x8:inst6|2x8mux:inst2
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|CPU|aluctrl:inst2|mux16x8:inst|mux4x8:inst6|2x8mux:inst3
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|CPU|aluctrl:inst2|mux16x8:inst|mux4x8:inst8
Y[0] <= 2x8mux:inst4.Y[0]
Y[1] <= 2x8mux:inst4.Y[1]
Y[2] <= 2x8mux:inst4.Y[2]
Y[3] <= 2x8mux:inst4.Y[3]
Y[4] <= 2x8mux:inst4.Y[4]
Y[5] <= 2x8mux:inst4.Y[5]
Y[6] <= 2x8mux:inst4.Y[6]
Y[7] <= 2x8mux:inst4.Y[7]
Sel[0] => 2x8mux:inst2.SEL
Sel[0] => 2x8mux:inst3.SEL
Sel[1] => 2x8mux:inst4.SEL
D[0] => 2x8mux:inst2.A[0]
D[1] => 2x8mux:inst2.A[1]
D[2] => 2x8mux:inst2.A[2]
D[3] => 2x8mux:inst2.A[3]
D[4] => 2x8mux:inst2.A[4]
D[5] => 2x8mux:inst2.A[5]
D[6] => 2x8mux:inst2.A[6]
D[7] => 2x8mux:inst2.A[7]
C[0] => 2x8mux:inst2.B[0]
C[1] => 2x8mux:inst2.B[1]
C[2] => 2x8mux:inst2.B[2]
C[3] => 2x8mux:inst2.B[3]
C[4] => 2x8mux:inst2.B[4]
C[5] => 2x8mux:inst2.B[5]
C[6] => 2x8mux:inst2.B[6]
C[7] => 2x8mux:inst2.B[7]
B[0] => 2x8mux:inst3.A[0]
B[1] => 2x8mux:inst3.A[1]
B[2] => 2x8mux:inst3.A[2]
B[3] => 2x8mux:inst3.A[3]
B[4] => 2x8mux:inst3.A[4]
B[5] => 2x8mux:inst3.A[5]
B[6] => 2x8mux:inst3.A[6]
B[7] => 2x8mux:inst3.A[7]
A[0] => 2x8mux:inst3.B[0]
A[1] => 2x8mux:inst3.B[1]
A[2] => 2x8mux:inst3.B[2]
A[3] => 2x8mux:inst3.B[3]
A[4] => 2x8mux:inst3.B[4]
A[5] => 2x8mux:inst3.B[5]
A[6] => 2x8mux:inst3.B[6]
A[7] => 2x8mux:inst3.B[7]


|CPU|aluctrl:inst2|mux16x8:inst|mux4x8:inst8|2x8mux:inst4
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|CPU|aluctrl:inst2|mux16x8:inst|mux4x8:inst8|2x8mux:inst2
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|CPU|aluctrl:inst2|mux16x8:inst|mux4x8:inst8|2x8mux:inst3
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|CPU|aluctrl:inst2|mux16x8:inst|mux4x8:inst9
Y[0] <= 2x8mux:inst4.Y[0]
Y[1] <= 2x8mux:inst4.Y[1]
Y[2] <= 2x8mux:inst4.Y[2]
Y[3] <= 2x8mux:inst4.Y[3]
Y[4] <= 2x8mux:inst4.Y[4]
Y[5] <= 2x8mux:inst4.Y[5]
Y[6] <= 2x8mux:inst4.Y[6]
Y[7] <= 2x8mux:inst4.Y[7]
Sel[0] => 2x8mux:inst2.SEL
Sel[0] => 2x8mux:inst3.SEL
Sel[1] => 2x8mux:inst4.SEL
D[0] => 2x8mux:inst2.A[0]
D[1] => 2x8mux:inst2.A[1]
D[2] => 2x8mux:inst2.A[2]
D[3] => 2x8mux:inst2.A[3]
D[4] => 2x8mux:inst2.A[4]
D[5] => 2x8mux:inst2.A[5]
D[6] => 2x8mux:inst2.A[6]
D[7] => 2x8mux:inst2.A[7]
C[0] => 2x8mux:inst2.B[0]
C[1] => 2x8mux:inst2.B[1]
C[2] => 2x8mux:inst2.B[2]
C[3] => 2x8mux:inst2.B[3]
C[4] => 2x8mux:inst2.B[4]
C[5] => 2x8mux:inst2.B[5]
C[6] => 2x8mux:inst2.B[6]
C[7] => 2x8mux:inst2.B[7]
B[0] => 2x8mux:inst3.A[0]
B[1] => 2x8mux:inst3.A[1]
B[2] => 2x8mux:inst3.A[2]
B[3] => 2x8mux:inst3.A[3]
B[4] => 2x8mux:inst3.A[4]
B[5] => 2x8mux:inst3.A[5]
B[6] => 2x8mux:inst3.A[6]
B[7] => 2x8mux:inst3.A[7]
A[0] => 2x8mux:inst3.B[0]
A[1] => 2x8mux:inst3.B[1]
A[2] => 2x8mux:inst3.B[2]
A[3] => 2x8mux:inst3.B[3]
A[4] => 2x8mux:inst3.B[4]
A[5] => 2x8mux:inst3.B[5]
A[6] => 2x8mux:inst3.B[6]
A[7] => 2x8mux:inst3.B[7]


|CPU|aluctrl:inst2|mux16x8:inst|mux4x8:inst9|2x8mux:inst4
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|CPU|aluctrl:inst2|mux16x8:inst|mux4x8:inst9|2x8mux:inst2
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|CPU|aluctrl:inst2|mux16x8:inst|mux4x8:inst9|2x8mux:inst3
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|CPU|aluctrl:inst2|mux16x8:inst8
Y[0] <= mux4x8:inst7.Y[0]
Y[1] <= mux4x8:inst7.Y[1]
Y[2] <= mux4x8:inst7.Y[2]
Y[3] <= mux4x8:inst7.Y[3]
Y[4] <= mux4x8:inst7.Y[4]
Y[5] <= mux4x8:inst7.Y[5]
Y[6] <= mux4x8:inst7.Y[6]
Y[7] <= mux4x8:inst7.Y[7]
I0[0] => mux4x8:inst.A[0]
I0[1] => mux4x8:inst.A[1]
I0[2] => mux4x8:inst.A[2]
I0[3] => mux4x8:inst.A[3]
I0[4] => mux4x8:inst.A[4]
I0[5] => mux4x8:inst.A[5]
I0[6] => mux4x8:inst.A[6]
I0[7] => mux4x8:inst.A[7]
I17 => mux4x8:inst.B[7]
I16 => mux4x8:inst.B[6]
I15 => mux4x8:inst.B[5]
I14 => mux4x8:inst.B[4]
I13 => mux4x8:inst.B[3]
I12 => mux4x8:inst.B[2]
I11 => mux4x8:inst.B[1]
I10 => mux4x8:inst.B[0]
I2[0] => mux4x8:inst.C[0]
I2[1] => mux4x8:inst.C[1]
I2[2] => mux4x8:inst.C[2]
I2[3] => mux4x8:inst.C[3]
I2[4] => mux4x8:inst.C[4]
I2[5] => mux4x8:inst.C[5]
I2[6] => mux4x8:inst.C[6]
I2[7] => mux4x8:inst.C[7]
I3[0] => mux4x8:inst.D[0]
I3[1] => mux4x8:inst.D[1]
I3[2] => mux4x8:inst.D[2]
I3[3] => mux4x8:inst.D[3]
I3[4] => mux4x8:inst.D[4]
I3[5] => mux4x8:inst.D[5]
I3[6] => mux4x8:inst.D[6]
I3[7] => mux4x8:inst.D[7]
Sel[0] => mux4x8:inst.Sel[0]
Sel[0] => mux4x8:inst6.Sel[0]
Sel[0] => mux4x8:inst8.Sel[0]
Sel[0] => mux4x8:inst9.Sel[0]
Sel[1] => mux4x8:inst.Sel[1]
Sel[1] => mux4x8:inst6.Sel[1]
Sel[1] => mux4x8:inst8.Sel[1]
Sel[1] => mux4x8:inst9.Sel[1]
Sel[2] => mux4x8:inst7.Sel[0]
Sel[3] => mux4x8:inst7.Sel[1]
I4[0] => mux4x8:inst6.A[0]
I4[1] => mux4x8:inst6.A[1]
I4[2] => mux4x8:inst6.A[2]
I4[3] => mux4x8:inst6.A[3]
I4[4] => mux4x8:inst6.A[4]
I4[5] => mux4x8:inst6.A[5]
I4[6] => mux4x8:inst6.A[6]
I4[7] => mux4x8:inst6.A[7]
I5[0] => mux4x8:inst6.B[0]
I5[1] => mux4x8:inst6.B[1]
I5[2] => mux4x8:inst6.B[2]
I5[3] => mux4x8:inst6.B[3]
I5[4] => mux4x8:inst6.B[4]
I5[5] => mux4x8:inst6.B[5]
I5[6] => mux4x8:inst6.B[6]
I5[7] => mux4x8:inst6.B[7]
I6[0] => mux4x8:inst6.C[0]
I6[1] => mux4x8:inst6.C[1]
I6[2] => mux4x8:inst6.C[2]
I6[3] => mux4x8:inst6.C[3]
I6[4] => mux4x8:inst6.C[4]
I6[5] => mux4x8:inst6.C[5]
I6[6] => mux4x8:inst6.C[6]
I6[7] => mux4x8:inst6.C[7]
I7[0] => mux4x8:inst6.D[0]
I7[1] => mux4x8:inst6.D[1]
I7[2] => mux4x8:inst6.D[2]
I7[3] => mux4x8:inst6.D[3]
I7[4] => mux4x8:inst6.D[4]
I7[5] => mux4x8:inst6.D[5]
I7[6] => mux4x8:inst6.D[6]
I7[7] => mux4x8:inst6.D[7]
I8[0] => mux4x8:inst8.A[0]
I8[1] => mux4x8:inst8.A[1]
I8[2] => mux4x8:inst8.A[2]
I8[3] => mux4x8:inst8.A[3]
I8[4] => mux4x8:inst8.A[4]
I8[5] => mux4x8:inst8.A[5]
I8[6] => mux4x8:inst8.A[6]
I8[7] => mux4x8:inst8.A[7]
I9[0] => mux4x8:inst8.B[0]
I9[1] => mux4x8:inst8.B[1]
I9[2] => mux4x8:inst8.B[2]
I9[3] => mux4x8:inst8.B[3]
I9[4] => mux4x8:inst8.B[4]
I9[5] => mux4x8:inst8.B[5]
I9[6] => mux4x8:inst8.B[6]
I9[7] => mux4x8:inst8.B[7]
I107 => mux4x8:inst8.C[7]
I106 => mux4x8:inst8.C[6]
I105 => mux4x8:inst8.C[5]
I104 => mux4x8:inst8.C[4]
I103 => mux4x8:inst8.C[3]
I102 => mux4x8:inst8.C[2]
I101 => mux4x8:inst8.C[1]
I100 => mux4x8:inst8.C[0]
I117 => mux4x8:inst8.D[7]
I116 => mux4x8:inst8.D[6]
I115 => mux4x8:inst8.D[5]
I114 => mux4x8:inst8.D[4]
I113 => mux4x8:inst8.D[3]
I112 => mux4x8:inst8.D[2]
I111 => mux4x8:inst8.D[1]
I110 => mux4x8:inst8.D[0]
I127 => mux4x8:inst9.A[7]
I126 => mux4x8:inst9.A[6]
I125 => mux4x8:inst9.A[5]
I124 => mux4x8:inst9.A[4]
I123 => mux4x8:inst9.A[3]
I122 => mux4x8:inst9.A[2]
I121 => mux4x8:inst9.A[1]
I120 => mux4x8:inst9.A[0]
I137 => mux4x8:inst9.B[7]
I136 => mux4x8:inst9.B[6]
I135 => mux4x8:inst9.B[5]
I134 => mux4x8:inst9.B[4]
I133 => mux4x8:inst9.B[3]
I132 => mux4x8:inst9.B[2]
I131 => mux4x8:inst9.B[1]
I130 => mux4x8:inst9.B[0]
I147 => mux4x8:inst9.C[7]
I146 => mux4x8:inst9.C[6]
I145 => mux4x8:inst9.C[5]
I144 => mux4x8:inst9.C[4]
I143 => mux4x8:inst9.C[3]
I142 => mux4x8:inst9.C[2]
I141 => mux4x8:inst9.C[1]
I140 => mux4x8:inst9.C[0]
I157 => mux4x8:inst9.D[7]
I156 => mux4x8:inst9.D[6]
I155 => mux4x8:inst9.D[5]
I154 => mux4x8:inst9.D[4]
I153 => mux4x8:inst9.D[3]
I152 => mux4x8:inst9.D[2]
I151 => mux4x8:inst9.D[1]
I150 => mux4x8:inst9.D[0]


|CPU|aluctrl:inst2|mux16x8:inst8|mux4x8:inst7
Y[0] <= 2x8mux:inst4.Y[0]
Y[1] <= 2x8mux:inst4.Y[1]
Y[2] <= 2x8mux:inst4.Y[2]
Y[3] <= 2x8mux:inst4.Y[3]
Y[4] <= 2x8mux:inst4.Y[4]
Y[5] <= 2x8mux:inst4.Y[5]
Y[6] <= 2x8mux:inst4.Y[6]
Y[7] <= 2x8mux:inst4.Y[7]
Sel[0] => 2x8mux:inst2.SEL
Sel[0] => 2x8mux:inst3.SEL
Sel[1] => 2x8mux:inst4.SEL
D[0] => 2x8mux:inst2.A[0]
D[1] => 2x8mux:inst2.A[1]
D[2] => 2x8mux:inst2.A[2]
D[3] => 2x8mux:inst2.A[3]
D[4] => 2x8mux:inst2.A[4]
D[5] => 2x8mux:inst2.A[5]
D[6] => 2x8mux:inst2.A[6]
D[7] => 2x8mux:inst2.A[7]
C[0] => 2x8mux:inst2.B[0]
C[1] => 2x8mux:inst2.B[1]
C[2] => 2x8mux:inst2.B[2]
C[3] => 2x8mux:inst2.B[3]
C[4] => 2x8mux:inst2.B[4]
C[5] => 2x8mux:inst2.B[5]
C[6] => 2x8mux:inst2.B[6]
C[7] => 2x8mux:inst2.B[7]
B[0] => 2x8mux:inst3.A[0]
B[1] => 2x8mux:inst3.A[1]
B[2] => 2x8mux:inst3.A[2]
B[3] => 2x8mux:inst3.A[3]
B[4] => 2x8mux:inst3.A[4]
B[5] => 2x8mux:inst3.A[5]
B[6] => 2x8mux:inst3.A[6]
B[7] => 2x8mux:inst3.A[7]
A[0] => 2x8mux:inst3.B[0]
A[1] => 2x8mux:inst3.B[1]
A[2] => 2x8mux:inst3.B[2]
A[3] => 2x8mux:inst3.B[3]
A[4] => 2x8mux:inst3.B[4]
A[5] => 2x8mux:inst3.B[5]
A[6] => 2x8mux:inst3.B[6]
A[7] => 2x8mux:inst3.B[7]


|CPU|aluctrl:inst2|mux16x8:inst8|mux4x8:inst7|2x8mux:inst4
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|CPU|aluctrl:inst2|mux16x8:inst8|mux4x8:inst7|2x8mux:inst2
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|CPU|aluctrl:inst2|mux16x8:inst8|mux4x8:inst7|2x8mux:inst3
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|CPU|aluctrl:inst2|mux16x8:inst8|mux4x8:inst
Y[0] <= 2x8mux:inst4.Y[0]
Y[1] <= 2x8mux:inst4.Y[1]
Y[2] <= 2x8mux:inst4.Y[2]
Y[3] <= 2x8mux:inst4.Y[3]
Y[4] <= 2x8mux:inst4.Y[4]
Y[5] <= 2x8mux:inst4.Y[5]
Y[6] <= 2x8mux:inst4.Y[6]
Y[7] <= 2x8mux:inst4.Y[7]
Sel[0] => 2x8mux:inst2.SEL
Sel[0] => 2x8mux:inst3.SEL
Sel[1] => 2x8mux:inst4.SEL
D[0] => 2x8mux:inst2.A[0]
D[1] => 2x8mux:inst2.A[1]
D[2] => 2x8mux:inst2.A[2]
D[3] => 2x8mux:inst2.A[3]
D[4] => 2x8mux:inst2.A[4]
D[5] => 2x8mux:inst2.A[5]
D[6] => 2x8mux:inst2.A[6]
D[7] => 2x8mux:inst2.A[7]
C[0] => 2x8mux:inst2.B[0]
C[1] => 2x8mux:inst2.B[1]
C[2] => 2x8mux:inst2.B[2]
C[3] => 2x8mux:inst2.B[3]
C[4] => 2x8mux:inst2.B[4]
C[5] => 2x8mux:inst2.B[5]
C[6] => 2x8mux:inst2.B[6]
C[7] => 2x8mux:inst2.B[7]
B[0] => 2x8mux:inst3.A[0]
B[1] => 2x8mux:inst3.A[1]
B[2] => 2x8mux:inst3.A[2]
B[3] => 2x8mux:inst3.A[3]
B[4] => 2x8mux:inst3.A[4]
B[5] => 2x8mux:inst3.A[5]
B[6] => 2x8mux:inst3.A[6]
B[7] => 2x8mux:inst3.A[7]
A[0] => 2x8mux:inst3.B[0]
A[1] => 2x8mux:inst3.B[1]
A[2] => 2x8mux:inst3.B[2]
A[3] => 2x8mux:inst3.B[3]
A[4] => 2x8mux:inst3.B[4]
A[5] => 2x8mux:inst3.B[5]
A[6] => 2x8mux:inst3.B[6]
A[7] => 2x8mux:inst3.B[7]


|CPU|aluctrl:inst2|mux16x8:inst8|mux4x8:inst|2x8mux:inst4
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|CPU|aluctrl:inst2|mux16x8:inst8|mux4x8:inst|2x8mux:inst2
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|CPU|aluctrl:inst2|mux16x8:inst8|mux4x8:inst|2x8mux:inst3
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|CPU|aluctrl:inst2|mux16x8:inst8|mux4x8:inst6
Y[0] <= 2x8mux:inst4.Y[0]
Y[1] <= 2x8mux:inst4.Y[1]
Y[2] <= 2x8mux:inst4.Y[2]
Y[3] <= 2x8mux:inst4.Y[3]
Y[4] <= 2x8mux:inst4.Y[4]
Y[5] <= 2x8mux:inst4.Y[5]
Y[6] <= 2x8mux:inst4.Y[6]
Y[7] <= 2x8mux:inst4.Y[7]
Sel[0] => 2x8mux:inst2.SEL
Sel[0] => 2x8mux:inst3.SEL
Sel[1] => 2x8mux:inst4.SEL
D[0] => 2x8mux:inst2.A[0]
D[1] => 2x8mux:inst2.A[1]
D[2] => 2x8mux:inst2.A[2]
D[3] => 2x8mux:inst2.A[3]
D[4] => 2x8mux:inst2.A[4]
D[5] => 2x8mux:inst2.A[5]
D[6] => 2x8mux:inst2.A[6]
D[7] => 2x8mux:inst2.A[7]
C[0] => 2x8mux:inst2.B[0]
C[1] => 2x8mux:inst2.B[1]
C[2] => 2x8mux:inst2.B[2]
C[3] => 2x8mux:inst2.B[3]
C[4] => 2x8mux:inst2.B[4]
C[5] => 2x8mux:inst2.B[5]
C[6] => 2x8mux:inst2.B[6]
C[7] => 2x8mux:inst2.B[7]
B[0] => 2x8mux:inst3.A[0]
B[1] => 2x8mux:inst3.A[1]
B[2] => 2x8mux:inst3.A[2]
B[3] => 2x8mux:inst3.A[3]
B[4] => 2x8mux:inst3.A[4]
B[5] => 2x8mux:inst3.A[5]
B[6] => 2x8mux:inst3.A[6]
B[7] => 2x8mux:inst3.A[7]
A[0] => 2x8mux:inst3.B[0]
A[1] => 2x8mux:inst3.B[1]
A[2] => 2x8mux:inst3.B[2]
A[3] => 2x8mux:inst3.B[3]
A[4] => 2x8mux:inst3.B[4]
A[5] => 2x8mux:inst3.B[5]
A[6] => 2x8mux:inst3.B[6]
A[7] => 2x8mux:inst3.B[7]


|CPU|aluctrl:inst2|mux16x8:inst8|mux4x8:inst6|2x8mux:inst4
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|CPU|aluctrl:inst2|mux16x8:inst8|mux4x8:inst6|2x8mux:inst2
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|CPU|aluctrl:inst2|mux16x8:inst8|mux4x8:inst6|2x8mux:inst3
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|CPU|aluctrl:inst2|mux16x8:inst8|mux4x8:inst8
Y[0] <= 2x8mux:inst4.Y[0]
Y[1] <= 2x8mux:inst4.Y[1]
Y[2] <= 2x8mux:inst4.Y[2]
Y[3] <= 2x8mux:inst4.Y[3]
Y[4] <= 2x8mux:inst4.Y[4]
Y[5] <= 2x8mux:inst4.Y[5]
Y[6] <= 2x8mux:inst4.Y[6]
Y[7] <= 2x8mux:inst4.Y[7]
Sel[0] => 2x8mux:inst2.SEL
Sel[0] => 2x8mux:inst3.SEL
Sel[1] => 2x8mux:inst4.SEL
D[0] => 2x8mux:inst2.A[0]
D[1] => 2x8mux:inst2.A[1]
D[2] => 2x8mux:inst2.A[2]
D[3] => 2x8mux:inst2.A[3]
D[4] => 2x8mux:inst2.A[4]
D[5] => 2x8mux:inst2.A[5]
D[6] => 2x8mux:inst2.A[6]
D[7] => 2x8mux:inst2.A[7]
C[0] => 2x8mux:inst2.B[0]
C[1] => 2x8mux:inst2.B[1]
C[2] => 2x8mux:inst2.B[2]
C[3] => 2x8mux:inst2.B[3]
C[4] => 2x8mux:inst2.B[4]
C[5] => 2x8mux:inst2.B[5]
C[6] => 2x8mux:inst2.B[6]
C[7] => 2x8mux:inst2.B[7]
B[0] => 2x8mux:inst3.A[0]
B[1] => 2x8mux:inst3.A[1]
B[2] => 2x8mux:inst3.A[2]
B[3] => 2x8mux:inst3.A[3]
B[4] => 2x8mux:inst3.A[4]
B[5] => 2x8mux:inst3.A[5]
B[6] => 2x8mux:inst3.A[6]
B[7] => 2x8mux:inst3.A[7]
A[0] => 2x8mux:inst3.B[0]
A[1] => 2x8mux:inst3.B[1]
A[2] => 2x8mux:inst3.B[2]
A[3] => 2x8mux:inst3.B[3]
A[4] => 2x8mux:inst3.B[4]
A[5] => 2x8mux:inst3.B[5]
A[6] => 2x8mux:inst3.B[6]
A[7] => 2x8mux:inst3.B[7]


|CPU|aluctrl:inst2|mux16x8:inst8|mux4x8:inst8|2x8mux:inst4
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|CPU|aluctrl:inst2|mux16x8:inst8|mux4x8:inst8|2x8mux:inst2
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|CPU|aluctrl:inst2|mux16x8:inst8|mux4x8:inst8|2x8mux:inst3
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|CPU|aluctrl:inst2|mux16x8:inst8|mux4x8:inst9
Y[0] <= 2x8mux:inst4.Y[0]
Y[1] <= 2x8mux:inst4.Y[1]
Y[2] <= 2x8mux:inst4.Y[2]
Y[3] <= 2x8mux:inst4.Y[3]
Y[4] <= 2x8mux:inst4.Y[4]
Y[5] <= 2x8mux:inst4.Y[5]
Y[6] <= 2x8mux:inst4.Y[6]
Y[7] <= 2x8mux:inst4.Y[7]
Sel[0] => 2x8mux:inst2.SEL
Sel[0] => 2x8mux:inst3.SEL
Sel[1] => 2x8mux:inst4.SEL
D[0] => 2x8mux:inst2.A[0]
D[1] => 2x8mux:inst2.A[1]
D[2] => 2x8mux:inst2.A[2]
D[3] => 2x8mux:inst2.A[3]
D[4] => 2x8mux:inst2.A[4]
D[5] => 2x8mux:inst2.A[5]
D[6] => 2x8mux:inst2.A[6]
D[7] => 2x8mux:inst2.A[7]
C[0] => 2x8mux:inst2.B[0]
C[1] => 2x8mux:inst2.B[1]
C[2] => 2x8mux:inst2.B[2]
C[3] => 2x8mux:inst2.B[3]
C[4] => 2x8mux:inst2.B[4]
C[5] => 2x8mux:inst2.B[5]
C[6] => 2x8mux:inst2.B[6]
C[7] => 2x8mux:inst2.B[7]
B[0] => 2x8mux:inst3.A[0]
B[1] => 2x8mux:inst3.A[1]
B[2] => 2x8mux:inst3.A[2]
B[3] => 2x8mux:inst3.A[3]
B[4] => 2x8mux:inst3.A[4]
B[5] => 2x8mux:inst3.A[5]
B[6] => 2x8mux:inst3.A[6]
B[7] => 2x8mux:inst3.A[7]
A[0] => 2x8mux:inst3.B[0]
A[1] => 2x8mux:inst3.B[1]
A[2] => 2x8mux:inst3.B[2]
A[3] => 2x8mux:inst3.B[3]
A[4] => 2x8mux:inst3.B[4]
A[5] => 2x8mux:inst3.B[5]
A[6] => 2x8mux:inst3.B[6]
A[7] => 2x8mux:inst3.B[7]


|CPU|aluctrl:inst2|mux16x8:inst8|mux4x8:inst9|2x8mux:inst4
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|CPU|aluctrl:inst2|mux16x8:inst8|mux4x8:inst9|2x8mux:inst2
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|CPU|aluctrl:inst2|mux16x8:inst8|mux4x8:inst9|2x8mux:inst3
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|CPU|aluctrl:inst2|lpm_constant10:inst5
result[0] <= lpm_constant:LPM_CONSTANT_component.result
result[1] <= lpm_constant:LPM_CONSTANT_component.result
result[2] <= lpm_constant:LPM_CONSTANT_component.result
result[3] <= lpm_constant:LPM_CONSTANT_component.result
result[4] <= lpm_constant:LPM_CONSTANT_component.result
result[5] <= lpm_constant:LPM_CONSTANT_component.result
result[6] <= lpm_constant:LPM_CONSTANT_component.result
result[7] <= lpm_constant:LPM_CONSTANT_component.result


|CPU|aluctrl:inst2|lpm_constant10:inst5|lpm_constant:LPM_CONSTANT_component
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>


|CPU|aluctrl:inst2|lpm_constant11:inst6
result[0] <= lpm_constant:LPM_CONSTANT_component.result
result[1] <= lpm_constant:LPM_CONSTANT_component.result
result[2] <= lpm_constant:LPM_CONSTANT_component.result
result[3] <= lpm_constant:LPM_CONSTANT_component.result
result[4] <= lpm_constant:LPM_CONSTANT_component.result
result[5] <= lpm_constant:LPM_CONSTANT_component.result
result[6] <= lpm_constant:LPM_CONSTANT_component.result
result[7] <= lpm_constant:LPM_CONSTANT_component.result


|CPU|aluctrl:inst2|lpm_constant11:inst6|lpm_constant:LPM_CONSTANT_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>


|CPU|aluctrl:inst2|lpm_constant7:inst1
result[0] <= lpm_constant:LPM_CONSTANT_component.result
result[1] <= lpm_constant:LPM_CONSTANT_component.result
result[2] <= lpm_constant:LPM_CONSTANT_component.result
result[3] <= lpm_constant:LPM_CONSTANT_component.result
result[4] <= lpm_constant:LPM_CONSTANT_component.result
result[5] <= lpm_constant:LPM_CONSTANT_component.result
result[6] <= lpm_constant:LPM_CONSTANT_component.result
result[7] <= lpm_constant:LPM_CONSTANT_component.result


|CPU|aluctrl:inst2|lpm_constant7:inst1|lpm_constant:LPM_CONSTANT_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>


|CPU|aluctrl:inst2|lpm_constant8:inst3
result[0] <= lpm_constant:LPM_CONSTANT_component.result
result[1] <= lpm_constant:LPM_CONSTANT_component.result
result[2] <= lpm_constant:LPM_CONSTANT_component.result
result[3] <= lpm_constant:LPM_CONSTANT_component.result
result[4] <= lpm_constant:LPM_CONSTANT_component.result
result[5] <= lpm_constant:LPM_CONSTANT_component.result
result[6] <= lpm_constant:LPM_CONSTANT_component.result
result[7] <= lpm_constant:LPM_CONSTANT_component.result


|CPU|aluctrl:inst2|lpm_constant8:inst3|lpm_constant:LPM_CONSTANT_component
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>


|CPU|aluctrl:inst2|lpm_constant12:inst7
result[0] <= lpm_constant:LPM_CONSTANT_component.result
result[1] <= lpm_constant:LPM_CONSTANT_component.result
result[2] <= lpm_constant:LPM_CONSTANT_component.result
result[3] <= lpm_constant:LPM_CONSTANT_component.result
result[4] <= lpm_constant:LPM_CONSTANT_component.result
result[5] <= lpm_constant:LPM_CONSTANT_component.result
result[6] <= lpm_constant:LPM_CONSTANT_component.result
result[7] <= lpm_constant:LPM_CONSTANT_component.result


|CPU|aluctrl:inst2|lpm_constant12:inst7|lpm_constant:LPM_CONSTANT_component
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>


|CPU|aluctrl:inst2|lpm_constant9:inst4
result[0] <= lpm_constant:LPM_CONSTANT_component.result
result[1] <= lpm_constant:LPM_CONSTANT_component.result
result[2] <= lpm_constant:LPM_CONSTANT_component.result
result[3] <= lpm_constant:LPM_CONSTANT_component.result
result[4] <= lpm_constant:LPM_CONSTANT_component.result
result[5] <= lpm_constant:LPM_CONSTANT_component.result
result[6] <= lpm_constant:LPM_CONSTANT_component.result
result[7] <= lpm_constant:LPM_CONSTANT_component.result


|CPU|aluctrl:inst2|lpm_constant9:inst4|lpm_constant:LPM_CONSTANT_component
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>


|CPU|aluctrl:inst2|lpm_constant13:inst10
result[0] <= lpm_constant:LPM_CONSTANT_component.result
result[1] <= lpm_constant:LPM_CONSTANT_component.result
result[2] <= lpm_constant:LPM_CONSTANT_component.result
result[3] <= lpm_constant:LPM_CONSTANT_component.result
result[4] <= lpm_constant:LPM_CONSTANT_component.result
result[5] <= lpm_constant:LPM_CONSTANT_component.result
result[6] <= lpm_constant:LPM_CONSTANT_component.result
result[7] <= lpm_constant:LPM_CONSTANT_component.result


|CPU|aluctrl:inst2|lpm_constant13:inst10|lpm_constant:LPM_CONSTANT_component
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>


|CPU|aluctrl:inst2|lpm_constant14:inst11
result[0] <= lpm_constant:LPM_CONSTANT_component.result
result[1] <= lpm_constant:LPM_CONSTANT_component.result
result[2] <= lpm_constant:LPM_CONSTANT_component.result
result[3] <= lpm_constant:LPM_CONSTANT_component.result
result[4] <= lpm_constant:LPM_CONSTANT_component.result
result[5] <= lpm_constant:LPM_CONSTANT_component.result
result[6] <= lpm_constant:LPM_CONSTANT_component.result
result[7] <= lpm_constant:LPM_CONSTANT_component.result


|CPU|aluctrl:inst2|lpm_constant14:inst11|lpm_constant:LPM_CONSTANT_component
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>


