// Seed: 1430122473
module module_0;
  id_1 :
  assert property (@(negedge 1) id_1 * 1)
  else $display;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_11;
  assign id_10 = 'b0;
  initial begin : LABEL_0
    wait (1);
    id_6 = id_6;
  end
  assign id_10 = id_7;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_10 = id_7;
endmodule
