INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/akomm/Desktop/School/Xilinx/ECE448_Lab_1_Exercise/ECE448_Lab_1_Exercise.srcs/sim_1/new/Lab_1_Exercise_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Lab_1_Exercise_tb'
