/* IMAGE 0 LABELS */
#ifndef IMAGE_0_CODE_ADDRESSES
#define IMAGE_0_CODE_ADDRESSES

#define image_0_start_task_initialization_task        (0x18)
#define image_0_initialization_task        (0x18)
#define image_0_start_task_ghost_reporting_1st_wakeup_request        (0x1008)
#define image_0_ghost_reporting_1st_wakeup_request        (0x1008)
#define image_0_start_task_budget_allocator_1st_wakeup_request        (0x774)
#define image_0_budget_allocator_1st_wakeup_request        (0x774)
#define image_0_start_task_debug_routine        (0x94)
#define image_0_debug_routine        (0x94)
#define image_0_start_task_ds_tx_task_wakeup_request        (0x430)
#define image_0_ds_tx_task_wakeup_request        (0x430)
#define image_0_start_task_flush_task_1st_wakeup_request        (0xa88)
#define image_0_flush_task_1st_wakeup_request        (0xa88)
#define image_0_start_task_service_queues_update_fifo_read_1st_wakeup_request        (0x13f0)
#define image_0_service_queues_update_fifo_read_1st_wakeup_request        (0x13f0)
#define image_0_start_task_service_queues_tx_task_wakeup_request        (0x1480)
#define image_0_service_queues_tx_task_wakeup_request        (0x1480)
#define image_0_start_task_budget_allocator_sq_1st_wakeup_request        (0x16c8)
#define image_0_budget_allocator_sq_1st_wakeup_request        (0x16c8)
#define image_0_start_task_update_fifo_ds_read_1st_wakeup_request        (0x180)
#define image_0_update_fifo_ds_read_1st_wakeup_request        (0x180)
#define image_0_debug_routine_handler        (0xc)
#define image_0_ds_tx_scheduling_update_status        (0x668)
#define image_0_ds_tx_scheduling_action_not_valid        (0x730)
#define image_0_basic_scheduler_update_dwrr        (0xc2c)
#define image_0_complex_scheduler_update_dwrr_basic_schedulers        (0xd3c)
#define image_0_complex_scheduler_update_dwrr_complex_schedulers        (0xd4c)
#define image_0_complex_scheduler_update_dwrr_queues        (0xd5c)
#define image_0_basic_rate_limiter_complex_scheduler        (0xd6c)
#define image_0_basic_rate_limiter_basic_scheduler_no_cs        (0xda4)
#define image_0_basic_rate_limiter_queue_with_cs_bs        (0xdd8)
#define image_0_basic_rate_limiter_queue_with_bs        (0xe2c)
#define image_0_complex_rate_limiter_queue_sir        (0xe68)
#define image_0_complex_rate_limiter_queue_pir        (0xea4)
#define image_0_complex_rate_limiter_basic_scheduler_sir        (0xee0)
#define image_0_complex_rate_limiter_basic_scheduler_pir        (0xf1c)
#define image_0_scheduling_service_queues_update_status        (0x15ac)
#define image_0_scheduling_service_queues_action_not_valid        (0x1690)

#endif

/* IMAGE 1 LABELS */
#ifndef IMAGE_1_CODE_ADDRESSES
#define IMAGE_1_CODE_ADDRESSES

#define image_1_start_task_initialization_task        (0x18)
#define image_1_initialization_task        (0x18)
#define image_1_start_task_processing_wakeup_request        (0x54)
#define image_1_processing_wakeup_request        (0x54)
#define image_1_start_task_debug_routine        (0x2c8c)
#define image_1_debug_routine        (0x2c8c)
#define image_1_start_task_cpu_rx_wakeup_request        (0x3ab8)
#define image_1_cpu_rx_wakeup_request        (0x3ab8)
#define image_1_start_task_cpu_recycle_wakeup_request        (0x461c)
#define image_1_cpu_recycle_wakeup_request        (0x461c)
#define image_1_start_task_interrupt_coalescing_1st_wakeup_request        (0x4770)
#define image_1_interrupt_coalescing_1st_wakeup_request        (0x4770)
#define image_1_tmp8        (0x4264)
#define image_1_info_string0        (0x4264)
#define image_1_info_string1        (0x4264)
#define image_1_info_string2        (0x4264)
#define image_1_info_string3        (0x4264)
#define image_1_info_string4        (0x4264)
#define image_1_info_string5        (0x4264)
#define image_1_info_string6        (0x4264)
#define image_1_section_abbrev        (0x4264)
#define image_1_section_info        (0x4264)
#define image_1_cu_begin0        (0x4264)
#define image_1_debug_range        (0x4264)
#define image_1_debug_ranges0        (0x4264)
#define image_1_debug_macinfo        (0x4264)
#define image_1_cu_macro_begin0        (0x4264)
#define image_1_line_table_start0        (0x4264)
#define image_1_start_task_cpu_rx_meter_budget_allocator_1st_wakeup_request        (0x4264)
#define image_1_cpu_rx_meter_budget_allocator_1st_wakeup_request        (0x4264)
#define image_1_start_task_cpu_rx_copy_wakeup_request        (0x2d78)
#define image_1_cpu_rx_copy_wakeup_request        (0x2d78)
#define image_1_start_task_spdsvc_gen_wakeup_request        (0x54e0)
#define image_1_spdsvc_gen_wakeup_request        (0x54e0)
#define image_1_start_task_common_reprocessing_wakeup_request        (0x5660)
#define image_1_common_reprocessing_wakeup_request        (0x5660)
#define image_1_c_cpu_rx_task        (0x3df8)
#define image_1_func_begin0        (0x3df8)
#define image_1_start_task_c_cpu_rx_wakeup_request        (0x3df8)
#define image_1_c_cpu_rx_wakeup_request        (0x3df8)
#define image_1_debug_routine_handler        (0xc)
#define image_1_processing_check_wlan_llcsnap        (0x708)
#define image_1_processing_done        (0x924)
#define image_1_action_gpe        (0x1a00)
#define image_1_action_exception        (0x1a14)
#define image_1_gpe_sop_push_replace_ddr_sram_32        (0x1a54)
#define image_1_gpe_sop_push_replace_sram_32_64        (0x1a98)
#define image_1_gpe_sop_push_replace_sram_64        (0x1aac)
#define image_1_gpe_sop_push_replace_sram_64_32        (0x1ac0)
#define image_1_gpe_sop_pull_replace_ddr_sram_32        (0x1ad4)
#define image_1_gpe_sop_pull_replace_sram_32_64        (0x1b18)
#define image_1_gpe_sop_pull_replace_sram_64        (0x1b68)
#define image_1_gpe_sop_pull_replace_sram_64_32        (0x1ba4)
#define image_1_gpe_replace_pointer_32_sram        (0x1bf4)
#define image_1_gpe_replace_pointer_64_sram        (0x1c18)
#define image_1_gpe_replace_16        (0x1c3c)
#define image_1_gpe_replace_32        (0x1c70)
#define image_1_gpe_replace_bits_16        (0x1c94)
#define image_1_gpe_copy_add_16_cl        (0x1cc0)
#define image_1_gpe_copy_add_16_sram        (0x1ccc)
#define image_1_gpe_copy_bits_16_cl        (0x1d14)
#define image_1_gpe_copy_bits_16_sram        (0x1d20)
#define image_1_gpe_insert_16        (0x1d68)
#define image_1_gpe_delete_16        (0x1dd0)
#define image_1_gpe_decrement_8        (0x1e10)
#define image_1_gpe_apply_icsum_16        (0x1e34)
#define image_1_gpe_apply_icsum_nz_16        (0x1e58)
#define image_1_gpe_compute_csum_16_cl        (0x1e94)
#define image_1_gpe_compute_csum_16_sram        (0x1ea0)
#define image_1_gpe_buffer_copy_16_sram        (0x1ee0)
#define image_1_gpe_buffer_copy_16_ddr        (0x1f0c)
#define image_1_tcam_cmd_ic_submit        (0x1f6c)
#define image_1_tcam_cmd_outer_tpid        (0x1fb0)
#define image_1_tcam_cmd_inner_tpid        (0x1fc8)
#define image_1_tcam_cmd_ethertype        (0x1fe0)
#define image_1_tcam_cmd_outer_vid        (0x1ff8)
#define image_1_tcam_cmd_inner_vid        (0x2010)
#define image_1_tcam_cmd_outer_pbit        (0x2028)
#define image_1_tcam_cmd_inner_pbit        (0x2040)
#define image_1_tcam_cmd_vlan_num        (0x2058)
#define image_1_tcam_cmd_ip_protocol        (0x2070)
#define image_1_tcam_cmd_l3_protocol        (0x2088)
#define image_1_tcam_cmd_tos        (0x20a0)
#define image_1_tcam_cmd_network_layer        (0x20b8)
#define image_1_tcam_cmd_ingress_port        (0x20d8)
#define image_1_tcam_cmd_gem_flow        (0x20f0)
#define image_1_tcam_cmd_ipv6_label        (0x2108)
#define image_1_tcam_cmd_src_ip        (0x2134)
#define image_1_tcam_cmd_src_ipv6_masked        (0x2188)
#define image_1_tcam_cmd_dst_ip        (0x21bc)
#define image_1_tcam_cmd_dst_ipv6_masked        (0x2210)
#define image_1_tcam_cmd_src_port        (0x2244)
#define image_1_tcam_cmd_dst_port        (0x225c)
#define image_1_tcam_cmd_src_mac        (0x2274)
#define image_1_tcam_cmd_dst_mac        (0x22a0)
#define image_1_tcam_cmd_generic_l2        (0x22cc)
#define image_1_tcam_cmd_generic_l3        (0x2300)
#define image_1_tcam_cmd_generic_l4        (0x2334)

#endif

/* IMAGE 2 LABELS */
#ifndef IMAGE_2_CODE_ADDRESSES
#define IMAGE_2_CODE_ADDRESSES

#define image_2_start_task_initialization_task        (0x18)
#define image_2_initialization_task        (0x18)
#define image_2_start_task_processing_wakeup_request        (0x180)
#define image_2_processing_wakeup_request        (0x180)
#define image_2_start_task_cpu_tx_wakeup_request        (0x2db8)
#define image_2_cpu_tx_wakeup_request        (0x2db8)
#define image_2_start_task_debug_routine        (0x54)
#define image_2_debug_routine        (0x54)
#define image_2_start_task_cpu_recycle_wakeup_request        (0x32e4)
#define image_2_cpu_recycle_wakeup_request        (0x32e4)
#define image_2_start_task_interrupt_coalescing_1st_wakeup_request        (0x3730)
#define image_2_interrupt_coalescing_1st_wakeup_request        (0x3730)
#define image_2_debug_routine_handler        (0xc)
#define image_2_processing_check_wlan_llcsnap        (0x834)
#define image_2_processing_done        (0xa50)
#define image_2_action_gpe        (0x1b2c)
#define image_2_action_exception        (0x1b40)
#define image_2_gpe_sop_push_replace_ddr_sram_32        (0x1b80)
#define image_2_gpe_sop_push_replace_sram_32_64        (0x1bc4)
#define image_2_gpe_sop_push_replace_sram_64        (0x1bd8)
#define image_2_gpe_sop_push_replace_sram_64_32        (0x1bec)
#define image_2_gpe_sop_pull_replace_ddr_sram_32        (0x1c00)
#define image_2_gpe_sop_pull_replace_sram_32_64        (0x1c44)
#define image_2_gpe_sop_pull_replace_sram_64        (0x1c94)
#define image_2_gpe_sop_pull_replace_sram_64_32        (0x1cd0)
#define image_2_gpe_replace_pointer_32_sram        (0x1d20)
#define image_2_gpe_replace_pointer_64_sram        (0x1d44)
#define image_2_gpe_replace_16        (0x1d68)
#define image_2_gpe_replace_32        (0x1d9c)
#define image_2_gpe_replace_bits_16        (0x1dc0)
#define image_2_gpe_copy_add_16_cl        (0x1dec)
#define image_2_gpe_copy_add_16_sram        (0x1df8)
#define image_2_gpe_copy_bits_16_cl        (0x1e40)
#define image_2_gpe_copy_bits_16_sram        (0x1e4c)
#define image_2_gpe_insert_16        (0x1e94)
#define image_2_gpe_delete_16        (0x1efc)
#define image_2_gpe_decrement_8        (0x1f3c)
#define image_2_gpe_apply_icsum_16        (0x1f60)
#define image_2_gpe_apply_icsum_nz_16        (0x1f84)
#define image_2_gpe_compute_csum_16_cl        (0x1fc0)
#define image_2_gpe_compute_csum_16_sram        (0x1fcc)
#define image_2_gpe_buffer_copy_16_sram        (0x200c)
#define image_2_gpe_buffer_copy_16_ddr        (0x2038)
#define image_2_tcam_cmd_ic_submit        (0x2098)
#define image_2_tcam_cmd_outer_tpid        (0x20dc)
#define image_2_tcam_cmd_inner_tpid        (0x20f4)
#define image_2_tcam_cmd_ethertype        (0x210c)
#define image_2_tcam_cmd_outer_vid        (0x2124)
#define image_2_tcam_cmd_inner_vid        (0x213c)
#define image_2_tcam_cmd_outer_pbit        (0x2154)
#define image_2_tcam_cmd_inner_pbit        (0x216c)
#define image_2_tcam_cmd_vlan_num        (0x2184)
#define image_2_tcam_cmd_ip_protocol        (0x219c)
#define image_2_tcam_cmd_l3_protocol        (0x21b4)
#define image_2_tcam_cmd_tos        (0x21cc)
#define image_2_tcam_cmd_network_layer        (0x21e4)
#define image_2_tcam_cmd_ingress_port        (0x2204)
#define image_2_tcam_cmd_gem_flow        (0x221c)
#define image_2_tcam_cmd_ipv6_label        (0x2234)
#define image_2_tcam_cmd_src_ip        (0x2260)
#define image_2_tcam_cmd_src_ipv6_masked        (0x22b4)
#define image_2_tcam_cmd_dst_ip        (0x22e8)
#define image_2_tcam_cmd_dst_ipv6_masked        (0x233c)
#define image_2_tcam_cmd_src_port        (0x2370)
#define image_2_tcam_cmd_dst_port        (0x2388)
#define image_2_tcam_cmd_src_mac        (0x23a0)
#define image_2_tcam_cmd_dst_mac        (0x23cc)
#define image_2_tcam_cmd_generic_l2        (0x23f8)
#define image_2_tcam_cmd_generic_l3        (0x242c)
#define image_2_tcam_cmd_generic_l4        (0x2460)

#endif

/* IMAGE 3 LABELS */
#ifndef IMAGE_3_CODE_ADDRESSES
#define IMAGE_3_CODE_ADDRESSES

#define image_3_start_task_initialization_task        (0x18)
#define image_3_initialization_task        (0x18)
#define image_3_start_task_update_fifo_us_read_1st_wakeup_request        (0x1710)
#define image_3_update_fifo_us_read_1st_wakeup_request        (0x1710)
#define image_3_start_task_tx_task_1st_wakeup_request        (0x2bc)
#define image_3_tx_task_1st_wakeup_request        (0x2bc)
#define image_3_start_task_budget_allocator_1st_wakeup_request        (0xa48)
#define image_3_budget_allocator_1st_wakeup_request        (0xa48)
#define image_3_start_task_debug_routine        (0xdc)
#define image_3_debug_routine        (0xdc)
#define image_3_start_task_gpon_control_wakeup_request        (0x1c8)
#define image_3_gpon_control_wakeup_request        (0x1c8)
#define image_3_start_task_ovl_budget_allocator_1st_wakeup_request        (0xdac)
#define image_3_ovl_budget_allocator_1st_wakeup_request        (0xdac)
#define image_3_start_task_flush_task_1st_wakeup_request        (0x1438)
#define image_3_flush_task_1st_wakeup_request        (0x1438)
#define image_3_start_task_wan_tx_ddr_read_1st_wakeup_request        (0x106c)
#define image_3_wan_tx_ddr_read_1st_wakeup_request        (0x106c)
#define image_3_start_task_wan_tx_psram_write_1st_wakeup_request        (0x121c)
#define image_3_wan_tx_psram_write_1st_wakeup_request        (0x121c)
#define image_3_debug_routine_handler        (0xc)
#define image_3_scheduling_update_status        (0x5bc)
#define image_3_scheduling_action_not_valid        (0x738)
#define image_3_basic_scheduler_update_dwrr        (0x8a4)
#define image_3_complex_scheduler_update_dwrr_basic_schedulers        (0xa04)
#define image_3_complex_scheduler_update_dwrr_complex_schedulers        (0xa14)
#define image_3_complex_scheduler_update_dwrr_queues        (0xa24)
#define image_3_basic_rate_limiter_complex_scheduler        (0xe6c)
#define image_3_basic_rate_limiter_basic_scheduler_no_cs        (0xea4)
#define image_3_basic_rate_limiter_queue_with_cs_bs        (0xed8)
#define image_3_basic_rate_limiter_queue_with_bs        (0xf2c)
#define image_3_ovl_rate_limiter        (0xf68)
#define image_3_complex_rate_limiter_queue_sir        (0xf7c)
#define image_3_complex_rate_limiter_queue_pir        (0xfb8)
#define image_3_complex_rate_limiter_basic_scheduler_sir        (0xff4)
#define image_3_complex_rate_limiter_basic_scheduler_pir        (0x1030)

#endif

/* IMAGE 4 LABELS */
#ifndef IMAGE_4_CODE_ADDRESSES
#define IMAGE_4_CODE_ADDRESSES

#define image_4_start_task_initialization_task        (0x18)
#define image_4_initialization_task        (0x18)
#define image_4_start_task_processing_wakeup_request        (0x54)
#define image_4_processing_wakeup_request        (0x54)
#define image_4_start_task_debug_routine        (0x2c8c)
#define image_4_debug_routine        (0x2c8c)
#define image_4_start_task_dhd_tx_post_wakeup_request        (0x3ba4)
#define image_4_dhd_tx_post_wakeup_request        (0x3ba4)
#define image_4_start_task_dhd_tx_post_update_fifo_wakeup_request        (0x3b4c)
#define image_4_dhd_tx_post_update_fifo_wakeup_request        (0x3b4c)
#define image_4_start_task_dhd_timer_1st_wakeup_request        (0x39b8)
#define image_4_dhd_timer_1st_wakeup_request        (0x39b8)
#define image_4_start_task_dhd_mcast_wakeup_request        (0x33e8)
#define image_4_dhd_mcast_wakeup_request        (0x33e8)
#define image_4_debug_routine_handler        (0xc)
#define image_4_processing_check_wlan_llcsnap        (0x708)
#define image_4_processing_done        (0x924)
#define image_4_action_gpe        (0x1a00)
#define image_4_action_exception        (0x1a14)
#define image_4_gpe_sop_push_replace_ddr_sram_32        (0x1a54)
#define image_4_gpe_sop_push_replace_sram_32_64        (0x1a98)
#define image_4_gpe_sop_push_replace_sram_64        (0x1aac)
#define image_4_gpe_sop_push_replace_sram_64_32        (0x1ac0)
#define image_4_gpe_sop_pull_replace_ddr_sram_32        (0x1ad4)
#define image_4_gpe_sop_pull_replace_sram_32_64        (0x1b18)
#define image_4_gpe_sop_pull_replace_sram_64        (0x1b68)
#define image_4_gpe_sop_pull_replace_sram_64_32        (0x1ba4)
#define image_4_gpe_replace_pointer_32_sram        (0x1bf4)
#define image_4_gpe_replace_pointer_64_sram        (0x1c18)
#define image_4_gpe_replace_16        (0x1c3c)
#define image_4_gpe_replace_32        (0x1c70)
#define image_4_gpe_replace_bits_16        (0x1c94)
#define image_4_gpe_copy_add_16_cl        (0x1cc0)
#define image_4_gpe_copy_add_16_sram        (0x1ccc)
#define image_4_gpe_copy_bits_16_cl        (0x1d14)
#define image_4_gpe_copy_bits_16_sram        (0x1d20)
#define image_4_gpe_insert_16        (0x1d68)
#define image_4_gpe_delete_16        (0x1dd0)
#define image_4_gpe_decrement_8        (0x1e10)
#define image_4_gpe_apply_icsum_16        (0x1e34)
#define image_4_gpe_apply_icsum_nz_16        (0x1e58)
#define image_4_gpe_compute_csum_16_cl        (0x1e94)
#define image_4_gpe_compute_csum_16_sram        (0x1ea0)
#define image_4_gpe_buffer_copy_16_sram        (0x1ee0)
#define image_4_gpe_buffer_copy_16_ddr        (0x1f0c)
#define image_4_tcam_cmd_ic_submit        (0x1f6c)
#define image_4_tcam_cmd_outer_tpid        (0x1fb0)
#define image_4_tcam_cmd_inner_tpid        (0x1fc8)
#define image_4_tcam_cmd_ethertype        (0x1fe0)
#define image_4_tcam_cmd_outer_vid        (0x1ff8)
#define image_4_tcam_cmd_inner_vid        (0x2010)
#define image_4_tcam_cmd_outer_pbit        (0x2028)
#define image_4_tcam_cmd_inner_pbit        (0x2040)
#define image_4_tcam_cmd_vlan_num        (0x2058)
#define image_4_tcam_cmd_ip_protocol        (0x2070)
#define image_4_tcam_cmd_l3_protocol        (0x2088)
#define image_4_tcam_cmd_tos        (0x20a0)
#define image_4_tcam_cmd_network_layer        (0x20b8)
#define image_4_tcam_cmd_ingress_port        (0x20d8)
#define image_4_tcam_cmd_gem_flow        (0x20f0)
#define image_4_tcam_cmd_ipv6_label        (0x2108)
#define image_4_tcam_cmd_src_ip        (0x2134)
#define image_4_tcam_cmd_src_ipv6_masked        (0x2188)
#define image_4_tcam_cmd_dst_ip        (0x21bc)
#define image_4_tcam_cmd_dst_ipv6_masked        (0x2210)
#define image_4_tcam_cmd_src_port        (0x2244)
#define image_4_tcam_cmd_dst_port        (0x225c)
#define image_4_tcam_cmd_src_mac        (0x2274)
#define image_4_tcam_cmd_dst_mac        (0x22a0)
#define image_4_tcam_cmd_generic_l2        (0x22cc)
#define image_4_tcam_cmd_generic_l3        (0x2300)
#define image_4_tcam_cmd_generic_l4        (0x2334)

#endif

/* IMAGE 5 LABELS */
#ifndef IMAGE_5_CODE_ADDRESSES
#define IMAGE_5_CODE_ADDRESSES

#define image_5_start_task_initialization_task        (0x18)
#define image_5_initialization_task        (0x18)
#define image_5_start_task_processing_wakeup_request        (0x54)
#define image_5_processing_wakeup_request        (0x54)
#define image_5_start_task_debug_routine        (0x2c8c)
#define image_5_debug_routine        (0x2c8c)
#define image_5_start_task_dhd_tx_complete_wakeup_request        (0x3144)
#define image_5_dhd_tx_complete_wakeup_request        (0x3144)
#define image_5_start_task_dhd_rx_complete_wakeup_request        (0x3484)
#define image_5_dhd_rx_complete_wakeup_request        (0x3484)
#define image_5_debug_routine_handler        (0xc)
#define image_5_processing_check_wlan_llcsnap        (0x708)
#define image_5_processing_done        (0x924)
#define image_5_action_gpe        (0x1a00)
#define image_5_action_exception        (0x1a14)
#define image_5_gpe_sop_push_replace_ddr_sram_32        (0x1a54)
#define image_5_gpe_sop_push_replace_sram_32_64        (0x1a98)
#define image_5_gpe_sop_push_replace_sram_64        (0x1aac)
#define image_5_gpe_sop_push_replace_sram_64_32        (0x1ac0)
#define image_5_gpe_sop_pull_replace_ddr_sram_32        (0x1ad4)
#define image_5_gpe_sop_pull_replace_sram_32_64        (0x1b18)
#define image_5_gpe_sop_pull_replace_sram_64        (0x1b68)
#define image_5_gpe_sop_pull_replace_sram_64_32        (0x1ba4)
#define image_5_gpe_replace_pointer_32_sram        (0x1bf4)
#define image_5_gpe_replace_pointer_64_sram        (0x1c18)
#define image_5_gpe_replace_16        (0x1c3c)
#define image_5_gpe_replace_32        (0x1c70)
#define image_5_gpe_replace_bits_16        (0x1c94)
#define image_5_gpe_copy_add_16_cl        (0x1cc0)
#define image_5_gpe_copy_add_16_sram        (0x1ccc)
#define image_5_gpe_copy_bits_16_cl        (0x1d14)
#define image_5_gpe_copy_bits_16_sram        (0x1d20)
#define image_5_gpe_insert_16        (0x1d68)
#define image_5_gpe_delete_16        (0x1dd0)
#define image_5_gpe_decrement_8        (0x1e10)
#define image_5_gpe_apply_icsum_16        (0x1e34)
#define image_5_gpe_apply_icsum_nz_16        (0x1e58)
#define image_5_gpe_compute_csum_16_cl        (0x1e94)
#define image_5_gpe_compute_csum_16_sram        (0x1ea0)
#define image_5_gpe_buffer_copy_16_sram        (0x1ee0)
#define image_5_gpe_buffer_copy_16_ddr        (0x1f0c)
#define image_5_tcam_cmd_ic_submit        (0x1f6c)
#define image_5_tcam_cmd_outer_tpid        (0x1fb0)
#define image_5_tcam_cmd_inner_tpid        (0x1fc8)
#define image_5_tcam_cmd_ethertype        (0x1fe0)
#define image_5_tcam_cmd_outer_vid        (0x1ff8)
#define image_5_tcam_cmd_inner_vid        (0x2010)
#define image_5_tcam_cmd_outer_pbit        (0x2028)
#define image_5_tcam_cmd_inner_pbit        (0x2040)
#define image_5_tcam_cmd_vlan_num        (0x2058)
#define image_5_tcam_cmd_ip_protocol        (0x2070)
#define image_5_tcam_cmd_l3_protocol        (0x2088)
#define image_5_tcam_cmd_tos        (0x20a0)
#define image_5_tcam_cmd_network_layer        (0x20b8)
#define image_5_tcam_cmd_ingress_port        (0x20d8)
#define image_5_tcam_cmd_gem_flow        (0x20f0)
#define image_5_tcam_cmd_ipv6_label        (0x2108)
#define image_5_tcam_cmd_src_ip        (0x2134)
#define image_5_tcam_cmd_src_ipv6_masked        (0x2188)
#define image_5_tcam_cmd_dst_ip        (0x21bc)
#define image_5_tcam_cmd_dst_ipv6_masked        (0x2210)
#define image_5_tcam_cmd_src_port        (0x2244)
#define image_5_tcam_cmd_dst_port        (0x225c)
#define image_5_tcam_cmd_src_mac        (0x2274)
#define image_5_tcam_cmd_dst_mac        (0x22a0)
#define image_5_tcam_cmd_generic_l2        (0x22cc)
#define image_5_tcam_cmd_generic_l3        (0x2300)
#define image_5_tcam_cmd_generic_l4        (0x2334)

#endif

/* COMMON LABELS */
#ifndef COMMON_CODE_ADDRESSES
#define COMMON_CODE_ADDRESSES

#define INVALID_LABEL_ADDRESS 0xFFFFFF

#define TCAM_CMD_DST_IP_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x21bc, 0x22e8, INVALID_LABEL_ADDRESS, 0x21bc, 0x21bc}
#define TCAM_CMD_DST_IPV6_MASKED_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x2210, 0x233c, INVALID_LABEL_ADDRESS, 0x2210, 0x2210}
#define TCAM_CMD_DST_MAC_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x22a0, 0x23cc, INVALID_LABEL_ADDRESS, 0x22a0, 0x22a0}
#define TCAM_CMD_DST_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x225c, 0x2388, INVALID_LABEL_ADDRESS, 0x225c, 0x225c}
#define TCAM_CMD_ETHERTYPE_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x1fe0, 0x210c, INVALID_LABEL_ADDRESS, 0x1fe0, 0x1fe0}
#define TCAM_CMD_GEM_FLOW_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x20f0, 0x221c, INVALID_LABEL_ADDRESS, 0x20f0, 0x20f0}
#define TCAM_CMD_GENERIC_L2_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x22cc, 0x23f8, INVALID_LABEL_ADDRESS, 0x22cc, 0x22cc}
#define TCAM_CMD_GENERIC_L3_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x2300, 0x242c, INVALID_LABEL_ADDRESS, 0x2300, 0x2300}
#define TCAM_CMD_GENERIC_L4_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x2334, 0x2460, INVALID_LABEL_ADDRESS, 0x2334, 0x2334}
#define TCAM_CMD_IC_SUBMIT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x1f6c, 0x2098, INVALID_LABEL_ADDRESS, 0x1f6c, 0x1f6c}
#define TCAM_CMD_INGRESS_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x20d8, 0x2204, INVALID_LABEL_ADDRESS, 0x20d8, 0x20d8}
#define TCAM_CMD_INNER_PBIT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x2040, 0x216c, INVALID_LABEL_ADDRESS, 0x2040, 0x2040}
#define TCAM_CMD_INNER_TPID_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x1fc8, 0x20f4, INVALID_LABEL_ADDRESS, 0x1fc8, 0x1fc8}
#define TCAM_CMD_INNER_VID_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x2010, 0x213c, INVALID_LABEL_ADDRESS, 0x2010, 0x2010}
#define TCAM_CMD_IP_PROTOCOL_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x2070, 0x219c, INVALID_LABEL_ADDRESS, 0x2070, 0x2070}
#define TCAM_CMD_IPV6_LABEL_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x2108, 0x2234, INVALID_LABEL_ADDRESS, 0x2108, 0x2108}
#define TCAM_CMD_L3_PROTOCOL_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x2088, 0x21b4, INVALID_LABEL_ADDRESS, 0x2088, 0x2088}
#define TCAM_CMD_NETWORK_LAYER_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x20b8, 0x21e4, INVALID_LABEL_ADDRESS, 0x20b8, 0x20b8}
#define TCAM_CMD_OUTER_PBIT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x2028, 0x2154, INVALID_LABEL_ADDRESS, 0x2028, 0x2028}
#define TCAM_CMD_OUTER_TPID_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x1fb0, 0x20dc, INVALID_LABEL_ADDRESS, 0x1fb0, 0x1fb0}
#define TCAM_CMD_OUTER_VID_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x1ff8, 0x2124, INVALID_LABEL_ADDRESS, 0x1ff8, 0x1ff8}
#define TCAM_CMD_SRC_IP_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x2134, 0x2260, INVALID_LABEL_ADDRESS, 0x2134, 0x2134}
#define TCAM_CMD_SRC_IPV6_MASKED_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x2188, 0x22b4, INVALID_LABEL_ADDRESS, 0x2188, 0x2188}
#define TCAM_CMD_SRC_MAC_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x2274, 0x23a0, INVALID_LABEL_ADDRESS, 0x2274, 0x2274}
#define TCAM_CMD_SRC_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x2244, 0x2370, INVALID_LABEL_ADDRESS, 0x2244, 0x2244}
#define TCAM_CMD_TOS_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x20a0, 0x21cc, INVALID_LABEL_ADDRESS, 0x20a0, 0x20a0}
#define TCAM_CMD_VLAN_NUM_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x2058, 0x2184, INVALID_LABEL_ADDRESS, 0x2058, 0x2058}

#endif

