{"sha": "88119b464e7407b5b455d0c36df16602a569a348", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ODgxMTliNDY0ZTc0MDdiNWI0NTVkMGMzNmRmMTY2MDJhNTY5YTM0OA==", "commit": {"author": {"name": "Kyrylo Tkachov", "email": "kyrylo.tkachov@arm.com", "date": "2017-03-09T10:34:36Z"}, "committer": {"name": "Kyrylo Tkachov", "email": "ktkachov@gcc.gnu.org", "date": "2017-03-09T10:34:36Z"}, "message": "[AArch64] PR target/79913: VEC_SELECT bugs in aarch64 patterns\n\n\tPR target/79913\n\t* config/aarch64/iterators.md (VALL_F16_NO_V2Q): New mode iterator.\n\t(VALL_NO_V2Q): Likewise.\n\t(VDQF_DF): Delete.\n\t* config/aarch64/aarch64-simd.md\n\t(aarch64_dup_lane_<vswap_width_name><mode>): Use VALL_F16_NO_V2Q\n\titerator.\n\t(*aarch64_simd_vec_copy_lane_<vswap_width_name><mode>): Use\n\tVALL_NO_V2Q mode iterator.\n\t(*aarch64_vgetfmulx<mode>): Use VDQF iterator.\n\nFrom-SVN: r245999", "tree": {"sha": "d0cacacb1f947095898d609849168345e65ef66b", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/d0cacacb1f947095898d609849168345e65ef66b"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/88119b464e7407b5b455d0c36df16602a569a348", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/88119b464e7407b5b455d0c36df16602a569a348", "html_url": "https://github.com/Rust-GCC/gccrs/commit/88119b464e7407b5b455d0c36df16602a569a348", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/88119b464e7407b5b455d0c36df16602a569a348/comments", "author": {"login": "ktkachov-arm", "id": 74917949, "node_id": "MDQ6VXNlcjc0OTE3OTQ5", "avatar_url": "https://avatars.githubusercontent.com/u/74917949?v=4", "gravatar_id": "", "url": "https://api.github.com/users/ktkachov-arm", "html_url": "https://github.com/ktkachov-arm", "followers_url": "https://api.github.com/users/ktkachov-arm/followers", "following_url": "https://api.github.com/users/ktkachov-arm/following{/other_user}", "gists_url": "https://api.github.com/users/ktkachov-arm/gists{/gist_id}", "starred_url": "https://api.github.com/users/ktkachov-arm/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/ktkachov-arm/subscriptions", "organizations_url": "https://api.github.com/users/ktkachov-arm/orgs", "repos_url": "https://api.github.com/users/ktkachov-arm/repos", "events_url": "https://api.github.com/users/ktkachov-arm/events{/privacy}", "received_events_url": "https://api.github.com/users/ktkachov-arm/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "8a7df0316d5332199127912ef048cccdc8d86bac", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/8a7df0316d5332199127912ef048cccdc8d86bac", "html_url": "https://github.com/Rust-GCC/gccrs/commit/8a7df0316d5332199127912ef048cccdc8d86bac"}], "stats": {"total": 32, "additions": 24, "deletions": 8}, "files": [{"sha": "a50c7e97e0b63697fb5ed981d29af6c92f5a3101", "filename": "gcc/ChangeLog", "status": "modified", "additions": 13, "deletions": 0, "changes": 13, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/88119b464e7407b5b455d0c36df16602a569a348/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/88119b464e7407b5b455d0c36df16602a569a348/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=88119b464e7407b5b455d0c36df16602a569a348", "patch": "@@ -1,3 +1,16 @@\n+2017-03-09  Kyrylo Tkachov  <kyrylo.tkachov@arm.com>\n+\n+\tPR target/79913\n+\t* config/aarch64/iterators.md (VALL_F16_NO_V2Q): New mode iterator.\n+\t(VALL_NO_V2Q): Likewise.\n+\t(VDQF_DF): Delete.\n+\t* config/aarch64/aarch64-simd.md\n+\t(aarch64_dup_lane_<vswap_width_name><mode>): Use VALL_F16_NO_V2Q\n+\titerator.\n+\t(*aarch64_simd_vec_copy_lane_<vswap_width_name><mode>): Use\n+\tVALL_NO_V2Q mode iterator.\n+\t(*aarch64_vgetfmulx<mode>): Use VDQF iterator.\n+\n 2017-03-09  Martin Liska  <mliska@suse.cz>\n \n \tPR tree-optimization/79631"}, {"sha": "7ad3a76c8fa8bc28b8e0c6314958be7dfcf43457", "filename": "gcc/config/aarch64/aarch64-simd.md", "status": "modified", "additions": 7, "deletions": 7, "changes": 14, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/88119b464e7407b5b455d0c36df16602a569a348/gcc%2Fconfig%2Faarch64%2Faarch64-simd.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/88119b464e7407b5b455d0c36df16602a569a348/gcc%2Fconfig%2Faarch64%2Faarch64-simd.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Faarch64%2Faarch64-simd.md?ref=88119b464e7407b5b455d0c36df16602a569a348", "patch": "@@ -77,8 +77,8 @@\n )\n \n (define_insn \"aarch64_dup_lane_<vswap_width_name><mode>\"\n-  [(set (match_operand:VALL_F16 0 \"register_operand\" \"=w\")\n-\t(vec_duplicate:VALL_F16\n+  [(set (match_operand:VALL_F16_NO_V2Q 0 \"register_operand\" \"=w\")\n+\t(vec_duplicate:VALL_F16_NO_V2Q\n \t  (vec_select:<VEL>\n \t    (match_operand:<VSWAP_WIDTH> 1 \"register_operand\" \"w\")\n \t    (parallel [(match_operand:SI 2 \"immediate_operand\" \"i\")])\n@@ -586,14 +586,14 @@\n )\n \n (define_insn \"*aarch64_simd_vec_copy_lane_<vswap_width_name><mode>\"\n-  [(set (match_operand:VALL 0 \"register_operand\" \"=w\")\n-\t(vec_merge:VALL\n-\t    (vec_duplicate:VALL\n+  [(set (match_operand:VALL_F16_NO_V2Q 0 \"register_operand\" \"=w\")\n+\t(vec_merge:VALL_F16_NO_V2Q\n+\t    (vec_duplicate:VALL_F16_NO_V2Q\n \t      (vec_select:<VEL>\n \t\t(match_operand:<VSWAP_WIDTH> 3 \"register_operand\" \"w\")\n \t\t(parallel\n \t\t  [(match_operand:SI 4 \"immediate_operand\" \"i\")])))\n-\t    (match_operand:VALL 1 \"register_operand\" \"0\")\n+\t    (match_operand:VALL_F16_NO_V2Q 1 \"register_operand\" \"0\")\n \t    (match_operand:SI 2 \"immediate_operand\" \"i\")))]\n   \"TARGET_SIMD\"\n   {\n@@ -3194,7 +3194,7 @@\n \t(unspec:<VEL>\n \t [(match_operand:<VEL> 1 \"register_operand\" \"w\")\n \t  (vec_select:<VEL>\n-\t   (match_operand:VDQF_DF 2 \"register_operand\" \"w\")\n+\t   (match_operand:VDQF 2 \"register_operand\" \"w\")\n \t    (parallel [(match_operand:SI 3 \"immediate_operand\" \"i\")]))]\n \t UNSPEC_FMULX))]\n   \"TARGET_SIMD\""}, {"sha": "1ddf6ad9bc01fd6a36c6f5038a23714c1818974a", "filename": "gcc/config/aarch64/iterators.md", "status": "modified", "additions": 4, "deletions": 1, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/88119b464e7407b5b455d0c36df16602a569a348/gcc%2Fconfig%2Faarch64%2Fiterators.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/88119b464e7407b5b455d0c36df16602a569a348/gcc%2Fconfig%2Faarch64%2Fiterators.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Faarch64%2Fiterators.md?ref=88119b464e7407b5b455d0c36df16602a569a348", "patch": "@@ -101,7 +101,6 @@\n \t\t\t     V2SF V4SF V2DF])\n \n ;; Vector Float modes, and DF.\n-(define_mode_iterator VDQF_DF [V2SF V4SF V2DF DF])\n (define_mode_iterator VHSDF_DF [(V4HF \"TARGET_SIMD_F16INST\")\n \t\t\t\t(V8HF \"TARGET_SIMD_F16INST\")\n \t\t\t\tV2SF V4SF V2DF DF])\n@@ -133,6 +132,10 @@\n (define_mode_iterator VALL_F16 [V8QI V16QI V4HI V8HI V2SI V4SI V2DI\n \t\t\t\tV4HF V8HF V2SF V4SF V2DF])\n \n+;; The VALL_F16 modes except the 128-bit 2-element ones.\n+(define_mode_iterator VALL_F16_NO_V2Q [V8QI V16QI V4HI V8HI V2SI V4SI\n+\t\t\t\tV4HF V8HF V2SF V4SF])\n+\n ;; All vector modes barring HF modes, plus DI.\n (define_mode_iterator VALLDI [V8QI V16QI V4HI V8HI V2SI V4SI V2DI V2SF V4SF V2DF DI])\n "}]}