;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-29
	MOV -4, <-20
	DJN -1, @-20
	SUB 129, @50
	MOV 16, 23
	SUB 0, 801
	SPL 1, @10
	CMP 0, 801
	ADD @30, @8
	MOV 0, 801
	SUB @6, @0
	MOV 250, 74
	MOV 121, 0
	SPL <6, #0
	SUB 0, -0
	JMP 1, @-0
	DAT #121, #0
	SLT 0, 200
	DAT #0, #200
	MOV #19, <-0
	JMZ @-0, -0
	SLT 0, 200
	ADD 1, <-0
	CMP #0, -33
	SPL <-127, 100
	SPL 250, 74
	CMP 1, <-0
	SUB -207, <-120
	CMP 100, -100
	SUB 0, 200
	MOV 1, <-0
	SLT 0, 200
	SUB 0, -0
	SLT 0, 200
	SPL -100, -600
	CMP -207, <-120
	SUB 250, 74
	MOV 1, <-0
	DAT #20, <12
	CMP 100, 680
	CMP -207, <-120
	CMP 250, 74
	SPL 0, <332
	SUB 500, 745
	SUB 500, 745
	SLT 0, 332
	SUB 500, 745
	SPL 0, <332
	SPL 0, <332
