<stg><name>CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4</name>


<trans_list>

<trans id="1314" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1143" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1144" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1145" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1146" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1147" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1148" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1149" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1150" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1151" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1152" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1153" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1154" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1155" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1156" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1157" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1158" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1159" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1160" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1161" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1162" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1163" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1164" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1165" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1166" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1167" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1168" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1169" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1170" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1171" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1172" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1173" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1174" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1175" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1176" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1177" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1178" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1179" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1180" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1181" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1182" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1183" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1184" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1185" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1186" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1187" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1188" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1189" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1190" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1191" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1192" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1193" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1194" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1195" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1196" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1197" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1198" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1199" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1200" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1201" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1202" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1203" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1204" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1205" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1206" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1207" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1208" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1209" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1210" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1211" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1212" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1213" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1214" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1215" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1216" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1217" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1218" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1219" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1220" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1221" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1222" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1223" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1224" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1225" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1226" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1227" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1228" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1229" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1230" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1231" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1232" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1233" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1234" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1235" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1236" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1237" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1238" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1239" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1240" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1241" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1242" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1243" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1244" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1245" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1246" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1247" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1248" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1249" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1250" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1251" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1252" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1253" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1254" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1255" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1256" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1257" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1258" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1259" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1260" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1261" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1262" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1263" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1264" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1265" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1266" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1267" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1268" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1269" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1270" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1271" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1272" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1273" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1274" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1275" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1276" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1277" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1278" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1279" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1280" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1281" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1282" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1283" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1284" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1285" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1286" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1287" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1288" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1289" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1290" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1291" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1292" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1293" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1294" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1295" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1296" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1297" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1298" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1299" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1300" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1301" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1302" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1303" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1304" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1305" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1306" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1307" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1308" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1309" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1310" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1311" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %y = alloca i32 1

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %n = alloca i32 1

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten69 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten69"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Weights, void @empty_5, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i11 0, i11 %indvar_flatten69

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:5 %store_ln117 = store i5 0, i5 %n

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:6 %store_ln119 = store i7 0, i7 %y

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %loop_for_fc_4.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
loop_for_fc_4.i:0 %indvar_flatten69_load = load i11 %indvar_flatten69

]]></Node>
<StgValue><ssdm name="indvar_flatten69_load"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
loop_for_fc_4.i:1 %icmp_ln117 = icmp_eq  i11 %indvar_flatten69_load, i11 1280

]]></Node>
<StgValue><ssdm name="icmp_ln117"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
loop_for_fc_4.i:2 %add_ln117 = add i11 %indvar_flatten69_load, i11 1

]]></Node>
<StgValue><ssdm name="add_ln117"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop_for_fc_4.i:3 %br_ln117 = br i1 %icmp_ln117, void %for.inc44.i201, void %for.body4.i207.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc44.i201:0 %y_load = load i7 %y

]]></Node>
<StgValue><ssdm name="y_load"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc44.i201:1 %n_load = load i5 %n

]]></Node>
<StgValue><ssdm name="n_load"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc44.i201:4 %icmp_ln119 = icmp_eq  i7 %y_load, i7 80

]]></Node>
<StgValue><ssdm name="icmp_ln119"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc44.i201:5 %select_ln117 = select i1 %icmp_ln119, i7 0, i7 %y_load

]]></Node>
<StgValue><ssdm name="select_ln117"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc44.i201:6 %add_ln117_1 = add i5 %n_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln117_1"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc44.i201:7 %select_ln117_1 = select i1 %icmp_ln119, i5 %add_ln117_1, i5 %n_load

]]></Node>
<StgValue><ssdm name="select_ln117_1"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="5">
<![CDATA[
for.inc44.i201:9 %empty = trunc i5 %select_ln117_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
for.inc44.i201:10 %p_shl22 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %empty, i5 0

]]></Node>
<StgValue><ssdm name="p_shl22"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="9">
<![CDATA[
for.inc44.i201:11 %p_shl33_cast = zext i9 %p_shl22

]]></Node>
<StgValue><ssdm name="p_shl33_cast"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
for.inc44.i201:12 %p_shl23 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %empty, i3 0

]]></Node>
<StgValue><ssdm name="p_shl23"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="10" op_0_bw="7">
<![CDATA[
for.inc44.i201:13 %p_shl34_cast = zext i7 %p_shl23

]]></Node>
<StgValue><ssdm name="p_shl34_cast"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i201:14 %empty_156 = add i10 %p_shl33_cast, i10 %p_shl34_cast

]]></Node>
<StgValue><ssdm name="empty_156"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="11" op_0_bw="10">
<![CDATA[
for.inc44.i201:15 %p_cast92 = zext i10 %empty_156

]]></Node>
<StgValue><ssdm name="p_cast92"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="7">
<![CDATA[
for.inc44.i201:25 %zext_ln119_1 = zext i7 %select_ln117

]]></Node>
<StgValue><ssdm name="zext_ln119_1"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc44.i201:30 %add_ln125 = add i11 %p_cast92, i11 604

]]></Node>
<StgValue><ssdm name="add_ln125"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="11">
<![CDATA[
for.inc44.i201:31 %zext_ln125 = zext i11 %add_ln125

]]></Node>
<StgValue><ssdm name="zext_ln125"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:32 %Weights_addr_90 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125

]]></Node>
<StgValue><ssdm name="Weights_addr_90"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:33 %Weights_load_90 = load i14 %Weights_addr_90

]]></Node>
<StgValue><ssdm name="Weights_load_90"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:35 %OutPadConv4_addr = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln119_1

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:36 %OutPadConv4_load = load i10 %OutPadConv4_addr

]]></Node>
<StgValue><ssdm name="OutPadConv4_load"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc44.i201:39 %add_ln125_1 = add i11 %p_cast92, i11 605

]]></Node>
<StgValue><ssdm name="add_ln125_1"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="11">
<![CDATA[
for.inc44.i201:40 %zext_ln125_1 = zext i11 %add_ln125_1

]]></Node>
<StgValue><ssdm name="zext_ln125_1"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:41 %Weights_addr = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_1

]]></Node>
<StgValue><ssdm name="Weights_addr"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:42 %Weights_load = load i14 %Weights_addr

]]></Node>
<StgValue><ssdm name="Weights_load"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc44.i201:44 %add_ln125_2 = add i7 %select_ln117, i7 1

]]></Node>
<StgValue><ssdm name="add_ln125_2"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="7">
<![CDATA[
for.inc44.i201:45 %zext_ln125_2 = zext i7 %add_ln125_2

]]></Node>
<StgValue><ssdm name="zext_ln125_2"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:46 %OutPadConv4_addr_1 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_2

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_1"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:47 %OutPadConv4_load_1 = load i10 %OutPadConv4_addr_1

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_1"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc44.i201:492 %store_ln117 = store i11 %add_ln117, i11 %indvar_flatten69

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc44.i201:493 %store_ln117 = store i5 %select_ln117_1, i5 %n

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc44.i201:494 %store_ln119 = store i7 %add_ln125_2, i7 %y

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="217" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:33 %Weights_load_90 = load i14 %Weights_addr_90

]]></Node>
<StgValue><ssdm name="Weights_load_90"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:36 %OutPadConv4_load = load i10 %OutPadConv4_addr

]]></Node>
<StgValue><ssdm name="OutPadConv4_load"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:42 %Weights_load = load i14 %Weights_addr

]]></Node>
<StgValue><ssdm name="Weights_load"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:47 %OutPadConv4_load_1 = load i10 %OutPadConv4_addr_1

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_1"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc44.i201:50 %add_ln125_3 = add i11 %p_cast92, i11 606

]]></Node>
<StgValue><ssdm name="add_ln125_3"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="11">
<![CDATA[
for.inc44.i201:51 %zext_ln125_3 = zext i11 %add_ln125_3

]]></Node>
<StgValue><ssdm name="zext_ln125_3"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:52 %Weights_addr_91 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_3

]]></Node>
<StgValue><ssdm name="Weights_addr_91"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:53 %Weights_load_91 = load i14 %Weights_addr_91

]]></Node>
<StgValue><ssdm name="Weights_load_91"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc44.i201:55 %add_ln125_4 = add i7 %select_ln117, i7 2

]]></Node>
<StgValue><ssdm name="add_ln125_4"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="7">
<![CDATA[
for.inc44.i201:56 %zext_ln125_4 = zext i7 %add_ln125_4

]]></Node>
<StgValue><ssdm name="zext_ln125_4"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:57 %OutPadConv4_addr_2 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_4

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_2"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:58 %OutPadConv4_load_2 = load i10 %OutPadConv4_addr_2

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_2"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc44.i201:61 %add_ln125_5 = add i11 %p_cast92, i11 607

]]></Node>
<StgValue><ssdm name="add_ln125_5"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="11">
<![CDATA[
for.inc44.i201:62 %zext_ln125_5 = zext i11 %add_ln125_5

]]></Node>
<StgValue><ssdm name="zext_ln125_5"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:63 %Weights_addr_92 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_5

]]></Node>
<StgValue><ssdm name="Weights_addr_92"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:64 %Weights_load_92 = load i14 %Weights_addr_92

]]></Node>
<StgValue><ssdm name="Weights_load_92"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc44.i201:66 %add_ln125_6 = add i7 %select_ln117, i7 3

]]></Node>
<StgValue><ssdm name="add_ln125_6"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="7">
<![CDATA[
for.inc44.i201:67 %zext_ln125_6 = zext i7 %add_ln125_6

]]></Node>
<StgValue><ssdm name="zext_ln125_6"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:68 %OutPadConv4_addr_3 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_6

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_3"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:69 %OutPadConv4_load_3 = load i10 %OutPadConv4_addr_3

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="237" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="7">
<![CDATA[
for.inc44.i201:28 %zext_ln119_4 = zext i7 %select_ln117

]]></Node>
<StgValue><ssdm name="zext_ln119_4"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i201:34 %bitcast_ln125 = bitcast i32 %Weights_load_90

]]></Node>
<StgValue><ssdm name="bitcast_ln125"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:37 %mul21_i4 = fmul i32 %bitcast_ln125, i32 %OutPadConv4_load

]]></Node>
<StgValue><ssdm name="mul21_i4"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i201:43 %bitcast_ln125_1 = bitcast i32 %Weights_load

]]></Node>
<StgValue><ssdm name="bitcast_ln125_1"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:48 %mul21_i181_s = fmul i32 %bitcast_ln125_1, i32 %OutPadConv4_load_1

]]></Node>
<StgValue><ssdm name="mul21_i181_s"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:53 %Weights_load_91 = load i14 %Weights_addr_91

]]></Node>
<StgValue><ssdm name="Weights_load_91"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:58 %OutPadConv4_load_2 = load i10 %OutPadConv4_addr_2

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_2"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:64 %Weights_load_92 = load i14 %Weights_addr_92

]]></Node>
<StgValue><ssdm name="Weights_load_92"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:69 %OutPadConv4_load_3 = load i10 %OutPadConv4_addr_3

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_3"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc44.i201:72 %add_ln125_7 = add i11 %p_cast92, i11 608

]]></Node>
<StgValue><ssdm name="add_ln125_7"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="11">
<![CDATA[
for.inc44.i201:73 %zext_ln125_7 = zext i11 %add_ln125_7

]]></Node>
<StgValue><ssdm name="zext_ln125_7"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:74 %Weights_addr_93 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_7

]]></Node>
<StgValue><ssdm name="Weights_addr_93"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:75 %Weights_load_93 = load i14 %Weights_addr_93

]]></Node>
<StgValue><ssdm name="Weights_load_93"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc44.i201:77 %add_ln125_8 = add i7 %select_ln117, i7 4

]]></Node>
<StgValue><ssdm name="add_ln125_8"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="7">
<![CDATA[
for.inc44.i201:78 %zext_ln125_8 = zext i7 %add_ln125_8

]]></Node>
<StgValue><ssdm name="zext_ln125_8"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:79 %OutPadConv4_addr_4 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_8

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_4"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:80 %OutPadConv4_load_4 = load i10 %OutPadConv4_addr_4

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_4"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc44.i201:83 %add_ln125_9 = add i11 %p_cast92, i11 609

]]></Node>
<StgValue><ssdm name="add_ln125_9"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="11">
<![CDATA[
for.inc44.i201:84 %zext_ln125_9 = zext i11 %add_ln125_9

]]></Node>
<StgValue><ssdm name="zext_ln125_9"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:85 %Weights_addr_94 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_9

]]></Node>
<StgValue><ssdm name="Weights_addr_94"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:86 %Weights_load_94 = load i14 %Weights_addr_94

]]></Node>
<StgValue><ssdm name="Weights_load_94"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc44.i201:88 %add_ln125_10 = add i8 %zext_ln119_4, i8 84

]]></Node>
<StgValue><ssdm name="add_ln125_10"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="8">
<![CDATA[
for.inc44.i201:89 %zext_ln125_10 = zext i8 %add_ln125_10

]]></Node>
<StgValue><ssdm name="zext_ln125_10"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:90 %OutPadConv4_addr_5 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_10

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_5"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:91 %OutPadConv4_load_5 = load i10 %OutPadConv4_addr_5

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="262" st_id="4" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:37 %mul21_i4 = fmul i32 %bitcast_ln125, i32 %OutPadConv4_load

]]></Node>
<StgValue><ssdm name="mul21_i4"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:48 %mul21_i181_s = fmul i32 %bitcast_ln125_1, i32 %OutPadConv4_load_1

]]></Node>
<StgValue><ssdm name="mul21_i181_s"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i201:54 %bitcast_ln125_2 = bitcast i32 %Weights_load_91

]]></Node>
<StgValue><ssdm name="bitcast_ln125_2"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:59 %mul21_i181_8 = fmul i32 %bitcast_ln125_2, i32 %OutPadConv4_load_2

]]></Node>
<StgValue><ssdm name="mul21_i181_8"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i201:65 %bitcast_ln125_3 = bitcast i32 %Weights_load_92

]]></Node>
<StgValue><ssdm name="bitcast_ln125_3"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:70 %mul21_i181_9 = fmul i32 %bitcast_ln125_3, i32 %OutPadConv4_load_3

]]></Node>
<StgValue><ssdm name="mul21_i181_9"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:75 %Weights_load_93 = load i14 %Weights_addr_93

]]></Node>
<StgValue><ssdm name="Weights_load_93"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:80 %OutPadConv4_load_4 = load i10 %OutPadConv4_addr_4

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_4"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:86 %Weights_load_94 = load i14 %Weights_addr_94

]]></Node>
<StgValue><ssdm name="Weights_load_94"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:91 %OutPadConv4_load_5 = load i10 %OutPadConv4_addr_5

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_5"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i201:94 %or_ln125 = or i10 %empty_156, i10 6

]]></Node>
<StgValue><ssdm name="or_ln125"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="11" op_0_bw="10">
<![CDATA[
for.inc44.i201:95 %zext_ln125_11 = zext i10 %or_ln125

]]></Node>
<StgValue><ssdm name="zext_ln125_11"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc44.i201:96 %add_ln125_11 = add i11 %zext_ln125_11, i11 604

]]></Node>
<StgValue><ssdm name="add_ln125_11"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="11">
<![CDATA[
for.inc44.i201:97 %zext_ln125_12 = zext i11 %add_ln125_11

]]></Node>
<StgValue><ssdm name="zext_ln125_12"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:98 %Weights_addr_95 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_12

]]></Node>
<StgValue><ssdm name="Weights_addr_95"/></StgValue>
</operation>

<operation id="277" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:99 %Weights_load_95 = load i14 %Weights_addr_95

]]></Node>
<StgValue><ssdm name="Weights_load_95"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc44.i201:101 %add_ln125_12 = add i8 %zext_ln119_4, i8 85

]]></Node>
<StgValue><ssdm name="add_ln125_12"/></StgValue>
</operation>

<operation id="279" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="8">
<![CDATA[
for.inc44.i201:102 %zext_ln125_13 = zext i8 %add_ln125_12

]]></Node>
<StgValue><ssdm name="zext_ln125_13"/></StgValue>
</operation>

<operation id="280" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:103 %OutPadConv4_addr_6 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_13

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_6"/></StgValue>
</operation>

<operation id="281" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:104 %OutPadConv4_load_6 = load i10 %OutPadConv4_addr_6

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_6"/></StgValue>
</operation>

<operation id="282" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i201:107 %or_ln125_1 = or i10 %empty_156, i10 7

]]></Node>
<StgValue><ssdm name="or_ln125_1"/></StgValue>
</operation>

<operation id="283" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="11" op_0_bw="10">
<![CDATA[
for.inc44.i201:108 %zext_ln125_14 = zext i10 %or_ln125_1

]]></Node>
<StgValue><ssdm name="zext_ln125_14"/></StgValue>
</operation>

<operation id="284" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc44.i201:109 %add_ln125_13 = add i11 %zext_ln125_14, i11 604

]]></Node>
<StgValue><ssdm name="add_ln125_13"/></StgValue>
</operation>

<operation id="285" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="11">
<![CDATA[
for.inc44.i201:110 %zext_ln125_15 = zext i11 %add_ln125_13

]]></Node>
<StgValue><ssdm name="zext_ln125_15"/></StgValue>
</operation>

<operation id="286" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:111 %Weights_addr_96 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_15

]]></Node>
<StgValue><ssdm name="Weights_addr_96"/></StgValue>
</operation>

<operation id="287" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:112 %Weights_load_96 = load i14 %Weights_addr_96

]]></Node>
<StgValue><ssdm name="Weights_load_96"/></StgValue>
</operation>

<operation id="288" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc44.i201:114 %add_ln125_14 = add i8 %zext_ln119_4, i8 86

]]></Node>
<StgValue><ssdm name="add_ln125_14"/></StgValue>
</operation>

<operation id="289" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="8">
<![CDATA[
for.inc44.i201:115 %zext_ln125_16 = zext i8 %add_ln125_14

]]></Node>
<StgValue><ssdm name="zext_ln125_16"/></StgValue>
</operation>

<operation id="290" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:116 %OutPadConv4_addr_7 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_16

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_7"/></StgValue>
</operation>

<operation id="291" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:117 %OutPadConv4_load_7 = load i10 %OutPadConv4_addr_7

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="292" st_id="5" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:37 %mul21_i4 = fmul i32 %bitcast_ln125, i32 %OutPadConv4_load

]]></Node>
<StgValue><ssdm name="mul21_i4"/></StgValue>
</operation>

<operation id="293" st_id="5" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:48 %mul21_i181_s = fmul i32 %bitcast_ln125_1, i32 %OutPadConv4_load_1

]]></Node>
<StgValue><ssdm name="mul21_i181_s"/></StgValue>
</operation>

<operation id="294" st_id="5" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:59 %mul21_i181_8 = fmul i32 %bitcast_ln125_2, i32 %OutPadConv4_load_2

]]></Node>
<StgValue><ssdm name="mul21_i181_8"/></StgValue>
</operation>

<operation id="295" st_id="5" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:70 %mul21_i181_9 = fmul i32 %bitcast_ln125_3, i32 %OutPadConv4_load_3

]]></Node>
<StgValue><ssdm name="mul21_i181_9"/></StgValue>
</operation>

<operation id="296" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i201:76 %bitcast_ln125_4 = bitcast i32 %Weights_load_93

]]></Node>
<StgValue><ssdm name="bitcast_ln125_4"/></StgValue>
</operation>

<operation id="297" st_id="5" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:81 %mul21_i181_10 = fmul i32 %bitcast_ln125_4, i32 %OutPadConv4_load_4

]]></Node>
<StgValue><ssdm name="mul21_i181_10"/></StgValue>
</operation>

<operation id="298" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i201:87 %bitcast_ln125_5 = bitcast i32 %Weights_load_94

]]></Node>
<StgValue><ssdm name="bitcast_ln125_5"/></StgValue>
</operation>

<operation id="299" st_id="5" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:92 %mul21_i181_1 = fmul i32 %bitcast_ln125_5, i32 %OutPadConv4_load_5

]]></Node>
<StgValue><ssdm name="mul21_i181_1"/></StgValue>
</operation>

<operation id="300" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:99 %Weights_load_95 = load i14 %Weights_addr_95

]]></Node>
<StgValue><ssdm name="Weights_load_95"/></StgValue>
</operation>

<operation id="301" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:104 %OutPadConv4_load_6 = load i10 %OutPadConv4_addr_6

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_6"/></StgValue>
</operation>

<operation id="302" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:112 %Weights_load_96 = load i14 %Weights_addr_96

]]></Node>
<StgValue><ssdm name="Weights_load_96"/></StgValue>
</operation>

<operation id="303" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:117 %OutPadConv4_load_7 = load i10 %OutPadConv4_addr_7

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_7"/></StgValue>
</operation>

<operation id="304" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc44.i201:120 %add_ln125_15 = add i11 %p_cast92, i11 612

]]></Node>
<StgValue><ssdm name="add_ln125_15"/></StgValue>
</operation>

<operation id="305" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="11">
<![CDATA[
for.inc44.i201:121 %zext_ln125_17 = zext i11 %add_ln125_15

]]></Node>
<StgValue><ssdm name="zext_ln125_17"/></StgValue>
</operation>

<operation id="306" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:122 %Weights_addr_97 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_17

]]></Node>
<StgValue><ssdm name="Weights_addr_97"/></StgValue>
</operation>

<operation id="307" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:123 %Weights_load_97 = load i14 %Weights_addr_97

]]></Node>
<StgValue><ssdm name="Weights_load_97"/></StgValue>
</operation>

<operation id="308" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc44.i201:125 %add_ln125_16 = add i8 %zext_ln119_4, i8 87

]]></Node>
<StgValue><ssdm name="add_ln125_16"/></StgValue>
</operation>

<operation id="309" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="8">
<![CDATA[
for.inc44.i201:126 %zext_ln125_18 = zext i8 %add_ln125_16

]]></Node>
<StgValue><ssdm name="zext_ln125_18"/></StgValue>
</operation>

<operation id="310" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:127 %OutPadConv4_addr_8 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_18

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_8"/></StgValue>
</operation>

<operation id="311" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:128 %OutPadConv4_load_8 = load i10 %OutPadConv4_addr_8

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_8"/></StgValue>
</operation>

<operation id="312" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc44.i201:131 %add_ln125_17 = add i11 %p_cast92, i11 613

]]></Node>
<StgValue><ssdm name="add_ln125_17"/></StgValue>
</operation>

<operation id="313" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="11">
<![CDATA[
for.inc44.i201:132 %zext_ln125_19 = zext i11 %add_ln125_17

]]></Node>
<StgValue><ssdm name="zext_ln125_19"/></StgValue>
</operation>

<operation id="314" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:133 %Weights_addr_98 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_19

]]></Node>
<StgValue><ssdm name="Weights_addr_98"/></StgValue>
</operation>

<operation id="315" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:134 %Weights_load_98 = load i14 %Weights_addr_98

]]></Node>
<StgValue><ssdm name="Weights_load_98"/></StgValue>
</operation>

<operation id="316" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc44.i201:136 %add_ln125_18 = add i8 %zext_ln119_4, i8 88

]]></Node>
<StgValue><ssdm name="add_ln125_18"/></StgValue>
</operation>

<operation id="317" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="8">
<![CDATA[
for.inc44.i201:137 %zext_ln125_20 = zext i8 %add_ln125_18

]]></Node>
<StgValue><ssdm name="zext_ln125_20"/></StgValue>
</operation>

<operation id="318" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:138 %OutPadConv4_addr_9 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_20

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_9"/></StgValue>
</operation>

<operation id="319" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:139 %OutPadConv4_load_9 = load i10 %OutPadConv4_addr_9

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_9"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="320" st_id="6" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:38 %s = fadd i32 %mul21_i4, i32 0

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>

<operation id="321" st_id="6" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:59 %mul21_i181_8 = fmul i32 %bitcast_ln125_2, i32 %OutPadConv4_load_2

]]></Node>
<StgValue><ssdm name="mul21_i181_8"/></StgValue>
</operation>

<operation id="322" st_id="6" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:70 %mul21_i181_9 = fmul i32 %bitcast_ln125_3, i32 %OutPadConv4_load_3

]]></Node>
<StgValue><ssdm name="mul21_i181_9"/></StgValue>
</operation>

<operation id="323" st_id="6" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:81 %mul21_i181_10 = fmul i32 %bitcast_ln125_4, i32 %OutPadConv4_load_4

]]></Node>
<StgValue><ssdm name="mul21_i181_10"/></StgValue>
</operation>

<operation id="324" st_id="6" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:92 %mul21_i181_1 = fmul i32 %bitcast_ln125_5, i32 %OutPadConv4_load_5

]]></Node>
<StgValue><ssdm name="mul21_i181_1"/></StgValue>
</operation>

<operation id="325" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i201:100 %bitcast_ln125_6 = bitcast i32 %Weights_load_95

]]></Node>
<StgValue><ssdm name="bitcast_ln125_6"/></StgValue>
</operation>

<operation id="326" st_id="6" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:105 %mul21_i181_1_1 = fmul i32 %bitcast_ln125_6, i32 %OutPadConv4_load_6

]]></Node>
<StgValue><ssdm name="mul21_i181_1_1"/></StgValue>
</operation>

<operation id="327" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i201:113 %bitcast_ln125_7 = bitcast i32 %Weights_load_96

]]></Node>
<StgValue><ssdm name="bitcast_ln125_7"/></StgValue>
</operation>

<operation id="328" st_id="6" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:118 %mul21_i181_1_2 = fmul i32 %bitcast_ln125_7, i32 %OutPadConv4_load_7

]]></Node>
<StgValue><ssdm name="mul21_i181_1_2"/></StgValue>
</operation>

<operation id="329" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:123 %Weights_load_97 = load i14 %Weights_addr_97

]]></Node>
<StgValue><ssdm name="Weights_load_97"/></StgValue>
</operation>

<operation id="330" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:128 %OutPadConv4_load_8 = load i10 %OutPadConv4_addr_8

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_8"/></StgValue>
</operation>

<operation id="331" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:134 %Weights_load_98 = load i14 %Weights_addr_98

]]></Node>
<StgValue><ssdm name="Weights_load_98"/></StgValue>
</operation>

<operation id="332" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:139 %OutPadConv4_load_9 = load i10 %OutPadConv4_addr_9

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_9"/></StgValue>
</operation>

<operation id="333" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc44.i201:142 %add_ln125_19 = add i11 %p_cast92, i11 614

]]></Node>
<StgValue><ssdm name="add_ln125_19"/></StgValue>
</operation>

<operation id="334" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="11">
<![CDATA[
for.inc44.i201:143 %zext_ln125_21 = zext i11 %add_ln125_19

]]></Node>
<StgValue><ssdm name="zext_ln125_21"/></StgValue>
</operation>

<operation id="335" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:144 %Weights_addr_99 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_21

]]></Node>
<StgValue><ssdm name="Weights_addr_99"/></StgValue>
</operation>

<operation id="336" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:145 %Weights_load_99 = load i14 %Weights_addr_99

]]></Node>
<StgValue><ssdm name="Weights_load_99"/></StgValue>
</operation>

<operation id="337" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc44.i201:147 %add_ln125_20 = add i8 %zext_ln119_4, i8 168

]]></Node>
<StgValue><ssdm name="add_ln125_20"/></StgValue>
</operation>

<operation id="338" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="8">
<![CDATA[
for.inc44.i201:148 %zext_ln125_22 = zext i8 %add_ln125_20

]]></Node>
<StgValue><ssdm name="zext_ln125_22"/></StgValue>
</operation>

<operation id="339" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:149 %OutPadConv4_addr_10 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_22

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_10"/></StgValue>
</operation>

<operation id="340" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:150 %OutPadConv4_load_10 = load i10 %OutPadConv4_addr_10

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_10"/></StgValue>
</operation>

<operation id="341" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc44.i201:153 %add_ln125_21 = add i11 %p_cast92, i11 615

]]></Node>
<StgValue><ssdm name="add_ln125_21"/></StgValue>
</operation>

<operation id="342" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="11">
<![CDATA[
for.inc44.i201:154 %zext_ln125_23 = zext i11 %add_ln125_21

]]></Node>
<StgValue><ssdm name="zext_ln125_23"/></StgValue>
</operation>

<operation id="343" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:155 %Weights_addr_100 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_23

]]></Node>
<StgValue><ssdm name="Weights_addr_100"/></StgValue>
</operation>

<operation id="344" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:156 %Weights_load_100 = load i14 %Weights_addr_100

]]></Node>
<StgValue><ssdm name="Weights_load_100"/></StgValue>
</operation>

<operation id="345" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc44.i201:158 %add_ln125_22 = add i8 %zext_ln119_4, i8 169

]]></Node>
<StgValue><ssdm name="add_ln125_22"/></StgValue>
</operation>

<operation id="346" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="8">
<![CDATA[
for.inc44.i201:159 %zext_ln125_24 = zext i8 %add_ln125_22

]]></Node>
<StgValue><ssdm name="zext_ln125_24"/></StgValue>
</operation>

<operation id="347" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:160 %OutPadConv4_addr_11 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_24

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_11"/></StgValue>
</operation>

<operation id="348" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:161 %OutPadConv4_load_11 = load i10 %OutPadConv4_addr_11

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_11"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="349" st_id="7" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:38 %s = fadd i32 %mul21_i4, i32 0

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>

<operation id="350" st_id="7" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:81 %mul21_i181_10 = fmul i32 %bitcast_ln125_4, i32 %OutPadConv4_load_4

]]></Node>
<StgValue><ssdm name="mul21_i181_10"/></StgValue>
</operation>

<operation id="351" st_id="7" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:92 %mul21_i181_1 = fmul i32 %bitcast_ln125_5, i32 %OutPadConv4_load_5

]]></Node>
<StgValue><ssdm name="mul21_i181_1"/></StgValue>
</operation>

<operation id="352" st_id="7" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:105 %mul21_i181_1_1 = fmul i32 %bitcast_ln125_6, i32 %OutPadConv4_load_6

]]></Node>
<StgValue><ssdm name="mul21_i181_1_1"/></StgValue>
</operation>

<operation id="353" st_id="7" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:118 %mul21_i181_1_2 = fmul i32 %bitcast_ln125_7, i32 %OutPadConv4_load_7

]]></Node>
<StgValue><ssdm name="mul21_i181_1_2"/></StgValue>
</operation>

<operation id="354" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i201:124 %bitcast_ln125_8 = bitcast i32 %Weights_load_97

]]></Node>
<StgValue><ssdm name="bitcast_ln125_8"/></StgValue>
</operation>

<operation id="355" st_id="7" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:129 %mul21_i181_1_3 = fmul i32 %bitcast_ln125_8, i32 %OutPadConv4_load_8

]]></Node>
<StgValue><ssdm name="mul21_i181_1_3"/></StgValue>
</operation>

<operation id="356" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i201:135 %bitcast_ln125_9 = bitcast i32 %Weights_load_98

]]></Node>
<StgValue><ssdm name="bitcast_ln125_9"/></StgValue>
</operation>

<operation id="357" st_id="7" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:140 %mul21_i181_1_4 = fmul i32 %bitcast_ln125_9, i32 %OutPadConv4_load_9

]]></Node>
<StgValue><ssdm name="mul21_i181_1_4"/></StgValue>
</operation>

<operation id="358" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:145 %Weights_load_99 = load i14 %Weights_addr_99

]]></Node>
<StgValue><ssdm name="Weights_load_99"/></StgValue>
</operation>

<operation id="359" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:150 %OutPadConv4_load_10 = load i10 %OutPadConv4_addr_10

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_10"/></StgValue>
</operation>

<operation id="360" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:156 %Weights_load_100 = load i14 %Weights_addr_100

]]></Node>
<StgValue><ssdm name="Weights_load_100"/></StgValue>
</operation>

<operation id="361" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:161 %OutPadConv4_load_11 = load i10 %OutPadConv4_addr_11

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_11"/></StgValue>
</operation>

<operation id="362" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc44.i201:164 %add_ln125_23 = add i11 %p_cast92, i11 616

]]></Node>
<StgValue><ssdm name="add_ln125_23"/></StgValue>
</operation>

<operation id="363" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="11">
<![CDATA[
for.inc44.i201:165 %zext_ln125_25 = zext i11 %add_ln125_23

]]></Node>
<StgValue><ssdm name="zext_ln125_25"/></StgValue>
</operation>

<operation id="364" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:166 %Weights_addr_101 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_25

]]></Node>
<StgValue><ssdm name="Weights_addr_101"/></StgValue>
</operation>

<operation id="365" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:167 %Weights_load_101 = load i14 %Weights_addr_101

]]></Node>
<StgValue><ssdm name="Weights_load_101"/></StgValue>
</operation>

<operation id="366" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc44.i201:169 %add_ln125_24 = add i8 %zext_ln119_4, i8 170

]]></Node>
<StgValue><ssdm name="add_ln125_24"/></StgValue>
</operation>

<operation id="367" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="8">
<![CDATA[
for.inc44.i201:170 %zext_ln125_26 = zext i8 %add_ln125_24

]]></Node>
<StgValue><ssdm name="zext_ln125_26"/></StgValue>
</operation>

<operation id="368" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:171 %OutPadConv4_addr_12 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_26

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_12"/></StgValue>
</operation>

<operation id="369" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:172 %OutPadConv4_load_12 = load i10 %OutPadConv4_addr_12

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_12"/></StgValue>
</operation>

<operation id="370" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc44.i201:175 %add_ln125_25 = add i11 %p_cast92, i11 617

]]></Node>
<StgValue><ssdm name="add_ln125_25"/></StgValue>
</operation>

<operation id="371" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="11">
<![CDATA[
for.inc44.i201:176 %zext_ln125_27 = zext i11 %add_ln125_25

]]></Node>
<StgValue><ssdm name="zext_ln125_27"/></StgValue>
</operation>

<operation id="372" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:177 %Weights_addr_102 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_27

]]></Node>
<StgValue><ssdm name="Weights_addr_102"/></StgValue>
</operation>

<operation id="373" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:178 %Weights_load_102 = load i14 %Weights_addr_102

]]></Node>
<StgValue><ssdm name="Weights_load_102"/></StgValue>
</operation>

<operation id="374" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc44.i201:180 %add_ln125_26 = add i8 %zext_ln119_4, i8 171

]]></Node>
<StgValue><ssdm name="add_ln125_26"/></StgValue>
</operation>

<operation id="375" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="8">
<![CDATA[
for.inc44.i201:181 %zext_ln125_28 = zext i8 %add_ln125_26

]]></Node>
<StgValue><ssdm name="zext_ln125_28"/></StgValue>
</operation>

<operation id="376" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:182 %OutPadConv4_addr_13 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_28

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_13"/></StgValue>
</operation>

<operation id="377" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:183 %OutPadConv4_load_13 = load i10 %OutPadConv4_addr_13

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_13"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="378" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="9" op_0_bw="7">
<![CDATA[
for.inc44.i201:27 %zext_ln119_3 = zext i7 %select_ln117

]]></Node>
<StgValue><ssdm name="zext_ln119_3"/></StgValue>
</operation>

<operation id="379" st_id="8" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:38 %s = fadd i32 %mul21_i4, i32 0

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>

<operation id="380" st_id="8" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:105 %mul21_i181_1_1 = fmul i32 %bitcast_ln125_6, i32 %OutPadConv4_load_6

]]></Node>
<StgValue><ssdm name="mul21_i181_1_1"/></StgValue>
</operation>

<operation id="381" st_id="8" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:118 %mul21_i181_1_2 = fmul i32 %bitcast_ln125_7, i32 %OutPadConv4_load_7

]]></Node>
<StgValue><ssdm name="mul21_i181_1_2"/></StgValue>
</operation>

<operation id="382" st_id="8" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:129 %mul21_i181_1_3 = fmul i32 %bitcast_ln125_8, i32 %OutPadConv4_load_8

]]></Node>
<StgValue><ssdm name="mul21_i181_1_3"/></StgValue>
</operation>

<operation id="383" st_id="8" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:140 %mul21_i181_1_4 = fmul i32 %bitcast_ln125_9, i32 %OutPadConv4_load_9

]]></Node>
<StgValue><ssdm name="mul21_i181_1_4"/></StgValue>
</operation>

<operation id="384" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i201:146 %bitcast_ln125_10 = bitcast i32 %Weights_load_99

]]></Node>
<StgValue><ssdm name="bitcast_ln125_10"/></StgValue>
</operation>

<operation id="385" st_id="8" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:151 %mul21_i181_2 = fmul i32 %bitcast_ln125_10, i32 %OutPadConv4_load_10

]]></Node>
<StgValue><ssdm name="mul21_i181_2"/></StgValue>
</operation>

<operation id="386" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i201:157 %bitcast_ln125_11 = bitcast i32 %Weights_load_100

]]></Node>
<StgValue><ssdm name="bitcast_ln125_11"/></StgValue>
</operation>

<operation id="387" st_id="8" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:162 %mul21_i181_2_1 = fmul i32 %bitcast_ln125_11, i32 %OutPadConv4_load_11

]]></Node>
<StgValue><ssdm name="mul21_i181_2_1"/></StgValue>
</operation>

<operation id="388" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:167 %Weights_load_101 = load i14 %Weights_addr_101

]]></Node>
<StgValue><ssdm name="Weights_load_101"/></StgValue>
</operation>

<operation id="389" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:172 %OutPadConv4_load_12 = load i10 %OutPadConv4_addr_12

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_12"/></StgValue>
</operation>

<operation id="390" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:178 %Weights_load_102 = load i14 %Weights_addr_102

]]></Node>
<StgValue><ssdm name="Weights_load_102"/></StgValue>
</operation>

<operation id="391" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:183 %OutPadConv4_load_13 = load i10 %OutPadConv4_addr_13

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_13"/></StgValue>
</operation>

<operation id="392" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc44.i201:186 %add_ln125_27 = add i11 %p_cast92, i11 618

]]></Node>
<StgValue><ssdm name="add_ln125_27"/></StgValue>
</operation>

<operation id="393" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="11">
<![CDATA[
for.inc44.i201:187 %zext_ln125_29 = zext i11 %add_ln125_27

]]></Node>
<StgValue><ssdm name="zext_ln125_29"/></StgValue>
</operation>

<operation id="394" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:188 %Weights_addr_103 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_29

]]></Node>
<StgValue><ssdm name="Weights_addr_103"/></StgValue>
</operation>

<operation id="395" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:189 %Weights_load_103 = load i14 %Weights_addr_103

]]></Node>
<StgValue><ssdm name="Weights_load_103"/></StgValue>
</operation>

<operation id="396" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc44.i201:191 %add_ln125_28 = add i8 %zext_ln119_4, i8 172

]]></Node>
<StgValue><ssdm name="add_ln125_28"/></StgValue>
</operation>

<operation id="397" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="8">
<![CDATA[
for.inc44.i201:192 %zext_ln125_30 = zext i8 %add_ln125_28

]]></Node>
<StgValue><ssdm name="zext_ln125_30"/></StgValue>
</operation>

<operation id="398" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:193 %OutPadConv4_addr_14 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_30

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_14"/></StgValue>
</operation>

<operation id="399" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:194 %OutPadConv4_load_14 = load i10 %OutPadConv4_addr_14

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_14"/></StgValue>
</operation>

<operation id="400" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc44.i201:197 %add_ln125_29 = add i11 %p_cast92, i11 619

]]></Node>
<StgValue><ssdm name="add_ln125_29"/></StgValue>
</operation>

<operation id="401" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="11">
<![CDATA[
for.inc44.i201:198 %zext_ln125_31 = zext i11 %add_ln125_29

]]></Node>
<StgValue><ssdm name="zext_ln125_31"/></StgValue>
</operation>

<operation id="402" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:199 %Weights_addr_104 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_31

]]></Node>
<StgValue><ssdm name="Weights_addr_104"/></StgValue>
</operation>

<operation id="403" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:200 %Weights_load_104 = load i14 %Weights_addr_104

]]></Node>
<StgValue><ssdm name="Weights_load_104"/></StgValue>
</operation>

<operation id="404" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc44.i201:202 %add_ln125_30 = add i9 %zext_ln119_3, i9 252

]]></Node>
<StgValue><ssdm name="add_ln125_30"/></StgValue>
</operation>

<operation id="405" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="9">
<![CDATA[
for.inc44.i201:203 %zext_ln125_32 = zext i9 %add_ln125_30

]]></Node>
<StgValue><ssdm name="zext_ln125_32"/></StgValue>
</operation>

<operation id="406" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:204 %OutPadConv4_addr_15 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_32

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_15"/></StgValue>
</operation>

<operation id="407" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:205 %OutPadConv4_load_15 = load i10 %OutPadConv4_addr_15

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_15"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="408" st_id="9" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:38 %s = fadd i32 %mul21_i4, i32 0

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>

<operation id="409" st_id="9" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:129 %mul21_i181_1_3 = fmul i32 %bitcast_ln125_8, i32 %OutPadConv4_load_8

]]></Node>
<StgValue><ssdm name="mul21_i181_1_3"/></StgValue>
</operation>

<operation id="410" st_id="9" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:140 %mul21_i181_1_4 = fmul i32 %bitcast_ln125_9, i32 %OutPadConv4_load_9

]]></Node>
<StgValue><ssdm name="mul21_i181_1_4"/></StgValue>
</operation>

<operation id="411" st_id="9" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:151 %mul21_i181_2 = fmul i32 %bitcast_ln125_10, i32 %OutPadConv4_load_10

]]></Node>
<StgValue><ssdm name="mul21_i181_2"/></StgValue>
</operation>

<operation id="412" st_id="9" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:162 %mul21_i181_2_1 = fmul i32 %bitcast_ln125_11, i32 %OutPadConv4_load_11

]]></Node>
<StgValue><ssdm name="mul21_i181_2_1"/></StgValue>
</operation>

<operation id="413" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i201:168 %bitcast_ln125_12 = bitcast i32 %Weights_load_101

]]></Node>
<StgValue><ssdm name="bitcast_ln125_12"/></StgValue>
</operation>

<operation id="414" st_id="9" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:173 %mul21_i181_2_2 = fmul i32 %bitcast_ln125_12, i32 %OutPadConv4_load_12

]]></Node>
<StgValue><ssdm name="mul21_i181_2_2"/></StgValue>
</operation>

<operation id="415" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i201:179 %bitcast_ln125_13 = bitcast i32 %Weights_load_102

]]></Node>
<StgValue><ssdm name="bitcast_ln125_13"/></StgValue>
</operation>

<operation id="416" st_id="9" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:184 %mul21_i181_2_3 = fmul i32 %bitcast_ln125_13, i32 %OutPadConv4_load_13

]]></Node>
<StgValue><ssdm name="mul21_i181_2_3"/></StgValue>
</operation>

<operation id="417" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:189 %Weights_load_103 = load i14 %Weights_addr_103

]]></Node>
<StgValue><ssdm name="Weights_load_103"/></StgValue>
</operation>

<operation id="418" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:194 %OutPadConv4_load_14 = load i10 %OutPadConv4_addr_14

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_14"/></StgValue>
</operation>

<operation id="419" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:200 %Weights_load_104 = load i14 %Weights_addr_104

]]></Node>
<StgValue><ssdm name="Weights_load_104"/></StgValue>
</operation>

<operation id="420" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:205 %OutPadConv4_load_15 = load i10 %OutPadConv4_addr_15

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_15"/></StgValue>
</operation>

<operation id="421" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc44.i201:208 %add_ln125_31 = add i11 %p_cast92, i11 620

]]></Node>
<StgValue><ssdm name="add_ln125_31"/></StgValue>
</operation>

<operation id="422" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="11">
<![CDATA[
for.inc44.i201:209 %zext_ln125_33 = zext i11 %add_ln125_31

]]></Node>
<StgValue><ssdm name="zext_ln125_33"/></StgValue>
</operation>

<operation id="423" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:210 %Weights_addr_105 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_33

]]></Node>
<StgValue><ssdm name="Weights_addr_105"/></StgValue>
</operation>

<operation id="424" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:211 %Weights_load_105 = load i14 %Weights_addr_105

]]></Node>
<StgValue><ssdm name="Weights_load_105"/></StgValue>
</operation>

<operation id="425" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc44.i201:213 %add_ln125_32 = add i9 %zext_ln119_3, i9 253

]]></Node>
<StgValue><ssdm name="add_ln125_32"/></StgValue>
</operation>

<operation id="426" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="9">
<![CDATA[
for.inc44.i201:214 %zext_ln125_34 = zext i9 %add_ln125_32

]]></Node>
<StgValue><ssdm name="zext_ln125_34"/></StgValue>
</operation>

<operation id="427" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:215 %OutPadConv4_addr_16 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_34

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_16"/></StgValue>
</operation>

<operation id="428" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:216 %OutPadConv4_load_16 = load i10 %OutPadConv4_addr_16

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_16"/></StgValue>
</operation>

<operation id="429" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc44.i201:219 %add_ln125_33 = add i11 %p_cast92, i11 621

]]></Node>
<StgValue><ssdm name="add_ln125_33"/></StgValue>
</operation>

<operation id="430" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="11">
<![CDATA[
for.inc44.i201:220 %zext_ln125_35 = zext i11 %add_ln125_33

]]></Node>
<StgValue><ssdm name="zext_ln125_35"/></StgValue>
</operation>

<operation id="431" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:221 %Weights_addr_106 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_35

]]></Node>
<StgValue><ssdm name="Weights_addr_106"/></StgValue>
</operation>

<operation id="432" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:222 %Weights_load_106 = load i14 %Weights_addr_106

]]></Node>
<StgValue><ssdm name="Weights_load_106"/></StgValue>
</operation>

<operation id="433" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc44.i201:224 %add_ln125_34 = add i9 %zext_ln119_3, i9 254

]]></Node>
<StgValue><ssdm name="add_ln125_34"/></StgValue>
</operation>

<operation id="434" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="9">
<![CDATA[
for.inc44.i201:225 %zext_ln125_36 = zext i9 %add_ln125_34

]]></Node>
<StgValue><ssdm name="zext_ln125_36"/></StgValue>
</operation>

<operation id="435" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:226 %OutPadConv4_addr_17 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_36

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_17"/></StgValue>
</operation>

<operation id="436" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:227 %OutPadConv4_load_17 = load i10 %OutPadConv4_addr_17

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_17"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="437" st_id="10" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:49 %s_157 = fadd i32 %s, i32 %mul21_i181_s

]]></Node>
<StgValue><ssdm name="s_157"/></StgValue>
</operation>

<operation id="438" st_id="10" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:151 %mul21_i181_2 = fmul i32 %bitcast_ln125_10, i32 %OutPadConv4_load_10

]]></Node>
<StgValue><ssdm name="mul21_i181_2"/></StgValue>
</operation>

<operation id="439" st_id="10" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:162 %mul21_i181_2_1 = fmul i32 %bitcast_ln125_11, i32 %OutPadConv4_load_11

]]></Node>
<StgValue><ssdm name="mul21_i181_2_1"/></StgValue>
</operation>

<operation id="440" st_id="10" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:173 %mul21_i181_2_2 = fmul i32 %bitcast_ln125_12, i32 %OutPadConv4_load_12

]]></Node>
<StgValue><ssdm name="mul21_i181_2_2"/></StgValue>
</operation>

<operation id="441" st_id="10" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:184 %mul21_i181_2_3 = fmul i32 %bitcast_ln125_13, i32 %OutPadConv4_load_13

]]></Node>
<StgValue><ssdm name="mul21_i181_2_3"/></StgValue>
</operation>

<operation id="442" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i201:190 %bitcast_ln125_14 = bitcast i32 %Weights_load_103

]]></Node>
<StgValue><ssdm name="bitcast_ln125_14"/></StgValue>
</operation>

<operation id="443" st_id="10" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:195 %mul21_i181_2_4 = fmul i32 %bitcast_ln125_14, i32 %OutPadConv4_load_14

]]></Node>
<StgValue><ssdm name="mul21_i181_2_4"/></StgValue>
</operation>

<operation id="444" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i201:201 %bitcast_ln125_15 = bitcast i32 %Weights_load_104

]]></Node>
<StgValue><ssdm name="bitcast_ln125_15"/></StgValue>
</operation>

<operation id="445" st_id="10" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:206 %mul21_i181_3 = fmul i32 %bitcast_ln125_15, i32 %OutPadConv4_load_15

]]></Node>
<StgValue><ssdm name="mul21_i181_3"/></StgValue>
</operation>

<operation id="446" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:211 %Weights_load_105 = load i14 %Weights_addr_105

]]></Node>
<StgValue><ssdm name="Weights_load_105"/></StgValue>
</operation>

<operation id="447" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:216 %OutPadConv4_load_16 = load i10 %OutPadConv4_addr_16

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_16"/></StgValue>
</operation>

<operation id="448" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:222 %Weights_load_106 = load i14 %Weights_addr_106

]]></Node>
<StgValue><ssdm name="Weights_load_106"/></StgValue>
</operation>

<operation id="449" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:227 %OutPadConv4_load_17 = load i10 %OutPadConv4_addr_17

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_17"/></StgValue>
</operation>

<operation id="450" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc44.i201:230 %add_ln125_35 = add i11 %p_cast92, i11 622

]]></Node>
<StgValue><ssdm name="add_ln125_35"/></StgValue>
</operation>

<operation id="451" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="11">
<![CDATA[
for.inc44.i201:231 %zext_ln125_37 = zext i11 %add_ln125_35

]]></Node>
<StgValue><ssdm name="zext_ln125_37"/></StgValue>
</operation>

<operation id="452" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:232 %Weights_addr_107 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_37

]]></Node>
<StgValue><ssdm name="Weights_addr_107"/></StgValue>
</operation>

<operation id="453" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:233 %Weights_load_107 = load i14 %Weights_addr_107

]]></Node>
<StgValue><ssdm name="Weights_load_107"/></StgValue>
</operation>

<operation id="454" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc44.i201:235 %add_ln125_36 = add i9 %zext_ln119_3, i9 255

]]></Node>
<StgValue><ssdm name="add_ln125_36"/></StgValue>
</operation>

<operation id="455" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="9">
<![CDATA[
for.inc44.i201:236 %zext_ln125_38 = zext i9 %add_ln125_36

]]></Node>
<StgValue><ssdm name="zext_ln125_38"/></StgValue>
</operation>

<operation id="456" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:237 %OutPadConv4_addr_18 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_38

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_18"/></StgValue>
</operation>

<operation id="457" st_id="10" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:238 %OutPadConv4_load_18 = load i10 %OutPadConv4_addr_18

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_18"/></StgValue>
</operation>

<operation id="458" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc44.i201:241 %add_ln125_37 = add i11 %p_cast92, i11 623

]]></Node>
<StgValue><ssdm name="add_ln125_37"/></StgValue>
</operation>

<operation id="459" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="11">
<![CDATA[
for.inc44.i201:242 %zext_ln125_39 = zext i11 %add_ln125_37

]]></Node>
<StgValue><ssdm name="zext_ln125_39"/></StgValue>
</operation>

<operation id="460" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:243 %Weights_addr_108 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_39

]]></Node>
<StgValue><ssdm name="Weights_addr_108"/></StgValue>
</operation>

<operation id="461" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:244 %Weights_load_108 = load i14 %Weights_addr_108

]]></Node>
<StgValue><ssdm name="Weights_load_108"/></StgValue>
</operation>

<operation id="462" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="9" op_0_bw="9" op_1_bw="2" op_2_bw="7">
<![CDATA[
for.inc44.i201:246 %zext_ln125_40_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 2, i7 %select_ln117

]]></Node>
<StgValue><ssdm name="zext_ln125_40_cast"/></StgValue>
</operation>

<operation id="463" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="9">
<![CDATA[
for.inc44.i201:247 %zext_ln125_40 = zext i9 %zext_ln125_40_cast

]]></Node>
<StgValue><ssdm name="zext_ln125_40"/></StgValue>
</operation>

<operation id="464" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:248 %OutPadConv4_addr_19 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_40

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_19"/></StgValue>
</operation>

<operation id="465" st_id="10" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:249 %OutPadConv4_load_19 = load i10 %OutPadConv4_addr_19

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_19"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="466" st_id="11" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:49 %s_157 = fadd i32 %s, i32 %mul21_i181_s

]]></Node>
<StgValue><ssdm name="s_157"/></StgValue>
</operation>

<operation id="467" st_id="11" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:173 %mul21_i181_2_2 = fmul i32 %bitcast_ln125_12, i32 %OutPadConv4_load_12

]]></Node>
<StgValue><ssdm name="mul21_i181_2_2"/></StgValue>
</operation>

<operation id="468" st_id="11" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:184 %mul21_i181_2_3 = fmul i32 %bitcast_ln125_13, i32 %OutPadConv4_load_13

]]></Node>
<StgValue><ssdm name="mul21_i181_2_3"/></StgValue>
</operation>

<operation id="469" st_id="11" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:195 %mul21_i181_2_4 = fmul i32 %bitcast_ln125_14, i32 %OutPadConv4_load_14

]]></Node>
<StgValue><ssdm name="mul21_i181_2_4"/></StgValue>
</operation>

<operation id="470" st_id="11" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:206 %mul21_i181_3 = fmul i32 %bitcast_ln125_15, i32 %OutPadConv4_load_15

]]></Node>
<StgValue><ssdm name="mul21_i181_3"/></StgValue>
</operation>

<operation id="471" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i201:212 %bitcast_ln125_16 = bitcast i32 %Weights_load_105

]]></Node>
<StgValue><ssdm name="bitcast_ln125_16"/></StgValue>
</operation>

<operation id="472" st_id="11" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:217 %mul21_i181_3_1 = fmul i32 %bitcast_ln125_16, i32 %OutPadConv4_load_16

]]></Node>
<StgValue><ssdm name="mul21_i181_3_1"/></StgValue>
</operation>

<operation id="473" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i201:223 %bitcast_ln125_17 = bitcast i32 %Weights_load_106

]]></Node>
<StgValue><ssdm name="bitcast_ln125_17"/></StgValue>
</operation>

<operation id="474" st_id="11" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:228 %mul21_i181_3_2 = fmul i32 %bitcast_ln125_17, i32 %OutPadConv4_load_17

]]></Node>
<StgValue><ssdm name="mul21_i181_3_2"/></StgValue>
</operation>

<operation id="475" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:233 %Weights_load_107 = load i14 %Weights_addr_107

]]></Node>
<StgValue><ssdm name="Weights_load_107"/></StgValue>
</operation>

<operation id="476" st_id="11" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:238 %OutPadConv4_load_18 = load i10 %OutPadConv4_addr_18

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_18"/></StgValue>
</operation>

<operation id="477" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:244 %Weights_load_108 = load i14 %Weights_addr_108

]]></Node>
<StgValue><ssdm name="Weights_load_108"/></StgValue>
</operation>

<operation id="478" st_id="11" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:249 %OutPadConv4_load_19 = load i10 %OutPadConv4_addr_19

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_19"/></StgValue>
</operation>

<operation id="479" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc44.i201:252 %add_ln125_38 = add i11 %p_cast92, i11 624

]]></Node>
<StgValue><ssdm name="add_ln125_38"/></StgValue>
</operation>

<operation id="480" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="11">
<![CDATA[
for.inc44.i201:253 %zext_ln125_41 = zext i11 %add_ln125_38

]]></Node>
<StgValue><ssdm name="zext_ln125_41"/></StgValue>
</operation>

<operation id="481" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:254 %Weights_addr_109 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_41

]]></Node>
<StgValue><ssdm name="Weights_addr_109"/></StgValue>
</operation>

<operation id="482" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:255 %Weights_load_109 = load i14 %Weights_addr_109

]]></Node>
<StgValue><ssdm name="Weights_load_109"/></StgValue>
</operation>

<operation id="483" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc44.i201:257 %add_ln125_39 = add i9 %zext_ln119_3, i9 336

]]></Node>
<StgValue><ssdm name="add_ln125_39"/></StgValue>
</operation>

<operation id="484" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="9">
<![CDATA[
for.inc44.i201:258 %zext_ln125_42 = zext i9 %add_ln125_39

]]></Node>
<StgValue><ssdm name="zext_ln125_42"/></StgValue>
</operation>

<operation id="485" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:259 %OutPadConv4_addr_20 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_42

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_20"/></StgValue>
</operation>

<operation id="486" st_id="11" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:260 %OutPadConv4_load_20 = load i10 %OutPadConv4_addr_20

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_20"/></StgValue>
</operation>

<operation id="487" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc44.i201:263 %add_ln125_40 = add i11 %p_cast92, i11 625

]]></Node>
<StgValue><ssdm name="add_ln125_40"/></StgValue>
</operation>

<operation id="488" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="11">
<![CDATA[
for.inc44.i201:264 %zext_ln125_43 = zext i11 %add_ln125_40

]]></Node>
<StgValue><ssdm name="zext_ln125_43"/></StgValue>
</operation>

<operation id="489" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:265 %Weights_addr_110 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_43

]]></Node>
<StgValue><ssdm name="Weights_addr_110"/></StgValue>
</operation>

<operation id="490" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:266 %Weights_load_110 = load i14 %Weights_addr_110

]]></Node>
<StgValue><ssdm name="Weights_load_110"/></StgValue>
</operation>

<operation id="491" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc44.i201:268 %add_ln125_41 = add i9 %zext_ln119_3, i9 337

]]></Node>
<StgValue><ssdm name="add_ln125_41"/></StgValue>
</operation>

<operation id="492" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="9">
<![CDATA[
for.inc44.i201:269 %zext_ln125_44 = zext i9 %add_ln125_41

]]></Node>
<StgValue><ssdm name="zext_ln125_44"/></StgValue>
</operation>

<operation id="493" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:270 %OutPadConv4_addr_21 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_44

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_21"/></StgValue>
</operation>

<operation id="494" st_id="11" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:271 %OutPadConv4_load_21 = load i10 %OutPadConv4_addr_21

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_21"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="495" st_id="12" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:49 %s_157 = fadd i32 %s, i32 %mul21_i181_s

]]></Node>
<StgValue><ssdm name="s_157"/></StgValue>
</operation>

<operation id="496" st_id="12" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:195 %mul21_i181_2_4 = fmul i32 %bitcast_ln125_14, i32 %OutPadConv4_load_14

]]></Node>
<StgValue><ssdm name="mul21_i181_2_4"/></StgValue>
</operation>

<operation id="497" st_id="12" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:206 %mul21_i181_3 = fmul i32 %bitcast_ln125_15, i32 %OutPadConv4_load_15

]]></Node>
<StgValue><ssdm name="mul21_i181_3"/></StgValue>
</operation>

<operation id="498" st_id="12" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:217 %mul21_i181_3_1 = fmul i32 %bitcast_ln125_16, i32 %OutPadConv4_load_16

]]></Node>
<StgValue><ssdm name="mul21_i181_3_1"/></StgValue>
</operation>

<operation id="499" st_id="12" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:228 %mul21_i181_3_2 = fmul i32 %bitcast_ln125_17, i32 %OutPadConv4_load_17

]]></Node>
<StgValue><ssdm name="mul21_i181_3_2"/></StgValue>
</operation>

<operation id="500" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i201:234 %bitcast_ln125_18 = bitcast i32 %Weights_load_107

]]></Node>
<StgValue><ssdm name="bitcast_ln125_18"/></StgValue>
</operation>

<operation id="501" st_id="12" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:239 %mul21_i181_3_3 = fmul i32 %bitcast_ln125_18, i32 %OutPadConv4_load_18

]]></Node>
<StgValue><ssdm name="mul21_i181_3_3"/></StgValue>
</operation>

<operation id="502" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i201:245 %bitcast_ln125_19 = bitcast i32 %Weights_load_108

]]></Node>
<StgValue><ssdm name="bitcast_ln125_19"/></StgValue>
</operation>

<operation id="503" st_id="12" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:250 %mul21_i181_3_4 = fmul i32 %bitcast_ln125_19, i32 %OutPadConv4_load_19

]]></Node>
<StgValue><ssdm name="mul21_i181_3_4"/></StgValue>
</operation>

<operation id="504" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:255 %Weights_load_109 = load i14 %Weights_addr_109

]]></Node>
<StgValue><ssdm name="Weights_load_109"/></StgValue>
</operation>

<operation id="505" st_id="12" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:260 %OutPadConv4_load_20 = load i10 %OutPadConv4_addr_20

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_20"/></StgValue>
</operation>

<operation id="506" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:266 %Weights_load_110 = load i14 %Weights_addr_110

]]></Node>
<StgValue><ssdm name="Weights_load_110"/></StgValue>
</operation>

<operation id="507" st_id="12" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:271 %OutPadConv4_load_21 = load i10 %OutPadConv4_addr_21

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_21"/></StgValue>
</operation>

<operation id="508" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc44.i201:274 %add_ln125_42 = add i11 %p_cast92, i11 626

]]></Node>
<StgValue><ssdm name="add_ln125_42"/></StgValue>
</operation>

<operation id="509" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="11">
<![CDATA[
for.inc44.i201:275 %zext_ln125_45 = zext i11 %add_ln125_42

]]></Node>
<StgValue><ssdm name="zext_ln125_45"/></StgValue>
</operation>

<operation id="510" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:276 %Weights_addr_111 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_45

]]></Node>
<StgValue><ssdm name="Weights_addr_111"/></StgValue>
</operation>

<operation id="511" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:277 %Weights_load_111 = load i14 %Weights_addr_111

]]></Node>
<StgValue><ssdm name="Weights_load_111"/></StgValue>
</operation>

<operation id="512" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc44.i201:279 %add_ln125_43 = add i9 %zext_ln119_3, i9 338

]]></Node>
<StgValue><ssdm name="add_ln125_43"/></StgValue>
</operation>

<operation id="513" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="9">
<![CDATA[
for.inc44.i201:280 %zext_ln125_46 = zext i9 %add_ln125_43

]]></Node>
<StgValue><ssdm name="zext_ln125_46"/></StgValue>
</operation>

<operation id="514" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:281 %OutPadConv4_addr_22 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_46

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_22"/></StgValue>
</operation>

<operation id="515" st_id="12" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:282 %OutPadConv4_load_22 = load i10 %OutPadConv4_addr_22

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_22"/></StgValue>
</operation>

<operation id="516" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc44.i201:285 %add_ln125_44 = add i11 %p_cast92, i11 627

]]></Node>
<StgValue><ssdm name="add_ln125_44"/></StgValue>
</operation>

<operation id="517" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="11">
<![CDATA[
for.inc44.i201:286 %zext_ln125_47 = zext i11 %add_ln125_44

]]></Node>
<StgValue><ssdm name="zext_ln125_47"/></StgValue>
</operation>

<operation id="518" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:287 %Weights_addr_112 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_47

]]></Node>
<StgValue><ssdm name="Weights_addr_112"/></StgValue>
</operation>

<operation id="519" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:288 %Weights_load_112 = load i14 %Weights_addr_112

]]></Node>
<StgValue><ssdm name="Weights_load_112"/></StgValue>
</operation>

<operation id="520" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc44.i201:290 %add_ln125_45 = add i9 %zext_ln119_3, i9 339

]]></Node>
<StgValue><ssdm name="add_ln125_45"/></StgValue>
</operation>

<operation id="521" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="9">
<![CDATA[
for.inc44.i201:291 %zext_ln125_48 = zext i9 %add_ln125_45

]]></Node>
<StgValue><ssdm name="zext_ln125_48"/></StgValue>
</operation>

<operation id="522" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:292 %OutPadConv4_addr_23 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_48

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_23"/></StgValue>
</operation>

<operation id="523" st_id="12" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:293 %OutPadConv4_load_23 = load i10 %OutPadConv4_addr_23

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_23"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="524" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
for.inc44.i201:21 %p_shl = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %empty, i6 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="525" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="11" op_0_bw="10">
<![CDATA[
for.inc44.i201:22 %p_shl31_cast = zext i10 %p_shl

]]></Node>
<StgValue><ssdm name="p_shl31_cast"/></StgValue>
</operation>

<operation id="526" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc44.i201:23 %p_shl24 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %empty, i4 0

]]></Node>
<StgValue><ssdm name="p_shl24"/></StgValue>
</operation>

<operation id="527" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="9" op_0_bw="8">
<![CDATA[
for.inc44.i201:24 %zext_ln119 = zext i8 %p_shl24

]]></Node>
<StgValue><ssdm name="zext_ln119"/></StgValue>
</operation>

<operation id="528" st_id="13" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:49 %s_157 = fadd i32 %s, i32 %mul21_i181_s

]]></Node>
<StgValue><ssdm name="s_157"/></StgValue>
</operation>

<operation id="529" st_id="13" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:217 %mul21_i181_3_1 = fmul i32 %bitcast_ln125_16, i32 %OutPadConv4_load_16

]]></Node>
<StgValue><ssdm name="mul21_i181_3_1"/></StgValue>
</operation>

<operation id="530" st_id="13" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:228 %mul21_i181_3_2 = fmul i32 %bitcast_ln125_17, i32 %OutPadConv4_load_17

]]></Node>
<StgValue><ssdm name="mul21_i181_3_2"/></StgValue>
</operation>

<operation id="531" st_id="13" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:239 %mul21_i181_3_3 = fmul i32 %bitcast_ln125_18, i32 %OutPadConv4_load_18

]]></Node>
<StgValue><ssdm name="mul21_i181_3_3"/></StgValue>
</operation>

<operation id="532" st_id="13" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:250 %mul21_i181_3_4 = fmul i32 %bitcast_ln125_19, i32 %OutPadConv4_load_19

]]></Node>
<StgValue><ssdm name="mul21_i181_3_4"/></StgValue>
</operation>

<operation id="533" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i201:256 %bitcast_ln125_20 = bitcast i32 %Weights_load_109

]]></Node>
<StgValue><ssdm name="bitcast_ln125_20"/></StgValue>
</operation>

<operation id="534" st_id="13" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:261 %mul21_i181_4 = fmul i32 %bitcast_ln125_20, i32 %OutPadConv4_load_20

]]></Node>
<StgValue><ssdm name="mul21_i181_4"/></StgValue>
</operation>

<operation id="535" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i201:267 %bitcast_ln125_21 = bitcast i32 %Weights_load_110

]]></Node>
<StgValue><ssdm name="bitcast_ln125_21"/></StgValue>
</operation>

<operation id="536" st_id="13" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:272 %mul21_i181_4_1 = fmul i32 %bitcast_ln125_21, i32 %OutPadConv4_load_21

]]></Node>
<StgValue><ssdm name="mul21_i181_4_1"/></StgValue>
</operation>

<operation id="537" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:277 %Weights_load_111 = load i14 %Weights_addr_111

]]></Node>
<StgValue><ssdm name="Weights_load_111"/></StgValue>
</operation>

<operation id="538" st_id="13" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:282 %OutPadConv4_load_22 = load i10 %OutPadConv4_addr_22

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_22"/></StgValue>
</operation>

<operation id="539" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:288 %Weights_load_112 = load i14 %Weights_addr_112

]]></Node>
<StgValue><ssdm name="Weights_load_112"/></StgValue>
</operation>

<operation id="540" st_id="13" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:293 %OutPadConv4_load_23 = load i10 %OutPadConv4_addr_23

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_23"/></StgValue>
</operation>

<operation id="541" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc44.i201:296 %add_ln125_46 = add i11 %p_cast92, i11 628

]]></Node>
<StgValue><ssdm name="add_ln125_46"/></StgValue>
</operation>

<operation id="542" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="11">
<![CDATA[
for.inc44.i201:297 %zext_ln125_49 = zext i11 %add_ln125_46

]]></Node>
<StgValue><ssdm name="zext_ln125_49"/></StgValue>
</operation>

<operation id="543" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:298 %Weights_addr_113 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_49

]]></Node>
<StgValue><ssdm name="Weights_addr_113"/></StgValue>
</operation>

<operation id="544" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:299 %Weights_load_113 = load i14 %Weights_addr_113

]]></Node>
<StgValue><ssdm name="Weights_load_113"/></StgValue>
</operation>

<operation id="545" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc44.i201:301 %add_ln125_47 = add i9 %zext_ln119_3, i9 340

]]></Node>
<StgValue><ssdm name="add_ln125_47"/></StgValue>
</operation>

<operation id="546" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="9">
<![CDATA[
for.inc44.i201:302 %zext_ln125_50 = zext i9 %add_ln125_47

]]></Node>
<StgValue><ssdm name="zext_ln125_50"/></StgValue>
</operation>

<operation id="547" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:303 %OutPadConv4_addr_24 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_50

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_24"/></StgValue>
</operation>

<operation id="548" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:304 %OutPadConv4_load_24 = load i10 %OutPadConv4_addr_24

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_24"/></StgValue>
</operation>

<operation id="549" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc44.i201:307 %add_ln125_48 = add i11 %p_cast92, i11 629

]]></Node>
<StgValue><ssdm name="add_ln125_48"/></StgValue>
</operation>

<operation id="550" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="11">
<![CDATA[
for.inc44.i201:308 %zext_ln125_51 = zext i11 %add_ln125_48

]]></Node>
<StgValue><ssdm name="zext_ln125_51"/></StgValue>
</operation>

<operation id="551" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:309 %Weights_addr_114 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_51

]]></Node>
<StgValue><ssdm name="Weights_addr_114"/></StgValue>
</operation>

<operation id="552" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:310 %Weights_load_114 = load i14 %Weights_addr_114

]]></Node>
<StgValue><ssdm name="Weights_load_114"/></StgValue>
</operation>

<operation id="553" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc44.i201:312 %add_ln125_49 = add i8 %zext_ln119_4, i8 164

]]></Node>
<StgValue><ssdm name="add_ln125_49"/></StgValue>
</operation>

<operation id="554" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="9" op_0_bw="8">
<![CDATA[
for.inc44.i201:313 %sext_ln125 = sext i8 %add_ln125_49

]]></Node>
<StgValue><ssdm name="sext_ln125"/></StgValue>
</operation>

<operation id="555" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="9">
<![CDATA[
for.inc44.i201:314 %zext_ln125_52 = zext i9 %sext_ln125

]]></Node>
<StgValue><ssdm name="zext_ln125_52"/></StgValue>
</operation>

<operation id="556" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:315 %OutPadConv4_addr_25 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_52

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_25"/></StgValue>
</operation>

<operation id="557" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:316 %OutPadConv4_load_25 = load i10 %OutPadConv4_addr_25

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_25"/></StgValue>
</operation>

<operation id="558" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc44.i201:485 %add_ln127_1 = add i9 %zext_ln119, i9 %zext_ln119_3

]]></Node>
<StgValue><ssdm name="add_ln127_1"/></StgValue>
</operation>

<operation id="559" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="11" op_0_bw="9">
<![CDATA[
for.inc44.i201:486 %zext_ln127 = zext i9 %add_ln127_1

]]></Node>
<StgValue><ssdm name="zext_ln127"/></StgValue>
</operation>

<operation id="560" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc44.i201:487 %add_ln127 = add i11 %zext_ln127, i11 %p_shl31_cast

]]></Node>
<StgValue><ssdm name="add_ln127"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="561" st_id="14" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:60 %s_158 = fadd i32 %s_157, i32 %mul21_i181_8

]]></Node>
<StgValue><ssdm name="s_158"/></StgValue>
</operation>

<operation id="562" st_id="14" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:239 %mul21_i181_3_3 = fmul i32 %bitcast_ln125_18, i32 %OutPadConv4_load_18

]]></Node>
<StgValue><ssdm name="mul21_i181_3_3"/></StgValue>
</operation>

<operation id="563" st_id="14" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:250 %mul21_i181_3_4 = fmul i32 %bitcast_ln125_19, i32 %OutPadConv4_load_19

]]></Node>
<StgValue><ssdm name="mul21_i181_3_4"/></StgValue>
</operation>

<operation id="564" st_id="14" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:261 %mul21_i181_4 = fmul i32 %bitcast_ln125_20, i32 %OutPadConv4_load_20

]]></Node>
<StgValue><ssdm name="mul21_i181_4"/></StgValue>
</operation>

<operation id="565" st_id="14" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:272 %mul21_i181_4_1 = fmul i32 %bitcast_ln125_21, i32 %OutPadConv4_load_21

]]></Node>
<StgValue><ssdm name="mul21_i181_4_1"/></StgValue>
</operation>

<operation id="566" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i201:278 %bitcast_ln125_22 = bitcast i32 %Weights_load_111

]]></Node>
<StgValue><ssdm name="bitcast_ln125_22"/></StgValue>
</operation>

<operation id="567" st_id="14" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:283 %mul21_i181_4_2 = fmul i32 %bitcast_ln125_22, i32 %OutPadConv4_load_22

]]></Node>
<StgValue><ssdm name="mul21_i181_4_2"/></StgValue>
</operation>

<operation id="568" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i201:289 %bitcast_ln125_23 = bitcast i32 %Weights_load_112

]]></Node>
<StgValue><ssdm name="bitcast_ln125_23"/></StgValue>
</operation>

<operation id="569" st_id="14" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:294 %mul21_i181_4_3 = fmul i32 %bitcast_ln125_23, i32 %OutPadConv4_load_23

]]></Node>
<StgValue><ssdm name="mul21_i181_4_3"/></StgValue>
</operation>

<operation id="570" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:299 %Weights_load_113 = load i14 %Weights_addr_113

]]></Node>
<StgValue><ssdm name="Weights_load_113"/></StgValue>
</operation>

<operation id="571" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:304 %OutPadConv4_load_24 = load i10 %OutPadConv4_addr_24

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_24"/></StgValue>
</operation>

<operation id="572" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:310 %Weights_load_114 = load i14 %Weights_addr_114

]]></Node>
<StgValue><ssdm name="Weights_load_114"/></StgValue>
</operation>

<operation id="573" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:316 %OutPadConv4_load_25 = load i10 %OutPadConv4_addr_25

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_25"/></StgValue>
</operation>

<operation id="574" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc44.i201:319 %add_ln125_50 = add i11 %p_cast92, i11 630

]]></Node>
<StgValue><ssdm name="add_ln125_50"/></StgValue>
</operation>

<operation id="575" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="11">
<![CDATA[
for.inc44.i201:320 %zext_ln125_53 = zext i11 %add_ln125_50

]]></Node>
<StgValue><ssdm name="zext_ln125_53"/></StgValue>
</operation>

<operation id="576" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:321 %Weights_addr_115 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_53

]]></Node>
<StgValue><ssdm name="Weights_addr_115"/></StgValue>
</operation>

<operation id="577" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:322 %Weights_load_115 = load i14 %Weights_addr_115

]]></Node>
<StgValue><ssdm name="Weights_load_115"/></StgValue>
</operation>

<operation id="578" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc44.i201:324 %add_ln125_51 = add i8 %zext_ln119_4, i8 165

]]></Node>
<StgValue><ssdm name="add_ln125_51"/></StgValue>
</operation>

<operation id="579" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="9" op_0_bw="8">
<![CDATA[
for.inc44.i201:325 %sext_ln125_1 = sext i8 %add_ln125_51

]]></Node>
<StgValue><ssdm name="sext_ln125_1"/></StgValue>
</operation>

<operation id="580" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="9">
<![CDATA[
for.inc44.i201:326 %zext_ln125_54 = zext i9 %sext_ln125_1

]]></Node>
<StgValue><ssdm name="zext_ln125_54"/></StgValue>
</operation>

<operation id="581" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:327 %OutPadConv4_addr_26 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_54

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_26"/></StgValue>
</operation>

<operation id="582" st_id="14" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:328 %OutPadConv4_load_26 = load i10 %OutPadConv4_addr_26

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_26"/></StgValue>
</operation>

<operation id="583" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc44.i201:331 %add_ln125_52 = add i11 %p_cast92, i11 631

]]></Node>
<StgValue><ssdm name="add_ln125_52"/></StgValue>
</operation>

<operation id="584" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="64" op_0_bw="11">
<![CDATA[
for.inc44.i201:332 %zext_ln125_55 = zext i11 %add_ln125_52

]]></Node>
<StgValue><ssdm name="zext_ln125_55"/></StgValue>
</operation>

<operation id="585" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:333 %Weights_addr_116 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_55

]]></Node>
<StgValue><ssdm name="Weights_addr_116"/></StgValue>
</operation>

<operation id="586" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:334 %Weights_load_116 = load i14 %Weights_addr_116

]]></Node>
<StgValue><ssdm name="Weights_load_116"/></StgValue>
</operation>

<operation id="587" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc44.i201:336 %add_ln125_53 = add i8 %zext_ln119_4, i8 166

]]></Node>
<StgValue><ssdm name="add_ln125_53"/></StgValue>
</operation>

<operation id="588" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="9" op_0_bw="8">
<![CDATA[
for.inc44.i201:337 %sext_ln125_2 = sext i8 %add_ln125_53

]]></Node>
<StgValue><ssdm name="sext_ln125_2"/></StgValue>
</operation>

<operation id="589" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="9">
<![CDATA[
for.inc44.i201:338 %zext_ln125_56 = zext i9 %sext_ln125_2

]]></Node>
<StgValue><ssdm name="zext_ln125_56"/></StgValue>
</operation>

<operation id="590" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:339 %OutPadConv4_addr_27 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_56

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_27"/></StgValue>
</operation>

<operation id="591" st_id="14" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:340 %OutPadConv4_load_27 = load i10 %OutPadConv4_addr_27

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_27"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="592" st_id="15" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:60 %s_158 = fadd i32 %s_157, i32 %mul21_i181_8

]]></Node>
<StgValue><ssdm name="s_158"/></StgValue>
</operation>

<operation id="593" st_id="15" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:261 %mul21_i181_4 = fmul i32 %bitcast_ln125_20, i32 %OutPadConv4_load_20

]]></Node>
<StgValue><ssdm name="mul21_i181_4"/></StgValue>
</operation>

<operation id="594" st_id="15" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:272 %mul21_i181_4_1 = fmul i32 %bitcast_ln125_21, i32 %OutPadConv4_load_21

]]></Node>
<StgValue><ssdm name="mul21_i181_4_1"/></StgValue>
</operation>

<operation id="595" st_id="15" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:283 %mul21_i181_4_2 = fmul i32 %bitcast_ln125_22, i32 %OutPadConv4_load_22

]]></Node>
<StgValue><ssdm name="mul21_i181_4_2"/></StgValue>
</operation>

<operation id="596" st_id="15" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:294 %mul21_i181_4_3 = fmul i32 %bitcast_ln125_23, i32 %OutPadConv4_load_23

]]></Node>
<StgValue><ssdm name="mul21_i181_4_3"/></StgValue>
</operation>

<operation id="597" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i201:300 %bitcast_ln125_24 = bitcast i32 %Weights_load_113

]]></Node>
<StgValue><ssdm name="bitcast_ln125_24"/></StgValue>
</operation>

<operation id="598" st_id="15" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:305 %mul21_i181_4_4 = fmul i32 %bitcast_ln125_24, i32 %OutPadConv4_load_24

]]></Node>
<StgValue><ssdm name="mul21_i181_4_4"/></StgValue>
</operation>

<operation id="599" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i201:311 %bitcast_ln125_25 = bitcast i32 %Weights_load_114

]]></Node>
<StgValue><ssdm name="bitcast_ln125_25"/></StgValue>
</operation>

<operation id="600" st_id="15" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:317 %mul21_i181_5 = fmul i32 %bitcast_ln125_25, i32 %OutPadConv4_load_25

]]></Node>
<StgValue><ssdm name="mul21_i181_5"/></StgValue>
</operation>

<operation id="601" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:322 %Weights_load_115 = load i14 %Weights_addr_115

]]></Node>
<StgValue><ssdm name="Weights_load_115"/></StgValue>
</operation>

<operation id="602" st_id="15" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:328 %OutPadConv4_load_26 = load i10 %OutPadConv4_addr_26

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_26"/></StgValue>
</operation>

<operation id="603" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:334 %Weights_load_116 = load i14 %Weights_addr_116

]]></Node>
<StgValue><ssdm name="Weights_load_116"/></StgValue>
</operation>

<operation id="604" st_id="15" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:340 %OutPadConv4_load_27 = load i10 %OutPadConv4_addr_27

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_27"/></StgValue>
</operation>

<operation id="605" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc44.i201:343 %add_ln125_54 = add i11 %p_cast92, i11 632

]]></Node>
<StgValue><ssdm name="add_ln125_54"/></StgValue>
</operation>

<operation id="606" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="11">
<![CDATA[
for.inc44.i201:344 %zext_ln125_57 = zext i11 %add_ln125_54

]]></Node>
<StgValue><ssdm name="zext_ln125_57"/></StgValue>
</operation>

<operation id="607" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:345 %Weights_addr_117 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_57

]]></Node>
<StgValue><ssdm name="Weights_addr_117"/></StgValue>
</operation>

<operation id="608" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:346 %Weights_load_117 = load i14 %Weights_addr_117

]]></Node>
<StgValue><ssdm name="Weights_load_117"/></StgValue>
</operation>

<operation id="609" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc44.i201:348 %add_ln125_55 = add i8 %zext_ln119_4, i8 167

]]></Node>
<StgValue><ssdm name="add_ln125_55"/></StgValue>
</operation>

<operation id="610" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="9" op_0_bw="8">
<![CDATA[
for.inc44.i201:349 %sext_ln125_3 = sext i8 %add_ln125_55

]]></Node>
<StgValue><ssdm name="sext_ln125_3"/></StgValue>
</operation>

<operation id="611" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="9">
<![CDATA[
for.inc44.i201:350 %zext_ln125_58 = zext i9 %sext_ln125_3

]]></Node>
<StgValue><ssdm name="zext_ln125_58"/></StgValue>
</operation>

<operation id="612" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:351 %OutPadConv4_addr_28 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_58

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_28"/></StgValue>
</operation>

<operation id="613" st_id="15" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:352 %OutPadConv4_load_28 = load i10 %OutPadConv4_addr_28

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_28"/></StgValue>
</operation>

<operation id="614" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc44.i201:355 %add_ln125_56 = add i11 %p_cast92, i11 633

]]></Node>
<StgValue><ssdm name="add_ln125_56"/></StgValue>
</operation>

<operation id="615" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="11">
<![CDATA[
for.inc44.i201:356 %zext_ln125_59 = zext i11 %add_ln125_56

]]></Node>
<StgValue><ssdm name="zext_ln125_59"/></StgValue>
</operation>

<operation id="616" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:357 %Weights_addr_118 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_59

]]></Node>
<StgValue><ssdm name="Weights_addr_118"/></StgValue>
</operation>

<operation id="617" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:358 %Weights_load_118 = load i14 %Weights_addr_118

]]></Node>
<StgValue><ssdm name="Weights_load_118"/></StgValue>
</operation>

<operation id="618" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="9" op_0_bw="8">
<![CDATA[
for.inc44.i201:360 %sext_ln125_4 = sext i8 %add_ln125_20

]]></Node>
<StgValue><ssdm name="sext_ln125_4"/></StgValue>
</operation>

<operation id="619" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="9">
<![CDATA[
for.inc44.i201:361 %zext_ln125_60 = zext i9 %sext_ln125_4

]]></Node>
<StgValue><ssdm name="zext_ln125_60"/></StgValue>
</operation>

<operation id="620" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:362 %OutPadConv4_addr_29 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_60

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_29"/></StgValue>
</operation>

<operation id="621" st_id="15" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:363 %OutPadConv4_load_29 = load i10 %OutPadConv4_addr_29

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_29"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="622" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="10" op_0_bw="7">
<![CDATA[
for.inc44.i201:26 %zext_ln119_2 = zext i7 %select_ln117

]]></Node>
<StgValue><ssdm name="zext_ln119_2"/></StgValue>
</operation>

<operation id="623" st_id="16" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:60 %s_158 = fadd i32 %s_157, i32 %mul21_i181_8

]]></Node>
<StgValue><ssdm name="s_158"/></StgValue>
</operation>

<operation id="624" st_id="16" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:283 %mul21_i181_4_2 = fmul i32 %bitcast_ln125_22, i32 %OutPadConv4_load_22

]]></Node>
<StgValue><ssdm name="mul21_i181_4_2"/></StgValue>
</operation>

<operation id="625" st_id="16" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:294 %mul21_i181_4_3 = fmul i32 %bitcast_ln125_23, i32 %OutPadConv4_load_23

]]></Node>
<StgValue><ssdm name="mul21_i181_4_3"/></StgValue>
</operation>

<operation id="626" st_id="16" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:305 %mul21_i181_4_4 = fmul i32 %bitcast_ln125_24, i32 %OutPadConv4_load_24

]]></Node>
<StgValue><ssdm name="mul21_i181_4_4"/></StgValue>
</operation>

<operation id="627" st_id="16" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:317 %mul21_i181_5 = fmul i32 %bitcast_ln125_25, i32 %OutPadConv4_load_25

]]></Node>
<StgValue><ssdm name="mul21_i181_5"/></StgValue>
</operation>

<operation id="628" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i201:323 %bitcast_ln125_26 = bitcast i32 %Weights_load_115

]]></Node>
<StgValue><ssdm name="bitcast_ln125_26"/></StgValue>
</operation>

<operation id="629" st_id="16" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:329 %mul21_i181_5_1 = fmul i32 %bitcast_ln125_26, i32 %OutPadConv4_load_26

]]></Node>
<StgValue><ssdm name="mul21_i181_5_1"/></StgValue>
</operation>

<operation id="630" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i201:335 %bitcast_ln125_27 = bitcast i32 %Weights_load_116

]]></Node>
<StgValue><ssdm name="bitcast_ln125_27"/></StgValue>
</operation>

<operation id="631" st_id="16" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:341 %mul21_i181_5_2 = fmul i32 %bitcast_ln125_27, i32 %OutPadConv4_load_27

]]></Node>
<StgValue><ssdm name="mul21_i181_5_2"/></StgValue>
</operation>

<operation id="632" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:346 %Weights_load_117 = load i14 %Weights_addr_117

]]></Node>
<StgValue><ssdm name="Weights_load_117"/></StgValue>
</operation>

<operation id="633" st_id="16" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:352 %OutPadConv4_load_28 = load i10 %OutPadConv4_addr_28

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_28"/></StgValue>
</operation>

<operation id="634" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:358 %Weights_load_118 = load i14 %Weights_addr_118

]]></Node>
<StgValue><ssdm name="Weights_load_118"/></StgValue>
</operation>

<operation id="635" st_id="16" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:363 %OutPadConv4_load_29 = load i10 %OutPadConv4_addr_29

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_29"/></StgValue>
</operation>

<operation id="636" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc44.i201:366 %add_ln125_57 = add i11 %p_cast92, i11 634

]]></Node>
<StgValue><ssdm name="add_ln125_57"/></StgValue>
</operation>

<operation id="637" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="11">
<![CDATA[
for.inc44.i201:367 %zext_ln125_61 = zext i11 %add_ln125_57

]]></Node>
<StgValue><ssdm name="zext_ln125_61"/></StgValue>
</operation>

<operation id="638" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:368 %Weights_addr_119 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_61

]]></Node>
<StgValue><ssdm name="Weights_addr_119"/></StgValue>
</operation>

<operation id="639" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:369 %Weights_load_119 = load i14 %Weights_addr_119

]]></Node>
<StgValue><ssdm name="Weights_load_119"/></StgValue>
</operation>

<operation id="640" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i201:371 %add_ln125_58 = add i10 %zext_ln119_2, i10 504

]]></Node>
<StgValue><ssdm name="add_ln125_58"/></StgValue>
</operation>

<operation id="641" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i201:372 %zext_ln125_62 = zext i10 %add_ln125_58

]]></Node>
<StgValue><ssdm name="zext_ln125_62"/></StgValue>
</operation>

<operation id="642" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:373 %OutPadConv4_addr_30 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_62

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_30"/></StgValue>
</operation>

<operation id="643" st_id="16" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:374 %OutPadConv4_load_30 = load i10 %OutPadConv4_addr_30

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_30"/></StgValue>
</operation>

<operation id="644" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc44.i201:377 %add_ln125_59 = add i11 %p_cast92, i11 635

]]></Node>
<StgValue><ssdm name="add_ln125_59"/></StgValue>
</operation>

<operation id="645" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="11">
<![CDATA[
for.inc44.i201:378 %zext_ln125_63 = zext i11 %add_ln125_59

]]></Node>
<StgValue><ssdm name="zext_ln125_63"/></StgValue>
</operation>

<operation id="646" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:379 %Weights_addr_120 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_63

]]></Node>
<StgValue><ssdm name="Weights_addr_120"/></StgValue>
</operation>

<operation id="647" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:380 %Weights_load_120 = load i14 %Weights_addr_120

]]></Node>
<StgValue><ssdm name="Weights_load_120"/></StgValue>
</operation>

<operation id="648" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i201:382 %add_ln125_60 = add i10 %zext_ln119_2, i10 505

]]></Node>
<StgValue><ssdm name="add_ln125_60"/></StgValue>
</operation>

<operation id="649" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i201:383 %zext_ln125_64 = zext i10 %add_ln125_60

]]></Node>
<StgValue><ssdm name="zext_ln125_64"/></StgValue>
</operation>

<operation id="650" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:384 %OutPadConv4_addr_31 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_64

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_31"/></StgValue>
</operation>

<operation id="651" st_id="16" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:385 %OutPadConv4_load_31 = load i10 %OutPadConv4_addr_31

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_31"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="652" st_id="17" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:60 %s_158 = fadd i32 %s_157, i32 %mul21_i181_8

]]></Node>
<StgValue><ssdm name="s_158"/></StgValue>
</operation>

<operation id="653" st_id="17" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:305 %mul21_i181_4_4 = fmul i32 %bitcast_ln125_24, i32 %OutPadConv4_load_24

]]></Node>
<StgValue><ssdm name="mul21_i181_4_4"/></StgValue>
</operation>

<operation id="654" st_id="17" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:317 %mul21_i181_5 = fmul i32 %bitcast_ln125_25, i32 %OutPadConv4_load_25

]]></Node>
<StgValue><ssdm name="mul21_i181_5"/></StgValue>
</operation>

<operation id="655" st_id="17" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:329 %mul21_i181_5_1 = fmul i32 %bitcast_ln125_26, i32 %OutPadConv4_load_26

]]></Node>
<StgValue><ssdm name="mul21_i181_5_1"/></StgValue>
</operation>

<operation id="656" st_id="17" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:341 %mul21_i181_5_2 = fmul i32 %bitcast_ln125_27, i32 %OutPadConv4_load_27

]]></Node>
<StgValue><ssdm name="mul21_i181_5_2"/></StgValue>
</operation>

<operation id="657" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i201:347 %bitcast_ln125_28 = bitcast i32 %Weights_load_117

]]></Node>
<StgValue><ssdm name="bitcast_ln125_28"/></StgValue>
</operation>

<operation id="658" st_id="17" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:353 %mul21_i181_5_3 = fmul i32 %bitcast_ln125_28, i32 %OutPadConv4_load_28

]]></Node>
<StgValue><ssdm name="mul21_i181_5_3"/></StgValue>
</operation>

<operation id="659" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i201:359 %bitcast_ln125_29 = bitcast i32 %Weights_load_118

]]></Node>
<StgValue><ssdm name="bitcast_ln125_29"/></StgValue>
</operation>

<operation id="660" st_id="17" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:364 %mul21_i181_5_4 = fmul i32 %bitcast_ln125_29, i32 %OutPadConv4_load_29

]]></Node>
<StgValue><ssdm name="mul21_i181_5_4"/></StgValue>
</operation>

<operation id="661" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:369 %Weights_load_119 = load i14 %Weights_addr_119

]]></Node>
<StgValue><ssdm name="Weights_load_119"/></StgValue>
</operation>

<operation id="662" st_id="17" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:374 %OutPadConv4_load_30 = load i10 %OutPadConv4_addr_30

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_30"/></StgValue>
</operation>

<operation id="663" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:380 %Weights_load_120 = load i14 %Weights_addr_120

]]></Node>
<StgValue><ssdm name="Weights_load_120"/></StgValue>
</operation>

<operation id="664" st_id="17" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:385 %OutPadConv4_load_31 = load i10 %OutPadConv4_addr_31

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_31"/></StgValue>
</operation>

<operation id="665" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc44.i201:388 %add_ln125_61 = add i11 %p_cast92, i11 636

]]></Node>
<StgValue><ssdm name="add_ln125_61"/></StgValue>
</operation>

<operation id="666" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="11">
<![CDATA[
for.inc44.i201:389 %zext_ln125_65 = zext i11 %add_ln125_61

]]></Node>
<StgValue><ssdm name="zext_ln125_65"/></StgValue>
</operation>

<operation id="667" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:390 %Weights_addr_121 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_65

]]></Node>
<StgValue><ssdm name="Weights_addr_121"/></StgValue>
</operation>

<operation id="668" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:391 %Weights_load_121 = load i14 %Weights_addr_121

]]></Node>
<StgValue><ssdm name="Weights_load_121"/></StgValue>
</operation>

<operation id="669" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i201:393 %add_ln125_62 = add i10 %zext_ln119_2, i10 506

]]></Node>
<StgValue><ssdm name="add_ln125_62"/></StgValue>
</operation>

<operation id="670" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i201:394 %zext_ln125_66 = zext i10 %add_ln125_62

]]></Node>
<StgValue><ssdm name="zext_ln125_66"/></StgValue>
</operation>

<operation id="671" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:395 %OutPadConv4_addr_32 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_66

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_32"/></StgValue>
</operation>

<operation id="672" st_id="17" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:396 %OutPadConv4_load_32 = load i10 %OutPadConv4_addr_32

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_32"/></StgValue>
</operation>

<operation id="673" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc44.i201:399 %add_ln125_63 = add i11 %p_cast92, i11 637

]]></Node>
<StgValue><ssdm name="add_ln125_63"/></StgValue>
</operation>

<operation id="674" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="11">
<![CDATA[
for.inc44.i201:400 %zext_ln125_67 = zext i11 %add_ln125_63

]]></Node>
<StgValue><ssdm name="zext_ln125_67"/></StgValue>
</operation>

<operation id="675" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:401 %Weights_addr_122 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_67

]]></Node>
<StgValue><ssdm name="Weights_addr_122"/></StgValue>
</operation>

<operation id="676" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:402 %Weights_load_122 = load i14 %Weights_addr_122

]]></Node>
<StgValue><ssdm name="Weights_load_122"/></StgValue>
</operation>

<operation id="677" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i201:404 %add_ln125_64 = add i10 %zext_ln119_2, i10 507

]]></Node>
<StgValue><ssdm name="add_ln125_64"/></StgValue>
</operation>

<operation id="678" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i201:405 %zext_ln125_68 = zext i10 %add_ln125_64

]]></Node>
<StgValue><ssdm name="zext_ln125_68"/></StgValue>
</operation>

<operation id="679" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:406 %OutPadConv4_addr_33 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_68

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_33"/></StgValue>
</operation>

<operation id="680" st_id="17" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:407 %OutPadConv4_load_33 = load i10 %OutPadConv4_addr_33

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_33"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="681" st_id="18" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:71 %s_159 = fadd i32 %s_158, i32 %mul21_i181_9

]]></Node>
<StgValue><ssdm name="s_159"/></StgValue>
</operation>

<operation id="682" st_id="18" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:329 %mul21_i181_5_1 = fmul i32 %bitcast_ln125_26, i32 %OutPadConv4_load_26

]]></Node>
<StgValue><ssdm name="mul21_i181_5_1"/></StgValue>
</operation>

<operation id="683" st_id="18" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:341 %mul21_i181_5_2 = fmul i32 %bitcast_ln125_27, i32 %OutPadConv4_load_27

]]></Node>
<StgValue><ssdm name="mul21_i181_5_2"/></StgValue>
</operation>

<operation id="684" st_id="18" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:353 %mul21_i181_5_3 = fmul i32 %bitcast_ln125_28, i32 %OutPadConv4_load_28

]]></Node>
<StgValue><ssdm name="mul21_i181_5_3"/></StgValue>
</operation>

<operation id="685" st_id="18" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:364 %mul21_i181_5_4 = fmul i32 %bitcast_ln125_29, i32 %OutPadConv4_load_29

]]></Node>
<StgValue><ssdm name="mul21_i181_5_4"/></StgValue>
</operation>

<operation id="686" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i201:370 %bitcast_ln125_30 = bitcast i32 %Weights_load_119

]]></Node>
<StgValue><ssdm name="bitcast_ln125_30"/></StgValue>
</operation>

<operation id="687" st_id="18" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:375 %mul21_i181_6 = fmul i32 %bitcast_ln125_30, i32 %OutPadConv4_load_30

]]></Node>
<StgValue><ssdm name="mul21_i181_6"/></StgValue>
</operation>

<operation id="688" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i201:381 %bitcast_ln125_31 = bitcast i32 %Weights_load_120

]]></Node>
<StgValue><ssdm name="bitcast_ln125_31"/></StgValue>
</operation>

<operation id="689" st_id="18" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:386 %mul21_i181_6_1 = fmul i32 %bitcast_ln125_31, i32 %OutPadConv4_load_31

]]></Node>
<StgValue><ssdm name="mul21_i181_6_1"/></StgValue>
</operation>

<operation id="690" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:391 %Weights_load_121 = load i14 %Weights_addr_121

]]></Node>
<StgValue><ssdm name="Weights_load_121"/></StgValue>
</operation>

<operation id="691" st_id="18" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:396 %OutPadConv4_load_32 = load i10 %OutPadConv4_addr_32

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_32"/></StgValue>
</operation>

<operation id="692" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:402 %Weights_load_122 = load i14 %Weights_addr_122

]]></Node>
<StgValue><ssdm name="Weights_load_122"/></StgValue>
</operation>

<operation id="693" st_id="18" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:407 %OutPadConv4_load_33 = load i10 %OutPadConv4_addr_33

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_33"/></StgValue>
</operation>

<operation id="694" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc44.i201:410 %add_ln125_65 = add i11 %p_cast92, i11 638

]]></Node>
<StgValue><ssdm name="add_ln125_65"/></StgValue>
</operation>

<operation id="695" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="11">
<![CDATA[
for.inc44.i201:411 %zext_ln125_69 = zext i11 %add_ln125_65

]]></Node>
<StgValue><ssdm name="zext_ln125_69"/></StgValue>
</operation>

<operation id="696" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:412 %Weights_addr_123 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_69

]]></Node>
<StgValue><ssdm name="Weights_addr_123"/></StgValue>
</operation>

<operation id="697" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:413 %Weights_load_123 = load i14 %Weights_addr_123

]]></Node>
<StgValue><ssdm name="Weights_load_123"/></StgValue>
</operation>

<operation id="698" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i201:415 %add_ln125_66 = add i10 %zext_ln119_2, i10 508

]]></Node>
<StgValue><ssdm name="add_ln125_66"/></StgValue>
</operation>

<operation id="699" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i201:416 %zext_ln125_70 = zext i10 %add_ln125_66

]]></Node>
<StgValue><ssdm name="zext_ln125_70"/></StgValue>
</operation>

<operation id="700" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:417 %OutPadConv4_addr_34 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_70

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_34"/></StgValue>
</operation>

<operation id="701" st_id="18" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:418 %OutPadConv4_load_34 = load i10 %OutPadConv4_addr_34

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_34"/></StgValue>
</operation>

<operation id="702" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc44.i201:421 %add_ln125_67 = add i11 %p_cast92, i11 639

]]></Node>
<StgValue><ssdm name="add_ln125_67"/></StgValue>
</operation>

<operation id="703" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="11">
<![CDATA[
for.inc44.i201:422 %zext_ln125_71 = zext i11 %add_ln125_67

]]></Node>
<StgValue><ssdm name="zext_ln125_71"/></StgValue>
</operation>

<operation id="704" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:423 %Weights_addr_124 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_71

]]></Node>
<StgValue><ssdm name="Weights_addr_124"/></StgValue>
</operation>

<operation id="705" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:424 %Weights_load_124 = load i14 %Weights_addr_124

]]></Node>
<StgValue><ssdm name="Weights_load_124"/></StgValue>
</operation>

<operation id="706" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i201:426 %add_ln125_68 = add i10 %zext_ln119_2, i10 588

]]></Node>
<StgValue><ssdm name="add_ln125_68"/></StgValue>
</operation>

<operation id="707" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i201:427 %zext_ln125_72 = zext i10 %add_ln125_68

]]></Node>
<StgValue><ssdm name="zext_ln125_72"/></StgValue>
</operation>

<operation id="708" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:428 %OutPadConv4_addr_35 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_72

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_35"/></StgValue>
</operation>

<operation id="709" st_id="18" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:429 %OutPadConv4_load_35 = load i10 %OutPadConv4_addr_35

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_35"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="710" st_id="19" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:71 %s_159 = fadd i32 %s_158, i32 %mul21_i181_9

]]></Node>
<StgValue><ssdm name="s_159"/></StgValue>
</operation>

<operation id="711" st_id="19" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:353 %mul21_i181_5_3 = fmul i32 %bitcast_ln125_28, i32 %OutPadConv4_load_28

]]></Node>
<StgValue><ssdm name="mul21_i181_5_3"/></StgValue>
</operation>

<operation id="712" st_id="19" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:364 %mul21_i181_5_4 = fmul i32 %bitcast_ln125_29, i32 %OutPadConv4_load_29

]]></Node>
<StgValue><ssdm name="mul21_i181_5_4"/></StgValue>
</operation>

<operation id="713" st_id="19" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:375 %mul21_i181_6 = fmul i32 %bitcast_ln125_30, i32 %OutPadConv4_load_30

]]></Node>
<StgValue><ssdm name="mul21_i181_6"/></StgValue>
</operation>

<operation id="714" st_id="19" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:386 %mul21_i181_6_1 = fmul i32 %bitcast_ln125_31, i32 %OutPadConv4_load_31

]]></Node>
<StgValue><ssdm name="mul21_i181_6_1"/></StgValue>
</operation>

<operation id="715" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i201:392 %bitcast_ln125_32 = bitcast i32 %Weights_load_121

]]></Node>
<StgValue><ssdm name="bitcast_ln125_32"/></StgValue>
</operation>

<operation id="716" st_id="19" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:397 %mul21_i181_6_2 = fmul i32 %bitcast_ln125_32, i32 %OutPadConv4_load_32

]]></Node>
<StgValue><ssdm name="mul21_i181_6_2"/></StgValue>
</operation>

<operation id="717" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i201:403 %bitcast_ln125_33 = bitcast i32 %Weights_load_122

]]></Node>
<StgValue><ssdm name="bitcast_ln125_33"/></StgValue>
</operation>

<operation id="718" st_id="19" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:408 %mul21_i181_6_3 = fmul i32 %bitcast_ln125_33, i32 %OutPadConv4_load_33

]]></Node>
<StgValue><ssdm name="mul21_i181_6_3"/></StgValue>
</operation>

<operation id="719" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:413 %Weights_load_123 = load i14 %Weights_addr_123

]]></Node>
<StgValue><ssdm name="Weights_load_123"/></StgValue>
</operation>

<operation id="720" st_id="19" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:418 %OutPadConv4_load_34 = load i10 %OutPadConv4_addr_34

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_34"/></StgValue>
</operation>

<operation id="721" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:424 %Weights_load_124 = load i14 %Weights_addr_124

]]></Node>
<StgValue><ssdm name="Weights_load_124"/></StgValue>
</operation>

<operation id="722" st_id="19" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:429 %OutPadConv4_load_35 = load i10 %OutPadConv4_addr_35

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_35"/></StgValue>
</operation>

<operation id="723" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc44.i201:432 %add_ln125_69 = add i11 %p_cast92, i11 640

]]></Node>
<StgValue><ssdm name="add_ln125_69"/></StgValue>
</operation>

<operation id="724" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="64" op_0_bw="11">
<![CDATA[
for.inc44.i201:433 %zext_ln125_73 = zext i11 %add_ln125_69

]]></Node>
<StgValue><ssdm name="zext_ln125_73"/></StgValue>
</operation>

<operation id="725" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:434 %Weights_addr_125 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_73

]]></Node>
<StgValue><ssdm name="Weights_addr_125"/></StgValue>
</operation>

<operation id="726" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:435 %Weights_load_125 = load i14 %Weights_addr_125

]]></Node>
<StgValue><ssdm name="Weights_load_125"/></StgValue>
</operation>

<operation id="727" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i201:437 %add_ln125_70 = add i10 %zext_ln119_2, i10 589

]]></Node>
<StgValue><ssdm name="add_ln125_70"/></StgValue>
</operation>

<operation id="728" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i201:438 %zext_ln125_74 = zext i10 %add_ln125_70

]]></Node>
<StgValue><ssdm name="zext_ln125_74"/></StgValue>
</operation>

<operation id="729" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:439 %OutPadConv4_addr_36 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_74

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_36"/></StgValue>
</operation>

<operation id="730" st_id="19" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:440 %OutPadConv4_load_36 = load i10 %OutPadConv4_addr_36

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_36"/></StgValue>
</operation>

<operation id="731" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc44.i201:443 %add_ln125_71 = add i11 %p_cast92, i11 641

]]></Node>
<StgValue><ssdm name="add_ln125_71"/></StgValue>
</operation>

<operation id="732" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="64" op_0_bw="11">
<![CDATA[
for.inc44.i201:444 %zext_ln125_75 = zext i11 %add_ln125_71

]]></Node>
<StgValue><ssdm name="zext_ln125_75"/></StgValue>
</operation>

<operation id="733" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:445 %Weights_addr_126 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_75

]]></Node>
<StgValue><ssdm name="Weights_addr_126"/></StgValue>
</operation>

<operation id="734" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:446 %Weights_load_126 = load i14 %Weights_addr_126

]]></Node>
<StgValue><ssdm name="Weights_load_126"/></StgValue>
</operation>

<operation id="735" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i201:448 %add_ln125_72 = add i10 %zext_ln119_2, i10 590

]]></Node>
<StgValue><ssdm name="add_ln125_72"/></StgValue>
</operation>

<operation id="736" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i201:449 %zext_ln125_76 = zext i10 %add_ln125_72

]]></Node>
<StgValue><ssdm name="zext_ln125_76"/></StgValue>
</operation>

<operation id="737" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:450 %OutPadConv4_addr_37 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_76

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_37"/></StgValue>
</operation>

<operation id="738" st_id="19" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:451 %OutPadConv4_load_37 = load i10 %OutPadConv4_addr_37

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_37"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="739" st_id="20" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:71 %s_159 = fadd i32 %s_158, i32 %mul21_i181_9

]]></Node>
<StgValue><ssdm name="s_159"/></StgValue>
</operation>

<operation id="740" st_id="20" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:375 %mul21_i181_6 = fmul i32 %bitcast_ln125_30, i32 %OutPadConv4_load_30

]]></Node>
<StgValue><ssdm name="mul21_i181_6"/></StgValue>
</operation>

<operation id="741" st_id="20" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:386 %mul21_i181_6_1 = fmul i32 %bitcast_ln125_31, i32 %OutPadConv4_load_31

]]></Node>
<StgValue><ssdm name="mul21_i181_6_1"/></StgValue>
</operation>

<operation id="742" st_id="20" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:397 %mul21_i181_6_2 = fmul i32 %bitcast_ln125_32, i32 %OutPadConv4_load_32

]]></Node>
<StgValue><ssdm name="mul21_i181_6_2"/></StgValue>
</operation>

<operation id="743" st_id="20" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:408 %mul21_i181_6_3 = fmul i32 %bitcast_ln125_33, i32 %OutPadConv4_load_33

]]></Node>
<StgValue><ssdm name="mul21_i181_6_3"/></StgValue>
</operation>

<operation id="744" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i201:414 %bitcast_ln125_34 = bitcast i32 %Weights_load_123

]]></Node>
<StgValue><ssdm name="bitcast_ln125_34"/></StgValue>
</operation>

<operation id="745" st_id="20" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:419 %mul21_i181_6_4 = fmul i32 %bitcast_ln125_34, i32 %OutPadConv4_load_34

]]></Node>
<StgValue><ssdm name="mul21_i181_6_4"/></StgValue>
</operation>

<operation id="746" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i201:425 %bitcast_ln125_35 = bitcast i32 %Weights_load_124

]]></Node>
<StgValue><ssdm name="bitcast_ln125_35"/></StgValue>
</operation>

<operation id="747" st_id="20" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:430 %mul21_i181_7 = fmul i32 %bitcast_ln125_35, i32 %OutPadConv4_load_35

]]></Node>
<StgValue><ssdm name="mul21_i181_7"/></StgValue>
</operation>

<operation id="748" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:435 %Weights_load_125 = load i14 %Weights_addr_125

]]></Node>
<StgValue><ssdm name="Weights_load_125"/></StgValue>
</operation>

<operation id="749" st_id="20" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:440 %OutPadConv4_load_36 = load i10 %OutPadConv4_addr_36

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_36"/></StgValue>
</operation>

<operation id="750" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:446 %Weights_load_126 = load i14 %Weights_addr_126

]]></Node>
<StgValue><ssdm name="Weights_load_126"/></StgValue>
</operation>

<operation id="751" st_id="20" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:451 %OutPadConv4_load_37 = load i10 %OutPadConv4_addr_37

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_37"/></StgValue>
</operation>

<operation id="752" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc44.i201:454 %add_ln125_73 = add i11 %p_cast92, i11 642

]]></Node>
<StgValue><ssdm name="add_ln125_73"/></StgValue>
</operation>

<operation id="753" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="64" op_0_bw="11">
<![CDATA[
for.inc44.i201:455 %zext_ln125_77 = zext i11 %add_ln125_73

]]></Node>
<StgValue><ssdm name="zext_ln125_77"/></StgValue>
</operation>

<operation id="754" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:456 %Weights_addr_127 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_77

]]></Node>
<StgValue><ssdm name="Weights_addr_127"/></StgValue>
</operation>

<operation id="755" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:457 %Weights_load_127 = load i14 %Weights_addr_127

]]></Node>
<StgValue><ssdm name="Weights_load_127"/></StgValue>
</operation>

<operation id="756" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i201:459 %add_ln125_74 = add i10 %zext_ln119_2, i10 591

]]></Node>
<StgValue><ssdm name="add_ln125_74"/></StgValue>
</operation>

<operation id="757" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i201:460 %zext_ln125_78 = zext i10 %add_ln125_74

]]></Node>
<StgValue><ssdm name="zext_ln125_78"/></StgValue>
</operation>

<operation id="758" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:461 %OutPadConv4_addr_38 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_78

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_38"/></StgValue>
</operation>

<operation id="759" st_id="20" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:462 %OutPadConv4_load_38 = load i10 %OutPadConv4_addr_38

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_38"/></StgValue>
</operation>

<operation id="760" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc44.i201:465 %add_ln125_75 = add i11 %p_cast92, i11 643

]]></Node>
<StgValue><ssdm name="add_ln125_75"/></StgValue>
</operation>

<operation id="761" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="11">
<![CDATA[
for.inc44.i201:466 %zext_ln125_79 = zext i11 %add_ln125_75

]]></Node>
<StgValue><ssdm name="zext_ln125_79"/></StgValue>
</operation>

<operation id="762" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:467 %Weights_addr_128 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_79

]]></Node>
<StgValue><ssdm name="Weights_addr_128"/></StgValue>
</operation>

<operation id="763" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:468 %Weights_load_128 = load i14 %Weights_addr_128

]]></Node>
<StgValue><ssdm name="Weights_load_128"/></StgValue>
</operation>

<operation id="764" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i201:470 %add_ln125_76 = add i10 %zext_ln119_2, i10 592

]]></Node>
<StgValue><ssdm name="add_ln125_76"/></StgValue>
</operation>

<operation id="765" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i201:471 %zext_ln125_80 = zext i10 %add_ln125_76

]]></Node>
<StgValue><ssdm name="zext_ln125_80"/></StgValue>
</operation>

<operation id="766" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:472 %OutPadConv4_addr_39 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_80

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_39"/></StgValue>
</operation>

<operation id="767" st_id="20" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:473 %OutPadConv4_load_39 = load i10 %OutPadConv4_addr_39

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_39"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="768" st_id="21" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:71 %s_159 = fadd i32 %s_158, i32 %mul21_i181_9

]]></Node>
<StgValue><ssdm name="s_159"/></StgValue>
</operation>

<operation id="769" st_id="21" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:397 %mul21_i181_6_2 = fmul i32 %bitcast_ln125_32, i32 %OutPadConv4_load_32

]]></Node>
<StgValue><ssdm name="mul21_i181_6_2"/></StgValue>
</operation>

<operation id="770" st_id="21" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:408 %mul21_i181_6_3 = fmul i32 %bitcast_ln125_33, i32 %OutPadConv4_load_33

]]></Node>
<StgValue><ssdm name="mul21_i181_6_3"/></StgValue>
</operation>

<operation id="771" st_id="21" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:419 %mul21_i181_6_4 = fmul i32 %bitcast_ln125_34, i32 %OutPadConv4_load_34

]]></Node>
<StgValue><ssdm name="mul21_i181_6_4"/></StgValue>
</operation>

<operation id="772" st_id="21" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:430 %mul21_i181_7 = fmul i32 %bitcast_ln125_35, i32 %OutPadConv4_load_35

]]></Node>
<StgValue><ssdm name="mul21_i181_7"/></StgValue>
</operation>

<operation id="773" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i201:436 %bitcast_ln125_36 = bitcast i32 %Weights_load_125

]]></Node>
<StgValue><ssdm name="bitcast_ln125_36"/></StgValue>
</operation>

<operation id="774" st_id="21" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:441 %mul21_i181_7_1 = fmul i32 %bitcast_ln125_36, i32 %OutPadConv4_load_36

]]></Node>
<StgValue><ssdm name="mul21_i181_7_1"/></StgValue>
</operation>

<operation id="775" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i201:447 %bitcast_ln125_37 = bitcast i32 %Weights_load_126

]]></Node>
<StgValue><ssdm name="bitcast_ln125_37"/></StgValue>
</operation>

<operation id="776" st_id="21" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:452 %mul21_i181_7_2 = fmul i32 %bitcast_ln125_37, i32 %OutPadConv4_load_37

]]></Node>
<StgValue><ssdm name="mul21_i181_7_2"/></StgValue>
</operation>

<operation id="777" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:457 %Weights_load_127 = load i14 %Weights_addr_127

]]></Node>
<StgValue><ssdm name="Weights_load_127"/></StgValue>
</operation>

<operation id="778" st_id="21" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:462 %OutPadConv4_load_38 = load i10 %OutPadConv4_addr_38

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_38"/></StgValue>
</operation>

<operation id="779" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:468 %Weights_load_128 = load i14 %Weights_addr_128

]]></Node>
<StgValue><ssdm name="Weights_load_128"/></StgValue>
</operation>

<operation id="780" st_id="21" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i201:473 %OutPadConv4_load_39 = load i10 %OutPadConv4_addr_39

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_39"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="781" st_id="22" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:82 %s_160 = fadd i32 %s_159, i32 %mul21_i181_10

]]></Node>
<StgValue><ssdm name="s_160"/></StgValue>
</operation>

<operation id="782" st_id="22" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:419 %mul21_i181_6_4 = fmul i32 %bitcast_ln125_34, i32 %OutPadConv4_load_34

]]></Node>
<StgValue><ssdm name="mul21_i181_6_4"/></StgValue>
</operation>

<operation id="783" st_id="22" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:430 %mul21_i181_7 = fmul i32 %bitcast_ln125_35, i32 %OutPadConv4_load_35

]]></Node>
<StgValue><ssdm name="mul21_i181_7"/></StgValue>
</operation>

<operation id="784" st_id="22" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:441 %mul21_i181_7_1 = fmul i32 %bitcast_ln125_36, i32 %OutPadConv4_load_36

]]></Node>
<StgValue><ssdm name="mul21_i181_7_1"/></StgValue>
</operation>

<operation id="785" st_id="22" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:452 %mul21_i181_7_2 = fmul i32 %bitcast_ln125_37, i32 %OutPadConv4_load_37

]]></Node>
<StgValue><ssdm name="mul21_i181_7_2"/></StgValue>
</operation>

<operation id="786" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i201:458 %bitcast_ln125_38 = bitcast i32 %Weights_load_127

]]></Node>
<StgValue><ssdm name="bitcast_ln125_38"/></StgValue>
</operation>

<operation id="787" st_id="22" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:463 %mul21_i181_7_3 = fmul i32 %bitcast_ln125_38, i32 %OutPadConv4_load_38

]]></Node>
<StgValue><ssdm name="mul21_i181_7_3"/></StgValue>
</operation>

<operation id="788" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i201:469 %bitcast_ln125_39 = bitcast i32 %Weights_load_128

]]></Node>
<StgValue><ssdm name="bitcast_ln125_39"/></StgValue>
</operation>

<operation id="789" st_id="22" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:474 %mul21_i181_7_4 = fmul i32 %bitcast_ln125_39, i32 %OutPadConv4_load_39

]]></Node>
<StgValue><ssdm name="mul21_i181_7_4"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="790" st_id="23" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:82 %s_160 = fadd i32 %s_159, i32 %mul21_i181_10

]]></Node>
<StgValue><ssdm name="s_160"/></StgValue>
</operation>

<operation id="791" st_id="23" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:441 %mul21_i181_7_1 = fmul i32 %bitcast_ln125_36, i32 %OutPadConv4_load_36

]]></Node>
<StgValue><ssdm name="mul21_i181_7_1"/></StgValue>
</operation>

<operation id="792" st_id="23" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:452 %mul21_i181_7_2 = fmul i32 %bitcast_ln125_37, i32 %OutPadConv4_load_37

]]></Node>
<StgValue><ssdm name="mul21_i181_7_2"/></StgValue>
</operation>

<operation id="793" st_id="23" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:463 %mul21_i181_7_3 = fmul i32 %bitcast_ln125_38, i32 %OutPadConv4_load_38

]]></Node>
<StgValue><ssdm name="mul21_i181_7_3"/></StgValue>
</operation>

<operation id="794" st_id="23" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:474 %mul21_i181_7_4 = fmul i32 %bitcast_ln125_39, i32 %OutPadConv4_load_39

]]></Node>
<StgValue><ssdm name="mul21_i181_7_4"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="795" st_id="24" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:82 %s_160 = fadd i32 %s_159, i32 %mul21_i181_10

]]></Node>
<StgValue><ssdm name="s_160"/></StgValue>
</operation>

<operation id="796" st_id="24" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:463 %mul21_i181_7_3 = fmul i32 %bitcast_ln125_38, i32 %OutPadConv4_load_38

]]></Node>
<StgValue><ssdm name="mul21_i181_7_3"/></StgValue>
</operation>

<operation id="797" st_id="24" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:474 %mul21_i181_7_4 = fmul i32 %bitcast_ln125_39, i32 %OutPadConv4_load_39

]]></Node>
<StgValue><ssdm name="mul21_i181_7_4"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="798" st_id="25" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:82 %s_160 = fadd i32 %s_159, i32 %mul21_i181_10

]]></Node>
<StgValue><ssdm name="s_160"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="799" st_id="26" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:93 %s_161 = fadd i32 %s_160, i32 %mul21_i181_1

]]></Node>
<StgValue><ssdm name="s_161"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="800" st_id="27" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:93 %s_161 = fadd i32 %s_160, i32 %mul21_i181_1

]]></Node>
<StgValue><ssdm name="s_161"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="801" st_id="28" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:93 %s_161 = fadd i32 %s_160, i32 %mul21_i181_1

]]></Node>
<StgValue><ssdm name="s_161"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="802" st_id="29" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:93 %s_161 = fadd i32 %s_160, i32 %mul21_i181_1

]]></Node>
<StgValue><ssdm name="s_161"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="803" st_id="30" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:106 %s_162 = fadd i32 %s_161, i32 %mul21_i181_1_1

]]></Node>
<StgValue><ssdm name="s_162"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="804" st_id="31" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:106 %s_162 = fadd i32 %s_161, i32 %mul21_i181_1_1

]]></Node>
<StgValue><ssdm name="s_162"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="805" st_id="32" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:106 %s_162 = fadd i32 %s_161, i32 %mul21_i181_1_1

]]></Node>
<StgValue><ssdm name="s_162"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="806" st_id="33" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:106 %s_162 = fadd i32 %s_161, i32 %mul21_i181_1_1

]]></Node>
<StgValue><ssdm name="s_162"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="807" st_id="34" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:119 %s_163 = fadd i32 %s_162, i32 %mul21_i181_1_2

]]></Node>
<StgValue><ssdm name="s_163"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="808" st_id="35" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:119 %s_163 = fadd i32 %s_162, i32 %mul21_i181_1_2

]]></Node>
<StgValue><ssdm name="s_163"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="809" st_id="36" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:119 %s_163 = fadd i32 %s_162, i32 %mul21_i181_1_2

]]></Node>
<StgValue><ssdm name="s_163"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="810" st_id="37" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:119 %s_163 = fadd i32 %s_162, i32 %mul21_i181_1_2

]]></Node>
<StgValue><ssdm name="s_163"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="811" st_id="38" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:130 %s_164 = fadd i32 %s_163, i32 %mul21_i181_1_3

]]></Node>
<StgValue><ssdm name="s_164"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="812" st_id="39" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:130 %s_164 = fadd i32 %s_163, i32 %mul21_i181_1_3

]]></Node>
<StgValue><ssdm name="s_164"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="813" st_id="40" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:130 %s_164 = fadd i32 %s_163, i32 %mul21_i181_1_3

]]></Node>
<StgValue><ssdm name="s_164"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="814" st_id="41" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:130 %s_164 = fadd i32 %s_163, i32 %mul21_i181_1_3

]]></Node>
<StgValue><ssdm name="s_164"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="815" st_id="42" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:141 %s_165 = fadd i32 %s_164, i32 %mul21_i181_1_4

]]></Node>
<StgValue><ssdm name="s_165"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="816" st_id="43" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:141 %s_165 = fadd i32 %s_164, i32 %mul21_i181_1_4

]]></Node>
<StgValue><ssdm name="s_165"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="817" st_id="44" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:141 %s_165 = fadd i32 %s_164, i32 %mul21_i181_1_4

]]></Node>
<StgValue><ssdm name="s_165"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="818" st_id="45" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:141 %s_165 = fadd i32 %s_164, i32 %mul21_i181_1_4

]]></Node>
<StgValue><ssdm name="s_165"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="819" st_id="46" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:152 %s_166 = fadd i32 %s_165, i32 %mul21_i181_2

]]></Node>
<StgValue><ssdm name="s_166"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="820" st_id="47" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:152 %s_166 = fadd i32 %s_165, i32 %mul21_i181_2

]]></Node>
<StgValue><ssdm name="s_166"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="821" st_id="48" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:152 %s_166 = fadd i32 %s_165, i32 %mul21_i181_2

]]></Node>
<StgValue><ssdm name="s_166"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="822" st_id="49" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:152 %s_166 = fadd i32 %s_165, i32 %mul21_i181_2

]]></Node>
<StgValue><ssdm name="s_166"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="823" st_id="50" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:163 %s_167 = fadd i32 %s_166, i32 %mul21_i181_2_1

]]></Node>
<StgValue><ssdm name="s_167"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="824" st_id="51" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:163 %s_167 = fadd i32 %s_166, i32 %mul21_i181_2_1

]]></Node>
<StgValue><ssdm name="s_167"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="825" st_id="52" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:163 %s_167 = fadd i32 %s_166, i32 %mul21_i181_2_1

]]></Node>
<StgValue><ssdm name="s_167"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="826" st_id="53" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:163 %s_167 = fadd i32 %s_166, i32 %mul21_i181_2_1

]]></Node>
<StgValue><ssdm name="s_167"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="827" st_id="54" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:174 %s_168 = fadd i32 %s_167, i32 %mul21_i181_2_2

]]></Node>
<StgValue><ssdm name="s_168"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="828" st_id="55" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:174 %s_168 = fadd i32 %s_167, i32 %mul21_i181_2_2

]]></Node>
<StgValue><ssdm name="s_168"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="829" st_id="56" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:174 %s_168 = fadd i32 %s_167, i32 %mul21_i181_2_2

]]></Node>
<StgValue><ssdm name="s_168"/></StgValue>
</operation>
</state>

<state id="57" st_id="58">

<operation id="830" st_id="57" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:174 %s_168 = fadd i32 %s_167, i32 %mul21_i181_2_2

]]></Node>
<StgValue><ssdm name="s_168"/></StgValue>
</operation>
</state>

<state id="58" st_id="59">

<operation id="831" st_id="58" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:185 %s_169 = fadd i32 %s_168, i32 %mul21_i181_2_3

]]></Node>
<StgValue><ssdm name="s_169"/></StgValue>
</operation>
</state>

<state id="59" st_id="60">

<operation id="832" st_id="59" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:185 %s_169 = fadd i32 %s_168, i32 %mul21_i181_2_3

]]></Node>
<StgValue><ssdm name="s_169"/></StgValue>
</operation>
</state>

<state id="60" st_id="61">

<operation id="833" st_id="60" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:185 %s_169 = fadd i32 %s_168, i32 %mul21_i181_2_3

]]></Node>
<StgValue><ssdm name="s_169"/></StgValue>
</operation>
</state>

<state id="61" st_id="62">

<operation id="834" st_id="61" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:185 %s_169 = fadd i32 %s_168, i32 %mul21_i181_2_3

]]></Node>
<StgValue><ssdm name="s_169"/></StgValue>
</operation>
</state>

<state id="62" st_id="63">

<operation id="835" st_id="62" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:196 %s_170 = fadd i32 %s_169, i32 %mul21_i181_2_4

]]></Node>
<StgValue><ssdm name="s_170"/></StgValue>
</operation>
</state>

<state id="63" st_id="64">

<operation id="836" st_id="63" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:196 %s_170 = fadd i32 %s_169, i32 %mul21_i181_2_4

]]></Node>
<StgValue><ssdm name="s_170"/></StgValue>
</operation>
</state>

<state id="64" st_id="65">

<operation id="837" st_id="64" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:196 %s_170 = fadd i32 %s_169, i32 %mul21_i181_2_4

]]></Node>
<StgValue><ssdm name="s_170"/></StgValue>
</operation>
</state>

<state id="65" st_id="66">

<operation id="838" st_id="65" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:196 %s_170 = fadd i32 %s_169, i32 %mul21_i181_2_4

]]></Node>
<StgValue><ssdm name="s_170"/></StgValue>
</operation>
</state>

<state id="66" st_id="67">

<operation id="839" st_id="66" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:207 %s_171 = fadd i32 %s_170, i32 %mul21_i181_3

]]></Node>
<StgValue><ssdm name="s_171"/></StgValue>
</operation>
</state>

<state id="67" st_id="68">

<operation id="840" st_id="67" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:207 %s_171 = fadd i32 %s_170, i32 %mul21_i181_3

]]></Node>
<StgValue><ssdm name="s_171"/></StgValue>
</operation>
</state>

<state id="68" st_id="69">

<operation id="841" st_id="68" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:207 %s_171 = fadd i32 %s_170, i32 %mul21_i181_3

]]></Node>
<StgValue><ssdm name="s_171"/></StgValue>
</operation>
</state>

<state id="69" st_id="70">

<operation id="842" st_id="69" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:207 %s_171 = fadd i32 %s_170, i32 %mul21_i181_3

]]></Node>
<StgValue><ssdm name="s_171"/></StgValue>
</operation>
</state>

<state id="70" st_id="71">

<operation id="843" st_id="70" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:218 %s_172 = fadd i32 %s_171, i32 %mul21_i181_3_1

]]></Node>
<StgValue><ssdm name="s_172"/></StgValue>
</operation>
</state>

<state id="71" st_id="72">

<operation id="844" st_id="71" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:218 %s_172 = fadd i32 %s_171, i32 %mul21_i181_3_1

]]></Node>
<StgValue><ssdm name="s_172"/></StgValue>
</operation>
</state>

<state id="72" st_id="73">

<operation id="845" st_id="72" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:218 %s_172 = fadd i32 %s_171, i32 %mul21_i181_3_1

]]></Node>
<StgValue><ssdm name="s_172"/></StgValue>
</operation>
</state>

<state id="73" st_id="74">

<operation id="846" st_id="73" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:218 %s_172 = fadd i32 %s_171, i32 %mul21_i181_3_1

]]></Node>
<StgValue><ssdm name="s_172"/></StgValue>
</operation>
</state>

<state id="74" st_id="75">

<operation id="847" st_id="74" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:229 %s_173 = fadd i32 %s_172, i32 %mul21_i181_3_2

]]></Node>
<StgValue><ssdm name="s_173"/></StgValue>
</operation>
</state>

<state id="75" st_id="76">

<operation id="848" st_id="75" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:229 %s_173 = fadd i32 %s_172, i32 %mul21_i181_3_2

]]></Node>
<StgValue><ssdm name="s_173"/></StgValue>
</operation>
</state>

<state id="76" st_id="77">

<operation id="849" st_id="76" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:229 %s_173 = fadd i32 %s_172, i32 %mul21_i181_3_2

]]></Node>
<StgValue><ssdm name="s_173"/></StgValue>
</operation>
</state>

<state id="77" st_id="78">

<operation id="850" st_id="77" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:229 %s_173 = fadd i32 %s_172, i32 %mul21_i181_3_2

]]></Node>
<StgValue><ssdm name="s_173"/></StgValue>
</operation>
</state>

<state id="78" st_id="79">

<operation id="851" st_id="78" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:240 %s_174 = fadd i32 %s_173, i32 %mul21_i181_3_3

]]></Node>
<StgValue><ssdm name="s_174"/></StgValue>
</operation>
</state>

<state id="79" st_id="80">

<operation id="852" st_id="79" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:240 %s_174 = fadd i32 %s_173, i32 %mul21_i181_3_3

]]></Node>
<StgValue><ssdm name="s_174"/></StgValue>
</operation>
</state>

<state id="80" st_id="81">

<operation id="853" st_id="80" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:240 %s_174 = fadd i32 %s_173, i32 %mul21_i181_3_3

]]></Node>
<StgValue><ssdm name="s_174"/></StgValue>
</operation>
</state>

<state id="81" st_id="82">

<operation id="854" st_id="81" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:240 %s_174 = fadd i32 %s_173, i32 %mul21_i181_3_3

]]></Node>
<StgValue><ssdm name="s_174"/></StgValue>
</operation>
</state>

<state id="82" st_id="83">

<operation id="855" st_id="82" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:251 %s_175 = fadd i32 %s_174, i32 %mul21_i181_3_4

]]></Node>
<StgValue><ssdm name="s_175"/></StgValue>
</operation>
</state>

<state id="83" st_id="84">

<operation id="856" st_id="83" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:251 %s_175 = fadd i32 %s_174, i32 %mul21_i181_3_4

]]></Node>
<StgValue><ssdm name="s_175"/></StgValue>
</operation>
</state>

<state id="84" st_id="85">

<operation id="857" st_id="84" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:251 %s_175 = fadd i32 %s_174, i32 %mul21_i181_3_4

]]></Node>
<StgValue><ssdm name="s_175"/></StgValue>
</operation>
</state>

<state id="85" st_id="86">

<operation id="858" st_id="85" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:251 %s_175 = fadd i32 %s_174, i32 %mul21_i181_3_4

]]></Node>
<StgValue><ssdm name="s_175"/></StgValue>
</operation>
</state>

<state id="86" st_id="87">

<operation id="859" st_id="86" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:262 %s_176 = fadd i32 %s_175, i32 %mul21_i181_4

]]></Node>
<StgValue><ssdm name="s_176"/></StgValue>
</operation>
</state>

<state id="87" st_id="88">

<operation id="860" st_id="87" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:262 %s_176 = fadd i32 %s_175, i32 %mul21_i181_4

]]></Node>
<StgValue><ssdm name="s_176"/></StgValue>
</operation>
</state>

<state id="88" st_id="89">

<operation id="861" st_id="88" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:262 %s_176 = fadd i32 %s_175, i32 %mul21_i181_4

]]></Node>
<StgValue><ssdm name="s_176"/></StgValue>
</operation>
</state>

<state id="89" st_id="90">

<operation id="862" st_id="89" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:262 %s_176 = fadd i32 %s_175, i32 %mul21_i181_4

]]></Node>
<StgValue><ssdm name="s_176"/></StgValue>
</operation>
</state>

<state id="90" st_id="91">

<operation id="863" st_id="90" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:273 %s_177 = fadd i32 %s_176, i32 %mul21_i181_4_1

]]></Node>
<StgValue><ssdm name="s_177"/></StgValue>
</operation>
</state>

<state id="91" st_id="92">

<operation id="864" st_id="91" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:273 %s_177 = fadd i32 %s_176, i32 %mul21_i181_4_1

]]></Node>
<StgValue><ssdm name="s_177"/></StgValue>
</operation>
</state>

<state id="92" st_id="93">

<operation id="865" st_id="92" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:273 %s_177 = fadd i32 %s_176, i32 %mul21_i181_4_1

]]></Node>
<StgValue><ssdm name="s_177"/></StgValue>
</operation>
</state>

<state id="93" st_id="94">

<operation id="866" st_id="93" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:273 %s_177 = fadd i32 %s_176, i32 %mul21_i181_4_1

]]></Node>
<StgValue><ssdm name="s_177"/></StgValue>
</operation>
</state>

<state id="94" st_id="95">

<operation id="867" st_id="94" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:284 %s_178 = fadd i32 %s_177, i32 %mul21_i181_4_2

]]></Node>
<StgValue><ssdm name="s_178"/></StgValue>
</operation>
</state>

<state id="95" st_id="96">

<operation id="868" st_id="95" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:284 %s_178 = fadd i32 %s_177, i32 %mul21_i181_4_2

]]></Node>
<StgValue><ssdm name="s_178"/></StgValue>
</operation>
</state>

<state id="96" st_id="97">

<operation id="869" st_id="96" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:284 %s_178 = fadd i32 %s_177, i32 %mul21_i181_4_2

]]></Node>
<StgValue><ssdm name="s_178"/></StgValue>
</operation>
</state>

<state id="97" st_id="98">

<operation id="870" st_id="97" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:284 %s_178 = fadd i32 %s_177, i32 %mul21_i181_4_2

]]></Node>
<StgValue><ssdm name="s_178"/></StgValue>
</operation>
</state>

<state id="98" st_id="99">

<operation id="871" st_id="98" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:295 %s_179 = fadd i32 %s_178, i32 %mul21_i181_4_3

]]></Node>
<StgValue><ssdm name="s_179"/></StgValue>
</operation>
</state>

<state id="99" st_id="100">

<operation id="872" st_id="99" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:295 %s_179 = fadd i32 %s_178, i32 %mul21_i181_4_3

]]></Node>
<StgValue><ssdm name="s_179"/></StgValue>
</operation>
</state>

<state id="100" st_id="101">

<operation id="873" st_id="100" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:295 %s_179 = fadd i32 %s_178, i32 %mul21_i181_4_3

]]></Node>
<StgValue><ssdm name="s_179"/></StgValue>
</operation>
</state>

<state id="101" st_id="102">

<operation id="874" st_id="101" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:295 %s_179 = fadd i32 %s_178, i32 %mul21_i181_4_3

]]></Node>
<StgValue><ssdm name="s_179"/></StgValue>
</operation>
</state>

<state id="102" st_id="103">

<operation id="875" st_id="102" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:306 %s_180 = fadd i32 %s_179, i32 %mul21_i181_4_4

]]></Node>
<StgValue><ssdm name="s_180"/></StgValue>
</operation>
</state>

<state id="103" st_id="104">

<operation id="876" st_id="103" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:306 %s_180 = fadd i32 %s_179, i32 %mul21_i181_4_4

]]></Node>
<StgValue><ssdm name="s_180"/></StgValue>
</operation>
</state>

<state id="104" st_id="105">

<operation id="877" st_id="104" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:306 %s_180 = fadd i32 %s_179, i32 %mul21_i181_4_4

]]></Node>
<StgValue><ssdm name="s_180"/></StgValue>
</operation>
</state>

<state id="105" st_id="106">

<operation id="878" st_id="105" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:306 %s_180 = fadd i32 %s_179, i32 %mul21_i181_4_4

]]></Node>
<StgValue><ssdm name="s_180"/></StgValue>
</operation>
</state>

<state id="106" st_id="107">

<operation id="879" st_id="106" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:318 %s_181 = fadd i32 %s_180, i32 %mul21_i181_5

]]></Node>
<StgValue><ssdm name="s_181"/></StgValue>
</operation>
</state>

<state id="107" st_id="108">

<operation id="880" st_id="107" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:318 %s_181 = fadd i32 %s_180, i32 %mul21_i181_5

]]></Node>
<StgValue><ssdm name="s_181"/></StgValue>
</operation>
</state>

<state id="108" st_id="109">

<operation id="881" st_id="108" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:318 %s_181 = fadd i32 %s_180, i32 %mul21_i181_5

]]></Node>
<StgValue><ssdm name="s_181"/></StgValue>
</operation>
</state>

<state id="109" st_id="110">

<operation id="882" st_id="109" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:318 %s_181 = fadd i32 %s_180, i32 %mul21_i181_5

]]></Node>
<StgValue><ssdm name="s_181"/></StgValue>
</operation>
</state>

<state id="110" st_id="111">

<operation id="883" st_id="110" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:330 %s_182 = fadd i32 %s_181, i32 %mul21_i181_5_1

]]></Node>
<StgValue><ssdm name="s_182"/></StgValue>
</operation>
</state>

<state id="111" st_id="112">

<operation id="884" st_id="111" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:330 %s_182 = fadd i32 %s_181, i32 %mul21_i181_5_1

]]></Node>
<StgValue><ssdm name="s_182"/></StgValue>
</operation>
</state>

<state id="112" st_id="113">

<operation id="885" st_id="112" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:330 %s_182 = fadd i32 %s_181, i32 %mul21_i181_5_1

]]></Node>
<StgValue><ssdm name="s_182"/></StgValue>
</operation>
</state>

<state id="113" st_id="114">

<operation id="886" st_id="113" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:330 %s_182 = fadd i32 %s_181, i32 %mul21_i181_5_1

]]></Node>
<StgValue><ssdm name="s_182"/></StgValue>
</operation>
</state>

<state id="114" st_id="115">

<operation id="887" st_id="114" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:342 %s_183 = fadd i32 %s_182, i32 %mul21_i181_5_2

]]></Node>
<StgValue><ssdm name="s_183"/></StgValue>
</operation>
</state>

<state id="115" st_id="116">

<operation id="888" st_id="115" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:342 %s_183 = fadd i32 %s_182, i32 %mul21_i181_5_2

]]></Node>
<StgValue><ssdm name="s_183"/></StgValue>
</operation>
</state>

<state id="116" st_id="117">

<operation id="889" st_id="116" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:342 %s_183 = fadd i32 %s_182, i32 %mul21_i181_5_2

]]></Node>
<StgValue><ssdm name="s_183"/></StgValue>
</operation>
</state>

<state id="117" st_id="118">

<operation id="890" st_id="117" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:342 %s_183 = fadd i32 %s_182, i32 %mul21_i181_5_2

]]></Node>
<StgValue><ssdm name="s_183"/></StgValue>
</operation>
</state>

<state id="118" st_id="119">

<operation id="891" st_id="118" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:354 %s_184 = fadd i32 %s_183, i32 %mul21_i181_5_3

]]></Node>
<StgValue><ssdm name="s_184"/></StgValue>
</operation>
</state>

<state id="119" st_id="120">

<operation id="892" st_id="119" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:354 %s_184 = fadd i32 %s_183, i32 %mul21_i181_5_3

]]></Node>
<StgValue><ssdm name="s_184"/></StgValue>
</operation>
</state>

<state id="120" st_id="121">

<operation id="893" st_id="120" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:354 %s_184 = fadd i32 %s_183, i32 %mul21_i181_5_3

]]></Node>
<StgValue><ssdm name="s_184"/></StgValue>
</operation>
</state>

<state id="121" st_id="122">

<operation id="894" st_id="121" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:354 %s_184 = fadd i32 %s_183, i32 %mul21_i181_5_3

]]></Node>
<StgValue><ssdm name="s_184"/></StgValue>
</operation>
</state>

<state id="122" st_id="123">

<operation id="895" st_id="122" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:365 %s_185 = fadd i32 %s_184, i32 %mul21_i181_5_4

]]></Node>
<StgValue><ssdm name="s_185"/></StgValue>
</operation>
</state>

<state id="123" st_id="124">

<operation id="896" st_id="123" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:365 %s_185 = fadd i32 %s_184, i32 %mul21_i181_5_4

]]></Node>
<StgValue><ssdm name="s_185"/></StgValue>
</operation>
</state>

<state id="124" st_id="125">

<operation id="897" st_id="124" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:365 %s_185 = fadd i32 %s_184, i32 %mul21_i181_5_4

]]></Node>
<StgValue><ssdm name="s_185"/></StgValue>
</operation>
</state>

<state id="125" st_id="126">

<operation id="898" st_id="125" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:365 %s_185 = fadd i32 %s_184, i32 %mul21_i181_5_4

]]></Node>
<StgValue><ssdm name="s_185"/></StgValue>
</operation>
</state>

<state id="126" st_id="127">

<operation id="899" st_id="126" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:376 %s_186 = fadd i32 %s_185, i32 %mul21_i181_6

]]></Node>
<StgValue><ssdm name="s_186"/></StgValue>
</operation>
</state>

<state id="127" st_id="128">

<operation id="900" st_id="127" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:376 %s_186 = fadd i32 %s_185, i32 %mul21_i181_6

]]></Node>
<StgValue><ssdm name="s_186"/></StgValue>
</operation>
</state>

<state id="128" st_id="129">

<operation id="901" st_id="128" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:376 %s_186 = fadd i32 %s_185, i32 %mul21_i181_6

]]></Node>
<StgValue><ssdm name="s_186"/></StgValue>
</operation>
</state>

<state id="129" st_id="130">

<operation id="902" st_id="129" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:376 %s_186 = fadd i32 %s_185, i32 %mul21_i181_6

]]></Node>
<StgValue><ssdm name="s_186"/></StgValue>
</operation>
</state>

<state id="130" st_id="131">

<operation id="903" st_id="130" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:387 %s_187 = fadd i32 %s_186, i32 %mul21_i181_6_1

]]></Node>
<StgValue><ssdm name="s_187"/></StgValue>
</operation>
</state>

<state id="131" st_id="132">

<operation id="904" st_id="131" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:387 %s_187 = fadd i32 %s_186, i32 %mul21_i181_6_1

]]></Node>
<StgValue><ssdm name="s_187"/></StgValue>
</operation>
</state>

<state id="132" st_id="133">

<operation id="905" st_id="132" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:387 %s_187 = fadd i32 %s_186, i32 %mul21_i181_6_1

]]></Node>
<StgValue><ssdm name="s_187"/></StgValue>
</operation>
</state>

<state id="133" st_id="134">

<operation id="906" st_id="133" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:387 %s_187 = fadd i32 %s_186, i32 %mul21_i181_6_1

]]></Node>
<StgValue><ssdm name="s_187"/></StgValue>
</operation>
</state>

<state id="134" st_id="135">

<operation id="907" st_id="134" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:398 %s_188 = fadd i32 %s_187, i32 %mul21_i181_6_2

]]></Node>
<StgValue><ssdm name="s_188"/></StgValue>
</operation>
</state>

<state id="135" st_id="136">

<operation id="908" st_id="135" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:398 %s_188 = fadd i32 %s_187, i32 %mul21_i181_6_2

]]></Node>
<StgValue><ssdm name="s_188"/></StgValue>
</operation>
</state>

<state id="136" st_id="137">

<operation id="909" st_id="136" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:398 %s_188 = fadd i32 %s_187, i32 %mul21_i181_6_2

]]></Node>
<StgValue><ssdm name="s_188"/></StgValue>
</operation>
</state>

<state id="137" st_id="138">

<operation id="910" st_id="137" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:398 %s_188 = fadd i32 %s_187, i32 %mul21_i181_6_2

]]></Node>
<StgValue><ssdm name="s_188"/></StgValue>
</operation>
</state>

<state id="138" st_id="139">

<operation id="911" st_id="138" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:409 %s_189 = fadd i32 %s_188, i32 %mul21_i181_6_3

]]></Node>
<StgValue><ssdm name="s_189"/></StgValue>
</operation>
</state>

<state id="139" st_id="140">

<operation id="912" st_id="139" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:409 %s_189 = fadd i32 %s_188, i32 %mul21_i181_6_3

]]></Node>
<StgValue><ssdm name="s_189"/></StgValue>
</operation>
</state>

<state id="140" st_id="141">

<operation id="913" st_id="140" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:409 %s_189 = fadd i32 %s_188, i32 %mul21_i181_6_3

]]></Node>
<StgValue><ssdm name="s_189"/></StgValue>
</operation>
</state>

<state id="141" st_id="142">

<operation id="914" st_id="141" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:409 %s_189 = fadd i32 %s_188, i32 %mul21_i181_6_3

]]></Node>
<StgValue><ssdm name="s_189"/></StgValue>
</operation>
</state>

<state id="142" st_id="143">

<operation id="915" st_id="142" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:420 %s_190 = fadd i32 %s_189, i32 %mul21_i181_6_4

]]></Node>
<StgValue><ssdm name="s_190"/></StgValue>
</operation>
</state>

<state id="143" st_id="144">

<operation id="916" st_id="143" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:420 %s_190 = fadd i32 %s_189, i32 %mul21_i181_6_4

]]></Node>
<StgValue><ssdm name="s_190"/></StgValue>
</operation>
</state>

<state id="144" st_id="145">

<operation id="917" st_id="144" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:420 %s_190 = fadd i32 %s_189, i32 %mul21_i181_6_4

]]></Node>
<StgValue><ssdm name="s_190"/></StgValue>
</operation>
</state>

<state id="145" st_id="146">

<operation id="918" st_id="145" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:420 %s_190 = fadd i32 %s_189, i32 %mul21_i181_6_4

]]></Node>
<StgValue><ssdm name="s_190"/></StgValue>
</operation>
</state>

<state id="146" st_id="147">

<operation id="919" st_id="146" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:431 %s_191 = fadd i32 %s_190, i32 %mul21_i181_7

]]></Node>
<StgValue><ssdm name="s_191"/></StgValue>
</operation>
</state>

<state id="147" st_id="148">

<operation id="920" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="11" op_0_bw="5">
<![CDATA[
for.inc44.i201:8 %zext_ln117 = zext i5 %select_ln117_1

]]></Node>
<StgValue><ssdm name="zext_ln117"/></StgValue>
</operation>

<operation id="921" st_id="147" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc44.i201:16 %arrayidx31_sum = add i11 %zext_ln117, i11 1244

]]></Node>
<StgValue><ssdm name="arrayidx31_sum"/></StgValue>
</operation>

<operation id="922" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="11">
<![CDATA[
for.inc44.i201:17 %arrayidx31_sum_cast = zext i11 %arrayidx31_sum

]]></Node>
<StgValue><ssdm name="arrayidx31_sum_cast"/></StgValue>
</operation>

<operation id="923" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:18 %Weights_addr_89 = getelementptr i32 %Weights, i64 0, i64 %arrayidx31_sum_cast

]]></Node>
<StgValue><ssdm name="Weights_addr_89"/></StgValue>
</operation>

<operation id="924" st_id="147" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:19 %Weights_load_89 = load i14 %Weights_addr_89

]]></Node>
<StgValue><ssdm name="Weights_load_89"/></StgValue>
</operation>

<operation id="925" st_id="147" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:431 %s_191 = fadd i32 %s_190, i32 %mul21_i181_7

]]></Node>
<StgValue><ssdm name="s_191"/></StgValue>
</operation>
</state>

<state id="148" st_id="149">

<operation id="926" st_id="148" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i201:19 %Weights_load_89 = load i14 %Weights_addr_89

]]></Node>
<StgValue><ssdm name="Weights_load_89"/></StgValue>
</operation>

<operation id="927" st_id="148" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:431 %s_191 = fadd i32 %s_190, i32 %mul21_i181_7

]]></Node>
<StgValue><ssdm name="s_191"/></StgValue>
</operation>
</state>

<state id="149" st_id="150">

<operation id="928" st_id="149" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:431 %s_191 = fadd i32 %s_190, i32 %mul21_i181_7

]]></Node>
<StgValue><ssdm name="s_191"/></StgValue>
</operation>
</state>

<state id="150" st_id="151">

<operation id="929" st_id="150" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:442 %s_192 = fadd i32 %s_191, i32 %mul21_i181_7_1

]]></Node>
<StgValue><ssdm name="s_192"/></StgValue>
</operation>

<operation id="967" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0">
<![CDATA[
for.body4.i207.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="151" st_id="152">

<operation id="930" st_id="151" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:442 %s_192 = fadd i32 %s_191, i32 %mul21_i181_7_1

]]></Node>
<StgValue><ssdm name="s_192"/></StgValue>
</operation>
</state>

<state id="152" st_id="153">

<operation id="931" st_id="152" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:442 %s_192 = fadd i32 %s_191, i32 %mul21_i181_7_1

]]></Node>
<StgValue><ssdm name="s_192"/></StgValue>
</operation>
</state>

<state id="153" st_id="154">

<operation id="932" st_id="153" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:442 %s_192 = fadd i32 %s_191, i32 %mul21_i181_7_1

]]></Node>
<StgValue><ssdm name="s_192"/></StgValue>
</operation>
</state>

<state id="154" st_id="155">

<operation id="933" st_id="154" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:453 %s_193 = fadd i32 %s_192, i32 %mul21_i181_7_2

]]></Node>
<StgValue><ssdm name="s_193"/></StgValue>
</operation>
</state>

<state id="155" st_id="156">

<operation id="934" st_id="155" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:453 %s_193 = fadd i32 %s_192, i32 %mul21_i181_7_2

]]></Node>
<StgValue><ssdm name="s_193"/></StgValue>
</operation>
</state>

<state id="156" st_id="157">

<operation id="935" st_id="156" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:453 %s_193 = fadd i32 %s_192, i32 %mul21_i181_7_2

]]></Node>
<StgValue><ssdm name="s_193"/></StgValue>
</operation>
</state>

<state id="157" st_id="158">

<operation id="936" st_id="157" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:453 %s_193 = fadd i32 %s_192, i32 %mul21_i181_7_2

]]></Node>
<StgValue><ssdm name="s_193"/></StgValue>
</operation>
</state>

<state id="158" st_id="159">

<operation id="937" st_id="158" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:464 %s_194 = fadd i32 %s_193, i32 %mul21_i181_7_3

]]></Node>
<StgValue><ssdm name="s_194"/></StgValue>
</operation>
</state>

<state id="159" st_id="160">

<operation id="938" st_id="159" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:464 %s_194 = fadd i32 %s_193, i32 %mul21_i181_7_3

]]></Node>
<StgValue><ssdm name="s_194"/></StgValue>
</operation>
</state>

<state id="160" st_id="161">

<operation id="939" st_id="160" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:464 %s_194 = fadd i32 %s_193, i32 %mul21_i181_7_3

]]></Node>
<StgValue><ssdm name="s_194"/></StgValue>
</operation>
</state>

<state id="161" st_id="162">

<operation id="940" st_id="161" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:464 %s_194 = fadd i32 %s_193, i32 %mul21_i181_7_3

]]></Node>
<StgValue><ssdm name="s_194"/></StgValue>
</operation>
</state>

<state id="162" st_id="163">

<operation id="941" st_id="162" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:475 %s_195 = fadd i32 %s_194, i32 %mul21_i181_7_4

]]></Node>
<StgValue><ssdm name="s_195"/></StgValue>
</operation>
</state>

<state id="163" st_id="164">

<operation id="942" st_id="163" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:475 %s_195 = fadd i32 %s_194, i32 %mul21_i181_7_4

]]></Node>
<StgValue><ssdm name="s_195"/></StgValue>
</operation>
</state>

<state id="164" st_id="165">

<operation id="943" st_id="164" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:475 %s_195 = fadd i32 %s_194, i32 %mul21_i181_7_4

]]></Node>
<StgValue><ssdm name="s_195"/></StgValue>
</operation>
</state>

<state id="165" st_id="166">

<operation id="944" st_id="165" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:475 %s_195 = fadd i32 %s_194, i32 %mul21_i181_7_4

]]></Node>
<StgValue><ssdm name="s_195"/></StgValue>
</operation>
</state>

<state id="166" st_id="167">

<operation id="945" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i201:20 %empty_157 = bitcast i32 %Weights_load_89

]]></Node>
<StgValue><ssdm name="empty_157"/></StgValue>
</operation>

<operation id="946" st_id="166" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:476 %add28_i4 = fadd i32 %s_195, i32 %empty_157

]]></Node>
<StgValue><ssdm name="add28_i4"/></StgValue>
</operation>
</state>

<state id="167" st_id="168">

<operation id="947" st_id="167" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:476 %add28_i4 = fadd i32 %s_195, i32 %empty_157

]]></Node>
<StgValue><ssdm name="add28_i4"/></StgValue>
</operation>
</state>

<state id="168" st_id="169">

<operation id="948" st_id="168" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:476 %add28_i4 = fadd i32 %s_195, i32 %empty_157

]]></Node>
<StgValue><ssdm name="add28_i4"/></StgValue>
</operation>
</state>

<state id="169" st_id="170">

<operation id="949" st_id="169" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:476 %add28_i4 = fadd i32 %s_195, i32 %empty_157

]]></Node>
<StgValue><ssdm name="add28_i4"/></StgValue>
</operation>
</state>

<state id="170" st_id="171">

<operation id="950" st_id="170" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:483 %tmp_23 = fcmp_olt  i32 %add28_i4, i32 0

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="171" st_id="172">

<operation id="951" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc44.i201:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_117_1_loop_for_ap_4_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="952" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc44.i201:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1280, i64 1280, i64 1280

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="953" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc44.i201:29 %specpipeline_ln119 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7

]]></Node>
<StgValue><ssdm name="specpipeline_ln119"/></StgValue>
</operation>

<operation id="954" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i201:477 %bitcast_ln127 = bitcast i32 %add28_i4

]]></Node>
<StgValue><ssdm name="bitcast_ln127"/></StgValue>
</operation>

<operation id="955" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc44.i201:478 %tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln127, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="956" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="23" op_0_bw="32">
<![CDATA[
for.inc44.i201:479 %trunc_ln127 = trunc i32 %bitcast_ln127

]]></Node>
<StgValue><ssdm name="trunc_ln127"/></StgValue>
</operation>

<operation id="957" st_id="171" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc44.i201:480 %icmp_ln127 = icmp_ne  i8 %tmp_s, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln127"/></StgValue>
</operation>

<operation id="958" st_id="171" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc44.i201:481 %icmp_ln127_1 = icmp_eq  i23 %trunc_ln127, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln127_1"/></StgValue>
</operation>

<operation id="959" st_id="171" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc44.i201:482 %or_ln127 = or i1 %icmp_ln127_1, i1 %icmp_ln127

]]></Node>
<StgValue><ssdm name="or_ln127"/></StgValue>
</operation>

<operation id="960" st_id="171" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i201:483 %tmp_23 = fcmp_olt  i32 %add28_i4, i32 0

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="961" st_id="171" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc44.i201:484 %and_ln127 = and i1 %or_ln127, i1 %tmp_23

]]></Node>
<StgValue><ssdm name="and_ln127"/></StgValue>
</operation>

<operation id="962" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="11">
<![CDATA[
for.inc44.i201:488 %zext_ln127_1 = zext i11 %add_ln127

]]></Node>
<StgValue><ssdm name="zext_ln127_1"/></StgValue>
</operation>

<operation id="963" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i201:489 %OutConv4_addr = getelementptr i32 %OutConv4, i64 0, i64 %zext_ln127_1

]]></Node>
<StgValue><ssdm name="OutConv4_addr"/></StgValue>
</operation>

<operation id="964" st_id="171" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc44.i201:490 %select_ln127 = select i1 %and_ln127, i32 0, i32 %add28_i4

]]></Node>
<StgValue><ssdm name="select_ln127"/></StgValue>
</operation>

<operation id="965" st_id="171" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
for.inc44.i201:491 %store_ln127 = store i32 %select_ln127, i11 %OutConv4_addr

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="966" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="0">
<![CDATA[
for.inc44.i201:495 %br_ln119 = br void %loop_for_fc_4.i

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
