// Seed: 318691348
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_7;
  assign id_5 = 1;
endmodule
module module_1 (
    output supply0 id_0,
    output tri1 id_1,
    output tri0 id_2,
    input supply1 id_3,
    input wire id_4,
    input uwire id_5,
    input tri1 id_6,
    output supply1 id_7,
    input wand id_8,
    input uwire id_9
);
  wor id_11 = 1;
  module_0(
      id_11, id_11, id_11, id_11, id_11, id_11
  );
  wire id_12;
  assign id_1 = id_3;
endmodule
