
*** Running vivado
    with args -log bouncecube.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bouncecube.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source bouncecube.tcl -notrace
Command: synth_design -top bouncecube -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24780 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 354.418 ; gain = 98.258
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bouncecube' [C:/Users/Daniel/Documents/ProgH-Practica/Practicum05/Practicum05.srcs/sources_1/new/bouncecube.vhd:43]
INFO: [Synth 8-3491] module 'VGA' declared at 'C:/Users/Daniel/Documents/ProgH-Practica/Practicum05/Practicum05.srcs/sources_1/new/vga.vhd:20' bound to instance 'compvga' of component 'vga' [C:/Users/Daniel/Documents/ProgH-Practica/Practicum05/Practicum05.srcs/sources_1/new/bouncecube.vhd:60]
INFO: [Synth 8-638] synthesizing module 'VGA' [C:/Users/Daniel/Documents/ProgH-Practica/Practicum05/Practicum05.srcs/sources_1/new/vga.vhd:26]
INFO: [Synth 8-4471] merging register 'green_reg' into 'red_reg' [C:/Users/Daniel/Documents/ProgH-Practica/Practicum05/Practicum05.srcs/sources_1/new/vga.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element green_reg was removed.  [C:/Users/Daniel/Documents/ProgH-Practica/Practicum05/Practicum05.srcs/sources_1/new/vga.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'VGA' (1#1) [C:/Users/Daniel/Documents/ProgH-Practica/Practicum05/Practicum05.srcs/sources_1/new/vga.vhd:26]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/Daniel/Documents/ProgH-Practica/Practicum05/Practicum05.runs/synth_1/.Xil/Vivado-24120-DESKTOP-I8VS7IB/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'clkdiv' of component 'clk_wiz_0' [C:/Users/Daniel/Documents/ProgH-Practica/Practicum05/Practicum05.srcs/sources_1/new/bouncecube.vhd:61]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/Daniel/Documents/ProgH-Practica/Practicum05/Practicum05.runs/synth_1/.Xil/Vivado-24120-DESKTOP-I8VS7IB/realtime/clk_wiz_0_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'bouncecube' (2#1) [C:/Users/Daniel/Documents/ProgH-Practica/Practicum05/Practicum05.srcs/sources_1/new/bouncecube.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 406.500 ; gain = 150.340
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 406.500 ; gain = 150.340
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Daniel/Documents/ProgH-Practica/Practicum05/Practicum05.runs/synth_1/.Xil/Vivado-24120-DESKTOP-I8VS7IB/dcp1/clk_wiz_0_in_context.xdc] for cell 'clkdiv'
Finished Parsing XDC File [C:/Users/Daniel/Documents/ProgH-Practica/Practicum05/Practicum05.runs/synth_1/.Xil/Vivado-24120-DESKTOP-I8VS7IB/dcp1/clk_wiz_0_in_context.xdc] for cell 'clkdiv'
Parsing XDC File [C:/Users/Daniel/Documents/ProgH-Practica/Practicum05/Practicum05.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk25'. [C:/Users/Daniel/Documents/ProgH-Practica/Practicum05/Practicum05.srcs/constrs_1/new/constraints.xdc:4]
WARNING: [Vivado 12-584] No ports matched 'clk25'. [C:/Users/Daniel/Documents/ProgH-Practica/Practicum05/Practicum05.srcs/constrs_1/new/constraints.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'blueSwitch'. [C:/Users/Daniel/Documents/ProgH-Practica/Practicum05/Practicum05.srcs/constrs_1/new/constraints.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'redSwitch'. [C:/Users/Daniel/Documents/ProgH-Practica/Practicum05/Practicum05.srcs/constrs_1/new/constraints.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'greenSwitch'. [C:/Users/Daniel/Documents/ProgH-Practica/Practicum05/Practicum05.srcs/constrs_1/new/constraints.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'redSwitch'. [C:/Users/Daniel/Documents/ProgH-Practica/Practicum05/Practicum05.srcs/constrs_1/new/constraints.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'blueSwitch'. [C:/Users/Daniel/Documents/ProgH-Practica/Practicum05/Practicum05.srcs/constrs_1/new/constraints.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'greenSwitch'. [C:/Users/Daniel/Documents/ProgH-Practica/Practicum05/Practicum05.srcs/constrs_1/new/constraints.xdc:22]
Finished Parsing XDC File [C:/Users/Daniel/Documents/ProgH-Practica/Practicum05/Practicum05.srcs/constrs_1/new/constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Daniel/Documents/ProgH-Practica/Practicum05/Practicum05.srcs/constrs_1/new/constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/bouncecube_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Daniel/Documents/ProgH-Practica/Practicum05/Practicum05.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bouncecube_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bouncecube_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 730.234 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 730.234 ; gain = 474.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 730.234 ; gain = 474.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  C:/Users/Daniel/Documents/ProgH-Practica/Practicum05/Practicum05.runs/synth_1/.Xil/Vivado-24120-DESKTOP-I8VS7IB/dcp1/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  C:/Users/Daniel/Documents/ProgH-Practica/Practicum05/Practicum05.runs/synth_1/.Xil/Vivado-24120-DESKTOP-I8VS7IB/dcp1/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for clkdiv. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 730.234 ; gain = 474.074
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element hcount_reg was removed.  [C:/Users/Daniel/Documents/ProgH-Practica/Practicum05/Practicum05.srcs/sources_1/new/vga.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element vcount_reg was removed.  [C:/Users/Daniel/Documents/ProgH-Practica/Practicum05/Practicum05.srcs/sources_1/new/vga.vhd:34]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 730.234 ; gain = 474.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module VGA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element compvga/hcount_reg was removed.  [C:/Users/Daniel/Documents/ProgH-Practica/Practicum05/Practicum05.srcs/sources_1/new/vga.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element compvga/vcount_reg was removed.  [C:/Users/Daniel/Documents/ProgH-Practica/Practicum05/Practicum05.srcs/sources_1/new/vga.vhd:34]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 730.234 ; gain = 474.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkdiv/clk_out1' to pin 'clkdiv/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 731.273 ; gain = 475.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 750.914 ; gain = 494.754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 751.781 ; gain = 495.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 751.781 ; gain = 495.621
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 751.781 ; gain = 495.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 751.781 ; gain = 495.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 751.781 ; gain = 495.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 751.781 ; gain = 495.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 751.781 ; gain = 495.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |clk_wiz_0_bbox_0 |     1|
|2     |LUT1             |     2|
|3     |LUT2             |     3|
|4     |LUT3             |     4|
|5     |LUT4             |     6|
|6     |LUT5             |    11|
|7     |LUT6             |     9|
|8     |FDRE             |    24|
|9     |OBUF             |     5|
+------+-----------------+------+

Report Instance Areas: 
+------+----------+-------+------+
|      |Instance  |Module |Cells |
+------+----------+-------+------+
|1     |top       |       |    65|
|2     |  compvga |VGA    |    59|
+------+----------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 751.781 ; gain = 495.621
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 751.781 ; gain = 171.887
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 751.781 ; gain = 495.621
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 751.781 ; gain = 507.090
INFO: [Common 17-1381] The checkpoint 'C:/Users/Daniel/Documents/ProgH-Practica/Practicum05/Practicum05.runs/synth_1/bouncecube.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bouncecube_utilization_synth.rpt -pb bouncecube_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 751.781 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Dec 12 21:15:53 2018...
