"# hdl-codes" <br>
Collection of various Verilog codes categorised based on modelling.<br>

<h1>Codes as part of project_behavioral:</h1>
<p>
1. 2X1 MUX (Using if-else and case statement)<br>
2. 4X1 MUX (Using if-else and case statement)<br>
3. 2X4 Decoder (Using if-else and case statement)<br>
4. 1-bit Comparator (Using if-else and case statement)<br>
5. 2-bit Comparator (Using if-else and case statement)<br>
6. Half Adder<br>
7. Full Adder<br>
8. BCD to Seven Segment Display<br>
9. Level triggered D-Flip Flop<br>
10. Positive Edge triggered D-Flip Flop<br>
11. Negative Edge triggered D-Flip Flop<br>
12. Positive Edge Triggered JK-Flip Flop<br>
13. Negative Edge Triggered JK-Flip Flop<br>
14. Positive Edge Triggered T-Flip Flop<br>
15. Negative Edge Triggered T-Flip Flop<br>
16. Positive Edge Triggered 3-bit Up counter<br>
17. Negative Edge Triggered 3-bit Down counter<br>
18. Positive Edge Triggered 3-bit Parallel In Parallel Out Register<br>
19. Positive Edge Triggered 3-bit Serial In Parallel Out Register<br>
20. Positive Edge Triggered 3-bit Serial In Serial Out Register<br></p>


<h1>Codes as part of project_structural:</h1>
<p>
1. 2X1 MUX<br>
2. 2X4 Decoder<br>
3. Half Adder<br>
4. Full Adder<br>
5. 3 Bit Ripple Carry Adder<br>
</p>

<h1>Codes as part of project_dataflow:</h1>
<p>
1. Half Adder<br>
2. Full Adder<br>
</p>
