{"Source Block": ["oh/elink/hdl/emaxi.v@481:491@HdlIdDef", "   //#################################################################\n   //Read response channel\n   //#################################################################\n   assign    m_axi_rready         = ~txrr_wait; //BUG!: 1'b1\n\n   wire [1:0] \t txrr_datamode_fifo;\n   wire [3:0] \t txrr_ctrlmode_fifo;\n   wire [31:0] \t txrr_dstaddr_fifo;\n   wire [2:0] \t txrr_srcaddr_fifo;\n   reg [1:0] \t txrr_datamode;\n   reg [3:0] \t txrr_ctrlmode;\n"], "Clone Blocks": [["oh/elink/hdl/emaxi.v@484:494", "   assign    m_axi_rready         = ~txrr_wait; //BUG!: 1'b1\n\n   wire [1:0] \t txrr_datamode_fifo;\n   wire [3:0] \t txrr_ctrlmode_fifo;\n   wire [31:0] \t txrr_dstaddr_fifo;\n   wire [2:0] \t txrr_srcaddr_fifo;\n   reg [1:0] \t txrr_datamode;\n   reg [3:0] \t txrr_ctrlmode;\n   reg [31:0] \t txrr_dstaddr;\n   \n   assign  txrr_datamode_fifo[1:0] = readinfo_out[1:0];\n"], ["oh/elink/hdl/emaxi.v@482:492", "   //Read response channel\n   //#################################################################\n   assign    m_axi_rready         = ~txrr_wait; //BUG!: 1'b1\n\n   wire [1:0] \t txrr_datamode_fifo;\n   wire [3:0] \t txrr_ctrlmode_fifo;\n   wire [31:0] \t txrr_dstaddr_fifo;\n   wire [2:0] \t txrr_srcaddr_fifo;\n   reg [1:0] \t txrr_datamode;\n   reg [3:0] \t txrr_ctrlmode;\n   reg [31:0] \t txrr_dstaddr;\n"], ["oh/elink/hdl/emaxi.v@479:489", "   assign    fifo_rd_en           = m_axi_rready & m_axi_rvalid;//BUG & ~txrr_wait\n\t\t\t\t      \n   //#################################################################\n   //Read response channel\n   //#################################################################\n   assign    m_axi_rready         = ~txrr_wait; //BUG!: 1'b1\n\n   wire [1:0] \t txrr_datamode_fifo;\n   wire [3:0] \t txrr_ctrlmode_fifo;\n   wire [31:0] \t txrr_dstaddr_fifo;\n   wire [2:0] \t txrr_srcaddr_fifo;\n"], ["oh/elink/hdl/emaxi.v@483:493", "   //#################################################################\n   assign    m_axi_rready         = ~txrr_wait; //BUG!: 1'b1\n\n   wire [1:0] \t txrr_datamode_fifo;\n   wire [3:0] \t txrr_ctrlmode_fifo;\n   wire [31:0] \t txrr_dstaddr_fifo;\n   wire [2:0] \t txrr_srcaddr_fifo;\n   reg [1:0] \t txrr_datamode;\n   reg [3:0] \t txrr_ctrlmode;\n   reg [31:0] \t txrr_dstaddr;\n   \n"]], "Diff Content": {"Delete": [[486, "   wire [1:0] \t txrr_datamode_fifo;\n"]], "Add": []}}