<p align="center">
   <img src="https://capsule-render.vercel.app/api?type=waving&color=gradient&height=280&section=header&text=Aryan%20Joshi%20ğŸ”¬&fontSize=85" />
</p>

<h1 align="center">Hi, I'm Aryan Joshi ğŸ‘‹</h1>

<p align="center">
Electronics Engineering Student â€¢ Systems & Hardware Focus â€¢ Instrumentation â€¢ Embedded & Digital Design
</p>

---

<h2>ğŸ§  About Me</h2>

<p>
I am an electronics engineering student focused on building <b>real, measurable, and physically validated systems</b>.
My interests lie in core engineering domains such as:
</p>

<ul>
  <li>Analog and digital electronics</li>
  <li>Sensor instrumentation and signal conditioning</li>
  <li>Embedded systems</li>
  <li>Digital design and computer architecture</li>
  <li>Measurement-driven engineering</li>
</ul>

<p>
I focus on translating theory into <b>working hardware systems</b> using real instruments, real signals, and real validation workflows.
My approach to engineering is centered on correctness, stability, and system-level understanding rather than superficial prototyping.
</p>

---

<h2>ğŸ”§ Hardware & Electronics Focus</h2>

<p>
<b>Core Areas:</b><br/>
â€¢ Analog signal processing & filter design<br/>
â€¢ Sensor instrumentation & signal conditioning<br/>
â€¢ Embedded systems design<br/>
â€¢ Verilog-based CPU and pipeline design<br/>
â€¢ Measurement-driven engineering (Oscilloscope, ADALM1000, validation workflows)<br/>
â€¢ Research-to-hardware translation projects
</p>

---

<h2>ğŸ› ï¸ Technical Stack</h2>

<h3>âš¡ Electronics & Embedded</h3>
<p align="center">
  <img src="https://img.shields.io/badge/c++-%2300599C.svg?style=for-the-badge&logo=c%2B%2B&logoColor=white"/>
  <img src="https://img.shields.io/badge/c-%2300599C.svg?style=for-the-badge&logo=c&logoColor=white"/>
  <img src="https://img.shields.io/badge/Arduino-00979D?style=for-the-badge&logo=Arduino&logoColor=white"/>
  <img src="https://img.shields.io/badge/Linux-FCC624?style=for-the-badge&logo=linux&logoColor=black"/>
</p>

<h3>ğŸ§° Tools & Instrumentation</h3>
<p align="center">
  <img src="https://img.shields.io/badge/oscilloscope-%23000000.svg?style=for-the-badge"/>
  <img src="https://img.shields.io/badge/ADALM1000-%23000000.svg?style=for-the-badge"/>
  <img src="https://img.shields.io/badge/LTspice-%23000000.svg?style=for-the-badge"/>
  <img src="https://img.shields.io/badge/Quartus_Prime-%23000000.svg?style=for-the-badge"/>
</p>

---

<h2>ğŸ”­ Projects</h2>

<h3>ğŸ§  Strater AI (AI Learning Platform)</h3>
<ul>
  <li>AI-powered structured learning platform</li>
  <li>AI tutor for summaries, quizzes, and flashcards</li>
  <li>Learning capsule generation system</li>
  <li>Focus-mode browser extension for distraction-free learning</li>
</ul>

<h3>ğŸ¥ MyTube (AI-powered YouTube Clone)</h3>
<ul>
  <li>AI-integrated learning-focused video platform</li>
  <li>Backend: Node.js + Express</li>
  <li>Frontend: React + Ant Design + shadcn/ui</li>
  <li>Designed for structured learning workflows, not entertainment use</li>
</ul>

<h3>ğŸš 3-Band Active Audio Equalizer (Analog Electronics)</h3>
<ul>
  <li>Designed MFB active filters for Bass (100 Hz), Mid (1 kHz), Treble (4 kHz)</li>
  <li>Butterworth-like response using Q â‰ˆ 1.41</li>
  <li>Unity-gain summing amplifier design</li>
  <li>Validated using ALICE Bode plots and oscilloscope</li>
  <li>Real-audio testing using MATLAB â†’ CSV â†’ hardware â†’ CSV workflow</li>
</ul>

<h3>ğŸ§  Single-Cycle CPU Architecture (Verilog)</h3>
<ul>
  <li>Designed datapath, control unit, instruction decode, and memory</li>
  <li>Single-cycle architecture implementation</li>
  <li>Verified using simulation testbenches and timing analysis</li>
</ul>

<h3>ğŸŒ¡ Sensor & Instrumentation Systems</h3>
<ul>
  <li>NTC thermistor-based temperature measurement with analog linearization</li>
  <li>Hall-effect magnetic field measurement with noise suppression</li>
  <li>Signal conditioning, filtering, and calibration</li>
  <li>Validated using oscilloscope and ADALM1000</li>
</ul>

<h3>ğŸ”Š Class D Audio Amplifier</h3>
<ul>
  <li>High-efficiency switching amplifier design</li>
  <li>PWM generation and comparator stage</li>
  <li>H-bridge output stage</li>
  <li>LC filtering and signal reconstruction</li>
  <li>Power efficiency and frequency response analysis</li>
</ul>

---

<h2>ğŸ’¼ Experience</h2>

<ul>
  <li>Full-Stack HR & Payroll System (Freelance)</li>
  <li>Browser Extension Engineering</li>
  <li>Academic Electronics & Instrumentation Projects</li>
  <li>Research-oriented Engineering Work</li>
</ul>

---

<h2>ğŸŒ Connect With Me</h2>

<p align="center">
<a href="https://github.com/ARYANjoshi09"><img src="https://img.shields.io/badge/-GitHub-181717?style=for-the-badge&logo=github"/></a>
<a href="https://www.linkedin.com/in/aryan-joshi-magneta0901"><img src="https://img.shields.io/badge/-LinkedIn-0077B5?style=for-the-badge&logo=linkedin"/></a>
<a href="mailto:Aryan09012005@gmail.com"><img src="https://img.shields.io/badge/-Gmail-D14836?style=for-the-badge&logo=gmail&logoColor=white"/></a>
</p>

---

<h2>ğŸ“ˆ GitHub Stats</h2>

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=ARYANjoshi09&show_icons=true&theme=tokyonight" />
</p>

---

<h3>ğŸ’¬ Engineering Philosophy</h3>

<p>
Build systems, not demos.<br/>
Measure before you claim.<br/>
Design for correctness, not hype.<br/>
Let the hardware speak.
</p>

---

<p align="center">
ğŸ”¬ Focused on building <b>serious engineering systems</b> in electronics, instrumentation, and digital design.  
Open to collaboration on research-driven and hardware-focused projects.
</p>
