-- Copyright (C) 1991-2012 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 32-bit"
-- VERSION "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition"

-- DATE "12/10/2012 18:16:18"

-- 
-- Device: Altera EP3C16F484C6 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIII;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIII.CYCLONEIII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	Timer IS
    PORT (
	clk : IN std_logic;
	mSELECT : IN std_logic;
	mENTER : IN std_logic;
	UPDOWN : IN std_logic;
	sVALUE : IN std_logic;
	DIS24 : IN std_logic;
	ALRAM : IN std_logic;
	STMODE : IN std_logic;
	STSTART : IN std_logic;
	LAPTIME1 : IN std_logic;
	LAPTIME2 : IN std_logic;
	LAPTIME3 : IN std_logic;
	seg1 : OUT std_logic_vector(6 DOWNTO 0);
	seg2 : OUT std_logic_vector(6 DOWNTO 0);
	seg3 : OUT std_logic_vector(6 DOWNTO 0);
	seg4 : OUT std_logic_vector(6 DOWNTO 0)
	);
END Timer;

-- Design Ports Information
-- seg1[0]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg1[1]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg1[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg1[3]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg1[4]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg1[5]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg1[6]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg2[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg2[1]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg2[2]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg2[3]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg2[4]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg2[5]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg2[6]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg3[0]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg3[1]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg3[2]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg3[3]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg3[4]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg3[5]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg3[6]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg4[0]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg4[1]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg4[2]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg4[3]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg4[4]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg4[5]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg4[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LAPTIME1	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LAPTIME2	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LAPTIME3	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- STMODE	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALRAM	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- UPDOWN	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mSELECT	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sVALUE	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DIS24	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mENTER	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- STSTART	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF Timer IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_mSELECT : std_logic;
SIGNAL ww_mENTER : std_logic;
SIGNAL ww_UPDOWN : std_logic;
SIGNAL ww_sVALUE : std_logic;
SIGNAL ww_DIS24 : std_logic;
SIGNAL ww_ALRAM : std_logic;
SIGNAL ww_STMODE : std_logic;
SIGNAL ww_STSTART : std_logic;
SIGNAL ww_LAPTIME1 : std_logic;
SIGNAL ww_LAPTIME2 : std_logic;
SIGNAL ww_LAPTIME3 : std_logic;
SIGNAL ww_seg1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_seg2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_seg3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_seg4 : std_logic_vector(6 DOWNTO 0);
SIGNAL \process_2~4clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \setflag~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \process_2~2clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \process_2~3clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \nFND4[0]~12clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \hor2[0]~4clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \lapsec22[0]~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \stsec2[0]~5clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \lapsec12[0]~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \lapsec32[0]~4clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \laphor12[0]~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \process_2~1clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \stmin1[3]~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \laphor22[0]~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \lapmin32[0]~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Mod10|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|add_sub_10_result_int[10]~14_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\ : std_logic;
SIGNAL \Add33~2_combout\ : std_logic;
SIGNAL \Add33~4_combout\ : std_logic;
SIGNAL \Add33~6_combout\ : std_logic;
SIGNAL \Add31~2_combout\ : std_logic;
SIGNAL \Add31~6_combout\ : std_logic;
SIGNAL \Add30~0_combout\ : std_logic;
SIGNAL \Add33~9\ : std_logic;
SIGNAL \Add33~10_combout\ : std_logic;
SIGNAL \Add32~10_combout\ : std_logic;
SIGNAL \Mod13|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod13|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod13|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod13|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod13|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod13|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod13|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod25|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod25|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod25|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod25|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod25|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod25|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod25|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod27|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod27|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod27|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod27|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod27|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod27|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod27|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod29|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod29|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Mod29|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod29|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Mod29|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod29|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Mod29|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod29|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod29|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Mod29|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod29|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Mod29|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod29|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Mod29|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod29|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \Mod29|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod29|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod29|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Mod29|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod29|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Mod29|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod29|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Mod29|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \Mod29|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod29|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod23|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod23|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod23|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod23|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod23|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod23|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod8|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod8|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod8|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod19|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod19|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod19|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod19|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod19|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod17|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod17|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod17|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod17|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod17|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod17|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod17|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod17|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod21|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod21|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod21|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod21|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod21|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod21|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod21|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod21|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod15|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod15|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod15|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod15|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod15|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div22|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div22|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div22|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div22|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div22|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div24|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div24|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div24|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div26|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div26|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div26|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div26|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div20|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div20|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div20|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~1_cout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~3_cout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_4_result_int[3]~5_cout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|add_sub_11_result_int[1]~1_cout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|add_sub_11_result_int[2]~3_cout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|add_sub_11_result_int[3]~5_cout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div16|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div16|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div16|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div16|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div16|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div14|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div14|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div14|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div14|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div18|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div18|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div18|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div18|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|add_sub_5_result_int[1]~1_cout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|add_sub_5_result_int[2]~3_cout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|add_sub_8_result_int[0]~16_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|add_sub_9_result_int[0]~16_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|add_sub_11_result_int[2]~1_cout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|add_sub_11_result_int[3]~3_cout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|add_sub_11_result_int[4]~5_cout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|add_sub_11_result_int[5]~7_cout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|add_sub_11_result_int[6]~9_cout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~0_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~4_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\ : std_logic;
SIGNAL \Mod14|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod14|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod14|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod26|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod26|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod26|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod26|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod28|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod28|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Mod28|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod28|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Mod28|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod28|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Mod28|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod28|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \Mod28|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod28|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \Mod28|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod28|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod28|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Mod28|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod28|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Mod28|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod28|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Mod28|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \Mod28|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod28|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\ : std_logic;
SIGNAL \Mod28|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod30|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod30|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod30|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod30|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod30|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod24|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod24|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod24|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod24|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod24|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod24|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod9|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod9|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod20|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod20|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod20|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod20|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod20|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod20|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod18|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod18|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod18|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod18|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod18|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod18|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod18|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod18|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod22|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod22|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Mod22|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod22|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Mod22|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod22|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Mod22|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod22|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod22|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Mod22|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod22|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Mod22|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod22|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Mod22|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod22|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \Mod22|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod22|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod22|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Mod22|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod22|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Mod22|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod22|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Mod22|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \Mod22|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod22|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod16|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod16|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod16|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod16|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod16|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod16|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div23|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div23|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div25|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div25|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Div25|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div25|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Div25|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div25|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Div25|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div25|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div25|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\ : std_logic;
SIGNAL \Div25|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\ : std_logic;
SIGNAL \Div25|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\ : std_logic;
SIGNAL \Div25|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div25|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div27|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div27|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Div27|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div27|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Div27|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div27|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Div27|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div27|auto_generated|divider|divider|add_sub_4_result_int[1]~1_cout\ : std_logic;
SIGNAL \Div27|auto_generated|divider|divider|add_sub_4_result_int[2]~3_cout\ : std_logic;
SIGNAL \Div27|auto_generated|divider|divider|add_sub_4_result_int[3]~5_cout\ : std_logic;
SIGNAL \Div27|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div27|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div21|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div21|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|add_sub_3_result_int[1]~1_cout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|add_sub_3_result_int[2]~3_cout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|add_sub_3_result_int[3]~5_cout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|add_sub_9_result_int[3]~1\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|add_sub_9_result_int[4]~3\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|add_sub_9_result_int[5]~5\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|add_sub_9_result_int[6]~7\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|add_sub_9_result_int[7]~9\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|add_sub_9_result_int[8]~11\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|add_sub_9_result_int[9]~13\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|add_sub_10_result_int[3]~1\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|add_sub_10_result_int[4]~3\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|add_sub_10_result_int[5]~5\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|add_sub_10_result_int[6]~7\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|add_sub_10_result_int[7]~9\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|add_sub_10_result_int[8]~11\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|add_sub_10_result_int[9]~13\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|add_sub_10_result_int[10]~15_cout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|add_sub_11_result_int[3]~1_cout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|add_sub_11_result_int[4]~3_cout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|add_sub_11_result_int[5]~5_cout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|add_sub_11_result_int[6]~7_cout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|add_sub_11_result_int[7]~9_cout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|add_sub_11_result_int[8]~11_cout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|add_sub_11_result_int[9]~13_cout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|add_sub_11_result_int[10]~15_cout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_5_result_int[1]~1_cout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_5_result_int[2]~3_cout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div17|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div17|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Div17|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div17|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Div17|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div17|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Div17|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div17|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div17|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div17|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Div17|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div17|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Div17|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div17|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Div17|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div17|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div17|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\ : std_logic;
SIGNAL \Div17|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\ : std_logic;
SIGNAL \Div17|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\ : std_logic;
SIGNAL \Div17|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div17|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div15|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div15|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Div15|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div15|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Div15|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div15|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Div15|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div15|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div15|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div15|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Div15|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div15|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Div15|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div15|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Div15|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div15|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div15|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\ : std_logic;
SIGNAL \Div15|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\ : std_logic;
SIGNAL \Div15|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\ : std_logic;
SIGNAL \Div15|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div15|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div19|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div19|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Div19|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div19|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Div19|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div19|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Div19|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div19|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div19|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Div19|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div19|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Div19|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div19|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Div19|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div19|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div19|auto_generated|divider|divider|add_sub_5_result_int[1]~1_cout\ : std_logic;
SIGNAL \Div19|auto_generated|divider|divider|add_sub_5_result_int[2]~3_cout\ : std_logic;
SIGNAL \Div19|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout\ : std_logic;
SIGNAL \Div19|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div19|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Add0~2_combout\ : std_logic;
SIGNAL \Add0~4_combout\ : std_logic;
SIGNAL \Add0~6_combout\ : std_logic;
SIGNAL \Add3~6_combout\ : std_logic;
SIGNAL \Add3~9\ : std_logic;
SIGNAL \Add3~10_combout\ : std_logic;
SIGNAL \Add2~6_combout\ : std_logic;
SIGNAL \Add2~8_combout\ : std_logic;
SIGNAL \Add11~8_combout\ : std_logic;
SIGNAL \Add11~12_combout\ : std_logic;
SIGNAL \Add11~16_combout\ : std_logic;
SIGNAL \Add11~28_combout\ : std_logic;
SIGNAL \Add11~35\ : std_logic;
SIGNAL \Add11~36_combout\ : std_logic;
SIGNAL \Add17~4_combout\ : std_logic;
SIGNAL \Add17~6_combout\ : std_logic;
SIGNAL \Add16~6_combout\ : std_logic;
SIGNAL \Add6~6_combout\ : std_logic;
SIGNAL \Add21~10_combout\ : std_logic;
SIGNAL \Add19~5\ : std_logic;
SIGNAL \Add19~6_combout\ : std_logic;
SIGNAL \Add19~7\ : std_logic;
SIGNAL \Add19~8_combout\ : std_logic;
SIGNAL \Add18~7\ : std_logic;
SIGNAL \Add18~8_combout\ : std_logic;
SIGNAL \Add7~0_combout\ : std_logic;
SIGNAL \Add7~2_combout\ : std_logic;
SIGNAL \Add7~4_combout\ : std_logic;
SIGNAL \Add17~9\ : std_logic;
SIGNAL \Add16~9\ : std_logic;
SIGNAL \Add16~10_combout\ : std_logic;
SIGNAL \Add17~10_combout\ : std_logic;
SIGNAL \Add24~0_combout\ : std_logic;
SIGNAL \Add25~0_combout\ : std_logic;
SIGNAL \Add10~0_combout\ : std_logic;
SIGNAL \Add28~7_combout\ : std_logic;
SIGNAL \Add28~9_combout\ : std_logic;
SIGNAL \Add28~13_combout\ : std_logic;
SIGNAL \Add28~15_combout\ : std_logic;
SIGNAL \Add28~17_combout\ : std_logic;
SIGNAL \Add10~4_combout\ : std_logic;
SIGNAL \Add10~6_combout\ : std_logic;
SIGNAL \Add10~8_combout\ : std_logic;
SIGNAL \Add10~12_combout\ : std_logic;
SIGNAL \Add10~14_combout\ : std_logic;
SIGNAL \Add10~20_combout\ : std_logic;
SIGNAL \Add8~2_combout\ : std_logic;
SIGNAL \Add25~7_combout\ : std_logic;
SIGNAL \Add25~10\ : std_logic;
SIGNAL \Add25~11_combout\ : std_logic;
SIGNAL \Add24~5_combout\ : std_logic;
SIGNAL \Add24~8\ : std_logic;
SIGNAL \Add24~9_combout\ : std_logic;
SIGNAL \Add8~7\ : std_logic;
SIGNAL \Add8~8_combout\ : std_logic;
SIGNAL \Add22~0_combout\ : std_logic;
SIGNAL \Add23~0_combout\ : std_logic;
SIGNAL \Add23~6_combout\ : std_logic;
SIGNAL \Add23~8_combout\ : std_logic;
SIGNAL \Add22~8_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~8_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~9\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~8_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~9\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~11\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~14_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~8_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~9\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~11\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~13\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~16_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~16_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~8_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~9\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~11\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~13\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~14_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~15\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~13\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~15\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~13\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~15\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~17\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~13\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~15\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~17\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~19\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~18_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~20_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\ : std_logic;
SIGNAL \Equal46~0_combout\ : std_logic;
SIGNAL \nFND1[0]~5_combout\ : std_logic;
SIGNAL \nFND1[0]~6_combout\ : std_logic;
SIGNAL \nFND1[1]~11_combout\ : std_logic;
SIGNAL \nFND1[1]~12_combout\ : std_logic;
SIGNAL \nFND1[2]~14_combout\ : std_logic;
SIGNAL \nFND1[2]~15_combout\ : std_logic;
SIGNAL \nFND1[3]~22_combout\ : std_logic;
SIGNAL \nFND1[3]~24_combout\ : std_logic;
SIGNAL \nFND1[3]~25_combout\ : std_logic;
SIGNAL \nFND1[3]~26_combout\ : std_logic;
SIGNAL \nFND2[2]~19_combout\ : std_logic;
SIGNAL \nFND2[2]~20_combout\ : std_logic;
SIGNAL \nFND2[3]~22_combout\ : std_logic;
SIGNAL \nFND3[1]~11_combout\ : std_logic;
SIGNAL \nFND3[1]~12_combout\ : std_logic;
SIGNAL \nFND3[2]~14_combout\ : std_logic;
SIGNAL \nFND3[2]~15_combout\ : std_logic;
SIGNAL \nFND3[3]~22_combout\ : std_logic;
SIGNAL \nFND4[0]~14_combout\ : std_logic;
SIGNAL \nFND4[0]~16_combout\ : std_logic;
SIGNAL \nFND4[0]~17_combout\ : std_logic;
SIGNAL \nFND4[1]~25_combout\ : std_logic;
SIGNAL \nFND4[1]~26_combout\ : std_logic;
SIGNAL \nFND4[2]~28_combout\ : std_logic;
SIGNAL \nFND4[2]~29_combout\ : std_logic;
SIGNAL \nFND4[2]~30_combout\ : std_logic;
SIGNAL \nFND4[2]~31_combout\ : std_logic;
SIGNAL \nFND4[2]~32_combout\ : std_logic;
SIGNAL \nFND4[2]~33_combout\ : std_logic;
SIGNAL \nFND4[2]~34_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|StageOut[117]~94_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|StageOut[116]~96_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|StageOut[115]~98_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|StageOut[114]~100_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|StageOut[113]~102_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|StageOut[112]~104_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|StageOut[111]~106_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|StageOut[110]~109_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|StageOut[130]~110_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|StageOut[129]~111_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|StageOut[127]~113_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|StageOut[126]~114_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|StageOut[124]~116_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|StageOut[123]~118_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|StageOut[122]~119_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[78]~118_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[77]~119_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[73]~123_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[90]~125_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[88]~127_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[104]~130_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[103]~131_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[100]~134_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[98]~137_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[97]~139_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[116]~141_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[114]~143_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[113]~144_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[111]~146_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[110]~147_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[124]~156_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[123]~157_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[122]~158_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[121]~160_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|StageOut[132]~138_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[39]~120_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[38]~121_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[37]~122_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[52]~124_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[49]~127_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[48]~128_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[65]~129_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[64]~130_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[77]~136_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[75]~138_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[73]~140_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[137]~169_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[72]~141_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[91]~142_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[89]~144_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[88]~145_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[87]~146_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[86]~147_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[84]~149_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[104]~150_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[103]~151_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[102]~152_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[99]~155_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[97]~157_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[117]~159_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[116]~160_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[113]~163_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[112]~164_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[109]~167_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[128]~171_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[127]~172_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[126]~173_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[123]~176_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[133]~174_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[120]~179_combout\ : std_logic;
SIGNAL \nmin~0_combout\ : std_logic;
SIGNAL \nmin~3_combout\ : std_logic;
SIGNAL \Equal43~0_combout\ : std_logic;
SIGNAL \almin~8_combout\ : std_logic;
SIGNAL \nmin~5_combout\ : std_logic;
SIGNAL \nhor~1_combout\ : std_logic;
SIGNAL \nhor~2_combout\ : std_logic;
SIGNAL \nhor~3_combout\ : std_logic;
SIGNAL \Equal41~0_combout\ : std_logic;
SIGNAL \alhor~8_combout\ : std_logic;
SIGNAL \Mod13|auto_generated|divider|divider|StageOut[21]~25_combout\ : std_logic;
SIGNAL \Mod13|auto_generated|divider|divider|StageOut[20]~27_combout\ : std_logic;
SIGNAL \Mod13|auto_generated|divider|divider|StageOut[19]~29_combout\ : std_logic;
SIGNAL \Mod13|auto_generated|divider|divider|StageOut[18]~30_combout\ : std_logic;
SIGNAL \Mod13|auto_generated|divider|divider|StageOut[24]~33_combout\ : std_logic;
SIGNAL \Mod13|auto_generated|divider|divider|StageOut[28]~34_combout\ : std_logic;
SIGNAL \Mod13|auto_generated|divider|divider|StageOut[26]~36_combout\ : std_logic;
SIGNAL \Mod25|auto_generated|divider|divider|StageOut[32]~26_combout\ : std_logic;
SIGNAL \Mod25|auto_generated|divider|divider|StageOut[31]~27_combout\ : std_logic;
SIGNAL \Mod25|auto_generated|divider|divider|StageOut[30]~29_combout\ : std_logic;
SIGNAL \Mod25|auto_generated|divider|divider|StageOut[29]~32_combout\ : std_logic;
SIGNAL \Mod25|auto_generated|divider|divider|StageOut[28]~34_combout\ : std_logic;
SIGNAL \Mod25|auto_generated|divider|divider|StageOut[35]~35_combout\ : std_logic;
SIGNAL \Mod25|auto_generated|divider|divider|StageOut[40]~37_combout\ : std_logic;
SIGNAL \Mod25|auto_generated|divider|divider|StageOut[39]~38_combout\ : std_logic;
SIGNAL \Mod25|auto_generated|divider|divider|StageOut[36]~42_combout\ : std_logic;
SIGNAL \Mod25|auto_generated|divider|divider|StageOut[43]~43_combout\ : std_logic;
SIGNAL \Mod27|auto_generated|divider|divider|StageOut[32]~26_combout\ : std_logic;
SIGNAL \Mod27|auto_generated|divider|divider|StageOut[31]~28_combout\ : std_logic;
SIGNAL \Mod27|auto_generated|divider|divider|StageOut[30]~29_combout\ : std_logic;
SIGNAL \Mod27|auto_generated|divider|divider|StageOut[29]~32_combout\ : std_logic;
SIGNAL \Mod27|auto_generated|divider|divider|StageOut[28]~34_combout\ : std_logic;
SIGNAL \Mod27|auto_generated|divider|divider|StageOut[35]~35_combout\ : std_logic;
SIGNAL \Mod27|auto_generated|divider|divider|StageOut[40]~37_combout\ : std_logic;
SIGNAL \Mod27|auto_generated|divider|divider|StageOut[39]~38_combout\ : std_logic;
SIGNAL \Mod27|auto_generated|divider|divider|StageOut[38]~39_combout\ : std_logic;
SIGNAL \Mod27|auto_generated|divider|divider|StageOut[36]~41_combout\ : std_logic;
SIGNAL \Mod29|auto_generated|divider|divider|StageOut[21]~24_combout\ : std_logic;
SIGNAL \Mod29|auto_generated|divider|divider|StageOut[21]~25_combout\ : std_logic;
SIGNAL \Mod29|auto_generated|divider|divider|StageOut[20]~26_combout\ : std_logic;
SIGNAL \Mod29|auto_generated|divider|divider|StageOut[20]~27_combout\ : std_logic;
SIGNAL \Mod29|auto_generated|divider|divider|StageOut[19]~28_combout\ : std_logic;
SIGNAL \Mod29|auto_generated|divider|divider|StageOut[19]~29_combout\ : std_logic;
SIGNAL \Mod29|auto_generated|divider|divider|StageOut[18]~30_combout\ : std_logic;
SIGNAL \Mod29|auto_generated|divider|divider|StageOut[18]~31_combout\ : std_logic;
SIGNAL \Mod29|auto_generated|divider|divider|StageOut[24]~32_combout\ : std_logic;
SIGNAL \Mod29|auto_generated|divider|divider|StageOut[24]~33_combout\ : std_logic;
SIGNAL \Mod29|auto_generated|divider|divider|StageOut[28]~34_combout\ : std_logic;
SIGNAL \Mod29|auto_generated|divider|divider|StageOut[27]~35_combout\ : std_logic;
SIGNAL \Mod29|auto_generated|divider|divider|StageOut[26]~36_combout\ : std_logic;
SIGNAL \Mod29|auto_generated|divider|divider|StageOut[25]~37_combout\ : std_logic;
SIGNAL \Mod29|auto_generated|divider|divider|StageOut[25]~38_combout\ : std_logic;
SIGNAL \Mod29|auto_generated|divider|divider|StageOut[31]~39_combout\ : std_logic;
SIGNAL \Mod23|auto_generated|divider|divider|StageOut[31]~28_combout\ : std_logic;
SIGNAL \Mod23|auto_generated|divider|divider|StageOut[30]~30_combout\ : std_logic;
SIGNAL \Mod23|auto_generated|divider|divider|StageOut[29]~32_combout\ : std_logic;
SIGNAL \Mod23|auto_generated|divider|divider|StageOut[28]~34_combout\ : std_logic;
SIGNAL \Mod23|auto_generated|divider|divider|StageOut[35]~35_combout\ : std_logic;
SIGNAL \Mod23|auto_generated|divider|divider|StageOut[39]~38_combout\ : std_logic;
SIGNAL \Mod23|auto_generated|divider|divider|StageOut[36]~42_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[21]~24_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[20]~26_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[19]~28_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[18]~30_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[24]~32_combout\ : std_logic;
SIGNAL \Mod8|auto_generated|divider|divider|StageOut[15]~0_combout\ : std_logic;
SIGNAL \Mod8|auto_generated|divider|divider|StageOut[18]~2_combout\ : std_logic;
SIGNAL \Mod8|auto_generated|divider|divider|StageOut[17]~4_combout\ : std_logic;
SIGNAL \Mod8|auto_generated|divider|divider|StageOut[16]~6_combout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|StageOut[24]~39_combout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|StageOut[23]~41_combout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|StageOut[22]~43_combout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|StageOut[21]~45_combout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|StageOut[32]~46_combout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|StageOut[30]~48_combout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|StageOut[29]~49_combout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|StageOut[28]~51_combout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|StageOut[35]~54_combout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|StageOut[38]~57_combout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|StageOut[37]~58_combout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|StageOut[36]~60_combout\ : std_logic;
SIGNAL \Mod19|auto_generated|divider|divider|StageOut[24]~38_combout\ : std_logic;
SIGNAL \Mod19|auto_generated|divider|divider|StageOut[23]~41_combout\ : std_logic;
SIGNAL \Mod19|auto_generated|divider|divider|StageOut[22]~42_combout\ : std_logic;
SIGNAL \Mod19|auto_generated|divider|divider|StageOut[21]~44_combout\ : std_logic;
SIGNAL \Mod19|auto_generated|divider|divider|StageOut[32]~46_combout\ : std_logic;
SIGNAL \Mod19|auto_generated|divider|divider|StageOut[29]~50_combout\ : std_logic;
SIGNAL \Mod19|auto_generated|divider|divider|StageOut[28]~51_combout\ : std_logic;
SIGNAL \Mod19|auto_generated|divider|divider|StageOut[35]~53_combout\ : std_logic;
SIGNAL \Mod19|auto_generated|divider|divider|StageOut[40]~55_combout\ : std_logic;
SIGNAL \Mod19|auto_generated|divider|divider|StageOut[43]~61_combout\ : std_logic;
SIGNAL \Mod17|auto_generated|divider|divider|StageOut[24]~38_combout\ : std_logic;
SIGNAL \Mod17|auto_generated|divider|divider|StageOut[23]~41_combout\ : std_logic;
SIGNAL \Mod17|auto_generated|divider|divider|StageOut[22]~43_combout\ : std_logic;
SIGNAL \Mod17|auto_generated|divider|divider|StageOut[21]~45_combout\ : std_logic;
SIGNAL \Mod17|auto_generated|divider|divider|StageOut[32]~46_combout\ : std_logic;
SIGNAL \Mod17|auto_generated|divider|divider|StageOut[29]~49_combout\ : std_logic;
SIGNAL \Mod17|auto_generated|divider|divider|StageOut[28]~51_combout\ : std_logic;
SIGNAL \Mod17|auto_generated|divider|divider|StageOut[35]~54_combout\ : std_logic;
SIGNAL \Mod17|auto_generated|divider|divider|StageOut[40]~55_combout\ : std_logic;
SIGNAL \Mod17|auto_generated|divider|divider|StageOut[37]~58_combout\ : std_logic;
SIGNAL \Mod17|auto_generated|divider|divider|StageOut[36]~60_combout\ : std_logic;
SIGNAL \Mod17|auto_generated|divider|divider|StageOut[43]~61_combout\ : std_logic;
SIGNAL \Mod21|auto_generated|divider|divider|StageOut[24]~39_combout\ : std_logic;
SIGNAL \Mod21|auto_generated|divider|divider|StageOut[23]~41_combout\ : std_logic;
SIGNAL \Mod21|auto_generated|divider|divider|StageOut[22]~43_combout\ : std_logic;
SIGNAL \Mod21|auto_generated|divider|divider|StageOut[21]~44_combout\ : std_logic;
SIGNAL \Mod21|auto_generated|divider|divider|StageOut[29]~49_combout\ : std_logic;
SIGNAL \Mod21|auto_generated|divider|divider|StageOut[28]~52_combout\ : std_logic;
SIGNAL \Mod21|auto_generated|divider|divider|StageOut[35]~54_combout\ : std_logic;
SIGNAL \Mod21|auto_generated|divider|divider|StageOut[39]~56_combout\ : std_logic;
SIGNAL \Mod21|auto_generated|divider|divider|StageOut[36]~59_combout\ : std_logic;
SIGNAL \Mod21|auto_generated|divider|divider|StageOut[43]~61_combout\ : std_logic;
SIGNAL \Mod15|auto_generated|divider|divider|StageOut[24]~38_combout\ : std_logic;
SIGNAL \Mod15|auto_generated|divider|divider|StageOut[23]~40_combout\ : std_logic;
SIGNAL \Mod15|auto_generated|divider|divider|StageOut[22]~43_combout\ : std_logic;
SIGNAL \Mod15|auto_generated|divider|divider|StageOut[21]~44_combout\ : std_logic;
SIGNAL \Mod15|auto_generated|divider|divider|StageOut[31]~47_combout\ : std_logic;
SIGNAL \Mod15|auto_generated|divider|divider|StageOut[30]~48_combout\ : std_logic;
SIGNAL \Mod15|auto_generated|divider|divider|StageOut[29]~49_combout\ : std_logic;
SIGNAL \Mod15|auto_generated|divider|divider|StageOut[28]~52_combout\ : std_logic;
SIGNAL \Mod15|auto_generated|divider|divider|StageOut[35]~53_combout\ : std_logic;
SIGNAL \Mod15|auto_generated|divider|divider|StageOut[38]~57_combout\ : std_logic;
SIGNAL \Mod15|auto_generated|divider|divider|StageOut[43]~61_combout\ : std_logic;
SIGNAL \Mod25|auto_generated|divider|divider|StageOut[44]~44_combout\ : std_logic;
SIGNAL \Mod27|auto_generated|divider|divider|StageOut[44]~44_combout\ : std_logic;
SIGNAL \Mod29|auto_generated|divider|divider|StageOut[32]~40_combout\ : std_logic;
SIGNAL \Mod23|auto_generated|divider|divider|StageOut[44]~44_combout\ : std_logic;
SIGNAL \Mod8|auto_generated|divider|divider|StageOut[22]~9_combout\ : std_logic;
SIGNAL \Mod27|auto_generated|divider|divider|StageOut[45]~45_combout\ : std_logic;
SIGNAL \Mod29|auto_generated|divider|divider|StageOut[33]~41_combout\ : std_logic;
SIGNAL \Mod8|auto_generated|divider|divider|StageOut[23]~10_combout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|StageOut[45]~63_combout\ : std_logic;
SIGNAL \Mod13|auto_generated|divider|divider|StageOut[33]~41_combout\ : std_logic;
SIGNAL \Mod19|auto_generated|divider|divider|StageOut[45]~63_combout\ : std_logic;
SIGNAL \Mod17|auto_generated|divider|divider|StageOut[45]~63_combout\ : std_logic;
SIGNAL \Mod21|auto_generated|divider|divider|StageOut[45]~63_combout\ : std_logic;
SIGNAL \Mod15|auto_generated|divider|divider|StageOut[45]~63_combout\ : std_logic;
SIGNAL \Div22|auto_generated|divider|divider|StageOut[23]~16_combout\ : std_logic;
SIGNAL \Div22|auto_generated|divider|divider|StageOut[22]~18_combout\ : std_logic;
SIGNAL \Div22|auto_generated|divider|divider|StageOut[21]~21_combout\ : std_logic;
SIGNAL \Div22|auto_generated|divider|divider|StageOut[20]~22_combout\ : std_logic;
SIGNAL \Div22|auto_generated|divider|divider|StageOut[28]~24_combout\ : std_logic;
SIGNAL \Div22|auto_generated|divider|divider|StageOut[27]~25_combout\ : std_logic;
SIGNAL \Div22|auto_generated|divider|divider|StageOut[26]~27_combout\ : std_logic;
SIGNAL \Div22|auto_generated|divider|divider|StageOut[25]~29_combout\ : std_logic;
SIGNAL \Div24|auto_generated|divider|divider|StageOut[23]~17_combout\ : std_logic;
SIGNAL \Div24|auto_generated|divider|divider|StageOut[22]~19_combout\ : std_logic;
SIGNAL \Div24|auto_generated|divider|divider|StageOut[21]~20_combout\ : std_logic;
SIGNAL \Div24|auto_generated|divider|divider|StageOut[20]~23_combout\ : std_logic;
SIGNAL \Div24|auto_generated|divider|divider|StageOut[26]~27_combout\ : std_logic;
SIGNAL \Div24|auto_generated|divider|divider|StageOut[25]~29_combout\ : std_logic;
SIGNAL \Div26|auto_generated|divider|divider|StageOut[18]~17_combout\ : std_logic;
SIGNAL \Div26|auto_generated|divider|divider|StageOut[17]~19_combout\ : std_logic;
SIGNAL \Div26|auto_generated|divider|divider|StageOut[16]~21_combout\ : std_logic;
SIGNAL \Div26|auto_generated|divider|divider|StageOut[15]~22_combout\ : std_logic;
SIGNAL \Div26|auto_generated|divider|divider|StageOut[23]~24_combout\ : std_logic;
SIGNAL \Div26|auto_generated|divider|divider|StageOut[21]~26_combout\ : std_logic;
SIGNAL \Div26|auto_generated|divider|divider|StageOut[20]~28_combout\ : std_logic;
SIGNAL \Div20|auto_generated|divider|divider|StageOut[23]~17_combout\ : std_logic;
SIGNAL \Div20|auto_generated|divider|divider|StageOut[22]~18_combout\ : std_logic;
SIGNAL \Div20|auto_generated|divider|divider|StageOut[21]~20_combout\ : std_logic;
SIGNAL \Div20|auto_generated|divider|divider|StageOut[20]~23_combout\ : std_logic;
SIGNAL \Div20|auto_generated|divider|divider|StageOut[28]~24_combout\ : std_logic;
SIGNAL \Div20|auto_generated|divider|divider|StageOut[27]~25_combout\ : std_logic;
SIGNAL \Div20|auto_generated|divider|divider|StageOut[26]~26_combout\ : std_logic;
SIGNAL \Div20|auto_generated|divider|divider|StageOut[25]~29_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[18]~16_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[18]~17_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[17]~18_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[17]~19_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[16]~20_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[16]~21_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[15]~22_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[15]~23_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[23]~24_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[22]~25_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[21]~26_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[21]~27_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[20]~28_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[20]~29_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[18]~0_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[18]~1_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[17]~2_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[17]~3_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[16]~4_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[16]~5_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[15]~6_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[15]~7_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[16]~66_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[23]~68_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[22]~69_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[21]~70_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[20]~71_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[27]~73_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[25]~75_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[33]~76_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[31]~78_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[30]~79_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[38]~80_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[37]~81_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[41]~86_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[53]~92_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[52]~93_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[51]~94_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[50]~95_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[18]~26_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[18]~27_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[17]~28_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[17]~29_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[16]~30_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[16]~31_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[15]~32_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[15]~33_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[23]~34_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[22]~35_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[21]~36_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[21]~37_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[20]~38_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[20]~39_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[28]~40_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[27]~41_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[26]~42_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[26]~43_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[25]~44_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[25]~45_combout\ : std_logic;
SIGNAL \Div16|auto_generated|divider|divider|StageOut[18]~26_combout\ : std_logic;
SIGNAL \Div16|auto_generated|divider|divider|StageOut[17]~28_combout\ : std_logic;
SIGNAL \Div16|auto_generated|divider|divider|StageOut[16]~31_combout\ : std_logic;
SIGNAL \Div16|auto_generated|divider|divider|StageOut[15]~33_combout\ : std_logic;
SIGNAL \Div16|auto_generated|divider|divider|StageOut[23]~34_combout\ : std_logic;
SIGNAL \Div16|auto_generated|divider|divider|StageOut[21]~36_combout\ : std_logic;
SIGNAL \Div16|auto_generated|divider|divider|StageOut[20]~39_combout\ : std_logic;
SIGNAL \Div16|auto_generated|divider|divider|StageOut[27]~41_combout\ : std_logic;
SIGNAL \Div16|auto_generated|divider|divider|StageOut[26]~43_combout\ : std_logic;
SIGNAL \Div16|auto_generated|divider|divider|StageOut[25]~44_combout\ : std_logic;
SIGNAL \Div14|auto_generated|divider|divider|StageOut[18]~27_combout\ : std_logic;
SIGNAL \Div14|auto_generated|divider|divider|StageOut[17]~29_combout\ : std_logic;
SIGNAL \Div14|auto_generated|divider|divider|StageOut[16]~31_combout\ : std_logic;
SIGNAL \Div14|auto_generated|divider|divider|StageOut[15]~32_combout\ : std_logic;
SIGNAL \Div14|auto_generated|divider|divider|StageOut[22]~35_combout\ : std_logic;
SIGNAL \Div14|auto_generated|divider|divider|StageOut[21]~36_combout\ : std_logic;
SIGNAL \Div14|auto_generated|divider|divider|StageOut[20]~39_combout\ : std_logic;
SIGNAL \Div14|auto_generated|divider|divider|StageOut[27]~41_combout\ : std_logic;
SIGNAL \Div14|auto_generated|divider|divider|StageOut[26]~42_combout\ : std_logic;
SIGNAL \Div14|auto_generated|divider|divider|StageOut[25]~44_combout\ : std_logic;
SIGNAL \Div18|auto_generated|divider|divider|StageOut[18]~26_combout\ : std_logic;
SIGNAL \Div18|auto_generated|divider|divider|StageOut[17]~29_combout\ : std_logic;
SIGNAL \Div18|auto_generated|divider|divider|StageOut[16]~30_combout\ : std_logic;
SIGNAL \Div18|auto_generated|divider|divider|StageOut[15]~32_combout\ : std_logic;
SIGNAL \Div18|auto_generated|divider|divider|StageOut[22]~35_combout\ : std_logic;
SIGNAL \Div18|auto_generated|divider|divider|StageOut[21]~36_combout\ : std_logic;
SIGNAL \Div18|auto_generated|divider|divider|StageOut[20]~38_combout\ : std_logic;
SIGNAL \Div18|auto_generated|divider|divider|StageOut[27]~41_combout\ : std_logic;
SIGNAL \Div18|auto_generated|divider|divider|StageOut[26]~42_combout\ : std_logic;
SIGNAL \Div18|auto_generated|divider|divider|StageOut[25]~44_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|StageOut[18]~27_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|StageOut[17]~28_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|StageOut[16]~30_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|StageOut[15]~33_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|StageOut[23]~34_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|StageOut[22]~35_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|StageOut[21]~36_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|StageOut[20]~38_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|StageOut[28]~40_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|StageOut[26]~42_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|StageOut[25]~44_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|StageOut[18]~16_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|StageOut[18]~17_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|StageOut[17]~18_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|StageOut[17]~19_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|StageOut[16]~20_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|StageOut[16]~21_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|StageOut[15]~22_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|StageOut[15]~23_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|StageOut[23]~24_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|StageOut[22]~25_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|StageOut[21]~26_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|StageOut[21]~27_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|StageOut[20]~28_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|StageOut[20]~29_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[53]~69_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[49]~73_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[62]~74_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[60]~76_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[59]~77_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[58]~78_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[57]~80_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[70]~81_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[69]~82_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[66]~85_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[56]~86_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[65]~87_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[78]~88_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[77]~89_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[76]~90_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[75]~91_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[74]~92_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[64]~93_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[73]~94_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[86]~95_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[85]~96_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[84]~97_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[83]~98_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[82]~99_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[72]~100_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[81]~101_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[18]~17_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[17]~19_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[16]~21_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[24]~24_combout\ : std_logic;
SIGNAL \Mod14|auto_generated|divider|divider|StageOut[15]~1_combout\ : std_logic;
SIGNAL \Mod14|auto_generated|divider|divider|StageOut[18]~3_combout\ : std_logic;
SIGNAL \Mod14|auto_generated|divider|divider|StageOut[16]~7_combout\ : std_logic;
SIGNAL \Mod26|auto_generated|divider|divider|StageOut[35]~0_combout\ : std_logic;
SIGNAL \Mod26|auto_generated|divider|divider|StageOut[40]~2_combout\ : std_logic;
SIGNAL \Mod26|auto_generated|divider|divider|StageOut[38]~4_combout\ : std_logic;
SIGNAL \Mod26|auto_generated|divider|divider|StageOut[36]~8_combout\ : std_logic;
SIGNAL \Mod28|auto_generated|divider|divider|StageOut[35]~0_combout\ : std_logic;
SIGNAL \Mod28|auto_generated|divider|divider|StageOut[35]~1_combout\ : std_logic;
SIGNAL \Mod28|auto_generated|divider|divider|StageOut[40]~2_combout\ : std_logic;
SIGNAL \Mod28|auto_generated|divider|divider|StageOut[39]~3_combout\ : std_logic;
SIGNAL \Mod28|auto_generated|divider|divider|StageOut[38]~4_combout\ : std_logic;
SIGNAL \Mod28|auto_generated|divider|divider|StageOut[38]~5_combout\ : std_logic;
SIGNAL \Mod28|auto_generated|divider|divider|StageOut[37]~6_combout\ : std_logic;
SIGNAL \Mod28|auto_generated|divider|divider|StageOut[37]~7_combout\ : std_logic;
SIGNAL \Mod28|auto_generated|divider|divider|StageOut[36]~8_combout\ : std_logic;
SIGNAL \Mod28|auto_generated|divider|divider|StageOut[36]~9_combout\ : std_logic;
SIGNAL \Mod28|auto_generated|divider|divider|StageOut[43]~10_combout\ : std_logic;
SIGNAL \Mod30|auto_generated|divider|divider|StageOut[15]~0_combout\ : std_logic;
SIGNAL \Mod30|auto_generated|divider|divider|StageOut[18]~3_combout\ : std_logic;
SIGNAL \Mod30|auto_generated|divider|divider|StageOut[17]~5_combout\ : std_logic;
SIGNAL \Mod30|auto_generated|divider|divider|StageOut[16]~6_combout\ : std_logic;
SIGNAL \Mod24|auto_generated|divider|divider|StageOut[35]~1_combout\ : std_logic;
SIGNAL \Mod24|auto_generated|divider|divider|StageOut[40]~2_combout\ : std_logic;
SIGNAL \Mod24|auto_generated|divider|divider|StageOut[39]~3_combout\ : std_logic;
SIGNAL \Mod24|auto_generated|divider|divider|StageOut[38]~5_combout\ : std_logic;
SIGNAL \Mod24|auto_generated|divider|divider|StageOut[36]~8_combout\ : std_logic;
SIGNAL \Mod24|auto_generated|divider|divider|StageOut[43]~10_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[15]~1_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[18]~3_combout\ : std_logic;
SIGNAL \Mod9|auto_generated|divider|divider|StageOut[13]~0_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|StageOut[21]~24_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|StageOut[20]~27_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|StageOut[19]~28_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|StageOut[18]~31_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|StageOut[24]~32_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|StageOut[28]~34_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|StageOut[27]~35_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|StageOut[26]~36_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|StageOut[31]~39_combout\ : std_logic;
SIGNAL \Mod20|auto_generated|divider|divider|StageOut[31]~28_combout\ : std_logic;
SIGNAL \Mod20|auto_generated|divider|divider|StageOut[30]~29_combout\ : std_logic;
SIGNAL \Mod20|auto_generated|divider|divider|StageOut[29]~32_combout\ : std_logic;
SIGNAL \Mod20|auto_generated|divider|divider|StageOut[28]~34_combout\ : std_logic;
SIGNAL \Mod20|auto_generated|divider|divider|StageOut[35]~36_combout\ : std_logic;
SIGNAL \Mod20|auto_generated|divider|divider|StageOut[40]~37_combout\ : std_logic;
SIGNAL \Mod20|auto_generated|divider|divider|StageOut[36]~41_combout\ : std_logic;
SIGNAL \Mod20|auto_generated|divider|divider|StageOut[43]~43_combout\ : std_logic;
SIGNAL \Mod18|auto_generated|divider|divider|StageOut[31]~28_combout\ : std_logic;
SIGNAL \Mod18|auto_generated|divider|divider|StageOut[30]~30_combout\ : std_logic;
SIGNAL \Mod18|auto_generated|divider|divider|StageOut[29]~32_combout\ : std_logic;
SIGNAL \Mod18|auto_generated|divider|divider|StageOut[28]~34_combout\ : std_logic;
SIGNAL \Mod18|auto_generated|divider|divider|StageOut[35]~36_combout\ : std_logic;
SIGNAL \Mod18|auto_generated|divider|divider|StageOut[40]~37_combout\ : std_logic;
SIGNAL \Mod18|auto_generated|divider|divider|StageOut[38]~39_combout\ : std_logic;
SIGNAL \Mod18|auto_generated|divider|divider|StageOut[36]~42_combout\ : std_logic;
SIGNAL \Mod18|auto_generated|divider|divider|StageOut[43]~43_combout\ : std_logic;
SIGNAL \Mod22|auto_generated|divider|divider|StageOut[21]~24_combout\ : std_logic;
SIGNAL \Mod22|auto_generated|divider|divider|StageOut[21]~25_combout\ : std_logic;
SIGNAL \Mod22|auto_generated|divider|divider|StageOut[20]~26_combout\ : std_logic;
SIGNAL \Mod22|auto_generated|divider|divider|StageOut[20]~27_combout\ : std_logic;
SIGNAL \Mod22|auto_generated|divider|divider|StageOut[19]~28_combout\ : std_logic;
SIGNAL \Mod22|auto_generated|divider|divider|StageOut[19]~29_combout\ : std_logic;
SIGNAL \Mod22|auto_generated|divider|divider|StageOut[18]~30_combout\ : std_logic;
SIGNAL \Mod22|auto_generated|divider|divider|StageOut[18]~31_combout\ : std_logic;
SIGNAL \Mod22|auto_generated|divider|divider|StageOut[24]~32_combout\ : std_logic;
SIGNAL \Mod22|auto_generated|divider|divider|StageOut[24]~33_combout\ : std_logic;
SIGNAL \Mod22|auto_generated|divider|divider|StageOut[28]~34_combout\ : std_logic;
SIGNAL \Mod22|auto_generated|divider|divider|StageOut[27]~35_combout\ : std_logic;
SIGNAL \Mod22|auto_generated|divider|divider|StageOut[26]~36_combout\ : std_logic;
SIGNAL \Mod22|auto_generated|divider|divider|StageOut[25]~37_combout\ : std_logic;
SIGNAL \Mod22|auto_generated|divider|divider|StageOut[25]~38_combout\ : std_logic;
SIGNAL \Mod22|auto_generated|divider|divider|StageOut[31]~39_combout\ : std_logic;
SIGNAL \Mod16|auto_generated|divider|divider|StageOut[31]~28_combout\ : std_logic;
SIGNAL \Mod16|auto_generated|divider|divider|StageOut[30]~29_combout\ : std_logic;
SIGNAL \Mod16|auto_generated|divider|divider|StageOut[29]~31_combout\ : std_logic;
SIGNAL \Mod16|auto_generated|divider|divider|StageOut[28]~33_combout\ : std_logic;
SIGNAL \Mod16|auto_generated|divider|divider|StageOut[35]~35_combout\ : std_logic;
SIGNAL \Mod16|auto_generated|divider|divider|StageOut[39]~38_combout\ : std_logic;
SIGNAL \Mod16|auto_generated|divider|divider|StageOut[38]~39_combout\ : std_logic;
SIGNAL \Mod16|auto_generated|divider|divider|StageOut[36]~42_combout\ : std_logic;
SIGNAL \Mod16|auto_generated|divider|divider|StageOut[43]~43_combout\ : std_logic;
SIGNAL \Mod26|auto_generated|divider|divider|StageOut[44]~11_combout\ : std_logic;
SIGNAL \Mod28|auto_generated|divider|divider|StageOut[44]~11_combout\ : std_logic;
SIGNAL \Mod30|auto_generated|divider|divider|StageOut[22]~9_combout\ : std_logic;
SIGNAL \Mod24|auto_generated|divider|divider|StageOut[44]~11_combout\ : std_logic;
SIGNAL \Mod14|auto_generated|divider|divider|StageOut[22]~9_combout\ : std_logic;
SIGNAL \Mod9|auto_generated|divider|divider|StageOut[14]~1_combout\ : std_logic;
SIGNAL \Mod20|auto_generated|divider|divider|StageOut[44]~44_combout\ : std_logic;
SIGNAL \Mod22|auto_generated|divider|divider|StageOut[32]~40_combout\ : std_logic;
SIGNAL \Mod28|auto_generated|divider|divider|StageOut[45]~12_combout\ : std_logic;
SIGNAL \Mod30|auto_generated|divider|divider|StageOut[23]~10_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|StageOut[33]~41_combout\ : std_logic;
SIGNAL \Mod22|auto_generated|divider|divider|StageOut[33]~41_combout\ : std_logic;
SIGNAL \Mod16|auto_generated|divider|divider|StageOut[45]~45_combout\ : std_logic;
SIGNAL \Div23|auto_generated|divider|divider|StageOut[28]~1_combout\ : std_logic;
SIGNAL \Div23|auto_generated|divider|divider|StageOut[27]~3_combout\ : std_logic;
SIGNAL \Div23|auto_generated|divider|divider|StageOut[26]~4_combout\ : std_logic;
SIGNAL \Div23|auto_generated|divider|divider|StageOut[25]~7_combout\ : std_logic;
SIGNAL \Div25|auto_generated|divider|divider|StageOut[28]~0_combout\ : std_logic;
SIGNAL \Div25|auto_generated|divider|divider|StageOut[28]~1_combout\ : std_logic;
SIGNAL \Div25|auto_generated|divider|divider|StageOut[27]~2_combout\ : std_logic;
SIGNAL \Div25|auto_generated|divider|divider|StageOut[27]~3_combout\ : std_logic;
SIGNAL \Div25|auto_generated|divider|divider|StageOut[26]~4_combout\ : std_logic;
SIGNAL \Div25|auto_generated|divider|divider|StageOut[26]~5_combout\ : std_logic;
SIGNAL \Div25|auto_generated|divider|divider|StageOut[25]~6_combout\ : std_logic;
SIGNAL \Div25|auto_generated|divider|divider|StageOut[25]~7_combout\ : std_logic;
SIGNAL \Div27|auto_generated|divider|divider|StageOut[18]~0_combout\ : std_logic;
SIGNAL \Div27|auto_generated|divider|divider|StageOut[18]~1_combout\ : std_logic;
SIGNAL \Div27|auto_generated|divider|divider|StageOut[17]~2_combout\ : std_logic;
SIGNAL \Div27|auto_generated|divider|divider|StageOut[17]~3_combout\ : std_logic;
SIGNAL \Div27|auto_generated|divider|divider|StageOut[16]~4_combout\ : std_logic;
SIGNAL \Div27|auto_generated|divider|divider|StageOut[16]~5_combout\ : std_logic;
SIGNAL \Div27|auto_generated|divider|divider|StageOut[15]~6_combout\ : std_logic;
SIGNAL \Div27|auto_generated|divider|divider|StageOut[15]~7_combout\ : std_logic;
SIGNAL \Div21|auto_generated|divider|divider|StageOut[28]~0_combout\ : std_logic;
SIGNAL \Div21|auto_generated|divider|divider|StageOut[27]~3_combout\ : std_logic;
SIGNAL \Div21|auto_generated|divider|divider|StageOut[26]~5_combout\ : std_logic;
SIGNAL \Div21|auto_generated|divider|divider|StageOut[25]~7_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[18]~0_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[18]~1_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[17]~2_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[17]~3_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[16]~4_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[16]~5_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[15]~6_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[15]~7_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[18]~20_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[17]~21_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[16]~22_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[15]~23_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[108]~48_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[108]~49_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[107]~50_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[107]~51_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[106]~52_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[106]~53_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[105]~54_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[105]~55_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[104]~56_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[104]~57_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[103]~58_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[103]~59_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[102]~60_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[102]~61_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[101]~62_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[101]~63_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[119]~64_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[118]~65_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[117]~66_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[116]~67_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[115]~68_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[114]~69_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[113]~70_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[113]~71_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[112]~72_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[100]~73_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[100]~74_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[112]~75_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[18]~17_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[17]~18_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[16]~21_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[15]~23_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[23]~24_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[22]~25_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[21]~26_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[21]~27_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[20]~28_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[20]~29_combout\ : std_logic;
SIGNAL \Div17|auto_generated|divider|divider|StageOut[23]~16_combout\ : std_logic;
SIGNAL \Div17|auto_generated|divider|divider|StageOut[23]~17_combout\ : std_logic;
SIGNAL \Div17|auto_generated|divider|divider|StageOut[22]~18_combout\ : std_logic;
SIGNAL \Div17|auto_generated|divider|divider|StageOut[22]~19_combout\ : std_logic;
SIGNAL \Div17|auto_generated|divider|divider|StageOut[21]~20_combout\ : std_logic;
SIGNAL \Div17|auto_generated|divider|divider|StageOut[21]~21_combout\ : std_logic;
SIGNAL \Div17|auto_generated|divider|divider|StageOut[20]~22_combout\ : std_logic;
SIGNAL \Div17|auto_generated|divider|divider|StageOut[20]~23_combout\ : std_logic;
SIGNAL \Div17|auto_generated|divider|divider|StageOut[28]~24_combout\ : std_logic;
SIGNAL \Div17|auto_generated|divider|divider|StageOut[27]~25_combout\ : std_logic;
SIGNAL \Div17|auto_generated|divider|divider|StageOut[26]~26_combout\ : std_logic;
SIGNAL \Div17|auto_generated|divider|divider|StageOut[26]~27_combout\ : std_logic;
SIGNAL \Div17|auto_generated|divider|divider|StageOut[25]~28_combout\ : std_logic;
SIGNAL \Div17|auto_generated|divider|divider|StageOut[25]~29_combout\ : std_logic;
SIGNAL \Div15|auto_generated|divider|divider|StageOut[23]~16_combout\ : std_logic;
SIGNAL \Div15|auto_generated|divider|divider|StageOut[23]~17_combout\ : std_logic;
SIGNAL \Div15|auto_generated|divider|divider|StageOut[22]~18_combout\ : std_logic;
SIGNAL \Div15|auto_generated|divider|divider|StageOut[22]~19_combout\ : std_logic;
SIGNAL \Div15|auto_generated|divider|divider|StageOut[21]~20_combout\ : std_logic;
SIGNAL \Div15|auto_generated|divider|divider|StageOut[21]~21_combout\ : std_logic;
SIGNAL \Div15|auto_generated|divider|divider|StageOut[20]~22_combout\ : std_logic;
SIGNAL \Div15|auto_generated|divider|divider|StageOut[20]~23_combout\ : std_logic;
SIGNAL \Div15|auto_generated|divider|divider|StageOut[28]~24_combout\ : std_logic;
SIGNAL \Div15|auto_generated|divider|divider|StageOut[27]~25_combout\ : std_logic;
SIGNAL \Div15|auto_generated|divider|divider|StageOut[26]~26_combout\ : std_logic;
SIGNAL \Div15|auto_generated|divider|divider|StageOut[26]~27_combout\ : std_logic;
SIGNAL \Div15|auto_generated|divider|divider|StageOut[25]~28_combout\ : std_logic;
SIGNAL \Div15|auto_generated|divider|divider|StageOut[25]~29_combout\ : std_logic;
SIGNAL \Div19|auto_generated|divider|divider|StageOut[18]~16_combout\ : std_logic;
SIGNAL \Div19|auto_generated|divider|divider|StageOut[18]~17_combout\ : std_logic;
SIGNAL \Div19|auto_generated|divider|divider|StageOut[17]~18_combout\ : std_logic;
SIGNAL \Div19|auto_generated|divider|divider|StageOut[17]~19_combout\ : std_logic;
SIGNAL \Div19|auto_generated|divider|divider|StageOut[16]~20_combout\ : std_logic;
SIGNAL \Div19|auto_generated|divider|divider|StageOut[16]~21_combout\ : std_logic;
SIGNAL \Div19|auto_generated|divider|divider|StageOut[15]~22_combout\ : std_logic;
SIGNAL \Div19|auto_generated|divider|divider|StageOut[15]~23_combout\ : std_logic;
SIGNAL \Div19|auto_generated|divider|divider|StageOut[23]~24_combout\ : std_logic;
SIGNAL \Div19|auto_generated|divider|divider|StageOut[22]~25_combout\ : std_logic;
SIGNAL \Div19|auto_generated|divider|divider|StageOut[21]~26_combout\ : std_logic;
SIGNAL \Div19|auto_generated|divider|divider|StageOut[21]~27_combout\ : std_logic;
SIGNAL \Div19|auto_generated|divider|divider|StageOut[20]~28_combout\ : std_logic;
SIGNAL \Div19|auto_generated|divider|divider|StageOut[20]~29_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|StageOut[23]~16_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|StageOut[23]~17_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|StageOut[22]~18_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|StageOut[22]~19_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|StageOut[21]~20_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|StageOut[21]~21_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|StageOut[20]~22_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|StageOut[20]~23_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|StageOut[28]~24_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|StageOut[27]~25_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|StageOut[26]~26_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|StageOut[26]~27_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|StageOut[25]~28_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|StageOut[25]~29_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|StageOut[18]~1_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|StageOut[17]~3_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|StageOut[16]~4_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|StageOut[15]~7_combout\ : std_logic;
SIGNAL \Equal14~1_combout\ : std_logic;
SIGNAL \Equal15~0_combout\ : std_logic;
SIGNAL \nday~0_combout\ : std_logic;
SIGNAL \nyear~0_combout\ : std_logic;
SIGNAL \nyear~3_combout\ : std_logic;
SIGNAL \nyear~5_combout\ : std_logic;
SIGNAL \nyear~6_combout\ : std_logic;
SIGNAL \nyear~8_combout\ : std_logic;
SIGNAL \nyear~10_combout\ : std_logic;
SIGNAL \nms~0_combout\ : std_logic;
SIGNAL \setmin[3]~_emulated_q\ : std_logic;
SIGNAL \comb~10_combout\ : std_logic;
SIGNAL \sethor[4]~_emulated_q\ : std_logic;
SIGNAL \nday~3_combout\ : std_logic;
SIGNAL \nday~4_combout\ : std_logic;
SIGNAL \nms~1_combout\ : std_logic;
SIGNAL \nms~3_combout\ : std_logic;
SIGNAL \nmon~1_combout\ : std_logic;
SIGNAL \nmon~3_combout\ : std_logic;
SIGNAL \nsec~1_combout\ : std_logic;
SIGNAL \nsec~3_combout\ : std_logic;
SIGNAL \nsec~4_combout\ : std_logic;
SIGNAL \cnt~2_combout\ : std_logic;
SIGNAL \cnt~4_combout\ : std_logic;
SIGNAL \setday[0]~_emulated_q\ : std_logic;
SIGNAL \setyear[7]~_emulated_q\ : std_logic;
SIGNAL \setyear[7]~head_lut_combout\ : std_logic;
SIGNAL \year[7]~_emulated_q\ : std_logic;
SIGNAL \year[7]~head_lut_combout\ : std_logic;
SIGNAL \setyear[6]~_emulated_q\ : std_logic;
SIGNAL \setyear[6]~head_lut_combout\ : std_logic;
SIGNAL \year[6]~_emulated_q\ : std_logic;
SIGNAL \year[6]~head_lut_combout\ : std_logic;
SIGNAL \setyear[4]~_emulated_q\ : std_logic;
SIGNAL \setyear[4]~head_lut_combout\ : std_logic;
SIGNAL \year[4]~_emulated_q\ : std_logic;
SIGNAL \year[4]~head_lut_combout\ : std_logic;
SIGNAL \Equal29~0_combout\ : std_logic;
SIGNAL \Equal29~1_combout\ : std_logic;
SIGNAL \setmin~11_combout\ : std_logic;
SIGNAL \setmin~12_combout\ : std_logic;
SIGNAL \setmin[3]~data_lut_combout\ : std_logic;
SIGNAL \setms~10_combout\ : std_logic;
SIGNAL \sethor~9_combout\ : std_logic;
SIGNAL \sethor[4]~data_lut_combout\ : std_logic;
SIGNAL \Equal31~0_combout\ : std_logic;
SIGNAL \sethor~11_combout\ : std_logic;
SIGNAL \day[1]~_emulated_q\ : std_logic;
SIGNAL \setday[4]~_emulated_q\ : std_logic;
SIGNAL \day[4]~_emulated_q\ : std_logic;
SIGNAL \setsec[0]~_emulated_q\ : std_logic;
SIGNAL \setsec[4]~_emulated_q\ : std_logic;
SIGNAL \Add24~2_combout\ : std_logic;
SIGNAL \Add25~2_combout\ : std_logic;
SIGNAL \setday[0]~data_lut_combout\ : std_logic;
SIGNAL \year[11]~15_combout\ : std_logic;
SIGNAL \setyear[7]~data_lut_combout\ : std_logic;
SIGNAL \year[7]~data_lut_combout\ : std_logic;
SIGNAL \setyear[6]~data_lut_combout\ : std_logic;
SIGNAL \year[6]~data_lut_combout\ : std_logic;
SIGNAL \setyear[4]~data_lut_combout\ : std_logic;
SIGNAL \year[4]~data_lut_combout\ : std_logic;
SIGNAL \day[1]~data_lut_combout\ : std_logic;
SIGNAL \Add25~13_combout\ : std_logic;
SIGNAL \Add25~14_combout\ : std_logic;
SIGNAL \setday[4]~data_lut_combout\ : std_logic;
SIGNAL \day[4]~data_lut_combout\ : std_logic;
SIGNAL \setsec[0]~data_lut_combout\ : std_logic;
SIGNAL \setmon~6_combout\ : std_logic;
SIGNAL \setmon~8_combout\ : std_logic;
SIGNAL \setsec~9_combout\ : std_logic;
SIGNAL \setsec[4]~data_lut_combout\ : std_logic;
SIGNAL \mday~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[104]~82_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[104]~83_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[103]~84_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[103]~85_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[102]~86_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[102]~87_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[101]~88_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[101]~89_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[100]~90_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[100]~91_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[99]~92_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[99]~93_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[117]~94_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[116]~95_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[115]~96_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[114]~97_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[113]~98_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[112]~99_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[112]~100_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[111]~101_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[98]~102_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[98]~103_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[111]~104_combout\ : std_logic;
SIGNAL \Equal13~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[110]~105_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[97]~106_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[97]~107_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[110]~108_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[109]~109_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[96]~110_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[96]~111_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[109]~112_combout\ : std_logic;
SIGNAL \Equal13~1_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[121]~113_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[130]~114_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[129]~115_combout\ : std_logic;
SIGNAL \Equal13~2_combout\ : std_logic;
SIGNAL \Equal13~3_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[128]~116_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[127]~117_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[126]~118_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[125]~119_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[124]~120_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[123]~121_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[122]~122_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[108]~123_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[108]~124_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[121]~125_combout\ : std_logic;
SIGNAL \Equal13~4_combout\ : std_logic;
SIGNAL \Equal13~5_combout\ : std_logic;
SIGNAL \Equal13~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[78]~112_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[78]~113_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[77]~114_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[77]~115_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[76]~116_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[76]~117_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[75]~118_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[75]~119_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[74]~120_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[74]~121_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[73]~122_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[73]~123_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[91]~124_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[90]~125_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[89]~126_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[88]~127_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[87]~128_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[86]~129_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[86]~130_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[85]~131_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[72]~132_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[72]~133_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[85]~134_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[104]~135_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[103]~136_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[102]~137_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[101]~138_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[100]~139_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[99]~140_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[98]~141_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[97]~142_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[84]~143_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[84]~144_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[97]~145_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[117]~146_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[116]~147_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[115]~148_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[114]~149_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[113]~150_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[112]~151_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[111]~152_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[110]~153_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[109]~154_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[96]~155_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[96]~156_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[109]~157_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[130]~158_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[129]~159_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[128]~160_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[127]~161_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[126]~162_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[125]~163_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[124]~164_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[123]~165_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[122]~166_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[121]~167_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[108]~168_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[108]~169_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[121]~170_combout\ : std_logic;
SIGNAL \mday~1_combout\ : std_logic;
SIGNAL \mday~2_combout\ : std_logic;
SIGNAL \mday~3_combout\ : std_logic;
SIGNAL \mday~4_combout\ : std_logic;
SIGNAL \Equal13~7_combout\ : std_logic;
SIGNAL \Equal13~8_combout\ : std_logic;
SIGNAL \Equal13~9_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[120]~126_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[120]~127_combout\ : std_logic;
SIGNAL \Equal13~10_combout\ : std_logic;
SIGNAL \mday~5_combout\ : std_logic;
SIGNAL \mday~6_combout\ : std_logic;
SIGNAL \mday~7_combout\ : std_logic;
SIGNAL \mday~8_combout\ : std_logic;
SIGNAL \mday~9_combout\ : std_logic;
SIGNAL \mday~10_combout\ : std_logic;
SIGNAL \mday~11_combout\ : std_logic;
SIGNAL \mday~12_combout\ : std_logic;
SIGNAL \mday~13_combout\ : std_logic;
SIGNAL \Equal0~1_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|StageOut[141]~145_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[76]~177_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[89]~183_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[85]~188_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[102]~192_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[117]~198_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[115]~200_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[126]~212_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[50]~190_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[63]~195_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[60]~198_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[78]~199_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[76]~201_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[85]~212_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[100]~218_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[98]~220_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[111]~229_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[110]~230_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[130]~233_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[129]~234_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[125]~238_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[124]~239_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[133]~229_combout\ : std_logic;
SIGNAL \Mod23|auto_generated|divider|divider|StageOut[40]~46_combout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|StageOut[40]~64_combout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|StageOut[39]~65_combout\ : std_logic;
SIGNAL \Mod19|auto_generated|divider|divider|StageOut[39]~65_combout\ : std_logic;
SIGNAL \Mod19|auto_generated|divider|divider|StageOut[38]~66_combout\ : std_logic;
SIGNAL \Mod17|auto_generated|divider|divider|StageOut[39]~65_combout\ : std_logic;
SIGNAL \Mod17|auto_generated|divider|divider|StageOut[38]~66_combout\ : std_logic;
SIGNAL \Mod21|auto_generated|divider|divider|StageOut[40]~64_combout\ : std_logic;
SIGNAL \Mod21|auto_generated|divider|divider|StageOut[38]~66_combout\ : std_logic;
SIGNAL \Mod15|auto_generated|divider|divider|StageOut[40]~64_combout\ : std_logic;
SIGNAL \Mod15|auto_generated|divider|divider|StageOut[39]~65_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[18]~96_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[17]~97_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[28]~104_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[36]~114_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[43]~116_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[42]~117_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[40]~119_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[48]~120_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[47]~121_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[46]~122_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[45]~123_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[53]~124_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[52]~125_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[51]~126_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[50]~127_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[28]~46_combout\ : std_logic;
SIGNAL \Div16|auto_generated|divider|divider|StageOut[28]~46_combout\ : std_logic;
SIGNAL \Div14|auto_generated|divider|divider|StageOut[28]~46_combout\ : std_logic;
SIGNAL \Div18|auto_generated|divider|divider|StageOut[28]~46_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[54]~102_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[52]~104_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[68]~117_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[67]~118_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[78]~122_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[77]~123_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[76]~124_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[75]~125_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[74]~126_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[64]~127_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[73]~128_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[86]~129_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[85]~130_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[84]~131_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[83]~132_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[82]~133_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[72]~134_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[81]~135_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[18]~24_combout\ : std_logic;
SIGNAL \Mod16|auto_generated|divider|divider|StageOut[40]~46_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[18]~24_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[17]~25_combout\ : std_logic;
SIGNAL \hor2[0]~5_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[130]~128_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[129]~129_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[128]~130_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[127]~131_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[126]~132_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[104]~171_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[103]~172_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[102]~173_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[101]~174_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[100]~175_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[117]~176_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[116]~177_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[115]~178_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[114]~179_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[113]~180_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[112]~181_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[111]~182_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[130]~183_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[129]~184_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[128]~185_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[127]~186_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[126]~187_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[125]~188_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[124]~189_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[123]~190_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|StageOut[128]~152_combout\ : std_logic;
SIGNAL \Mod13|auto_generated|divider|divider|StageOut[27]~43_combout\ : std_logic;
SIGNAL \Mod25|auto_generated|divider|divider|StageOut[38]~48_combout\ : std_logic;
SIGNAL \Mod25|auto_generated|divider|divider|StageOut[37]~49_combout\ : std_logic;
SIGNAL \Mod27|auto_generated|divider|divider|StageOut[37]~49_combout\ : std_logic;
SIGNAL \Mod29|auto_generated|divider|divider|StageOut[28]~42_combout\ : std_logic;
SIGNAL \Mod29|auto_generated|divider|divider|StageOut[27]~43_combout\ : std_logic;
SIGNAL \Mod29|auto_generated|divider|divider|StageOut[26]~44_combout\ : std_logic;
SIGNAL \Mod23|auto_generated|divider|divider|StageOut[38]~48_combout\ : std_logic;
SIGNAL \Mod23|auto_generated|divider|divider|StageOut[37]~49_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[28]~42_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[27]~43_combout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|StageOut[31]~68_combout\ : std_logic;
SIGNAL \Mod19|auto_generated|divider|divider|StageOut[31]~68_combout\ : std_logic;
SIGNAL \Mod19|auto_generated|divider|divider|StageOut[30]~69_combout\ : std_logic;
SIGNAL \Mod19|auto_generated|divider|divider|StageOut[37]~70_combout\ : std_logic;
SIGNAL \Mod17|auto_generated|divider|divider|StageOut[31]~68_combout\ : std_logic;
SIGNAL \Mod17|auto_generated|divider|divider|StageOut[30]~69_combout\ : std_logic;
SIGNAL \Mod21|auto_generated|divider|divider|StageOut[32]~67_combout\ : std_logic;
SIGNAL \Mod21|auto_generated|divider|divider|StageOut[30]~69_combout\ : std_logic;
SIGNAL \Mod21|auto_generated|divider|divider|StageOut[37]~70_combout\ : std_logic;
SIGNAL \Mod15|auto_generated|divider|divider|StageOut[32]~67_combout\ : std_logic;
SIGNAL \Mod15|auto_generated|divider|divider|StageOut[37]~70_combout\ : std_logic;
SIGNAL \Div24|auto_generated|divider|divider|StageOut[28]~30_combout\ : std_logic;
SIGNAL \Div24|auto_generated|divider|divider|StageOut[27]~31_combout\ : std_logic;
SIGNAL \Div26|auto_generated|divider|divider|StageOut[22]~31_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[23]~30_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[22]~31_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[23]~47_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[22]~48_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[27]~49_combout\ : std_logic;
SIGNAL \Div16|auto_generated|divider|divider|StageOut[22]~48_combout\ : std_logic;
SIGNAL \Div14|auto_generated|divider|divider|StageOut[23]~47_combout\ : std_logic;
SIGNAL \Div18|auto_generated|divider|divider|StageOut[23]~47_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|StageOut[27]~49_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|StageOut[23]~30_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|StageOut[22]~31_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[15]~27_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|StageOut[28]~42_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|StageOut[27]~43_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|StageOut[26]~44_combout\ : std_logic;
SIGNAL \Mod20|auto_generated|divider|divider|StageOut[39]~47_combout\ : std_logic;
SIGNAL \Mod20|auto_generated|divider|divider|StageOut[38]~48_combout\ : std_logic;
SIGNAL \Mod20|auto_generated|divider|divider|StageOut[37]~49_combout\ : std_logic;
SIGNAL \Mod18|auto_generated|divider|divider|StageOut[39]~47_combout\ : std_logic;
SIGNAL \Mod18|auto_generated|divider|divider|StageOut[37]~49_combout\ : std_logic;
SIGNAL \Mod22|auto_generated|divider|divider|StageOut[28]~42_combout\ : std_logic;
SIGNAL \Mod22|auto_generated|divider|divider|StageOut[27]~43_combout\ : std_logic;
SIGNAL \Mod22|auto_generated|divider|divider|StageOut[26]~44_combout\ : std_logic;
SIGNAL \Mod16|auto_generated|divider|divider|StageOut[37]~49_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[16]~26_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[15]~27_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[119]~76_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[118]~77_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[117]~78_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[116]~79_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[115]~80_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[114]~81_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[23]~30_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[22]~31_combout\ : std_logic;
SIGNAL \Div17|auto_generated|divider|divider|StageOut[28]~30_combout\ : std_logic;
SIGNAL \Div17|auto_generated|divider|divider|StageOut[27]~31_combout\ : std_logic;
SIGNAL \Div15|auto_generated|divider|divider|StageOut[28]~30_combout\ : std_logic;
SIGNAL \Div15|auto_generated|divider|divider|StageOut[27]~31_combout\ : std_logic;
SIGNAL \Div19|auto_generated|divider|divider|StageOut[23]~30_combout\ : std_logic;
SIGNAL \Div19|auto_generated|divider|divider|StageOut[22]~31_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|StageOut[28]~30_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|StageOut[27]~31_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[117]~133_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[116]~134_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[115]~135_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[114]~136_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[113]~137_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[125]~138_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[124]~139_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[123]~140_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[122]~141_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[91]~191_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[90]~192_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[89]~193_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[88]~194_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[87]~195_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[99]~196_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[98]~197_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[110]~198_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[122]~199_combout\ : std_logic;
SIGNAL \nFND4[0]~36_combout\ : std_logic;
SIGNAL \nFND4[0]~37_combout\ : std_logic;
SIGNAL \nFND2[0]~28_combout\ : std_logic;
SIGNAL \nFND2[0]~29_combout\ : std_logic;
SIGNAL \ms[6]~latch_combout\ : std_logic;
SIGNAL \setyear[7]~latch_combout\ : std_logic;
SIGNAL \year[7]~latch_combout\ : std_logic;
SIGNAL \setyear[6]~latch_combout\ : std_logic;
SIGNAL \year[6]~latch_combout\ : std_logic;
SIGNAL \setyear[4]~latch_combout\ : std_logic;
SIGNAL \year[4]~latch_combout\ : std_logic;
SIGNAL \mday[0]~14_combout\ : std_logic;
SIGNAL \mSELECT~input_o\ : std_logic;
SIGNAL \mENTER~input_o\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \lapms2[0]~feeder_combout\ : std_logic;
SIGNAL \lapms1[0]~feeder_combout\ : std_logic;
SIGNAL \lapsec3[0]~feeder_combout\ : std_logic;
SIGNAL \seg1[0]~output_o\ : std_logic;
SIGNAL \seg1[1]~output_o\ : std_logic;
SIGNAL \seg1[2]~output_o\ : std_logic;
SIGNAL \seg1[3]~output_o\ : std_logic;
SIGNAL \seg1[4]~output_o\ : std_logic;
SIGNAL \seg1[5]~output_o\ : std_logic;
SIGNAL \seg1[6]~output_o\ : std_logic;
SIGNAL \seg2[0]~output_o\ : std_logic;
SIGNAL \seg2[1]~output_o\ : std_logic;
SIGNAL \seg2[2]~output_o\ : std_logic;
SIGNAL \seg2[3]~output_o\ : std_logic;
SIGNAL \seg2[4]~output_o\ : std_logic;
SIGNAL \seg2[5]~output_o\ : std_logic;
SIGNAL \seg2[6]~output_o\ : std_logic;
SIGNAL \seg3[0]~output_o\ : std_logic;
SIGNAL \seg3[1]~output_o\ : std_logic;
SIGNAL \seg3[2]~output_o\ : std_logic;
SIGNAL \seg3[3]~output_o\ : std_logic;
SIGNAL \seg3[4]~output_o\ : std_logic;
SIGNAL \seg3[5]~output_o\ : std_logic;
SIGNAL \seg3[6]~output_o\ : std_logic;
SIGNAL \seg4[0]~output_o\ : std_logic;
SIGNAL \seg4[1]~output_o\ : std_logic;
SIGNAL \seg4[2]~output_o\ : std_logic;
SIGNAL \seg4[3]~output_o\ : std_logic;
SIGNAL \seg4[4]~output_o\ : std_logic;
SIGNAL \seg4[5]~output_o\ : std_logic;
SIGNAL \seg4[6]~output_o\ : std_logic;
SIGNAL \STMODE~input_o\ : std_logic;
SIGNAL \nMODE~1_combout\ : std_logic;
SIGNAL \sVALUE~input_o\ : std_logic;
SIGNAL \nMODE~0_combout\ : std_logic;
SIGNAL \nMODE~2_combout\ : std_logic;
SIGNAL \nFND4[0]~12_combout\ : std_logic;
SIGNAL \nFND4[0]~12clkctrl_outclk\ : std_logic;
SIGNAL \process_2~1_combout\ : std_logic;
SIGNAL \process_2~1clkctrl_outclk\ : std_logic;
SIGNAL \Add32~0_combout\ : std_logic;
SIGNAL \Add33~0_combout\ : std_logic;
SIGNAL \Add32~5_combout\ : std_logic;
SIGNAL \digit~0_combout\ : std_logic;
SIGNAL \digit~feeder_combout\ : std_logic;
SIGNAL \digit~q\ : std_logic;
SIGNAL \almin[5]~4_combout\ : std_logic;
SIGNAL \almin[5]~12_combout\ : std_logic;
SIGNAL \Add32~1\ : std_logic;
SIGNAL \Add32~3\ : std_logic;
SIGNAL \Add32~6_combout\ : std_logic;
SIGNAL \UPDOWN~input_o\ : std_logic;
SIGNAL \Add33~1\ : std_logic;
SIGNAL \Add33~3\ : std_logic;
SIGNAL \Add33~5\ : std_logic;
SIGNAL \Add33~7\ : std_logic;
SIGNAL \Add33~8_combout\ : std_logic;
SIGNAL \almin~11_combout\ : std_logic;
SIGNAL \almin[4]~feeder_combout\ : std_logic;
SIGNAL \Add32~8_combout\ : std_logic;
SIGNAL \almin~7_combout\ : std_logic;
SIGNAL \almin[3]~feeder_combout\ : std_logic;
SIGNAL \Add32~2_combout\ : std_logic;
SIGNAL \Add32~4_combout\ : std_logic;
SIGNAL \almin[3]~5_combout\ : std_logic;
SIGNAL \almin[3]~6_combout\ : std_logic;
SIGNAL \almin~9_combout\ : std_logic;
SIGNAL \Add32~7\ : std_logic;
SIGNAL \Add32~9\ : std_logic;
SIGNAL \Add32~11\ : std_logic;
SIGNAL \Add32~12_combout\ : std_logic;
SIGNAL \almin~10_combout\ : std_logic;
SIGNAL \Mod13|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Mod13|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Mod13|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Mod13|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod13|auto_generated|divider|divider|StageOut[21]~24_combout\ : std_logic;
SIGNAL \Mod13|auto_generated|divider|divider|StageOut[20]~26_combout\ : std_logic;
SIGNAL \Mod13|auto_generated|divider|divider|StageOut[19]~28_combout\ : std_logic;
SIGNAL \Mod13|auto_generated|divider|divider|StageOut[18]~31_combout\ : std_logic;
SIGNAL \Mod13|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Mod13|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Mod13|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Mod13|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \Mod13|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod13|auto_generated|divider|divider|StageOut[24]~32_combout\ : std_logic;
SIGNAL \Mod13|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod13|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod13|auto_generated|divider|divider|StageOut[28]~42_combout\ : std_logic;
SIGNAL \Mod13|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod13|auto_generated|divider|divider|StageOut[27]~35_combout\ : std_logic;
SIGNAL \Mod13|auto_generated|divider|divider|StageOut[26]~44_combout\ : std_logic;
SIGNAL \Mod13|auto_generated|divider|divider|StageOut[25]~37_combout\ : std_logic;
SIGNAL \Mod13|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Mod13|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Mod13|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Mod13|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \Mod13|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod13|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod13|auto_generated|divider|divider|StageOut[31]~39_combout\ : std_logic;
SIGNAL \nFND4[2]~2_combout\ : std_logic;
SIGNAL \LAPTIME2~input_o\ : std_logic;
SIGNAL \LAPTIME1~input_o\ : std_logic;
SIGNAL \stsec2[0]~4_combout\ : std_logic;
SIGNAL \stmin1[3]~0_combout\ : std_logic;
SIGNAL \stmin1[3]~0clkctrl_outclk\ : std_logic;
SIGNAL \LAPTIME3~input_o\ : std_logic;
SIGNAL \nFND4[2]~0_combout\ : std_logic;
SIGNAL \Add3~0_combout\ : std_logic;
SIGNAL \stmin[0]~feeder_combout\ : std_logic;
SIGNAL \STSTART~input_o\ : std_logic;
SIGNAL \stflag~0_combout\ : std_logic;
SIGNAL \stflag~feeder_combout\ : std_logic;
SIGNAL \stflag~q\ : std_logic;
SIGNAL \Add1~1\ : std_logic;
SIGNAL \Add1~2_combout\ : std_logic;
SIGNAL \Add11~0_combout\ : std_logic;
SIGNAL \Add11~1\ : std_logic;
SIGNAL \Add11~2_combout\ : std_logic;
SIGNAL \Add11~3\ : std_logic;
SIGNAL \Add11~4_combout\ : std_logic;
SIGNAL \Add11~5\ : std_logic;
SIGNAL \Add11~6_combout\ : std_logic;
SIGNAL \Add11~7\ : std_logic;
SIGNAL \Add11~9\ : std_logic;
SIGNAL \Add11~10_combout\ : std_logic;
SIGNAL \cnt~3_combout\ : std_logic;
SIGNAL \Add11~11\ : std_logic;
SIGNAL \Add11~13\ : std_logic;
SIGNAL \Add11~14_combout\ : std_logic;
SIGNAL \Add11~15\ : std_logic;
SIGNAL \Add11~17\ : std_logic;
SIGNAL \Add11~18_combout\ : std_logic;
SIGNAL \Add11~19\ : std_logic;
SIGNAL \Add11~20_combout\ : std_logic;
SIGNAL \Add11~21\ : std_logic;
SIGNAL \Add11~22_combout\ : std_logic;
SIGNAL \Add11~23\ : std_logic;
SIGNAL \Add11~25\ : std_logic;
SIGNAL \Add11~27\ : std_logic;
SIGNAL \Add11~29\ : std_logic;
SIGNAL \Add11~30_combout\ : std_logic;
SIGNAL \cnt~6_combout\ : std_logic;
SIGNAL \Add11~31\ : std_logic;
SIGNAL \Add11~32_combout\ : std_logic;
SIGNAL \cnt~0_combout\ : std_logic;
SIGNAL \Add11~33\ : std_logic;
SIGNAL \Add11~34_combout\ : std_logic;
SIGNAL \cnt~1_combout\ : std_logic;
SIGNAL \Equal14~0_combout\ : std_logic;
SIGNAL \Add11~26_combout\ : std_logic;
SIGNAL \cnt~5_combout\ : std_logic;
SIGNAL \Add11~24_combout\ : std_logic;
SIGNAL \Equal14~3_combout\ : std_logic;
SIGNAL \Equal14~2_combout\ : std_logic;
SIGNAL \Equal14~4_combout\ : std_logic;
SIGNAL \Equal14~5_combout\ : std_logic;
SIGNAL \stsec[0]~1_combout\ : std_logic;
SIGNAL \Add1~3\ : std_logic;
SIGNAL \Add1~4_combout\ : std_logic;
SIGNAL \stms~2_combout\ : std_logic;
SIGNAL \Add1~0_combout\ : std_logic;
SIGNAL \stms[0]~feeder_combout\ : std_logic;
SIGNAL \Equal15~1_combout\ : std_logic;
SIGNAL \stsec[5]~0_combout\ : std_logic;
SIGNAL \Add2~0_combout\ : std_logic;
SIGNAL \Add2~1\ : std_logic;
SIGNAL \Add2~2_combout\ : std_logic;
SIGNAL \stsec~3_combout\ : std_logic;
SIGNAL \Add2~3\ : std_logic;
SIGNAL \Add2~5\ : std_logic;
SIGNAL \Add2~7\ : std_logic;
SIGNAL \Add2~9\ : std_logic;
SIGNAL \Add2~10_combout\ : std_logic;
SIGNAL \stsec~2_combout\ : std_logic;
SIGNAL \stsec~4_combout\ : std_logic;
SIGNAL \Equal16~0_combout\ : std_logic;
SIGNAL \stmin[5]~0_combout\ : std_logic;
SIGNAL \Add3~1\ : std_logic;
SIGNAL \Add3~2_combout\ : std_logic;
SIGNAL \stmin[1]~feeder_combout\ : std_logic;
SIGNAL \stmin~1_combout\ : std_logic;
SIGNAL \Add3~3\ : std_logic;
SIGNAL \Add3~4_combout\ : std_logic;
SIGNAL \stmin~4_combout\ : std_logic;
SIGNAL \stmin~3_combout\ : std_logic;
SIGNAL \Equal17~0_combout\ : std_logic;
SIGNAL \Add3~5\ : std_logic;
SIGNAL \Add3~7\ : std_logic;
SIGNAL \Add3~8_combout\ : std_logic;
SIGNAL \stmin~2_combout\ : std_logic;
SIGNAL \lapmin2[5]~1_combout\ : std_logic;
SIGNAL \process_0~0_combout\ : std_logic;
SIGNAL \Equal26~0_combout\ : std_logic;
SIGNAL \lapmin3[5]~0_combout\ : std_logic;
SIGNAL \Mod27|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Mod27|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Mod27|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Mod27|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod27|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \Mod27|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod27|auto_generated|divider|divider|StageOut[31]~27_combout\ : std_logic;
SIGNAL \Mod27|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod27|auto_generated|divider|divider|StageOut[30]~30_combout\ : std_logic;
SIGNAL \Mod27|auto_generated|divider|divider|StageOut[29]~31_combout\ : std_logic;
SIGNAL \Mod27|auto_generated|divider|divider|StageOut[28]~33_combout\ : std_logic;
SIGNAL \Mod27|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Mod27|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Mod27|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Mod27|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \Mod27|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \Mod27|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod27|auto_generated|divider|divider|StageOut[40]~46_combout\ : std_logic;
SIGNAL \Mod27|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod27|auto_generated|divider|divider|StageOut[39]~47_combout\ : std_logic;
SIGNAL \Mod27|auto_generated|divider|divider|StageOut[38]~48_combout\ : std_logic;
SIGNAL \Mod27|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod27|auto_generated|divider|divider|StageOut[37]~40_combout\ : std_logic;
SIGNAL \Mod27|auto_generated|divider|divider|StageOut[36]~42_combout\ : std_logic;
SIGNAL \Mod27|auto_generated|divider|divider|StageOut[35]~36_combout\ : std_logic;
SIGNAL \Mod27|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Mod27|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Mod27|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Mod27|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \Mod27|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod27|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\ : std_logic;
SIGNAL \Mod27|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod27|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod27|auto_generated|divider|divider|StageOut[43]~43_combout\ : std_logic;
SIGNAL \lapmin32[0]~0_combout\ : std_logic;
SIGNAL \lapmin32[0]~0clkctrl_outclk\ : std_logic;
SIGNAL \nFND1[1]~8_combout\ : std_logic;
SIGNAL \laphor12[0]~0_combout\ : std_logic;
SIGNAL \laphor12[0]~0clkctrl_outclk\ : std_logic;
SIGNAL \lapmin1[1]~feeder_combout\ : std_logic;
SIGNAL \lapmin1[5]~0_combout\ : std_logic;
SIGNAL \Mod23|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Mod23|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Mod23|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Mod23|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod23|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \Mod23|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod23|auto_generated|divider|divider|StageOut[32]~26_combout\ : std_logic;
SIGNAL \Mod23|auto_generated|divider|divider|StageOut[31]~27_combout\ : std_logic;
SIGNAL \lapmin1[4]~feeder_combout\ : std_logic;
SIGNAL \Mod23|auto_generated|divider|divider|StageOut[30]~29_combout\ : std_logic;
SIGNAL \Mod23|auto_generated|divider|divider|StageOut[29]~31_combout\ : std_logic;
SIGNAL \Mod23|auto_generated|divider|divider|StageOut[28]~33_combout\ : std_logic;
SIGNAL \Mod23|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Mod23|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Mod23|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Mod23|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \Mod23|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \Mod23|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod23|auto_generated|divider|divider|StageOut[35]~36_combout\ : std_logic;
SIGNAL \Mod23|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod23|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod23|auto_generated|divider|divider|StageOut[40]~37_combout\ : std_logic;
SIGNAL \Mod23|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod23|auto_generated|divider|divider|StageOut[39]~47_combout\ : std_logic;
SIGNAL \Mod23|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod23|auto_generated|divider|divider|StageOut[38]~39_combout\ : std_logic;
SIGNAL \Mod23|auto_generated|divider|divider|StageOut[37]~40_combout\ : std_logic;
SIGNAL \Mod23|auto_generated|divider|divider|StageOut[36]~41_combout\ : std_logic;
SIGNAL \Mod23|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Mod23|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Mod23|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Mod23|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \Mod23|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod23|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\ : std_logic;
SIGNAL \Mod23|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod23|auto_generated|divider|divider|StageOut[43]~43_combout\ : std_logic;
SIGNAL \nFND1[1]~9_combout\ : std_logic;
SIGNAL \setflag~combout\ : std_logic;
SIGNAL \setflag~clkctrl_outclk\ : std_logic;
SIGNAL \sethor[4]~latch_combout\ : std_logic;
SIGNAL \sethor[4]~head_lut_combout\ : std_logic;
SIGNAL \hor[4]~latch_combout\ : std_logic;
SIGNAL \sethor[0]~latch_combout\ : std_logic;
SIGNAL \Add18~0_combout\ : std_logic;
SIGNAL \Add19~0_combout\ : std_logic;
SIGNAL \sethor[0]~data_lut_combout\ : std_logic;
SIGNAL \sethor[4]~12_combout\ : std_logic;
SIGNAL \sethor[0]~_emulated_q\ : std_logic;
SIGNAL \sethor[0]~head_lut_combout\ : std_logic;
SIGNAL \hor[0]~latch_combout\ : std_logic;
SIGNAL \Add20~0_combout\ : std_logic;
SIGNAL \Add21~0_combout\ : std_logic;
SIGNAL \setms[0]~data_lut_combout\ : std_logic;
SIGNAL \alhor[4]~7_combout\ : std_logic;
SIGNAL \setms[6]~8_combout\ : std_logic;
SIGNAL \setms[0]~_emulated_q\ : std_logic;
SIGNAL \setms[0]~latch_combout\ : std_logic;
SIGNAL \setms[0]~head_lut_combout\ : std_logic;
SIGNAL \ms[0]~latch_combout\ : std_logic;
SIGNAL \Add0~0_combout\ : std_logic;
SIGNAL \ms[0]~data_lut_combout\ : std_logic;
SIGNAL \rst~feeder_combout\ : std_logic;
SIGNAL \rst~q\ : std_logic;
SIGNAL \ms[0]~7_combout\ : std_logic;
SIGNAL \ms[0]~_emulated_q\ : std_logic;
SIGNAL \ms[0]~head_lut_combout\ : std_logic;
SIGNAL \setms[2]~latch_combout\ : std_logic;
SIGNAL \ms[5]~latch_combout\ : std_logic;
SIGNAL \Add20~1\ : std_logic;
SIGNAL \Add20~3\ : std_logic;
SIGNAL \Add20~5\ : std_logic;
SIGNAL \Add20~7\ : std_logic;
SIGNAL \Add20~8_combout\ : std_logic;
SIGNAL \Add0~11\ : std_logic;
SIGNAL \Add0~12_combout\ : std_logic;
SIGNAL \ms[6]~data_lut_combout\ : std_logic;
SIGNAL \ms[6]~_emulated_q\ : std_logic;
SIGNAL \ms[6]~head_lut_combout\ : std_logic;
SIGNAL \setms[6]~latch_combout\ : std_logic;
SIGNAL \ms[1]~latch_combout\ : std_logic;
SIGNAL \ms[1]~data_lut_combout\ : std_logic;
SIGNAL \ms[1]~_emulated_q\ : std_logic;
SIGNAL \ms[1]~head_lut_combout\ : std_logic;
SIGNAL \setms[1]~latch_combout\ : std_logic;
SIGNAL \Add20~2_combout\ : std_logic;
SIGNAL \Add21~1\ : std_logic;
SIGNAL \Add21~2_combout\ : std_logic;
SIGNAL \setms[1]~data_lut_combout\ : std_logic;
SIGNAL \setms[1]~_emulated_q\ : std_logic;
SIGNAL \setms[1]~head_lut_combout\ : std_logic;
SIGNAL \Add21~3\ : std_logic;
SIGNAL \Add21~5\ : std_logic;
SIGNAL \Add21~7\ : std_logic;
SIGNAL \Add21~9\ : std_logic;
SIGNAL \Add21~11\ : std_logic;
SIGNAL \Add21~12_combout\ : std_logic;
SIGNAL \Add20~9\ : std_logic;
SIGNAL \Add20~11\ : std_logic;
SIGNAL \Add20~12_combout\ : std_logic;
SIGNAL \Equal33~1_combout\ : std_logic;
SIGNAL \Add21~6_combout\ : std_logic;
SIGNAL \setms~9_combout\ : std_logic;
SIGNAL \Add20~6_combout\ : std_logic;
SIGNAL \setms[3]~data_lut_combout\ : std_logic;
SIGNAL \setms[3]~_emulated_q\ : std_logic;
SIGNAL \ms[3]~latch_combout\ : std_logic;
SIGNAL \ms[3]~data_lut_combout\ : std_logic;
SIGNAL \ms[3]~_emulated_q\ : std_logic;
SIGNAL \ms[3]~head_lut_combout\ : std_logic;
SIGNAL \setms[3]~latch_combout\ : std_logic;
SIGNAL \setms[3]~head_lut_combout\ : std_logic;
SIGNAL \Equal32~0_combout\ : std_logic;
SIGNAL \setms~13_combout\ : std_logic;
SIGNAL \setms[6]~data_lut_combout\ : std_logic;
SIGNAL \setms[6]~_emulated_q\ : std_logic;
SIGNAL \setms[6]~head_lut_combout\ : std_logic;
SIGNAL \Equal33~0_combout\ : std_logic;
SIGNAL \Add21~8_combout\ : std_logic;
SIGNAL \setms~12_combout\ : std_logic;
SIGNAL \setms[4]~data_lut_combout\ : std_logic;
SIGNAL \setms[4]~_emulated_q\ : std_logic;
SIGNAL \setms[4]~latch_combout\ : std_logic;
SIGNAL \setms[4]~head_lut_combout\ : std_logic;
SIGNAL \ms[4]~latch_combout\ : std_logic;
SIGNAL \Add0~1\ : std_logic;
SIGNAL \Add0~3\ : std_logic;
SIGNAL \Add0~5\ : std_logic;
SIGNAL \Add0~7\ : std_logic;
SIGNAL \Add0~8_combout\ : std_logic;
SIGNAL \ms[4]~data_lut_combout\ : std_logic;
SIGNAL \ms[4]~_emulated_q\ : std_logic;
SIGNAL \ms[4]~head_lut_combout\ : std_logic;
SIGNAL \Add0~9\ : std_logic;
SIGNAL \Add0~10_combout\ : std_logic;
SIGNAL \ms[5]~data_lut_combout\ : std_logic;
SIGNAL \ms[5]~_emulated_q\ : std_logic;
SIGNAL \ms[5]~head_lut_combout\ : std_logic;
SIGNAL \setms[5]~latch_combout\ : std_logic;
SIGNAL \Add20~10_combout\ : std_logic;
SIGNAL \setms~7_combout\ : std_logic;
SIGNAL \setms[5]~data_lut_combout\ : std_logic;
SIGNAL \setms[5]~_emulated_q\ : std_logic;
SIGNAL \setms[5]~head_lut_combout\ : std_logic;
SIGNAL \Equal32~1_combout\ : std_logic;
SIGNAL \Add20~4_combout\ : std_logic;
SIGNAL \setms~11_combout\ : std_logic;
SIGNAL \Add21~4_combout\ : std_logic;
SIGNAL \setms[2]~data_lut_combout\ : std_logic;
SIGNAL \setms[2]~_emulated_q\ : std_logic;
SIGNAL \setms[2]~head_lut_combout\ : std_logic;
SIGNAL \ms[2]~latch_combout\ : std_logic;
SIGNAL \ms[2]~data_lut_combout\ : std_logic;
SIGNAL \ms[2]~_emulated_q\ : std_logic;
SIGNAL \ms[2]~head_lut_combout\ : std_logic;
SIGNAL \Equal19~0_combout\ : std_logic;
SIGNAL \Equal19~1_combout\ : std_logic;
SIGNAL \sec[5]~6_combout\ : std_logic;
SIGNAL \Add5~1\ : std_logic;
SIGNAL \Add5~2_combout\ : std_logic;
SIGNAL \setsec[1]~latch_combout\ : std_logic;
SIGNAL \Add22~1\ : std_logic;
SIGNAL \Add22~2_combout\ : std_logic;
SIGNAL \Add23~1\ : std_logic;
SIGNAL \Add23~2_combout\ : std_logic;
SIGNAL \setsec[1]~data_lut_combout\ : std_logic;
SIGNAL \setsec[5]~6_combout\ : std_logic;
SIGNAL \setsec[1]~_emulated_q\ : std_logic;
SIGNAL \setsec[1]~head_lut_combout\ : std_logic;
SIGNAL \sec[1]~latch_combout\ : std_logic;
SIGNAL \sec[1]~data_lut_combout\ : std_logic;
SIGNAL \sec[5]~7_combout\ : std_logic;
SIGNAL \sec[1]~_emulated_q\ : std_logic;
SIGNAL \sec[1]~head_lut_combout\ : std_logic;
SIGNAL \Add5~3\ : std_logic;
SIGNAL \Add5~4_combout\ : std_logic;
SIGNAL \sec[2]~data_lut_combout\ : std_logic;
SIGNAL \sec[2]~_emulated_q\ : std_logic;
SIGNAL \Add22~3\ : std_logic;
SIGNAL \Add22~4_combout\ : std_logic;
SIGNAL \sec[4]~latch_combout\ : std_logic;
SIGNAL \Add22~5\ : std_logic;
SIGNAL \Add22~6_combout\ : std_logic;
SIGNAL \setsec~10_combout\ : std_logic;
SIGNAL \setsec[3]~latch_combout\ : std_logic;
SIGNAL \setsec[3]~data_lut_combout\ : std_logic;
SIGNAL \setsec[3]~_emulated_q\ : std_logic;
SIGNAL \setsec[3]~head_lut_combout\ : std_logic;
SIGNAL \Add5~5\ : std_logic;
SIGNAL \Add5~6_combout\ : std_logic;
SIGNAL \sec[3]~latch_combout\ : std_logic;
SIGNAL \sec[3]~data_lut_combout\ : std_logic;
SIGNAL \sec[3]~_emulated_q\ : std_logic;
SIGNAL \sec[3]~head_lut_combout\ : std_logic;
SIGNAL \Add5~7\ : std_logic;
SIGNAL \Add5~8_combout\ : std_logic;
SIGNAL \sec[4]~data_lut_combout\ : std_logic;
SIGNAL \sec[4]~_emulated_q\ : std_logic;
SIGNAL \sec[4]~head_lut_combout\ : std_logic;
SIGNAL \setsec[4]~latch_combout\ : std_logic;
SIGNAL \setsec[4]~head_lut_combout\ : std_logic;
SIGNAL \Add22~7\ : std_logic;
SIGNAL \Add22~9\ : std_logic;
SIGNAL \Add22~10_combout\ : std_logic;
SIGNAL \setsec~8_combout\ : std_logic;
SIGNAL \Add23~3\ : std_logic;
SIGNAL \Add23~5\ : std_logic;
SIGNAL \Add23~7\ : std_logic;
SIGNAL \Add23~9\ : std_logic;
SIGNAL \Add23~10_combout\ : std_logic;
SIGNAL \setsec[5]~data_lut_combout\ : std_logic;
SIGNAL \setsec[5]~_emulated_q\ : std_logic;
SIGNAL \Add5~9\ : std_logic;
SIGNAL \Add5~10_combout\ : std_logic;
SIGNAL \sec[5]~latch_combout\ : std_logic;
SIGNAL \sec[5]~data_lut_combout\ : std_logic;
SIGNAL \sec[5]~_emulated_q\ : std_logic;
SIGNAL \sec[5]~head_lut_combout\ : std_logic;
SIGNAL \setsec[5]~latch_combout\ : std_logic;
SIGNAL \setsec[5]~head_lut_combout\ : std_logic;
SIGNAL \Add5~0_combout\ : std_logic;
SIGNAL \sec[0]~data_lut_combout\ : std_logic;
SIGNAL \sec[0]~_emulated_q\ : std_logic;
SIGNAL \sec[0]~latch_combout\ : std_logic;
SIGNAL \sec[0]~head_lut_combout\ : std_logic;
SIGNAL \setsec[0]~latch_combout\ : std_logic;
SIGNAL \setsec[0]~head_lut_combout\ : std_logic;
SIGNAL \Equal34~0_combout\ : std_logic;
SIGNAL \setsec~7_combout\ : std_logic;
SIGNAL \Equal35~1_combout\ : std_logic;
SIGNAL \Add23~4_combout\ : std_logic;
SIGNAL \Equal35~0_combout\ : std_logic;
SIGNAL \setsec~11_combout\ : std_logic;
SIGNAL \setsec[2]~data_lut_combout\ : std_logic;
SIGNAL \setsec[2]~_emulated_q\ : std_logic;
SIGNAL \setsec[2]~latch_combout\ : std_logic;
SIGNAL \setsec[2]~head_lut_combout\ : std_logic;
SIGNAL \sec[2]~latch_combout\ : std_logic;
SIGNAL \sec[2]~head_lut_combout\ : std_logic;
SIGNAL \Equal20~0_combout\ : std_logic;
SIGNAL \Equal20~1_combout\ : std_logic;
SIGNAL \day[2]~9_combout\ : std_logic;
SIGNAL \hor[0]~data_lut_combout\ : std_logic;
SIGNAL \hor[0]~5_combout\ : std_logic;
SIGNAL \hor[0]~_emulated_q\ : std_logic;
SIGNAL \hor[0]~head_lut_combout\ : std_logic;
SIGNAL \Add7~1\ : std_logic;
SIGNAL \Add7~3\ : std_logic;
SIGNAL \Add7~5\ : std_logic;
SIGNAL \Add7~6_combout\ : std_logic;
SIGNAL \hor[3]~data_lut_combout\ : std_logic;
SIGNAL \hor[3]~_emulated_q\ : std_logic;
SIGNAL \hor[3]~latch_combout\ : std_logic;
SIGNAL \hor[3]~head_lut_combout\ : std_logic;
SIGNAL \Add7~7\ : std_logic;
SIGNAL \Add7~8_combout\ : std_logic;
SIGNAL \hor[4]~data_lut_combout\ : std_logic;
SIGNAL \hor[4]~_emulated_q\ : std_logic;
SIGNAL \hor[4]~head_lut_combout\ : std_logic;
SIGNAL \Equal22~1_combout\ : std_logic;
SIGNAL \setday[4]~latch_combout\ : std_logic;
SIGNAL \setday[4]~head_lut_combout\ : std_logic;
SIGNAL \day[4]~latch_combout\ : std_logic;
SIGNAL \day[4]~head_lut_combout\ : std_logic;
SIGNAL \setday[3]~latch_combout\ : std_logic;
SIGNAL \setday[0]~latch_combout\ : std_logic;
SIGNAL \setday[0]~head_lut_combout\ : std_logic;
SIGNAL \Add8~0_combout\ : std_logic;
SIGNAL \day[0]~latch_combout\ : std_logic;
SIGNAL \day[0]~data_lut_combout\ : std_logic;
SIGNAL \sethor[2]~latch_combout\ : std_logic;
SIGNAL \Add18~1\ : std_logic;
SIGNAL \Add18~3\ : std_logic;
SIGNAL \Add18~4_combout\ : std_logic;
SIGNAL \hor[1]~latch_combout\ : std_logic;
SIGNAL \hor[1]~data_lut_combout\ : std_logic;
SIGNAL \hor[1]~_emulated_q\ : std_logic;
SIGNAL \hor[1]~head_lut_combout\ : std_logic;
SIGNAL \sethor[1]~latch_combout\ : std_logic;
SIGNAL \Add18~2_combout\ : std_logic;
SIGNAL \Add19~1\ : std_logic;
SIGNAL \Add19~2_combout\ : std_logic;
SIGNAL \sethor[1]~data_lut_combout\ : std_logic;
SIGNAL \sethor[1]~_emulated_q\ : std_logic;
SIGNAL \sethor[1]~head_lut_combout\ : std_logic;
SIGNAL \Add19~3\ : std_logic;
SIGNAL \Add19~4_combout\ : std_logic;
SIGNAL \sethor[2]~data_lut_combout\ : std_logic;
SIGNAL \sethor[2]~_emulated_q\ : std_logic;
SIGNAL \sethor[2]~head_lut_combout\ : std_logic;
SIGNAL \hor[2]~latch_combout\ : std_logic;
SIGNAL \hor[2]~data_lut_combout\ : std_logic;
SIGNAL \hor[2]~_emulated_q\ : std_logic;
SIGNAL \hor[2]~head_lut_combout\ : std_logic;
SIGNAL \Equal22~0_combout\ : std_logic;
SIGNAL \day[2]~11_combout\ : std_logic;
SIGNAL \day[0]~_emulated_q\ : std_logic;
SIGNAL \day[0]~head_lut_combout\ : std_logic;
SIGNAL \Add8~1\ : std_logic;
SIGNAL \Add8~3\ : std_logic;
SIGNAL \Add8~4_combout\ : std_logic;
SIGNAL \day[2]~10_combout\ : std_logic;
SIGNAL \day[2]~data_lut_combout\ : std_logic;
SIGNAL \day[2]~_emulated_q\ : std_logic;
SIGNAL \day[2]~latch_combout\ : std_logic;
SIGNAL \day[2]~head_lut_combout\ : std_logic;
SIGNAL \Equal37~0_combout\ : std_logic;
SIGNAL \Add25~17_combout\ : std_logic;
SIGNAL \setmon[1]~latch_combout\ : std_logic;
SIGNAL \mon[0]~latch_combout\ : std_logic;
SIGNAL \Equal0~0_combout\ : std_logic;
SIGNAL \mon[3]~4_combout\ : std_logic;
SIGNAL \mon[0]~data_lut_combout\ : std_logic;
SIGNAL \mon[3]~5_combout\ : std_logic;
SIGNAL \mon[0]~_emulated_q\ : std_logic;
SIGNAL \mon[0]~head_lut_combout\ : std_logic;
SIGNAL \setmon[0]~latch_combout\ : std_logic;
SIGNAL \setmon[0]~data_lut_combout\ : std_logic;
SIGNAL \setmon[3]~4_combout\ : std_logic;
SIGNAL \setmon[0]~_emulated_q\ : std_logic;
SIGNAL \setmon[0]~head_lut_combout\ : std_logic;
SIGNAL \setmon[1]~data_lut_combout\ : std_logic;
SIGNAL \setmon[1]~_emulated_q\ : std_logic;
SIGNAL \setmon[1]~head_lut_combout\ : std_logic;
SIGNAL \setmon~5_combout\ : std_logic;
SIGNAL \setmon~7_combout\ : std_logic;
SIGNAL \setmon[3]~data_lut_combout\ : std_logic;
SIGNAL \setmon[3]~_emulated_q\ : std_logic;
SIGNAL \setmon[3]~latch_combout\ : std_logic;
SIGNAL \setmon[3]~head_lut_combout\ : std_logic;
SIGNAL \mon[3]~latch_combout\ : std_logic;
SIGNAL \Add9~1_combout\ : std_logic;
SIGNAL \mon[2]~data_lut_combout\ : std_logic;
SIGNAL \mon[2]~_emulated_q\ : std_logic;
SIGNAL \setmon~9_combout\ : std_logic;
SIGNAL \setmon~10_combout\ : std_logic;
SIGNAL \setmon[2]~latch_combout\ : std_logic;
SIGNAL \setmon[2]~data_lut_combout\ : std_logic;
SIGNAL \setmon[2]~_emulated_q\ : std_logic;
SIGNAL \setmon[2]~head_lut_combout\ : std_logic;
SIGNAL \mon[2]~latch_combout\ : std_logic;
SIGNAL \mon[2]~head_lut_combout\ : std_logic;
SIGNAL \Add9~0_combout\ : std_logic;
SIGNAL \mon[3]~data_lut_combout\ : std_logic;
SIGNAL \mon[3]~_emulated_q\ : std_logic;
SIGNAL \mon[3]~head_lut_combout\ : std_logic;
SIGNAL \comb~11_combout\ : std_logic;
SIGNAL \comb~12_combout\ : std_logic;
SIGNAL \Equal36~0_combout\ : std_logic;
SIGNAL \Equal36~1_combout\ : std_logic;
SIGNAL \Add25~18_combout\ : std_logic;
SIGNAL \setday[2]~data_lut_combout\ : std_logic;
SIGNAL \setday[4]~5_combout\ : std_logic;
SIGNAL \setday[2]~_emulated_q\ : std_logic;
SIGNAL \setday[2]~latch_combout\ : std_logic;
SIGNAL \setday[2]~head_lut_combout\ : std_logic;
SIGNAL \Add25~1\ : std_logic;
SIGNAL \Add25~4\ : std_logic;
SIGNAL \Add25~8\ : std_logic;
SIGNAL \Add25~9_combout\ : std_logic;
SIGNAL \Add25~15_combout\ : std_logic;
SIGNAL \Add24~1\ : std_logic;
SIGNAL \Add24~4\ : std_logic;
SIGNAL \Add24~6\ : std_logic;
SIGNAL \Add24~7_combout\ : std_logic;
SIGNAL \Add25~16_combout\ : std_logic;
SIGNAL \setday[3]~data_lut_combout\ : std_logic;
SIGNAL \setday[3]~_emulated_q\ : std_logic;
SIGNAL \setday[3]~head_lut_combout\ : std_logic;
SIGNAL \Add8~5\ : std_logic;
SIGNAL \Add8~6_combout\ : std_logic;
SIGNAL \day[3]~latch_combout\ : std_logic;
SIGNAL \day[3]~data_lut_combout\ : std_logic;
SIGNAL \day[3]~_emulated_q\ : std_logic;
SIGNAL \day[3]~head_lut_combout\ : std_logic;
SIGNAL \day[1]~latch_combout\ : std_logic;
SIGNAL \day[1]~head_lut_combout\ : std_logic;
SIGNAL \Equal23~0_combout\ : std_logic;
SIGNAL \Equal23~1_combout\ : std_logic;
SIGNAL \mon[3]~6_combout\ : std_logic;
SIGNAL \mon[1]~latch_combout\ : std_logic;
SIGNAL \mon[1]~data_lut_combout\ : std_logic;
SIGNAL \mon[1]~_emulated_q\ : std_logic;
SIGNAL \mon[1]~head_lut_combout\ : std_logic;
SIGNAL \comb~14_combout\ : std_logic;
SIGNAL \comb~13_combout\ : std_logic;
SIGNAL \Add25~3_combout\ : std_logic;
SIGNAL \Add25~5_combout\ : std_logic;
SIGNAL \Add24~3_combout\ : std_logic;
SIGNAL \Add25~6_combout\ : std_logic;
SIGNAL \setday[1]~data_lut_combout\ : std_logic;
SIGNAL \setday[1]~_emulated_q\ : std_logic;
SIGNAL \setday[1]~latch_combout\ : std_logic;
SIGNAL \setday[1]~head_lut_combout\ : std_logic;
SIGNAL \nday~1_combout\ : std_logic;
SIGNAL \process_2~2_combout\ : std_logic;
SIGNAL \process_2~2clkctrl_outclk\ : std_logic;
SIGNAL \nday~2_combout\ : std_logic;
SIGNAL \Mod8|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Mod8|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Mod8|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Mod8|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod8|auto_generated|divider|divider|StageOut[15]~1_combout\ : std_logic;
SIGNAL \Mod8|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod8|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod8|auto_generated|divider|divider|StageOut[18]~3_combout\ : std_logic;
SIGNAL \Mod8|auto_generated|divider|divider|StageOut[17]~5_combout\ : std_logic;
SIGNAL \Mod8|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod8|auto_generated|divider|divider|StageOut[16]~7_combout\ : std_logic;
SIGNAL \Mod8|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Mod8|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Mod8|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Mod8|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \Mod8|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod8|auto_generated|divider|divider|StageOut[21]~8_combout\ : std_logic;
SIGNAL \process_2~3_combout\ : std_logic;
SIGNAL \process_2~3clkctrl_outclk\ : std_logic;
SIGNAL \year[11]~latch_combout\ : std_logic;
SIGNAL \setyear[8]~latch_combout\ : std_logic;
SIGNAL \setyear[8]~data_lut_combout\ : std_logic;
SIGNAL \setyear[11]~12_combout\ : std_logic;
SIGNAL \setyear[8]~_emulated_q\ : std_logic;
SIGNAL \setyear[8]~head_lut_combout\ : std_logic;
SIGNAL \year[2]~latch_combout\ : std_logic;
SIGNAL \year[2]~data_lut_combout\ : std_logic;
SIGNAL \year[11]~18_combout\ : std_logic;
SIGNAL \Add16~0_combout\ : std_logic;
SIGNAL \Add17~0_combout\ : std_logic;
SIGNAL \setmin[0]~data_lut_combout\ : std_logic;
SIGNAL \setmin[5]~15_combout\ : std_logic;
SIGNAL \setmin[0]~_emulated_q\ : std_logic;
SIGNAL \setmin[0]~latch_combout\ : std_logic;
SIGNAL \setmin[0]~head_lut_combout\ : std_logic;
SIGNAL \Add6~0_combout\ : std_logic;
SIGNAL \min[0]~latch_combout\ : std_logic;
SIGNAL \min[0]~data_lut_combout\ : std_logic;
SIGNAL \min[5]~7_combout\ : std_logic;
SIGNAL \min[0]~_emulated_q\ : std_logic;
SIGNAL \min[0]~head_lut_combout\ : std_logic;
SIGNAL \Add17~1\ : std_logic;
SIGNAL \Add17~2_combout\ : std_logic;
SIGNAL \Add16~1\ : std_logic;
SIGNAL \Add16~2_combout\ : std_logic;
SIGNAL \setmin[1]~data_lut_combout\ : std_logic;
SIGNAL \setmin[1]~_emulated_q\ : std_logic;
SIGNAL \setmin[1]~latch_combout\ : std_logic;
SIGNAL \setmin[1]~head_lut_combout\ : std_logic;
SIGNAL \min[1]~latch_combout\ : std_logic;
SIGNAL \Add6~1\ : std_logic;
SIGNAL \Add6~2_combout\ : std_logic;
SIGNAL \min[1]~data_lut_combout\ : std_logic;
SIGNAL \min[1]~_emulated_q\ : std_logic;
SIGNAL \min[1]~head_lut_combout\ : std_logic;
SIGNAL \Add6~3\ : std_logic;
SIGNAL \Add6~4_combout\ : std_logic;
SIGNAL \setmin[2]~latch_combout\ : std_logic;
SIGNAL \Add16~3\ : std_logic;
SIGNAL \Add16~4_combout\ : std_logic;
SIGNAL \setmin[2]~data_lut_combout\ : std_logic;
SIGNAL \setmin[2]~_emulated_q\ : std_logic;
SIGNAL \setmin[2]~head_lut_combout\ : std_logic;
SIGNAL \min[2]~latch_combout\ : std_logic;
SIGNAL \min[2]~data_lut_combout\ : std_logic;
SIGNAL \min[2]~_emulated_q\ : std_logic;
SIGNAL \min[2]~head_lut_combout\ : std_logic;
SIGNAL \Equal21~0_combout\ : std_logic;
SIGNAL \Equal21~1_combout\ : std_logic;
SIGNAL \Add6~5\ : std_logic;
SIGNAL \Add6~7\ : std_logic;
SIGNAL \Add6~9\ : std_logic;
SIGNAL \Add6~10_combout\ : std_logic;
SIGNAL \min[5]~6_combout\ : std_logic;
SIGNAL \min[5]~data_lut_combout\ : std_logic;
SIGNAL \min[5]~_emulated_q\ : std_logic;
SIGNAL \min[5]~latch_combout\ : std_logic;
SIGNAL \min[5]~head_lut_combout\ : std_logic;
SIGNAL \setmin[5]~14_combout\ : std_logic;
SIGNAL \setmin[5]~latch_combout\ : std_logic;
SIGNAL \setmin[5]~data_lut_combout\ : std_logic;
SIGNAL \setmin[5]~_emulated_q\ : std_logic;
SIGNAL \setmin[5]~head_lut_combout\ : std_logic;
SIGNAL \Equal28~0_combout\ : std_logic;
SIGNAL \setmin~10_combout\ : std_logic;
SIGNAL \min[3]~latch_combout\ : std_logic;
SIGNAL \min[3]~data_lut_combout\ : std_logic;
SIGNAL \min[3]~_emulated_q\ : std_logic;
SIGNAL \min[3]~head_lut_combout\ : std_logic;
SIGNAL \setmin[3]~latch_combout\ : std_logic;
SIGNAL \setmin[3]~head_lut_combout\ : std_logic;
SIGNAL \Add16~5\ : std_logic;
SIGNAL \Add16~7\ : std_logic;
SIGNAL \Add16~8_combout\ : std_logic;
SIGNAL \setmin~13_combout\ : std_logic;
SIGNAL \Add17~3\ : std_logic;
SIGNAL \Add17~5\ : std_logic;
SIGNAL \Add17~7\ : std_logic;
SIGNAL \Add17~8_combout\ : std_logic;
SIGNAL \setmin[4]~data_lut_combout\ : std_logic;
SIGNAL \setmin[4]~_emulated_q\ : std_logic;
SIGNAL \setmin[4]~latch_combout\ : std_logic;
SIGNAL \setmin[4]~head_lut_combout\ : std_logic;
SIGNAL \Add6~8_combout\ : std_logic;
SIGNAL \min[4]~data_lut_combout\ : std_logic;
SIGNAL \min[4]~_emulated_q\ : std_logic;
SIGNAL \min[4]~latch_combout\ : std_logic;
SIGNAL \min[4]~head_lut_combout\ : std_logic;
SIGNAL \year[11]~14_combout\ : std_logic;
SIGNAL \year[11]~16_combout\ : std_logic;
SIGNAL \year[11]~17_combout\ : std_logic;
SIGNAL \year[2]~_emulated_q\ : std_logic;
SIGNAL \year[2]~head_lut_combout\ : std_logic;
SIGNAL \Add28~1_combout\ : std_logic;
SIGNAL \setyear[0]~data_lut_combout\ : std_logic;
SIGNAL \setyear[0]~_emulated_q\ : std_logic;
SIGNAL \setyear[0]~latch_combout\ : std_logic;
SIGNAL \setyear[0]~head_lut_combout\ : std_logic;
SIGNAL \Add28~2\ : std_logic;
SIGNAL \Add28~4\ : std_logic;
SIGNAL \Add28~5_combout\ : std_logic;
SIGNAL \setyear[2]~data_lut_combout\ : std_logic;
SIGNAL \setyear[2]~_emulated_q\ : std_logic;
SIGNAL \setyear[2]~latch_combout\ : std_logic;
SIGNAL \setyear[2]~head_lut_combout\ : std_logic;
SIGNAL \Add28~6\ : std_logic;
SIGNAL \Add28~8\ : std_logic;
SIGNAL \Add28~10\ : std_logic;
SIGNAL \Add28~12\ : std_logic;
SIGNAL \Add28~14\ : std_logic;
SIGNAL \Add28~16\ : std_logic;
SIGNAL \Add28~18\ : std_logic;
SIGNAL \Add28~20\ : std_logic;
SIGNAL \Add28~21_combout\ : std_logic;
SIGNAL \setyear[10]~latch_combout\ : std_logic;
SIGNAL \setyear[10]~data_lut_combout\ : std_logic;
SIGNAL \setyear[10]~_emulated_q\ : std_logic;
SIGNAL \setyear[10]~head_lut_combout\ : std_logic;
SIGNAL \year[10]~latch_combout\ : std_logic;
SIGNAL \year[10]~data_lut_combout\ : std_logic;
SIGNAL \year[10]~_emulated_q\ : std_logic;
SIGNAL \year[10]~head_lut_combout\ : std_logic;
SIGNAL \year[8]~latch_combout\ : std_logic;
SIGNAL \year[0]~latch_combout\ : std_logic;
SIGNAL \year[0]~data_lut_combout\ : std_logic;
SIGNAL \year[0]~_emulated_q\ : std_logic;
SIGNAL \year[0]~head_lut_combout\ : std_logic;
SIGNAL \Add10~1\ : std_logic;
SIGNAL \Add10~3\ : std_logic;
SIGNAL \Add10~5\ : std_logic;
SIGNAL \Add10~7\ : std_logic;
SIGNAL \Add10~9\ : std_logic;
SIGNAL \Add10~11\ : std_logic;
SIGNAL \Add10~13\ : std_logic;
SIGNAL \Add10~15\ : std_logic;
SIGNAL \Add10~16_combout\ : std_logic;
SIGNAL \year[8]~data_lut_combout\ : std_logic;
SIGNAL \year[8]~_emulated_q\ : std_logic;
SIGNAL \year[8]~head_lut_combout\ : std_logic;
SIGNAL \Add10~17\ : std_logic;
SIGNAL \Add10~18_combout\ : std_logic;
SIGNAL \year[9]~data_lut_combout\ : std_logic;
SIGNAL \year[9]~_emulated_q\ : std_logic;
SIGNAL \setyear[9]~latch_combout\ : std_logic;
SIGNAL \Add28~19_combout\ : std_logic;
SIGNAL \setyear[9]~data_lut_combout\ : std_logic;
SIGNAL \setyear[9]~_emulated_q\ : std_logic;
SIGNAL \setyear[9]~head_lut_combout\ : std_logic;
SIGNAL \year[9]~latch_combout\ : std_logic;
SIGNAL \year[9]~head_lut_combout\ : std_logic;
SIGNAL \Add10~19\ : std_logic;
SIGNAL \Add10~21\ : std_logic;
SIGNAL \Add10~22_combout\ : std_logic;
SIGNAL \year[11]~data_lut_combout\ : std_logic;
SIGNAL \year[11]~_emulated_q\ : std_logic;
SIGNAL \year[11]~head_lut_combout\ : std_logic;
SIGNAL \Add28~22\ : std_logic;
SIGNAL \Add28~23_combout\ : std_logic;
SIGNAL \setyear[11]~latch_combout\ : std_logic;
SIGNAL \setyear[11]~data_lut_combout\ : std_logic;
SIGNAL \setyear[11]~_emulated_q\ : std_logic;
SIGNAL \setyear[11]~head_lut_combout\ : std_logic;
SIGNAL \nyear~1_combout\ : std_logic;
SIGNAL \nyear~2_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|add_sub_9_result_int[3]~1\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|add_sub_9_result_int[4]~3\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|add_sub_9_result_int[5]~5\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|add_sub_9_result_int[6]~7\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|add_sub_9_result_int[7]~9\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|add_sub_9_result_int[8]~11\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|add_sub_9_result_int[9]~13\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|StageOut[117]~95_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|StageOut[116]~97_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|StageOut[115]~99_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|StageOut[114]~101_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|StageOut[113]~103_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|StageOut[112]~105_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|StageOut[111]~107_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|StageOut[110]~108_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|add_sub_10_result_int[3]~1\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|add_sub_10_result_int[4]~3\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|add_sub_10_result_int[5]~5\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|add_sub_10_result_int[6]~7\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|add_sub_10_result_int[7]~9\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|add_sub_10_result_int[8]~11\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|add_sub_10_result_int[9]~13\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|add_sub_10_result_int[10]~15\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|StageOut[130]~150_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|StageOut[129]~151_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|StageOut[128]~112_combout\ : std_logic;
SIGNAL \nyear~4_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|StageOut[127]~153_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|StageOut[126]~154_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|StageOut[125]~115_combout\ : std_logic;
SIGNAL \Add10~10_combout\ : std_logic;
SIGNAL \year[5]~data_lut_combout\ : std_logic;
SIGNAL \year[5]~_emulated_q\ : std_logic;
SIGNAL \year[5]~latch_combout\ : std_logic;
SIGNAL \year[5]~head_lut_combout\ : std_logic;
SIGNAL \setyear[5]~latch_combout\ : std_logic;
SIGNAL \Add28~11_combout\ : std_logic;
SIGNAL \setyear[5]~data_lut_combout\ : std_logic;
SIGNAL \setyear[5]~_emulated_q\ : std_logic;
SIGNAL \setyear[5]~head_lut_combout\ : std_logic;
SIGNAL \nyear~7_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|StageOut[124]~156_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|StageOut[123]~117_combout\ : std_logic;
SIGNAL \setyear[3]~latch_combout\ : std_logic;
SIGNAL \setyear[3]~data_lut_combout\ : std_logic;
SIGNAL \setyear[3]~_emulated_q\ : std_logic;
SIGNAL \setyear[3]~head_lut_combout\ : std_logic;
SIGNAL \year[3]~latch_combout\ : std_logic;
SIGNAL \year[3]~data_lut_combout\ : std_logic;
SIGNAL \year[3]~_emulated_q\ : std_logic;
SIGNAL \year[3]~head_lut_combout\ : std_logic;
SIGNAL \nyear~9_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|StageOut[109]~120_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|StageOut[109]~121_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|StageOut[122]~122_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|add_sub_11_result_int[3]~1\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|add_sub_11_result_int[4]~3\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|add_sub_11_result_int[5]~5\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|add_sub_11_result_int[6]~7\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|add_sub_11_result_int[7]~9\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|add_sub_11_result_int[8]~11\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|add_sub_11_result_int[9]~13\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|add_sub_11_result_int[10]~15\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|add_sub_11_result_int[11]~17\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|StageOut[143]~143_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|StageOut[143]~123_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|StageOut[142]~144_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|StageOut[141]~125_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|StageOut[140]~126_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|StageOut[139]~127_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[78]~175_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[77]~176_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[76]~120_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[75]~121_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[74]~122_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|StageOut[125]~155_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|StageOut[138]~148_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[73]~180_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[91]~181_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[91]~124_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[90]~182_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[89]~126_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[75]~178_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[88]~184_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[87]~128_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[86]~129_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|StageOut[137]~149_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[72]~187_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|StageOut[137]~129_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[85]~189_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_8_result_int[8]~13\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[104]~190_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[103]~191_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[102]~132_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[101]~133_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|StageOut[139]~147_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[74]~179_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[87]~185_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[100]~194_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[99]~135_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[98]~136_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|StageOut[136]~157_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|StageOut[136]~130_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_7_result_int[0]~14_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[84]~196_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[97]~197_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_9_result_int[9]~15\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[117]~140_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[116]~199_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[115]~142_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[101]~193_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[114]~201_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[113]~202_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[112]~145_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[111]~204_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[84]~138_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[110]~205_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|StageOut[135]~158_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|StageOut[135]~131_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[96]~148_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[96]~206_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[109]~149_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_10_result_int[8]~13\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_10_result_int[9]~15\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_10_result_int[10]~17\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[130]~150_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[129]~151_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[128]~152_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[127]~153_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[126]~154_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[125]~155_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[124]~214_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[123]~215_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[109]~207_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[122]~216_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|StageOut[108]~134_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|StageOut[108]~133_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|StageOut[121]~135_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|StageOut[121]~132_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|add_sub_11_result_int[2]~20_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|StageOut[134]~159_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[108]~217_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[121]~218_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_11_result_int[4]~5\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_11_result_int[8]~13\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_11_result_int[9]~15\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_11_result_int[10]~17\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_11_result_int[11]~19\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ : std_logic;
SIGNAL \Add10~2_combout\ : std_logic;
SIGNAL \year[1]~data_lut_combout\ : std_logic;
SIGNAL \year[1]~_emulated_q\ : std_logic;
SIGNAL \setyear[1]~latch_combout\ : std_logic;
SIGNAL \Add28~3_combout\ : std_logic;
SIGNAL \setyear[1]~data_lut_combout\ : std_logic;
SIGNAL \setyear[1]~_emulated_q\ : std_logic;
SIGNAL \setyear[1]~head_lut_combout\ : std_logic;
SIGNAL \year[1]~latch_combout\ : std_logic;
SIGNAL \year[1]~head_lut_combout\ : std_logic;
SIGNAL \nyear~11_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|StageOut[133]~139_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|StageOut[120]~140_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|StageOut[120]~141_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|StageOut[133]~142_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[120]~173_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[120]~230_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_11_result_int[1]~24_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[130]~208_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[143]~219_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[143]~163_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[142]~164_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[128]~210_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[141]~221_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[39]~184_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[129]~209_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[142]~220_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[38]~185_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[37]~186_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[127]~211_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[140]~222_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[140]~166_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[36]~123_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[52]~188_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[51]~125_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[50]~126_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[36]~187_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[49]~191_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[139]~223_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[48]~192_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[65]~193_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[51]~189_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[64]~194_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[63]~131_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[62]~132_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[61]~133_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[138]~168_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|StageOut[138]~128_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[86]~186_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[99]~195_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[112]~203_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[125]~213_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[138]~224_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[60]~134_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[78]~135_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[77]~200_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[76]~137_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[62]~196_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[75]~202_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[74]~139_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[73]~204_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[137]~225_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[72]~205_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[91]~206_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[90]~143_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[89]~208_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[88]~209_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[139]~167_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[61]~197_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[74]~203_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[87]~210_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[86]~211_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[85]~148_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[136]~226_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[84]~213_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[104]~214_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[90]~207_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[103]~215_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[102]~216_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[101]~153_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[100]~154_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[99]~219_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[98]~156_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[136]~170_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[97]~221_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[135]~227_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[135]~171_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[96]~158_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[117]~223_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[116]~224_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[115]~161_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[114]~162_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[113]~227_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[112]~228_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[111]~165_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[110]~166_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[96]~222_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[109]~231_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|StageOut[134]~136_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[108]~159_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[134]~228_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[134]~172_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[108]~168_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[120]~243_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[130]~169_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[129]~170_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[115]~225_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[128]~235_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[101]~217_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[114]~226_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[127]~236_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[126]~237_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[125]~174_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[124]~175_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[123]~240_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[122]~177_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[121]~178_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_11_result_int[1]~3\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_11_result_int[2]~5\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_11_result_int[3]~7\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_11_result_int[4]~9_cout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_11_result_int[5]~11_cout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_11_result_int[6]~13_cout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_11_result_int[7]~15_cout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_11_result_int[8]~17_cout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_11_result_int[9]~19_cout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_11_result_int[10]~21_cout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_11_result_int[11]~23_cout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[133]~181_combout\ : std_logic;
SIGNAL \nms~2_combout\ : std_logic;
SIGNAL \process_2~4_combout\ : std_logic;
SIGNAL \process_2~4clkctrl_outclk\ : std_logic;
SIGNAL \nms~4_combout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|StageOut[24]~38_combout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|StageOut[23]~40_combout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|StageOut[22]~42_combout\ : std_logic;
SIGNAL \nms~5_combout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|StageOut[21]~44_combout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|StageOut[32]~67_combout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|StageOut[31]~47_combout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|StageOut[30]~69_combout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|StageOut[29]~50_combout\ : std_logic;
SIGNAL \nms~6_combout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|StageOut[28]~52_combout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|StageOut[35]~53_combout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|StageOut[40]~55_combout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|StageOut[39]~56_combout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|StageOut[38]~66_combout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|StageOut[37]~70_combout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|StageOut[36]~59_combout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|StageOut[43]~61_combout\ : std_logic;
SIGNAL \process_2~5_combout\ : std_logic;
SIGNAL \nmin~4_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[21]~25_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[20]~27_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[19]~29_combout\ : std_logic;
SIGNAL \nmin~2_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[18]~31_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[28]~34_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[27]~35_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[26]~44_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[25]~37_combout\ : std_logic;
SIGNAL \nmin~1_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[24]~33_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[31]~39_combout\ : std_logic;
SIGNAL \Equal44~0_combout\ : std_logic;
SIGNAL \nFND4[2]~4_combout\ : std_logic;
SIGNAL \nFND4[2]~3_combout\ : std_logic;
SIGNAL \LessThan0~0_combout\ : std_logic;
SIGNAL \nFND4[2]~5_combout\ : std_logic;
SIGNAL \sethor[3]~latch_combout\ : std_logic;
SIGNAL \Add18~5\ : std_logic;
SIGNAL \Add18~6_combout\ : std_logic;
SIGNAL \Equal30~0_combout\ : std_logic;
SIGNAL \sethor~10_combout\ : std_logic;
SIGNAL \sethor[3]~data_lut_combout\ : std_logic;
SIGNAL \sethor[3]~_emulated_q\ : std_logic;
SIGNAL \sethor[3]~head_lut_combout\ : std_logic;
SIGNAL \nhor~4_combout\ : std_logic;
SIGNAL \Add30~1\ : std_logic;
SIGNAL \Add30~3\ : std_logic;
SIGNAL \Add30~4_combout\ : std_logic;
SIGNAL \Add31~1\ : std_logic;
SIGNAL \Add31~3\ : std_logic;
SIGNAL \Add31~4_combout\ : std_logic;
SIGNAL \Add30~12_combout\ : std_logic;
SIGNAL \alhor[4]~10_combout\ : std_logic;
SIGNAL \Add30~2_combout\ : std_logic;
SIGNAL \Add30~11_combout\ : std_logic;
SIGNAL \alhor[0]~4_combout\ : std_logic;
SIGNAL \alhor[0]~5_combout\ : std_logic;
SIGNAL \Add30~5\ : std_logic;
SIGNAL \Add30~6_combout\ : std_logic;
SIGNAL \alhor~9_combout\ : std_logic;
SIGNAL \nFND4[2]~9_combout\ : std_logic;
SIGNAL \Add31~0_combout\ : std_logic;
SIGNAL \Add30~10_combout\ : std_logic;
SIGNAL \nFND4[2]~7_combout\ : std_logic;
SIGNAL \nFND4[2]~8_combout\ : std_logic;
SIGNAL \nFND4[2]~13_combout\ : std_logic;
SIGNAL \hor2[0]~4_combout\ : std_logic;
SIGNAL \hor2[0]~4clkctrl_outclk\ : std_logic;
SIGNAL \nFND1[1]~30_combout\ : std_logic;
SIGNAL \nFND1[1]~31_combout\ : std_logic;
SIGNAL \nFND1[1]~10_combout\ : std_logic;
SIGNAL \nFND1[1]~13_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[26]~36_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[33]~41_combout\ : std_logic;
SIGNAL \nFND1[3]~28_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[122]~241_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[135]~183_combout\ : std_logic;
SIGNAL \nFND1[3]~29_combout\ : std_logic;
SIGNAL \Mod23|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod23|auto_generated|divider|divider|StageOut[45]~45_combout\ : std_logic;
SIGNAL \lapmin2[5]~0_combout\ : std_logic;
SIGNAL \lapmin2[3]~feeder_combout\ : std_logic;
SIGNAL \Mod25|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Mod25|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Mod25|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod25|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Mod25|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \Mod25|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod25|auto_generated|divider|divider|StageOut[31]~28_combout\ : std_logic;
SIGNAL \Mod25|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod25|auto_generated|divider|divider|StageOut[30]~30_combout\ : std_logic;
SIGNAL \Mod25|auto_generated|divider|divider|StageOut[29]~31_combout\ : std_logic;
SIGNAL \Mod25|auto_generated|divider|divider|StageOut[28]~33_combout\ : std_logic;
SIGNAL \Mod25|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Mod25|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Mod25|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Mod25|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \Mod25|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \Mod25|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod25|auto_generated|divider|divider|StageOut[37]~40_combout\ : std_logic;
SIGNAL \Mod25|auto_generated|divider|divider|StageOut[36]~41_combout\ : std_logic;
SIGNAL \lapmin2[1]~feeder_combout\ : std_logic;
SIGNAL \Mod25|auto_generated|divider|divider|StageOut[35]~36_combout\ : std_logic;
SIGNAL \Mod25|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Mod25|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Mod25|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod25|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod25|auto_generated|divider|divider|StageOut[40]~46_combout\ : std_logic;
SIGNAL \Mod25|auto_generated|divider|divider|StageOut[39]~47_combout\ : std_logic;
SIGNAL \Mod25|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod25|auto_generated|divider|divider|StageOut[38]~39_combout\ : std_logic;
SIGNAL \Mod25|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Mod25|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \Mod25|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod25|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\ : std_logic;
SIGNAL \Mod25|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod25|auto_generated|divider|divider|StageOut[45]~45_combout\ : std_logic;
SIGNAL \laphor22[0]~0_combout\ : std_logic;
SIGNAL \laphor22[0]~0clkctrl_outclk\ : std_logic;
SIGNAL \nFND1[3]~23_combout\ : std_logic;
SIGNAL \nFND1[3]~27_combout\ : std_logic;
SIGNAL \lapmin1[0]~feeder_combout\ : std_logic;
SIGNAL \lapmin2[0]~feeder_combout\ : std_logic;
SIGNAL \nFND1[0]~0_combout\ : std_logic;
SIGNAL \nFND1[0]~1_combout\ : std_logic;
SIGNAL \nFND4[2]~1_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[132]~161_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|StageOut[132]~137_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|add_sub_11_result_int[0]~22_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[132]~162_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[132]~180_combout\ : std_logic;
SIGNAL \ALRAM~input_o\ : std_logic;
SIGNAL \Add30~7\ : std_logic;
SIGNAL \Add30~8_combout\ : std_logic;
SIGNAL \Add31~5\ : std_logic;
SIGNAL \Add31~7\ : std_logic;
SIGNAL \Add31~8_combout\ : std_logic;
SIGNAL \alhor~6_combout\ : std_logic;
SIGNAL \nFND4[2]~6_combout\ : std_logic;
SIGNAL \nFND4[2]~10_combout\ : std_logic;
SIGNAL \nFND4[2]~11_combout\ : std_logic;
SIGNAL \nFND1[0]~2_combout\ : std_logic;
SIGNAL \nFND1[0]~3_combout\ : std_logic;
SIGNAL \nFND1[0]~4_combout\ : std_logic;
SIGNAL \nFND1[0]~7_combout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|StageOut[44]~62_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[25]~38_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[32]~40_combout\ : std_logic;
SIGNAL \nFND1[2]~16_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[108]~232_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[121]~242_combout\ : std_logic;
SIGNAL \Mod12|auto_generated|divider|divider|StageOut[134]~182_combout\ : std_logic;
SIGNAL \nFND1[2]~17_combout\ : std_logic;
SIGNAL \Mod13|auto_generated|divider|divider|StageOut[25]~38_combout\ : std_logic;
SIGNAL \Mod13|auto_generated|divider|divider|StageOut[32]~40_combout\ : std_logic;
SIGNAL \nFND1[2]~18_combout\ : std_logic;
SIGNAL \process_2~0_combout\ : std_logic;
SIGNAL \lapsec32[0]~4_combout\ : std_logic;
SIGNAL \lapsec32[0]~4clkctrl_outclk\ : std_logic;
SIGNAL \Add1~5\ : std_logic;
SIGNAL \Add1~7\ : std_logic;
SIGNAL \Add1~8_combout\ : std_logic;
SIGNAL \Add1~9\ : std_logic;
SIGNAL \Add1~11\ : std_logic;
SIGNAL \Add1~12_combout\ : std_logic;
SIGNAL \stms~0_combout\ : std_logic;
SIGNAL \Add1~10_combout\ : std_logic;
SIGNAL \stms~1_combout\ : std_logic;
SIGNAL \Mod19|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Mod19|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Mod19|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod19|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Mod19|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod19|auto_generated|divider|divider|StageOut[24]~39_combout\ : std_logic;
SIGNAL \Mod19|auto_generated|divider|divider|StageOut[23]~40_combout\ : std_logic;
SIGNAL \Mod19|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod19|auto_generated|divider|divider|StageOut[22]~43_combout\ : std_logic;
SIGNAL \Add1~6_combout\ : std_logic;
SIGNAL \Mod19|auto_generated|divider|divider|StageOut[21]~45_combout\ : std_logic;
SIGNAL \Mod19|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Mod19|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Mod19|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Mod19|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \Mod19|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod19|auto_generated|divider|divider|StageOut[32]~67_combout\ : std_logic;
SIGNAL \Mod19|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod19|auto_generated|divider|divider|StageOut[31]~47_combout\ : std_logic;
SIGNAL \Mod19|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod19|auto_generated|divider|divider|StageOut[30]~48_combout\ : std_logic;
SIGNAL \Mod19|auto_generated|divider|divider|StageOut[29]~49_combout\ : std_logic;
SIGNAL \Mod19|auto_generated|divider|divider|StageOut[28]~52_combout\ : std_logic;
SIGNAL \Mod19|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Mod19|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Mod19|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Mod19|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \Mod19|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \Mod19|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod19|auto_generated|divider|divider|StageOut[36]~59_combout\ : std_logic;
SIGNAL \Mod19|auto_generated|divider|divider|StageOut[35]~54_combout\ : std_logic;
SIGNAL \Mod19|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Mod19|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod19|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod19|auto_generated|divider|divider|StageOut[36]~60_combout\ : std_logic;
SIGNAL \Mod19|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod19|auto_generated|divider|divider|StageOut[40]~64_combout\ : std_logic;
SIGNAL \Mod19|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod19|auto_generated|divider|divider|StageOut[39]~56_combout\ : std_logic;
SIGNAL \Mod19|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod19|auto_generated|divider|divider|StageOut[38]~57_combout\ : std_logic;
SIGNAL \Mod19|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod19|auto_generated|divider|divider|StageOut[37]~58_combout\ : std_logic;
SIGNAL \Mod19|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Mod19|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Mod19|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \Mod19|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod19|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\ : std_logic;
SIGNAL \Mod19|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod19|auto_generated|divider|divider|StageOut[44]~62_combout\ : std_logic;
SIGNAL \lapms1[6]~feeder_combout\ : std_logic;
SIGNAL \Mod15|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Mod15|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Mod15|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod15|auto_generated|divider|divider|StageOut[24]~39_combout\ : std_logic;
SIGNAL \Mod15|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Mod15|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod15|auto_generated|divider|divider|StageOut[23]~41_combout\ : std_logic;
SIGNAL \Mod15|auto_generated|divider|divider|StageOut[22]~42_combout\ : std_logic;
SIGNAL \Mod15|auto_generated|divider|divider|StageOut[21]~45_combout\ : std_logic;
SIGNAL \Mod15|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Mod15|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Mod15|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Mod15|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod15|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \Mod15|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod15|auto_generated|divider|divider|StageOut[32]~46_combout\ : std_logic;
SIGNAL \lapms1[5]~feeder_combout\ : std_logic;
SIGNAL \Mod15|auto_generated|divider|divider|StageOut[31]~68_combout\ : std_logic;
SIGNAL \Mod15|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod15|auto_generated|divider|divider|StageOut[30]~69_combout\ : std_logic;
SIGNAL \Mod15|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod15|auto_generated|divider|divider|StageOut[29]~50_combout\ : std_logic;
SIGNAL \Mod15|auto_generated|divider|divider|StageOut[28]~51_combout\ : std_logic;
SIGNAL \Mod15|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Mod15|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Mod15|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Mod15|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \Mod15|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \Mod15|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod15|auto_generated|divider|divider|StageOut[36]~59_combout\ : std_logic;
SIGNAL \lapms1[1]~feeder_combout\ : std_logic;
SIGNAL \Mod15|auto_generated|divider|divider|StageOut[35]~54_combout\ : std_logic;
SIGNAL \Mod15|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Mod15|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod15|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod15|auto_generated|divider|divider|StageOut[36]~60_combout\ : std_logic;
SIGNAL \Mod15|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod15|auto_generated|divider|divider|StageOut[40]~55_combout\ : std_logic;
SIGNAL \Mod15|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod15|auto_generated|divider|divider|StageOut[39]~56_combout\ : std_logic;
SIGNAL \Mod15|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod15|auto_generated|divider|divider|StageOut[38]~66_combout\ : std_logic;
SIGNAL \Mod15|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod15|auto_generated|divider|divider|StageOut[37]~58_combout\ : std_logic;
SIGNAL \Mod15|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Mod15|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Mod15|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \Mod15|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod15|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\ : std_logic;
SIGNAL \Mod15|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod15|auto_generated|divider|divider|StageOut[44]~62_combout\ : std_logic;
SIGNAL \lapsec12[0]~0_combout\ : std_logic;
SIGNAL \lapsec12[0]~0clkctrl_outclk\ : std_logic;
SIGNAL \lapsec22[0]~0_combout\ : std_logic;
SIGNAL \lapsec22[0]~0clkctrl_outclk\ : std_logic;
SIGNAL \lapms2[6]~feeder_combout\ : std_logic;
SIGNAL \lapms2[5]~feeder_combout\ : std_logic;
SIGNAL \lapms2[4]~feeder_combout\ : std_logic;
SIGNAL \Mod17|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Mod17|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Mod17|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Mod17|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod17|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod17|auto_generated|divider|divider|StageOut[24]~39_combout\ : std_logic;
SIGNAL \Mod17|auto_generated|divider|divider|StageOut[23]~40_combout\ : std_logic;
SIGNAL \Mod17|auto_generated|divider|divider|StageOut[22]~42_combout\ : std_logic;
SIGNAL \Mod17|auto_generated|divider|divider|StageOut[21]~44_combout\ : std_logic;
SIGNAL \Mod17|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Mod17|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Mod17|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Mod17|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \Mod17|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod17|auto_generated|divider|divider|StageOut[32]~67_combout\ : std_logic;
SIGNAL \Mod17|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod17|auto_generated|divider|divider|StageOut[31]~47_combout\ : std_logic;
SIGNAL \Mod17|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod17|auto_generated|divider|divider|StageOut[30]~48_combout\ : std_logic;
SIGNAL \Mod17|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod17|auto_generated|divider|divider|StageOut[29]~50_combout\ : std_logic;
SIGNAL \Mod17|auto_generated|divider|divider|StageOut[28]~52_combout\ : std_logic;
SIGNAL \Mod17|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Mod17|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Mod17|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Mod17|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \Mod17|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \Mod17|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod17|auto_generated|divider|divider|StageOut[36]~59_combout\ : std_logic;
SIGNAL \Mod17|auto_generated|divider|divider|StageOut[35]~53_combout\ : std_logic;
SIGNAL \Mod17|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Mod17|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod17|auto_generated|divider|divider|StageOut[40]~64_combout\ : std_logic;
SIGNAL \Mod17|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod17|auto_generated|divider|divider|StageOut[39]~56_combout\ : std_logic;
SIGNAL \Mod17|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod17|auto_generated|divider|divider|StageOut[38]~57_combout\ : std_logic;
SIGNAL \Mod17|auto_generated|divider|divider|StageOut[37]~70_combout\ : std_logic;
SIGNAL \Mod17|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Mod17|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Mod17|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \Mod17|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod17|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\ : std_logic;
SIGNAL \Mod17|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod17|auto_generated|divider|divider|StageOut[44]~62_combout\ : std_logic;
SIGNAL \stsec2[0]~5_combout\ : std_logic;
SIGNAL \stsec2[0]~5clkctrl_outclk\ : std_logic;
SIGNAL \Mod21|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Mod21|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Mod21|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Mod21|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod21|auto_generated|divider|divider|StageOut[24]~38_combout\ : std_logic;
SIGNAL \Mod21|auto_generated|divider|divider|StageOut[23]~40_combout\ : std_logic;
SIGNAL \Mod21|auto_generated|divider|divider|StageOut[22]~42_combout\ : std_logic;
SIGNAL \Mod21|auto_generated|divider|divider|StageOut[21]~45_combout\ : std_logic;
SIGNAL \Mod21|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Mod21|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Mod21|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Mod21|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \Mod21|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod21|auto_generated|divider|divider|StageOut[28]~51_combout\ : std_logic;
SIGNAL \Mod21|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod21|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod21|auto_generated|divider|divider|StageOut[32]~46_combout\ : std_logic;
SIGNAL \Mod21|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod21|auto_generated|divider|divider|StageOut[31]~47_combout\ : std_logic;
SIGNAL \Mod21|auto_generated|divider|divider|StageOut[30]~48_combout\ : std_logic;
SIGNAL \Mod21|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod21|auto_generated|divider|divider|StageOut[29]~50_combout\ : std_logic;
SIGNAL \Mod21|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Mod21|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Mod21|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Mod21|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \Mod21|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \Mod21|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod21|auto_generated|divider|divider|StageOut[36]~60_combout\ : std_logic;
SIGNAL \Mod21|auto_generated|divider|divider|StageOut[35]~53_combout\ : std_logic;
SIGNAL \Mod21|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Mod21|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod21|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod21|auto_generated|divider|divider|StageOut[40]~55_combout\ : std_logic;
SIGNAL \Mod21|auto_generated|divider|divider|StageOut[31]~68_combout\ : std_logic;
SIGNAL \Mod21|auto_generated|divider|divider|StageOut[39]~65_combout\ : std_logic;
SIGNAL \Mod21|auto_generated|divider|divider|StageOut[38]~57_combout\ : std_logic;
SIGNAL \Mod21|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod21|auto_generated|divider|divider|StageOut[37]~58_combout\ : std_logic;
SIGNAL \Mod21|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Mod21|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Mod21|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \Mod21|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod21|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\ : std_logic;
SIGNAL \Mod21|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod21|auto_generated|divider|divider|StageOut[44]~62_combout\ : std_logic;
SIGNAL \nFND1[2]~19_combout\ : std_logic;
SIGNAL \nFND1[2]~20_combout\ : std_logic;
SIGNAL \nFND1[2]~21_combout\ : std_logic;
SIGNAL \Mux6~0_combout\ : std_logic;
SIGNAL \Mux5~0_combout\ : std_logic;
SIGNAL \Mux4~0_combout\ : std_logic;
SIGNAL \Mux3~0_combout\ : std_logic;
SIGNAL \Mux2~0_combout\ : std_logic;
SIGNAL \Mux1~0_combout\ : std_logic;
SIGNAL \Mux0~0_combout\ : std_logic;
SIGNAL \Mod11|auto_generated|divider|divider|StageOut[141]~165_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[18]~64_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[17]~65_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[16]~98_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[15]~67_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[20]~103_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[23]~100_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[22]~101_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[15]~99_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[21]~102_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[26]~74_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[25]~107_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[26]~106_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[28]~72_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[27]~105_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[32]~109_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[33]~108_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[32]~77_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[31]~110_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[30]~111_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[38]~112_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[37]~113_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[36]~82_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[35]~83_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \nFND2[3]~23_combout\ : std_logic;
SIGNAL \nFND2[3]~24_combout\ : std_logic;
SIGNAL \Div16|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Div16|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Div16|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Div16|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div18|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Div18|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Div18|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Div18|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \nFND2[3]~25_combout\ : std_logic;
SIGNAL \nFND2[3]~26_combout\ : std_logic;
SIGNAL \nFND2[3]~27_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|StageOut[18]~26_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|StageOut[17]~29_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|StageOut[16]~31_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|StageOut[15]~32_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|StageOut[23]~47_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|StageOut[22]~48_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|StageOut[21]~37_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|StageOut[20]~39_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div16|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div16|auto_generated|divider|divider|StageOut[18]~27_combout\ : std_logic;
SIGNAL \Div16|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div16|auto_generated|divider|divider|StageOut[17]~29_combout\ : std_logic;
SIGNAL \Div16|auto_generated|divider|divider|StageOut[16]~30_combout\ : std_logic;
SIGNAL \Div16|auto_generated|divider|divider|StageOut[15]~32_combout\ : std_logic;
SIGNAL \Div16|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Div16|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Div16|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Div16|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div16|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div16|auto_generated|divider|divider|StageOut[23]~47_combout\ : std_logic;
SIGNAL \Div16|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div16|auto_generated|divider|divider|StageOut[22]~35_combout\ : std_logic;
SIGNAL \Div16|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div16|auto_generated|divider|divider|StageOut[21]~37_combout\ : std_logic;
SIGNAL \Div16|auto_generated|divider|divider|StageOut[20]~38_combout\ : std_logic;
SIGNAL \Div16|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Div16|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Div16|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Div16|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div16|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div18|auto_generated|divider|divider|StageOut[17]~28_combout\ : std_logic;
SIGNAL \Div18|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div18|auto_generated|divider|divider|StageOut[16]~31_combout\ : std_logic;
SIGNAL \Div18|auto_generated|divider|divider|StageOut[15]~33_combout\ : std_logic;
SIGNAL \Div18|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Div18|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Div18|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div18|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div18|auto_generated|divider|divider|StageOut[18]~27_combout\ : std_logic;
SIGNAL \Div18|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Div18|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div18|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div18|auto_generated|divider|divider|StageOut[23]~34_combout\ : std_logic;
SIGNAL \Div18|auto_generated|divider|divider|StageOut[22]~48_combout\ : std_logic;
SIGNAL \Div18|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div18|auto_generated|divider|divider|StageOut[21]~37_combout\ : std_logic;
SIGNAL \Div18|auto_generated|divider|divider|StageOut[20]~39_combout\ : std_logic;
SIGNAL \Div18|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Div18|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Div18|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Div18|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div18|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div14|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Div14|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Div14|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Div14|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div14|auto_generated|divider|divider|StageOut[17]~28_combout\ : std_logic;
SIGNAL \Div14|auto_generated|divider|divider|StageOut[16]~30_combout\ : std_logic;
SIGNAL \Div14|auto_generated|divider|divider|StageOut[15]~33_combout\ : std_logic;
SIGNAL \Div14|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Div14|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Div14|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div14|auto_generated|divider|divider|StageOut[18]~26_combout\ : std_logic;
SIGNAL \Div14|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Div14|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div14|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div14|auto_generated|divider|divider|StageOut[23]~34_combout\ : std_logic;
SIGNAL \Div14|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div14|auto_generated|divider|divider|StageOut[22]~48_combout\ : std_logic;
SIGNAL \Div14|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div14|auto_generated|divider|divider|StageOut[21]~37_combout\ : std_logic;
SIGNAL \Div14|auto_generated|divider|divider|StageOut[20]~38_combout\ : std_logic;
SIGNAL \Div14|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Div14|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Div14|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Div14|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div14|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \nFND2[1]~11_combout\ : std_logic;
SIGNAL \nFND2[1]~12_combout\ : std_logic;
SIGNAL \Div24|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Div24|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Div24|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Div24|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div24|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div24|auto_generated|divider|divider|StageOut[23]~16_combout\ : std_logic;
SIGNAL \Div24|auto_generated|divider|divider|StageOut[22]~18_combout\ : std_logic;
SIGNAL \Div24|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div24|auto_generated|divider|divider|StageOut[21]~21_combout\ : std_logic;
SIGNAL \Div24|auto_generated|divider|divider|StageOut[20]~22_combout\ : std_logic;
SIGNAL \Div24|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Div24|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Div24|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Div24|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div24|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div26|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Div26|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Div26|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Div26|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div26|auto_generated|divider|divider|StageOut[18]~16_combout\ : std_logic;
SIGNAL \Div26|auto_generated|divider|divider|StageOut[17]~18_combout\ : std_logic;
SIGNAL \Div26|auto_generated|divider|divider|StageOut[16]~20_combout\ : std_logic;
SIGNAL \Div26|auto_generated|divider|divider|StageOut[15]~23_combout\ : std_logic;
SIGNAL \Div26|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Div26|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Div26|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Div26|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div26|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \nFND2[1]~6_combout\ : std_logic;
SIGNAL \nFND2[1]~7_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[43]~84_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[42]~85_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[35]~115_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[41]~118_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[40]~87_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[48]~88_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[47]~89_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[46]~90_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[45]~91_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \nFND2[1]~8_combout\ : std_logic;
SIGNAL \nFND2[1]~9_combout\ : std_logic;
SIGNAL \nFND2[1]~10_combout\ : std_logic;
SIGNAL \nFND2[1]~13_combout\ : std_logic;
SIGNAL \Div22|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Div22|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Div22|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Div22|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div22|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \lapmin2[4]~feeder_combout\ : std_logic;
SIGNAL \Div22|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div22|auto_generated|divider|divider|StageOut[23]~17_combout\ : std_logic;
SIGNAL \Div22|auto_generated|divider|divider|StageOut[22]~19_combout\ : std_logic;
SIGNAL \Div22|auto_generated|divider|divider|StageOut[21]~20_combout\ : std_logic;
SIGNAL \Div22|auto_generated|divider|divider|StageOut[20]~23_combout\ : std_logic;
SIGNAL \Div22|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Div22|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Div22|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Div22|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div22|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div22|auto_generated|divider|divider|StageOut[28]~30_combout\ : std_logic;
SIGNAL \Div22|auto_generated|divider|divider|StageOut[27]~31_combout\ : std_logic;
SIGNAL \Div22|auto_generated|divider|divider|StageOut[26]~26_combout\ : std_logic;
SIGNAL \Div22|auto_generated|divider|divider|StageOut[25]~28_combout\ : std_logic;
SIGNAL \Div22|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\ : std_logic;
SIGNAL \Div22|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\ : std_logic;
SIGNAL \Div22|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\ : std_logic;
SIGNAL \Div22|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div22|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div20|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Div20|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div20|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Div20|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Div20|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div20|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div20|auto_generated|divider|divider|StageOut[23]~16_combout\ : std_logic;
SIGNAL \Div20|auto_generated|divider|divider|StageOut[22]~19_combout\ : std_logic;
SIGNAL \Div20|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div20|auto_generated|divider|divider|StageOut[21]~21_combout\ : std_logic;
SIGNAL \Div20|auto_generated|divider|divider|StageOut[20]~22_combout\ : std_logic;
SIGNAL \Div20|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Div20|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Div20|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Div20|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div20|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div20|auto_generated|divider|divider|StageOut[28]~30_combout\ : std_logic;
SIGNAL \Div20|auto_generated|divider|divider|StageOut[27]~31_combout\ : std_logic;
SIGNAL \Div20|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div20|auto_generated|divider|divider|StageOut[26]~27_combout\ : std_logic;
SIGNAL \Div20|auto_generated|divider|divider|StageOut[25]~28_combout\ : std_logic;
SIGNAL \Div20|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\ : std_logic;
SIGNAL \Div20|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\ : std_logic;
SIGNAL \Div20|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\ : std_logic;
SIGNAL \Div20|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div20|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div26|auto_generated|divider|divider|StageOut[23]~30_combout\ : std_logic;
SIGNAL \Div26|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div26|auto_generated|divider|divider|StageOut[22]~25_combout\ : std_logic;
SIGNAL \Div26|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div26|auto_generated|divider|divider|StageOut[21]~27_combout\ : std_logic;
SIGNAL \Div26|auto_generated|divider|divider|StageOut[20]~29_combout\ : std_logic;
SIGNAL \Div26|auto_generated|divider|divider|add_sub_5_result_int[1]~1_cout\ : std_logic;
SIGNAL \Div26|auto_generated|divider|divider|add_sub_5_result_int[2]~3_cout\ : std_logic;
SIGNAL \Div26|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout\ : std_logic;
SIGNAL \Div26|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div26|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div24|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div24|auto_generated|divider|divider|StageOut[28]~24_combout\ : std_logic;
SIGNAL \Div24|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div24|auto_generated|divider|divider|StageOut[27]~25_combout\ : std_logic;
SIGNAL \Div24|auto_generated|divider|divider|StageOut[26]~26_combout\ : std_logic;
SIGNAL \Div24|auto_generated|divider|divider|StageOut[25]~28_combout\ : std_logic;
SIGNAL \Div24|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\ : std_logic;
SIGNAL \Div24|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\ : std_logic;
SIGNAL \Div24|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\ : std_logic;
SIGNAL \Div24|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div24|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \nFND2[0]~0_combout\ : std_logic;
SIGNAL \nFND2[0]~1_combout\ : std_logic;
SIGNAL \Div16|auto_generated|divider|divider|StageOut[28]~40_combout\ : std_logic;
SIGNAL \Div16|auto_generated|divider|divider|StageOut[27]~49_combout\ : std_logic;
SIGNAL \Div16|auto_generated|divider|divider|StageOut[26]~42_combout\ : std_logic;
SIGNAL \Div16|auto_generated|divider|divider|StageOut[25]~45_combout\ : std_logic;
SIGNAL \Div16|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\ : std_logic;
SIGNAL \Div16|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\ : std_logic;
SIGNAL \Div16|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\ : std_logic;
SIGNAL \Div16|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div16|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div14|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div14|auto_generated|divider|divider|StageOut[28]~40_combout\ : std_logic;
SIGNAL \Div14|auto_generated|divider|divider|StageOut[27]~49_combout\ : std_logic;
SIGNAL \Div14|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div14|auto_generated|divider|divider|StageOut[26]~43_combout\ : std_logic;
SIGNAL \lapms2[1]~feeder_combout\ : std_logic;
SIGNAL \Div14|auto_generated|divider|divider|StageOut[25]~45_combout\ : std_logic;
SIGNAL \Div14|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\ : std_logic;
SIGNAL \Div14|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\ : std_logic;
SIGNAL \Div14|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\ : std_logic;
SIGNAL \Div14|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div14|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div18|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div18|auto_generated|divider|divider|StageOut[28]~40_combout\ : std_logic;
SIGNAL \Div18|auto_generated|divider|divider|StageOut[27]~49_combout\ : std_logic;
SIGNAL \Div18|auto_generated|divider|divider|StageOut[26]~43_combout\ : std_logic;
SIGNAL \Div18|auto_generated|divider|divider|StageOut[25]~45_combout\ : std_logic;
SIGNAL \Div18|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\ : std_logic;
SIGNAL \Div18|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\ : std_logic;
SIGNAL \Div18|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\ : std_logic;
SIGNAL \Div18|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div18|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \nFND2[0]~2_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|StageOut[28]~46_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|StageOut[27]~41_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|StageOut[26]~43_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|StageOut[25]~45_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \nFND2[0]~3_combout\ : std_logic;
SIGNAL \nFND2[0]~4_combout\ : std_logic;
SIGNAL \nFND2[0]~5_combout\ : std_logic;
SIGNAL \nFND2[2]~14_combout\ : std_logic;
SIGNAL \nFND2[2]~15_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \nFND2[2]~16_combout\ : std_logic;
SIGNAL \nFND2[2]~17_combout\ : std_logic;
SIGNAL \nFND2[2]~18_combout\ : std_logic;
SIGNAL \nFND2[2]~21_combout\ : std_logic;
SIGNAL \Mux13~0_combout\ : std_logic;
SIGNAL \Mux12~0_combout\ : std_logic;
SIGNAL \Mux11~0_combout\ : std_logic;
SIGNAL \Mux10~0_combout\ : std_logic;
SIGNAL \Mux9~0_combout\ : std_logic;
SIGNAL \Mux8~0_combout\ : std_logic;
SIGNAL \Mux7~0_combout\ : std_logic;
SIGNAL \Mod18|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Mod18|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Mod18|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Mod18|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \Mod18|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod18|auto_generated|divider|divider|StageOut[32]~26_combout\ : std_logic;
SIGNAL \Mod18|auto_generated|divider|divider|StageOut[31]~27_combout\ : std_logic;
SIGNAL \Mod18|auto_generated|divider|divider|StageOut[30]~29_combout\ : std_logic;
SIGNAL \Mod18|auto_generated|divider|divider|StageOut[29]~31_combout\ : std_logic;
SIGNAL \Mod18|auto_generated|divider|divider|StageOut[28]~33_combout\ : std_logic;
SIGNAL \Mod18|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Mod18|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Mod18|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Mod18|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \Mod18|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \Mod18|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod18|auto_generated|divider|divider|StageOut[37]~40_combout\ : std_logic;
SIGNAL \Mod18|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod18|auto_generated|divider|divider|StageOut[40]~46_combout\ : std_logic;
SIGNAL \Mod18|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod18|auto_generated|divider|divider|StageOut[39]~38_combout\ : std_logic;
SIGNAL \Mod18|auto_generated|divider|divider|StageOut[38]~48_combout\ : std_logic;
SIGNAL \Mod18|auto_generated|divider|divider|StageOut[36]~41_combout\ : std_logic;
SIGNAL \Mod18|auto_generated|divider|divider|StageOut[35]~35_combout\ : std_logic;
SIGNAL \Mod18|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Mod18|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Mod18|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Mod18|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \Mod18|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod18|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\ : std_logic;
SIGNAL \Mod18|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod18|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod18|auto_generated|divider|divider|StageOut[45]~45_combout\ : std_logic;
SIGNAL \nFND3[3]~27_combout\ : std_logic;
SIGNAL \Mod20|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Mod20|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Mod20|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Mod20|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod20|auto_generated|divider|divider|StageOut[32]~26_combout\ : std_logic;
SIGNAL \Mod20|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \Mod20|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod20|auto_generated|divider|divider|StageOut[31]~27_combout\ : std_logic;
SIGNAL \Mod20|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod20|auto_generated|divider|divider|StageOut[30]~30_combout\ : std_logic;
SIGNAL \Mod20|auto_generated|divider|divider|StageOut[29]~31_combout\ : std_logic;
SIGNAL \Add2~4_combout\ : std_logic;
SIGNAL \stsec~5_combout\ : std_logic;
SIGNAL \Mod20|auto_generated|divider|divider|StageOut[28]~33_combout\ : std_logic;
SIGNAL \Mod20|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Mod20|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Mod20|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Mod20|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \Mod20|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \Mod20|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod20|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod20|auto_generated|divider|divider|StageOut[37]~40_combout\ : std_logic;
SIGNAL \Mod20|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod20|auto_generated|divider|divider|StageOut[36]~42_combout\ : std_logic;
SIGNAL \Mod20|auto_generated|divider|divider|StageOut[35]~35_combout\ : std_logic;
SIGNAL \Mod20|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Mod20|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Mod20|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod20|auto_generated|divider|divider|StageOut[40]~46_combout\ : std_logic;
SIGNAL \Mod20|auto_generated|divider|divider|StageOut[39]~38_combout\ : std_logic;
SIGNAL \Mod20|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod20|auto_generated|divider|divider|StageOut[38]~39_combout\ : std_logic;
SIGNAL \Mod20|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Mod20|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \Mod20|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod20|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\ : std_logic;
SIGNAL \Mod20|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod20|auto_generated|divider|divider|StageOut[45]~45_combout\ : std_logic;
SIGNAL \nFND3[3]~28_combout\ : std_logic;
SIGNAL \nhor~0_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[18]~2_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[17]~4_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[16]~6_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[15]~0_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[17]~5_combout\ : std_logic;
SIGNAL \hor1[3]~10_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~1\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~3\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~4_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[18]~16_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[17]~18_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[16]~20_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~1\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~3\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~5\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~2_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~2_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[24]~32_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[23]~25_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~0_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[22]~27_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[17]~25_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[17]~21_combout\ : std_logic;
SIGNAL \hor1[3]~11_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[18]~20_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[16]~26_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[15]~30_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[15]~29_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~8_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[21]~31_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[21]~28_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[15]~23_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~3\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~5\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~7\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~9_cout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\ : std_logic;
SIGNAL \hor1[3]~12_combout\ : std_logic;
SIGNAL \nFND3[3]~24_combout\ : std_logic;
SIGNAL \nmon~2_combout\ : std_logic;
SIGNAL \Mod9|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Mod9|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Mod9|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod9|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Mod9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod9|auto_generated|divider|divider|StageOut[15]~2_combout\ : std_logic;
SIGNAL \nFND3[3]~25_combout\ : std_logic;
SIGNAL \Add4~0_combout\ : std_logic;
SIGNAL \sthor[4]~0_combout\ : std_logic;
SIGNAL \Add4~1\ : std_logic;
SIGNAL \Add4~2_combout\ : std_logic;
SIGNAL \Equal18~0_combout\ : std_logic;
SIGNAL \Add4~3\ : std_logic;
SIGNAL \Add4~4_combout\ : std_logic;
SIGNAL \Add4~5\ : std_logic;
SIGNAL \Add4~6_combout\ : std_logic;
SIGNAL \sthor~2_combout\ : std_logic;
SIGNAL \Add4~7\ : std_logic;
SIGNAL \Add4~8_combout\ : std_logic;
SIGNAL \sthor~1_combout\ : std_logic;
SIGNAL \Mod24|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Mod24|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Mod24|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Mod24|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \Mod24|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \Mod24|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod24|auto_generated|divider|divider|StageOut[37]~6_combout\ : std_logic;
SIGNAL \Mod24|auto_generated|divider|divider|StageOut[38]~4_combout\ : std_logic;
SIGNAL \Mod24|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod24|auto_generated|divider|divider|StageOut[37]~7_combout\ : std_logic;
SIGNAL \Mod24|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod24|auto_generated|divider|divider|StageOut[36]~9_combout\ : std_logic;
SIGNAL \Mod24|auto_generated|divider|divider|StageOut[35]~0_combout\ : std_logic;
SIGNAL \Mod24|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Mod24|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Mod24|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Mod24|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \Mod24|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod24|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\ : std_logic;
SIGNAL \Mod24|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod24|auto_generated|divider|divider|StageOut[45]~12_combout\ : std_logic;
SIGNAL \Mod26|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Mod26|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Mod26|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Mod26|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \Mod26|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \Mod26|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod26|auto_generated|divider|divider|StageOut[37]~6_combout\ : std_logic;
SIGNAL \Mod26|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod26|auto_generated|divider|divider|StageOut[37]~7_combout\ : std_logic;
SIGNAL \Mod26|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod26|auto_generated|divider|divider|StageOut[39]~3_combout\ : std_logic;
SIGNAL \Mod26|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod26|auto_generated|divider|divider|StageOut[38]~5_combout\ : std_logic;
SIGNAL \Mod26|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod26|auto_generated|divider|divider|StageOut[36]~9_combout\ : std_logic;
SIGNAL \Mod26|auto_generated|divider|divider|StageOut[35]~1_combout\ : std_logic;
SIGNAL \Mod26|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Mod26|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Mod26|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Mod26|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \Mod26|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod26|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\ : std_logic;
SIGNAL \Mod26|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod26|auto_generated|divider|divider|StageOut[45]~12_combout\ : std_logic;
SIGNAL \nFND3[3]~23_combout\ : std_logic;
SIGNAL \nFND3[3]~26_combout\ : std_logic;
SIGNAL \Mod14|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Mod14|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod14|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Mod14|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Mod14|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod14|auto_generated|divider|divider|StageOut[17]~5_combout\ : std_logic;
SIGNAL \Mod14|auto_generated|divider|divider|StageOut[16]~6_combout\ : std_logic;
SIGNAL \Mod14|auto_generated|divider|divider|StageOut[15]~0_combout\ : std_logic;
SIGNAL \Mod14|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Mod14|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Mod14|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod14|auto_generated|divider|divider|StageOut[18]~2_combout\ : std_logic;
SIGNAL \Mod14|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Mod14|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \Mod14|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod14|auto_generated|divider|divider|StageOut[17]~4_combout\ : std_logic;
SIGNAL \Mod14|auto_generated|divider|divider|StageOut[23]~10_combout\ : std_logic;
SIGNAL \nFND3[3]~29_combout\ : std_logic;
SIGNAL \Mod16|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Mod16|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Mod16|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Mod16|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod16|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \Mod16|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod16|auto_generated|divider|divider|StageOut[32]~26_combout\ : std_logic;
SIGNAL \Mod16|auto_generated|divider|divider|StageOut[31]~27_combout\ : std_logic;
SIGNAL \Mod16|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod16|auto_generated|divider|divider|StageOut[30]~30_combout\ : std_logic;
SIGNAL \Mod16|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod16|auto_generated|divider|divider|StageOut[29]~32_combout\ : std_logic;
SIGNAL \Mod16|auto_generated|divider|divider|StageOut[28]~34_combout\ : std_logic;
SIGNAL \Mod16|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Mod16|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Mod16|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Mod16|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \Mod16|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod16|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \Mod16|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod16|auto_generated|divider|divider|StageOut[40]~37_combout\ : std_logic;
SIGNAL \Mod16|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod16|auto_generated|divider|divider|StageOut[39]~47_combout\ : std_logic;
SIGNAL \Mod16|auto_generated|divider|divider|StageOut[38]~48_combout\ : std_logic;
SIGNAL \Mod16|auto_generated|divider|divider|StageOut[37]~40_combout\ : std_logic;
SIGNAL \Mod16|auto_generated|divider|divider|StageOut[36]~41_combout\ : std_logic;
SIGNAL \Mod16|auto_generated|divider|divider|StageOut[35]~36_combout\ : std_logic;
SIGNAL \Mod16|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Mod16|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Mod16|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Mod16|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \Mod16|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod16|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\ : std_logic;
SIGNAL \Mod16|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod16|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod16|auto_generated|divider|divider|StageOut[44]~44_combout\ : std_logic;
SIGNAL \Mod18|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod18|auto_generated|divider|divider|StageOut[44]~44_combout\ : std_logic;
SIGNAL \nFND3[2]~19_combout\ : std_logic;
SIGNAL \nFND3[2]~20_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|StageOut[140]~146_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|add_sub_11_result_int[10]~14_combout\ : std_logic;
SIGNAL \Mod10|auto_generated|divider|divider|StageOut[142]~124_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[54]~68_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[53]~103_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[52]~70_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[51]~71_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[50]~72_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[49]~107_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[61]~109_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[62]~108_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[61]~75_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[51]~105_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[60]~110_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[50]~106_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[59]~111_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[58]~112_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[48]~113_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[57]~114_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[70]~115_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[69]~116_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[68]~83_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[67]~84_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[48]~79_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[66]~119_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[56]~120_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[65]~121_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ : std_logic;
SIGNAL \nsec~2_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|StageOut[21]~25_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|StageOut[20]~26_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|StageOut[19]~29_combout\ : std_logic;
SIGNAL \nsec~5_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|StageOut[18]~30_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|StageOut[25]~37_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|StageOut[25]~38_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|StageOut[24]~33_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|StageOut[32]~40_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[16]~7_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \hor1[2]~8_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[16]~22_combout\ : std_logic;
SIGNAL \hor1[2]~9_combout\ : std_logic;
SIGNAL \DIS24~input_o\ : std_logic;
SIGNAL \hor1[2]~14_combout\ : std_logic;
SIGNAL \nFND3[2]~16_combout\ : std_logic;
SIGNAL \nFND3[2]~17_combout\ : std_logic;
SIGNAL \nFND3[2]~18_combout\ : std_logic;
SIGNAL \nFND3[2]~21_combout\ : std_logic;
SIGNAL \nFND3[0]~0_combout\ : std_logic;
SIGNAL \nFND3[0]~1_combout\ : std_logic;
SIGNAL \nmon~0_combout\ : std_logic;
SIGNAL \nsec~0_combout\ : std_logic;
SIGNAL \hor1[1]~4_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[20]~23_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[20]~22_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\ : std_logic;
SIGNAL \hor1[0]~5_combout\ : std_logic;
SIGNAL \nFND3[0]~2_combout\ : std_logic;
SIGNAL \nFND3[0]~3_combout\ : std_logic;
SIGNAL \nFND3[0]~4_combout\ : std_logic;
SIGNAL \lapsec2[0]~feeder_combout\ : std_logic;
SIGNAL \nFND3[0]~5_combout\ : std_logic;
SIGNAL \nFND3[0]~6_combout\ : std_logic;
SIGNAL \nFND3[0]~7_combout\ : std_logic;
SIGNAL \Mod14|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod14|auto_generated|divider|divider|StageOut[21]~8_combout\ : std_logic;
SIGNAL \Mod30|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Mod30|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Mod30|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Mod30|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod30|auto_generated|divider|divider|StageOut[15]~1_combout\ : std_logic;
SIGNAL \Mod30|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod30|auto_generated|divider|divider|StageOut[18]~2_combout\ : std_logic;
SIGNAL \Mod30|auto_generated|divider|divider|StageOut[17]~4_combout\ : std_logic;
SIGNAL \Mod30|auto_generated|divider|divider|StageOut[16]~7_combout\ : std_logic;
SIGNAL \Mod30|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Mod30|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Mod30|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Mod30|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \Mod30|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod30|auto_generated|divider|divider|StageOut[21]~8_combout\ : std_logic;
SIGNAL \nFND3[1]~8_combout\ : std_logic;
SIGNAL \Mod26|auto_generated|divider|divider|StageOut[43]~10_combout\ : std_logic;
SIGNAL \nFND3[1]~9_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\ : std_logic;
SIGNAL \hor1[1]~7_combout\ : std_logic;
SIGNAL \hor1[1]~6_combout\ : std_logic;
SIGNAL \hor1[1]~13_combout\ : std_logic;
SIGNAL \nFND3[1]~30_combout\ : std_logic;
SIGNAL \nFND3[1]~31_combout\ : std_logic;
SIGNAL \nFND3[1]~10_combout\ : std_logic;
SIGNAL \nFND3[1]~13_combout\ : std_logic;
SIGNAL \Mux20~0_combout\ : std_logic;
SIGNAL \Mux19~0_combout\ : std_logic;
SIGNAL \Mux18~0_combout\ : std_logic;
SIGNAL \Mux17~0_combout\ : std_logic;
SIGNAL \Mux16~0_combout\ : std_logic;
SIGNAL \Mux15~0_combout\ : std_logic;
SIGNAL \Mux14~0_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|StageOut[18]~0_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|StageOut[17]~2_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|StageOut[16]~5_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|StageOut[15]~6_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|add_sub_4_result_int[1]~1_cout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|add_sub_4_result_int[2]~3_cout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|add_sub_4_result_int[3]~5_cout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \nFND4[0]~18_combout\ : std_logic;
SIGNAL \Div23|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Div23|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Div23|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Div23|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div23|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div23|auto_generated|divider|divider|StageOut[28]~0_combout\ : std_logic;
SIGNAL \Div23|auto_generated|divider|divider|StageOut[27]~2_combout\ : std_logic;
SIGNAL \Div23|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div23|auto_generated|divider|divider|StageOut[26]~5_combout\ : std_logic;
SIGNAL \Div23|auto_generated|divider|divider|StageOut[25]~6_combout\ : std_logic;
SIGNAL \Div23|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\ : std_logic;
SIGNAL \Div23|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\ : std_logic;
SIGNAL \Div23|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\ : std_logic;
SIGNAL \Div23|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div23|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div21|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Div21|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Div21|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div21|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Div21|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div21|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div21|auto_generated|divider|divider|StageOut[28]~1_combout\ : std_logic;
SIGNAL \Div21|auto_generated|divider|divider|StageOut[27]~2_combout\ : std_logic;
SIGNAL \Div21|auto_generated|divider|divider|StageOut[26]~4_combout\ : std_logic;
SIGNAL \Div21|auto_generated|divider|divider|StageOut[25]~6_combout\ : std_logic;
SIGNAL \Div21|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\ : std_logic;
SIGNAL \Div21|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\ : std_logic;
SIGNAL \Div21|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\ : std_logic;
SIGNAL \Div21|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div21|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \nFND4[0]~15_combout\ : std_logic;
SIGNAL \nFND4[0]~19_combout\ : std_logic;
SIGNAL \nFND4[3]~35_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[18]~16_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[17]~19_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[16]~20_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[15]~22_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[23]~33_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[22]~26_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \hor2[1]~6_combout\ : std_logic;
SIGNAL \nFND4[1]~22_combout\ : std_logic;
SIGNAL \nFND4[1]~23_combout\ : std_logic;
SIGNAL \nFND4[1]~20_combout\ : std_logic;
SIGNAL \nFND4[1]~21_combout\ : std_logic;
SIGNAL \nFND4[1]~24_combout\ : std_logic;
SIGNAL \nFND4[1]~27_combout\ : std_logic;
SIGNAL \Mux27~0_combout\ : std_logic;
SIGNAL \Mux26~0_combout\ : std_logic;
SIGNAL \Mux25~0_combout\ : std_logic;
SIGNAL \Mux24~0_combout\ : std_logic;
SIGNAL \Mux23~0_combout\ : std_logic;
SIGNAL \Mux22~0_combout\ : std_logic;
SIGNAL \Mux21~0_combout\ : std_logic;
SIGNAL year1 : std_logic_vector(3 DOWNTO 0);
SIGNAL stsec : std_logic_vector(5 DOWNTO 0);
SIGNAL stmin2 : std_logic_vector(3 DOWNTO 0);
SIGNAL sthor1 : std_logic_vector(3 DOWNTO 0);
SIGNAL nyear : std_logic_vector(11 DOWNTO 0);
SIGNAL nmin : std_logic_vector(5 DOWNTO 0);
SIGNAL nFND4 : std_logic_vector(3 DOWNTO 0);
SIGNAL ms2 : std_logic_vector(3 DOWNTO 0);
SIGNAL mon1 : std_logic_vector(3 DOWNTO 0);
SIGNAL lapsec3 : std_logic_vector(6 DOWNTO 0);
SIGNAL lapsec12 : std_logic_vector(3 DOWNTO 0);
SIGNAL lapms31 : std_logic_vector(3 DOWNTO 0);
SIGNAL lapms2 : std_logic_vector(6 DOWNTO 0);
SIGNAL lapmin32 : std_logic_vector(3 DOWNTO 0);
SIGNAL lapmin21 : std_logic_vector(3 DOWNTO 0);
SIGNAL lapmin1 : std_logic_vector(6 DOWNTO 0);
SIGNAL laphor22 : std_logic_vector(3 DOWNTO 0);
SIGNAL laphor11 : std_logic_vector(3 DOWNTO 0);
SIGNAL hor1 : std_logic_vector(3 DOWNTO 0);
SIGNAL almin : std_logic_vector(5 DOWNTO 0);
SIGNAL year4 : std_logic_vector(3 DOWNTO 0);
SIGNAL year2 : std_logic_vector(3 DOWNTO 0);
SIGNAL stsec1 : std_logic_vector(3 DOWNTO 0);
SIGNAL stms2 : std_logic_vector(3 DOWNTO 0);
SIGNAL stms : std_logic_vector(6 DOWNTO 0);
SIGNAL stmin1 : std_logic_vector(3 DOWNTO 0);
SIGNAL sthor2 : std_logic_vector(3 DOWNTO 0);
SIGNAL sthor : std_logic_vector(4 DOWNTO 0);
SIGNAL sec2 : std_logic_vector(3 DOWNTO 0);
SIGNAL nsec : std_logic_vector(5 DOWNTO 0);
SIGNAL nmon : std_logic_vector(3 DOWNTO 0);
SIGNAL nhor : std_logic_vector(4 DOWNTO 0);
SIGNAL nMODE : std_logic_vector(2 DOWNTO 0);
SIGNAL nFND3 : std_logic_vector(3 DOWNTO 0);
SIGNAL nFND1 : std_logic_vector(3 DOWNTO 0);
SIGNAL ms1 : std_logic_vector(3 DOWNTO 0);
SIGNAL mon2 : std_logic_vector(3 DOWNTO 0);
SIGNAL min1 : std_logic_vector(3 DOWNTO 0);
SIGNAL mday : std_logic_vector(4 DOWNTO 0);
SIGNAL lapsec31 : std_logic_vector(3 DOWNTO 0);
SIGNAL lapsec22 : std_logic_vector(3 DOWNTO 0);
SIGNAL lapsec2 : std_logic_vector(6 DOWNTO 0);
SIGNAL lapsec11 : std_logic_vector(3 DOWNTO 0);
SIGNAL lapms32 : std_logic_vector(3 DOWNTO 0);
SIGNAL lapms3 : std_logic_vector(6 DOWNTO 0);
SIGNAL lapms21 : std_logic_vector(3 DOWNTO 0);
SIGNAL lapms12 : std_logic_vector(3 DOWNTO 0);
SIGNAL lapms1 : std_logic_vector(6 DOWNTO 0);
SIGNAL lapmin31 : std_logic_vector(3 DOWNTO 0);
SIGNAL lapmin22 : std_logic_vector(3 DOWNTO 0);
SIGNAL lapmin2 : std_logic_vector(6 DOWNTO 0);
SIGNAL lapmin11 : std_logic_vector(3 DOWNTO 0);
SIGNAL laphor32 : std_logic_vector(3 DOWNTO 0);
SIGNAL laphor3 : std_logic_vector(6 DOWNTO 0);
SIGNAL laphor21 : std_logic_vector(3 DOWNTO 0);
SIGNAL laphor12 : std_logic_vector(3 DOWNTO 0);
SIGNAL laphor1 : std_logic_vector(6 DOWNTO 0);
SIGNAL hor2 : std_logic_vector(3 DOWNTO 0);
SIGNAL day1 : std_logic_vector(3 DOWNTO 0);
SIGNAL cnt : std_logic_vector(18 DOWNTO 0);
SIGNAL almin1 : std_logic_vector(3 DOWNTO 0);
SIGNAL alhor2 : std_logic_vector(3 DOWNTO 0);
SIGNAL alhor : std_logic_vector(4 DOWNTO 0);
SIGNAL year3 : std_logic_vector(3 DOWNTO 0);
SIGNAL stsec2 : std_logic_vector(3 DOWNTO 0);
SIGNAL stms1 : std_logic_vector(3 DOWNTO 0);
SIGNAL stmin : std_logic_vector(5 DOWNTO 0);
SIGNAL sec1 : std_logic_vector(3 DOWNTO 0);
SIGNAL nms : std_logic_vector(6 DOWNTO 0);
SIGNAL nday : std_logic_vector(4 DOWNTO 0);
SIGNAL nFND2 : std_logic_vector(3 DOWNTO 0);
SIGNAL min2 : std_logic_vector(3 DOWNTO 0);
SIGNAL lapsec32 : std_logic_vector(3 DOWNTO 0);
SIGNAL lapsec21 : std_logic_vector(3 DOWNTO 0);
SIGNAL lapsec1 : std_logic_vector(6 DOWNTO 0);
SIGNAL lapms22 : std_logic_vector(3 DOWNTO 0);
SIGNAL lapms11 : std_logic_vector(3 DOWNTO 0);
SIGNAL lapmin3 : std_logic_vector(6 DOWNTO 0);
SIGNAL lapmin12 : std_logic_vector(3 DOWNTO 0);
SIGNAL laphor31 : std_logic_vector(3 DOWNTO 0);
SIGNAL laphor2 : std_logic_vector(6 DOWNTO 0);
SIGNAL lapcnt : std_logic_vector(1 DOWNTO 0);
SIGNAL day2 : std_logic_vector(3 DOWNTO 0);
SIGNAL almin2 : std_logic_vector(3 DOWNTO 0);
SIGNAL alhor1 : std_logic_vector(3 DOWNTO 0);
SIGNAL \ALT_INV_setflag~clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_sVALUE~input_o\ : std_logic;
SIGNAL \ALT_INV_stflag~q\ : std_logic;
SIGNAL \ALT_INV_Mux21~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux0~0_combout\ : std_logic;

BEGIN

ww_clk <= clk;
ww_mSELECT <= mSELECT;
ww_mENTER <= mENTER;
ww_UPDOWN <= UPDOWN;
ww_sVALUE <= sVALUE;
ww_DIS24 <= DIS24;
ww_ALRAM <= ALRAM;
ww_STMODE <= STMODE;
ww_STSTART <= STSTART;
ww_LAPTIME1 <= LAPTIME1;
ww_LAPTIME2 <= LAPTIME2;
ww_LAPTIME3 <= LAPTIME3;
seg1 <= ww_seg1;
seg2 <= ww_seg2;
seg3 <= ww_seg3;
seg4 <= ww_seg4;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\process_2~4clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \process_2~4_combout\);

\setflag~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \setflag~combout\);

\process_2~2clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \process_2~2_combout\);

\process_2~3clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \process_2~3_combout\);

\nFND4[0]~12clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \nFND4[0]~12_combout\);

\hor2[0]~4clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \hor2[0]~4_combout\);

\lapsec22[0]~0clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \lapsec22[0]~0_combout\);

\stsec2[0]~5clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \stsec2[0]~5_combout\);

\lapsec12[0]~0clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \lapsec12[0]~0_combout\);

\lapsec32[0]~4clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \lapsec32[0]~4_combout\);

\laphor12[0]~0clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \laphor12[0]~0_combout\);

\process_2~1clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \process_2~1_combout\);

\stmin1[3]~0clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \stmin1[3]~0_combout\);

\clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk~input_o\);

\laphor22[0]~0clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \laphor22[0]~0_combout\);

\lapmin32[0]~0clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \lapmin32[0]~0_combout\);
\ALT_INV_setflag~clkctrl_outclk\ <= NOT \setflag~clkctrl_outclk\;
\ALT_INV_sVALUE~input_o\ <= NOT \sVALUE~input_o\;
\ALT_INV_stflag~q\ <= NOT \stflag~q\;
\ALT_INV_Mux21~0_combout\ <= NOT \Mux21~0_combout\;
\ALT_INV_Mux14~0_combout\ <= NOT \Mux14~0_combout\;
\ALT_INV_Mux7~0_combout\ <= NOT \Mux7~0_combout\;
\ALT_INV_Mux0~0_combout\ <= NOT \Mux0~0_combout\;

-- Location: LCCOMB_X15_Y12_N6
\Mod10|auto_generated|divider|divider|add_sub_9_result_int[3]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\ = nyear(5) $ (VCC)
-- \Mod10|auto_generated|divider|divider|add_sub_9_result_int[3]~1\ = CARRY(nyear(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nyear(5),
	datad => VCC,
	combout => \Mod10|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\,
	cout => \Mod10|auto_generated|divider|divider|add_sub_9_result_int[3]~1\);

-- Location: LCCOMB_X15_Y12_N12
\Mod10|auto_generated|divider|divider|add_sub_9_result_int[6]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\ = (nyear(8) & (!\Mod10|auto_generated|divider|divider|add_sub_9_result_int[5]~5\)) # (!nyear(8) & ((\Mod10|auto_generated|divider|divider|add_sub_9_result_int[5]~5\) # (GND)))
-- \Mod10|auto_generated|divider|divider|add_sub_9_result_int[6]~7\ = CARRY((!\Mod10|auto_generated|divider|divider|add_sub_9_result_int[5]~5\) # (!nyear(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => nyear(8),
	datad => VCC,
	cin => \Mod10|auto_generated|divider|divider|add_sub_9_result_int[5]~5\,
	combout => \Mod10|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\,
	cout => \Mod10|auto_generated|divider|divider|add_sub_9_result_int[6]~7\);

-- Location: LCCOMB_X16_Y12_N12
\Mod10|auto_generated|divider|divider|add_sub_10_result_int[4]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\ = (\Mod10|auto_generated|divider|divider|add_sub_10_result_int[3]~1\ & (((\Mod10|auto_generated|divider|divider|StageOut[111]~106_combout\) # 
-- (\Mod10|auto_generated|divider|divider|StageOut[111]~107_combout\)))) # (!\Mod10|auto_generated|divider|divider|add_sub_10_result_int[3]~1\ & (!\Mod10|auto_generated|divider|divider|StageOut[111]~106_combout\ & 
-- (!\Mod10|auto_generated|divider|divider|StageOut[111]~107_combout\)))
-- \Mod10|auto_generated|divider|divider|add_sub_10_result_int[4]~3\ = CARRY((!\Mod10|auto_generated|divider|divider|StageOut[111]~106_combout\ & (!\Mod10|auto_generated|divider|divider|StageOut[111]~107_combout\ & 
-- !\Mod10|auto_generated|divider|divider|add_sub_10_result_int[3]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod10|auto_generated|divider|divider|StageOut[111]~106_combout\,
	datab => \Mod10|auto_generated|divider|divider|StageOut[111]~107_combout\,
	datad => VCC,
	cin => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[3]~1\,
	combout => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\,
	cout => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[4]~3\);

-- Location: LCCOMB_X16_Y12_N16
\Mod10|auto_generated|divider|divider|add_sub_10_result_int[6]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\ = (\Mod10|auto_generated|divider|divider|StageOut[113]~102_combout\ & (((!\Mod10|auto_generated|divider|divider|add_sub_10_result_int[5]~5\)))) # 
-- (!\Mod10|auto_generated|divider|divider|StageOut[113]~102_combout\ & ((\Mod10|auto_generated|divider|divider|StageOut[113]~103_combout\ & (!\Mod10|auto_generated|divider|divider|add_sub_10_result_int[5]~5\)) # 
-- (!\Mod10|auto_generated|divider|divider|StageOut[113]~103_combout\ & ((\Mod10|auto_generated|divider|divider|add_sub_10_result_int[5]~5\) # (GND)))))
-- \Mod10|auto_generated|divider|divider|add_sub_10_result_int[6]~7\ = CARRY(((!\Mod10|auto_generated|divider|divider|StageOut[113]~102_combout\ & !\Mod10|auto_generated|divider|divider|StageOut[113]~103_combout\)) # 
-- (!\Mod10|auto_generated|divider|divider|add_sub_10_result_int[5]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod10|auto_generated|divider|divider|StageOut[113]~102_combout\,
	datab => \Mod10|auto_generated|divider|divider|StageOut[113]~103_combout\,
	datad => VCC,
	cin => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[5]~5\,
	combout => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\,
	cout => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[6]~7\);

-- Location: LCCOMB_X16_Y12_N22
\Mod10|auto_generated|divider|divider|add_sub_10_result_int[9]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\ = (\Mod10|auto_generated|divider|divider|add_sub_10_result_int[8]~11\ & (((\Mod10|auto_generated|divider|divider|StageOut[116]~96_combout\) # 
-- (\Mod10|auto_generated|divider|divider|StageOut[116]~97_combout\)))) # (!\Mod10|auto_generated|divider|divider|add_sub_10_result_int[8]~11\ & ((((\Mod10|auto_generated|divider|divider|StageOut[116]~96_combout\) # 
-- (\Mod10|auto_generated|divider|divider|StageOut[116]~97_combout\)))))
-- \Mod10|auto_generated|divider|divider|add_sub_10_result_int[9]~13\ = CARRY((!\Mod10|auto_generated|divider|divider|add_sub_10_result_int[8]~11\ & ((\Mod10|auto_generated|divider|divider|StageOut[116]~96_combout\) # 
-- (\Mod10|auto_generated|divider|divider|StageOut[116]~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod10|auto_generated|divider|divider|StageOut[116]~96_combout\,
	datab => \Mod10|auto_generated|divider|divider|StageOut[116]~97_combout\,
	datad => VCC,
	cin => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[8]~11\,
	combout => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\,
	cout => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[9]~13\);

-- Location: LCCOMB_X16_Y12_N24
\Mod10|auto_generated|divider|divider|add_sub_10_result_int[10]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|add_sub_10_result_int[10]~14_combout\ = (\Mod10|auto_generated|divider|divider|add_sub_10_result_int[9]~13\ & (((\Mod10|auto_generated|divider|divider|StageOut[117]~94_combout\) # 
-- (\Mod10|auto_generated|divider|divider|StageOut[117]~95_combout\)))) # (!\Mod10|auto_generated|divider|divider|add_sub_10_result_int[9]~13\ & (!\Mod10|auto_generated|divider|divider|StageOut[117]~94_combout\ & 
-- (!\Mod10|auto_generated|divider|divider|StageOut[117]~95_combout\)))
-- \Mod10|auto_generated|divider|divider|add_sub_10_result_int[10]~15\ = CARRY((!\Mod10|auto_generated|divider|divider|StageOut[117]~94_combout\ & (!\Mod10|auto_generated|divider|divider|StageOut[117]~95_combout\ & 
-- !\Mod10|auto_generated|divider|divider|add_sub_10_result_int[9]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod10|auto_generated|divider|divider|StageOut[117]~94_combout\,
	datab => \Mod10|auto_generated|divider|divider|StageOut[117]~95_combout\,
	datad => VCC,
	cin => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[9]~13\,
	combout => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[10]~14_combout\,
	cout => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[10]~15\);

-- Location: LCCOMB_X19_Y12_N12
\Mod10|auto_generated|divider|divider|add_sub_11_result_int[7]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\ = (\Mod10|auto_generated|divider|divider|add_sub_11_result_int[6]~7\ & (((\Mod10|auto_generated|divider|divider|StageOut[126]~114_combout\) # 
-- (\Mod10|auto_generated|divider|divider|StageOut[126]~154_combout\)))) # (!\Mod10|auto_generated|divider|divider|add_sub_11_result_int[6]~7\ & ((((\Mod10|auto_generated|divider|divider|StageOut[126]~114_combout\) # 
-- (\Mod10|auto_generated|divider|divider|StageOut[126]~154_combout\)))))
-- \Mod10|auto_generated|divider|divider|add_sub_11_result_int[7]~9\ = CARRY((!\Mod10|auto_generated|divider|divider|add_sub_11_result_int[6]~7\ & ((\Mod10|auto_generated|divider|divider|StageOut[126]~114_combout\) # 
-- (\Mod10|auto_generated|divider|divider|StageOut[126]~154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod10|auto_generated|divider|divider|StageOut[126]~114_combout\,
	datab => \Mod10|auto_generated|divider|divider|StageOut[126]~154_combout\,
	datad => VCC,
	cin => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[6]~7\,
	combout => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\,
	cout => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[7]~9\);

-- Location: LCCOMB_X20_Y11_N0
\Mod11|auto_generated|divider|divider|add_sub_8_result_int[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ = (((\Mod11|auto_generated|divider|divider|StageOut[85]~188_combout\) # (\Mod11|auto_generated|divider|divider|StageOut[85]~189_combout\)))
-- \Mod11|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ = CARRY((\Mod11|auto_generated|divider|divider|StageOut[85]~188_combout\) # (\Mod11|auto_generated|divider|divider|StageOut[85]~189_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|StageOut[85]~188_combout\,
	datab => \Mod11|auto_generated|divider|divider|StageOut[85]~189_combout\,
	datad => VCC,
	combout => \Mod11|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	cout => \Mod11|auto_generated|divider|divider|add_sub_8_result_int[2]~1\);

-- Location: LCCOMB_X20_Y11_N8
\Mod11|auto_generated|divider|divider|add_sub_8_result_int[6]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & (((\Mod11|auto_generated|divider|divider|StageOut[89]~183_combout\) # 
-- (\Mod11|auto_generated|divider|divider|StageOut[89]~126_combout\)))) # (!\Mod11|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((((\Mod11|auto_generated|divider|divider|StageOut[89]~183_combout\) # 
-- (\Mod11|auto_generated|divider|divider|StageOut[89]~126_combout\)))))
-- \Mod11|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ = CARRY((!\Mod11|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((\Mod11|auto_generated|divider|divider|StageOut[89]~183_combout\) # 
-- (\Mod11|auto_generated|divider|divider|StageOut[89]~126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|StageOut[89]~183_combout\,
	datab => \Mod11|auto_generated|divider|divider|StageOut[89]~126_combout\,
	datad => VCC,
	cin => \Mod11|auto_generated|divider|divider|add_sub_8_result_int[5]~7\,
	combout => \Mod11|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	cout => \Mod11|auto_generated|divider|divider|add_sub_8_result_int[6]~9\);

-- Location: LCCOMB_X20_Y11_N12
\Mod11|auto_generated|divider|divider|add_sub_8_result_int[8]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ & ((((\Mod11|auto_generated|divider|divider|StageOut[91]~181_combout\) # 
-- (\Mod11|auto_generated|divider|divider|StageOut[91]~124_combout\))))) # (!\Mod11|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ & ((\Mod11|auto_generated|divider|divider|StageOut[91]~181_combout\) # 
-- ((\Mod11|auto_generated|divider|divider|StageOut[91]~124_combout\) # (GND))))
-- \Mod11|auto_generated|divider|divider|add_sub_8_result_int[8]~13\ = CARRY((\Mod11|auto_generated|divider|divider|StageOut[91]~181_combout\) # ((\Mod11|auto_generated|divider|divider|StageOut[91]~124_combout\) # 
-- (!\Mod11|auto_generated|divider|divider|add_sub_8_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|StageOut[91]~181_combout\,
	datab => \Mod11|auto_generated|divider|divider|StageOut[91]~124_combout\,
	datad => VCC,
	cin => \Mod11|auto_generated|divider|divider|add_sub_8_result_int[7]~11\,
	combout => \Mod11|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	cout => \Mod11|auto_generated|divider|divider|add_sub_8_result_int[8]~13\);

-- Location: LCCOMB_X21_Y11_N10
\Mod11|auto_generated|divider|divider|add_sub_9_result_int[3]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ & (((\Mod11|auto_generated|divider|divider|StageOut[98]~137_combout\) # 
-- (\Mod11|auto_generated|divider|divider|StageOut[98]~136_combout\)))) # (!\Mod11|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ & (!\Mod11|auto_generated|divider|divider|StageOut[98]~137_combout\ & 
-- (!\Mod11|auto_generated|divider|divider|StageOut[98]~136_combout\)))
-- \Mod11|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ = CARRY((!\Mod11|auto_generated|divider|divider|StageOut[98]~137_combout\ & (!\Mod11|auto_generated|divider|divider|StageOut[98]~136_combout\ & 
-- !\Mod11|auto_generated|divider|divider|add_sub_9_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|StageOut[98]~137_combout\,
	datab => \Mod11|auto_generated|divider|divider|StageOut[98]~136_combout\,
	datad => VCC,
	cin => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[2]~1\,
	combout => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	cout => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[3]~3\);

-- Location: LCCOMB_X21_Y11_N14
\Mod11|auto_generated|divider|divider|add_sub_9_result_int[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ = (\Mod11|auto_generated|divider|divider|StageOut[100]~134_combout\ & (((!\Mod11|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)))) # 
-- (!\Mod11|auto_generated|divider|divider|StageOut[100]~134_combout\ & ((\Mod11|auto_generated|divider|divider|StageOut[100]~194_combout\ & (!\Mod11|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)) # 
-- (!\Mod11|auto_generated|divider|divider|StageOut[100]~194_combout\ & ((\Mod11|auto_generated|divider|divider|add_sub_9_result_int[4]~5\) # (GND)))))
-- \Mod11|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ = CARRY(((!\Mod11|auto_generated|divider|divider|StageOut[100]~134_combout\ & !\Mod11|auto_generated|divider|divider|StageOut[100]~194_combout\)) # 
-- (!\Mod11|auto_generated|divider|divider|add_sub_9_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|StageOut[100]~134_combout\,
	datab => \Mod11|auto_generated|divider|divider|StageOut[100]~194_combout\,
	datad => VCC,
	cin => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[4]~5\,
	combout => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	cout => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[5]~7\);

-- Location: LCCOMB_X21_Y11_N16
\Mod11|auto_generated|divider|divider|add_sub_9_result_int[6]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & (((\Mod11|auto_generated|divider|divider|StageOut[101]~193_combout\) # 
-- (\Mod11|auto_generated|divider|divider|StageOut[101]~133_combout\)))) # (!\Mod11|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & ((((\Mod11|auto_generated|divider|divider|StageOut[101]~193_combout\) # 
-- (\Mod11|auto_generated|divider|divider|StageOut[101]~133_combout\)))))
-- \Mod11|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ = CARRY((!\Mod11|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & ((\Mod11|auto_generated|divider|divider|StageOut[101]~193_combout\) # 
-- (\Mod11|auto_generated|divider|divider|StageOut[101]~133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|StageOut[101]~193_combout\,
	datab => \Mod11|auto_generated|divider|divider|StageOut[101]~133_combout\,
	datad => VCC,
	cin => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[5]~7\,
	combout => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	cout => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[6]~9\);

-- Location: LCCOMB_X21_Y10_N2
\Mod11|auto_generated|divider|divider|add_sub_10_result_int[3]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ & (((\Mod11|auto_generated|divider|divider|StageOut[110]~147_combout\) # 
-- (\Mod11|auto_generated|divider|divider|StageOut[110]~205_combout\)))) # (!\Mod11|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ & (!\Mod11|auto_generated|divider|divider|StageOut[110]~147_combout\ & 
-- (!\Mod11|auto_generated|divider|divider|StageOut[110]~205_combout\)))
-- \Mod11|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ = CARRY((!\Mod11|auto_generated|divider|divider|StageOut[110]~147_combout\ & (!\Mod11|auto_generated|divider|divider|StageOut[110]~205_combout\ & 
-- !\Mod11|auto_generated|divider|divider|add_sub_10_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|StageOut[110]~147_combout\,
	datab => \Mod11|auto_generated|divider|divider|StageOut[110]~205_combout\,
	datad => VCC,
	cin => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[2]~1\,
	combout => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	cout => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[3]~3\);

-- Location: LCCOMB_X21_Y10_N12
\Mod11|auto_generated|divider|divider|add_sub_10_result_int[8]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ & ((((\Mod11|auto_generated|divider|divider|StageOut[115]~200_combout\) # 
-- (\Mod11|auto_generated|divider|divider|StageOut[115]~142_combout\))))) # (!\Mod11|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ & ((\Mod11|auto_generated|divider|divider|StageOut[115]~200_combout\) # 
-- ((\Mod11|auto_generated|divider|divider|StageOut[115]~142_combout\) # (GND))))
-- \Mod11|auto_generated|divider|divider|add_sub_10_result_int[8]~13\ = CARRY((\Mod11|auto_generated|divider|divider|StageOut[115]~200_combout\) # ((\Mod11|auto_generated|divider|divider|StageOut[115]~142_combout\) # 
-- (!\Mod11|auto_generated|divider|divider|add_sub_10_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|StageOut[115]~200_combout\,
	datab => \Mod11|auto_generated|divider|divider|StageOut[115]~142_combout\,
	datad => VCC,
	cin => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[7]~11\,
	combout => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	cout => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[8]~13\);

-- Location: LCCOMB_X21_Y10_N14
\Mod11|auto_generated|divider|divider|add_sub_10_result_int[9]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_10_result_int[8]~13\ & (((\Mod11|auto_generated|divider|divider|StageOut[116]~141_combout\) # 
-- (\Mod11|auto_generated|divider|divider|StageOut[116]~199_combout\)))) # (!\Mod11|auto_generated|divider|divider|add_sub_10_result_int[8]~13\ & (!\Mod11|auto_generated|divider|divider|StageOut[116]~141_combout\ & 
-- (!\Mod11|auto_generated|divider|divider|StageOut[116]~199_combout\)))
-- \Mod11|auto_generated|divider|divider|add_sub_10_result_int[9]~15\ = CARRY((!\Mod11|auto_generated|divider|divider|StageOut[116]~141_combout\ & (!\Mod11|auto_generated|divider|divider|StageOut[116]~199_combout\ & 
-- !\Mod11|auto_generated|divider|divider|add_sub_10_result_int[8]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|StageOut[116]~141_combout\,
	datab => \Mod11|auto_generated|divider|divider|StageOut[116]~199_combout\,
	datad => VCC,
	cin => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[8]~13\,
	combout => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	cout => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[9]~15\);

-- Location: LCCOMB_X22_Y10_N10
\Mod11|auto_generated|divider|divider|add_sub_11_result_int[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ = (\Mod11|auto_generated|divider|divider|StageOut[124]~156_combout\ & (((!\Mod11|auto_generated|divider|divider|add_sub_11_result_int[4]~5\)))) # 
-- (!\Mod11|auto_generated|divider|divider|StageOut[124]~156_combout\ & ((\Mod11|auto_generated|divider|divider|StageOut[124]~214_combout\ & (!\Mod11|auto_generated|divider|divider|add_sub_11_result_int[4]~5\)) # 
-- (!\Mod11|auto_generated|divider|divider|StageOut[124]~214_combout\ & ((\Mod11|auto_generated|divider|divider|add_sub_11_result_int[4]~5\) # (GND)))))
-- \Mod11|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ = CARRY(((!\Mod11|auto_generated|divider|divider|StageOut[124]~156_combout\ & !\Mod11|auto_generated|divider|divider|StageOut[124]~214_combout\)) # 
-- (!\Mod11|auto_generated|divider|divider|add_sub_11_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|StageOut[124]~156_combout\,
	datab => \Mod11|auto_generated|divider|divider|StageOut[124]~214_combout\,
	datad => VCC,
	cin => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[4]~5\,
	combout => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	cout => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[5]~7\);

-- Location: LCCOMB_X23_Y9_N22
\Mod12|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = (((\Mod11|auto_generated|divider|divider|StageOut[141]~165_combout\) # (\Mod11|auto_generated|divider|divider|StageOut[141]~221_combout\)))
-- \Mod12|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY((\Mod11|auto_generated|divider|divider|StageOut[141]~165_combout\) # (\Mod11|auto_generated|divider|divider|StageOut[141]~221_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|StageOut[141]~165_combout\,
	datab => \Mod11|auto_generated|divider|divider|StageOut[141]~221_combout\,
	datad => VCC,
	combout => \Mod12|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Mod12|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X23_Y10_N8
\Mod12|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Mod12|auto_generated|divider|divider|StageOut[37]~122_combout\) # 
-- (\Mod12|auto_generated|divider|divider|StageOut[37]~186_combout\)))) # (!\Mod12|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Mod12|auto_generated|divider|divider|StageOut[37]~122_combout\ & 
-- (!\Mod12|auto_generated|divider|divider|StageOut[37]~186_combout\)))
-- \Mod12|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Mod12|auto_generated|divider|divider|StageOut[37]~122_combout\ & (!\Mod12|auto_generated|divider|divider|StageOut[37]~186_combout\ & 
-- !\Mod12|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|StageOut[37]~122_combout\,
	datab => \Mod12|auto_generated|divider|divider|StageOut[37]~186_combout\,
	datad => VCC,
	cin => \Mod12|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Mod12|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Mod12|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X23_Y10_N10
\Mod12|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Mod12|auto_generated|divider|divider|StageOut[38]~121_combout\) # 
-- (\Mod12|auto_generated|divider|divider|StageOut[38]~185_combout\)))) # (!\Mod12|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Mod12|auto_generated|divider|divider|StageOut[38]~121_combout\) # 
-- (\Mod12|auto_generated|divider|divider|StageOut[38]~185_combout\)))))
-- \Mod12|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Mod12|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Mod12|auto_generated|divider|divider|StageOut[38]~121_combout\) # 
-- (\Mod12|auto_generated|divider|divider|StageOut[38]~185_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|StageOut[38]~121_combout\,
	datab => \Mod12|auto_generated|divider|divider|StageOut[38]~185_combout\,
	datad => VCC,
	cin => \Mod12|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Mod12|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Mod12|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X24_Y10_N22
\Mod12|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (((\Mod12|auto_generated|divider|divider|StageOut[51]~189_combout\) # 
-- (\Mod12|auto_generated|divider|divider|StageOut[51]~125_combout\)))) # (!\Mod12|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\Mod12|auto_generated|divider|divider|StageOut[51]~189_combout\ & 
-- (!\Mod12|auto_generated|divider|divider|StageOut[51]~125_combout\)))
-- \Mod12|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\Mod12|auto_generated|divider|divider|StageOut[51]~189_combout\ & (!\Mod12|auto_generated|divider|divider|StageOut[51]~125_combout\ & 
-- !\Mod12|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|StageOut[51]~189_combout\,
	datab => \Mod12|auto_generated|divider|divider|StageOut[51]~125_combout\,
	datad => VCC,
	cin => \Mod12|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \Mod12|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \Mod12|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X24_Y10_N24
\Mod12|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((((\Mod12|auto_generated|divider|divider|StageOut[52]~124_combout\) # 
-- (\Mod12|auto_generated|divider|divider|StageOut[52]~188_combout\))))) # (!\Mod12|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((\Mod12|auto_generated|divider|divider|StageOut[52]~124_combout\) # 
-- ((\Mod12|auto_generated|divider|divider|StageOut[52]~188_combout\) # (GND))))
-- \Mod12|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY((\Mod12|auto_generated|divider|divider|StageOut[52]~124_combout\) # ((\Mod12|auto_generated|divider|divider|StageOut[52]~188_combout\) # 
-- (!\Mod12|auto_generated|divider|divider|add_sub_5_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|StageOut[52]~124_combout\,
	datab => \Mod12|auto_generated|divider|divider|StageOut[52]~188_combout\,
	datad => VCC,
	cin => \Mod12|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \Mod12|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \Mod12|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X26_Y10_N16
\Mod12|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Mod12|auto_generated|divider|divider|StageOut[60]~198_combout\) # (\Mod12|auto_generated|divider|divider|StageOut[60]~134_combout\)))
-- \Mod12|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Mod12|auto_generated|divider|divider|StageOut[60]~198_combout\) # (\Mod12|auto_generated|divider|divider|StageOut[60]~134_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|StageOut[60]~198_combout\,
	datab => \Mod12|auto_generated|divider|divider|StageOut[60]~134_combout\,
	datad => VCC,
	combout => \Mod12|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Mod12|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X26_Y10_N20
\Mod12|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Mod12|auto_generated|divider|divider|StageOut[62]~196_combout\) # 
-- (\Mod12|auto_generated|divider|divider|StageOut[62]~132_combout\)))) # (!\Mod12|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Mod12|auto_generated|divider|divider|StageOut[62]~196_combout\) # 
-- (\Mod12|auto_generated|divider|divider|StageOut[62]~132_combout\)))))
-- \Mod12|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Mod12|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Mod12|auto_generated|divider|divider|StageOut[62]~196_combout\) # 
-- (\Mod12|auto_generated|divider|divider|StageOut[62]~132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|StageOut[62]~196_combout\,
	datab => \Mod12|auto_generated|divider|divider|StageOut[62]~132_combout\,
	datad => VCC,
	cin => \Mod12|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Mod12|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Mod12|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X26_Y10_N24
\Mod12|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((((\Mod12|auto_generated|divider|divider|StageOut[64]~130_combout\) # 
-- (\Mod12|auto_generated|divider|divider|StageOut[64]~194_combout\))))) # (!\Mod12|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((\Mod12|auto_generated|divider|divider|StageOut[64]~130_combout\) # 
-- ((\Mod12|auto_generated|divider|divider|StageOut[64]~194_combout\) # (GND))))
-- \Mod12|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ = CARRY((\Mod12|auto_generated|divider|divider|StageOut[64]~130_combout\) # ((\Mod12|auto_generated|divider|divider|StageOut[64]~194_combout\) # 
-- (!\Mod12|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|StageOut[64]~130_combout\,
	datab => \Mod12|auto_generated|divider|divider|StageOut[64]~194_combout\,
	datad => VCC,
	cin => \Mod12|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	combout => \Mod12|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	cout => \Mod12|auto_generated|divider|divider|add_sub_6_result_int[5]~9\);

-- Location: LCCOMB_X23_Y11_N8
\Mod12|auto_generated|divider|divider|add_sub_6_result_int[0]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ = (\Mod11|auto_generated|divider|divider|StageOut[137]~225_combout\) # (\Mod11|auto_generated|divider|divider|StageOut[137]~169_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod11|auto_generated|divider|divider|StageOut[137]~225_combout\,
	datad => \Mod11|auto_generated|divider|divider|StageOut[137]~169_combout\,
	combout => \Mod12|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\);

-- Location: LCCOMB_X29_Y10_N8
\Mod12|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\Mod12|auto_generated|divider|divider|StageOut[73]~140_combout\) # 
-- (\Mod12|auto_generated|divider|divider|StageOut[73]~204_combout\)))) # (!\Mod12|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\Mod12|auto_generated|divider|divider|StageOut[73]~140_combout\ & 
-- (!\Mod12|auto_generated|divider|divider|StageOut[73]~204_combout\)))
-- \Mod12|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\Mod12|auto_generated|divider|divider|StageOut[73]~140_combout\ & (!\Mod12|auto_generated|divider|divider|StageOut[73]~204_combout\ & 
-- !\Mod12|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|StageOut[73]~140_combout\,
	datab => \Mod12|auto_generated|divider|divider|StageOut[73]~204_combout\,
	datad => VCC,
	cin => \Mod12|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \Mod12|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \Mod12|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X29_Y10_N10
\Mod12|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\Mod12|auto_generated|divider|divider|StageOut[74]~203_combout\) # 
-- (\Mod12|auto_generated|divider|divider|StageOut[74]~139_combout\)))) # (!\Mod12|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\Mod12|auto_generated|divider|divider|StageOut[74]~203_combout\) # 
-- (\Mod12|auto_generated|divider|divider|StageOut[74]~139_combout\)))))
-- \Mod12|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\Mod12|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\Mod12|auto_generated|divider|divider|StageOut[74]~203_combout\) # 
-- (\Mod12|auto_generated|divider|divider|StageOut[74]~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|StageOut[74]~203_combout\,
	datab => \Mod12|auto_generated|divider|divider|StageOut[74]~139_combout\,
	datad => VCC,
	cin => \Mod12|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \Mod12|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \Mod12|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X29_Y10_N18
\Mod12|auto_generated|divider|divider|add_sub_7_result_int[7]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((((\Mod12|auto_generated|divider|divider|StageOut[78]~199_combout\) # 
-- (\Mod12|auto_generated|divider|divider|StageOut[78]~135_combout\))))) # (!\Mod12|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((\Mod12|auto_generated|divider|divider|StageOut[78]~199_combout\) # 
-- ((\Mod12|auto_generated|divider|divider|StageOut[78]~135_combout\) # (GND))))
-- \Mod12|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ = CARRY((\Mod12|auto_generated|divider|divider|StageOut[78]~199_combout\) # ((\Mod12|auto_generated|divider|divider|StageOut[78]~135_combout\) # 
-- (!\Mod12|auto_generated|divider|divider|add_sub_7_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|StageOut[78]~199_combout\,
	datab => \Mod12|auto_generated|divider|divider|StageOut[78]~135_combout\,
	datad => VCC,
	cin => \Mod12|auto_generated|divider|divider|add_sub_7_result_int[6]~11\,
	combout => \Mod12|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	cout => \Mod12|auto_generated|divider|divider|add_sub_7_result_int[7]~13\);

-- Location: LCCOMB_X28_Y11_N0
\Mod12|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\Mod12|auto_generated|divider|divider|StageOut[84]~149_combout\) # (\Mod12|auto_generated|divider|divider|StageOut[84]~213_combout\)))
-- \Mod12|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\Mod12|auto_generated|divider|divider|StageOut[84]~149_combout\) # (\Mod12|auto_generated|divider|divider|StageOut[84]~213_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|StageOut[84]~149_combout\,
	datab => \Mod12|auto_generated|divider|divider|StageOut[84]~213_combout\,
	datad => VCC,
	combout => \Mod12|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \Mod12|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X28_Y11_N4
\Mod12|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\Mod12|auto_generated|divider|divider|StageOut[86]~147_combout\) # 
-- (\Mod12|auto_generated|divider|divider|StageOut[86]~211_combout\)))) # (!\Mod12|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\Mod12|auto_generated|divider|divider|StageOut[86]~147_combout\) # 
-- (\Mod12|auto_generated|divider|divider|StageOut[86]~211_combout\)))))
-- \Mod12|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\Mod12|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\Mod12|auto_generated|divider|divider|StageOut[86]~147_combout\) # 
-- (\Mod12|auto_generated|divider|divider|StageOut[86]~211_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|StageOut[86]~147_combout\,
	datab => \Mod12|auto_generated|divider|divider|StageOut[86]~211_combout\,
	datad => VCC,
	cin => \Mod12|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \Mod12|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \Mod12|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X28_Y11_N14
\Mod12|auto_generated|divider|divider|add_sub_8_result_int[8]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & (((\Mod12|auto_generated|divider|divider|StageOut[91]~142_combout\) # 
-- (\Mod12|auto_generated|divider|divider|StageOut[91]~206_combout\)))) # (!\Mod12|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & (!\Mod12|auto_generated|divider|divider|StageOut[91]~142_combout\ & 
-- (!\Mod12|auto_generated|divider|divider|StageOut[91]~206_combout\)))
-- \Mod12|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ = CARRY((!\Mod12|auto_generated|divider|divider|StageOut[91]~142_combout\ & (!\Mod12|auto_generated|divider|divider|StageOut[91]~206_combout\ & 
-- !\Mod12|auto_generated|divider|divider|add_sub_8_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|StageOut[91]~142_combout\,
	datab => \Mod12|auto_generated|divider|divider|StageOut[91]~206_combout\,
	datad => VCC,
	cin => \Mod12|auto_generated|divider|divider|add_sub_8_result_int[7]~13\,
	combout => \Mod12|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	cout => \Mod12|auto_generated|divider|divider|add_sub_8_result_int[8]~15\);

-- Location: LCCOMB_X27_Y11_N18
\Mod12|auto_generated|divider|divider|add_sub_9_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (((\Mod12|auto_generated|divider|divider|StageOut[99]~155_combout\) # 
-- (\Mod12|auto_generated|divider|divider|StageOut[99]~219_combout\)))) # (!\Mod12|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (!\Mod12|auto_generated|divider|divider|StageOut[99]~155_combout\ & 
-- (!\Mod12|auto_generated|divider|divider|StageOut[99]~219_combout\)))
-- \Mod12|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ = CARRY((!\Mod12|auto_generated|divider|divider|StageOut[99]~155_combout\ & (!\Mod12|auto_generated|divider|divider|StageOut[99]~219_combout\ & 
-- !\Mod12|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|StageOut[99]~155_combout\,
	datab => \Mod12|auto_generated|divider|divider|StageOut[99]~219_combout\,
	datad => VCC,
	cin => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	combout => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	cout => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[4]~7\);

-- Location: LCCOMB_X27_Y11_N26
\Mod12|auto_generated|divider|divider|add_sub_9_result_int[8]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & (((\Mod12|auto_generated|divider|divider|StageOut[103]~151_combout\) # 
-- (\Mod12|auto_generated|divider|divider|StageOut[103]~215_combout\)))) # (!\Mod12|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & (!\Mod12|auto_generated|divider|divider|StageOut[103]~151_combout\ & 
-- (!\Mod12|auto_generated|divider|divider|StageOut[103]~215_combout\)))
-- \Mod12|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ = CARRY((!\Mod12|auto_generated|divider|divider|StageOut[103]~151_combout\ & (!\Mod12|auto_generated|divider|divider|StageOut[103]~215_combout\ & 
-- !\Mod12|auto_generated|divider|divider|add_sub_9_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|StageOut[103]~151_combout\,
	datab => \Mod12|auto_generated|divider|divider|StageOut[103]~215_combout\,
	datad => VCC,
	cin => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[7]~13\,
	combout => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	cout => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[8]~15\);

-- Location: LCCOMB_X27_Y11_N28
\Mod12|auto_generated|divider|divider|add_sub_9_result_int[9]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((((\Mod12|auto_generated|divider|divider|StageOut[104]~150_combout\) # 
-- (\Mod12|auto_generated|divider|divider|StageOut[104]~214_combout\))))) # (!\Mod12|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((\Mod12|auto_generated|divider|divider|StageOut[104]~150_combout\) # 
-- ((\Mod12|auto_generated|divider|divider|StageOut[104]~214_combout\) # (GND))))
-- \Mod12|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ = CARRY((\Mod12|auto_generated|divider|divider|StageOut[104]~150_combout\) # ((\Mod12|auto_generated|divider|divider|StageOut[104]~214_combout\) # 
-- (!\Mod12|auto_generated|divider|divider|add_sub_9_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|StageOut[104]~150_combout\,
	datab => \Mod12|auto_generated|divider|divider|StageOut[104]~214_combout\,
	datad => VCC,
	cin => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[8]~15\,
	combout => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	cout => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[9]~17\);

-- Location: LCCOMB_X26_Y13_N2
\Mod12|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\Mod12|auto_generated|divider|divider|StageOut[108]~232_combout\) # (\Mod12|auto_generated|divider|divider|StageOut[108]~168_combout\)))
-- \Mod12|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\Mod12|auto_generated|divider|divider|StageOut[108]~232_combout\) # (\Mod12|auto_generated|divider|divider|StageOut[108]~168_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|StageOut[108]~232_combout\,
	datab => \Mod12|auto_generated|divider|divider|StageOut[108]~168_combout\,
	datad => VCC,
	combout => \Mod12|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \Mod12|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X26_Y13_N6
\Mod12|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\Mod12|auto_generated|divider|divider|StageOut[110]~230_combout\) # 
-- (\Mod12|auto_generated|divider|divider|StageOut[110]~166_combout\)))) # (!\Mod12|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\Mod12|auto_generated|divider|divider|StageOut[110]~230_combout\) # 
-- (\Mod12|auto_generated|divider|divider|StageOut[110]~166_combout\)))))
-- \Mod12|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\Mod12|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\Mod12|auto_generated|divider|divider|StageOut[110]~230_combout\) # 
-- (\Mod12|auto_generated|divider|divider|StageOut[110]~166_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|StageOut[110]~230_combout\,
	datab => \Mod12|auto_generated|divider|divider|StageOut[110]~166_combout\,
	datad => VCC,
	cin => \Mod12|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \Mod12|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \Mod12|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X26_Y13_N8
\Mod12|auto_generated|divider|divider|add_sub_10_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (((\Mod12|auto_generated|divider|divider|StageOut[111]~229_combout\) # 
-- (\Mod12|auto_generated|divider|divider|StageOut[111]~165_combout\)))) # (!\Mod12|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (!\Mod12|auto_generated|divider|divider|StageOut[111]~229_combout\ & 
-- (!\Mod12|auto_generated|divider|divider|StageOut[111]~165_combout\)))
-- \Mod12|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ = CARRY((!\Mod12|auto_generated|divider|divider|StageOut[111]~229_combout\ & (!\Mod12|auto_generated|divider|divider|StageOut[111]~165_combout\ & 
-- !\Mod12|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|StageOut[111]~229_combout\,
	datab => \Mod12|auto_generated|divider|divider|StageOut[111]~165_combout\,
	datad => VCC,
	cin => \Mod12|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	combout => \Mod12|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	cout => \Mod12|auto_generated|divider|divider|add_sub_10_result_int[4]~7\);

-- Location: LCCOMB_X26_Y13_N10
\Mod12|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ & ((((\Mod12|auto_generated|divider|divider|StageOut[112]~164_combout\) # 
-- (\Mod12|auto_generated|divider|divider|StageOut[112]~228_combout\))))) # (!\Mod12|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ & ((\Mod12|auto_generated|divider|divider|StageOut[112]~164_combout\) # 
-- ((\Mod12|auto_generated|divider|divider|StageOut[112]~228_combout\) # (GND))))
-- \Mod12|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ = CARRY((\Mod12|auto_generated|divider|divider|StageOut[112]~164_combout\) # ((\Mod12|auto_generated|divider|divider|StageOut[112]~228_combout\) # 
-- (!\Mod12|auto_generated|divider|divider|add_sub_10_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|StageOut[112]~164_combout\,
	datab => \Mod12|auto_generated|divider|divider|StageOut[112]~228_combout\,
	datad => VCC,
	cin => \Mod12|auto_generated|divider|divider|add_sub_10_result_int[4]~7\,
	combout => \Mod12|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	cout => \Mod12|auto_generated|divider|divider|add_sub_10_result_int[5]~9\);

-- Location: LCCOMB_X26_Y13_N12
\Mod12|auto_generated|divider|divider|add_sub_10_result_int[6]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ & (((\Mod12|auto_generated|divider|divider|StageOut[113]~163_combout\) # 
-- (\Mod12|auto_generated|divider|divider|StageOut[113]~227_combout\)))) # (!\Mod12|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ & (!\Mod12|auto_generated|divider|divider|StageOut[113]~163_combout\ & 
-- (!\Mod12|auto_generated|divider|divider|StageOut[113]~227_combout\)))
-- \Mod12|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ = CARRY((!\Mod12|auto_generated|divider|divider|StageOut[113]~163_combout\ & (!\Mod12|auto_generated|divider|divider|StageOut[113]~227_combout\ & 
-- !\Mod12|auto_generated|divider|divider|add_sub_10_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|StageOut[113]~163_combout\,
	datab => \Mod12|auto_generated|divider|divider|StageOut[113]~227_combout\,
	datad => VCC,
	cin => \Mod12|auto_generated|divider|divider|add_sub_10_result_int[5]~9\,
	combout => \Mod12|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	cout => \Mod12|auto_generated|divider|divider|add_sub_10_result_int[6]~11\);

-- Location: LCCOMB_X26_Y13_N14
\Mod12|auto_generated|divider|divider|add_sub_10_result_int[7]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ & ((((\Mod12|auto_generated|divider|divider|StageOut[114]~226_combout\) # 
-- (\Mod12|auto_generated|divider|divider|StageOut[114]~162_combout\))))) # (!\Mod12|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ & ((\Mod12|auto_generated|divider|divider|StageOut[114]~226_combout\) # 
-- ((\Mod12|auto_generated|divider|divider|StageOut[114]~162_combout\) # (GND))))
-- \Mod12|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ = CARRY((\Mod12|auto_generated|divider|divider|StageOut[114]~226_combout\) # ((\Mod12|auto_generated|divider|divider|StageOut[114]~162_combout\) # 
-- (!\Mod12|auto_generated|divider|divider|add_sub_10_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|StageOut[114]~226_combout\,
	datab => \Mod12|auto_generated|divider|divider|StageOut[114]~162_combout\,
	datad => VCC,
	cin => \Mod12|auto_generated|divider|divider|add_sub_10_result_int[6]~11\,
	combout => \Mod12|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	cout => \Mod12|auto_generated|divider|divider|add_sub_10_result_int[7]~13\);

-- Location: LCCOMB_X26_Y13_N16
\Mod12|auto_generated|divider|divider|add_sub_10_result_int[8]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ & (((\Mod12|auto_generated|divider|divider|StageOut[115]~225_combout\) # 
-- (\Mod12|auto_generated|divider|divider|StageOut[115]~161_combout\)))) # (!\Mod12|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ & (!\Mod12|auto_generated|divider|divider|StageOut[115]~225_combout\ & 
-- (!\Mod12|auto_generated|divider|divider|StageOut[115]~161_combout\)))
-- \Mod12|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ = CARRY((!\Mod12|auto_generated|divider|divider|StageOut[115]~225_combout\ & (!\Mod12|auto_generated|divider|divider|StageOut[115]~161_combout\ & 
-- !\Mod12|auto_generated|divider|divider|add_sub_10_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|StageOut[115]~225_combout\,
	datab => \Mod12|auto_generated|divider|divider|StageOut[115]~161_combout\,
	datad => VCC,
	cin => \Mod12|auto_generated|divider|divider|add_sub_10_result_int[7]~13\,
	combout => \Mod12|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	cout => \Mod12|auto_generated|divider|divider|add_sub_10_result_int[8]~15\);

-- Location: LCCOMB_X27_Y13_N0
\Mod12|auto_generated|divider|divider|add_sub_10_result_int[0]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\ = (\Mod11|auto_generated|divider|divider|StageOut[133]~229_combout\) # (\Mod11|auto_generated|divider|divider|StageOut[133]~174_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod11|auto_generated|divider|divider|StageOut[133]~229_combout\,
	datad => \Mod11|auto_generated|divider|divider|StageOut[133]~174_combout\,
	combout => \Mod12|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\);

-- Location: LCCOMB_X28_Y13_N4
\Mod12|auto_generated|divider|divider|add_sub_11_result_int[2]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_11_result_int[1]~3\ & (((\Mod12|auto_generated|divider|divider|StageOut[121]~242_combout\) # 
-- (\Mod12|auto_generated|divider|divider|StageOut[121]~178_combout\)))) # (!\Mod12|auto_generated|divider|divider|add_sub_11_result_int[1]~3\ & (!\Mod12|auto_generated|divider|divider|StageOut[121]~242_combout\ & 
-- (!\Mod12|auto_generated|divider|divider|StageOut[121]~178_combout\)))
-- \Mod12|auto_generated|divider|divider|add_sub_11_result_int[2]~5\ = CARRY((!\Mod12|auto_generated|divider|divider|StageOut[121]~242_combout\ & (!\Mod12|auto_generated|divider|divider|StageOut[121]~178_combout\ & 
-- !\Mod12|auto_generated|divider|divider|add_sub_11_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|StageOut[121]~242_combout\,
	datab => \Mod12|auto_generated|divider|divider|StageOut[121]~178_combout\,
	datad => VCC,
	cin => \Mod12|auto_generated|divider|divider|add_sub_11_result_int[1]~3\,
	combout => \Mod12|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\,
	cout => \Mod12|auto_generated|divider|divider|add_sub_11_result_int[2]~5\);

-- Location: LCCOMB_X28_Y13_N6
\Mod12|auto_generated|divider|divider|add_sub_11_result_int[3]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_11_result_int[2]~5\ & (((\Mod12|auto_generated|divider|divider|StageOut[122]~241_combout\) # 
-- (\Mod12|auto_generated|divider|divider|StageOut[122]~177_combout\)))) # (!\Mod12|auto_generated|divider|divider|add_sub_11_result_int[2]~5\ & ((((\Mod12|auto_generated|divider|divider|StageOut[122]~241_combout\) # 
-- (\Mod12|auto_generated|divider|divider|StageOut[122]~177_combout\)))))
-- \Mod12|auto_generated|divider|divider|add_sub_11_result_int[3]~7\ = CARRY((!\Mod12|auto_generated|divider|divider|add_sub_11_result_int[2]~5\ & ((\Mod12|auto_generated|divider|divider|StageOut[122]~241_combout\) # 
-- (\Mod12|auto_generated|divider|divider|StageOut[122]~177_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|StageOut[122]~241_combout\,
	datab => \Mod12|auto_generated|divider|divider|StageOut[122]~177_combout\,
	datad => VCC,
	cin => \Mod12|auto_generated|divider|divider|add_sub_11_result_int[2]~5\,
	combout => \Mod12|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\,
	cout => \Mod12|auto_generated|divider|divider|add_sub_11_result_int[3]~7\);

-- Location: LCCOMB_X12_Y22_N2
\Add33~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add33~2_combout\ = (almin(1) & (\Add33~1\ & VCC)) # (!almin(1) & (!\Add33~1\))
-- \Add33~3\ = CARRY((!almin(1) & !\Add33~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => almin(1),
	datad => VCC,
	cin => \Add33~1\,
	combout => \Add33~2_combout\,
	cout => \Add33~3\);

-- Location: LCCOMB_X12_Y22_N4
\Add33~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add33~4_combout\ = (almin(2) & ((GND) # (!\Add33~3\))) # (!almin(2) & (\Add33~3\ $ (GND)))
-- \Add33~5\ = CARRY((almin(2)) # (!\Add33~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => almin(2),
	datad => VCC,
	cin => \Add33~3\,
	combout => \Add33~4_combout\,
	cout => \Add33~5\);

-- Location: LCCOMB_X12_Y22_N6
\Add33~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add33~6_combout\ = (almin(3) & (\Add33~5\ & VCC)) # (!almin(3) & (!\Add33~5\))
-- \Add33~7\ = CARRY((!almin(3) & !\Add33~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => almin(3),
	datad => VCC,
	cin => \Add33~5\,
	combout => \Add33~6_combout\,
	cout => \Add33~7\);

-- Location: LCCOMB_X7_Y22_N8
\Add31~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add31~2_combout\ = (alhor(1) & (\Add31~1\ & VCC)) # (!alhor(1) & (!\Add31~1\))
-- \Add31~3\ = CARRY((!alhor(1) & !\Add31~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => alhor(1),
	datad => VCC,
	cin => \Add31~1\,
	combout => \Add31~2_combout\,
	cout => \Add31~3\);

-- Location: LCCOMB_X7_Y22_N12
\Add31~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add31~6_combout\ = (alhor(3) & (\Add31~5\ & VCC)) # (!alhor(3) & (!\Add31~5\))
-- \Add31~7\ = CARRY((!alhor(3) & !\Add31~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => alhor(3),
	datad => VCC,
	cin => \Add31~5\,
	combout => \Add31~6_combout\,
	cout => \Add31~7\);

-- Location: LCCOMB_X7_Y22_N18
\Add30~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add30~0_combout\ = alhor(0) $ (VCC)
-- \Add30~1\ = CARRY(alhor(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => alhor(0),
	datad => VCC,
	combout => \Add30~0_combout\,
	cout => \Add30~1\);

-- Location: LCCOMB_X12_Y22_N8
\Add33~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add33~8_combout\ = (almin(4) & ((GND) # (!\Add33~7\))) # (!almin(4) & (\Add33~7\ $ (GND)))
-- \Add33~9\ = CARRY((almin(4)) # (!\Add33~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => almin(4),
	datad => VCC,
	cin => \Add33~7\,
	combout => \Add33~8_combout\,
	cout => \Add33~9\);

-- Location: LCCOMB_X12_Y22_N10
\Add33~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add33~10_combout\ = almin(5) $ (!\Add33~9\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => almin(5),
	cin => \Add33~9\,
	combout => \Add33~10_combout\);

-- Location: LCCOMB_X12_Y22_N22
\Add32~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add32~10_combout\ = (almin(4) & (\Add32~9\ $ (GND))) # (!almin(4) & (!\Add32~9\ & VCC))
-- \Add32~11\ = CARRY((almin(4) & !\Add32~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => almin(4),
	datad => VCC,
	cin => \Add32~9\,
	combout => \Add32~10_combout\,
	cout => \Add32~11\);

-- Location: LCCOMB_X8_Y20_N16
\Mod13|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod13|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = almin(3) $ (VCC)
-- \Mod13|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(almin(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => almin(3),
	datad => VCC,
	combout => \Mod13|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Mod13|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X8_Y20_N18
\Mod13|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod13|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (almin(4) & (\Mod13|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!almin(4) & (!\Mod13|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Mod13|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!almin(4) & !\Mod13|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => almin(4),
	datad => VCC,
	cin => \Mod13|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Mod13|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Mod13|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X7_Y20_N6
\Mod13|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod13|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Mod13|auto_generated|divider|divider|StageOut[18]~30_combout\) # (\Mod13|auto_generated|divider|divider|StageOut[18]~31_combout\)))
-- \Mod13|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Mod13|auto_generated|divider|divider|StageOut[18]~30_combout\) # (\Mod13|auto_generated|divider|divider|StageOut[18]~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod13|auto_generated|divider|divider|StageOut[18]~30_combout\,
	datab => \Mod13|auto_generated|divider|divider|StageOut[18]~31_combout\,
	datad => VCC,
	combout => \Mod13|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Mod13|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X7_Y20_N8
\Mod13|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod13|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Mod13|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Mod13|auto_generated|divider|divider|StageOut[19]~29_combout\) # 
-- (\Mod13|auto_generated|divider|divider|StageOut[19]~28_combout\)))) # (!\Mod13|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Mod13|auto_generated|divider|divider|StageOut[19]~29_combout\ & 
-- (!\Mod13|auto_generated|divider|divider|StageOut[19]~28_combout\)))
-- \Mod13|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Mod13|auto_generated|divider|divider|StageOut[19]~29_combout\ & (!\Mod13|auto_generated|divider|divider|StageOut[19]~28_combout\ & 
-- !\Mod13|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod13|auto_generated|divider|divider|StageOut[19]~29_combout\,
	datab => \Mod13|auto_generated|divider|divider|StageOut[19]~28_combout\,
	datad => VCC,
	cin => \Mod13|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Mod13|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Mod13|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X7_Y20_N12
\Mod13|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod13|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = (\Mod13|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (((\Mod13|auto_generated|divider|divider|StageOut[21]~25_combout\) # 
-- (\Mod13|auto_generated|divider|divider|StageOut[21]~24_combout\)))) # (!\Mod13|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (!\Mod13|auto_generated|divider|divider|StageOut[21]~25_combout\ & 
-- (!\Mod13|auto_generated|divider|divider|StageOut[21]~24_combout\)))
-- \Mod13|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY((!\Mod13|auto_generated|divider|divider|StageOut[21]~25_combout\ & (!\Mod13|auto_generated|divider|divider|StageOut[21]~24_combout\ & 
-- !\Mod13|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod13|auto_generated|divider|divider|StageOut[21]~25_combout\,
	datab => \Mod13|auto_generated|divider|divider|StageOut[21]~24_combout\,
	datad => VCC,
	cin => \Mod13|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \Mod13|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \Mod13|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X6_Y20_N6
\Mod13|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod13|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Mod13|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Mod13|auto_generated|divider|divider|StageOut[25]~38_combout\) # 
-- (\Mod13|auto_generated|divider|divider|StageOut[25]~37_combout\)))) # (!\Mod13|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Mod13|auto_generated|divider|divider|StageOut[25]~38_combout\ & 
-- (!\Mod13|auto_generated|divider|divider|StageOut[25]~37_combout\)))
-- \Mod13|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Mod13|auto_generated|divider|divider|StageOut[25]~38_combout\ & (!\Mod13|auto_generated|divider|divider|StageOut[25]~37_combout\ & 
-- !\Mod13|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod13|auto_generated|divider|divider|StageOut[25]~38_combout\,
	datab => \Mod13|auto_generated|divider|divider|StageOut[25]~37_combout\,
	datad => VCC,
	cin => \Mod13|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Mod13|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Mod13|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X6_Y20_N8
\Mod13|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod13|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Mod13|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Mod13|auto_generated|divider|divider|StageOut[26]~36_combout\) # 
-- (\Mod13|auto_generated|divider|divider|StageOut[26]~44_combout\)))) # (!\Mod13|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Mod13|auto_generated|divider|divider|StageOut[26]~36_combout\) # 
-- (\Mod13|auto_generated|divider|divider|StageOut[26]~44_combout\)))))
-- \Mod13|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Mod13|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Mod13|auto_generated|divider|divider|StageOut[26]~36_combout\) # 
-- (\Mod13|auto_generated|divider|divider|StageOut[26]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod13|auto_generated|divider|divider|StageOut[26]~36_combout\,
	datab => \Mod13|auto_generated|divider|divider|StageOut[26]~44_combout\,
	datad => VCC,
	cin => \Mod13|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Mod13|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Mod13|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X26_Y22_N22
\Mod25|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod25|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = lapmin2(3) $ (VCC)
-- \Mod25|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY(lapmin2(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => lapmin2(3),
	datad => VCC,
	combout => \Mod25|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Mod25|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X27_Y22_N20
\Mod25|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod25|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Mod25|auto_generated|divider|divider|StageOut[28]~34_combout\) # (\Mod25|auto_generated|divider|divider|StageOut[28]~33_combout\)))
-- \Mod25|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Mod25|auto_generated|divider|divider|StageOut[28]~34_combout\) # (\Mod25|auto_generated|divider|divider|StageOut[28]~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod25|auto_generated|divider|divider|StageOut[28]~34_combout\,
	datab => \Mod25|auto_generated|divider|divider|StageOut[28]~33_combout\,
	datad => VCC,
	combout => \Mod25|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Mod25|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X27_Y22_N22
\Mod25|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod25|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Mod25|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Mod25|auto_generated|divider|divider|StageOut[29]~32_combout\) # 
-- (\Mod25|auto_generated|divider|divider|StageOut[29]~31_combout\)))) # (!\Mod25|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Mod25|auto_generated|divider|divider|StageOut[29]~32_combout\ & 
-- (!\Mod25|auto_generated|divider|divider|StageOut[29]~31_combout\)))
-- \Mod25|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Mod25|auto_generated|divider|divider|StageOut[29]~32_combout\ & (!\Mod25|auto_generated|divider|divider|StageOut[29]~31_combout\ & 
-- !\Mod25|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod25|auto_generated|divider|divider|StageOut[29]~32_combout\,
	datab => \Mod25|auto_generated|divider|divider|StageOut[29]~31_combout\,
	datad => VCC,
	cin => \Mod25|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Mod25|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Mod25|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X27_Y22_N26
\Mod25|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod25|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\Mod25|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (((\Mod25|auto_generated|divider|divider|StageOut[31]~27_combout\) # 
-- (\Mod25|auto_generated|divider|divider|StageOut[31]~28_combout\)))) # (!\Mod25|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\Mod25|auto_generated|divider|divider|StageOut[31]~27_combout\ & 
-- (!\Mod25|auto_generated|divider|divider|StageOut[31]~28_combout\)))
-- \Mod25|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\Mod25|auto_generated|divider|divider|StageOut[31]~27_combout\ & (!\Mod25|auto_generated|divider|divider|StageOut[31]~28_combout\ & 
-- !\Mod25|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod25|auto_generated|divider|divider|StageOut[31]~27_combout\,
	datab => \Mod25|auto_generated|divider|divider|StageOut[31]~28_combout\,
	datad => VCC,
	cin => \Mod25|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \Mod25|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \Mod25|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X27_Y22_N28
\Mod25|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod25|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = (\Mod25|auto_generated|divider|divider|StageOut[32]~26_combout\ & ((GND) # (!\Mod25|auto_generated|divider|divider|add_sub_5_result_int[4]~7\))) # 
-- (!\Mod25|auto_generated|divider|divider|StageOut[32]~26_combout\ & (\Mod25|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ $ (GND)))
-- \Mod25|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY((\Mod25|auto_generated|divider|divider|StageOut[32]~26_combout\) # (!\Mod25|auto_generated|divider|divider|add_sub_5_result_int[4]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod25|auto_generated|divider|divider|StageOut[32]~26_combout\,
	datad => VCC,
	cin => \Mod25|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \Mod25|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \Mod25|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X28_Y22_N16
\Mod25|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod25|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Mod25|auto_generated|divider|divider|StageOut[35]~35_combout\) # (\Mod25|auto_generated|divider|divider|StageOut[35]~36_combout\)))
-- \Mod25|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Mod25|auto_generated|divider|divider|StageOut[35]~35_combout\) # (\Mod25|auto_generated|divider|divider|StageOut[35]~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod25|auto_generated|divider|divider|StageOut[35]~35_combout\,
	datab => \Mod25|auto_generated|divider|divider|StageOut[35]~36_combout\,
	datad => VCC,
	combout => \Mod25|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Mod25|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X28_Y22_N18
\Mod25|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod25|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Mod25|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Mod25|auto_generated|divider|divider|StageOut[36]~42_combout\) # 
-- (\Mod25|auto_generated|divider|divider|StageOut[36]~41_combout\)))) # (!\Mod25|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Mod25|auto_generated|divider|divider|StageOut[36]~42_combout\ & 
-- (!\Mod25|auto_generated|divider|divider|StageOut[36]~41_combout\)))
-- \Mod25|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Mod25|auto_generated|divider|divider|StageOut[36]~42_combout\ & (!\Mod25|auto_generated|divider|divider|StageOut[36]~41_combout\ & 
-- !\Mod25|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod25|auto_generated|divider|divider|StageOut[36]~42_combout\,
	datab => \Mod25|auto_generated|divider|divider|StageOut[36]~41_combout\,
	datad => VCC,
	cin => \Mod25|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Mod25|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Mod25|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X22_Y25_N2
\Mod27|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod27|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = lapmin3(3) $ (VCC)
-- \Mod27|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY(lapmin3(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => lapmin3(3),
	datad => VCC,
	combout => \Mod27|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Mod27|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X23_Y25_N18
\Mod27|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod27|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Mod27|auto_generated|divider|divider|StageOut[28]~34_combout\) # (\Mod27|auto_generated|divider|divider|StageOut[28]~33_combout\)))
-- \Mod27|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Mod27|auto_generated|divider|divider|StageOut[28]~34_combout\) # (\Mod27|auto_generated|divider|divider|StageOut[28]~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod27|auto_generated|divider|divider|StageOut[28]~34_combout\,
	datab => \Mod27|auto_generated|divider|divider|StageOut[28]~33_combout\,
	datad => VCC,
	combout => \Mod27|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Mod27|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X23_Y25_N22
\Mod27|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod27|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Mod27|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Mod27|auto_generated|divider|divider|StageOut[30]~29_combout\) # 
-- (\Mod27|auto_generated|divider|divider|StageOut[30]~30_combout\)))) # (!\Mod27|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Mod27|auto_generated|divider|divider|StageOut[30]~29_combout\) # 
-- (\Mod27|auto_generated|divider|divider|StageOut[30]~30_combout\)))))
-- \Mod27|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Mod27|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Mod27|auto_generated|divider|divider|StageOut[30]~29_combout\) # 
-- (\Mod27|auto_generated|divider|divider|StageOut[30]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod27|auto_generated|divider|divider|StageOut[30]~29_combout\,
	datab => \Mod27|auto_generated|divider|divider|StageOut[30]~30_combout\,
	datad => VCC,
	cin => \Mod27|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Mod27|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Mod27|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X23_Y25_N24
\Mod27|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod27|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\Mod27|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (((\Mod27|auto_generated|divider|divider|StageOut[31]~28_combout\) # 
-- (\Mod27|auto_generated|divider|divider|StageOut[31]~27_combout\)))) # (!\Mod27|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\Mod27|auto_generated|divider|divider|StageOut[31]~28_combout\ & 
-- (!\Mod27|auto_generated|divider|divider|StageOut[31]~27_combout\)))
-- \Mod27|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\Mod27|auto_generated|divider|divider|StageOut[31]~28_combout\ & (!\Mod27|auto_generated|divider|divider|StageOut[31]~27_combout\ & 
-- !\Mod27|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod27|auto_generated|divider|divider|StageOut[31]~28_combout\,
	datab => \Mod27|auto_generated|divider|divider|StageOut[31]~27_combout\,
	datad => VCC,
	cin => \Mod27|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \Mod27|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \Mod27|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X23_Y25_N26
\Mod27|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod27|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = (\Mod27|auto_generated|divider|divider|StageOut[32]~26_combout\ & ((GND) # (!\Mod27|auto_generated|divider|divider|add_sub_5_result_int[4]~7\))) # 
-- (!\Mod27|auto_generated|divider|divider|StageOut[32]~26_combout\ & (\Mod27|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ $ (GND)))
-- \Mod27|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY((\Mod27|auto_generated|divider|divider|StageOut[32]~26_combout\) # (!\Mod27|auto_generated|divider|divider|add_sub_5_result_int[4]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod27|auto_generated|divider|divider|StageOut[32]~26_combout\,
	datad => VCC,
	cin => \Mod27|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \Mod27|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \Mod27|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X24_Y25_N14
\Mod27|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod27|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Mod27|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Mod27|auto_generated|divider|divider|StageOut[36]~41_combout\) # 
-- (\Mod27|auto_generated|divider|divider|StageOut[36]~42_combout\)))) # (!\Mod27|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Mod27|auto_generated|divider|divider|StageOut[36]~41_combout\ & 
-- (!\Mod27|auto_generated|divider|divider|StageOut[36]~42_combout\)))
-- \Mod27|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Mod27|auto_generated|divider|divider|StageOut[36]~41_combout\ & (!\Mod27|auto_generated|divider|divider|StageOut[36]~42_combout\ & 
-- !\Mod27|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod27|auto_generated|divider|divider|StageOut[36]~41_combout\,
	datab => \Mod27|auto_generated|divider|divider|StageOut[36]~42_combout\,
	datad => VCC,
	cin => \Mod27|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Mod27|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Mod27|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X24_Y25_N16
\Mod27|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod27|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Mod27|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Mod27|auto_generated|divider|divider|StageOut[37]~49_combout\) # 
-- (\Mod27|auto_generated|divider|divider|StageOut[37]~40_combout\)))) # (!\Mod27|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Mod27|auto_generated|divider|divider|StageOut[37]~49_combout\) # 
-- (\Mod27|auto_generated|divider|divider|StageOut[37]~40_combout\)))))
-- \Mod27|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Mod27|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Mod27|auto_generated|divider|divider|StageOut[37]~49_combout\) # 
-- (\Mod27|auto_generated|divider|divider|StageOut[37]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod27|auto_generated|divider|divider|StageOut[37]~49_combout\,
	datab => \Mod27|auto_generated|divider|divider|StageOut[37]~40_combout\,
	datad => VCC,
	cin => \Mod27|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Mod27|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Mod27|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X22_Y25_N16
\Mod29|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod29|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = stmin(3) $ (VCC)
-- \Mod29|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(stmin(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => stmin(3),
	datad => VCC,
	combout => \Mod29|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Mod29|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X22_Y25_N18
\Mod29|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod29|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (stmin(4) & (\Mod29|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!stmin(4) & (!\Mod29|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Mod29|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!stmin(4) & !\Mod29|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => stmin(4),
	datad => VCC,
	cin => \Mod29|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Mod29|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Mod29|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X22_Y25_N20
\Mod29|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod29|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (stmin(5) & (\Mod29|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!stmin(5) & (!\Mod29|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \Mod29|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((stmin(5) & !\Mod29|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => stmin(5),
	datad => VCC,
	cin => \Mod29|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Mod29|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Mod29|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X22_Y25_N22
\Mod29|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod29|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Mod29|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod29|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Mod29|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X21_Y25_N12
\Mod29|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod29|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Mod29|auto_generated|divider|divider|StageOut[18]~31_combout\) # (\Mod29|auto_generated|divider|divider|StageOut[18]~30_combout\)))
-- \Mod29|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Mod29|auto_generated|divider|divider|StageOut[18]~31_combout\) # (\Mod29|auto_generated|divider|divider|StageOut[18]~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod29|auto_generated|divider|divider|StageOut[18]~31_combout\,
	datab => \Mod29|auto_generated|divider|divider|StageOut[18]~30_combout\,
	datad => VCC,
	combout => \Mod29|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Mod29|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X21_Y25_N14
\Mod29|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod29|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Mod29|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Mod29|auto_generated|divider|divider|StageOut[19]~28_combout\) # 
-- (\Mod29|auto_generated|divider|divider|StageOut[19]~29_combout\)))) # (!\Mod29|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Mod29|auto_generated|divider|divider|StageOut[19]~28_combout\ & 
-- (!\Mod29|auto_generated|divider|divider|StageOut[19]~29_combout\)))
-- \Mod29|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Mod29|auto_generated|divider|divider|StageOut[19]~28_combout\ & (!\Mod29|auto_generated|divider|divider|StageOut[19]~29_combout\ & 
-- !\Mod29|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod29|auto_generated|divider|divider|StageOut[19]~28_combout\,
	datab => \Mod29|auto_generated|divider|divider|StageOut[19]~29_combout\,
	datad => VCC,
	cin => \Mod29|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Mod29|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Mod29|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X21_Y25_N16
\Mod29|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod29|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Mod29|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Mod29|auto_generated|divider|divider|StageOut[20]~26_combout\) # 
-- (\Mod29|auto_generated|divider|divider|StageOut[20]~27_combout\)))) # (!\Mod29|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Mod29|auto_generated|divider|divider|StageOut[20]~26_combout\) # 
-- (\Mod29|auto_generated|divider|divider|StageOut[20]~27_combout\)))))
-- \Mod29|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Mod29|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Mod29|auto_generated|divider|divider|StageOut[20]~26_combout\) # 
-- (\Mod29|auto_generated|divider|divider|StageOut[20]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod29|auto_generated|divider|divider|StageOut[20]~26_combout\,
	datab => \Mod29|auto_generated|divider|divider|StageOut[20]~27_combout\,
	datad => VCC,
	cin => \Mod29|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Mod29|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Mod29|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X21_Y25_N18
\Mod29|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod29|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = (\Mod29|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (((\Mod29|auto_generated|divider|divider|StageOut[21]~24_combout\) # 
-- (\Mod29|auto_generated|divider|divider|StageOut[21]~25_combout\)))) # (!\Mod29|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (!\Mod29|auto_generated|divider|divider|StageOut[21]~24_combout\ & 
-- (!\Mod29|auto_generated|divider|divider|StageOut[21]~25_combout\)))
-- \Mod29|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY((!\Mod29|auto_generated|divider|divider|StageOut[21]~24_combout\ & (!\Mod29|auto_generated|divider|divider|StageOut[21]~25_combout\ & 
-- !\Mod29|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod29|auto_generated|divider|divider|StageOut[21]~24_combout\,
	datab => \Mod29|auto_generated|divider|divider|StageOut[21]~25_combout\,
	datad => VCC,
	cin => \Mod29|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \Mod29|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \Mod29|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X21_Y25_N20
\Mod29|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod29|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Mod29|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod29|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \Mod29|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X20_Y25_N0
\Mod29|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod29|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Mod29|auto_generated|divider|divider|StageOut[24]~32_combout\) # (\Mod29|auto_generated|divider|divider|StageOut[24]~33_combout\)))
-- \Mod29|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Mod29|auto_generated|divider|divider|StageOut[24]~32_combout\) # (\Mod29|auto_generated|divider|divider|StageOut[24]~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod29|auto_generated|divider|divider|StageOut[24]~32_combout\,
	datab => \Mod29|auto_generated|divider|divider|StageOut[24]~33_combout\,
	datad => VCC,
	combout => \Mod29|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Mod29|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X20_Y25_N2
\Mod29|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod29|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Mod29|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Mod29|auto_generated|divider|divider|StageOut[25]~38_combout\) # 
-- (\Mod29|auto_generated|divider|divider|StageOut[25]~37_combout\)))) # (!\Mod29|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Mod29|auto_generated|divider|divider|StageOut[25]~38_combout\ & 
-- (!\Mod29|auto_generated|divider|divider|StageOut[25]~37_combout\)))
-- \Mod29|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Mod29|auto_generated|divider|divider|StageOut[25]~38_combout\ & (!\Mod29|auto_generated|divider|divider|StageOut[25]~37_combout\ & 
-- !\Mod29|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod29|auto_generated|divider|divider|StageOut[25]~38_combout\,
	datab => \Mod29|auto_generated|divider|divider|StageOut[25]~37_combout\,
	datad => VCC,
	cin => \Mod29|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Mod29|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Mod29|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X20_Y25_N4
\Mod29|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod29|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Mod29|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Mod29|auto_generated|divider|divider|StageOut[26]~36_combout\) # 
-- (\Mod29|auto_generated|divider|divider|StageOut[26]~44_combout\)))) # (!\Mod29|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Mod29|auto_generated|divider|divider|StageOut[26]~36_combout\) # 
-- (\Mod29|auto_generated|divider|divider|StageOut[26]~44_combout\)))))
-- \Mod29|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Mod29|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Mod29|auto_generated|divider|divider|StageOut[26]~36_combout\) # 
-- (\Mod29|auto_generated|divider|divider|StageOut[26]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod29|auto_generated|divider|divider|StageOut[26]~36_combout\,
	datab => \Mod29|auto_generated|divider|divider|StageOut[26]~44_combout\,
	datad => VCC,
	cin => \Mod29|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Mod29|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Mod29|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X20_Y25_N6
\Mod29|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod29|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\Mod29|auto_generated|divider|divider|StageOut[27]~43_combout\ & (!\Mod29|auto_generated|divider|divider|StageOut[27]~35_combout\ & 
-- !\Mod29|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod29|auto_generated|divider|divider|StageOut[27]~43_combout\,
	datab => \Mod29|auto_generated|divider|divider|StageOut[27]~35_combout\,
	datad => VCC,
	cin => \Mod29|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \Mod29|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X20_Y25_N8
\Mod29|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod29|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\ = CARRY((\Mod29|auto_generated|divider|divider|StageOut[28]~42_combout\) # ((\Mod29|auto_generated|divider|divider|StageOut[28]~34_combout\) # 
-- (!\Mod29|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod29|auto_generated|divider|divider|StageOut[28]~42_combout\,
	datab => \Mod29|auto_generated|divider|divider|StageOut[28]~34_combout\,
	datad => VCC,
	cin => \Mod29|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	cout => \Mod29|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\);

-- Location: LCCOMB_X20_Y25_N10
\Mod29|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod29|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\Mod29|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod29|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\,
	combout => \Mod29|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X22_Y19_N10
\Mod23|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod23|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = lapmin1(3) $ (VCC)
-- \Mod23|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY(lapmin1(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => lapmin1(3),
	datad => VCC,
	combout => \Mod23|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Mod23|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X22_Y19_N12
\Mod23|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod23|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (lapmin1(4) & (\Mod23|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & VCC)) # (!lapmin1(4) & (!\Mod23|auto_generated|divider|divider|add_sub_4_result_int[1]~1\))
-- \Mod23|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!lapmin1(4) & !\Mod23|auto_generated|divider|divider|add_sub_4_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => lapmin1(4),
	datad => VCC,
	cin => \Mod23|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Mod23|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Mod23|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X22_Y16_N10
\Mod23|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod23|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Mod23|auto_generated|divider|divider|StageOut[28]~34_combout\) # (\Mod23|auto_generated|divider|divider|StageOut[28]~33_combout\)))
-- \Mod23|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Mod23|auto_generated|divider|divider|StageOut[28]~34_combout\) # (\Mod23|auto_generated|divider|divider|StageOut[28]~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod23|auto_generated|divider|divider|StageOut[28]~34_combout\,
	datab => \Mod23|auto_generated|divider|divider|StageOut[28]~33_combout\,
	datad => VCC,
	combout => \Mod23|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Mod23|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X22_Y16_N12
\Mod23|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod23|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Mod23|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Mod23|auto_generated|divider|divider|StageOut[29]~32_combout\) # 
-- (\Mod23|auto_generated|divider|divider|StageOut[29]~31_combout\)))) # (!\Mod23|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Mod23|auto_generated|divider|divider|StageOut[29]~32_combout\ & 
-- (!\Mod23|auto_generated|divider|divider|StageOut[29]~31_combout\)))
-- \Mod23|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Mod23|auto_generated|divider|divider|StageOut[29]~32_combout\ & (!\Mod23|auto_generated|divider|divider|StageOut[29]~31_combout\ & 
-- !\Mod23|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod23|auto_generated|divider|divider|StageOut[29]~32_combout\,
	datab => \Mod23|auto_generated|divider|divider|StageOut[29]~31_combout\,
	datad => VCC,
	cin => \Mod23|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Mod23|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Mod23|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X22_Y16_N16
\Mod23|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod23|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\Mod23|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (((\Mod23|auto_generated|divider|divider|StageOut[31]~28_combout\) # 
-- (\Mod23|auto_generated|divider|divider|StageOut[31]~27_combout\)))) # (!\Mod23|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\Mod23|auto_generated|divider|divider|StageOut[31]~28_combout\ & 
-- (!\Mod23|auto_generated|divider|divider|StageOut[31]~27_combout\)))
-- \Mod23|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\Mod23|auto_generated|divider|divider|StageOut[31]~28_combout\ & (!\Mod23|auto_generated|divider|divider|StageOut[31]~27_combout\ & 
-- !\Mod23|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod23|auto_generated|divider|divider|StageOut[31]~28_combout\,
	datab => \Mod23|auto_generated|divider|divider|StageOut[31]~27_combout\,
	datad => VCC,
	cin => \Mod23|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \Mod23|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \Mod23|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X21_Y16_N18
\Mod23|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod23|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Mod23|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Mod23|auto_generated|divider|divider|StageOut[36]~42_combout\) # 
-- (\Mod23|auto_generated|divider|divider|StageOut[36]~41_combout\)))) # (!\Mod23|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Mod23|auto_generated|divider|divider|StageOut[36]~42_combout\ & 
-- (!\Mod23|auto_generated|divider|divider|StageOut[36]~41_combout\)))
-- \Mod23|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Mod23|auto_generated|divider|divider|StageOut[36]~42_combout\ & (!\Mod23|auto_generated|divider|divider|StageOut[36]~41_combout\ & 
-- !\Mod23|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod23|auto_generated|divider|divider|StageOut[36]~42_combout\,
	datab => \Mod23|auto_generated|divider|divider|StageOut[36]~41_combout\,
	datad => VCC,
	cin => \Mod23|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Mod23|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Mod23|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X15_Y24_N4
\Mod4|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Mod4|auto_generated|divider|divider|StageOut[24]~32_combout\) # (\Mod4|auto_generated|divider|divider|StageOut[24]~33_combout\)))
-- \Mod4|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Mod4|auto_generated|divider|divider|StageOut[24]~32_combout\) # (\Mod4|auto_generated|divider|divider|StageOut[24]~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[24]~32_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[24]~33_combout\,
	datad => VCC,
	combout => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X15_Y24_N8
\Mod4|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Mod4|auto_generated|divider|divider|StageOut[26]~36_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[26]~44_combout\)))) # (!\Mod4|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Mod4|auto_generated|divider|divider|StageOut[26]~36_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[26]~44_combout\)))))
-- \Mod4|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Mod4|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Mod4|auto_generated|divider|divider|StageOut[26]~36_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[26]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[26]~36_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[26]~44_combout\,
	datad => VCC,
	cin => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X12_Y13_N6
\Mod8|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod8|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (nday(3) & (\Mod8|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!nday(3) & (!\Mod8|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Mod8|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!nday(3) & !\Mod8|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => nday(3),
	datad => VCC,
	cin => \Mod8|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Mod8|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Mod8|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X19_Y13_N2
\Mod8|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod8|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Mod8|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Mod8|auto_generated|divider|divider|StageOut[16]~6_combout\) # 
-- (\Mod8|auto_generated|divider|divider|StageOut[16]~7_combout\)))) # (!\Mod8|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Mod8|auto_generated|divider|divider|StageOut[16]~6_combout\ & 
-- (!\Mod8|auto_generated|divider|divider|StageOut[16]~7_combout\)))
-- \Mod8|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Mod8|auto_generated|divider|divider|StageOut[16]~6_combout\ & (!\Mod8|auto_generated|divider|divider|StageOut[16]~7_combout\ & 
-- !\Mod8|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod8|auto_generated|divider|divider|StageOut[16]~6_combout\,
	datab => \Mod8|auto_generated|divider|divider|StageOut[16]~7_combout\,
	datad => VCC,
	cin => \Mod8|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Mod8|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Mod8|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X19_Y13_N4
\Mod8|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod8|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Mod8|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Mod8|auto_generated|divider|divider|StageOut[17]~4_combout\) # 
-- (\Mod8|auto_generated|divider|divider|StageOut[17]~5_combout\)))) # (!\Mod8|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Mod8|auto_generated|divider|divider|StageOut[17]~4_combout\) # 
-- (\Mod8|auto_generated|divider|divider|StageOut[17]~5_combout\)))))
-- \Mod8|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Mod8|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Mod8|auto_generated|divider|divider|StageOut[17]~4_combout\) # 
-- (\Mod8|auto_generated|divider|divider|StageOut[17]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod8|auto_generated|divider|divider|StageOut[17]~4_combout\,
	datab => \Mod8|auto_generated|divider|divider|StageOut[17]~5_combout\,
	datad => VCC,
	cin => \Mod8|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Mod8|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Mod8|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X11_Y27_N16
\Mod6|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (nms(5) & (\Mod6|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!nms(5) & (!\Mod6|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Mod6|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!nms(5) & !\Mod6|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => nms(5),
	datad => VCC,
	cin => \Mod6|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Mod6|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Mod6|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X10_Y27_N22
\Mod6|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Mod6|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Mod6|auto_generated|divider|divider|StageOut[22]~43_combout\) # 
-- (\Mod6|auto_generated|divider|divider|StageOut[22]~42_combout\)))) # (!\Mod6|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Mod6|auto_generated|divider|divider|StageOut[22]~43_combout\ & 
-- (!\Mod6|auto_generated|divider|divider|StageOut[22]~42_combout\)))
-- \Mod6|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Mod6|auto_generated|divider|divider|StageOut[22]~43_combout\ & (!\Mod6|auto_generated|divider|divider|StageOut[22]~42_combout\ & 
-- !\Mod6|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod6|auto_generated|divider|divider|StageOut[22]~43_combout\,
	datab => \Mod6|auto_generated|divider|divider|StageOut[22]~42_combout\,
	datad => VCC,
	cin => \Mod6|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Mod6|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Mod6|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X10_Y27_N26
\Mod6|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = (\Mod6|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (((\Mod6|auto_generated|divider|divider|StageOut[24]~39_combout\) # 
-- (\Mod6|auto_generated|divider|divider|StageOut[24]~38_combout\)))) # (!\Mod6|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (!\Mod6|auto_generated|divider|divider|StageOut[24]~39_combout\ & 
-- (!\Mod6|auto_generated|divider|divider|StageOut[24]~38_combout\)))
-- \Mod6|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY((!\Mod6|auto_generated|divider|divider|StageOut[24]~39_combout\ & (!\Mod6|auto_generated|divider|divider|StageOut[24]~38_combout\ & 
-- !\Mod6|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod6|auto_generated|divider|divider|StageOut[24]~39_combout\,
	datab => \Mod6|auto_generated|divider|divider|StageOut[24]~38_combout\,
	datad => VCC,
	cin => \Mod6|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \Mod6|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \Mod6|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X9_Y27_N16
\Mod6|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Mod6|auto_generated|divider|divider|StageOut[28]~51_combout\) # (\Mod6|auto_generated|divider|divider|StageOut[28]~52_combout\)))
-- \Mod6|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Mod6|auto_generated|divider|divider|StageOut[28]~51_combout\) # (\Mod6|auto_generated|divider|divider|StageOut[28]~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod6|auto_generated|divider|divider|StageOut[28]~51_combout\,
	datab => \Mod6|auto_generated|divider|divider|StageOut[28]~52_combout\,
	datad => VCC,
	combout => \Mod6|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Mod6|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X9_Y27_N18
\Mod6|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Mod6|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Mod6|auto_generated|divider|divider|StageOut[29]~49_combout\) # 
-- (\Mod6|auto_generated|divider|divider|StageOut[29]~50_combout\)))) # (!\Mod6|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Mod6|auto_generated|divider|divider|StageOut[29]~49_combout\ & 
-- (!\Mod6|auto_generated|divider|divider|StageOut[29]~50_combout\)))
-- \Mod6|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Mod6|auto_generated|divider|divider|StageOut[29]~49_combout\ & (!\Mod6|auto_generated|divider|divider|StageOut[29]~50_combout\ & 
-- !\Mod6|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod6|auto_generated|divider|divider|StageOut[29]~49_combout\,
	datab => \Mod6|auto_generated|divider|divider|StageOut[29]~50_combout\,
	datad => VCC,
	cin => \Mod6|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Mod6|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Mod6|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X9_Y27_N20
\Mod6|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Mod6|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Mod6|auto_generated|divider|divider|StageOut[30]~48_combout\) # 
-- (\Mod6|auto_generated|divider|divider|StageOut[30]~69_combout\)))) # (!\Mod6|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Mod6|auto_generated|divider|divider|StageOut[30]~48_combout\) # 
-- (\Mod6|auto_generated|divider|divider|StageOut[30]~69_combout\)))))
-- \Mod6|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Mod6|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Mod6|auto_generated|divider|divider|StageOut[30]~48_combout\) # 
-- (\Mod6|auto_generated|divider|divider|StageOut[30]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod6|auto_generated|divider|divider|StageOut[30]~48_combout\,
	datab => \Mod6|auto_generated|divider|divider|StageOut[30]~69_combout\,
	datad => VCC,
	cin => \Mod6|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Mod6|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Mod6|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X8_Y27_N20
\Mod6|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Mod6|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Mod6|auto_generated|divider|divider|StageOut[37]~58_combout\) # 
-- (\Mod6|auto_generated|divider|divider|StageOut[37]~70_combout\)))) # (!\Mod6|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Mod6|auto_generated|divider|divider|StageOut[37]~58_combout\) # 
-- (\Mod6|auto_generated|divider|divider|StageOut[37]~70_combout\)))))
-- \Mod6|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Mod6|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Mod6|auto_generated|divider|divider|StageOut[37]~58_combout\) # 
-- (\Mod6|auto_generated|divider|divider|StageOut[37]~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod6|auto_generated|divider|divider|StageOut[37]~58_combout\,
	datab => \Mod6|auto_generated|divider|divider|StageOut[37]~70_combout\,
	datad => VCC,
	cin => \Mod6|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Mod6|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Mod6|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X29_Y20_N26
\Mod19|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod19|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (lapms3(5) & (\Mod19|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!lapms3(5) & (!\Mod19|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Mod19|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!lapms3(5) & !\Mod19|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => lapms3(5),
	datad => VCC,
	cin => \Mod19|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Mod19|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Mod19|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X28_Y20_N12
\Mod19|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod19|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Mod19|auto_generated|divider|divider|StageOut[21]~44_combout\) # (\Mod19|auto_generated|divider|divider|StageOut[21]~45_combout\)))
-- \Mod19|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Mod19|auto_generated|divider|divider|StageOut[21]~44_combout\) # (\Mod19|auto_generated|divider|divider|StageOut[21]~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod19|auto_generated|divider|divider|StageOut[21]~44_combout\,
	datab => \Mod19|auto_generated|divider|divider|StageOut[21]~45_combout\,
	datad => VCC,
	combout => \Mod19|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Mod19|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X27_Y20_N18
\Mod19|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod19|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = (\Mod19|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((((\Mod19|auto_generated|divider|divider|StageOut[32]~46_combout\) # 
-- (\Mod19|auto_generated|divider|divider|StageOut[32]~67_combout\))))) # (!\Mod19|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((\Mod19|auto_generated|divider|divider|StageOut[32]~46_combout\) # 
-- ((\Mod19|auto_generated|divider|divider|StageOut[32]~67_combout\) # (GND))))
-- \Mod19|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY((\Mod19|auto_generated|divider|divider|StageOut[32]~46_combout\) # ((\Mod19|auto_generated|divider|divider|StageOut[32]~67_combout\) # 
-- (!\Mod19|auto_generated|divider|divider|add_sub_5_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod19|auto_generated|divider|divider|StageOut[32]~46_combout\,
	datab => \Mod19|auto_generated|divider|divider|StageOut[32]~67_combout\,
	datad => VCC,
	cin => \Mod19|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \Mod19|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \Mod19|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X26_Y20_N0
\Mod19|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod19|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Mod19|auto_generated|divider|divider|StageOut[35]~53_combout\) # (\Mod19|auto_generated|divider|divider|StageOut[35]~54_combout\)))
-- \Mod19|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Mod19|auto_generated|divider|divider|StageOut[35]~53_combout\) # (\Mod19|auto_generated|divider|divider|StageOut[35]~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod19|auto_generated|divider|divider|StageOut[35]~53_combout\,
	datab => \Mod19|auto_generated|divider|divider|StageOut[35]~54_combout\,
	datad => VCC,
	combout => \Mod19|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Mod19|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X26_Y20_N4
\Mod19|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod19|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Mod19|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Mod19|auto_generated|divider|divider|StageOut[37]~70_combout\) # 
-- (\Mod19|auto_generated|divider|divider|StageOut[37]~58_combout\)))) # (!\Mod19|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Mod19|auto_generated|divider|divider|StageOut[37]~70_combout\) # 
-- (\Mod19|auto_generated|divider|divider|StageOut[37]~58_combout\)))))
-- \Mod19|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Mod19|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Mod19|auto_generated|divider|divider|StageOut[37]~70_combout\) # 
-- (\Mod19|auto_generated|divider|divider|StageOut[37]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod19|auto_generated|divider|divider|StageOut[37]~70_combout\,
	datab => \Mod19|auto_generated|divider|divider|StageOut[37]~58_combout\,
	datad => VCC,
	cin => \Mod19|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Mod19|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Mod19|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X33_Y18_N8
\Mod17|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod17|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = lapms2(4) $ (VCC)
-- \Mod17|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(lapms2(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => lapms2(4),
	datad => VCC,
	combout => \Mod17|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Mod17|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X33_Y18_N10
\Mod17|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod17|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (lapms2(5) & (\Mod17|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!lapms2(5) & (!\Mod17|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Mod17|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!lapms2(5) & !\Mod17|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => lapms2(5),
	datad => VCC,
	cin => \Mod17|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Mod17|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Mod17|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X32_Y18_N26
\Mod17|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod17|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = (\Mod17|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (((\Mod17|auto_generated|divider|divider|StageOut[24]~38_combout\) # 
-- (\Mod17|auto_generated|divider|divider|StageOut[24]~39_combout\)))) # (!\Mod17|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (!\Mod17|auto_generated|divider|divider|StageOut[24]~38_combout\ & 
-- (!\Mod17|auto_generated|divider|divider|StageOut[24]~39_combout\)))
-- \Mod17|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY((!\Mod17|auto_generated|divider|divider|StageOut[24]~38_combout\ & (!\Mod17|auto_generated|divider|divider|StageOut[24]~39_combout\ & 
-- !\Mod17|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod17|auto_generated|divider|divider|StageOut[24]~38_combout\,
	datab => \Mod17|auto_generated|divider|divider|StageOut[24]~39_combout\,
	datad => VCC,
	cin => \Mod17|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \Mod17|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \Mod17|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X31_Y18_N16
\Mod17|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod17|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Mod17|auto_generated|divider|divider|StageOut[28]~51_combout\) # (\Mod17|auto_generated|divider|divider|StageOut[28]~52_combout\)))
-- \Mod17|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Mod17|auto_generated|divider|divider|StageOut[28]~51_combout\) # (\Mod17|auto_generated|divider|divider|StageOut[28]~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod17|auto_generated|divider|divider|StageOut[28]~51_combout\,
	datab => \Mod17|auto_generated|divider|divider|StageOut[28]~52_combout\,
	datad => VCC,
	combout => \Mod17|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Mod17|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X31_Y18_N18
\Mod17|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod17|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Mod17|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Mod17|auto_generated|divider|divider|StageOut[29]~49_combout\) # 
-- (\Mod17|auto_generated|divider|divider|StageOut[29]~50_combout\)))) # (!\Mod17|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Mod17|auto_generated|divider|divider|StageOut[29]~49_combout\ & 
-- (!\Mod17|auto_generated|divider|divider|StageOut[29]~50_combout\)))
-- \Mod17|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Mod17|auto_generated|divider|divider|StageOut[29]~49_combout\ & (!\Mod17|auto_generated|divider|divider|StageOut[29]~50_combout\ & 
-- !\Mod17|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod17|auto_generated|divider|divider|StageOut[29]~49_combout\,
	datab => \Mod17|auto_generated|divider|divider|StageOut[29]~50_combout\,
	datad => VCC,
	cin => \Mod17|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Mod17|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Mod17|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X31_Y18_N24
\Mod17|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod17|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = (\Mod17|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((((\Mod17|auto_generated|divider|divider|StageOut[32]~46_combout\) # 
-- (\Mod17|auto_generated|divider|divider|StageOut[32]~67_combout\))))) # (!\Mod17|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((\Mod17|auto_generated|divider|divider|StageOut[32]~46_combout\) # 
-- ((\Mod17|auto_generated|divider|divider|StageOut[32]~67_combout\) # (GND))))
-- \Mod17|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY((\Mod17|auto_generated|divider|divider|StageOut[32]~46_combout\) # ((\Mod17|auto_generated|divider|divider|StageOut[32]~67_combout\) # 
-- (!\Mod17|auto_generated|divider|divider|add_sub_5_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod17|auto_generated|divider|divider|StageOut[32]~46_combout\,
	datab => \Mod17|auto_generated|divider|divider|StageOut[32]~67_combout\,
	datad => VCC,
	cin => \Mod17|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \Mod17|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \Mod17|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X30_Y18_N2
\Mod17|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod17|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Mod17|auto_generated|divider|divider|StageOut[35]~54_combout\) # (\Mod17|auto_generated|divider|divider|StageOut[35]~53_combout\)))
-- \Mod17|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Mod17|auto_generated|divider|divider|StageOut[35]~54_combout\) # (\Mod17|auto_generated|divider|divider|StageOut[35]~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod17|auto_generated|divider|divider|StageOut[35]~54_combout\,
	datab => \Mod17|auto_generated|divider|divider|StageOut[35]~53_combout\,
	datad => VCC,
	combout => \Mod17|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Mod17|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X30_Y18_N6
\Mod17|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod17|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Mod17|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Mod17|auto_generated|divider|divider|StageOut[37]~58_combout\) # 
-- (\Mod17|auto_generated|divider|divider|StageOut[37]~70_combout\)))) # (!\Mod17|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Mod17|auto_generated|divider|divider|StageOut[37]~58_combout\) # 
-- (\Mod17|auto_generated|divider|divider|StageOut[37]~70_combout\)))))
-- \Mod17|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Mod17|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Mod17|auto_generated|divider|divider|StageOut[37]~58_combout\) # 
-- (\Mod17|auto_generated|divider|divider|StageOut[37]~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod17|auto_generated|divider|divider|StageOut[37]~58_combout\,
	datab => \Mod17|auto_generated|divider|divider|StageOut[37]~70_combout\,
	datad => VCC,
	cin => \Mod17|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Mod17|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Mod17|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X29_Y20_N10
\Mod21|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod21|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = stms(4) $ (VCC)
-- \Mod21|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(stms(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stms(4),
	datad => VCC,
	combout => \Mod21|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Mod21|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X29_Y20_N12
\Mod21|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod21|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (stms(5) & (\Mod21|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!stms(5) & (!\Mod21|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Mod21|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!stms(5) & !\Mod21|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => stms(5),
	datad => VCC,
	cin => \Mod21|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Mod21|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Mod21|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X29_Y20_N14
\Mod21|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod21|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (stms(6) & (\Mod21|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!stms(6) & (!\Mod21|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \Mod21|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((stms(6) & !\Mod21|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => stms(6),
	datad => VCC,
	cin => \Mod21|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Mod21|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Mod21|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X32_Y20_N10
\Mod21|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod21|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Mod21|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Mod21|auto_generated|divider|divider|StageOut[22]~43_combout\) # 
-- (\Mod21|auto_generated|divider|divider|StageOut[22]~42_combout\)))) # (!\Mod21|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Mod21|auto_generated|divider|divider|StageOut[22]~43_combout\ & 
-- (!\Mod21|auto_generated|divider|divider|StageOut[22]~42_combout\)))
-- \Mod21|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Mod21|auto_generated|divider|divider|StageOut[22]~43_combout\ & (!\Mod21|auto_generated|divider|divider|StageOut[22]~42_combout\ & 
-- !\Mod21|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod21|auto_generated|divider|divider|StageOut[22]~43_combout\,
	datab => \Mod21|auto_generated|divider|divider|StageOut[22]~42_combout\,
	datad => VCC,
	cin => \Mod21|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Mod21|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Mod21|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X32_Y21_N12
\Mod21|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod21|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Mod21|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Mod21|auto_generated|divider|divider|StageOut[30]~69_combout\) # 
-- (\Mod21|auto_generated|divider|divider|StageOut[30]~48_combout\)))) # (!\Mod21|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Mod21|auto_generated|divider|divider|StageOut[30]~69_combout\) # 
-- (\Mod21|auto_generated|divider|divider|StageOut[30]~48_combout\)))))
-- \Mod21|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Mod21|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Mod21|auto_generated|divider|divider|StageOut[30]~69_combout\) # 
-- (\Mod21|auto_generated|divider|divider|StageOut[30]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod21|auto_generated|divider|divider|StageOut[30]~69_combout\,
	datab => \Mod21|auto_generated|divider|divider|StageOut[30]~48_combout\,
	datad => VCC,
	cin => \Mod21|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Mod21|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Mod21|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X32_Y21_N14
\Mod21|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod21|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\Mod21|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (((\Mod21|auto_generated|divider|divider|StageOut[31]~68_combout\) # 
-- (\Mod21|auto_generated|divider|divider|StageOut[31]~47_combout\)))) # (!\Mod21|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\Mod21|auto_generated|divider|divider|StageOut[31]~68_combout\ & 
-- (!\Mod21|auto_generated|divider|divider|StageOut[31]~47_combout\)))
-- \Mod21|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\Mod21|auto_generated|divider|divider|StageOut[31]~68_combout\ & (!\Mod21|auto_generated|divider|divider|StageOut[31]~47_combout\ & 
-- !\Mod21|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod21|auto_generated|divider|divider|StageOut[31]~68_combout\,
	datab => \Mod21|auto_generated|divider|divider|StageOut[31]~47_combout\,
	datad => VCC,
	cin => \Mod21|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \Mod21|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \Mod21|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X31_Y21_N12
\Mod21|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod21|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Mod21|auto_generated|divider|divider|StageOut[35]~54_combout\) # (\Mod21|auto_generated|divider|divider|StageOut[35]~53_combout\)))
-- \Mod21|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Mod21|auto_generated|divider|divider|StageOut[35]~54_combout\) # (\Mod21|auto_generated|divider|divider|StageOut[35]~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod21|auto_generated|divider|divider|StageOut[35]~54_combout\,
	datab => \Mod21|auto_generated|divider|divider|StageOut[35]~53_combout\,
	datad => VCC,
	combout => \Mod21|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Mod21|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X31_Y21_N16
\Mod21|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod21|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Mod21|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Mod21|auto_generated|divider|divider|StageOut[37]~70_combout\) # 
-- (\Mod21|auto_generated|divider|divider|StageOut[37]~58_combout\)))) # (!\Mod21|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Mod21|auto_generated|divider|divider|StageOut[37]~70_combout\) # 
-- (\Mod21|auto_generated|divider|divider|StageOut[37]~58_combout\)))))
-- \Mod21|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Mod21|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Mod21|auto_generated|divider|divider|StageOut[37]~70_combout\) # 
-- (\Mod21|auto_generated|divider|divider|StageOut[37]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod21|auto_generated|divider|divider|StageOut[37]~70_combout\,
	datab => \Mod21|auto_generated|divider|divider|StageOut[37]~58_combout\,
	datad => VCC,
	cin => \Mod21|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Mod21|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Mod21|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X24_Y20_N26
\Mod15|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod15|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (lapms1(5) & (\Mod15|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!lapms1(5) & (!\Mod15|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Mod15|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!lapms1(5) & !\Mod15|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => lapms1(5),
	datad => VCC,
	cin => \Mod15|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Mod15|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Mod15|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X23_Y20_N24
\Mod15|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod15|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Mod15|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Mod15|auto_generated|divider|divider|StageOut[23]~40_combout\) # 
-- (\Mod15|auto_generated|divider|divider|StageOut[23]~41_combout\)))) # (!\Mod15|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Mod15|auto_generated|divider|divider|StageOut[23]~40_combout\) # 
-- (\Mod15|auto_generated|divider|divider|StageOut[23]~41_combout\)))))
-- \Mod15|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Mod15|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Mod15|auto_generated|divider|divider|StageOut[23]~40_combout\) # 
-- (\Mod15|auto_generated|divider|divider|StageOut[23]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod15|auto_generated|divider|divider|StageOut[23]~40_combout\,
	datab => \Mod15|auto_generated|divider|divider|StageOut[23]~41_combout\,
	datad => VCC,
	cin => \Mod15|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Mod15|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Mod15|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X22_Y20_N22
\Mod15|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod15|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Mod15|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Mod15|auto_generated|divider|divider|StageOut[30]~48_combout\) # 
-- (\Mod15|auto_generated|divider|divider|StageOut[30]~69_combout\)))) # (!\Mod15|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Mod15|auto_generated|divider|divider|StageOut[30]~48_combout\) # 
-- (\Mod15|auto_generated|divider|divider|StageOut[30]~69_combout\)))))
-- \Mod15|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Mod15|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Mod15|auto_generated|divider|divider|StageOut[30]~48_combout\) # 
-- (\Mod15|auto_generated|divider|divider|StageOut[30]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod15|auto_generated|divider|divider|StageOut[30]~48_combout\,
	datab => \Mod15|auto_generated|divider|divider|StageOut[30]~69_combout\,
	datad => VCC,
	cin => \Mod15|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Mod15|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Mod15|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X21_Y20_N12
\Mod15|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod15|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Mod15|auto_generated|divider|divider|StageOut[35]~53_combout\) # (\Mod15|auto_generated|divider|divider|StageOut[35]~54_combout\)))
-- \Mod15|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Mod15|auto_generated|divider|divider|StageOut[35]~53_combout\) # (\Mod15|auto_generated|divider|divider|StageOut[35]~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod15|auto_generated|divider|divider|StageOut[35]~53_combout\,
	datab => \Mod15|auto_generated|divider|divider|StageOut[35]~54_combout\,
	datad => VCC,
	combout => \Mod15|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Mod15|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X21_Y20_N16
\Mod15|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod15|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Mod15|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Mod15|auto_generated|divider|divider|StageOut[37]~70_combout\) # 
-- (\Mod15|auto_generated|divider|divider|StageOut[37]~58_combout\)))) # (!\Mod15|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Mod15|auto_generated|divider|divider|StageOut[37]~70_combout\) # 
-- (\Mod15|auto_generated|divider|divider|StageOut[37]~58_combout\)))))
-- \Mod15|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Mod15|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Mod15|auto_generated|divider|divider|StageOut[37]~70_combout\) # 
-- (\Mod15|auto_generated|divider|divider|StageOut[37]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod15|auto_generated|divider|divider|StageOut[37]~70_combout\,
	datab => \Mod15|auto_generated|divider|divider|StageOut[37]~58_combout\,
	datad => VCC,
	cin => \Mod15|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Mod15|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Mod15|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X27_Y24_N10
\Div22|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div22|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = lapmin2(3) $ (VCC)
-- \Div22|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY(lapmin2(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapmin2(3),
	datad => VCC,
	combout => \Div22|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Div22|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X27_Y24_N12
\Div22|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div22|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (lapmin2(4) & (\Div22|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & VCC)) # (!lapmin2(4) & (!\Div22|auto_generated|divider|divider|add_sub_4_result_int[1]~1\))
-- \Div22|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!lapmin2(4) & !\Div22|auto_generated|divider|divider|add_sub_4_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => lapmin2(4),
	datad => VCC,
	cin => \Div22|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Div22|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Div22|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X27_Y24_N22
\Div22|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div22|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Div22|auto_generated|divider|divider|StageOut[20]~22_combout\) # (\Div22|auto_generated|divider|divider|StageOut[20]~23_combout\)))
-- \Div22|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Div22|auto_generated|divider|divider|StageOut[20]~22_combout\) # (\Div22|auto_generated|divider|divider|StageOut[20]~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div22|auto_generated|divider|divider|StageOut[20]~22_combout\,
	datab => \Div22|auto_generated|divider|divider|StageOut[20]~23_combout\,
	datad => VCC,
	combout => \Div22|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Div22|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X27_Y24_N24
\Div22|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div22|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Div22|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Div22|auto_generated|divider|divider|StageOut[21]~21_combout\) # 
-- (\Div22|auto_generated|divider|divider|StageOut[21]~20_combout\)))) # (!\Div22|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Div22|auto_generated|divider|divider|StageOut[21]~21_combout\ & 
-- (!\Div22|auto_generated|divider|divider|StageOut[21]~20_combout\)))
-- \Div22|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Div22|auto_generated|divider|divider|StageOut[21]~21_combout\ & (!\Div22|auto_generated|divider|divider|StageOut[21]~20_combout\ & 
-- !\Div22|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div22|auto_generated|divider|divider|StageOut[21]~21_combout\,
	datab => \Div22|auto_generated|divider|divider|StageOut[21]~20_combout\,
	datad => VCC,
	cin => \Div22|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Div22|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Div22|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X27_Y24_N26
\Div22|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div22|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Div22|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Div22|auto_generated|divider|divider|StageOut[22]~18_combout\) # 
-- (\Div22|auto_generated|divider|divider|StageOut[22]~19_combout\)))) # (!\Div22|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Div22|auto_generated|divider|divider|StageOut[22]~18_combout\) # 
-- (\Div22|auto_generated|divider|divider|StageOut[22]~19_combout\)))))
-- \Div22|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Div22|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Div22|auto_generated|divider|divider|StageOut[22]~18_combout\) # 
-- (\Div22|auto_generated|divider|divider|StageOut[22]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div22|auto_generated|divider|divider|StageOut[22]~18_combout\,
	datab => \Div22|auto_generated|divider|divider|StageOut[22]~19_combout\,
	datad => VCC,
	cin => \Div22|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Div22|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Div22|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X26_Y23_N10
\Div24|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div24|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (lapmin3(4) & (\Div24|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & VCC)) # (!lapmin3(4) & (!\Div24|auto_generated|divider|divider|add_sub_4_result_int[1]~1\))
-- \Div24|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!lapmin3(4) & !\Div24|auto_generated|divider|divider|add_sub_4_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => lapmin3(4),
	datad => VCC,
	cin => \Div24|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Div24|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Div24|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X26_Y23_N12
\Div24|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div24|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (lapmin3(5) & (\Div24|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ $ (GND))) # (!lapmin3(5) & (!\Div24|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & 
-- VCC))
-- \Div24|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((lapmin3(5) & !\Div24|auto_generated|divider|divider|add_sub_4_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => lapmin3(5),
	datad => VCC,
	cin => \Div24|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Div24|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Div24|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X26_Y23_N20
\Div24|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div24|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Div24|auto_generated|divider|divider|StageOut[20]~23_combout\) # (\Div24|auto_generated|divider|divider|StageOut[20]~22_combout\)))
-- \Div24|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Div24|auto_generated|divider|divider|StageOut[20]~23_combout\) # (\Div24|auto_generated|divider|divider|StageOut[20]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div24|auto_generated|divider|divider|StageOut[20]~23_combout\,
	datab => \Div24|auto_generated|divider|divider|StageOut[20]~22_combout\,
	datad => VCC,
	combout => \Div24|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Div24|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X23_Y26_N6
\Div26|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div26|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = stmin(3) $ (VCC)
-- \Div26|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(stmin(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => stmin(3),
	datad => VCC,
	combout => \Div26|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Div26|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X23_Y26_N8
\Div26|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div26|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (stmin(4) & (\Div26|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!stmin(4) & (!\Div26|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Div26|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!stmin(4) & !\Div26|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => stmin(4),
	datad => VCC,
	cin => \Div26|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Div26|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Div26|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X23_Y26_N10
\Div26|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div26|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (stmin(5) & (\Div26|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!stmin(5) & (!\Div26|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \Div26|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((stmin(5) & !\Div26|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => stmin(5),
	datad => VCC,
	cin => \Div26|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Div26|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Div26|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X23_Y26_N18
\Div26|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div26|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Div26|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Div26|auto_generated|divider|divider|StageOut[17]~19_combout\) # 
-- (\Div26|auto_generated|divider|divider|StageOut[17]~18_combout\)))) # (!\Div26|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Div26|auto_generated|divider|divider|StageOut[17]~19_combout\) # 
-- (\Div26|auto_generated|divider|divider|StageOut[17]~18_combout\)))))
-- \Div26|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Div26|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Div26|auto_generated|divider|divider|StageOut[17]~19_combout\) # 
-- (\Div26|auto_generated|divider|divider|StageOut[17]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div26|auto_generated|divider|divider|StageOut[17]~19_combout\,
	datab => \Div26|auto_generated|divider|divider|StageOut[17]~18_combout\,
	datad => VCC,
	cin => \Div26|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Div26|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Div26|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X22_Y22_N6
\Div20|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div20|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (lapmin1(5) & (\Div20|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ $ (GND))) # (!lapmin1(5) & (!\Div20|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & 
-- VCC))
-- \Div20|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((lapmin1(5) & !\Div20|auto_generated|divider|divider|add_sub_4_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => lapmin1(5),
	datad => VCC,
	cin => \Div20|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Div20|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Div20|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X22_Y22_N20
\Div20|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div20|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Div20|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Div20|auto_generated|divider|divider|StageOut[21]~20_combout\) # 
-- (\Div20|auto_generated|divider|divider|StageOut[21]~21_combout\)))) # (!\Div20|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Div20|auto_generated|divider|divider|StageOut[21]~20_combout\ & 
-- (!\Div20|auto_generated|divider|divider|StageOut[21]~21_combout\)))
-- \Div20|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Div20|auto_generated|divider|divider|StageOut[21]~20_combout\ & (!\Div20|auto_generated|divider|divider|StageOut[21]~21_combout\ & 
-- !\Div20|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div20|auto_generated|divider|divider|StageOut[21]~20_combout\,
	datab => \Div20|auto_generated|divider|divider|StageOut[21]~21_combout\,
	datad => VCC,
	cin => \Div20|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Div20|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Div20|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X22_Y22_N22
\Div20|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div20|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Div20|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Div20|auto_generated|divider|divider|StageOut[22]~18_combout\) # 
-- (\Div20|auto_generated|divider|divider|StageOut[22]~19_combout\)))) # (!\Div20|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Div20|auto_generated|divider|divider|StageOut[22]~18_combout\) # 
-- (\Div20|auto_generated|divider|divider|StageOut[22]~19_combout\)))))
-- \Div20|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Div20|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Div20|auto_generated|divider|divider|StageOut[22]~18_combout\) # 
-- (\Div20|auto_generated|divider|divider|StageOut[22]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div20|auto_generated|divider|divider|StageOut[22]~18_combout\,
	datab => \Div20|auto_generated|divider|divider|StageOut[22]~19_combout\,
	datad => VCC,
	cin => \Div20|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Div20|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Div20|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X10_Y24_N4
\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = nmin(3) $ (VCC)
-- \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(nmin(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nmin(3),
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X10_Y24_N6
\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (nmin(4) & (\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!nmin(4) & (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!nmin(4) & !\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => nmin(4),
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X10_Y24_N8
\Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (nmin(5) & (\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!nmin(5) & (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((nmin(5) & !\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => nmin(5),
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X10_Y24_N18
\Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Div1|auto_generated|divider|divider|StageOut[15]~23_combout\) # (\Div1|auto_generated|divider|divider|StageOut[15]~22_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[15]~23_combout\) # (\Div1|auto_generated|divider|divider|StageOut[15]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[15]~23_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[15]~22_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X10_Y24_N20
\Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Div1|auto_generated|divider|divider|StageOut[16]~20_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[16]~21_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Div1|auto_generated|divider|divider|StageOut[16]~20_combout\ & 
-- (!\Div1|auto_generated|divider|divider|StageOut[16]~21_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[16]~20_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[16]~21_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[16]~20_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[16]~21_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X10_Y24_N22
\Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Div1|auto_generated|divider|divider|StageOut[17]~19_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[17]~18_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Div1|auto_generated|divider|divider|StageOut[17]~19_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[17]~18_combout\)))))
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Div1|auto_generated|divider|divider|StageOut[17]~19_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[17]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[17]~19_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[17]~18_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X10_Y24_N24
\Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[18]~16_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[18]~17_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[18]~16_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[18]~17_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X10_Y24_N26
\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X11_Y24_N16
\Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1_cout\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[20]~29_combout\) # (\Div1|auto_generated|divider|divider|StageOut[20]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[20]~29_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[20]~28_combout\,
	datad => VCC,
	cout => \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1_cout\);

-- Location: LCCOMB_X11_Y24_N18
\Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[21]~26_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[21]~27_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[21]~26_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[21]~27_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1_cout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3_cout\);

-- Location: LCCOMB_X11_Y24_N20
\Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout\ = CARRY((!\Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3_cout\ & ((\Div1|auto_generated|divider|divider|StageOut[22]~25_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[22]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[22]~25_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[22]~31_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3_cout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout\);

-- Location: LCCOMB_X11_Y24_N22
\Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[23]~24_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[23]~30_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[23]~24_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[23]~30_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X11_Y24_N24
\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X12_Y13_N24
\Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = nday(2) $ (VCC)
-- \Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(nday(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nday(2),
	datad => VCC,
	combout => \Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X12_Y13_N26
\Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (nday(3) & (\Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!nday(3) & (!\Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!nday(3) & !\Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => nday(3),
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X12_Y13_N28
\Div5|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (nday(4) & (\Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!nday(4) & (!\Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \Div5|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((nday(4) & !\Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => nday(4),
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Div5|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Div5|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X12_Y13_N30
\Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Div5|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div5|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X11_Y13_N4
\Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~1_cout\ = CARRY((\Div5|auto_generated|divider|divider|StageOut[15]~7_combout\) # (\Div5|auto_generated|divider|divider|StageOut[15]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[15]~7_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[15]~6_combout\,
	datad => VCC,
	cout => \Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~1_cout\);

-- Location: LCCOMB_X11_Y13_N6
\Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~3_cout\ = CARRY((!\Div5|auto_generated|divider|divider|StageOut[16]~5_combout\ & (!\Div5|auto_generated|divider|divider|StageOut[16]~4_combout\ & 
-- !\Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[16]~5_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[16]~4_combout\,
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~1_cout\,
	cout => \Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~3_cout\);

-- Location: LCCOMB_X11_Y13_N8
\Div5|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_4_result_int[3]~5_cout\ = CARRY((!\Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~3_cout\ & ((\Div5|auto_generated|divider|divider|StageOut[17]~3_combout\) # 
-- (\Div5|auto_generated|divider|divider|StageOut[17]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[17]~3_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[17]~2_combout\,
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~3_cout\,
	cout => \Div5|auto_generated|divider|divider|add_sub_4_result_int[3]~5_cout\);

-- Location: LCCOMB_X11_Y13_N10
\Div5|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\Div5|auto_generated|divider|divider|StageOut[18]~0_combout\ & (!\Div5|auto_generated|divider|divider|StageOut[18]~1_combout\ & 
-- !\Div5|auto_generated|divider|divider|add_sub_4_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[18]~0_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[18]~1_combout\,
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|add_sub_4_result_int[3]~5_cout\,
	cout => \Div5|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X11_Y13_N12
\Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Div5|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div5|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X22_Y9_N12
\Div9|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Div9|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Div9|auto_generated|divider|divider|StageOut[16]~66_combout\) # 
-- (\Div9|auto_generated|divider|divider|StageOut[16]~98_combout\)))) # (!\Div9|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Div9|auto_generated|divider|divider|StageOut[16]~66_combout\ & 
-- (!\Div9|auto_generated|divider|divider|StageOut[16]~98_combout\)))
-- \Div9|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Div9|auto_generated|divider|divider|StageOut[16]~66_combout\ & (!\Div9|auto_generated|divider|divider|StageOut[16]~98_combout\ & 
-- !\Div9|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|StageOut[16]~66_combout\,
	datab => \Div9|auto_generated|divider|divider|StageOut[16]~98_combout\,
	datad => VCC,
	cin => \Div9|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Div9|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Div9|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X22_Y9_N14
\Div9|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Div9|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Div9|auto_generated|divider|divider|StageOut[17]~97_combout\) # 
-- (\Div9|auto_generated|divider|divider|StageOut[17]~65_combout\)))) # (!\Div9|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Div9|auto_generated|divider|divider|StageOut[17]~97_combout\) # 
-- (\Div9|auto_generated|divider|divider|StageOut[17]~65_combout\)))))
-- \Div9|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Div9|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Div9|auto_generated|divider|divider|StageOut[17]~97_combout\) # 
-- (\Div9|auto_generated|divider|divider|StageOut[17]~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|StageOut[17]~97_combout\,
	datab => \Div9|auto_generated|divider|divider|StageOut[17]~65_combout\,
	datad => VCC,
	cin => \Div9|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Div9|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Div9|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X22_Y13_N22
\Div9|auto_generated|divider|divider|add_sub_4_result_int[0]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ = (\Mod11|auto_generated|divider|divider|StageOut[139]~223_combout\) # (\Mod11|auto_generated|divider|divider|StageOut[139]~167_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod11|auto_generated|divider|divider|StageOut[139]~223_combout\,
	datad => \Mod11|auto_generated|divider|divider|StageOut[139]~167_combout\,
	combout => \Div9|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\);

-- Location: LCCOMB_X23_Y13_N6
\Div9|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Div9|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Div9|auto_generated|divider|divider|StageOut[21]~70_combout\) # 
-- (\Div9|auto_generated|divider|divider|StageOut[21]~102_combout\)))) # (!\Div9|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Div9|auto_generated|divider|divider|StageOut[21]~70_combout\ & 
-- (!\Div9|auto_generated|divider|divider|StageOut[21]~102_combout\)))
-- \Div9|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Div9|auto_generated|divider|divider|StageOut[21]~70_combout\ & (!\Div9|auto_generated|divider|divider|StageOut[21]~102_combout\ & 
-- !\Div9|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|StageOut[21]~70_combout\,
	datab => \Div9|auto_generated|divider|divider|StageOut[21]~102_combout\,
	datad => VCC,
	cin => \Div9|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Div9|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Div9|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X23_Y13_N20
\Div9|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Div9|auto_generated|divider|divider|StageOut[25]~75_combout\) # (\Div9|auto_generated|divider|divider|StageOut[25]~107_combout\)))
-- \Div9|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Div9|auto_generated|divider|divider|StageOut[25]~75_combout\) # (\Div9|auto_generated|divider|divider|StageOut[25]~107_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|StageOut[25]~75_combout\,
	datab => \Div9|auto_generated|divider|divider|StageOut[25]~107_combout\,
	datad => VCC,
	combout => \Div9|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Div9|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X23_Y13_N24
\Div9|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Div9|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Div9|auto_generated|divider|divider|StageOut[27]~73_combout\) # 
-- (\Div9|auto_generated|divider|divider|StageOut[27]~105_combout\)))) # (!\Div9|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Div9|auto_generated|divider|divider|StageOut[27]~73_combout\) # 
-- (\Div9|auto_generated|divider|divider|StageOut[27]~105_combout\)))))
-- \Div9|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Div9|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Div9|auto_generated|divider|divider|StageOut[27]~73_combout\) # 
-- (\Div9|auto_generated|divider|divider|StageOut[27]~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|StageOut[27]~73_combout\,
	datab => \Div9|auto_generated|divider|divider|StageOut[27]~105_combout\,
	datad => VCC,
	cin => \Div9|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Div9|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Div9|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X23_Y11_N10
\Div9|auto_generated|divider|divider|add_sub_6_result_int[0]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\ = (\Mod11|auto_generated|divider|divider|StageOut[137]~225_combout\) # (\Mod11|auto_generated|divider|divider|StageOut[137]~169_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod11|auto_generated|divider|divider|StageOut[137]~225_combout\,
	datad => \Mod11|auto_generated|divider|divider|StageOut[137]~169_combout\,
	combout => \Div9|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\);

-- Location: LCCOMB_X22_Y12_N18
\Div9|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\Div9|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\Div9|auto_generated|divider|divider|StageOut[31]~78_combout\) # 
-- (\Div9|auto_generated|divider|divider|StageOut[31]~110_combout\)))) # (!\Div9|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\Div9|auto_generated|divider|divider|StageOut[31]~78_combout\ & 
-- (!\Div9|auto_generated|divider|divider|StageOut[31]~110_combout\)))
-- \Div9|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\Div9|auto_generated|divider|divider|StageOut[31]~78_combout\ & (!\Div9|auto_generated|divider|divider|StageOut[31]~110_combout\ & 
-- !\Div9|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|StageOut[31]~78_combout\,
	datab => \Div9|auto_generated|divider|divider|StageOut[31]~110_combout\,
	datad => VCC,
	cin => \Div9|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \Div9|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \Div9|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X22_Y12_N20
\Div9|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\Div9|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\Div9|auto_generated|divider|divider|StageOut[32]~109_combout\) # 
-- (\Div9|auto_generated|divider|divider|StageOut[32]~77_combout\)))) # (!\Div9|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\Div9|auto_generated|divider|divider|StageOut[32]~109_combout\) # 
-- (\Div9|auto_generated|divider|divider|StageOut[32]~77_combout\)))))
-- \Div9|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\Div9|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\Div9|auto_generated|divider|divider|StageOut[32]~109_combout\) # 
-- (\Div9|auto_generated|divider|divider|StageOut[32]~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|StageOut[32]~109_combout\,
	datab => \Div9|auto_generated|divider|divider|StageOut[32]~77_combout\,
	datad => VCC,
	cin => \Div9|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \Div9|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \Div9|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X23_Y12_N22
\Div9|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\Div9|auto_generated|divider|divider|StageOut[35]~115_combout\) # (\Div9|auto_generated|divider|divider|StageOut[35]~83_combout\)))
-- \Div9|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\Div9|auto_generated|divider|divider|StageOut[35]~115_combout\) # (\Div9|auto_generated|divider|divider|StageOut[35]~83_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|StageOut[35]~115_combout\,
	datab => \Div9|auto_generated|divider|divider|StageOut[35]~83_combout\,
	datad => VCC,
	combout => \Div9|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \Div9|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X23_Y12_N8
\Div9|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\Div9|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\Div9|auto_generated|divider|divider|StageOut[42]~117_combout\) # 
-- (\Div9|auto_generated|divider|divider|StageOut[42]~85_combout\)))) # (!\Div9|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\Div9|auto_generated|divider|divider|StageOut[42]~117_combout\) # 
-- (\Div9|auto_generated|divider|divider|StageOut[42]~85_combout\)))))
-- \Div9|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\Div9|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\Div9|auto_generated|divider|divider|StageOut[42]~117_combout\) # 
-- (\Div9|auto_generated|divider|divider|StageOut[42]~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|StageOut[42]~117_combout\,
	datab => \Div9|auto_generated|divider|divider|StageOut[42]~85_combout\,
	datad => VCC,
	cin => \Div9|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \Div9|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \Div9|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X24_Y12_N18
\Div9|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\Div9|auto_generated|divider|divider|StageOut[45]~123_combout\) # (\Div9|auto_generated|divider|divider|StageOut[45]~91_combout\)))
-- \Div9|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\Div9|auto_generated|divider|divider|StageOut[45]~123_combout\) # (\Div9|auto_generated|divider|divider|StageOut[45]~91_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|StageOut[45]~123_combout\,
	datab => \Div9|auto_generated|divider|divider|StageOut[45]~91_combout\,
	datad => VCC,
	combout => \Div9|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \Div9|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X24_Y12_N20
\Div9|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\Div9|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\Div9|auto_generated|divider|divider|StageOut[46]~122_combout\) # 
-- (\Div9|auto_generated|divider|divider|StageOut[46]~90_combout\)))) # (!\Div9|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\Div9|auto_generated|divider|divider|StageOut[46]~122_combout\ & 
-- (!\Div9|auto_generated|divider|divider|StageOut[46]~90_combout\)))
-- \Div9|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\Div9|auto_generated|divider|divider|StageOut[46]~122_combout\ & (!\Div9|auto_generated|divider|divider|StageOut[46]~90_combout\ & 
-- !\Div9|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|StageOut[46]~122_combout\,
	datab => \Div9|auto_generated|divider|divider|StageOut[46]~90_combout\,
	datad => VCC,
	cin => \Div9|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \Div9|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \Div9|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X24_Y12_N22
\Div9|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\Div9|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\Div9|auto_generated|divider|divider|StageOut[47]~121_combout\) # 
-- (\Div9|auto_generated|divider|divider|StageOut[47]~89_combout\)))) # (!\Div9|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\Div9|auto_generated|divider|divider|StageOut[47]~121_combout\) # 
-- (\Div9|auto_generated|divider|divider|StageOut[47]~89_combout\)))))
-- \Div9|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\Div9|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\Div9|auto_generated|divider|divider|StageOut[47]~121_combout\) # 
-- (\Div9|auto_generated|divider|divider|StageOut[47]~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|StageOut[47]~121_combout\,
	datab => \Div9|auto_generated|divider|divider|StageOut[47]~89_combout\,
	datad => VCC,
	cin => \Div9|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \Div9|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \Div9|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X26_Y12_N8
\Div9|auto_generated|divider|divider|add_sub_10_result_int[0]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\ = (\Mod11|auto_generated|divider|divider|StageOut[133]~229_combout\) # (\Mod11|auto_generated|divider|divider|StageOut[133]~174_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod11|auto_generated|divider|divider|StageOut[133]~229_combout\,
	datad => \Mod11|auto_generated|divider|divider|StageOut[133]~174_combout\,
	combout => \Div9|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\);

-- Location: LCCOMB_X26_Y12_N14
\Div9|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|add_sub_11_result_int[1]~1_cout\ = CARRY((\Div9|auto_generated|divider|divider|StageOut[50]~127_combout\) # (\Div9|auto_generated|divider|divider|StageOut[50]~95_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|StageOut[50]~127_combout\,
	datab => \Div9|auto_generated|divider|divider|StageOut[50]~95_combout\,
	datad => VCC,
	cout => \Div9|auto_generated|divider|divider|add_sub_11_result_int[1]~1_cout\);

-- Location: LCCOMB_X26_Y12_N16
\Div9|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|add_sub_11_result_int[2]~3_cout\ = CARRY((!\Div9|auto_generated|divider|divider|StageOut[51]~126_combout\ & (!\Div9|auto_generated|divider|divider|StageOut[51]~94_combout\ & 
-- !\Div9|auto_generated|divider|divider|add_sub_11_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|StageOut[51]~126_combout\,
	datab => \Div9|auto_generated|divider|divider|StageOut[51]~94_combout\,
	datad => VCC,
	cin => \Div9|auto_generated|divider|divider|add_sub_11_result_int[1]~1_cout\,
	cout => \Div9|auto_generated|divider|divider|add_sub_11_result_int[2]~3_cout\);

-- Location: LCCOMB_X26_Y12_N18
\Div9|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|add_sub_11_result_int[3]~5_cout\ = CARRY((!\Div9|auto_generated|divider|divider|add_sub_11_result_int[2]~3_cout\ & ((\Div9|auto_generated|divider|divider|StageOut[52]~93_combout\) # 
-- (\Div9|auto_generated|divider|divider|StageOut[52]~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|StageOut[52]~93_combout\,
	datab => \Div9|auto_generated|divider|divider|StageOut[52]~125_combout\,
	datad => VCC,
	cin => \Div9|auto_generated|divider|divider|add_sub_11_result_int[2]~3_cout\,
	cout => \Div9|auto_generated|divider|divider|add_sub_11_result_int[3]~5_cout\);

-- Location: LCCOMB_X26_Y12_N20
\Div9|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ = CARRY((!\Div9|auto_generated|divider|divider|StageOut[53]~92_combout\ & (!\Div9|auto_generated|divider|divider|StageOut[53]~124_combout\ & 
-- !\Div9|auto_generated|divider|divider|add_sub_11_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|StageOut[53]~92_combout\,
	datab => \Div9|auto_generated|divider|divider|StageOut[53]~124_combout\,
	datad => VCC,
	cin => \Div9|auto_generated|divider|divider|add_sub_11_result_int[3]~5_cout\,
	cout => \Div9|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\);

-- Location: LCCOMB_X26_Y12_N22
\Div9|auto_generated|divider|divider|add_sub_11_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ = \Div9|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div9|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\,
	combout => \Div9|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\);

-- Location: LCCOMB_X11_Y23_N8
\Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = nms(4) $ (VCC)
-- \Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(nms(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nms(4),
	datad => VCC,
	combout => \Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X11_Y23_N10
\Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (nms(5) & (\Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!nms(5) & (!\Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!nms(5) & !\Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => nms(5),
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X11_Y23_N12
\Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (nms(6) & (\Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!nms(6) & (!\Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((nms(6) & !\Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => nms(6),
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X11_Y23_N14
\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X11_Y22_N20
\Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Div3|auto_generated|divider|divider|StageOut[15]~32_combout\) # (\Div3|auto_generated|divider|divider|StageOut[15]~33_combout\)))
-- \Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Div3|auto_generated|divider|divider|StageOut[15]~32_combout\) # (\Div3|auto_generated|divider|divider|StageOut[15]~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[15]~32_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[15]~33_combout\,
	datad => VCC,
	combout => \Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X11_Y22_N22
\Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Div3|auto_generated|divider|divider|StageOut[16]~30_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[16]~31_combout\)))) # (!\Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Div3|auto_generated|divider|divider|StageOut[16]~30_combout\ & 
-- (!\Div3|auto_generated|divider|divider|StageOut[16]~31_combout\)))
-- \Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Div3|auto_generated|divider|divider|StageOut[16]~30_combout\ & (!\Div3|auto_generated|divider|divider|StageOut[16]~31_combout\ & 
-- !\Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[16]~30_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[16]~31_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X11_Y22_N24
\Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Div3|auto_generated|divider|divider|StageOut[17]~29_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[17]~28_combout\)))) # (!\Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Div3|auto_generated|divider|divider|StageOut[17]~29_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[17]~28_combout\)))))
-- \Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Div3|auto_generated|divider|divider|StageOut[17]~29_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[17]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[17]~29_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[17]~28_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X11_Y22_N26
\Div3|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\Div3|auto_generated|divider|divider|StageOut[18]~26_combout\ & (!\Div3|auto_generated|divider|divider|StageOut[18]~27_combout\ & 
-- !\Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[18]~26_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[18]~27_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \Div3|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X11_Y22_N28
\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Div3|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div3|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X10_Y22_N4
\Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Div3|auto_generated|divider|divider|StageOut[20]~39_combout\) # (\Div3|auto_generated|divider|divider|StageOut[20]~38_combout\)))
-- \Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Div3|auto_generated|divider|divider|StageOut[20]~39_combout\) # (\Div3|auto_generated|divider|divider|StageOut[20]~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[20]~39_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[20]~38_combout\,
	datad => VCC,
	combout => \Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X10_Y22_N6
\Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Div3|auto_generated|divider|divider|StageOut[21]~36_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[21]~37_combout\)))) # (!\Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Div3|auto_generated|divider|divider|StageOut[21]~36_combout\ & 
-- (!\Div3|auto_generated|divider|divider|StageOut[21]~37_combout\)))
-- \Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Div3|auto_generated|divider|divider|StageOut[21]~36_combout\ & (!\Div3|auto_generated|divider|divider|StageOut[21]~37_combout\ & 
-- !\Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[21]~36_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[21]~37_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X10_Y22_N8
\Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Div3|auto_generated|divider|divider|StageOut[22]~48_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[22]~35_combout\)))) # (!\Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Div3|auto_generated|divider|divider|StageOut[22]~48_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[22]~35_combout\)))))
-- \Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Div3|auto_generated|divider|divider|StageOut[22]~48_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[22]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[22]~48_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[22]~35_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X10_Y22_N10
\Div3|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\Div3|auto_generated|divider|divider|StageOut[23]~34_combout\ & (!\Div3|auto_generated|divider|divider|StageOut[23]~47_combout\ & 
-- !\Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[23]~34_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[23]~47_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \Div3|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X10_Y22_N12
\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \Div3|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div3|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X7_Y24_N22
\Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\ = CARRY((\Div3|auto_generated|divider|divider|StageOut[25]~45_combout\) # (\Div3|auto_generated|divider|divider|StageOut[25]~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[25]~45_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[25]~44_combout\,
	datad => VCC,
	cout => \Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\);

-- Location: LCCOMB_X7_Y24_N24
\Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\ = CARRY((!\Div3|auto_generated|divider|divider|StageOut[26]~43_combout\ & (!\Div3|auto_generated|divider|divider|StageOut[26]~42_combout\ & 
-- !\Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[26]~43_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[26]~42_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\);

-- Location: LCCOMB_X7_Y24_N26
\Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\ = CARRY((!\Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\ & ((\Div3|auto_generated|divider|divider|StageOut[27]~41_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[27]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[27]~41_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[27]~49_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\);

-- Location: LCCOMB_X7_Y24_N28
\Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\Div3|auto_generated|divider|divider|StageOut[28]~46_combout\ & (!\Div3|auto_generated|divider|divider|StageOut[28]~40_combout\ & 
-- !\Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[28]~46_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[28]~40_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X7_Y24_N30
\Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X28_Y18_N18
\Div16|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div16|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = lapms3(4) $ (VCC)
-- \Div16|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(lapms3(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapms3(4),
	datad => VCC,
	combout => \Div16|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Div16|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X28_Y18_N8
\Div16|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div16|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Div16|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Div16|auto_generated|divider|divider|StageOut[17]~28_combout\) # 
-- (\Div16|auto_generated|divider|divider|StageOut[17]~29_combout\)))) # (!\Div16|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Div16|auto_generated|divider|divider|StageOut[17]~28_combout\) # 
-- (\Div16|auto_generated|divider|divider|StageOut[17]~29_combout\)))))
-- \Div16|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Div16|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Div16|auto_generated|divider|divider|StageOut[17]~28_combout\) # 
-- (\Div16|auto_generated|divider|divider|StageOut[17]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div16|auto_generated|divider|divider|StageOut[17]~28_combout\,
	datab => \Div16|auto_generated|divider|divider|StageOut[17]~29_combout\,
	datad => VCC,
	cin => \Div16|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Div16|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Div16|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X28_Y17_N2
\Div16|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div16|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Div16|auto_generated|divider|divider|StageOut[20]~39_combout\) # (\Div16|auto_generated|divider|divider|StageOut[20]~38_combout\)))
-- \Div16|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Div16|auto_generated|divider|divider|StageOut[20]~39_combout\) # (\Div16|auto_generated|divider|divider|StageOut[20]~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div16|auto_generated|divider|divider|StageOut[20]~39_combout\,
	datab => \Div16|auto_generated|divider|divider|StageOut[20]~38_combout\,
	datad => VCC,
	combout => \Div16|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Div16|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X28_Y17_N4
\Div16|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div16|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Div16|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Div16|auto_generated|divider|divider|StageOut[21]~36_combout\) # 
-- (\Div16|auto_generated|divider|divider|StageOut[21]~37_combout\)))) # (!\Div16|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Div16|auto_generated|divider|divider|StageOut[21]~36_combout\ & 
-- (!\Div16|auto_generated|divider|divider|StageOut[21]~37_combout\)))
-- \Div16|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Div16|auto_generated|divider|divider|StageOut[21]~36_combout\ & (!\Div16|auto_generated|divider|divider|StageOut[21]~37_combout\ & 
-- !\Div16|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div16|auto_generated|divider|divider|StageOut[21]~36_combout\,
	datab => \Div16|auto_generated|divider|divider|StageOut[21]~37_combout\,
	datad => VCC,
	cin => \Div16|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Div16|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Div16|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X28_Y17_N6
\Div16|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div16|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Div16|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Div16|auto_generated|divider|divider|StageOut[22]~48_combout\) # 
-- (\Div16|auto_generated|divider|divider|StageOut[22]~35_combout\)))) # (!\Div16|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Div16|auto_generated|divider|divider|StageOut[22]~48_combout\) # 
-- (\Div16|auto_generated|divider|divider|StageOut[22]~35_combout\)))))
-- \Div16|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Div16|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Div16|auto_generated|divider|divider|StageOut[22]~48_combout\) # 
-- (\Div16|auto_generated|divider|divider|StageOut[22]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div16|auto_generated|divider|divider|StageOut[22]~48_combout\,
	datab => \Div16|auto_generated|divider|divider|StageOut[22]~35_combout\,
	datad => VCC,
	cin => \Div16|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Div16|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Div16|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X33_Y19_N16
\Div14|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div14|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (lapms2(5) & (\Div14|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!lapms2(5) & (!\Div14|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Div14|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!lapms2(5) & !\Div14|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => lapms2(5),
	datad => VCC,
	cin => \Div14|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Div14|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Div14|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X33_Y19_N18
\Div14|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div14|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (lapms2(6) & (\Div14|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!lapms2(6) & (!\Div14|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \Div14|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((lapms2(6) & !\Div14|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => lapms2(6),
	datad => VCC,
	cin => \Div14|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Div14|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Div14|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X32_Y19_N6
\Div14|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div14|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Div14|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Div14|auto_generated|divider|divider|StageOut[16]~31_combout\) # 
-- (\Div14|auto_generated|divider|divider|StageOut[16]~30_combout\)))) # (!\Div14|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Div14|auto_generated|divider|divider|StageOut[16]~31_combout\ & 
-- (!\Div14|auto_generated|divider|divider|StageOut[16]~30_combout\)))
-- \Div14|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Div14|auto_generated|divider|divider|StageOut[16]~31_combout\ & (!\Div14|auto_generated|divider|divider|StageOut[16]~30_combout\ & 
-- !\Div14|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div14|auto_generated|divider|divider|StageOut[16]~31_combout\,
	datab => \Div14|auto_generated|divider|divider|StageOut[16]~30_combout\,
	datad => VCC,
	cin => \Div14|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Div14|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Div14|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X31_Y19_N24
\Div14|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div14|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Div14|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Div14|auto_generated|divider|divider|StageOut[21]~36_combout\) # 
-- (\Div14|auto_generated|divider|divider|StageOut[21]~37_combout\)))) # (!\Div14|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Div14|auto_generated|divider|divider|StageOut[21]~36_combout\ & 
-- (!\Div14|auto_generated|divider|divider|StageOut[21]~37_combout\)))
-- \Div14|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Div14|auto_generated|divider|divider|StageOut[21]~36_combout\ & (!\Div14|auto_generated|divider|divider|StageOut[21]~37_combout\ & 
-- !\Div14|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div14|auto_generated|divider|divider|StageOut[21]~36_combout\,
	datab => \Div14|auto_generated|divider|divider|StageOut[21]~37_combout\,
	datad => VCC,
	cin => \Div14|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Div14|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Div14|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X30_Y20_N2
\Div18|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div18|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (stms(5) & (\Div18|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!stms(5) & (!\Div18|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Div18|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!stms(5) & !\Div18|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => stms(5),
	datad => VCC,
	cin => \Div18|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Div18|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Div18|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X30_Y20_N22
\Div18|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div18|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Div18|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Div18|auto_generated|divider|divider|StageOut[16]~30_combout\) # 
-- (\Div18|auto_generated|divider|divider|StageOut[16]~31_combout\)))) # (!\Div18|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Div18|auto_generated|divider|divider|StageOut[16]~30_combout\ & 
-- (!\Div18|auto_generated|divider|divider|StageOut[16]~31_combout\)))
-- \Div18|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Div18|auto_generated|divider|divider|StageOut[16]~30_combout\ & (!\Div18|auto_generated|divider|divider|StageOut[16]~31_combout\ & 
-- !\Div18|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div18|auto_generated|divider|divider|StageOut[16]~30_combout\,
	datab => \Div18|auto_generated|divider|divider|StageOut[16]~31_combout\,
	datad => VCC,
	cin => \Div18|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Div18|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Div18|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X31_Y20_N16
\Div18|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div18|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Div18|auto_generated|divider|divider|StageOut[20]~38_combout\) # (\Div18|auto_generated|divider|divider|StageOut[20]~39_combout\)))
-- \Div18|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Div18|auto_generated|divider|divider|StageOut[20]~38_combout\) # (\Div18|auto_generated|divider|divider|StageOut[20]~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div18|auto_generated|divider|divider|StageOut[20]~38_combout\,
	datab => \Div18|auto_generated|divider|divider|StageOut[20]~39_combout\,
	datad => VCC,
	combout => \Div18|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Div18|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X31_Y20_N18
\Div18|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div18|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Div18|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Div18|auto_generated|divider|divider|StageOut[21]~36_combout\) # 
-- (\Div18|auto_generated|divider|divider|StageOut[21]~37_combout\)))) # (!\Div18|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Div18|auto_generated|divider|divider|StageOut[21]~36_combout\ & 
-- (!\Div18|auto_generated|divider|divider|StageOut[21]~37_combout\)))
-- \Div18|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Div18|auto_generated|divider|divider|StageOut[21]~36_combout\ & (!\Div18|auto_generated|divider|divider|StageOut[21]~37_combout\ & 
-- !\Div18|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div18|auto_generated|divider|divider|StageOut[21]~36_combout\,
	datab => \Div18|auto_generated|divider|divider|StageOut[21]~37_combout\,
	datad => VCC,
	cin => \Div18|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Div18|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Div18|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X28_Y21_N20
\Div12|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (lapms1(6) & (\Div12|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!lapms1(6) & (!\Div12|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \Div12|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((lapms1(6) & !\Div12|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => lapms1(6),
	datad => VCC,
	cin => \Div12|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Div12|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Div12|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X28_Y21_N6
\Div12|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Div12|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Div12|auto_generated|divider|divider|StageOut[17]~28_combout\) # 
-- (\Div12|auto_generated|divider|divider|StageOut[17]~29_combout\)))) # (!\Div12|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Div12|auto_generated|divider|divider|StageOut[17]~28_combout\) # 
-- (\Div12|auto_generated|divider|divider|StageOut[17]~29_combout\)))))
-- \Div12|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Div12|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Div12|auto_generated|divider|divider|StageOut[17]~28_combout\) # 
-- (\Div12|auto_generated|divider|divider|StageOut[17]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div12|auto_generated|divider|divider|StageOut[17]~28_combout\,
	datab => \Div12|auto_generated|divider|divider|StageOut[17]~29_combout\,
	datad => VCC,
	cin => \Div12|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Div12|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Div12|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X27_Y21_N22
\Div12|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Div12|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Div12|auto_generated|divider|divider|StageOut[22]~35_combout\) # 
-- (\Div12|auto_generated|divider|divider|StageOut[22]~48_combout\)))) # (!\Div12|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Div12|auto_generated|divider|divider|StageOut[22]~35_combout\) # 
-- (\Div12|auto_generated|divider|divider|StageOut[22]~48_combout\)))))
-- \Div12|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Div12|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Div12|auto_generated|divider|divider|StageOut[22]~35_combout\) # 
-- (\Div12|auto_generated|divider|divider|StageOut[22]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div12|auto_generated|divider|divider|StageOut[22]~35_combout\,
	datab => \Div12|auto_generated|divider|divider|StageOut[22]~48_combout\,
	datad => VCC,
	cin => \Div12|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Div12|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Div12|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X12_Y20_N10
\Div10|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = almin(3) $ (VCC)
-- \Div10|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(almin(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => almin(3),
	datad => VCC,
	combout => \Div10|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Div10|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X12_Y20_N12
\Div10|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (almin(4) & (\Div10|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!almin(4) & (!\Div10|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Div10|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!almin(4) & !\Div10|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => almin(4),
	datad => VCC,
	cin => \Div10|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Div10|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Div10|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X12_Y20_N14
\Div10|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (almin(5) & (\Div10|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!almin(5) & (!\Div10|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \Div10|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((almin(5) & !\Div10|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => almin(5),
	datad => VCC,
	cin => \Div10|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Div10|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Div10|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X12_Y20_N16
\Div10|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Div10|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div10|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Div10|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X9_Y20_N10
\Div10|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Div10|auto_generated|divider|divider|StageOut[15]~22_combout\) # (\Div10|auto_generated|divider|divider|StageOut[15]~23_combout\)))
-- \Div10|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Div10|auto_generated|divider|divider|StageOut[15]~22_combout\) # (\Div10|auto_generated|divider|divider|StageOut[15]~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div10|auto_generated|divider|divider|StageOut[15]~22_combout\,
	datab => \Div10|auto_generated|divider|divider|StageOut[15]~23_combout\,
	datad => VCC,
	combout => \Div10|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Div10|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X9_Y20_N12
\Div10|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Div10|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Div10|auto_generated|divider|divider|StageOut[16]~21_combout\) # 
-- (\Div10|auto_generated|divider|divider|StageOut[16]~20_combout\)))) # (!\Div10|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Div10|auto_generated|divider|divider|StageOut[16]~21_combout\ & 
-- (!\Div10|auto_generated|divider|divider|StageOut[16]~20_combout\)))
-- \Div10|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Div10|auto_generated|divider|divider|StageOut[16]~21_combout\ & (!\Div10|auto_generated|divider|divider|StageOut[16]~20_combout\ & 
-- !\Div10|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div10|auto_generated|divider|divider|StageOut[16]~21_combout\,
	datab => \Div10|auto_generated|divider|divider|StageOut[16]~20_combout\,
	datad => VCC,
	cin => \Div10|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Div10|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Div10|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X9_Y20_N14
\Div10|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Div10|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Div10|auto_generated|divider|divider|StageOut[17]~19_combout\) # 
-- (\Div10|auto_generated|divider|divider|StageOut[17]~18_combout\)))) # (!\Div10|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Div10|auto_generated|divider|divider|StageOut[17]~19_combout\) # 
-- (\Div10|auto_generated|divider|divider|StageOut[17]~18_combout\)))))
-- \Div10|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Div10|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Div10|auto_generated|divider|divider|StageOut[17]~19_combout\) # 
-- (\Div10|auto_generated|divider|divider|StageOut[17]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div10|auto_generated|divider|divider|StageOut[17]~19_combout\,
	datab => \Div10|auto_generated|divider|divider|StageOut[17]~18_combout\,
	datad => VCC,
	cin => \Div10|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Div10|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Div10|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X9_Y20_N16
\Div10|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\Div10|auto_generated|divider|divider|StageOut[18]~17_combout\ & (!\Div10|auto_generated|divider|divider|StageOut[18]~16_combout\ & 
-- !\Div10|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div10|auto_generated|divider|divider|StageOut[18]~17_combout\,
	datab => \Div10|auto_generated|divider|divider|StageOut[18]~16_combout\,
	datad => VCC,
	cin => \Div10|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \Div10|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X9_Y20_N18
\Div10|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Div10|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div10|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \Div10|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X10_Y20_N2
\Div10|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|add_sub_5_result_int[1]~1_cout\ = CARRY((\Div10|auto_generated|divider|divider|StageOut[20]~28_combout\) # (\Div10|auto_generated|divider|divider|StageOut[20]~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div10|auto_generated|divider|divider|StageOut[20]~28_combout\,
	datab => \Div10|auto_generated|divider|divider|StageOut[20]~29_combout\,
	datad => VCC,
	cout => \Div10|auto_generated|divider|divider|add_sub_5_result_int[1]~1_cout\);

-- Location: LCCOMB_X10_Y20_N4
\Div10|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|add_sub_5_result_int[2]~3_cout\ = CARRY((!\Div10|auto_generated|divider|divider|StageOut[21]~27_combout\ & (!\Div10|auto_generated|divider|divider|StageOut[21]~26_combout\ & 
-- !\Div10|auto_generated|divider|divider|add_sub_5_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div10|auto_generated|divider|divider|StageOut[21]~27_combout\,
	datab => \Div10|auto_generated|divider|divider|StageOut[21]~26_combout\,
	datad => VCC,
	cin => \Div10|auto_generated|divider|divider|add_sub_5_result_int[1]~1_cout\,
	cout => \Div10|auto_generated|divider|divider|add_sub_5_result_int[2]~3_cout\);

-- Location: LCCOMB_X10_Y20_N6
\Div10|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout\ = CARRY((!\Div10|auto_generated|divider|divider|add_sub_5_result_int[2]~3_cout\ & ((\Div10|auto_generated|divider|divider|StageOut[22]~25_combout\) # 
-- (\Div10|auto_generated|divider|divider|StageOut[22]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div10|auto_generated|divider|divider|StageOut[22]~25_combout\,
	datab => \Div10|auto_generated|divider|divider|StageOut[22]~31_combout\,
	datad => VCC,
	cin => \Div10|auto_generated|divider|divider|add_sub_5_result_int[2]~3_cout\,
	cout => \Div10|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout\);

-- Location: LCCOMB_X10_Y20_N8
\Div10|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\Div10|auto_generated|divider|divider|StageOut[23]~30_combout\ & (!\Div10|auto_generated|divider|divider|StageOut[23]~24_combout\ & 
-- !\Div10|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div10|auto_generated|divider|divider|StageOut[23]~30_combout\,
	datab => \Div10|auto_generated|divider|divider|StageOut[23]~24_combout\,
	datad => VCC,
	cin => \Div10|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout\,
	cout => \Div10|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X10_Y20_N10
\Div10|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \Div10|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div10|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \Div10|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X19_Y9_N2
\Div8|auto_generated|divider|divider|add_sub_7_result_int[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ = (((\Div8|auto_generated|divider|divider|StageOut[49]~73_combout\) # (\Div8|auto_generated|divider|divider|StageOut[49]~107_combout\)))
-- \Div8|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ = CARRY((\Div8|auto_generated|divider|divider|StageOut[49]~73_combout\) # (\Div8|auto_generated|divider|divider|StageOut[49]~107_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|StageOut[49]~73_combout\,
	datab => \Div8|auto_generated|divider|divider|StageOut[49]~107_combout\,
	datad => VCC,
	combout => \Div8|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	cout => \Div8|auto_generated|divider|divider|add_sub_7_result_int[2]~1\);

-- Location: LCCOMB_X19_Y9_N4
\Div8|auto_generated|divider|divider|add_sub_7_result_int[3]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ = (\Div8|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (((\Div8|auto_generated|divider|divider|StageOut[50]~106_combout\) # 
-- (\Div8|auto_generated|divider|divider|StageOut[50]~72_combout\)))) # (!\Div8|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (!\Div8|auto_generated|divider|divider|StageOut[50]~106_combout\ & 
-- (!\Div8|auto_generated|divider|divider|StageOut[50]~72_combout\)))
-- \Div8|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ = CARRY((!\Div8|auto_generated|divider|divider|StageOut[50]~106_combout\ & (!\Div8|auto_generated|divider|divider|StageOut[50]~72_combout\ & 
-- !\Div8|auto_generated|divider|divider|add_sub_7_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|StageOut[50]~106_combout\,
	datab => \Div8|auto_generated|divider|divider|StageOut[50]~72_combout\,
	datad => VCC,
	cin => \Div8|auto_generated|divider|divider|add_sub_7_result_int[2]~1\,
	combout => \Div8|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	cout => \Div8|auto_generated|divider|divider|add_sub_7_result_int[3]~3\);

-- Location: LCCOMB_X19_Y9_N10
\Div8|auto_generated|divider|divider|add_sub_7_result_int[6]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ = (\Div8|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & (((\Div8|auto_generated|divider|divider|StageOut[53]~69_combout\) # 
-- (\Div8|auto_generated|divider|divider|StageOut[53]~103_combout\)))) # (!\Div8|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((((\Div8|auto_generated|divider|divider|StageOut[53]~69_combout\) # 
-- (\Div8|auto_generated|divider|divider|StageOut[53]~103_combout\)))))
-- \Div8|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ = CARRY((!\Div8|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((\Div8|auto_generated|divider|divider|StageOut[53]~69_combout\) # 
-- (\Div8|auto_generated|divider|divider|StageOut[53]~103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|StageOut[53]~69_combout\,
	datab => \Div8|auto_generated|divider|divider|StageOut[53]~103_combout\,
	datad => VCC,
	cin => \Div8|auto_generated|divider|divider|add_sub_7_result_int[5]~7\,
	combout => \Div8|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	cout => \Div8|auto_generated|divider|divider|add_sub_7_result_int[6]~9\);

-- Location: LCCOMB_X17_Y9_N8
\Div8|auto_generated|divider|divider|add_sub_8_result_int[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ = (((\Div8|auto_generated|divider|divider|StageOut[57]~80_combout\) # (\Div8|auto_generated|divider|divider|StageOut[57]~114_combout\)))
-- \Div8|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ = CARRY((\Div8|auto_generated|divider|divider|StageOut[57]~80_combout\) # (\Div8|auto_generated|divider|divider|StageOut[57]~114_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|StageOut[57]~80_combout\,
	datab => \Div8|auto_generated|divider|divider|StageOut[57]~114_combout\,
	datad => VCC,
	combout => \Div8|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	cout => \Div8|auto_generated|divider|divider|add_sub_8_result_int[2]~1\);

-- Location: LCCOMB_X17_Y9_N14
\Div8|auto_generated|divider|divider|add_sub_8_result_int[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ = (\Div8|auto_generated|divider|divider|StageOut[60]~76_combout\ & (((!\Div8|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)))) # 
-- (!\Div8|auto_generated|divider|divider|StageOut[60]~76_combout\ & ((\Div8|auto_generated|divider|divider|StageOut[60]~110_combout\ & (!\Div8|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)) # 
-- (!\Div8|auto_generated|divider|divider|StageOut[60]~110_combout\ & ((\Div8|auto_generated|divider|divider|add_sub_8_result_int[4]~5\) # (GND)))))
-- \Div8|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ = CARRY(((!\Div8|auto_generated|divider|divider|StageOut[60]~76_combout\ & !\Div8|auto_generated|divider|divider|StageOut[60]~110_combout\)) # 
-- (!\Div8|auto_generated|divider|divider|add_sub_8_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|StageOut[60]~76_combout\,
	datab => \Div8|auto_generated|divider|divider|StageOut[60]~110_combout\,
	datad => VCC,
	cin => \Div8|auto_generated|divider|divider|add_sub_8_result_int[4]~5\,
	combout => \Div8|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	cout => \Div8|auto_generated|divider|divider|add_sub_8_result_int[5]~7\);

-- Location: LCCOMB_X17_Y9_N16
\Div8|auto_generated|divider|divider|add_sub_8_result_int[6]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ = (\Div8|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & (((\Div8|auto_generated|divider|divider|StageOut[61]~109_combout\) # 
-- (\Div8|auto_generated|divider|divider|StageOut[61]~75_combout\)))) # (!\Div8|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((((\Div8|auto_generated|divider|divider|StageOut[61]~109_combout\) # 
-- (\Div8|auto_generated|divider|divider|StageOut[61]~75_combout\)))))
-- \Div8|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ = CARRY((!\Div8|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((\Div8|auto_generated|divider|divider|StageOut[61]~109_combout\) # 
-- (\Div8|auto_generated|divider|divider|StageOut[61]~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|StageOut[61]~109_combout\,
	datab => \Div8|auto_generated|divider|divider|StageOut[61]~75_combout\,
	datad => VCC,
	cin => \Div8|auto_generated|divider|divider|add_sub_8_result_int[5]~7\,
	combout => \Div8|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	cout => \Div8|auto_generated|divider|divider|add_sub_8_result_int[6]~9\);

-- Location: LCCOMB_X20_Y13_N18
\Div8|auto_generated|divider|divider|add_sub_8_result_int[1]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\ = (\Div8|auto_generated|divider|divider|StageOut[56]~86_combout\) # (\Div8|auto_generated|divider|divider|StageOut[56]~120_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div8|auto_generated|divider|divider|StageOut[56]~86_combout\,
	datad => \Div8|auto_generated|divider|divider|StageOut[56]~120_combout\,
	combout => \Div8|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\);

-- Location: LCCOMB_X17_Y13_N8
\Div8|auto_generated|divider|divider|add_sub_9_result_int[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ = (((\Div8|auto_generated|divider|divider|StageOut[65]~87_combout\) # (\Div8|auto_generated|divider|divider|StageOut[65]~121_combout\)))
-- \Div8|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ = CARRY((\Div8|auto_generated|divider|divider|StageOut[65]~87_combout\) # (\Div8|auto_generated|divider|divider|StageOut[65]~121_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|StageOut[65]~87_combout\,
	datab => \Div8|auto_generated|divider|divider|StageOut[65]~121_combout\,
	datad => VCC,
	combout => \Div8|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	cout => \Div8|auto_generated|divider|divider|add_sub_9_result_int[2]~1\);

-- Location: LCCOMB_X17_Y13_N10
\Div8|auto_generated|divider|divider|add_sub_9_result_int[3]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ = (\Div8|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ & (((\Div8|auto_generated|divider|divider|StageOut[66]~85_combout\) # 
-- (\Div8|auto_generated|divider|divider|StageOut[66]~119_combout\)))) # (!\Div8|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ & (!\Div8|auto_generated|divider|divider|StageOut[66]~85_combout\ & 
-- (!\Div8|auto_generated|divider|divider|StageOut[66]~119_combout\)))
-- \Div8|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ = CARRY((!\Div8|auto_generated|divider|divider|StageOut[66]~85_combout\ & (!\Div8|auto_generated|divider|divider|StageOut[66]~119_combout\ & 
-- !\Div8|auto_generated|divider|divider|add_sub_9_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|StageOut[66]~85_combout\,
	datab => \Div8|auto_generated|divider|divider|StageOut[66]~119_combout\,
	datad => VCC,
	cin => \Div8|auto_generated|divider|divider|add_sub_9_result_int[2]~1\,
	combout => \Div8|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	cout => \Div8|auto_generated|divider|divider|add_sub_9_result_int[3]~3\);

-- Location: LCCOMB_X17_Y13_N12
\Div8|auto_generated|divider|divider|add_sub_9_result_int[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ = (\Div8|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & ((((\Div8|auto_generated|divider|divider|StageOut[67]~118_combout\) # 
-- (\Div8|auto_generated|divider|divider|StageOut[67]~84_combout\))))) # (!\Div8|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & ((\Div8|auto_generated|divider|divider|StageOut[67]~118_combout\) # 
-- ((\Div8|auto_generated|divider|divider|StageOut[67]~84_combout\) # (GND))))
-- \Div8|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ = CARRY((\Div8|auto_generated|divider|divider|StageOut[67]~118_combout\) # ((\Div8|auto_generated|divider|divider|StageOut[67]~84_combout\) # 
-- (!\Div8|auto_generated|divider|divider|add_sub_9_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|StageOut[67]~118_combout\,
	datab => \Div8|auto_generated|divider|divider|StageOut[67]~84_combout\,
	datad => VCC,
	cin => \Div8|auto_generated|divider|divider|add_sub_9_result_int[3]~3\,
	combout => \Div8|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	cout => \Div8|auto_generated|divider|divider|add_sub_9_result_int[4]~5\);

-- Location: LCCOMB_X17_Y13_N14
\Div8|auto_generated|divider|divider|add_sub_9_result_int[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ = (\Div8|auto_generated|divider|divider|StageOut[68]~117_combout\ & (((!\Div8|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)))) # 
-- (!\Div8|auto_generated|divider|divider|StageOut[68]~117_combout\ & ((\Div8|auto_generated|divider|divider|StageOut[68]~83_combout\ & (!\Div8|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)) # 
-- (!\Div8|auto_generated|divider|divider|StageOut[68]~83_combout\ & ((\Div8|auto_generated|divider|divider|add_sub_9_result_int[4]~5\) # (GND)))))
-- \Div8|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ = CARRY(((!\Div8|auto_generated|divider|divider|StageOut[68]~117_combout\ & !\Div8|auto_generated|divider|divider|StageOut[68]~83_combout\)) # 
-- (!\Div8|auto_generated|divider|divider|add_sub_9_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|StageOut[68]~117_combout\,
	datab => \Div8|auto_generated|divider|divider|StageOut[68]~83_combout\,
	datad => VCC,
	cin => \Div8|auto_generated|divider|divider|add_sub_9_result_int[4]~5\,
	combout => \Div8|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	cout => \Div8|auto_generated|divider|divider|add_sub_9_result_int[5]~7\);

-- Location: LCCOMB_X17_Y13_N16
\Div8|auto_generated|divider|divider|add_sub_9_result_int[6]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ = (\Div8|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & (((\Div8|auto_generated|divider|divider|StageOut[69]~82_combout\) # 
-- (\Div8|auto_generated|divider|divider|StageOut[69]~116_combout\)))) # (!\Div8|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & ((((\Div8|auto_generated|divider|divider|StageOut[69]~82_combout\) # 
-- (\Div8|auto_generated|divider|divider|StageOut[69]~116_combout\)))))
-- \Div8|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ = CARRY((!\Div8|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & ((\Div8|auto_generated|divider|divider|StageOut[69]~82_combout\) # 
-- (\Div8|auto_generated|divider|divider|StageOut[69]~116_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|StageOut[69]~82_combout\,
	datab => \Div8|auto_generated|divider|divider|StageOut[69]~116_combout\,
	datad => VCC,
	cin => \Div8|auto_generated|divider|divider|add_sub_9_result_int[5]~7\,
	combout => \Div8|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	cout => \Div8|auto_generated|divider|divider|add_sub_9_result_int[6]~9\);

-- Location: LCCOMB_X16_Y11_N12
\Div8|auto_generated|divider|divider|add_sub_8_result_int[0]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|add_sub_8_result_int[0]~16_combout\ = (\Mod10|auto_generated|divider|divider|StageOut[135]~158_combout\) # (\Mod10|auto_generated|divider|divider|StageOut[135]~131_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod10|auto_generated|divider|divider|StageOut[135]~158_combout\,
	datad => \Mod10|auto_generated|divider|divider|StageOut[135]~131_combout\,
	combout => \Div8|auto_generated|divider|divider|add_sub_8_result_int[0]~16_combout\);

-- Location: LCCOMB_X16_Y11_N6
\Div8|auto_generated|divider|divider|add_sub_9_result_int[1]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\ = (\Div8|auto_generated|divider|divider|StageOut[64]~93_combout\) # (\Div8|auto_generated|divider|divider|StageOut[64]~127_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div8|auto_generated|divider|divider|StageOut[64]~93_combout\,
	datac => \Div8|auto_generated|divider|divider|StageOut[64]~127_combout\,
	combout => \Div8|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\);

-- Location: LCCOMB_X16_Y13_N2
\Div8|auto_generated|divider|divider|add_sub_10_result_int[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ = (((\Div8|auto_generated|divider|divider|StageOut[73]~128_combout\) # (\Div8|auto_generated|divider|divider|StageOut[73]~94_combout\)))
-- \Div8|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ = CARRY((\Div8|auto_generated|divider|divider|StageOut[73]~128_combout\) # (\Div8|auto_generated|divider|divider|StageOut[73]~94_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|StageOut[73]~128_combout\,
	datab => \Div8|auto_generated|divider|divider|StageOut[73]~94_combout\,
	datad => VCC,
	combout => \Div8|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	cout => \Div8|auto_generated|divider|divider|add_sub_10_result_int[2]~1\);

-- Location: LCCOMB_X16_Y13_N4
\Div8|auto_generated|divider|divider|add_sub_10_result_int[3]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ = (\Div8|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ & (((\Div8|auto_generated|divider|divider|StageOut[74]~126_combout\) # 
-- (\Div8|auto_generated|divider|divider|StageOut[74]~92_combout\)))) # (!\Div8|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ & (!\Div8|auto_generated|divider|divider|StageOut[74]~126_combout\ & 
-- (!\Div8|auto_generated|divider|divider|StageOut[74]~92_combout\)))
-- \Div8|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ = CARRY((!\Div8|auto_generated|divider|divider|StageOut[74]~126_combout\ & (!\Div8|auto_generated|divider|divider|StageOut[74]~92_combout\ & 
-- !\Div8|auto_generated|divider|divider|add_sub_10_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|StageOut[74]~126_combout\,
	datab => \Div8|auto_generated|divider|divider|StageOut[74]~92_combout\,
	datad => VCC,
	cin => \Div8|auto_generated|divider|divider|add_sub_10_result_int[2]~1\,
	combout => \Div8|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	cout => \Div8|auto_generated|divider|divider|add_sub_10_result_int[3]~3\);

-- Location: LCCOMB_X16_Y13_N6
\Div8|auto_generated|divider|divider|add_sub_10_result_int[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ = (\Div8|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ & ((((\Div8|auto_generated|divider|divider|StageOut[75]~125_combout\) # 
-- (\Div8|auto_generated|divider|divider|StageOut[75]~91_combout\))))) # (!\Div8|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ & ((\Div8|auto_generated|divider|divider|StageOut[75]~125_combout\) # 
-- ((\Div8|auto_generated|divider|divider|StageOut[75]~91_combout\) # (GND))))
-- \Div8|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ = CARRY((\Div8|auto_generated|divider|divider|StageOut[75]~125_combout\) # ((\Div8|auto_generated|divider|divider|StageOut[75]~91_combout\) # 
-- (!\Div8|auto_generated|divider|divider|add_sub_10_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|StageOut[75]~125_combout\,
	datab => \Div8|auto_generated|divider|divider|StageOut[75]~91_combout\,
	datad => VCC,
	cin => \Div8|auto_generated|divider|divider|add_sub_10_result_int[3]~3\,
	combout => \Div8|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	cout => \Div8|auto_generated|divider|divider|add_sub_10_result_int[4]~5\);

-- Location: LCCOMB_X16_Y13_N8
\Div8|auto_generated|divider|divider|add_sub_10_result_int[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ = (\Div8|auto_generated|divider|divider|StageOut[76]~90_combout\ & (((!\Div8|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)))) # 
-- (!\Div8|auto_generated|divider|divider|StageOut[76]~90_combout\ & ((\Div8|auto_generated|divider|divider|StageOut[76]~124_combout\ & (!\Div8|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)) # 
-- (!\Div8|auto_generated|divider|divider|StageOut[76]~124_combout\ & ((\Div8|auto_generated|divider|divider|add_sub_10_result_int[4]~5\) # (GND)))))
-- \Div8|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ = CARRY(((!\Div8|auto_generated|divider|divider|StageOut[76]~90_combout\ & !\Div8|auto_generated|divider|divider|StageOut[76]~124_combout\)) # 
-- (!\Div8|auto_generated|divider|divider|add_sub_10_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|StageOut[76]~90_combout\,
	datab => \Div8|auto_generated|divider|divider|StageOut[76]~124_combout\,
	datad => VCC,
	cin => \Div8|auto_generated|divider|divider|add_sub_10_result_int[4]~5\,
	combout => \Div8|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	cout => \Div8|auto_generated|divider|divider|add_sub_10_result_int[5]~7\);

-- Location: LCCOMB_X16_Y13_N10
\Div8|auto_generated|divider|divider|add_sub_10_result_int[6]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ = (\Div8|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & (((\Div8|auto_generated|divider|divider|StageOut[77]~89_combout\) # 
-- (\Div8|auto_generated|divider|divider|StageOut[77]~123_combout\)))) # (!\Div8|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & ((((\Div8|auto_generated|divider|divider|StageOut[77]~89_combout\) # 
-- (\Div8|auto_generated|divider|divider|StageOut[77]~123_combout\)))))
-- \Div8|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ = CARRY((!\Div8|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & ((\Div8|auto_generated|divider|divider|StageOut[77]~89_combout\) # 
-- (\Div8|auto_generated|divider|divider|StageOut[77]~123_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|StageOut[77]~89_combout\,
	datab => \Div8|auto_generated|divider|divider|StageOut[77]~123_combout\,
	datad => VCC,
	cin => \Div8|auto_generated|divider|divider|add_sub_10_result_int[5]~7\,
	combout => \Div8|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	cout => \Div8|auto_generated|divider|divider|add_sub_10_result_int[6]~9\);

-- Location: LCCOMB_X16_Y13_N12
\Div8|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\ = CARRY((!\Div8|auto_generated|divider|divider|StageOut[78]~122_combout\ & (!\Div8|auto_generated|divider|divider|StageOut[78]~88_combout\ & 
-- !\Div8|auto_generated|divider|divider|add_sub_10_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|StageOut[78]~122_combout\,
	datab => \Div8|auto_generated|divider|divider|StageOut[78]~88_combout\,
	datad => VCC,
	cin => \Div8|auto_generated|divider|divider|add_sub_10_result_int[6]~9\,
	cout => \Div8|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\);

-- Location: LCCOMB_X16_Y13_N14
\Div8|auto_generated|divider|divider|add_sub_10_result_int[8]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ = \Div8|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div8|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\,
	combout => \Div8|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\);

-- Location: LCCOMB_X17_Y10_N6
\Div8|auto_generated|divider|divider|add_sub_9_result_int[0]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|add_sub_9_result_int[0]~16_combout\ = (\Mod10|auto_generated|divider|divider|StageOut[134]~136_combout\) # (\Mod10|auto_generated|divider|divider|StageOut[134]~159_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod10|auto_generated|divider|divider|StageOut[134]~136_combout\,
	datac => \Mod10|auto_generated|divider|divider|StageOut[134]~159_combout\,
	combout => \Div8|auto_generated|divider|divider|add_sub_9_result_int[0]~16_combout\);

-- Location: LCCOMB_X17_Y10_N24
\Div8|auto_generated|divider|divider|add_sub_10_result_int[1]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\ = (\Div8|auto_generated|divider|divider|StageOut[72]~100_combout\) # (\Div8|auto_generated|divider|divider|StageOut[72]~134_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|StageOut[72]~100_combout\,
	datad => \Div8|auto_generated|divider|divider|StageOut[72]~134_combout\,
	combout => \Div8|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\);

-- Location: LCCOMB_X19_Y14_N16
\Div8|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|add_sub_11_result_int[2]~1_cout\ = CARRY((\Div8|auto_generated|divider|divider|StageOut[81]~101_combout\) # (\Div8|auto_generated|divider|divider|StageOut[81]~135_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|StageOut[81]~101_combout\,
	datab => \Div8|auto_generated|divider|divider|StageOut[81]~135_combout\,
	datad => VCC,
	cout => \Div8|auto_generated|divider|divider|add_sub_11_result_int[2]~1_cout\);

-- Location: LCCOMB_X19_Y14_N18
\Div8|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|add_sub_11_result_int[3]~3_cout\ = CARRY((!\Div8|auto_generated|divider|divider|StageOut[82]~99_combout\ & (!\Div8|auto_generated|divider|divider|StageOut[82]~133_combout\ & 
-- !\Div8|auto_generated|divider|divider|add_sub_11_result_int[2]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|StageOut[82]~99_combout\,
	datab => \Div8|auto_generated|divider|divider|StageOut[82]~133_combout\,
	datad => VCC,
	cin => \Div8|auto_generated|divider|divider|add_sub_11_result_int[2]~1_cout\,
	cout => \Div8|auto_generated|divider|divider|add_sub_11_result_int[3]~3_cout\);

-- Location: LCCOMB_X19_Y14_N20
\Div8|auto_generated|divider|divider|add_sub_11_result_int[4]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|add_sub_11_result_int[4]~5_cout\ = CARRY((\Div8|auto_generated|divider|divider|StageOut[83]~98_combout\) # ((\Div8|auto_generated|divider|divider|StageOut[83]~132_combout\) # 
-- (!\Div8|auto_generated|divider|divider|add_sub_11_result_int[3]~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|StageOut[83]~98_combout\,
	datab => \Div8|auto_generated|divider|divider|StageOut[83]~132_combout\,
	datad => VCC,
	cin => \Div8|auto_generated|divider|divider|add_sub_11_result_int[3]~3_cout\,
	cout => \Div8|auto_generated|divider|divider|add_sub_11_result_int[4]~5_cout\);

-- Location: LCCOMB_X19_Y14_N22
\Div8|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|add_sub_11_result_int[5]~7_cout\ = CARRY(((!\Div8|auto_generated|divider|divider|StageOut[84]~97_combout\ & !\Div8|auto_generated|divider|divider|StageOut[84]~131_combout\)) # 
-- (!\Div8|auto_generated|divider|divider|add_sub_11_result_int[4]~5_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|StageOut[84]~97_combout\,
	datab => \Div8|auto_generated|divider|divider|StageOut[84]~131_combout\,
	datad => VCC,
	cin => \Div8|auto_generated|divider|divider|add_sub_11_result_int[4]~5_cout\,
	cout => \Div8|auto_generated|divider|divider|add_sub_11_result_int[5]~7_cout\);

-- Location: LCCOMB_X19_Y14_N24
\Div8|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|add_sub_11_result_int[6]~9_cout\ = CARRY((!\Div8|auto_generated|divider|divider|add_sub_11_result_int[5]~7_cout\ & ((\Div8|auto_generated|divider|divider|StageOut[85]~130_combout\) # 
-- (\Div8|auto_generated|divider|divider|StageOut[85]~96_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|StageOut[85]~130_combout\,
	datab => \Div8|auto_generated|divider|divider|StageOut[85]~96_combout\,
	datad => VCC,
	cin => \Div8|auto_generated|divider|divider|add_sub_11_result_int[5]~7_cout\,
	cout => \Div8|auto_generated|divider|divider|add_sub_11_result_int[6]~9_cout\);

-- Location: LCCOMB_X19_Y14_N26
\Div8|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\ = CARRY((!\Div8|auto_generated|divider|divider|StageOut[86]~129_combout\ & (!\Div8|auto_generated|divider|divider|StageOut[86]~95_combout\ & 
-- !\Div8|auto_generated|divider|divider|add_sub_11_result_int[6]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|StageOut[86]~129_combout\,
	datab => \Div8|auto_generated|divider|divider|StageOut[86]~95_combout\,
	datad => VCC,
	cin => \Div8|auto_generated|divider|divider|add_sub_11_result_int[6]~9_cout\,
	cout => \Div8|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\);

-- Location: LCCOMB_X19_Y14_N28
\Div8|auto_generated|divider|divider|add_sub_11_result_int[8]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ = \Div8|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div8|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\,
	combout => \Div8|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\);

-- Location: LCCOMB_X10_Y19_N18
\Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~0_combout\ = nhor(3) $ (VCC)
-- \Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~1\ = CARRY(nhor(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nhor(3),
	datad => VCC,
	combout => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~0_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~1\);

-- Location: LCCOMB_X10_Y19_N4
\Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~4_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~3\ & ((((\Mod3|auto_generated|divider|divider|StageOut[18]~17_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[18]~16_combout\))))) # (!\Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~3\ & ((\Mod3|auto_generated|divider|divider|StageOut[18]~17_combout\) # 
-- ((\Mod3|auto_generated|divider|divider|StageOut[18]~16_combout\) # (GND))))
-- \Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~5\ = CARRY((\Mod3|auto_generated|divider|divider|StageOut[18]~17_combout\) # ((\Mod3|auto_generated|divider|divider|StageOut[18]~16_combout\) # 
-- (!\Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[18]~17_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[18]~16_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~3\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~4_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~5\);

-- Location: LCCOMB_X11_Y19_N12
\Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & (((\Mod3|auto_generated|divider|divider|StageOut[24]~24_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[24]~32_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((((\Mod3|auto_generated|divider|divider|StageOut[24]~24_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[24]~32_combout\)))))
-- \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((\Mod3|auto_generated|divider|divider|StageOut[24]~24_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[24]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[24]~24_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[24]~32_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X12_Y19_N14
\Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~3\ & (((\Mod2|auto_generated|divider|divider|StageOut[16]~22_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[16]~26_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~3\ & (!\Mod2|auto_generated|divider|divider|StageOut[16]~22_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[16]~26_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~5\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[16]~22_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[16]~26_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[16]~22_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[16]~26_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~3\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~5\);

-- Location: LCCOMB_X8_Y22_N14
\Mod14|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod14|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = alhor(2) $ (VCC)
-- \Mod14|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(alhor(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => alhor(2),
	datad => VCC,
	combout => \Mod14|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Mod14|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X8_Y22_N18
\Mod14|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod14|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (alhor(4) & (\Mod14|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!alhor(4) & (!\Mod14|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \Mod14|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((alhor(4) & !\Mod14|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => alhor(4),
	datad => VCC,
	cin => \Mod14|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Mod14|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Mod14|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X9_Y22_N12
\Mod14|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod14|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Mod14|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Mod14|auto_generated|divider|divider|StageOut[16]~7_combout\) # 
-- (\Mod14|auto_generated|divider|divider|StageOut[16]~6_combout\)))) # (!\Mod14|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Mod14|auto_generated|divider|divider|StageOut[16]~7_combout\ & 
-- (!\Mod14|auto_generated|divider|divider|StageOut[16]~6_combout\)))
-- \Mod14|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Mod14|auto_generated|divider|divider|StageOut[16]~7_combout\ & (!\Mod14|auto_generated|divider|divider|StageOut[16]~6_combout\ & 
-- !\Mod14|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod14|auto_generated|divider|divider|StageOut[16]~7_combout\,
	datab => \Mod14|auto_generated|divider|divider|StageOut[16]~6_combout\,
	datad => VCC,
	cin => \Mod14|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Mod14|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Mod14|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X16_Y21_N20
\Mod26|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod26|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \Mod26|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ $ (GND)
-- \Mod26|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY(!\Mod26|auto_generated|divider|divider|add_sub_5_result_int[4]~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Mod26|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \Mod26|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \Mod26|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X15_Y21_N6
\Mod26|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod26|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Mod26|auto_generated|divider|divider|StageOut[35]~0_combout\) # (\Mod26|auto_generated|divider|divider|StageOut[35]~1_combout\)))
-- \Mod26|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Mod26|auto_generated|divider|divider|StageOut[35]~0_combout\) # (\Mod26|auto_generated|divider|divider|StageOut[35]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod26|auto_generated|divider|divider|StageOut[35]~0_combout\,
	datab => \Mod26|auto_generated|divider|divider|StageOut[35]~1_combout\,
	datad => VCC,
	combout => \Mod26|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Mod26|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X15_Y21_N8
\Mod26|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod26|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Mod26|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Mod26|auto_generated|divider|divider|StageOut[36]~8_combout\) # 
-- (\Mod26|auto_generated|divider|divider|StageOut[36]~9_combout\)))) # (!\Mod26|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Mod26|auto_generated|divider|divider|StageOut[36]~8_combout\ & 
-- (!\Mod26|auto_generated|divider|divider|StageOut[36]~9_combout\)))
-- \Mod26|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Mod26|auto_generated|divider|divider|StageOut[36]~8_combout\ & (!\Mod26|auto_generated|divider|divider|StageOut[36]~9_combout\ & 
-- !\Mod26|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod26|auto_generated|divider|divider|StageOut[36]~8_combout\,
	datab => \Mod26|auto_generated|divider|divider|StageOut[36]~9_combout\,
	datad => VCC,
	cin => \Mod26|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Mod26|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Mod26|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X15_Y21_N10
\Mod26|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod26|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Mod26|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Mod26|auto_generated|divider|divider|StageOut[37]~7_combout\) # 
-- (\Mod26|auto_generated|divider|divider|StageOut[37]~6_combout\)))) # (!\Mod26|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Mod26|auto_generated|divider|divider|StageOut[37]~7_combout\) # 
-- (\Mod26|auto_generated|divider|divider|StageOut[37]~6_combout\)))))
-- \Mod26|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Mod26|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Mod26|auto_generated|divider|divider|StageOut[37]~7_combout\) # 
-- (\Mod26|auto_generated|divider|divider|StageOut[37]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod26|auto_generated|divider|divider|StageOut[37]~7_combout\,
	datab => \Mod26|auto_generated|divider|divider|StageOut[37]~6_combout\,
	datad => VCC,
	cin => \Mod26|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Mod26|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Mod26|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X17_Y23_N0
\Mod28|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod28|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = laphor3(2) $ (VCC)
-- \Mod28|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY(laphor3(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => laphor3(2),
	datad => VCC,
	combout => \Mod28|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Mod28|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X17_Y23_N2
\Mod28|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod28|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (laphor3(3) & (\Mod28|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & VCC)) # (!laphor3(3) & (!\Mod28|auto_generated|divider|divider|add_sub_5_result_int[1]~1\))
-- \Mod28|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!laphor3(3) & !\Mod28|auto_generated|divider|divider|add_sub_5_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => laphor3(3),
	datad => VCC,
	cin => \Mod28|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Mod28|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Mod28|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X17_Y23_N4
\Mod28|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod28|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (laphor3(4) & (\Mod28|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ $ (GND))) # (!laphor3(4) & (!\Mod28|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & 
-- VCC))
-- \Mod28|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((laphor3(4) & !\Mod28|auto_generated|divider|divider|add_sub_5_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => laphor3(4),
	datad => VCC,
	cin => \Mod28|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Mod28|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Mod28|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X17_Y23_N6
\Mod28|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod28|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = !\Mod28|auto_generated|divider|divider|add_sub_5_result_int[3]~5\
-- \Mod28|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY(!\Mod28|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Mod28|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \Mod28|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \Mod28|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X17_Y23_N8
\Mod28|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod28|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \Mod28|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ $ (GND)
-- \Mod28|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY(!\Mod28|auto_generated|divider|divider|add_sub_5_result_int[4]~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Mod28|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \Mod28|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \Mod28|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X17_Y23_N10
\Mod28|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod28|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\Mod28|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod28|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \Mod28|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X16_Y23_N8
\Mod28|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod28|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Mod28|auto_generated|divider|divider|StageOut[35]~1_combout\) # (\Mod28|auto_generated|divider|divider|StageOut[35]~0_combout\)))
-- \Mod28|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Mod28|auto_generated|divider|divider|StageOut[35]~1_combout\) # (\Mod28|auto_generated|divider|divider|StageOut[35]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod28|auto_generated|divider|divider|StageOut[35]~1_combout\,
	datab => \Mod28|auto_generated|divider|divider|StageOut[35]~0_combout\,
	datad => VCC,
	combout => \Mod28|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Mod28|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X16_Y23_N10
\Mod28|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod28|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Mod28|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Mod28|auto_generated|divider|divider|StageOut[36]~8_combout\) # 
-- (\Mod28|auto_generated|divider|divider|StageOut[36]~9_combout\)))) # (!\Mod28|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Mod28|auto_generated|divider|divider|StageOut[36]~8_combout\ & 
-- (!\Mod28|auto_generated|divider|divider|StageOut[36]~9_combout\)))
-- \Mod28|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Mod28|auto_generated|divider|divider|StageOut[36]~8_combout\ & (!\Mod28|auto_generated|divider|divider|StageOut[36]~9_combout\ & 
-- !\Mod28|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod28|auto_generated|divider|divider|StageOut[36]~8_combout\,
	datab => \Mod28|auto_generated|divider|divider|StageOut[36]~9_combout\,
	datad => VCC,
	cin => \Mod28|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Mod28|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Mod28|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X16_Y23_N12
\Mod28|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod28|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Mod28|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Mod28|auto_generated|divider|divider|StageOut[37]~6_combout\) # 
-- (\Mod28|auto_generated|divider|divider|StageOut[37]~7_combout\)))) # (!\Mod28|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Mod28|auto_generated|divider|divider|StageOut[37]~6_combout\) # 
-- (\Mod28|auto_generated|divider|divider|StageOut[37]~7_combout\)))))
-- \Mod28|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Mod28|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Mod28|auto_generated|divider|divider|StageOut[37]~6_combout\) # 
-- (\Mod28|auto_generated|divider|divider|StageOut[37]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod28|auto_generated|divider|divider|StageOut[37]~6_combout\,
	datab => \Mod28|auto_generated|divider|divider|StageOut[37]~7_combout\,
	datad => VCC,
	cin => \Mod28|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Mod28|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Mod28|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X16_Y23_N14
\Mod28|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod28|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\Mod28|auto_generated|divider|divider|StageOut[38]~5_combout\ & (!\Mod28|auto_generated|divider|divider|StageOut[38]~4_combout\ & 
-- !\Mod28|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod28|auto_generated|divider|divider|StageOut[38]~5_combout\,
	datab => \Mod28|auto_generated|divider|divider|StageOut[38]~4_combout\,
	datad => VCC,
	cin => \Mod28|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \Mod28|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X16_Y23_N16
\Mod28|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod28|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\ = CARRY((\Mod28|auto_generated|divider|divider|StageOut[39]~3_combout\) # (!\Mod28|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mod28|auto_generated|divider|divider|StageOut[39]~3_combout\,
	datad => VCC,
	cin => \Mod28|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	cout => \Mod28|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\);

-- Location: LCCOMB_X16_Y23_N18
\Mod28|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod28|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\ = CARRY((!\Mod28|auto_generated|divider|divider|StageOut[40]~2_combout\ & !\Mod28|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod28|auto_generated|divider|divider|StageOut[40]~2_combout\,
	datad => VCC,
	cin => \Mod28|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\,
	cout => \Mod28|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\);

-- Location: LCCOMB_X16_Y23_N20
\Mod28|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod28|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \Mod28|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod28|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\,
	combout => \Mod28|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X17_Y23_N22
\Mod30|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod30|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = sthor(2) $ (VCC)
-- \Mod30|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(sthor(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => sthor(2),
	datad => VCC,
	combout => \Mod30|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Mod30|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X17_Y23_N24
\Mod30|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod30|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (sthor(3) & (\Mod30|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!sthor(3) & (!\Mod30|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Mod30|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!sthor(3) & !\Mod30|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => sthor(3),
	datad => VCC,
	cin => \Mod30|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Mod30|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Mod30|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X17_Y23_N26
\Mod30|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod30|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (sthor(4) & (\Mod30|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!sthor(4) & (!\Mod30|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \Mod30|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((sthor(4) & !\Mod30|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => sthor(4),
	datad => VCC,
	cin => \Mod30|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Mod30|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Mod30|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X17_Y24_N2
\Mod30|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod30|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Mod30|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Mod30|auto_generated|divider|divider|StageOut[16]~6_combout\) # 
-- (\Mod30|auto_generated|divider|divider|StageOut[16]~7_combout\)))) # (!\Mod30|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Mod30|auto_generated|divider|divider|StageOut[16]~6_combout\ & 
-- (!\Mod30|auto_generated|divider|divider|StageOut[16]~7_combout\)))
-- \Mod30|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Mod30|auto_generated|divider|divider|StageOut[16]~6_combout\ & (!\Mod30|auto_generated|divider|divider|StageOut[16]~7_combout\ & 
-- !\Mod30|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod30|auto_generated|divider|divider|StageOut[16]~6_combout\,
	datab => \Mod30|auto_generated|divider|divider|StageOut[16]~7_combout\,
	datad => VCC,
	cin => \Mod30|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Mod30|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Mod30|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X17_Y24_N4
\Mod30|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod30|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Mod30|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Mod30|auto_generated|divider|divider|StageOut[17]~5_combout\) # 
-- (\Mod30|auto_generated|divider|divider|StageOut[17]~4_combout\)))) # (!\Mod30|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Mod30|auto_generated|divider|divider|StageOut[17]~5_combout\) # 
-- (\Mod30|auto_generated|divider|divider|StageOut[17]~4_combout\)))))
-- \Mod30|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Mod30|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Mod30|auto_generated|divider|divider|StageOut[17]~5_combout\) # 
-- (\Mod30|auto_generated|divider|divider|StageOut[17]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod30|auto_generated|divider|divider|StageOut[17]~5_combout\,
	datab => \Mod30|auto_generated|divider|divider|StageOut[17]~4_combout\,
	datad => VCC,
	cin => \Mod30|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Mod30|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Mod30|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X22_Y23_N6
\Mod24|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod24|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (laphor1(4) & (\Mod24|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ $ (GND))) # (!laphor1(4) & (!\Mod24|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & 
-- VCC))
-- \Mod24|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((laphor1(4) & !\Mod24|auto_generated|divider|divider|add_sub_5_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => laphor1(4),
	datad => VCC,
	cin => \Mod24|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Mod24|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Mod24|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X22_Y23_N8
\Mod24|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod24|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = !\Mod24|auto_generated|divider|divider|add_sub_5_result_int[3]~5\
-- \Mod24|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY(!\Mod24|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Mod24|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \Mod24|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \Mod24|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X22_Y23_N10
\Mod24|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod24|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \Mod24|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ $ (GND)
-- \Mod24|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY(!\Mod24|auto_generated|divider|divider|add_sub_5_result_int[4]~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Mod24|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \Mod24|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \Mod24|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X23_Y23_N2
\Mod24|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod24|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Mod24|auto_generated|divider|divider|StageOut[35]~1_combout\) # (\Mod24|auto_generated|divider|divider|StageOut[35]~0_combout\)))
-- \Mod24|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Mod24|auto_generated|divider|divider|StageOut[35]~1_combout\) # (\Mod24|auto_generated|divider|divider|StageOut[35]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod24|auto_generated|divider|divider|StageOut[35]~1_combout\,
	datab => \Mod24|auto_generated|divider|divider|StageOut[35]~0_combout\,
	datad => VCC,
	combout => \Mod24|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Mod24|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X23_Y23_N4
\Mod24|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod24|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Mod24|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Mod24|auto_generated|divider|divider|StageOut[36]~8_combout\) # 
-- (\Mod24|auto_generated|divider|divider|StageOut[36]~9_combout\)))) # (!\Mod24|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Mod24|auto_generated|divider|divider|StageOut[36]~8_combout\ & 
-- (!\Mod24|auto_generated|divider|divider|StageOut[36]~9_combout\)))
-- \Mod24|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Mod24|auto_generated|divider|divider|StageOut[36]~8_combout\ & (!\Mod24|auto_generated|divider|divider|StageOut[36]~9_combout\ & 
-- !\Mod24|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod24|auto_generated|divider|divider|StageOut[36]~8_combout\,
	datab => \Mod24|auto_generated|divider|divider|StageOut[36]~9_combout\,
	datad => VCC,
	cin => \Mod24|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Mod24|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Mod24|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X23_Y23_N6
\Mod24|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod24|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Mod24|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Mod24|auto_generated|divider|divider|StageOut[37]~6_combout\) # 
-- (\Mod24|auto_generated|divider|divider|StageOut[37]~7_combout\)))) # (!\Mod24|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Mod24|auto_generated|divider|divider|StageOut[37]~6_combout\) # 
-- (\Mod24|auto_generated|divider|divider|StageOut[37]~7_combout\)))))
-- \Mod24|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Mod24|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Mod24|auto_generated|divider|divider|StageOut[37]~6_combout\) # 
-- (\Mod24|auto_generated|divider|divider|StageOut[37]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod24|auto_generated|divider|divider|StageOut[37]~6_combout\,
	datab => \Mod24|auto_generated|divider|divider|StageOut[37]~7_combout\,
	datad => VCC,
	cin => \Mod24|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Mod24|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Mod24|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X12_Y18_N6
\Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (nhor(3) & (\Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!nhor(3) & (!\Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!nhor(3) & !\Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => nhor(3),
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X12_Y18_N8
\Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (nhor(4) & (\Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!nhor(4) & (!\Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((nhor(4) & !\Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => nhor(4),
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X12_Y18_N20
\Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Mod5|auto_generated|divider|divider|StageOut[15]~1_combout\) # (\Mod5|auto_generated|divider|divider|StageOut[15]~0_combout\)))
-- \Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Mod5|auto_generated|divider|divider|StageOut[15]~1_combout\) # (\Mod5|auto_generated|divider|divider|StageOut[15]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[15]~1_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[15]~0_combout\,
	datad => VCC,
	combout => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X12_Y18_N24
\Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Mod5|auto_generated|divider|divider|StageOut[17]~5_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[17]~4_combout\)))) # (!\Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Mod5|auto_generated|divider|divider|StageOut[17]~5_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[17]~4_combout\)))))
-- \Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Mod5|auto_generated|divider|divider|StageOut[17]~5_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[17]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[17]~5_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[17]~4_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X7_Y14_N14
\Mod9|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod9|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = nmon(1) $ (VCC)
-- \Mod9|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(nmon(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nmon(1),
	datad => VCC,
	combout => \Mod9|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Mod9|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X7_Y14_N16
\Mod9|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod9|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (nmon(2) & (\Mod9|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!nmon(2) & (!\Mod9|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Mod9|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!nmon(2) & !\Mod9|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => nmon(2),
	datad => VCC,
	cin => \Mod9|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Mod9|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Mod9|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X5_Y23_N22
\Mod7|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (nsec(4) & (\Mod7|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!nsec(4) & (!\Mod7|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Mod7|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!nsec(4) & !\Mod7|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => nsec(4),
	datad => VCC,
	cin => \Mod7|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Mod7|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Mod7|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X4_Y24_N2
\Mod7|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Mod7|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Mod7|auto_generated|divider|divider|StageOut[19]~28_combout\) # 
-- (\Mod7|auto_generated|divider|divider|StageOut[19]~29_combout\)))) # (!\Mod7|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Mod7|auto_generated|divider|divider|StageOut[19]~28_combout\ & 
-- (!\Mod7|auto_generated|divider|divider|StageOut[19]~29_combout\)))
-- \Mod7|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Mod7|auto_generated|divider|divider|StageOut[19]~28_combout\ & (!\Mod7|auto_generated|divider|divider|StageOut[19]~29_combout\ & 
-- !\Mod7|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod7|auto_generated|divider|divider|StageOut[19]~28_combout\,
	datab => \Mod7|auto_generated|divider|divider|StageOut[19]~29_combout\,
	datad => VCC,
	cin => \Mod7|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Mod7|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Mod7|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X4_Y24_N4
\Mod7|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Mod7|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Mod7|auto_generated|divider|divider|StageOut[20]~27_combout\) # 
-- (\Mod7|auto_generated|divider|divider|StageOut[20]~26_combout\)))) # (!\Mod7|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Mod7|auto_generated|divider|divider|StageOut[20]~27_combout\) # 
-- (\Mod7|auto_generated|divider|divider|StageOut[20]~26_combout\)))))
-- \Mod7|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Mod7|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Mod7|auto_generated|divider|divider|StageOut[20]~27_combout\) # 
-- (\Mod7|auto_generated|divider|divider|StageOut[20]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod7|auto_generated|divider|divider|StageOut[20]~27_combout\,
	datab => \Mod7|auto_generated|divider|divider|StageOut[20]~26_combout\,
	datad => VCC,
	cin => \Mod7|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Mod7|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Mod7|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X4_Y24_N6
\Mod7|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = (\Mod7|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (((\Mod7|auto_generated|divider|divider|StageOut[21]~24_combout\) # 
-- (\Mod7|auto_generated|divider|divider|StageOut[21]~25_combout\)))) # (!\Mod7|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (!\Mod7|auto_generated|divider|divider|StageOut[21]~24_combout\ & 
-- (!\Mod7|auto_generated|divider|divider|StageOut[21]~25_combout\)))
-- \Mod7|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY((!\Mod7|auto_generated|divider|divider|StageOut[21]~24_combout\ & (!\Mod7|auto_generated|divider|divider|StageOut[21]~25_combout\ & 
-- !\Mod7|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod7|auto_generated|divider|divider|StageOut[21]~24_combout\,
	datab => \Mod7|auto_generated|divider|divider|StageOut[21]~25_combout\,
	datad => VCC,
	cin => \Mod7|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \Mod7|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \Mod7|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X4_Y23_N0
\Mod7|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Mod7|auto_generated|divider|divider|StageOut[24]~32_combout\) # (\Mod7|auto_generated|divider|divider|StageOut[24]~33_combout\)))
-- \Mod7|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Mod7|auto_generated|divider|divider|StageOut[24]~32_combout\) # (\Mod7|auto_generated|divider|divider|StageOut[24]~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod7|auto_generated|divider|divider|StageOut[24]~32_combout\,
	datab => \Mod7|auto_generated|divider|divider|StageOut[24]~33_combout\,
	datad => VCC,
	combout => \Mod7|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Mod7|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X4_Y23_N2
\Mod7|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Mod7|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Mod7|auto_generated|divider|divider|StageOut[25]~38_combout\) # 
-- (\Mod7|auto_generated|divider|divider|StageOut[25]~37_combout\)))) # (!\Mod7|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Mod7|auto_generated|divider|divider|StageOut[25]~38_combout\ & 
-- (!\Mod7|auto_generated|divider|divider|StageOut[25]~37_combout\)))
-- \Mod7|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Mod7|auto_generated|divider|divider|StageOut[25]~38_combout\ & (!\Mod7|auto_generated|divider|divider|StageOut[25]~37_combout\ & 
-- !\Mod7|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod7|auto_generated|divider|divider|StageOut[25]~38_combout\,
	datab => \Mod7|auto_generated|divider|divider|StageOut[25]~37_combout\,
	datad => VCC,
	cin => \Mod7|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Mod7|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Mod7|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X4_Y23_N4
\Mod7|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Mod7|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Mod7|auto_generated|divider|divider|StageOut[26]~44_combout\) # 
-- (\Mod7|auto_generated|divider|divider|StageOut[26]~36_combout\)))) # (!\Mod7|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Mod7|auto_generated|divider|divider|StageOut[26]~44_combout\) # 
-- (\Mod7|auto_generated|divider|divider|StageOut[26]~36_combout\)))))
-- \Mod7|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Mod7|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Mod7|auto_generated|divider|divider|StageOut[26]~44_combout\) # 
-- (\Mod7|auto_generated|divider|divider|StageOut[26]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod7|auto_generated|divider|divider|StageOut[26]~44_combout\,
	datab => \Mod7|auto_generated|divider|divider|StageOut[26]~36_combout\,
	datad => VCC,
	cin => \Mod7|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Mod7|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Mod7|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X4_Y23_N6
\Mod7|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\Mod7|auto_generated|divider|divider|StageOut[27]~35_combout\ & (!\Mod7|auto_generated|divider|divider|StageOut[27]~43_combout\ & 
-- !\Mod7|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod7|auto_generated|divider|divider|StageOut[27]~35_combout\,
	datab => \Mod7|auto_generated|divider|divider|StageOut[27]~43_combout\,
	datad => VCC,
	cin => \Mod7|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \Mod7|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X4_Y23_N8
\Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\ = CARRY((\Mod7|auto_generated|divider|divider|StageOut[28]~34_combout\) # ((\Mod7|auto_generated|divider|divider|StageOut[28]~42_combout\) # 
-- (!\Mod7|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod7|auto_generated|divider|divider|StageOut[28]~34_combout\,
	datab => \Mod7|auto_generated|divider|divider|StageOut[28]~42_combout\,
	datad => VCC,
	cin => \Mod7|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	cout => \Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\);

-- Location: LCCOMB_X4_Y23_N10
\Mod7|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\,
	combout => \Mod7|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X21_Y19_N22
\Mod20|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod20|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = lapsec3(3) $ (VCC)
-- \Mod20|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY(lapsec3(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => lapsec3(3),
	datad => VCC,
	combout => \Mod20|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Mod20|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X21_Y19_N26
\Mod20|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod20|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (lapsec3(5) & (\Mod20|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ $ (GND))) # (!lapsec3(5) & (!\Mod20|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & 
-- VCC))
-- \Mod20|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((lapsec3(5) & !\Mod20|auto_generated|divider|divider|add_sub_4_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => lapsec3(5),
	datad => VCC,
	cin => \Mod20|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Mod20|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Mod20|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X20_Y19_N6
\Mod20|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod20|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\Mod20|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (((\Mod20|auto_generated|divider|divider|StageOut[31]~28_combout\) # 
-- (\Mod20|auto_generated|divider|divider|StageOut[31]~27_combout\)))) # (!\Mod20|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\Mod20|auto_generated|divider|divider|StageOut[31]~28_combout\ & 
-- (!\Mod20|auto_generated|divider|divider|StageOut[31]~27_combout\)))
-- \Mod20|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\Mod20|auto_generated|divider|divider|StageOut[31]~28_combout\ & (!\Mod20|auto_generated|divider|divider|StageOut[31]~27_combout\ & 
-- !\Mod20|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod20|auto_generated|divider|divider|StageOut[31]~28_combout\,
	datab => \Mod20|auto_generated|divider|divider|StageOut[31]~27_combout\,
	datad => VCC,
	cin => \Mod20|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \Mod20|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \Mod20|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X20_Y19_N8
\Mod20|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod20|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = (\Mod20|auto_generated|divider|divider|StageOut[32]~26_combout\ & ((GND) # (!\Mod20|auto_generated|divider|divider|add_sub_5_result_int[4]~7\))) # 
-- (!\Mod20|auto_generated|divider|divider|StageOut[32]~26_combout\ & (\Mod20|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ $ (GND)))
-- \Mod20|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY((\Mod20|auto_generated|divider|divider|StageOut[32]~26_combout\) # (!\Mod20|auto_generated|divider|divider|add_sub_5_result_int[4]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mod20|auto_generated|divider|divider|StageOut[32]~26_combout\,
	datad => VCC,
	cin => \Mod20|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \Mod20|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \Mod20|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X19_Y19_N16
\Mod20|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod20|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Mod20|auto_generated|divider|divider|StageOut[35]~36_combout\) # (\Mod20|auto_generated|divider|divider|StageOut[35]~35_combout\)))
-- \Mod20|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Mod20|auto_generated|divider|divider|StageOut[35]~36_combout\) # (\Mod20|auto_generated|divider|divider|StageOut[35]~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod20|auto_generated|divider|divider|StageOut[35]~36_combout\,
	datab => \Mod20|auto_generated|divider|divider|StageOut[35]~35_combout\,
	datad => VCC,
	combout => \Mod20|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Mod20|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X19_Y19_N18
\Mod20|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod20|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Mod20|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Mod20|auto_generated|divider|divider|StageOut[36]~41_combout\) # 
-- (\Mod20|auto_generated|divider|divider|StageOut[36]~42_combout\)))) # (!\Mod20|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Mod20|auto_generated|divider|divider|StageOut[36]~41_combout\ & 
-- (!\Mod20|auto_generated|divider|divider|StageOut[36]~42_combout\)))
-- \Mod20|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Mod20|auto_generated|divider|divider|StageOut[36]~41_combout\ & (!\Mod20|auto_generated|divider|divider|StageOut[36]~42_combout\ & 
-- !\Mod20|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod20|auto_generated|divider|divider|StageOut[36]~41_combout\,
	datab => \Mod20|auto_generated|divider|divider|StageOut[36]~42_combout\,
	datad => VCC,
	cin => \Mod20|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Mod20|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Mod20|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X21_Y23_N16
\Mod18|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod18|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = lapsec2(3) $ (VCC)
-- \Mod18|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY(lapsec2(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => lapsec2(3),
	datad => VCC,
	combout => \Mod18|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Mod18|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X21_Y23_N18
\Mod18|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod18|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (lapsec2(4) & (\Mod18|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & VCC)) # (!lapsec2(4) & (!\Mod18|auto_generated|divider|divider|add_sub_4_result_int[1]~1\))
-- \Mod18|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!lapsec2(4) & !\Mod18|auto_generated|divider|divider|add_sub_4_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => lapsec2(4),
	datad => VCC,
	cin => \Mod18|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Mod18|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Mod18|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X21_Y23_N20
\Mod18|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod18|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (lapsec2(5) & (\Mod18|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ $ (GND))) # (!lapsec2(5) & (!\Mod18|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & 
-- VCC))
-- \Mod18|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((lapsec2(5) & !\Mod18|auto_generated|divider|divider|add_sub_4_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => lapsec2(5),
	datad => VCC,
	cin => \Mod18|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Mod18|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Mod18|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X20_Y23_N10
\Mod18|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod18|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Mod18|auto_generated|divider|divider|StageOut[28]~34_combout\) # (\Mod18|auto_generated|divider|divider|StageOut[28]~33_combout\)))
-- \Mod18|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Mod18|auto_generated|divider|divider|StageOut[28]~34_combout\) # (\Mod18|auto_generated|divider|divider|StageOut[28]~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod18|auto_generated|divider|divider|StageOut[28]~34_combout\,
	datab => \Mod18|auto_generated|divider|divider|StageOut[28]~33_combout\,
	datad => VCC,
	combout => \Mod18|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Mod18|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X20_Y23_N12
\Mod18|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod18|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Mod18|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Mod18|auto_generated|divider|divider|StageOut[29]~32_combout\) # 
-- (\Mod18|auto_generated|divider|divider|StageOut[29]~31_combout\)))) # (!\Mod18|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Mod18|auto_generated|divider|divider|StageOut[29]~32_combout\ & 
-- (!\Mod18|auto_generated|divider|divider|StageOut[29]~31_combout\)))
-- \Mod18|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Mod18|auto_generated|divider|divider|StageOut[29]~32_combout\ & (!\Mod18|auto_generated|divider|divider|StageOut[29]~31_combout\ & 
-- !\Mod18|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod18|auto_generated|divider|divider|StageOut[29]~32_combout\,
	datab => \Mod18|auto_generated|divider|divider|StageOut[29]~31_combout\,
	datad => VCC,
	cin => \Mod18|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Mod18|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Mod18|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X20_Y23_N14
\Mod18|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod18|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Mod18|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Mod18|auto_generated|divider|divider|StageOut[30]~30_combout\) # 
-- (\Mod18|auto_generated|divider|divider|StageOut[30]~29_combout\)))) # (!\Mod18|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Mod18|auto_generated|divider|divider|StageOut[30]~30_combout\) # 
-- (\Mod18|auto_generated|divider|divider|StageOut[30]~29_combout\)))))
-- \Mod18|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Mod18|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Mod18|auto_generated|divider|divider|StageOut[30]~30_combout\) # 
-- (\Mod18|auto_generated|divider|divider|StageOut[30]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod18|auto_generated|divider|divider|StageOut[30]~30_combout\,
	datab => \Mod18|auto_generated|divider|divider|StageOut[30]~29_combout\,
	datad => VCC,
	cin => \Mod18|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Mod18|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Mod18|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X20_Y23_N18
\Mod18|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod18|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = (\Mod18|auto_generated|divider|divider|StageOut[32]~26_combout\ & ((GND) # (!\Mod18|auto_generated|divider|divider|add_sub_5_result_int[4]~7\))) # 
-- (!\Mod18|auto_generated|divider|divider|StageOut[32]~26_combout\ & (\Mod18|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ $ (GND)))
-- \Mod18|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY((\Mod18|auto_generated|divider|divider|StageOut[32]~26_combout\) # (!\Mod18|auto_generated|divider|divider|add_sub_5_result_int[4]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mod18|auto_generated|divider|divider|StageOut[32]~26_combout\,
	datad => VCC,
	cin => \Mod18|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \Mod18|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \Mod18|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X19_Y23_N10
\Mod18|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod18|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Mod18|auto_generated|divider|divider|StageOut[35]~36_combout\) # (\Mod18|auto_generated|divider|divider|StageOut[35]~35_combout\)))
-- \Mod18|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Mod18|auto_generated|divider|divider|StageOut[35]~36_combout\) # (\Mod18|auto_generated|divider|divider|StageOut[35]~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod18|auto_generated|divider|divider|StageOut[35]~36_combout\,
	datab => \Mod18|auto_generated|divider|divider|StageOut[35]~35_combout\,
	datad => VCC,
	combout => \Mod18|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Mod18|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X21_Y19_N2
\Mod22|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod22|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = stsec(3) $ (VCC)
-- \Mod22|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(stsec(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stsec(3),
	datad => VCC,
	combout => \Mod22|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Mod22|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X21_Y19_N4
\Mod22|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod22|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (stsec(4) & (\Mod22|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!stsec(4) & (!\Mod22|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Mod22|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!stsec(4) & !\Mod22|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => stsec(4),
	datad => VCC,
	cin => \Mod22|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Mod22|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Mod22|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X21_Y19_N6
\Mod22|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod22|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (stsec(5) & (\Mod22|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!stsec(5) & (!\Mod22|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \Mod22|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((stsec(5) & !\Mod22|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => stsec(5),
	datad => VCC,
	cin => \Mod22|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Mod22|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Mod22|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X21_Y19_N8
\Mod22|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod22|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Mod22|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod22|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Mod22|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X22_Y15_N20
\Mod22|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod22|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Mod22|auto_generated|divider|divider|StageOut[18]~30_combout\) # (\Mod22|auto_generated|divider|divider|StageOut[18]~31_combout\)))
-- \Mod22|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Mod22|auto_generated|divider|divider|StageOut[18]~30_combout\) # (\Mod22|auto_generated|divider|divider|StageOut[18]~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod22|auto_generated|divider|divider|StageOut[18]~30_combout\,
	datab => \Mod22|auto_generated|divider|divider|StageOut[18]~31_combout\,
	datad => VCC,
	combout => \Mod22|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Mod22|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X22_Y15_N22
\Mod22|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod22|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Mod22|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Mod22|auto_generated|divider|divider|StageOut[19]~29_combout\) # 
-- (\Mod22|auto_generated|divider|divider|StageOut[19]~28_combout\)))) # (!\Mod22|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Mod22|auto_generated|divider|divider|StageOut[19]~29_combout\ & 
-- (!\Mod22|auto_generated|divider|divider|StageOut[19]~28_combout\)))
-- \Mod22|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Mod22|auto_generated|divider|divider|StageOut[19]~29_combout\ & (!\Mod22|auto_generated|divider|divider|StageOut[19]~28_combout\ & 
-- !\Mod22|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod22|auto_generated|divider|divider|StageOut[19]~29_combout\,
	datab => \Mod22|auto_generated|divider|divider|StageOut[19]~28_combout\,
	datad => VCC,
	cin => \Mod22|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Mod22|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Mod22|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X22_Y15_N24
\Mod22|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod22|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Mod22|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Mod22|auto_generated|divider|divider|StageOut[20]~26_combout\) # 
-- (\Mod22|auto_generated|divider|divider|StageOut[20]~27_combout\)))) # (!\Mod22|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Mod22|auto_generated|divider|divider|StageOut[20]~26_combout\) # 
-- (\Mod22|auto_generated|divider|divider|StageOut[20]~27_combout\)))))
-- \Mod22|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Mod22|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Mod22|auto_generated|divider|divider|StageOut[20]~26_combout\) # 
-- (\Mod22|auto_generated|divider|divider|StageOut[20]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod22|auto_generated|divider|divider|StageOut[20]~26_combout\,
	datab => \Mod22|auto_generated|divider|divider|StageOut[20]~27_combout\,
	datad => VCC,
	cin => \Mod22|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Mod22|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Mod22|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X22_Y15_N26
\Mod22|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod22|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = (\Mod22|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (((\Mod22|auto_generated|divider|divider|StageOut[21]~25_combout\) # 
-- (\Mod22|auto_generated|divider|divider|StageOut[21]~24_combout\)))) # (!\Mod22|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (!\Mod22|auto_generated|divider|divider|StageOut[21]~25_combout\ & 
-- (!\Mod22|auto_generated|divider|divider|StageOut[21]~24_combout\)))
-- \Mod22|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY((!\Mod22|auto_generated|divider|divider|StageOut[21]~25_combout\ & (!\Mod22|auto_generated|divider|divider|StageOut[21]~24_combout\ & 
-- !\Mod22|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod22|auto_generated|divider|divider|StageOut[21]~25_combout\,
	datab => \Mod22|auto_generated|divider|divider|StageOut[21]~24_combout\,
	datad => VCC,
	cin => \Mod22|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \Mod22|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \Mod22|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X22_Y15_N28
\Mod22|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod22|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Mod22|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod22|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \Mod22|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X23_Y15_N2
\Mod22|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod22|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Mod22|auto_generated|divider|divider|StageOut[24]~33_combout\) # (\Mod22|auto_generated|divider|divider|StageOut[24]~32_combout\)))
-- \Mod22|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Mod22|auto_generated|divider|divider|StageOut[24]~33_combout\) # (\Mod22|auto_generated|divider|divider|StageOut[24]~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod22|auto_generated|divider|divider|StageOut[24]~33_combout\,
	datab => \Mod22|auto_generated|divider|divider|StageOut[24]~32_combout\,
	datad => VCC,
	combout => \Mod22|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Mod22|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X23_Y15_N4
\Mod22|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod22|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Mod22|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Mod22|auto_generated|divider|divider|StageOut[25]~38_combout\) # 
-- (\Mod22|auto_generated|divider|divider|StageOut[25]~37_combout\)))) # (!\Mod22|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Mod22|auto_generated|divider|divider|StageOut[25]~38_combout\ & 
-- (!\Mod22|auto_generated|divider|divider|StageOut[25]~37_combout\)))
-- \Mod22|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Mod22|auto_generated|divider|divider|StageOut[25]~38_combout\ & (!\Mod22|auto_generated|divider|divider|StageOut[25]~37_combout\ & 
-- !\Mod22|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod22|auto_generated|divider|divider|StageOut[25]~38_combout\,
	datab => \Mod22|auto_generated|divider|divider|StageOut[25]~37_combout\,
	datad => VCC,
	cin => \Mod22|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Mod22|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Mod22|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X23_Y15_N6
\Mod22|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod22|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Mod22|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Mod22|auto_generated|divider|divider|StageOut[26]~36_combout\) # 
-- (\Mod22|auto_generated|divider|divider|StageOut[26]~44_combout\)))) # (!\Mod22|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Mod22|auto_generated|divider|divider|StageOut[26]~36_combout\) # 
-- (\Mod22|auto_generated|divider|divider|StageOut[26]~44_combout\)))))
-- \Mod22|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Mod22|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Mod22|auto_generated|divider|divider|StageOut[26]~36_combout\) # 
-- (\Mod22|auto_generated|divider|divider|StageOut[26]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod22|auto_generated|divider|divider|StageOut[26]~36_combout\,
	datab => \Mod22|auto_generated|divider|divider|StageOut[26]~44_combout\,
	datad => VCC,
	cin => \Mod22|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Mod22|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Mod22|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X23_Y15_N8
\Mod22|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod22|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\Mod22|auto_generated|divider|divider|StageOut[27]~35_combout\ & (!\Mod22|auto_generated|divider|divider|StageOut[27]~43_combout\ & 
-- !\Mod22|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod22|auto_generated|divider|divider|StageOut[27]~35_combout\,
	datab => \Mod22|auto_generated|divider|divider|StageOut[27]~43_combout\,
	datad => VCC,
	cin => \Mod22|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \Mod22|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X23_Y15_N10
\Mod22|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod22|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\ = CARRY((\Mod22|auto_generated|divider|divider|StageOut[28]~34_combout\) # ((\Mod22|auto_generated|divider|divider|StageOut[28]~42_combout\) # 
-- (!\Mod22|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod22|auto_generated|divider|divider|StageOut[28]~34_combout\,
	datab => \Mod22|auto_generated|divider|divider|StageOut[28]~42_combout\,
	datad => VCC,
	cin => \Mod22|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	cout => \Mod22|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\);

-- Location: LCCOMB_X23_Y15_N12
\Mod22|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod22|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\Mod22|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod22|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\,
	combout => \Mod22|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X19_Y21_N6
\Mod16|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod16|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Mod16|auto_generated|divider|divider|StageOut[28]~33_combout\) # (\Mod16|auto_generated|divider|divider|StageOut[28]~34_combout\)))
-- \Mod16|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Mod16|auto_generated|divider|divider|StageOut[28]~33_combout\) # (\Mod16|auto_generated|divider|divider|StageOut[28]~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod16|auto_generated|divider|divider|StageOut[28]~33_combout\,
	datab => \Mod16|auto_generated|divider|divider|StageOut[28]~34_combout\,
	datad => VCC,
	combout => \Mod16|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Mod16|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X19_Y21_N8
\Mod16|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod16|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Mod16|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Mod16|auto_generated|divider|divider|StageOut[29]~31_combout\) # 
-- (\Mod16|auto_generated|divider|divider|StageOut[29]~32_combout\)))) # (!\Mod16|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Mod16|auto_generated|divider|divider|StageOut[29]~31_combout\ & 
-- (!\Mod16|auto_generated|divider|divider|StageOut[29]~32_combout\)))
-- \Mod16|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Mod16|auto_generated|divider|divider|StageOut[29]~31_combout\ & (!\Mod16|auto_generated|divider|divider|StageOut[29]~32_combout\ & 
-- !\Mod16|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod16|auto_generated|divider|divider|StageOut[29]~31_combout\,
	datab => \Mod16|auto_generated|divider|divider|StageOut[29]~32_combout\,
	datad => VCC,
	cin => \Mod16|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Mod16|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Mod16|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X19_Y21_N10
\Mod16|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod16|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Mod16|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Mod16|auto_generated|divider|divider|StageOut[30]~29_combout\) # 
-- (\Mod16|auto_generated|divider|divider|StageOut[30]~30_combout\)))) # (!\Mod16|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Mod16|auto_generated|divider|divider|StageOut[30]~29_combout\) # 
-- (\Mod16|auto_generated|divider|divider|StageOut[30]~30_combout\)))))
-- \Mod16|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Mod16|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Mod16|auto_generated|divider|divider|StageOut[30]~29_combout\) # 
-- (\Mod16|auto_generated|divider|divider|StageOut[30]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod16|auto_generated|divider|divider|StageOut[30]~29_combout\,
	datab => \Mod16|auto_generated|divider|divider|StageOut[30]~30_combout\,
	datad => VCC,
	cin => \Mod16|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Mod16|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Mod16|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X19_Y21_N12
\Mod16|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod16|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\Mod16|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (((\Mod16|auto_generated|divider|divider|StageOut[31]~28_combout\) # 
-- (\Mod16|auto_generated|divider|divider|StageOut[31]~27_combout\)))) # (!\Mod16|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\Mod16|auto_generated|divider|divider|StageOut[31]~28_combout\ & 
-- (!\Mod16|auto_generated|divider|divider|StageOut[31]~27_combout\)))
-- \Mod16|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\Mod16|auto_generated|divider|divider|StageOut[31]~28_combout\ & (!\Mod16|auto_generated|divider|divider|StageOut[31]~27_combout\ & 
-- !\Mod16|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod16|auto_generated|divider|divider|StageOut[31]~28_combout\,
	datab => \Mod16|auto_generated|divider|divider|StageOut[31]~27_combout\,
	datad => VCC,
	cin => \Mod16|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \Mod16|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \Mod16|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X20_Y21_N12
\Mod16|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod16|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Mod16|auto_generated|divider|divider|StageOut[35]~35_combout\) # (\Mod16|auto_generated|divider|divider|StageOut[35]~36_combout\)))
-- \Mod16|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Mod16|auto_generated|divider|divider|StageOut[35]~35_combout\) # (\Mod16|auto_generated|divider|divider|StageOut[35]~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod16|auto_generated|divider|divider|StageOut[35]~35_combout\,
	datab => \Mod16|auto_generated|divider|divider|StageOut[35]~36_combout\,
	datad => VCC,
	combout => \Mod16|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Mod16|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X20_Y21_N16
\Mod16|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod16|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Mod16|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Mod16|auto_generated|divider|divider|StageOut[37]~49_combout\) # 
-- (\Mod16|auto_generated|divider|divider|StageOut[37]~40_combout\)))) # (!\Mod16|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Mod16|auto_generated|divider|divider|StageOut[37]~49_combout\) # 
-- (\Mod16|auto_generated|divider|divider|StageOut[37]~40_combout\)))))
-- \Mod16|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Mod16|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Mod16|auto_generated|divider|divider|StageOut[37]~49_combout\) # 
-- (\Mod16|auto_generated|divider|divider|StageOut[37]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod16|auto_generated|divider|divider|StageOut[37]~49_combout\,
	datab => \Mod16|auto_generated|divider|divider|StageOut[37]~40_combout\,
	datad => VCC,
	cin => \Mod16|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Mod16|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Mod16|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X17_Y21_N2
\Div23|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div23|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (laphor2(3) & (\Div23|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & VCC)) # (!laphor2(3) & (!\Div23|auto_generated|divider|divider|add_sub_5_result_int[1]~1\))
-- \Div23|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!laphor2(3) & !\Div23|auto_generated|divider|divider|add_sub_5_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => laphor2(3),
	datad => VCC,
	cin => \Div23|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Div23|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Div23|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X17_Y21_N4
\Div23|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div23|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (laphor2(4) & (\Div23|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ $ (GND))) # (!laphor2(4) & (!\Div23|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & 
-- VCC))
-- \Div23|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((laphor2(4) & !\Div23|auto_generated|divider|divider|add_sub_5_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => laphor2(4),
	datad => VCC,
	cin => \Div23|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Div23|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Div23|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X15_Y23_N18
\Div25|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div25|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = laphor3(2) $ (VCC)
-- \Div25|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY(laphor3(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => laphor3(2),
	datad => VCC,
	combout => \Div25|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Div25|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X15_Y23_N20
\Div25|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div25|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (laphor3(3) & (\Div25|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & VCC)) # (!laphor3(3) & (!\Div25|auto_generated|divider|divider|add_sub_5_result_int[1]~1\))
-- \Div25|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!laphor3(3) & !\Div25|auto_generated|divider|divider|add_sub_5_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => laphor3(3),
	datad => VCC,
	cin => \Div25|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Div25|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Div25|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X15_Y23_N22
\Div25|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div25|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (laphor3(4) & (\Div25|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ $ (GND))) # (!laphor3(4) & (!\Div25|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & 
-- VCC))
-- \Div25|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((laphor3(4) & !\Div25|auto_generated|divider|divider|add_sub_5_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => laphor3(4),
	datad => VCC,
	cin => \Div25|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Div25|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Div25|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X15_Y23_N24
\Div25|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div25|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY(!\Div25|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Div25|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \Div25|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X15_Y23_N26
\Div25|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div25|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \Div25|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div25|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \Div25|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X14_Y23_N14
\Div25|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div25|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\ = CARRY((\Div25|auto_generated|divider|divider|StageOut[25]~7_combout\) # (\Div25|auto_generated|divider|divider|StageOut[25]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div25|auto_generated|divider|divider|StageOut[25]~7_combout\,
	datab => \Div25|auto_generated|divider|divider|StageOut[25]~6_combout\,
	datad => VCC,
	cout => \Div25|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\);

-- Location: LCCOMB_X14_Y23_N16
\Div25|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div25|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\ = CARRY((!\Div25|auto_generated|divider|divider|StageOut[26]~4_combout\ & (!\Div25|auto_generated|divider|divider|StageOut[26]~5_combout\ & 
-- !\Div25|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div25|auto_generated|divider|divider|StageOut[26]~4_combout\,
	datab => \Div25|auto_generated|divider|divider|StageOut[26]~5_combout\,
	datad => VCC,
	cin => \Div25|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\,
	cout => \Div25|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\);

-- Location: LCCOMB_X14_Y23_N18
\Div25|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div25|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\ = CARRY((!\Div25|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\ & ((\Div25|auto_generated|divider|divider|StageOut[27]~3_combout\) # 
-- (\Div25|auto_generated|divider|divider|StageOut[27]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div25|auto_generated|divider|divider|StageOut[27]~3_combout\,
	datab => \Div25|auto_generated|divider|divider|StageOut[27]~2_combout\,
	datad => VCC,
	cin => \Div25|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\,
	cout => \Div25|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\);

-- Location: LCCOMB_X14_Y23_N20
\Div25|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div25|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\Div25|auto_generated|divider|divider|StageOut[28]~0_combout\ & (!\Div25|auto_generated|divider|divider|StageOut[28]~1_combout\ & 
-- !\Div25|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div25|auto_generated|divider|divider|StageOut[28]~0_combout\,
	datab => \Div25|auto_generated|divider|divider|StageOut[28]~1_combout\,
	datad => VCC,
	cin => \Div25|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\,
	cout => \Div25|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X14_Y23_N22
\Div25|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div25|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \Div25|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div25|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \Div25|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X17_Y22_N16
\Div27|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div27|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = sthor(2) $ (VCC)
-- \Div27|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(sthor(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => sthor(2),
	datad => VCC,
	combout => \Div27|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Div27|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X17_Y22_N18
\Div27|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div27|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (sthor(3) & (\Div27|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!sthor(3) & (!\Div27|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Div27|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!sthor(3) & !\Div27|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => sthor(3),
	datad => VCC,
	cin => \Div27|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Div27|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Div27|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X17_Y22_N20
\Div27|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div27|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (sthor(4) & (\Div27|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!sthor(4) & (!\Div27|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \Div27|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((sthor(4) & !\Div27|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => sthor(4),
	datad => VCC,
	cin => \Div27|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Div27|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Div27|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X17_Y22_N22
\Div27|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div27|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Div27|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div27|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Div27|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X17_Y22_N2
\Div27|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div27|auto_generated|divider|divider|add_sub_4_result_int[1]~1_cout\ = CARRY((\Div27|auto_generated|divider|divider|StageOut[15]~6_combout\) # (\Div27|auto_generated|divider|divider|StageOut[15]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div27|auto_generated|divider|divider|StageOut[15]~6_combout\,
	datab => \Div27|auto_generated|divider|divider|StageOut[15]~7_combout\,
	datad => VCC,
	cout => \Div27|auto_generated|divider|divider|add_sub_4_result_int[1]~1_cout\);

-- Location: LCCOMB_X17_Y22_N4
\Div27|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div27|auto_generated|divider|divider|add_sub_4_result_int[2]~3_cout\ = CARRY((!\Div27|auto_generated|divider|divider|StageOut[16]~4_combout\ & (!\Div27|auto_generated|divider|divider|StageOut[16]~5_combout\ & 
-- !\Div27|auto_generated|divider|divider|add_sub_4_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div27|auto_generated|divider|divider|StageOut[16]~4_combout\,
	datab => \Div27|auto_generated|divider|divider|StageOut[16]~5_combout\,
	datad => VCC,
	cin => \Div27|auto_generated|divider|divider|add_sub_4_result_int[1]~1_cout\,
	cout => \Div27|auto_generated|divider|divider|add_sub_4_result_int[2]~3_cout\);

-- Location: LCCOMB_X17_Y22_N6
\Div27|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div27|auto_generated|divider|divider|add_sub_4_result_int[3]~5_cout\ = CARRY((!\Div27|auto_generated|divider|divider|add_sub_4_result_int[2]~3_cout\ & ((\Div27|auto_generated|divider|divider|StageOut[17]~3_combout\) # 
-- (\Div27|auto_generated|divider|divider|StageOut[17]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div27|auto_generated|divider|divider|StageOut[17]~3_combout\,
	datab => \Div27|auto_generated|divider|divider|StageOut[17]~2_combout\,
	datad => VCC,
	cin => \Div27|auto_generated|divider|divider|add_sub_4_result_int[2]~3_cout\,
	cout => \Div27|auto_generated|divider|divider|add_sub_4_result_int[3]~5_cout\);

-- Location: LCCOMB_X17_Y22_N8
\Div27|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div27|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\Div27|auto_generated|divider|divider|StageOut[18]~1_combout\ & (!\Div27|auto_generated|divider|divider|StageOut[18]~0_combout\ & 
-- !\Div27|auto_generated|divider|divider|add_sub_4_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div27|auto_generated|divider|divider|StageOut[18]~1_combout\,
	datab => \Div27|auto_generated|divider|divider|StageOut[18]~0_combout\,
	datad => VCC,
	cin => \Div27|auto_generated|divider|divider|add_sub_4_result_int[3]~5_cout\,
	cout => \Div27|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X17_Y22_N10
\Div27|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div27|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Div27|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div27|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \Div27|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X22_Y23_N22
\Div21|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div21|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = laphor1(2) $ (VCC)
-- \Div21|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY(laphor1(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => laphor1(2),
	datad => VCC,
	combout => \Div21|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Div21|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X22_Y23_N24
\Div21|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div21|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (laphor1(3) & (\Div21|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & VCC)) # (!laphor1(3) & (!\Div21|auto_generated|divider|divider|add_sub_5_result_int[1]~1\))
-- \Div21|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!laphor1(3) & !\Div21|auto_generated|divider|divider|add_sub_5_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => laphor1(3),
	datad => VCC,
	cin => \Div21|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Div21|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Div21|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X14_Y17_N20
\Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = nhor(2) $ (VCC)
-- \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(nhor(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => nhor(2),
	datad => VCC,
	combout => \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X14_Y17_N22
\Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (nhor(3) & (\Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!nhor(3) & (!\Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!nhor(3) & !\Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => nhor(3),
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X14_Y17_N24
\Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (nhor(4) & (\Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!nhor(4) & (!\Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((nhor(4) & !\Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => nhor(4),
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X14_Y17_N26
\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X14_Y17_N0
\Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1_cout\ = CARRY((\Div2|auto_generated|divider|divider|StageOut[15]~6_combout\) # (\Div2|auto_generated|divider|divider|StageOut[15]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[15]~6_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[15]~7_combout\,
	datad => VCC,
	cout => \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1_cout\);

-- Location: LCCOMB_X14_Y17_N2
\Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3_cout\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[16]~5_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[16]~4_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[16]~5_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[16]~4_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1_cout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3_cout\);

-- Location: LCCOMB_X14_Y17_N4
\Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5_cout\ = CARRY((!\Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3_cout\ & ((\Div2|auto_generated|divider|divider|StageOut[17]~3_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[17]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[17]~3_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[17]~2_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3_cout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5_cout\);

-- Location: LCCOMB_X14_Y17_N6
\Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[18]~1_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[18]~0_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[18]~1_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[18]~0_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5_cout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X14_Y17_N8
\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X15_Y19_N20
\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = (((\Mod3|auto_generated|divider|divider|StageOut[22]~27_combout\) # (\Mod3|auto_generated|divider|divider|StageOut[22]~26_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY((\Mod3|auto_generated|divider|divider|StageOut[22]~27_combout\) # (\Mod3|auto_generated|divider|divider|StageOut[22]~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[22]~27_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[22]~26_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X15_Y19_N22
\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & (((\Mod3|auto_generated|divider|divider|StageOut[23]~25_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[23]~33_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & (!\Mod3|auto_generated|divider|divider|StageOut[23]~25_combout\ & 
-- (!\Mod3|auto_generated|divider|divider|StageOut[23]~33_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\Mod3|auto_generated|divider|divider|StageOut[23]~25_combout\ & (!\Mod3|auto_generated|divider|divider|StageOut[23]~33_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[23]~25_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[23]~33_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X15_Y19_N24
\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & (((\Mod3|auto_generated|divider|divider|StageOut[24]~24_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[24]~32_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((((\Mod3|auto_generated|divider|divider|StageOut[24]~24_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[24]~32_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((\Mod3|auto_generated|divider|divider|StageOut[24]~24_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[24]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[24]~24_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[24]~32_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X11_Y18_N20
\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ = (\Mod3|auto_generated|divider|divider|StageOut[21]~28_combout\) # (\Mod3|auto_generated|divider|divider|StageOut[21]~31_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|StageOut[21]~28_combout\,
	datad => \Mod3|auto_generated|divider|divider|StageOut[21]~31_combout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\);

-- Location: LCCOMB_X14_Y19_N22
\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[15]~27_combout\) # (\Div0|auto_generated|divider|divider|StageOut[15]~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[15]~27_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[15]~23_combout\,
	datad => VCC,
	cout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1_cout\);

-- Location: LCCOMB_X14_Y19_N24
\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[16]~22_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[16]~26_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[16]~22_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[16]~26_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1_cout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3_cout\);

-- Location: LCCOMB_X14_Y19_N26
\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5_cout\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3_cout\ & ((\Div0|auto_generated|divider|divider|StageOut[17]~25_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[17]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[17]~25_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[17]~21_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3_cout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5_cout\);

-- Location: LCCOMB_X14_Y19_N28
\Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[18]~24_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[18]~20_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[18]~24_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[18]~20_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5_cout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X14_Y19_N30
\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X7_Y14_N22
\Div6|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|add_sub_3_result_int[1]~1_cout\ = CARRY(nmon(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nmon(1),
	datad => VCC,
	cout => \Div6|auto_generated|divider|divider|add_sub_3_result_int[1]~1_cout\);

-- Location: LCCOMB_X7_Y14_N24
\Div6|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|add_sub_3_result_int[2]~3_cout\ = CARRY((!nmon(2) & !\Div6|auto_generated|divider|divider|add_sub_3_result_int[1]~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => nmon(2),
	datad => VCC,
	cin => \Div6|auto_generated|divider|divider|add_sub_3_result_int[1]~1_cout\,
	cout => \Div6|auto_generated|divider|divider|add_sub_3_result_int[2]~3_cout\);

-- Location: LCCOMB_X7_Y14_N26
\Div6|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|add_sub_3_result_int[3]~5_cout\ = CARRY((nmon(3) & !\Div6|auto_generated|divider|divider|add_sub_3_result_int[2]~3_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => nmon(3),
	datad => VCC,
	cin => \Div6|auto_generated|divider|divider|add_sub_3_result_int[2]~3_cout\,
	cout => \Div6|auto_generated|divider|divider|add_sub_3_result_int[3]~5_cout\);

-- Location: LCCOMB_X7_Y14_N28
\Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Div6|auto_generated|divider|divider|add_sub_3_result_int[3]~5_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div6|auto_generated|divider|divider|add_sub_3_result_int[3]~5_cout\,
	combout => \Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X15_Y11_N6
\Div7|auto_generated|divider|divider|add_sub_9_result_int[3]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\ = nyear(5) $ (VCC)
-- \Div7|auto_generated|divider|divider|add_sub_9_result_int[3]~1\ = CARRY(nyear(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => nyear(5),
	datad => VCC,
	combout => \Div7|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\,
	cout => \Div7|auto_generated|divider|divider|add_sub_9_result_int[3]~1\);

-- Location: LCCOMB_X15_Y11_N8
\Div7|auto_generated|divider|divider|add_sub_9_result_int[4]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\ = (nyear(6) & (\Div7|auto_generated|divider|divider|add_sub_9_result_int[3]~1\ & VCC)) # (!nyear(6) & (!\Div7|auto_generated|divider|divider|add_sub_9_result_int[3]~1\))
-- \Div7|auto_generated|divider|divider|add_sub_9_result_int[4]~3\ = CARRY((!nyear(6) & !\Div7|auto_generated|divider|divider|add_sub_9_result_int[3]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => nyear(6),
	datad => VCC,
	cin => \Div7|auto_generated|divider|divider|add_sub_9_result_int[3]~1\,
	combout => \Div7|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\,
	cout => \Div7|auto_generated|divider|divider|add_sub_9_result_int[4]~3\);

-- Location: LCCOMB_X15_Y11_N10
\Div7|auto_generated|divider|divider|add_sub_9_result_int[5]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\ = (nyear(7) & (\Div7|auto_generated|divider|divider|add_sub_9_result_int[4]~3\ $ (GND))) # (!nyear(7) & (!\Div7|auto_generated|divider|divider|add_sub_9_result_int[4]~3\ & VCC))
-- \Div7|auto_generated|divider|divider|add_sub_9_result_int[5]~5\ = CARRY((nyear(7) & !\Div7|auto_generated|divider|divider|add_sub_9_result_int[4]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => nyear(7),
	datad => VCC,
	cin => \Div7|auto_generated|divider|divider|add_sub_9_result_int[4]~3\,
	combout => \Div7|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\,
	cout => \Div7|auto_generated|divider|divider|add_sub_9_result_int[5]~5\);

-- Location: LCCOMB_X15_Y11_N12
\Div7|auto_generated|divider|divider|add_sub_9_result_int[6]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\ = (nyear(8) & (!\Div7|auto_generated|divider|divider|add_sub_9_result_int[5]~5\)) # (!nyear(8) & ((\Div7|auto_generated|divider|divider|add_sub_9_result_int[5]~5\) # (GND)))
-- \Div7|auto_generated|divider|divider|add_sub_9_result_int[6]~7\ = CARRY((!\Div7|auto_generated|divider|divider|add_sub_9_result_int[5]~5\) # (!nyear(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => nyear(8),
	datad => VCC,
	cin => \Div7|auto_generated|divider|divider|add_sub_9_result_int[5]~5\,
	combout => \Div7|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\,
	cout => \Div7|auto_generated|divider|divider|add_sub_9_result_int[6]~7\);

-- Location: LCCOMB_X15_Y11_N14
\Div7|auto_generated|divider|divider|add_sub_9_result_int[7]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\ = (nyear(9) & (\Div7|auto_generated|divider|divider|add_sub_9_result_int[6]~7\ $ (GND))) # (!nyear(9) & (!\Div7|auto_generated|divider|divider|add_sub_9_result_int[6]~7\ & VCC))
-- \Div7|auto_generated|divider|divider|add_sub_9_result_int[7]~9\ = CARRY((nyear(9) & !\Div7|auto_generated|divider|divider|add_sub_9_result_int[6]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => nyear(9),
	datad => VCC,
	cin => \Div7|auto_generated|divider|divider|add_sub_9_result_int[6]~7\,
	combout => \Div7|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\,
	cout => \Div7|auto_generated|divider|divider|add_sub_9_result_int[7]~9\);

-- Location: LCCOMB_X15_Y11_N16
\Div7|auto_generated|divider|divider|add_sub_9_result_int[8]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\ = (nyear(10) & (!\Div7|auto_generated|divider|divider|add_sub_9_result_int[7]~9\)) # (!nyear(10) & ((\Div7|auto_generated|divider|divider|add_sub_9_result_int[7]~9\) # (GND)))
-- \Div7|auto_generated|divider|divider|add_sub_9_result_int[8]~11\ = CARRY((!\Div7|auto_generated|divider|divider|add_sub_9_result_int[7]~9\) # (!nyear(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => nyear(10),
	datad => VCC,
	cin => \Div7|auto_generated|divider|divider|add_sub_9_result_int[7]~9\,
	combout => \Div7|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\,
	cout => \Div7|auto_generated|divider|divider|add_sub_9_result_int[8]~11\);

-- Location: LCCOMB_X15_Y11_N18
\Div7|auto_generated|divider|divider|add_sub_9_result_int[9]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\ = (nyear(11) & (\Div7|auto_generated|divider|divider|add_sub_9_result_int[8]~11\ $ (GND))) # (!nyear(11) & (!\Div7|auto_generated|divider|divider|add_sub_9_result_int[8]~11\ & VCC))
-- \Div7|auto_generated|divider|divider|add_sub_9_result_int[9]~13\ = CARRY((nyear(11) & !\Div7|auto_generated|divider|divider|add_sub_9_result_int[8]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => nyear(11),
	datad => VCC,
	cin => \Div7|auto_generated|divider|divider|add_sub_9_result_int[8]~11\,
	combout => \Div7|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\,
	cout => \Div7|auto_generated|divider|divider|add_sub_9_result_int[9]~13\);

-- Location: LCCOMB_X15_Y11_N20
\Div7|auto_generated|divider|divider|add_sub_9_result_int[10]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ = !\Div7|auto_generated|divider|divider|add_sub_9_result_int[9]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div7|auto_generated|divider|divider|add_sub_9_result_int[9]~13\,
	combout => \Div7|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\);

-- Location: LCCOMB_X15_Y10_N0
\Div7|auto_generated|divider|divider|add_sub_10_result_int[3]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\ = (((\Div7|auto_generated|divider|divider|StageOut[101]~63_combout\) # (\Div7|auto_generated|divider|divider|StageOut[101]~62_combout\)))
-- \Div7|auto_generated|divider|divider|add_sub_10_result_int[3]~1\ = CARRY((\Div7|auto_generated|divider|divider|StageOut[101]~63_combout\) # (\Div7|auto_generated|divider|divider|StageOut[101]~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|StageOut[101]~63_combout\,
	datab => \Div7|auto_generated|divider|divider|StageOut[101]~62_combout\,
	datad => VCC,
	combout => \Div7|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\,
	cout => \Div7|auto_generated|divider|divider|add_sub_10_result_int[3]~1\);

-- Location: LCCOMB_X15_Y10_N2
\Div7|auto_generated|divider|divider|add_sub_10_result_int[4]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\ = (\Div7|auto_generated|divider|divider|add_sub_10_result_int[3]~1\ & (((\Div7|auto_generated|divider|divider|StageOut[102]~61_combout\) # 
-- (\Div7|auto_generated|divider|divider|StageOut[102]~60_combout\)))) # (!\Div7|auto_generated|divider|divider|add_sub_10_result_int[3]~1\ & (!\Div7|auto_generated|divider|divider|StageOut[102]~61_combout\ & 
-- (!\Div7|auto_generated|divider|divider|StageOut[102]~60_combout\)))
-- \Div7|auto_generated|divider|divider|add_sub_10_result_int[4]~3\ = CARRY((!\Div7|auto_generated|divider|divider|StageOut[102]~61_combout\ & (!\Div7|auto_generated|divider|divider|StageOut[102]~60_combout\ & 
-- !\Div7|auto_generated|divider|divider|add_sub_10_result_int[3]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|StageOut[102]~61_combout\,
	datab => \Div7|auto_generated|divider|divider|StageOut[102]~60_combout\,
	datad => VCC,
	cin => \Div7|auto_generated|divider|divider|add_sub_10_result_int[3]~1\,
	combout => \Div7|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\,
	cout => \Div7|auto_generated|divider|divider|add_sub_10_result_int[4]~3\);

-- Location: LCCOMB_X15_Y10_N4
\Div7|auto_generated|divider|divider|add_sub_10_result_int[5]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\ = (\Div7|auto_generated|divider|divider|add_sub_10_result_int[4]~3\ & (((\Div7|auto_generated|divider|divider|StageOut[103]~59_combout\) # 
-- (\Div7|auto_generated|divider|divider|StageOut[103]~58_combout\)))) # (!\Div7|auto_generated|divider|divider|add_sub_10_result_int[4]~3\ & ((((\Div7|auto_generated|divider|divider|StageOut[103]~59_combout\) # 
-- (\Div7|auto_generated|divider|divider|StageOut[103]~58_combout\)))))
-- \Div7|auto_generated|divider|divider|add_sub_10_result_int[5]~5\ = CARRY((!\Div7|auto_generated|divider|divider|add_sub_10_result_int[4]~3\ & ((\Div7|auto_generated|divider|divider|StageOut[103]~59_combout\) # 
-- (\Div7|auto_generated|divider|divider|StageOut[103]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|StageOut[103]~59_combout\,
	datab => \Div7|auto_generated|divider|divider|StageOut[103]~58_combout\,
	datad => VCC,
	cin => \Div7|auto_generated|divider|divider|add_sub_10_result_int[4]~3\,
	combout => \Div7|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\,
	cout => \Div7|auto_generated|divider|divider|add_sub_10_result_int[5]~5\);

-- Location: LCCOMB_X15_Y10_N6
\Div7|auto_generated|divider|divider|add_sub_10_result_int[6]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\ = (\Div7|auto_generated|divider|divider|StageOut[104]~57_combout\ & (((!\Div7|auto_generated|divider|divider|add_sub_10_result_int[5]~5\)))) # 
-- (!\Div7|auto_generated|divider|divider|StageOut[104]~57_combout\ & ((\Div7|auto_generated|divider|divider|StageOut[104]~56_combout\ & (!\Div7|auto_generated|divider|divider|add_sub_10_result_int[5]~5\)) # 
-- (!\Div7|auto_generated|divider|divider|StageOut[104]~56_combout\ & ((\Div7|auto_generated|divider|divider|add_sub_10_result_int[5]~5\) # (GND)))))
-- \Div7|auto_generated|divider|divider|add_sub_10_result_int[6]~7\ = CARRY(((!\Div7|auto_generated|divider|divider|StageOut[104]~57_combout\ & !\Div7|auto_generated|divider|divider|StageOut[104]~56_combout\)) # 
-- (!\Div7|auto_generated|divider|divider|add_sub_10_result_int[5]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|StageOut[104]~57_combout\,
	datab => \Div7|auto_generated|divider|divider|StageOut[104]~56_combout\,
	datad => VCC,
	cin => \Div7|auto_generated|divider|divider|add_sub_10_result_int[5]~5\,
	combout => \Div7|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\,
	cout => \Div7|auto_generated|divider|divider|add_sub_10_result_int[6]~7\);

-- Location: LCCOMB_X15_Y10_N8
\Div7|auto_generated|divider|divider|add_sub_10_result_int[7]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\ = (\Div7|auto_generated|divider|divider|add_sub_10_result_int[6]~7\ & (((\Div7|auto_generated|divider|divider|StageOut[105]~54_combout\) # 
-- (\Div7|auto_generated|divider|divider|StageOut[105]~55_combout\)))) # (!\Div7|auto_generated|divider|divider|add_sub_10_result_int[6]~7\ & ((((\Div7|auto_generated|divider|divider|StageOut[105]~54_combout\) # 
-- (\Div7|auto_generated|divider|divider|StageOut[105]~55_combout\)))))
-- \Div7|auto_generated|divider|divider|add_sub_10_result_int[7]~9\ = CARRY((!\Div7|auto_generated|divider|divider|add_sub_10_result_int[6]~7\ & ((\Div7|auto_generated|divider|divider|StageOut[105]~54_combout\) # 
-- (\Div7|auto_generated|divider|divider|StageOut[105]~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|StageOut[105]~54_combout\,
	datab => \Div7|auto_generated|divider|divider|StageOut[105]~55_combout\,
	datad => VCC,
	cin => \Div7|auto_generated|divider|divider|add_sub_10_result_int[6]~7\,
	combout => \Div7|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\,
	cout => \Div7|auto_generated|divider|divider|add_sub_10_result_int[7]~9\);

-- Location: LCCOMB_X15_Y10_N10
\Div7|auto_generated|divider|divider|add_sub_10_result_int[8]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\ = (\Div7|auto_generated|divider|divider|StageOut[106]~53_combout\ & (((!\Div7|auto_generated|divider|divider|add_sub_10_result_int[7]~9\)))) # 
-- (!\Div7|auto_generated|divider|divider|StageOut[106]~53_combout\ & ((\Div7|auto_generated|divider|divider|StageOut[106]~52_combout\ & (!\Div7|auto_generated|divider|divider|add_sub_10_result_int[7]~9\)) # 
-- (!\Div7|auto_generated|divider|divider|StageOut[106]~52_combout\ & ((\Div7|auto_generated|divider|divider|add_sub_10_result_int[7]~9\) # (GND)))))
-- \Div7|auto_generated|divider|divider|add_sub_10_result_int[8]~11\ = CARRY(((!\Div7|auto_generated|divider|divider|StageOut[106]~53_combout\ & !\Div7|auto_generated|divider|divider|StageOut[106]~52_combout\)) # 
-- (!\Div7|auto_generated|divider|divider|add_sub_10_result_int[7]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|StageOut[106]~53_combout\,
	datab => \Div7|auto_generated|divider|divider|StageOut[106]~52_combout\,
	datad => VCC,
	cin => \Div7|auto_generated|divider|divider|add_sub_10_result_int[7]~9\,
	combout => \Div7|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\,
	cout => \Div7|auto_generated|divider|divider|add_sub_10_result_int[8]~11\);

-- Location: LCCOMB_X15_Y10_N12
\Div7|auto_generated|divider|divider|add_sub_10_result_int[9]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\ = (\Div7|auto_generated|divider|divider|add_sub_10_result_int[8]~11\ & (((\Div7|auto_generated|divider|divider|StageOut[107]~51_combout\) # 
-- (\Div7|auto_generated|divider|divider|StageOut[107]~50_combout\)))) # (!\Div7|auto_generated|divider|divider|add_sub_10_result_int[8]~11\ & ((((\Div7|auto_generated|divider|divider|StageOut[107]~51_combout\) # 
-- (\Div7|auto_generated|divider|divider|StageOut[107]~50_combout\)))))
-- \Div7|auto_generated|divider|divider|add_sub_10_result_int[9]~13\ = CARRY((!\Div7|auto_generated|divider|divider|add_sub_10_result_int[8]~11\ & ((\Div7|auto_generated|divider|divider|StageOut[107]~51_combout\) # 
-- (\Div7|auto_generated|divider|divider|StageOut[107]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|StageOut[107]~51_combout\,
	datab => \Div7|auto_generated|divider|divider|StageOut[107]~50_combout\,
	datad => VCC,
	cin => \Div7|auto_generated|divider|divider|add_sub_10_result_int[8]~11\,
	combout => \Div7|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\,
	cout => \Div7|auto_generated|divider|divider|add_sub_10_result_int[9]~13\);

-- Location: LCCOMB_X15_Y10_N14
\Div7|auto_generated|divider|divider|add_sub_10_result_int[10]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|add_sub_10_result_int[10]~15_cout\ = CARRY((!\Div7|auto_generated|divider|divider|StageOut[108]~48_combout\ & (!\Div7|auto_generated|divider|divider|StageOut[108]~49_combout\ & 
-- !\Div7|auto_generated|divider|divider|add_sub_10_result_int[9]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|StageOut[108]~48_combout\,
	datab => \Div7|auto_generated|divider|divider|StageOut[108]~49_combout\,
	datad => VCC,
	cin => \Div7|auto_generated|divider|divider|add_sub_10_result_int[9]~13\,
	cout => \Div7|auto_generated|divider|divider|add_sub_10_result_int[10]~15_cout\);

-- Location: LCCOMB_X15_Y10_N16
\Div7|auto_generated|divider|divider|add_sub_10_result_int[11]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ = \Div7|auto_generated|divider|divider|add_sub_10_result_int[10]~15_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div7|auto_generated|divider|divider|add_sub_10_result_int[10]~15_cout\,
	combout => \Div7|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\);

-- Location: LCCOMB_X15_Y13_N24
\Div7|auto_generated|divider|divider|add_sub_10_result_int[2]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\ = (\Div7|auto_generated|divider|divider|StageOut[100]~74_combout\) # (\Div7|auto_generated|divider|divider|StageOut[100]~73_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|StageOut[100]~74_combout\,
	datad => \Div7|auto_generated|divider|divider|StageOut[100]~73_combout\,
	combout => \Div7|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\);

-- Location: LCCOMB_X14_Y11_N14
\Div7|auto_generated|divider|divider|add_sub_11_result_int[3]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|add_sub_11_result_int[3]~1_cout\ = CARRY((\Div7|auto_generated|divider|divider|StageOut[112]~72_combout\) # (\Div7|auto_generated|divider|divider|StageOut[112]~75_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|StageOut[112]~72_combout\,
	datab => \Div7|auto_generated|divider|divider|StageOut[112]~75_combout\,
	datad => VCC,
	cout => \Div7|auto_generated|divider|divider|add_sub_11_result_int[3]~1_cout\);

-- Location: LCCOMB_X14_Y11_N16
\Div7|auto_generated|divider|divider|add_sub_11_result_int[4]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|add_sub_11_result_int[4]~3_cout\ = CARRY((!\Div7|auto_generated|divider|divider|StageOut[113]~70_combout\ & (!\Div7|auto_generated|divider|divider|StageOut[113]~71_combout\ & 
-- !\Div7|auto_generated|divider|divider|add_sub_11_result_int[3]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|StageOut[113]~70_combout\,
	datab => \Div7|auto_generated|divider|divider|StageOut[113]~71_combout\,
	datad => VCC,
	cin => \Div7|auto_generated|divider|divider|add_sub_11_result_int[3]~1_cout\,
	cout => \Div7|auto_generated|divider|divider|add_sub_11_result_int[4]~3_cout\);

-- Location: LCCOMB_X14_Y11_N18
\Div7|auto_generated|divider|divider|add_sub_11_result_int[5]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|add_sub_11_result_int[5]~5_cout\ = CARRY((!\Div7|auto_generated|divider|divider|add_sub_11_result_int[4]~3_cout\ & ((\Div7|auto_generated|divider|divider|StageOut[114]~81_combout\) # 
-- (\Div7|auto_generated|divider|divider|StageOut[114]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|StageOut[114]~81_combout\,
	datab => \Div7|auto_generated|divider|divider|StageOut[114]~69_combout\,
	datad => VCC,
	cin => \Div7|auto_generated|divider|divider|add_sub_11_result_int[4]~3_cout\,
	cout => \Div7|auto_generated|divider|divider|add_sub_11_result_int[5]~5_cout\);

-- Location: LCCOMB_X14_Y11_N20
\Div7|auto_generated|divider|divider|add_sub_11_result_int[6]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|add_sub_11_result_int[6]~7_cout\ = CARRY(((!\Div7|auto_generated|divider|divider|StageOut[115]~68_combout\ & !\Div7|auto_generated|divider|divider|StageOut[115]~80_combout\)) # 
-- (!\Div7|auto_generated|divider|divider|add_sub_11_result_int[5]~5_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|StageOut[115]~68_combout\,
	datab => \Div7|auto_generated|divider|divider|StageOut[115]~80_combout\,
	datad => VCC,
	cin => \Div7|auto_generated|divider|divider|add_sub_11_result_int[5]~5_cout\,
	cout => \Div7|auto_generated|divider|divider|add_sub_11_result_int[6]~7_cout\);

-- Location: LCCOMB_X14_Y11_N22
\Div7|auto_generated|divider|divider|add_sub_11_result_int[7]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|add_sub_11_result_int[7]~9_cout\ = CARRY((!\Div7|auto_generated|divider|divider|add_sub_11_result_int[6]~7_cout\ & ((\Div7|auto_generated|divider|divider|StageOut[116]~67_combout\) # 
-- (\Div7|auto_generated|divider|divider|StageOut[116]~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|StageOut[116]~67_combout\,
	datab => \Div7|auto_generated|divider|divider|StageOut[116]~79_combout\,
	datad => VCC,
	cin => \Div7|auto_generated|divider|divider|add_sub_11_result_int[6]~7_cout\,
	cout => \Div7|auto_generated|divider|divider|add_sub_11_result_int[7]~9_cout\);

-- Location: LCCOMB_X14_Y11_N24
\Div7|auto_generated|divider|divider|add_sub_11_result_int[8]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|add_sub_11_result_int[8]~11_cout\ = CARRY(((!\Div7|auto_generated|divider|divider|StageOut[117]~78_combout\ & !\Div7|auto_generated|divider|divider|StageOut[117]~66_combout\)) # 
-- (!\Div7|auto_generated|divider|divider|add_sub_11_result_int[7]~9_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|StageOut[117]~78_combout\,
	datab => \Div7|auto_generated|divider|divider|StageOut[117]~66_combout\,
	datad => VCC,
	cin => \Div7|auto_generated|divider|divider|add_sub_11_result_int[7]~9_cout\,
	cout => \Div7|auto_generated|divider|divider|add_sub_11_result_int[8]~11_cout\);

-- Location: LCCOMB_X14_Y11_N26
\Div7|auto_generated|divider|divider|add_sub_11_result_int[9]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|add_sub_11_result_int[9]~13_cout\ = CARRY((!\Div7|auto_generated|divider|divider|add_sub_11_result_int[8]~11_cout\ & ((\Div7|auto_generated|divider|divider|StageOut[118]~65_combout\) # 
-- (\Div7|auto_generated|divider|divider|StageOut[118]~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|StageOut[118]~65_combout\,
	datab => \Div7|auto_generated|divider|divider|StageOut[118]~77_combout\,
	datad => VCC,
	cin => \Div7|auto_generated|divider|divider|add_sub_11_result_int[8]~11_cout\,
	cout => \Div7|auto_generated|divider|divider|add_sub_11_result_int[9]~13_cout\);

-- Location: LCCOMB_X14_Y11_N28
\Div7|auto_generated|divider|divider|add_sub_11_result_int[10]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|add_sub_11_result_int[10]~15_cout\ = CARRY((!\Div7|auto_generated|divider|divider|StageOut[119]~76_combout\ & (!\Div7|auto_generated|divider|divider|StageOut[119]~64_combout\ & 
-- !\Div7|auto_generated|divider|divider|add_sub_11_result_int[9]~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|StageOut[119]~76_combout\,
	datab => \Div7|auto_generated|divider|divider|StageOut[119]~64_combout\,
	datad => VCC,
	cin => \Div7|auto_generated|divider|divider|add_sub_11_result_int[9]~13_cout\,
	cout => \Div7|auto_generated|divider|divider|add_sub_11_result_int[10]~15_cout\);

-- Location: LCCOMB_X14_Y11_N30
\Div7|auto_generated|divider|divider|add_sub_11_result_int[11]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ = \Div7|auto_generated|divider|divider|add_sub_11_result_int[10]~15_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div7|auto_generated|divider|divider|add_sub_11_result_int[10]~15_cout\,
	combout => \Div7|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\);

-- Location: LCCOMB_X4_Y22_N22
\Div4|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = nsec(3) $ (VCC)
-- \Div4|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(nsec(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => nsec(3),
	datad => VCC,
	combout => \Div4|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X4_Y22_N26
\Div4|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (nsec(5) & (\Div4|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!nsec(5) & (!\Div4|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \Div4|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((nsec(5) & !\Div4|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => nsec(5),
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Div4|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X5_Y24_N20
\Div4|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Div4|auto_generated|divider|divider|StageOut[15]~23_combout\) # (\Div4|auto_generated|divider|divider|StageOut[15]~22_combout\)))
-- \Div4|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Div4|auto_generated|divider|divider|StageOut[15]~23_combout\) # (\Div4|auto_generated|divider|divider|StageOut[15]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[15]~23_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[15]~22_combout\,
	datad => VCC,
	combout => \Div4|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X5_Y24_N22
\Div4|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Div4|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Div4|auto_generated|divider|divider|StageOut[16]~21_combout\) # 
-- (\Div4|auto_generated|divider|divider|StageOut[16]~20_combout\)))) # (!\Div4|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Div4|auto_generated|divider|divider|StageOut[16]~21_combout\ & 
-- (!\Div4|auto_generated|divider|divider|StageOut[16]~20_combout\)))
-- \Div4|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Div4|auto_generated|divider|divider|StageOut[16]~21_combout\ & (!\Div4|auto_generated|divider|divider|StageOut[16]~20_combout\ & 
-- !\Div4|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[16]~21_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[16]~20_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Div4|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X5_Y24_N24
\Div4|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Div4|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Div4|auto_generated|divider|divider|StageOut[17]~18_combout\) # 
-- (\Div4|auto_generated|divider|divider|StageOut[17]~19_combout\)))) # (!\Div4|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Div4|auto_generated|divider|divider|StageOut[17]~18_combout\) # 
-- (\Div4|auto_generated|divider|divider|StageOut[17]~19_combout\)))))
-- \Div4|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Div4|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Div4|auto_generated|divider|divider|StageOut[17]~18_combout\) # 
-- (\Div4|auto_generated|divider|divider|StageOut[17]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[17]~18_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[17]~19_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Div4|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X6_Y24_N12
\Div4|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_5_result_int[1]~1_cout\ = CARRY((\Div4|auto_generated|divider|divider|StageOut[20]~28_combout\) # (\Div4|auto_generated|divider|divider|StageOut[20]~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[20]~28_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[20]~29_combout\,
	datad => VCC,
	cout => \Div4|auto_generated|divider|divider|add_sub_5_result_int[1]~1_cout\);

-- Location: LCCOMB_X6_Y24_N14
\Div4|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_5_result_int[2]~3_cout\ = CARRY((!\Div4|auto_generated|divider|divider|StageOut[21]~26_combout\ & (!\Div4|auto_generated|divider|divider|StageOut[21]~27_combout\ & 
-- !\Div4|auto_generated|divider|divider|add_sub_5_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[21]~26_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[21]~27_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|add_sub_5_result_int[1]~1_cout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_5_result_int[2]~3_cout\);

-- Location: LCCOMB_X6_Y24_N16
\Div4|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout\ = CARRY((!\Div4|auto_generated|divider|divider|add_sub_5_result_int[2]~3_cout\ & ((\Div4|auto_generated|divider|divider|StageOut[22]~25_combout\) # 
-- (\Div4|auto_generated|divider|divider|StageOut[22]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[22]~25_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[22]~31_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|add_sub_5_result_int[2]~3_cout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout\);

-- Location: LCCOMB_X6_Y24_N18
\Div4|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\Div4|auto_generated|divider|divider|StageOut[23]~24_combout\ & (!\Div4|auto_generated|divider|divider|StageOut[23]~30_combout\ & 
-- !\Div4|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[23]~24_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[23]~30_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X6_Y24_N20
\Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \Div4|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div4|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X28_Y23_N0
\Div17|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div17|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = lapsec3(3) $ (VCC)
-- \Div17|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY(lapsec3(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapsec3(3),
	datad => VCC,
	combout => \Div17|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Div17|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X28_Y23_N2
\Div17|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div17|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (lapsec3(4) & (\Div17|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & VCC)) # (!lapsec3(4) & (!\Div17|auto_generated|divider|divider|add_sub_4_result_int[1]~1\))
-- \Div17|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!lapsec3(4) & !\Div17|auto_generated|divider|divider|add_sub_4_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => lapsec3(4),
	datad => VCC,
	cin => \Div17|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Div17|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Div17|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X28_Y23_N4
\Div17|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div17|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (lapsec3(5) & (\Div17|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ $ (GND))) # (!lapsec3(5) & (!\Div17|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & 
-- VCC))
-- \Div17|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((lapsec3(5) & !\Div17|auto_generated|divider|divider|add_sub_4_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => lapsec3(5),
	datad => VCC,
	cin => \Div17|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Div17|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Div17|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X28_Y23_N6
\Div17|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div17|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY(!\Div17|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Div17|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \Div17|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X28_Y23_N8
\Div17|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div17|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Div17|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div17|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \Div17|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X28_Y23_N14
\Div17|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div17|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Div17|auto_generated|divider|divider|StageOut[20]~23_combout\) # (\Div17|auto_generated|divider|divider|StageOut[20]~22_combout\)))
-- \Div17|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Div17|auto_generated|divider|divider|StageOut[20]~23_combout\) # (\Div17|auto_generated|divider|divider|StageOut[20]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div17|auto_generated|divider|divider|StageOut[20]~23_combout\,
	datab => \Div17|auto_generated|divider|divider|StageOut[20]~22_combout\,
	datad => VCC,
	combout => \Div17|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Div17|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X28_Y23_N16
\Div17|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div17|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Div17|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Div17|auto_generated|divider|divider|StageOut[21]~21_combout\) # 
-- (\Div17|auto_generated|divider|divider|StageOut[21]~20_combout\)))) # (!\Div17|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Div17|auto_generated|divider|divider|StageOut[21]~21_combout\ & 
-- (!\Div17|auto_generated|divider|divider|StageOut[21]~20_combout\)))
-- \Div17|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Div17|auto_generated|divider|divider|StageOut[21]~21_combout\ & (!\Div17|auto_generated|divider|divider|StageOut[21]~20_combout\ & 
-- !\Div17|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div17|auto_generated|divider|divider|StageOut[21]~21_combout\,
	datab => \Div17|auto_generated|divider|divider|StageOut[21]~20_combout\,
	datad => VCC,
	cin => \Div17|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Div17|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Div17|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X28_Y23_N18
\Div17|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div17|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Div17|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Div17|auto_generated|divider|divider|StageOut[22]~18_combout\) # 
-- (\Div17|auto_generated|divider|divider|StageOut[22]~19_combout\)))) # (!\Div17|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Div17|auto_generated|divider|divider|StageOut[22]~18_combout\) # 
-- (\Div17|auto_generated|divider|divider|StageOut[22]~19_combout\)))))
-- \Div17|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Div17|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Div17|auto_generated|divider|divider|StageOut[22]~18_combout\) # 
-- (\Div17|auto_generated|divider|divider|StageOut[22]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div17|auto_generated|divider|divider|StageOut[22]~18_combout\,
	datab => \Div17|auto_generated|divider|divider|StageOut[22]~19_combout\,
	datad => VCC,
	cin => \Div17|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Div17|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Div17|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X28_Y23_N20
\Div17|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div17|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\Div17|auto_generated|divider|divider|StageOut[23]~17_combout\ & (!\Div17|auto_generated|divider|divider|StageOut[23]~16_combout\ & 
-- !\Div17|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div17|auto_generated|divider|divider|StageOut[23]~17_combout\,
	datab => \Div17|auto_generated|divider|divider|StageOut[23]~16_combout\,
	datad => VCC,
	cin => \Div17|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \Div17|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X28_Y23_N22
\Div17|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div17|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \Div17|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div17|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \Div17|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X29_Y22_N12
\Div17|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div17|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\ = CARRY((\Div17|auto_generated|divider|divider|StageOut[25]~29_combout\) # (\Div17|auto_generated|divider|divider|StageOut[25]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div17|auto_generated|divider|divider|StageOut[25]~29_combout\,
	datab => \Div17|auto_generated|divider|divider|StageOut[25]~28_combout\,
	datad => VCC,
	cout => \Div17|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\);

-- Location: LCCOMB_X29_Y22_N14
\Div17|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div17|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\ = CARRY((!\Div17|auto_generated|divider|divider|StageOut[26]~27_combout\ & (!\Div17|auto_generated|divider|divider|StageOut[26]~26_combout\ & 
-- !\Div17|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div17|auto_generated|divider|divider|StageOut[26]~27_combout\,
	datab => \Div17|auto_generated|divider|divider|StageOut[26]~26_combout\,
	datad => VCC,
	cin => \Div17|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\,
	cout => \Div17|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\);

-- Location: LCCOMB_X29_Y22_N16
\Div17|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div17|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\ = CARRY((!\Div17|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\ & ((\Div17|auto_generated|divider|divider|StageOut[27]~25_combout\) # 
-- (\Div17|auto_generated|divider|divider|StageOut[27]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div17|auto_generated|divider|divider|StageOut[27]~25_combout\,
	datab => \Div17|auto_generated|divider|divider|StageOut[27]~31_combout\,
	datad => VCC,
	cin => \Div17|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\,
	cout => \Div17|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\);

-- Location: LCCOMB_X29_Y22_N18
\Div17|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div17|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\Div17|auto_generated|divider|divider|StageOut[28]~30_combout\ & (!\Div17|auto_generated|divider|divider|StageOut[28]~24_combout\ & 
-- !\Div17|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div17|auto_generated|divider|divider|StageOut[28]~30_combout\,
	datab => \Div17|auto_generated|divider|divider|StageOut[28]~24_combout\,
	datad => VCC,
	cin => \Div17|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\,
	cout => \Div17|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X29_Y22_N20
\Div17|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div17|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \Div17|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div17|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \Div17|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X22_Y24_N12
\Div15|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div15|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = lapsec2(3) $ (VCC)
-- \Div15|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY(lapsec2(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapsec2(3),
	datad => VCC,
	combout => \Div15|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Div15|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X22_Y24_N14
\Div15|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div15|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (lapsec2(4) & (\Div15|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & VCC)) # (!lapsec2(4) & (!\Div15|auto_generated|divider|divider|add_sub_4_result_int[1]~1\))
-- \Div15|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!lapsec2(4) & !\Div15|auto_generated|divider|divider|add_sub_4_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => lapsec2(4),
	datad => VCC,
	cin => \Div15|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Div15|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Div15|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X22_Y24_N16
\Div15|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div15|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (lapsec2(5) & (\Div15|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ $ (GND))) # (!lapsec2(5) & (!\Div15|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & 
-- VCC))
-- \Div15|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((lapsec2(5) & !\Div15|auto_generated|divider|divider|add_sub_4_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => lapsec2(5),
	datad => VCC,
	cin => \Div15|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Div15|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Div15|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X22_Y24_N18
\Div15|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div15|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY(!\Div15|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Div15|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \Div15|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X22_Y24_N20
\Div15|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div15|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Div15|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div15|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \Div15|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X23_Y24_N10
\Div15|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div15|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Div15|auto_generated|divider|divider|StageOut[20]~22_combout\) # (\Div15|auto_generated|divider|divider|StageOut[20]~23_combout\)))
-- \Div15|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Div15|auto_generated|divider|divider|StageOut[20]~22_combout\) # (\Div15|auto_generated|divider|divider|StageOut[20]~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div15|auto_generated|divider|divider|StageOut[20]~22_combout\,
	datab => \Div15|auto_generated|divider|divider|StageOut[20]~23_combout\,
	datad => VCC,
	combout => \Div15|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Div15|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X23_Y24_N12
\Div15|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div15|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Div15|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Div15|auto_generated|divider|divider|StageOut[21]~21_combout\) # 
-- (\Div15|auto_generated|divider|divider|StageOut[21]~20_combout\)))) # (!\Div15|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Div15|auto_generated|divider|divider|StageOut[21]~21_combout\ & 
-- (!\Div15|auto_generated|divider|divider|StageOut[21]~20_combout\)))
-- \Div15|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Div15|auto_generated|divider|divider|StageOut[21]~21_combout\ & (!\Div15|auto_generated|divider|divider|StageOut[21]~20_combout\ & 
-- !\Div15|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div15|auto_generated|divider|divider|StageOut[21]~21_combout\,
	datab => \Div15|auto_generated|divider|divider|StageOut[21]~20_combout\,
	datad => VCC,
	cin => \Div15|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Div15|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Div15|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X23_Y24_N14
\Div15|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div15|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Div15|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Div15|auto_generated|divider|divider|StageOut[22]~18_combout\) # 
-- (\Div15|auto_generated|divider|divider|StageOut[22]~19_combout\)))) # (!\Div15|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Div15|auto_generated|divider|divider|StageOut[22]~18_combout\) # 
-- (\Div15|auto_generated|divider|divider|StageOut[22]~19_combout\)))))
-- \Div15|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Div15|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Div15|auto_generated|divider|divider|StageOut[22]~18_combout\) # 
-- (\Div15|auto_generated|divider|divider|StageOut[22]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div15|auto_generated|divider|divider|StageOut[22]~18_combout\,
	datab => \Div15|auto_generated|divider|divider|StageOut[22]~19_combout\,
	datad => VCC,
	cin => \Div15|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Div15|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Div15|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X23_Y24_N16
\Div15|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div15|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\Div15|auto_generated|divider|divider|StageOut[23]~17_combout\ & (!\Div15|auto_generated|divider|divider|StageOut[23]~16_combout\ & 
-- !\Div15|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div15|auto_generated|divider|divider|StageOut[23]~17_combout\,
	datab => \Div15|auto_generated|divider|divider|StageOut[23]~16_combout\,
	datad => VCC,
	cin => \Div15|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \Div15|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X23_Y24_N18
\Div15|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div15|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \Div15|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div15|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \Div15|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X24_Y24_N4
\Div15|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div15|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\ = CARRY((\Div15|auto_generated|divider|divider|StageOut[25]~29_combout\) # (\Div15|auto_generated|divider|divider|StageOut[25]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div15|auto_generated|divider|divider|StageOut[25]~29_combout\,
	datab => \Div15|auto_generated|divider|divider|StageOut[25]~28_combout\,
	datad => VCC,
	cout => \Div15|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\);

-- Location: LCCOMB_X24_Y24_N6
\Div15|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div15|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\ = CARRY((!\Div15|auto_generated|divider|divider|StageOut[26]~27_combout\ & (!\Div15|auto_generated|divider|divider|StageOut[26]~26_combout\ & 
-- !\Div15|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div15|auto_generated|divider|divider|StageOut[26]~27_combout\,
	datab => \Div15|auto_generated|divider|divider|StageOut[26]~26_combout\,
	datad => VCC,
	cin => \Div15|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\,
	cout => \Div15|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\);

-- Location: LCCOMB_X24_Y24_N8
\Div15|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div15|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\ = CARRY((!\Div15|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\ & ((\Div15|auto_generated|divider|divider|StageOut[27]~31_combout\) # 
-- (\Div15|auto_generated|divider|divider|StageOut[27]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div15|auto_generated|divider|divider|StageOut[27]~31_combout\,
	datab => \Div15|auto_generated|divider|divider|StageOut[27]~25_combout\,
	datad => VCC,
	cin => \Div15|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\,
	cout => \Div15|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\);

-- Location: LCCOMB_X24_Y24_N10
\Div15|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div15|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\Div15|auto_generated|divider|divider|StageOut[28]~30_combout\ & (!\Div15|auto_generated|divider|divider|StageOut[28]~24_combout\ & 
-- !\Div15|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div15|auto_generated|divider|divider|StageOut[28]~30_combout\,
	datab => \Div15|auto_generated|divider|divider|StageOut[28]~24_combout\,
	datad => VCC,
	cin => \Div15|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\,
	cout => \Div15|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X24_Y24_N12
\Div15|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div15|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \Div15|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div15|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \Div15|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X21_Y17_N8
\Div19|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div19|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = stsec(3) $ (VCC)
-- \Div19|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(stsec(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stsec(3),
	datad => VCC,
	combout => \Div19|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Div19|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X21_Y17_N10
\Div19|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div19|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (stsec(4) & (\Div19|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!stsec(4) & (!\Div19|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Div19|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!stsec(4) & !\Div19|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => stsec(4),
	datad => VCC,
	cin => \Div19|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Div19|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Div19|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X21_Y17_N12
\Div19|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div19|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (stsec(5) & (\Div19|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!stsec(5) & (!\Div19|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \Div19|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((stsec(5) & !\Div19|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => stsec(5),
	datad => VCC,
	cin => \Div19|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Div19|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Div19|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X21_Y17_N14
\Div19|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div19|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Div19|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div19|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Div19|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X20_Y17_N10
\Div19|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div19|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Div19|auto_generated|divider|divider|StageOut[15]~23_combout\) # (\Div19|auto_generated|divider|divider|StageOut[15]~22_combout\)))
-- \Div19|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Div19|auto_generated|divider|divider|StageOut[15]~23_combout\) # (\Div19|auto_generated|divider|divider|StageOut[15]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div19|auto_generated|divider|divider|StageOut[15]~23_combout\,
	datab => \Div19|auto_generated|divider|divider|StageOut[15]~22_combout\,
	datad => VCC,
	combout => \Div19|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Div19|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X20_Y17_N12
\Div19|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div19|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Div19|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Div19|auto_generated|divider|divider|StageOut[16]~20_combout\) # 
-- (\Div19|auto_generated|divider|divider|StageOut[16]~21_combout\)))) # (!\Div19|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Div19|auto_generated|divider|divider|StageOut[16]~20_combout\ & 
-- (!\Div19|auto_generated|divider|divider|StageOut[16]~21_combout\)))
-- \Div19|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Div19|auto_generated|divider|divider|StageOut[16]~20_combout\ & (!\Div19|auto_generated|divider|divider|StageOut[16]~21_combout\ & 
-- !\Div19|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div19|auto_generated|divider|divider|StageOut[16]~20_combout\,
	datab => \Div19|auto_generated|divider|divider|StageOut[16]~21_combout\,
	datad => VCC,
	cin => \Div19|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Div19|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Div19|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X20_Y17_N14
\Div19|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div19|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Div19|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Div19|auto_generated|divider|divider|StageOut[17]~18_combout\) # 
-- (\Div19|auto_generated|divider|divider|StageOut[17]~19_combout\)))) # (!\Div19|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Div19|auto_generated|divider|divider|StageOut[17]~18_combout\) # 
-- (\Div19|auto_generated|divider|divider|StageOut[17]~19_combout\)))))
-- \Div19|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Div19|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Div19|auto_generated|divider|divider|StageOut[17]~18_combout\) # 
-- (\Div19|auto_generated|divider|divider|StageOut[17]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div19|auto_generated|divider|divider|StageOut[17]~18_combout\,
	datab => \Div19|auto_generated|divider|divider|StageOut[17]~19_combout\,
	datad => VCC,
	cin => \Div19|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Div19|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Div19|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X20_Y17_N16
\Div19|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div19|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\Div19|auto_generated|divider|divider|StageOut[18]~17_combout\ & (!\Div19|auto_generated|divider|divider|StageOut[18]~16_combout\ & 
-- !\Div19|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div19|auto_generated|divider|divider|StageOut[18]~17_combout\,
	datab => \Div19|auto_generated|divider|divider|StageOut[18]~16_combout\,
	datad => VCC,
	cin => \Div19|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \Div19|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X20_Y17_N18
\Div19|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div19|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Div19|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div19|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \Div19|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X19_Y17_N0
\Div19|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div19|auto_generated|divider|divider|add_sub_5_result_int[1]~1_cout\ = CARRY((\Div19|auto_generated|divider|divider|StageOut[20]~28_combout\) # (\Div19|auto_generated|divider|divider|StageOut[20]~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div19|auto_generated|divider|divider|StageOut[20]~28_combout\,
	datab => \Div19|auto_generated|divider|divider|StageOut[20]~29_combout\,
	datad => VCC,
	cout => \Div19|auto_generated|divider|divider|add_sub_5_result_int[1]~1_cout\);

-- Location: LCCOMB_X19_Y17_N2
\Div19|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div19|auto_generated|divider|divider|add_sub_5_result_int[2]~3_cout\ = CARRY((!\Div19|auto_generated|divider|divider|StageOut[21]~27_combout\ & (!\Div19|auto_generated|divider|divider|StageOut[21]~26_combout\ & 
-- !\Div19|auto_generated|divider|divider|add_sub_5_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div19|auto_generated|divider|divider|StageOut[21]~27_combout\,
	datab => \Div19|auto_generated|divider|divider|StageOut[21]~26_combout\,
	datad => VCC,
	cin => \Div19|auto_generated|divider|divider|add_sub_5_result_int[1]~1_cout\,
	cout => \Div19|auto_generated|divider|divider|add_sub_5_result_int[2]~3_cout\);

-- Location: LCCOMB_X19_Y17_N4
\Div19|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div19|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout\ = CARRY((!\Div19|auto_generated|divider|divider|add_sub_5_result_int[2]~3_cout\ & ((\Div19|auto_generated|divider|divider|StageOut[22]~25_combout\) # 
-- (\Div19|auto_generated|divider|divider|StageOut[22]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div19|auto_generated|divider|divider|StageOut[22]~25_combout\,
	datab => \Div19|auto_generated|divider|divider|StageOut[22]~31_combout\,
	datad => VCC,
	cin => \Div19|auto_generated|divider|divider|add_sub_5_result_int[2]~3_cout\,
	cout => \Div19|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout\);

-- Location: LCCOMB_X19_Y17_N6
\Div19|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div19|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\Div19|auto_generated|divider|divider|StageOut[23]~24_combout\ & (!\Div19|auto_generated|divider|divider|StageOut[23]~30_combout\ & 
-- !\Div19|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div19|auto_generated|divider|divider|StageOut[23]~24_combout\,
	datab => \Div19|auto_generated|divider|divider|StageOut[23]~30_combout\,
	datad => VCC,
	cin => \Div19|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout\,
	cout => \Div19|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X19_Y17_N8
\Div19|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div19|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \Div19|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div19|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \Div19|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X24_Y21_N22
\Div13|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = lapsec1(3) $ (VCC)
-- \Div13|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY(lapsec1(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => lapsec1(3),
	datad => VCC,
	combout => \Div13|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Div13|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X24_Y21_N24
\Div13|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (lapsec1(4) & (\Div13|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & VCC)) # (!lapsec1(4) & (!\Div13|auto_generated|divider|divider|add_sub_4_result_int[1]~1\))
-- \Div13|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!lapsec1(4) & !\Div13|auto_generated|divider|divider|add_sub_4_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => lapsec1(4),
	datad => VCC,
	cin => \Div13|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Div13|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Div13|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X24_Y21_N26
\Div13|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (lapsec1(5) & (\Div13|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ $ (GND))) # (!lapsec1(5) & (!\Div13|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & 
-- VCC))
-- \Div13|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((lapsec1(5) & !\Div13|auto_generated|divider|divider|add_sub_4_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => lapsec1(5),
	datad => VCC,
	cin => \Div13|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Div13|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Div13|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X24_Y21_N28
\Div13|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY(!\Div13|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Div13|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \Div13|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X24_Y21_N30
\Div13|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Div13|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div13|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \Div13|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X24_Y19_N14
\Div13|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Div13|auto_generated|divider|divider|StageOut[20]~23_combout\) # (\Div13|auto_generated|divider|divider|StageOut[20]~22_combout\)))
-- \Div13|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Div13|auto_generated|divider|divider|StageOut[20]~23_combout\) # (\Div13|auto_generated|divider|divider|StageOut[20]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div13|auto_generated|divider|divider|StageOut[20]~23_combout\,
	datab => \Div13|auto_generated|divider|divider|StageOut[20]~22_combout\,
	datad => VCC,
	combout => \Div13|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Div13|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X24_Y19_N16
\Div13|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Div13|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Div13|auto_generated|divider|divider|StageOut[21]~21_combout\) # 
-- (\Div13|auto_generated|divider|divider|StageOut[21]~20_combout\)))) # (!\Div13|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Div13|auto_generated|divider|divider|StageOut[21]~21_combout\ & 
-- (!\Div13|auto_generated|divider|divider|StageOut[21]~20_combout\)))
-- \Div13|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Div13|auto_generated|divider|divider|StageOut[21]~21_combout\ & (!\Div13|auto_generated|divider|divider|StageOut[21]~20_combout\ & 
-- !\Div13|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div13|auto_generated|divider|divider|StageOut[21]~21_combout\,
	datab => \Div13|auto_generated|divider|divider|StageOut[21]~20_combout\,
	datad => VCC,
	cin => \Div13|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Div13|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Div13|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X24_Y19_N18
\Div13|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Div13|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Div13|auto_generated|divider|divider|StageOut[22]~18_combout\) # 
-- (\Div13|auto_generated|divider|divider|StageOut[22]~19_combout\)))) # (!\Div13|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Div13|auto_generated|divider|divider|StageOut[22]~18_combout\) # 
-- (\Div13|auto_generated|divider|divider|StageOut[22]~19_combout\)))))
-- \Div13|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Div13|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Div13|auto_generated|divider|divider|StageOut[22]~18_combout\) # 
-- (\Div13|auto_generated|divider|divider|StageOut[22]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div13|auto_generated|divider|divider|StageOut[22]~18_combout\,
	datab => \Div13|auto_generated|divider|divider|StageOut[22]~19_combout\,
	datad => VCC,
	cin => \Div13|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Div13|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Div13|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X24_Y19_N20
\Div13|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\Div13|auto_generated|divider|divider|StageOut[23]~17_combout\ & (!\Div13|auto_generated|divider|divider|StageOut[23]~16_combout\ & 
-- !\Div13|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div13|auto_generated|divider|divider|StageOut[23]~17_combout\,
	datab => \Div13|auto_generated|divider|divider|StageOut[23]~16_combout\,
	datad => VCC,
	cin => \Div13|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \Div13|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X24_Y19_N22
\Div13|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \Div13|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div13|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \Div13|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X24_Y19_N0
\Div13|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\ = CARRY((\Div13|auto_generated|divider|divider|StageOut[25]~29_combout\) # (\Div13|auto_generated|divider|divider|StageOut[25]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div13|auto_generated|divider|divider|StageOut[25]~29_combout\,
	datab => \Div13|auto_generated|divider|divider|StageOut[25]~28_combout\,
	datad => VCC,
	cout => \Div13|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\);

-- Location: LCCOMB_X24_Y19_N2
\Div13|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\ = CARRY((!\Div13|auto_generated|divider|divider|StageOut[26]~27_combout\ & (!\Div13|auto_generated|divider|divider|StageOut[26]~26_combout\ & 
-- !\Div13|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div13|auto_generated|divider|divider|StageOut[26]~27_combout\,
	datab => \Div13|auto_generated|divider|divider|StageOut[26]~26_combout\,
	datad => VCC,
	cin => \Div13|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\,
	cout => \Div13|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\);

-- Location: LCCOMB_X24_Y19_N4
\Div13|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\ = CARRY((!\Div13|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\ & ((\Div13|auto_generated|divider|divider|StageOut[27]~25_combout\) # 
-- (\Div13|auto_generated|divider|divider|StageOut[27]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div13|auto_generated|divider|divider|StageOut[27]~25_combout\,
	datab => \Div13|auto_generated|divider|divider|StageOut[27]~31_combout\,
	datad => VCC,
	cin => \Div13|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\,
	cout => \Div13|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\);

-- Location: LCCOMB_X24_Y19_N6
\Div13|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\Div13|auto_generated|divider|divider|StageOut[28]~24_combout\ & (!\Div13|auto_generated|divider|divider|StageOut[28]~30_combout\ & 
-- !\Div13|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div13|auto_generated|divider|divider|StageOut[28]~24_combout\,
	datab => \Div13|auto_generated|divider|divider|StageOut[28]~30_combout\,
	datad => VCC,
	cin => \Div13|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\,
	cout => \Div13|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X24_Y19_N8
\Div13|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \Div13|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div13|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \Div13|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X5_Y22_N22
\Div11|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (alhor(3) & (\Div11|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!alhor(3) & (!\Div11|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Div11|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!alhor(3) & !\Div11|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => alhor(3),
	datad => VCC,
	cin => \Div11|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Div11|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Div11|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X5_Y22_N24
\Div11|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (alhor(4) & (\Div11|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!alhor(4) & (!\Div11|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \Div11|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((alhor(4) & !\Div11|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => alhor(4),
	datad => VCC,
	cin => \Div11|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Div11|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Div11|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X8_Y23_N8
\Add0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~2_combout\ = (\ms[1]~head_lut_combout\ & (!\Add0~1\)) # (!\ms[1]~head_lut_combout\ & ((\Add0~1\) # (GND)))
-- \Add0~3\ = CARRY((!\Add0~1\) # (!\ms[1]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ms[1]~head_lut_combout\,
	datad => VCC,
	cin => \Add0~1\,
	combout => \Add0~2_combout\,
	cout => \Add0~3\);

-- Location: LCCOMB_X8_Y23_N10
\Add0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~4_combout\ = (\ms[2]~head_lut_combout\ & (\Add0~3\ $ (GND))) # (!\ms[2]~head_lut_combout\ & (!\Add0~3\ & VCC))
-- \Add0~5\ = CARRY((\ms[2]~head_lut_combout\ & !\Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ms[2]~head_lut_combout\,
	datad => VCC,
	cin => \Add0~3\,
	combout => \Add0~4_combout\,
	cout => \Add0~5\);

-- Location: LCCOMB_X8_Y23_N12
\Add0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~6_combout\ = (\ms[3]~head_lut_combout\ & (!\Add0~5\)) # (!\ms[3]~head_lut_combout\ & ((\Add0~5\) # (GND)))
-- \Add0~7\ = CARRY((!\Add0~5\) # (!\ms[3]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ms[3]~head_lut_combout\,
	datad => VCC,
	cin => \Add0~5\,
	combout => \Add0~6_combout\,
	cout => \Add0~7\);

-- Location: LCCOMB_X23_Y21_N22
\Add3~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add3~6_combout\ = (stmin(3) & (!\Add3~5\)) # (!stmin(3) & ((\Add3~5\) # (GND)))
-- \Add3~7\ = CARRY((!\Add3~5\) # (!stmin(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => stmin(3),
	datad => VCC,
	cin => \Add3~5\,
	combout => \Add3~6_combout\,
	cout => \Add3~7\);

-- Location: LCCOMB_X23_Y21_N24
\Add3~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add3~8_combout\ = (stmin(4) & (\Add3~7\ $ (GND))) # (!stmin(4) & (!\Add3~7\ & VCC))
-- \Add3~9\ = CARRY((stmin(4) & !\Add3~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => stmin(4),
	datad => VCC,
	cin => \Add3~7\,
	combout => \Add3~8_combout\,
	cout => \Add3~9\);

-- Location: LCCOMB_X23_Y21_N26
\Add3~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add3~10_combout\ = stmin(5) $ (\Add3~9\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => stmin(5),
	cin => \Add3~9\,
	combout => \Add3~10_combout\);

-- Location: LCCOMB_X21_Y24_N10
\Add2~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add2~6_combout\ = (stsec(3) & (!\Add2~5\)) # (!stsec(3) & ((\Add2~5\) # (GND)))
-- \Add2~7\ = CARRY((!\Add2~5\) # (!stsec(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => stsec(3),
	datad => VCC,
	cin => \Add2~5\,
	combout => \Add2~6_combout\,
	cout => \Add2~7\);

-- Location: LCCOMB_X21_Y24_N12
\Add2~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add2~8_combout\ = (stsec(4) & (\Add2~7\ $ (GND))) # (!stsec(4) & (!\Add2~7\ & VCC))
-- \Add2~9\ = CARRY((stsec(4) & !\Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => stsec(4),
	datad => VCC,
	cin => \Add2~7\,
	combout => \Add2~8_combout\,
	cout => \Add2~9\);

-- Location: LCCOMB_X17_Y18_N22
\Add11~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add11~8_combout\ = (cnt(4) & (\Add11~7\ $ (GND))) # (!cnt(4) & (!\Add11~7\ & VCC))
-- \Add11~9\ = CARRY((cnt(4) & !\Add11~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => cnt(4),
	datad => VCC,
	cin => \Add11~7\,
	combout => \Add11~8_combout\,
	cout => \Add11~9\);

-- Location: LCCOMB_X17_Y18_N26
\Add11~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add11~12_combout\ = (cnt(6) & (\Add11~11\ $ (GND))) # (!cnt(6) & (!\Add11~11\ & VCC))
-- \Add11~13\ = CARRY((cnt(6) & !\Add11~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => cnt(6),
	datad => VCC,
	cin => \Add11~11\,
	combout => \Add11~12_combout\,
	cout => \Add11~13\);

-- Location: LCCOMB_X17_Y18_N30
\Add11~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add11~16_combout\ = (cnt(8) & (\Add11~15\ $ (GND))) # (!cnt(8) & (!\Add11~15\ & VCC))
-- \Add11~17\ = CARRY((cnt(8) & !\Add11~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => cnt(8),
	datad => VCC,
	cin => \Add11~15\,
	combout => \Add11~16_combout\,
	cout => \Add11~17\);

-- Location: LCCOMB_X17_Y17_N10
\Add11~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add11~28_combout\ = (cnt(14) & (\Add11~27\ $ (GND))) # (!cnt(14) & (!\Add11~27\ & VCC))
-- \Add11~29\ = CARRY((cnt(14) & !\Add11~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => cnt(14),
	datad => VCC,
	cin => \Add11~27\,
	combout => \Add11~28_combout\,
	cout => \Add11~29\);

-- Location: LCCOMB_X17_Y17_N16
\Add11~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add11~34_combout\ = (cnt(17) & (!\Add11~33\)) # (!cnt(17) & ((\Add11~33\) # (GND)))
-- \Add11~35\ = CARRY((!\Add11~33\) # (!cnt(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => cnt(17),
	datad => VCC,
	cin => \Add11~33\,
	combout => \Add11~34_combout\,
	cout => \Add11~35\);

-- Location: LCCOMB_X17_Y17_N18
\Add11~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add11~36_combout\ = cnt(18) $ (!\Add11~35\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => cnt(18),
	cin => \Add11~35\,
	combout => \Add11~36_combout\);

-- Location: LCCOMB_X9_Y21_N20
\Add17~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add17~4_combout\ = (\setmin[2]~head_lut_combout\ & ((GND) # (!\Add17~3\))) # (!\setmin[2]~head_lut_combout\ & (\Add17~3\ $ (GND)))
-- \Add17~5\ = CARRY((\setmin[2]~head_lut_combout\) # (!\Add17~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setmin[2]~head_lut_combout\,
	datad => VCC,
	cin => \Add17~3\,
	combout => \Add17~4_combout\,
	cout => \Add17~5\);

-- Location: LCCOMB_X9_Y21_N22
\Add17~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add17~6_combout\ = (\setmin[3]~head_lut_combout\ & (\Add17~5\ & VCC)) # (!\setmin[3]~head_lut_combout\ & (!\Add17~5\))
-- \Add17~7\ = CARRY((!\setmin[3]~head_lut_combout\ & !\Add17~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setmin[3]~head_lut_combout\,
	datad => VCC,
	cin => \Add17~5\,
	combout => \Add17~6_combout\,
	cout => \Add17~7\);

-- Location: LCCOMB_X10_Y21_N20
\Add16~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add16~6_combout\ = (\setmin[3]~head_lut_combout\ & (!\Add16~5\)) # (!\setmin[3]~head_lut_combout\ & ((\Add16~5\) # (GND)))
-- \Add16~7\ = CARRY((!\Add16~5\) # (!\setmin[3]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \setmin[3]~head_lut_combout\,
	datad => VCC,
	cin => \Add16~5\,
	combout => \Add16~6_combout\,
	cout => \Add16~7\);

-- Location: LCCOMB_X9_Y25_N10
\Add6~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add6~6_combout\ = (\min[3]~head_lut_combout\ & (!\Add6~5\)) # (!\min[3]~head_lut_combout\ & ((\Add6~5\) # (GND)))
-- \Add6~7\ = CARRY((!\Add6~5\) # (!\min[3]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \min[3]~head_lut_combout\,
	datad => VCC,
	cin => \Add6~5\,
	combout => \Add6~6_combout\,
	cout => \Add6~7\);

-- Location: LCCOMB_X6_Y23_N24
\Add21~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add21~10_combout\ = (\setms[5]~head_lut_combout\ & (\Add21~9\ & VCC)) # (!\setms[5]~head_lut_combout\ & (!\Add21~9\))
-- \Add21~11\ = CARRY((!\setms[5]~head_lut_combout\ & !\Add21~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setms[5]~head_lut_combout\,
	datad => VCC,
	cin => \Add21~9\,
	combout => \Add21~10_combout\,
	cout => \Add21~11\);

-- Location: LCCOMB_X11_Y21_N24
\Add19~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add19~4_combout\ = (\sethor[2]~head_lut_combout\ & ((GND) # (!\Add19~3\))) # (!\sethor[2]~head_lut_combout\ & (\Add19~3\ $ (GND)))
-- \Add19~5\ = CARRY((\sethor[2]~head_lut_combout\) # (!\Add19~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sethor[2]~head_lut_combout\,
	datad => VCC,
	cin => \Add19~3\,
	combout => \Add19~4_combout\,
	cout => \Add19~5\);

-- Location: LCCOMB_X11_Y21_N26
\Add19~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add19~6_combout\ = (\sethor[3]~head_lut_combout\ & (\Add19~5\ & VCC)) # (!\sethor[3]~head_lut_combout\ & (!\Add19~5\))
-- \Add19~7\ = CARRY((!\sethor[3]~head_lut_combout\ & !\Add19~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sethor[3]~head_lut_combout\,
	datad => VCC,
	cin => \Add19~5\,
	combout => \Add19~6_combout\,
	cout => \Add19~7\);

-- Location: LCCOMB_X11_Y21_N28
\Add19~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add19~8_combout\ = \Add19~7\ $ (\sethor[4]~head_lut_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \sethor[4]~head_lut_combout\,
	cin => \Add19~7\,
	combout => \Add19~8_combout\);

-- Location: LCCOMB_X11_Y17_N6
\Add18~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add18~6_combout\ = (\sethor[3]~head_lut_combout\ & (!\Add18~5\)) # (!\sethor[3]~head_lut_combout\ & ((\Add18~5\) # (GND)))
-- \Add18~7\ = CARRY((!\Add18~5\) # (!\sethor[3]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sethor[3]~head_lut_combout\,
	datad => VCC,
	cin => \Add18~5\,
	combout => \Add18~6_combout\,
	cout => \Add18~7\);

-- Location: LCCOMB_X11_Y17_N8
\Add18~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add18~8_combout\ = \sethor[4]~head_lut_combout\ $ (!\Add18~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sethor[4]~head_lut_combout\,
	cin => \Add18~7\,
	combout => \Add18~8_combout\);

-- Location: LCCOMB_X10_Y18_N16
\Add7~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add7~0_combout\ = \hor[0]~head_lut_combout\ $ (VCC)
-- \Add7~1\ = CARRY(\hor[0]~head_lut_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hor[0]~head_lut_combout\,
	datad => VCC,
	combout => \Add7~0_combout\,
	cout => \Add7~1\);

-- Location: LCCOMB_X10_Y18_N18
\Add7~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add7~2_combout\ = (\hor[1]~head_lut_combout\ & (!\Add7~1\)) # (!\hor[1]~head_lut_combout\ & ((\Add7~1\) # (GND)))
-- \Add7~3\ = CARRY((!\Add7~1\) # (!\hor[1]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hor[1]~head_lut_combout\,
	datad => VCC,
	cin => \Add7~1\,
	combout => \Add7~2_combout\,
	cout => \Add7~3\);

-- Location: LCCOMB_X10_Y18_N20
\Add7~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add7~4_combout\ = (\hor[2]~head_lut_combout\ & (\Add7~3\ $ (GND))) # (!\hor[2]~head_lut_combout\ & (!\Add7~3\ & VCC))
-- \Add7~5\ = CARRY((\hor[2]~head_lut_combout\ & !\Add7~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hor[2]~head_lut_combout\,
	datad => VCC,
	cin => \Add7~3\,
	combout => \Add7~4_combout\,
	cout => \Add7~5\);

-- Location: LCCOMB_X9_Y21_N24
\Add17~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add17~8_combout\ = (\setmin[4]~head_lut_combout\ & ((GND) # (!\Add17~7\))) # (!\setmin[4]~head_lut_combout\ & (\Add17~7\ $ (GND)))
-- \Add17~9\ = CARRY((\setmin[4]~head_lut_combout\) # (!\Add17~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \setmin[4]~head_lut_combout\,
	datad => VCC,
	cin => \Add17~7\,
	combout => \Add17~8_combout\,
	cout => \Add17~9\);

-- Location: LCCOMB_X10_Y21_N22
\Add16~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add16~8_combout\ = (\setmin[4]~head_lut_combout\ & (\Add16~7\ $ (GND))) # (!\setmin[4]~head_lut_combout\ & (!\Add16~7\ & VCC))
-- \Add16~9\ = CARRY((\setmin[4]~head_lut_combout\ & !\Add16~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setmin[4]~head_lut_combout\,
	datad => VCC,
	cin => \Add16~7\,
	combout => \Add16~8_combout\,
	cout => \Add16~9\);

-- Location: LCCOMB_X10_Y21_N24
\Add16~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add16~10_combout\ = \Add16~9\ $ (\setmin[5]~head_lut_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \setmin[5]~head_lut_combout\,
	cin => \Add16~9\,
	combout => \Add16~10_combout\);

-- Location: LCCOMB_X9_Y21_N26
\Add17~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add17~10_combout\ = \Add17~9\ $ (!\setmin[5]~head_lut_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \setmin[5]~head_lut_combout\,
	cin => \Add17~9\,
	combout => \Add17~10_combout\);

-- Location: LCCOMB_X10_Y13_N10
\Add24~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add24~0_combout\ = \setday[0]~head_lut_combout\ $ (VCC)
-- \Add24~1\ = CARRY(\setday[0]~head_lut_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setday[0]~head_lut_combout\,
	datad => VCC,
	combout => \Add24~0_combout\,
	cout => \Add24~1\);

-- Location: LCCOMB_X10_Y16_N4
\Add25~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add25~0_combout\ = \setday[0]~head_lut_combout\ $ (VCC)
-- \Add25~1\ = CARRY(\setday[0]~head_lut_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setday[0]~head_lut_combout\,
	datad => VCC,
	combout => \Add25~0_combout\,
	cout => \Add25~1\);

-- Location: LCCOMB_X16_Y17_N2
\Add10~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add10~0_combout\ = \year[0]~head_lut_combout\ $ (VCC)
-- \Add10~1\ = CARRY(\year[0]~head_lut_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \year[0]~head_lut_combout\,
	datad => VCC,
	combout => \Add10~0_combout\,
	cout => \Add10~1\);

-- Location: LCCOMB_X15_Y17_N6
\Add28~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add28~7_combout\ = (\setyear[3]~head_lut_combout\ & ((\UPDOWN~input_o\ & (\Add28~6\ & VCC)) # (!\UPDOWN~input_o\ & (!\Add28~6\)))) # (!\setyear[3]~head_lut_combout\ & ((\UPDOWN~input_o\ & (!\Add28~6\)) # (!\UPDOWN~input_o\ & ((\Add28~6\) # (GND)))))
-- \Add28~8\ = CARRY((\setyear[3]~head_lut_combout\ & (!\UPDOWN~input_o\ & !\Add28~6\)) # (!\setyear[3]~head_lut_combout\ & ((!\Add28~6\) # (!\UPDOWN~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setyear[3]~head_lut_combout\,
	datab => \UPDOWN~input_o\,
	datad => VCC,
	cin => \Add28~6\,
	combout => \Add28~7_combout\,
	cout => \Add28~8\);

-- Location: LCCOMB_X15_Y17_N8
\Add28~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add28~9_combout\ = ((\setyear[4]~head_lut_combout\ $ (\UPDOWN~input_o\ $ (!\Add28~8\)))) # (GND)
-- \Add28~10\ = CARRY((\setyear[4]~head_lut_combout\ & ((\UPDOWN~input_o\) # (!\Add28~8\))) # (!\setyear[4]~head_lut_combout\ & (\UPDOWN~input_o\ & !\Add28~8\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setyear[4]~head_lut_combout\,
	datab => \UPDOWN~input_o\,
	datad => VCC,
	cin => \Add28~8\,
	combout => \Add28~9_combout\,
	cout => \Add28~10\);

-- Location: LCCOMB_X15_Y17_N12
\Add28~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add28~13_combout\ = ((\setyear[6]~head_lut_combout\ $ (\UPDOWN~input_o\ $ (!\Add28~12\)))) # (GND)
-- \Add28~14\ = CARRY((\setyear[6]~head_lut_combout\ & ((\UPDOWN~input_o\) # (!\Add28~12\))) # (!\setyear[6]~head_lut_combout\ & (\UPDOWN~input_o\ & !\Add28~12\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setyear[6]~head_lut_combout\,
	datab => \UPDOWN~input_o\,
	datad => VCC,
	cin => \Add28~12\,
	combout => \Add28~13_combout\,
	cout => \Add28~14\);

-- Location: LCCOMB_X15_Y17_N14
\Add28~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add28~15_combout\ = (\setyear[7]~head_lut_combout\ & ((\UPDOWN~input_o\ & (\Add28~14\ & VCC)) # (!\UPDOWN~input_o\ & (!\Add28~14\)))) # (!\setyear[7]~head_lut_combout\ & ((\UPDOWN~input_o\ & (!\Add28~14\)) # (!\UPDOWN~input_o\ & ((\Add28~14\) # (GND)))))
-- \Add28~16\ = CARRY((\setyear[7]~head_lut_combout\ & (!\UPDOWN~input_o\ & !\Add28~14\)) # (!\setyear[7]~head_lut_combout\ & ((!\Add28~14\) # (!\UPDOWN~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setyear[7]~head_lut_combout\,
	datab => \UPDOWN~input_o\,
	datad => VCC,
	cin => \Add28~14\,
	combout => \Add28~15_combout\,
	cout => \Add28~16\);

-- Location: LCCOMB_X15_Y17_N16
\Add28~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add28~17_combout\ = ((\UPDOWN~input_o\ $ (\setyear[8]~head_lut_combout\ $ (!\Add28~16\)))) # (GND)
-- \Add28~18\ = CARRY((\UPDOWN~input_o\ & ((\setyear[8]~head_lut_combout\) # (!\Add28~16\))) # (!\UPDOWN~input_o\ & (\setyear[8]~head_lut_combout\ & !\Add28~16\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UPDOWN~input_o\,
	datab => \setyear[8]~head_lut_combout\,
	datad => VCC,
	cin => \Add28~16\,
	combout => \Add28~17_combout\,
	cout => \Add28~18\);

-- Location: LCCOMB_X16_Y17_N6
\Add10~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add10~4_combout\ = (\year[2]~head_lut_combout\ & (\Add10~3\ $ (GND))) # (!\year[2]~head_lut_combout\ & (!\Add10~3\ & VCC))
-- \Add10~5\ = CARRY((\year[2]~head_lut_combout\ & !\Add10~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \year[2]~head_lut_combout\,
	datad => VCC,
	cin => \Add10~3\,
	combout => \Add10~4_combout\,
	cout => \Add10~5\);

-- Location: LCCOMB_X16_Y17_N8
\Add10~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add10~6_combout\ = (\year[3]~head_lut_combout\ & (!\Add10~5\)) # (!\year[3]~head_lut_combout\ & ((\Add10~5\) # (GND)))
-- \Add10~7\ = CARRY((!\Add10~5\) # (!\year[3]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \year[3]~head_lut_combout\,
	datad => VCC,
	cin => \Add10~5\,
	combout => \Add10~6_combout\,
	cout => \Add10~7\);

-- Location: LCCOMB_X16_Y17_N10
\Add10~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add10~8_combout\ = (\year[4]~head_lut_combout\ & (\Add10~7\ $ (GND))) # (!\year[4]~head_lut_combout\ & (!\Add10~7\ & VCC))
-- \Add10~9\ = CARRY((\year[4]~head_lut_combout\ & !\Add10~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \year[4]~head_lut_combout\,
	datad => VCC,
	cin => \Add10~7\,
	combout => \Add10~8_combout\,
	cout => \Add10~9\);

-- Location: LCCOMB_X16_Y17_N14
\Add10~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add10~12_combout\ = (\year[6]~head_lut_combout\ & (\Add10~11\ $ (GND))) # (!\year[6]~head_lut_combout\ & (!\Add10~11\ & VCC))
-- \Add10~13\ = CARRY((\year[6]~head_lut_combout\ & !\Add10~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \year[6]~head_lut_combout\,
	datad => VCC,
	cin => \Add10~11\,
	combout => \Add10~12_combout\,
	cout => \Add10~13\);

-- Location: LCCOMB_X16_Y17_N16
\Add10~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add10~14_combout\ = (\year[7]~head_lut_combout\ & (!\Add10~13\)) # (!\year[7]~head_lut_combout\ & ((\Add10~13\) # (GND)))
-- \Add10~15\ = CARRY((!\Add10~13\) # (!\year[7]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \year[7]~head_lut_combout\,
	datad => VCC,
	cin => \Add10~13\,
	combout => \Add10~14_combout\,
	cout => \Add10~15\);

-- Location: LCCOMB_X16_Y17_N22
\Add10~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add10~20_combout\ = (\year[10]~head_lut_combout\ & (\Add10~19\ $ (GND))) # (!\year[10]~head_lut_combout\ & (!\Add10~19\ & VCC))
-- \Add10~21\ = CARRY((\year[10]~head_lut_combout\ & !\Add10~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \year[10]~head_lut_combout\,
	datad => VCC,
	cin => \Add10~19\,
	combout => \Add10~20_combout\,
	cout => \Add10~21\);

-- Location: LCCOMB_X10_Y15_N8
\Add8~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add8~2_combout\ = (\day[1]~head_lut_combout\ & (!\Add8~1\)) # (!\day[1]~head_lut_combout\ & ((\Add8~1\) # (GND)))
-- \Add8~3\ = CARRY((!\Add8~1\) # (!\day[1]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \day[1]~head_lut_combout\,
	datad => VCC,
	cin => \Add8~1\,
	combout => \Add8~2_combout\,
	cout => \Add8~3\);

-- Location: LCCOMB_X10_Y16_N8
\Add25~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add25~7_combout\ = (\setday[2]~head_lut_combout\ & ((GND) # (!\Add25~4\))) # (!\setday[2]~head_lut_combout\ & (\Add25~4\ $ (GND)))
-- \Add25~8\ = CARRY((\setday[2]~head_lut_combout\) # (!\Add25~4\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \setday[2]~head_lut_combout\,
	datad => VCC,
	cin => \Add25~4\,
	combout => \Add25~7_combout\,
	cout => \Add25~8\);

-- Location: LCCOMB_X10_Y16_N10
\Add25~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add25~9_combout\ = (\setday[3]~head_lut_combout\ & (\Add25~8\ & VCC)) # (!\setday[3]~head_lut_combout\ & (!\Add25~8\))
-- \Add25~10\ = CARRY((!\setday[3]~head_lut_combout\ & !\Add25~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setday[3]~head_lut_combout\,
	datad => VCC,
	cin => \Add25~8\,
	combout => \Add25~9_combout\,
	cout => \Add25~10\);

-- Location: LCCOMB_X10_Y16_N12
\Add25~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add25~11_combout\ = \setday[4]~head_lut_combout\ $ (\Add25~10\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setday[4]~head_lut_combout\,
	cin => \Add25~10\,
	combout => \Add25~11_combout\);

-- Location: LCCOMB_X10_Y13_N14
\Add24~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add24~5_combout\ = (\setday[2]~head_lut_combout\ & (\Add24~4\ $ (GND))) # (!\setday[2]~head_lut_combout\ & (!\Add24~4\ & VCC))
-- \Add24~6\ = CARRY((\setday[2]~head_lut_combout\ & !\Add24~4\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \setday[2]~head_lut_combout\,
	datad => VCC,
	cin => \Add24~4\,
	combout => \Add24~5_combout\,
	cout => \Add24~6\);

-- Location: LCCOMB_X10_Y13_N16
\Add24~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add24~7_combout\ = (\setday[3]~head_lut_combout\ & (!\Add24~6\)) # (!\setday[3]~head_lut_combout\ & ((\Add24~6\) # (GND)))
-- \Add24~8\ = CARRY((!\Add24~6\) # (!\setday[3]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setday[3]~head_lut_combout\,
	datad => VCC,
	cin => \Add24~6\,
	combout => \Add24~7_combout\,
	cout => \Add24~8\);

-- Location: LCCOMB_X10_Y13_N18
\Add24~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add24~9_combout\ = \setday[4]~head_lut_combout\ $ (!\Add24~8\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setday[4]~head_lut_combout\,
	cin => \Add24~8\,
	combout => \Add24~9_combout\);

-- Location: LCCOMB_X10_Y15_N12
\Add8~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add8~6_combout\ = (\day[3]~head_lut_combout\ & (!\Add8~5\)) # (!\day[3]~head_lut_combout\ & ((\Add8~5\) # (GND)))
-- \Add8~7\ = CARRY((!\Add8~5\) # (!\day[3]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \day[3]~head_lut_combout\,
	datad => VCC,
	cin => \Add8~5\,
	combout => \Add8~6_combout\,
	cout => \Add8~7\);

-- Location: LCCOMB_X10_Y15_N14
\Add8~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add8~8_combout\ = \day[4]~head_lut_combout\ $ (!\Add8~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \day[4]~head_lut_combout\,
	cin => \Add8~7\,
	combout => \Add8~8_combout\);

-- Location: LCCOMB_X2_Y21_N16
\Add22~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add22~0_combout\ = \setsec[0]~head_lut_combout\ $ (VCC)
-- \Add22~1\ = CARRY(\setsec[0]~head_lut_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setsec[0]~head_lut_combout\,
	datad => VCC,
	combout => \Add22~0_combout\,
	cout => \Add22~1\);

-- Location: LCCOMB_X3_Y21_N10
\Add23~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add23~0_combout\ = \setsec[0]~head_lut_combout\ $ (VCC)
-- \Add23~1\ = CARRY(\setsec[0]~head_lut_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setsec[0]~head_lut_combout\,
	datad => VCC,
	combout => \Add23~0_combout\,
	cout => \Add23~1\);

-- Location: LCCOMB_X3_Y21_N16
\Add23~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add23~6_combout\ = (\setsec[3]~head_lut_combout\ & (\Add23~5\ & VCC)) # (!\setsec[3]~head_lut_combout\ & (!\Add23~5\))
-- \Add23~7\ = CARRY((!\setsec[3]~head_lut_combout\ & !\Add23~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \setsec[3]~head_lut_combout\,
	datad => VCC,
	cin => \Add23~5\,
	combout => \Add23~6_combout\,
	cout => \Add23~7\);

-- Location: LCCOMB_X3_Y21_N18
\Add23~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add23~8_combout\ = (\setsec[4]~head_lut_combout\ & ((GND) # (!\Add23~7\))) # (!\setsec[4]~head_lut_combout\ & (\Add23~7\ $ (GND)))
-- \Add23~9\ = CARRY((\setsec[4]~head_lut_combout\) # (!\Add23~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \setsec[4]~head_lut_combout\,
	datad => VCC,
	cin => \Add23~7\,
	combout => \Add23~8_combout\,
	cout => \Add23~9\);

-- Location: LCCOMB_X2_Y21_N24
\Add22~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add22~8_combout\ = (\setsec[4]~head_lut_combout\ & (\Add22~7\ $ (GND))) # (!\setsec[4]~head_lut_combout\ & (!\Add22~7\ & VCC))
-- \Add22~9\ = CARRY((\setsec[4]~head_lut_combout\ & !\Add22~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \setsec[4]~head_lut_combout\,
	datad => VCC,
	cin => \Add22~7\,
	combout => \Add22~8_combout\,
	cout => \Add22~9\);

-- Location: LCCOMB_X12_Y15_N8
\Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~0_combout\ = \year[7]~head_lut_combout\ $ (VCC)
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~1\ = CARRY(\year[7]~head_lut_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \year[7]~head_lut_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~1\);

-- Location: LCCOMB_X12_Y15_N10
\Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~2_combout\ = (\year[8]~head_lut_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~1\ & VCC)) # (!\year[8]~head_lut_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~1\))
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~3\ = CARRY((!\year[8]~head_lut_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \year[8]~head_lut_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~3\);

-- Location: LCCOMB_X12_Y15_N12
\Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~4_combout\ = (\year[9]~head_lut_combout\ & ((GND) # (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~3\))) # (!\year[9]~head_lut_combout\ & 
-- (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~3\ $ (GND)))
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~5\ = CARRY((\year[9]~head_lut_combout\) # (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \year[9]~head_lut_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~5\);

-- Location: LCCOMB_X12_Y15_N14
\Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~6_combout\ = (\year[10]~head_lut_combout\ & (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~5\)) # (!\year[10]~head_lut_combout\ & 
-- ((\Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~5\) # (GND)))
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~7\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~5\) # (!\year[10]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \year[10]~head_lut_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~7\);

-- Location: LCCOMB_X12_Y15_N16
\Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~8_combout\ = (\year[11]~head_lut_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~7\ $ (GND))) # (!\year[11]~head_lut_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~7\ & VCC))
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~9\ = CARRY((\year[11]~head_lut_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \year[11]~head_lut_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~7\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~8_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~9\);

-- Location: LCCOMB_X12_Y15_N18
\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~9\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\);

-- Location: LCCOMB_X14_Y15_N4
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[99]~92_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[99]~93_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[99]~92_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[99]~93_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[99]~92_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[99]~93_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~1\);

-- Location: LCCOMB_X14_Y15_N6
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[100]~90_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[100]~91_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[100]~90_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[100]~91_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[100]~90_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[100]~91_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[100]~90_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[100]~91_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~3\);

-- Location: LCCOMB_X14_Y15_N8
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[101]~89_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[101]~88_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[101]~89_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[101]~88_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~5\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[101]~89_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[101]~88_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[101]~89_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[101]~88_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~5\);

-- Location: LCCOMB_X14_Y15_N10
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~6_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[102]~86_combout\ & (((!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~5\)))) # 
-- (!\Mod1|auto_generated|divider|divider|StageOut[102]~86_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[102]~87_combout\ & (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~5\)) # 
-- (!\Mod1|auto_generated|divider|divider|StageOut[102]~87_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~5\) # (GND)))))
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~7\ = CARRY(((!\Mod1|auto_generated|divider|divider|StageOut[102]~86_combout\ & !\Mod1|auto_generated|divider|divider|StageOut[102]~87_combout\)) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[102]~86_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[102]~87_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~7\);

-- Location: LCCOMB_X14_Y15_N12
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~8_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~7\ & (((\Mod1|auto_generated|divider|divider|StageOut[103]~85_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[103]~84_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~7\ & ((((\Mod1|auto_generated|divider|divider|StageOut[103]~85_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[103]~84_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~9\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~7\ & ((\Mod1|auto_generated|divider|divider|StageOut[103]~85_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[103]~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[103]~85_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[103]~84_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~7\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~8_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~9\);

-- Location: LCCOMB_X14_Y15_N14
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~9\ & (((\Mod1|auto_generated|divider|divider|StageOut[104]~82_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[104]~83_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~9\ & (!\Mod1|auto_generated|divider|divider|StageOut[104]~82_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[104]~83_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~11\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[104]~82_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[104]~83_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[104]~82_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[104]~83_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~9\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~11\);

-- Location: LCCOMB_X14_Y15_N16
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ = \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~11\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\);

-- Location: LCCOMB_X16_Y15_N4
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~14_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[98]~103_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[98]~102_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|StageOut[98]~103_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[98]~102_combout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~14_combout\);

-- Location: LCCOMB_X15_Y15_N2
\Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[111]~104_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[111]~101_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[111]~104_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[111]~101_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[111]~104_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[111]~101_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~1\);

-- Location: LCCOMB_X15_Y15_N4
\Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[112]~100_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[112]~99_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[112]~100_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[112]~99_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[112]~100_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[112]~99_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[112]~100_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[112]~99_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~3\);

-- Location: LCCOMB_X15_Y15_N6
\Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[113]~137_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[113]~98_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[113]~137_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[113]~98_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~5\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[113]~137_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[113]~98_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[113]~137_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[113]~98_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~5\);

-- Location: LCCOMB_X15_Y15_N8
\Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~6_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[114]~136_combout\ & (((!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~5\)))) # 
-- (!\Mod1|auto_generated|divider|divider|StageOut[114]~136_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[114]~97_combout\ & (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~5\)) # 
-- (!\Mod1|auto_generated|divider|divider|StageOut[114]~97_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~5\) # (GND)))))
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~7\ = CARRY(((!\Mod1|auto_generated|divider|divider|StageOut[114]~136_combout\ & !\Mod1|auto_generated|divider|divider|StageOut[114]~97_combout\)) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[114]~136_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[114]~97_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~7\);

-- Location: LCCOMB_X15_Y15_N10
\Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~8_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~7\ & (((\Mod1|auto_generated|divider|divider|StageOut[115]~96_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[115]~135_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~7\ & ((((\Mod1|auto_generated|divider|divider|StageOut[115]~96_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[115]~135_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~9\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~7\ & ((\Mod1|auto_generated|divider|divider|StageOut[115]~96_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[115]~135_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[115]~96_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[115]~135_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~7\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~8_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~9\);

-- Location: LCCOMB_X15_Y15_N12
\Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~9\ & (((\Mod1|auto_generated|divider|divider|StageOut[116]~134_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[116]~95_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~9\ & (!\Mod1|auto_generated|divider|divider|StageOut[116]~134_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[116]~95_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~11\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[116]~134_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[116]~95_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[116]~134_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[116]~95_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~9\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~11\);

-- Location: LCCOMB_X15_Y15_N14
\Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~11\ & ((((\Mod1|auto_generated|divider|divider|StageOut[117]~133_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[117]~94_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~11\ & ((\Mod1|auto_generated|divider|divider|StageOut[117]~133_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[117]~94_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~13\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[117]~133_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[117]~94_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[117]~133_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[117]~94_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~11\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~13\);

-- Location: LCCOMB_X15_Y15_N16
\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~13\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\);

-- Location: LCCOMB_X14_Y16_N24
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~16_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[97]~106_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[97]~107_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|StageOut[97]~106_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[97]~107_combout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~16_combout\);

-- Location: LCCOMB_X14_Y16_N18
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[96]~111_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[96]~110_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|StageOut[96]~111_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[96]~110_combout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\);

-- Location: LCCOMB_X14_Y16_N20
\Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~16_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[110]~108_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[110]~105_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|StageOut[110]~108_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[110]~105_combout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~16_combout\);

-- Location: LCCOMB_X17_Y15_N10
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[123]~140_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[123]~121_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[123]~140_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[123]~121_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[123]~140_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[123]~121_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~1\);

-- Location: LCCOMB_X17_Y15_N12
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[124]~120_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[124]~139_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[124]~120_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[124]~139_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[124]~120_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[124]~139_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[124]~120_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[124]~139_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~3\);

-- Location: LCCOMB_X17_Y15_N14
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[125]~119_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[125]~138_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[125]~119_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[125]~138_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~5\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[125]~119_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[125]~138_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[125]~119_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[125]~138_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~5\);

-- Location: LCCOMB_X17_Y15_N16
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~6_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[126]~132_combout\ & (((!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~5\)))) # 
-- (!\Mod1|auto_generated|divider|divider|StageOut[126]~132_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[126]~118_combout\ & (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~5\)) # 
-- (!\Mod1|auto_generated|divider|divider|StageOut[126]~118_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~5\) # (GND)))))
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~7\ = CARRY(((!\Mod1|auto_generated|divider|divider|StageOut[126]~132_combout\ & !\Mod1|auto_generated|divider|divider|StageOut[126]~118_combout\)) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[126]~132_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[126]~118_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~7\);

-- Location: LCCOMB_X17_Y15_N18
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~8_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~7\ & (((\Mod1|auto_generated|divider|divider|StageOut[127]~117_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[127]~131_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~7\ & ((((\Mod1|auto_generated|divider|divider|StageOut[127]~117_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[127]~131_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~9\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~7\ & ((\Mod1|auto_generated|divider|divider|StageOut[127]~117_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[127]~131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[127]~117_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[127]~131_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~7\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~8_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~9\);

-- Location: LCCOMB_X17_Y15_N20
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~10_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~9\ & (((\Mod1|auto_generated|divider|divider|StageOut[128]~116_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[128]~130_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~9\ & (!\Mod1|auto_generated|divider|divider|StageOut[128]~116_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[128]~130_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~11\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[128]~116_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[128]~130_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[128]~116_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[128]~130_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~9\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~10_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~11\);

-- Location: LCCOMB_X17_Y15_N22
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~11\ & ((((\Mod1|auto_generated|divider|divider|StageOut[129]~115_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[129]~129_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~11\ & ((\Mod1|auto_generated|divider|divider|StageOut[129]~115_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[129]~129_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~13\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[129]~115_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[129]~129_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[129]~115_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[129]~129_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~11\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~13\);

-- Location: LCCOMB_X17_Y15_N24
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~14_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~13\ & (((\Mod1|auto_generated|divider|divider|StageOut[130]~114_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[130]~128_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~13\ & (!\Mod1|auto_generated|divider|divider|StageOut[130]~114_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[130]~128_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~15\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[130]~114_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[130]~128_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[130]~114_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[130]~128_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~13\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~14_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~15\);

-- Location: LCCOMB_X17_Y15_N26
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ = \Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~15\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\);

-- Location: LCCOMB_X14_Y16_N2
\Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[109]~112_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[109]~109_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|StageOut[109]~112_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[109]~109_combout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\);

-- Location: LCCOMB_X19_Y15_N16
\Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[108]~124_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[108]~123_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|StageOut[108]~124_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[108]~123_combout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\);

-- Location: LCCOMB_X15_Y18_N8
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ = \year[7]~head_lut_combout\ $ (VCC)
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ = CARRY(\year[7]~head_lut_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \year[7]~head_lut_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\);

-- Location: LCCOMB_X15_Y18_N10
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ = (\year[8]~head_lut_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & VCC)) # (!\year[8]~head_lut_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ = CARRY((!\year[8]~head_lut_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \year[8]~head_lut_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\);

-- Location: LCCOMB_X15_Y18_N12
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ = (\year[9]~head_lut_combout\ & ((GND) # (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))) # (!\year[9]~head_lut_combout\ & 
-- (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ $ (GND)))
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ = CARRY((\year[9]~head_lut_combout\) # (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \year[9]~head_lut_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\);

-- Location: LCCOMB_X15_Y18_N14
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ = (\year[10]~head_lut_combout\ & (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)) # (!\year[10]~head_lut_combout\ & 
-- ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (GND)))
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (!\year[10]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \year[10]~head_lut_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\);

-- Location: LCCOMB_X15_Y18_N16
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ = (\year[11]~head_lut_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ $ (GND))) # (!\year[11]~head_lut_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & VCC))
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ = CARRY((\year[11]~head_lut_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \year[11]~head_lut_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\);

-- Location: LCCOMB_X15_Y18_N18
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\);

-- Location: LCCOMB_X20_Y18_N8
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[73]~122_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[73]~123_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[73]~122_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[73]~123_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[73]~122_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[73]~123_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\);

-- Location: LCCOMB_X20_Y18_N10
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[74]~120_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[74]~121_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[74]~120_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[74]~121_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[74]~120_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[74]~121_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[74]~120_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[74]~121_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\);

-- Location: LCCOMB_X20_Y18_N12
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[75]~118_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[75]~119_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[75]~118_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[75]~119_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[75]~118_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[75]~119_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[75]~118_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[75]~119_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\);

-- Location: LCCOMB_X20_Y18_N14
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[76]~116_combout\ & (((!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)))) # 
-- (!\Mod0|auto_generated|divider|divider|StageOut[76]~116_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[76]~117_combout\ & (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)) # 
-- (!\Mod0|auto_generated|divider|divider|StageOut[76]~117_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\) # (GND)))))
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ = CARRY(((!\Mod0|auto_generated|divider|divider|StageOut[76]~116_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[76]~117_combout\)) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[76]~116_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[76]~117_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\);

-- Location: LCCOMB_X20_Y18_N16
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & (((\Mod0|auto_generated|divider|divider|StageOut[77]~115_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[77]~114_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((((\Mod0|auto_generated|divider|divider|StageOut[77]~115_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[77]~114_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((\Mod0|auto_generated|divider|divider|StageOut[77]~115_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[77]~114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[77]~115_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[77]~114_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\);

-- Location: LCCOMB_X20_Y18_N18
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ & (((\Mod0|auto_generated|divider|divider|StageOut[78]~113_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[78]~112_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ & (!\Mod0|auto_generated|divider|divider|StageOut[78]~113_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[78]~112_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[78]~113_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[78]~112_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[78]~113_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[78]~112_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\);

-- Location: LCCOMB_X20_Y18_N20
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ = \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\);

-- Location: LCCOMB_X19_Y17_N26
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[72]~132_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[72]~133_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|StageOut[72]~132_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[72]~133_combout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\);

-- Location: LCCOMB_X21_Y18_N6
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[85]~134_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[85]~131_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[85]~134_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[85]~131_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[85]~134_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[85]~131_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\);

-- Location: LCCOMB_X21_Y18_N8
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[86]~129_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[86]~130_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[86]~129_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[86]~130_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[86]~129_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[86]~130_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[86]~129_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[86]~130_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\);

-- Location: LCCOMB_X21_Y18_N10
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[87]~195_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[87]~128_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[87]~195_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[87]~128_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[87]~195_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[87]~128_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[87]~195_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[87]~128_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\);

-- Location: LCCOMB_X21_Y18_N12
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[88]~194_combout\ & (((!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)))) # 
-- (!\Mod0|auto_generated|divider|divider|StageOut[88]~194_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[88]~127_combout\ & (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)) # 
-- (!\Mod0|auto_generated|divider|divider|StageOut[88]~127_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\) # (GND)))))
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ = CARRY(((!\Mod0|auto_generated|divider|divider|StageOut[88]~194_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[88]~127_combout\)) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[88]~194_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[88]~127_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\);

-- Location: LCCOMB_X21_Y18_N14
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & (((\Mod0|auto_generated|divider|divider|StageOut[89]~193_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[89]~126_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((((\Mod0|auto_generated|divider|divider|StageOut[89]~193_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[89]~126_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((\Mod0|auto_generated|divider|divider|StageOut[89]~193_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[89]~126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[89]~193_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[89]~126_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\);

-- Location: LCCOMB_X21_Y18_N16
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ & (((\Mod0|auto_generated|divider|divider|StageOut[90]~125_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[90]~192_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ & (!\Mod0|auto_generated|divider|divider|StageOut[90]~125_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[90]~192_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[90]~125_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[90]~192_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[90]~125_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[90]~192_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~11\);

-- Location: LCCOMB_X21_Y18_N18
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ & ((((\Mod0|auto_generated|divider|divider|StageOut[91]~191_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[91]~124_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ & ((\Mod0|auto_generated|divider|divider|StageOut[91]~191_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[91]~124_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~13\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[91]~191_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[91]~124_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[91]~191_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[91]~124_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~11\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~13\);

-- Location: LCCOMB_X21_Y18_N20
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~13\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\);

-- Location: LCCOMB_X22_Y17_N12
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[84]~143_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[84]~144_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|StageOut[84]~143_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[84]~144_combout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\);

-- Location: LCCOMB_X23_Y18_N8
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[97]~142_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[97]~145_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[97]~142_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[97]~145_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[97]~142_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[97]~145_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\);

-- Location: LCCOMB_X23_Y18_N10
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[98]~141_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[98]~197_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[98]~141_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[98]~197_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[98]~141_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[98]~197_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[98]~141_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[98]~197_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\);

-- Location: LCCOMB_X23_Y18_N12
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[99]~140_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[99]~196_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[99]~140_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[99]~196_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[99]~140_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[99]~196_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[99]~140_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[99]~196_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\);

-- Location: LCCOMB_X23_Y18_N14
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[100]~139_combout\ & (((!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)))) # 
-- (!\Mod0|auto_generated|divider|divider|StageOut[100]~139_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[100]~175_combout\ & (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)) # 
-- (!\Mod0|auto_generated|divider|divider|StageOut[100]~175_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\) # (GND)))))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ = CARRY(((!\Mod0|auto_generated|divider|divider|StageOut[100]~139_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[100]~175_combout\)) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[100]~139_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[100]~175_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\);

-- Location: LCCOMB_X23_Y18_N16
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & (((\Mod0|auto_generated|divider|divider|StageOut[101]~138_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[101]~174_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & ((((\Mod0|auto_generated|divider|divider|StageOut[101]~138_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[101]~174_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & ((\Mod0|auto_generated|divider|divider|StageOut[101]~138_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[101]~174_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[101]~138_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[101]~174_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~9\);

-- Location: LCCOMB_X23_Y18_N18
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ & (((\Mod0|auto_generated|divider|divider|StageOut[102]~137_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[102]~173_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ & (!\Mod0|auto_generated|divider|divider|StageOut[102]~137_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[102]~173_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[102]~137_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[102]~173_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[102]~137_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[102]~173_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~9\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~11\);

-- Location: LCCOMB_X23_Y18_N20
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ & ((((\Mod0|auto_generated|divider|divider|StageOut[103]~136_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[103]~172_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ & ((\Mod0|auto_generated|divider|divider|StageOut[103]~136_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[103]~172_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[103]~136_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[103]~172_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[103]~136_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[103]~172_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~11\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~13\);

-- Location: LCCOMB_X23_Y18_N22
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ & (((\Mod0|auto_generated|divider|divider|StageOut[104]~135_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[104]~171_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ & (!\Mod0|auto_generated|divider|divider|StageOut[104]~135_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[104]~171_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~15\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[104]~135_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[104]~171_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[104]~135_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[104]~171_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~13\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~15\);

-- Location: LCCOMB_X23_Y18_N24
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ = \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~15\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\);

-- Location: LCCOMB_X22_Y18_N24
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[96]~156_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[96]~155_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|StageOut[96]~156_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[96]~155_combout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\);

-- Location: LCCOMB_X23_Y17_N8
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[109]~157_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[109]~154_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[109]~157_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[109]~154_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[109]~157_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[109]~154_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\);

-- Location: LCCOMB_X23_Y17_N10
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[110]~198_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[110]~153_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[110]~198_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[110]~153_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[110]~198_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[110]~153_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[110]~198_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[110]~153_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~3\);

-- Location: LCCOMB_X23_Y17_N12
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[111]~182_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[111]~152_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[111]~182_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[111]~152_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[111]~182_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[111]~152_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[111]~182_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[111]~152_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\);

-- Location: LCCOMB_X23_Y17_N14
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[112]~181_combout\ & (((!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)))) # 
-- (!\Mod0|auto_generated|divider|divider|StageOut[112]~181_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[112]~151_combout\ & (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)) # 
-- (!\Mod0|auto_generated|divider|divider|StageOut[112]~151_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\) # (GND)))))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ = CARRY(((!\Mod0|auto_generated|divider|divider|StageOut[112]~181_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[112]~151_combout\)) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[112]~181_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[112]~151_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~7\);

-- Location: LCCOMB_X23_Y17_N16
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & (((\Mod0|auto_generated|divider|divider|StageOut[113]~150_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[113]~180_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & ((((\Mod0|auto_generated|divider|divider|StageOut[113]~150_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[113]~180_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & ((\Mod0|auto_generated|divider|divider|StageOut[113]~150_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[113]~180_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[113]~150_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[113]~180_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~7\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~9\);

-- Location: LCCOMB_X23_Y17_N18
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ & (((\Mod0|auto_generated|divider|divider|StageOut[114]~149_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[114]~179_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ & (!\Mod0|auto_generated|divider|divider|StageOut[114]~149_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[114]~179_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[114]~149_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[114]~179_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[114]~149_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[114]~179_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~9\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~11\);

-- Location: LCCOMB_X23_Y17_N20
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ & ((((\Mod0|auto_generated|divider|divider|StageOut[115]~148_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[115]~178_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ & ((\Mod0|auto_generated|divider|divider|StageOut[115]~148_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[115]~178_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~13\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[115]~148_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[115]~178_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[115]~148_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[115]~178_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~11\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~13\);

-- Location: LCCOMB_X23_Y17_N22
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~13\ & (((\Mod0|auto_generated|divider|divider|StageOut[116]~147_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[116]~177_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~13\ & (!\Mod0|auto_generated|divider|divider|StageOut[116]~147_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[116]~177_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~15\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[116]~147_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[116]~177_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[116]~147_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[116]~177_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~13\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~15\);

-- Location: LCCOMB_X23_Y17_N24
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~15\ & ((((\Mod0|auto_generated|divider|divider|StageOut[117]~176_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[117]~146_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~15\ & ((\Mod0|auto_generated|divider|divider|StageOut[117]~176_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[117]~146_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~17\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[117]~176_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[117]~146_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[117]~176_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[117]~146_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~15\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~17\);

-- Location: LCCOMB_X23_Y17_N26
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~17\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\);

-- Location: LCCOMB_X24_Y17_N24
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[108]~169_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[108]~168_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|StageOut[108]~169_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[108]~168_combout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\);

-- Location: LCCOMB_X23_Y16_N8
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[121]~170_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[121]~167_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[121]~170_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[121]~167_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[121]~170_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[121]~167_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~1\);

-- Location: LCCOMB_X23_Y16_N10
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[122]~199_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[122]~166_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[122]~199_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[122]~166_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[122]~199_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[122]~166_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[122]~199_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[122]~166_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~3\);

-- Location: LCCOMB_X23_Y16_N12
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[123]~165_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[123]~190_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[123]~165_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[123]~190_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~5\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[123]~165_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[123]~190_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[123]~165_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[123]~190_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~5\);

-- Location: LCCOMB_X23_Y16_N14
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[124]~189_combout\ & (((!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~5\)))) # 
-- (!\Mod0|auto_generated|divider|divider|StageOut[124]~189_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[124]~164_combout\ & (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~5\)) # 
-- (!\Mod0|auto_generated|divider|divider|StageOut[124]~164_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~5\) # (GND)))))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ = CARRY(((!\Mod0|auto_generated|divider|divider|StageOut[124]~189_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[124]~164_combout\)) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[124]~189_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[124]~164_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~7\);

-- Location: LCCOMB_X23_Y16_N16
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & (((\Mod0|auto_generated|divider|divider|StageOut[125]~188_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[125]~163_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & ((((\Mod0|auto_generated|divider|divider|StageOut[125]~188_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[125]~163_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & ((\Mod0|auto_generated|divider|divider|StageOut[125]~188_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[125]~163_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[125]~188_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[125]~163_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~7\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~9\);

-- Location: LCCOMB_X23_Y16_N18
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ & (((\Mod0|auto_generated|divider|divider|StageOut[126]~162_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[126]~187_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ & (!\Mod0|auto_generated|divider|divider|StageOut[126]~162_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[126]~187_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[126]~162_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[126]~187_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[126]~162_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[126]~187_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~9\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~11\);

-- Location: LCCOMB_X23_Y16_N20
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ & ((((\Mod0|auto_generated|divider|divider|StageOut[127]~186_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[127]~161_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ & ((\Mod0|auto_generated|divider|divider|StageOut[127]~186_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[127]~161_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~13\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[127]~186_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[127]~161_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[127]~186_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[127]~161_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~11\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~13\);

-- Location: LCCOMB_X23_Y16_N22
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~13\ & (((\Mod0|auto_generated|divider|divider|StageOut[128]~160_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[128]~185_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~13\ & (!\Mod0|auto_generated|divider|divider|StageOut[128]~160_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[128]~185_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~15\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[128]~160_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[128]~185_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[128]~160_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[128]~185_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~13\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~15\);

-- Location: LCCOMB_X23_Y16_N24
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~15\ & ((((\Mod0|auto_generated|divider|divider|StageOut[129]~184_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[129]~159_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~15\ & ((\Mod0|auto_generated|divider|divider|StageOut[129]~184_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[129]~159_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~17\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[129]~184_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[129]~159_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[129]~184_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[129]~159_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~15\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~17\);

-- Location: LCCOMB_X23_Y16_N26
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~17\ & (((\Mod0|auto_generated|divider|divider|StageOut[130]~183_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[130]~158_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~17\ & (!\Mod0|auto_generated|divider|divider|StageOut[130]~183_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[130]~158_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~19\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[130]~183_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[130]~158_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[130]~183_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[130]~158_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~17\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~19\);

-- Location: LCCOMB_X23_Y16_N28
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ = \Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~19\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\);

-- Location: LCCOMB_X19_Y15_N30
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~18_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[122]~141_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[122]~122_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|StageOut[122]~141_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[122]~122_combout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~18_combout\);

-- Location: LCCOMB_X19_Y15_N12
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~20_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[121]~125_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[121]~113_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|StageOut[121]~125_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[121]~113_combout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~20_combout\);

-- Location: LCCOMB_X19_Y15_N18
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[120]~127_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[120]~126_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|StageOut[120]~127_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[120]~126_combout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\);

-- Location: LCCOMB_X11_Y20_N10
\Equal46~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Equal46~0_combout\ = alhor(1) $ (nhor(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => alhor(1),
	datad => nhor(1),
	combout => \Equal46~0_combout\);

-- Location: LCCOMB_X23_Y22_N2
\nFND1[0]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND1[0]~5_combout\ = (\stsec2[0]~4_combout\ & (!\nFND4[2]~0_combout\ & (stms1(0)))) # (!\stsec2[0]~4_combout\ & ((\nFND4[2]~0_combout\) # ((lapms21(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stsec2[0]~4_combout\,
	datab => \nFND4[2]~0_combout\,
	datac => stms1(0),
	datad => lapms21(0),
	combout => \nFND1[0]~5_combout\);

-- Location: LCCOMB_X23_Y19_N12
\nFND1[0]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND1[0]~6_combout\ = (\nFND1[0]~5_combout\ & (((lapms11(0)) # (!\nFND4[2]~0_combout\)))) # (!\nFND1[0]~5_combout\ & (lapms31(0) & ((\nFND4[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapms31(0),
	datab => lapms11(0),
	datac => \nFND1[0]~5_combout\,
	datad => \nFND4[2]~0_combout\,
	combout => \nFND1[0]~6_combout\);

-- Location: LCCOMB_X29_Y18_N0
\nFND1[1]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND1[1]~11_combout\ = (\stsec2[0]~4_combout\ & (((!\nFND4[2]~0_combout\ & stms1(1))))) # (!\stsec2[0]~4_combout\ & ((lapms21(1)) # ((\nFND4[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stsec2[0]~4_combout\,
	datab => lapms21(1),
	datac => \nFND4[2]~0_combout\,
	datad => stms1(1),
	combout => \nFND1[1]~11_combout\);

-- Location: LCCOMB_X26_Y19_N0
\nFND1[1]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND1[1]~12_combout\ = (\nFND4[2]~0_combout\ & ((\nFND1[1]~11_combout\ & (lapms11(1))) # (!\nFND1[1]~11_combout\ & ((lapms31(1)))))) # (!\nFND4[2]~0_combout\ & (((\nFND1[1]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nFND4[2]~0_combout\,
	datab => lapms11(1),
	datac => lapms31(1),
	datad => \nFND1[1]~11_combout\,
	combout => \nFND1[1]~12_combout\);

-- Location: LCCOMB_X22_Y21_N28
\nFND1[2]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND1[2]~14_combout\ = (\stsec2[0]~4_combout\ & ((\nFND4[2]~0_combout\ & ((lapmin31(2)))) # (!\nFND4[2]~0_combout\ & (stmin1(2))))) # (!\stsec2[0]~4_combout\ & (\nFND4[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stsec2[0]~4_combout\,
	datab => \nFND4[2]~0_combout\,
	datac => stmin1(2),
	datad => lapmin31(2),
	combout => \nFND1[2]~14_combout\);

-- Location: LCCOMB_X23_Y20_N12
\nFND1[2]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND1[2]~15_combout\ = (\stsec2[0]~4_combout\ & (((\nFND1[2]~14_combout\)))) # (!\stsec2[0]~4_combout\ & ((\nFND1[2]~14_combout\ & (lapmin11(2))) # (!\nFND1[2]~14_combout\ & ((lapmin21(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapmin11(2),
	datab => lapmin21(2),
	datac => \stsec2[0]~4_combout\,
	datad => \nFND1[2]~14_combout\,
	combout => \nFND1[2]~15_combout\);

-- Location: LCCOMB_X20_Y22_N10
\nFND1[3]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND1[3]~22_combout\ = (\nFND4[2]~0_combout\ & (((lapmin31(3)) # (!\stsec2[0]~4_combout\)))) # (!\nFND4[2]~0_combout\ & (stmin1(3) & (\stsec2[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stmin1(3),
	datab => \nFND4[2]~0_combout\,
	datac => \stsec2[0]~4_combout\,
	datad => lapmin31(3),
	combout => \nFND1[3]~22_combout\);

-- Location: LCCOMB_X29_Y18_N12
\nFND1[3]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND1[3]~24_combout\ = (\stsec2[0]~4_combout\ & (!\nFND4[2]~0_combout\ & ((stms1(3))))) # (!\stsec2[0]~4_combout\ & ((\nFND4[2]~0_combout\) # ((lapms21(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stsec2[0]~4_combout\,
	datab => \nFND4[2]~0_combout\,
	datac => lapms21(3),
	datad => stms1(3),
	combout => \nFND1[3]~24_combout\);

-- Location: LCCOMB_X24_Y20_N10
\nFND1[3]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND1[3]~25_combout\ = (\nFND4[2]~0_combout\ & ((\nFND1[3]~24_combout\ & (lapms11(3))) # (!\nFND1[3]~24_combout\ & ((lapms31(3)))))) # (!\nFND4[2]~0_combout\ & (((\nFND1[3]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapms11(3),
	datab => \nFND4[2]~0_combout\,
	datac => lapms31(3),
	datad => \nFND1[3]~24_combout\,
	combout => \nFND1[3]~25_combout\);

-- Location: LCCOMB_X17_Y20_N12
\nFND1[3]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND1[3]~26_combout\ = (\nFND4[2]~1_combout\ & (((\nFND1[3]~25_combout\)) # (!\nFND4[2]~2_combout\))) # (!\nFND4[2]~1_combout\ & (\nFND4[2]~2_combout\ & ((almin1(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nFND4[2]~1_combout\,
	datab => \nFND4[2]~2_combout\,
	datac => \nFND1[3]~25_combout\,
	datad => almin1(3),
	combout => \nFND1[3]~26_combout\);

-- Location: LCCOMB_X33_Y19_N24
\nFND2[2]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND2[2]~19_combout\ = (\nFND4[2]~0_combout\ & (!\stsec2[0]~4_combout\)) # (!\nFND4[2]~0_combout\ & ((\stsec2[0]~4_combout\ & ((stms2(2)))) # (!\stsec2[0]~4_combout\ & (lapms22(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nFND4[2]~0_combout\,
	datab => \stsec2[0]~4_combout\,
	datac => lapms22(2),
	datad => stms2(2),
	combout => \nFND2[2]~19_combout\);

-- Location: LCCOMB_X26_Y21_N0
\nFND2[2]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND2[2]~20_combout\ = (\nFND4[2]~0_combout\ & ((\nFND2[2]~19_combout\ & (lapms12(2))) # (!\nFND2[2]~19_combout\ & ((lapms32(2)))))) # (!\nFND4[2]~0_combout\ & (((\nFND2[2]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nFND4[2]~0_combout\,
	datab => lapms12(2),
	datac => lapms32(2),
	datad => \nFND2[2]~19_combout\,
	combout => \nFND2[2]~20_combout\);

-- Location: LCCOMB_X14_Y20_N10
\nFND2[3]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND2[3]~22_combout\ = (nMODE(1) & (((!nMODE(0))))) # (!nMODE(1) & ((nMODE(0) & (ms2(3))) # (!nMODE(0) & ((\nFND4[2]~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ms2(3),
	datab => nMODE(1),
	datac => \nFND4[2]~13_combout\,
	datad => nMODE(0),
	combout => \nFND2[3]~22_combout\);

-- Location: LCCOMB_X21_Y21_N22
\nFND3[1]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND3[1]~11_combout\ = (\stsec2[0]~4_combout\ & (((!\nFND4[2]~0_combout\ & stsec1(1))))) # (!\stsec2[0]~4_combout\ & ((lapsec21(1)) # ((\nFND4[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stsec2[0]~4_combout\,
	datab => lapsec21(1),
	datac => \nFND4[2]~0_combout\,
	datad => stsec1(1),
	combout => \nFND3[1]~11_combout\);

-- Location: LCCOMB_X21_Y21_N20
\nFND3[1]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND3[1]~12_combout\ = (\nFND3[1]~11_combout\ & ((lapsec11(1)) # ((!\nFND4[2]~0_combout\)))) # (!\nFND3[1]~11_combout\ & (((lapsec31(1) & \nFND4[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapsec11(1),
	datab => lapsec31(1),
	datac => \nFND3[1]~11_combout\,
	datad => \nFND4[2]~0_combout\,
	combout => \nFND3[1]~12_combout\);

-- Location: LCCOMB_X15_Y23_N12
\nFND3[2]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND3[2]~14_combout\ = (\nFND4[2]~0_combout\ & ((laphor31(2)) # ((!\stsec2[0]~4_combout\)))) # (!\nFND4[2]~0_combout\ & (((\stsec2[0]~4_combout\ & sthor1(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nFND4[2]~0_combout\,
	datab => laphor31(2),
	datac => \stsec2[0]~4_combout\,
	datad => sthor1(2),
	combout => \nFND3[2]~14_combout\);

-- Location: LCCOMB_X14_Y23_N12
\nFND3[2]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND3[2]~15_combout\ = (\stsec2[0]~4_combout\ & (((\nFND3[2]~14_combout\)))) # (!\stsec2[0]~4_combout\ & ((\nFND3[2]~14_combout\ & ((laphor11(2)))) # (!\nFND3[2]~14_combout\ & (laphor21(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => laphor21(2),
	datab => \stsec2[0]~4_combout\,
	datac => \nFND3[2]~14_combout\,
	datad => laphor11(2),
	combout => \nFND3[2]~15_combout\);

-- Location: LCCOMB_X15_Y23_N10
\nFND3[3]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND3[3]~22_combout\ = (\nFND4[2]~0_combout\ & ((laphor31(3)) # ((!\stsec2[0]~4_combout\)))) # (!\nFND4[2]~0_combout\ & (((\stsec2[0]~4_combout\ & sthor1(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nFND4[2]~0_combout\,
	datab => laphor31(3),
	datac => \stsec2[0]~4_combout\,
	datad => sthor1(3),
	combout => \nFND3[3]~22_combout\);

-- Location: LCCOMB_X15_Y22_N2
\nFND4[0]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND4[0]~14_combout\ = (\nFND4[2]~0_combout\ & ((laphor32(0)) # ((!\stsec2[0]~4_combout\)))) # (!\nFND4[2]~0_combout\ & (((\stsec2[0]~4_combout\ & sthor2(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => laphor32(0),
	datab => \nFND4[2]~0_combout\,
	datac => \stsec2[0]~4_combout\,
	datad => sthor2(0),
	combout => \nFND4[0]~14_combout\);

-- Location: LCCOMB_X23_Y19_N10
\nFND4[0]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND4[0]~16_combout\ = (\stsec2[0]~4_combout\ & (!\nFND4[2]~0_combout\ & (stsec2(0)))) # (!\stsec2[0]~4_combout\ & ((\nFND4[2]~0_combout\) # ((lapsec22(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stsec2[0]~4_combout\,
	datab => \nFND4[2]~0_combout\,
	datac => stsec2(0),
	datad => lapsec22(0),
	combout => \nFND4[0]~16_combout\);

-- Location: LCCOMB_X23_Y19_N0
\nFND4[0]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND4[0]~17_combout\ = (\nFND4[2]~0_combout\ & ((\nFND4[0]~16_combout\ & (lapsec12(0))) # (!\nFND4[0]~16_combout\ & ((lapsec32(0)))))) # (!\nFND4[2]~0_combout\ & (((\nFND4[0]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapsec12(0),
	datab => \nFND4[2]~0_combout\,
	datac => lapsec32(0),
	datad => \nFND4[0]~16_combout\,
	combout => \nFND4[0]~17_combout\);

-- Location: LCCOMB_X23_Y19_N6
\nFND4[1]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND4[1]~25_combout\ = (\stsec2[0]~4_combout\ & (!\nFND4[2]~0_combout\ & ((stsec2(1))))) # (!\stsec2[0]~4_combout\ & ((\nFND4[2]~0_combout\) # ((lapsec22(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stsec2[0]~4_combout\,
	datab => \nFND4[2]~0_combout\,
	datac => lapsec22(1),
	datad => stsec2(1),
	combout => \nFND4[1]~25_combout\);

-- Location: LCCOMB_X23_Y19_N28
\nFND4[1]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND4[1]~26_combout\ = (\nFND4[1]~25_combout\ & (((lapsec12(1))) # (!\nFND4[2]~0_combout\))) # (!\nFND4[1]~25_combout\ & (\nFND4[2]~0_combout\ & (lapsec32(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nFND4[1]~25_combout\,
	datab => \nFND4[2]~0_combout\,
	datac => lapsec32(1),
	datad => lapsec12(1),
	combout => \nFND4[1]~26_combout\);

-- Location: LCCOMB_X19_Y20_N8
\nFND4[2]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND4[2]~28_combout\ = (nMODE(2) & ((nMODE(0)) # (nMODE(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nMODE(2),
	datab => nMODE(0),
	datad => nMODE(1),
	combout => \nFND4[2]~28_combout\);

-- Location: LCCOMB_X22_Y19_N2
\nFND4[2]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND4[2]~29_combout\ = (\stsec2[0]~4_combout\ & (stsec2(2) & (!\nFND4[2]~0_combout\))) # (!\stsec2[0]~4_combout\ & (((\nFND4[2]~0_combout\) # (lapsec22(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stsec2[0]~4_combout\,
	datab => stsec2(2),
	datac => \nFND4[2]~0_combout\,
	datad => lapsec22(2),
	combout => \nFND4[2]~29_combout\);

-- Location: LCCOMB_X23_Y19_N18
\nFND4[2]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND4[2]~30_combout\ = (\nFND4[2]~0_combout\ & ((\nFND4[2]~29_combout\ & (lapsec12(2))) # (!\nFND4[2]~29_combout\ & ((lapsec32(2)))))) # (!\nFND4[2]~0_combout\ & (((\nFND4[2]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapsec12(2),
	datab => \nFND4[2]~0_combout\,
	datac => lapsec32(2),
	datad => \nFND4[2]~29_combout\,
	combout => \nFND4[2]~30_combout\);

-- Location: LCCOMB_X19_Y20_N10
\nFND4[2]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND4[2]~31_combout\ = (nMODE(0) & ((nMODE(1) & ((year4(2)))) # (!nMODE(1) & (sec2(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nMODE(0),
	datab => sec2(2),
	datac => year4(2),
	datad => nMODE(1),
	combout => \nFND4[2]~31_combout\);

-- Location: LCCOMB_X19_Y20_N22
\nFND4[2]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND4[2]~32_combout\ = (\nFND4[2]~1_combout\ & (((\process_2~0_combout\)))) # (!\nFND4[2]~1_combout\ & (\nFND4[2]~31_combout\ & (!nMODE(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nFND4[2]~31_combout\,
	datab => nMODE(2),
	datac => \nFND4[2]~1_combout\,
	datad => \process_2~0_combout\,
	combout => \nFND4[2]~32_combout\);

-- Location: LCCOMB_X19_Y20_N12
\nFND4[2]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND4[2]~33_combout\ = (\nFND4[2]~32_combout\ & ((\nFND4[2]~30_combout\) # ((!\STMODE~input_o\ & !\nFND4[2]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \STMODE~input_o\,
	datab => \nFND4[2]~28_combout\,
	datac => \nFND4[2]~30_combout\,
	datad => \nFND4[2]~32_combout\,
	combout => \nFND4[2]~33_combout\);

-- Location: LCCOMB_X19_Y20_N24
\nFND4[2]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND4[2]~34_combout\ = (nMODE(0)) # (!\nFND4[2]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nFND4[2]~13_combout\,
	datad => nMODE(0),
	combout => \nFND4[2]~34_combout\);

-- Location: LCCOMB_X14_Y12_N8
\Mod10|auto_generated|divider|divider|StageOut[117]~94\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|StageOut[117]~94_combout\ = (\Mod10|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & nyear(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod10|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => nyear(11),
	combout => \Mod10|auto_generated|divider|divider|StageOut[117]~94_combout\);

-- Location: LCCOMB_X15_Y16_N20
\Mod10|auto_generated|divider|divider|StageOut[116]~96\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|StageOut[116]~96_combout\ = (nyear(10) & \Mod10|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nyear(10),
	datad => \Mod10|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \Mod10|auto_generated|divider|divider|StageOut[116]~96_combout\);

-- Location: LCCOMB_X17_Y12_N2
\Mod10|auto_generated|divider|divider|StageOut[115]~98\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|StageOut[115]~98_combout\ = (nyear(9) & \Mod10|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => nyear(9),
	datad => \Mod10|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \Mod10|auto_generated|divider|divider|StageOut[115]~98_combout\);

-- Location: LCCOMB_X14_Y12_N30
\Mod10|auto_generated|divider|divider|StageOut[114]~100\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|StageOut[114]~100_combout\ = (\Mod10|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & nyear(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod10|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => nyear(8),
	combout => \Mod10|auto_generated|divider|divider|StageOut[114]~100_combout\);

-- Location: LCCOMB_X14_Y12_N24
\Mod10|auto_generated|divider|divider|StageOut[113]~102\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|StageOut[113]~102_combout\ = (\Mod10|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & nyear(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod10|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => nyear(7),
	combout => \Mod10|auto_generated|divider|divider|StageOut[113]~102_combout\);

-- Location: LCCOMB_X14_Y12_N22
\Mod10|auto_generated|divider|divider|StageOut[112]~104\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|StageOut[112]~104_combout\ = (\Mod10|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & nyear(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod10|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => nyear(6),
	combout => \Mod10|auto_generated|divider|divider|StageOut[112]~104_combout\);

-- Location: LCCOMB_X15_Y14_N24
\Mod10|auto_generated|divider|divider|StageOut[111]~106\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|StageOut[111]~106_combout\ = (\Mod10|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & nyear(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod10|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => nyear(5),
	combout => \Mod10|auto_generated|divider|divider|StageOut[111]~106_combout\);

-- Location: LCCOMB_X16_Y14_N6
\Mod10|auto_generated|divider|divider|StageOut[110]~109\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|StageOut[110]~109_combout\ = (!\Mod10|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & nyear(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod10|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => nyear(4),
	combout => \Mod10|auto_generated|divider|divider|StageOut[110]~109_combout\);

-- Location: LCCOMB_X16_Y12_N0
\Mod10|auto_generated|divider|divider|StageOut[130]~110\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|StageOut[130]~110_combout\ = (!\Mod10|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \Mod10|auto_generated|divider|divider|add_sub_10_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[10]~14_combout\,
	combout => \Mod10|auto_generated|divider|divider|StageOut[130]~110_combout\);

-- Location: LCCOMB_X16_Y12_N6
\Mod10|auto_generated|divider|divider|StageOut[129]~111\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|StageOut[129]~111_combout\ = (\Mod10|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\ & !\Mod10|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\,
	datac => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \Mod10|auto_generated|divider|divider|StageOut[129]~111_combout\);

-- Location: LCCOMB_X16_Y12_N28
\Mod10|auto_generated|divider|divider|StageOut[127]~113\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|StageOut[127]~113_combout\ = (!\Mod10|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \Mod10|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\,
	combout => \Mod10|auto_generated|divider|divider|StageOut[127]~113_combout\);

-- Location: LCCOMB_X16_Y12_N2
\Mod10|auto_generated|divider|divider|StageOut[126]~114\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|StageOut[126]~114_combout\ = (!\Mod10|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \Mod10|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\,
	combout => \Mod10|auto_generated|divider|divider|StageOut[126]~114_combout\);

-- Location: LCCOMB_X16_Y12_N8
\Mod10|auto_generated|divider|divider|StageOut[124]~116\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|StageOut[124]~116_combout\ = (!\Mod10|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \Mod10|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\,
	combout => \Mod10|auto_generated|divider|divider|StageOut[124]~116_combout\);

-- Location: LCCOMB_X16_Y12_N30
\Mod10|auto_generated|divider|divider|StageOut[123]~118\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|StageOut[123]~118_combout\ = (!\Mod10|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \Mod10|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\,
	combout => \Mod10|auto_generated|divider|divider|StageOut[123]~118_combout\);

-- Location: LCCOMB_X17_Y11_N0
\Mod10|auto_generated|divider|divider|StageOut[122]~119\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|StageOut[122]~119_combout\ = (\Mod10|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & nyear(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => nyear(3),
	combout => \Mod10|auto_generated|divider|divider|StageOut[122]~119_combout\);

-- Location: LCCOMB_X19_Y11_N12
\Mod11|auto_generated|divider|divider|StageOut[78]~118\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[78]~118_combout\ = (!\Mod11|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \Mod11|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod11|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[78]~118_combout\);

-- Location: LCCOMB_X19_Y11_N10
\Mod11|auto_generated|divider|divider|StageOut[77]~119\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[77]~119_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ & !\Mod11|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod11|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[77]~119_combout\);

-- Location: LCCOMB_X19_Y11_N6
\Mod11|auto_generated|divider|divider|StageOut[73]~123\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[73]~123_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\ & !\Mod11|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod11|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[73]~123_combout\);

-- Location: LCCOMB_X20_Y11_N22
\Mod11|auto_generated|divider|divider|StageOut[90]~125\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[90]~125_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ & !\Mod11|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod11|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[90]~125_combout\);

-- Location: LCCOMB_X20_Y11_N30
\Mod11|auto_generated|divider|divider|StageOut[88]~127\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[88]~127_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ & !\Mod11|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod11|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[88]~127_combout\);

-- Location: LCCOMB_X21_Y11_N0
\Mod11|auto_generated|divider|divider|StageOut[104]~130\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[104]~130_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & !\Mod11|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[104]~130_combout\);

-- Location: LCCOMB_X21_Y11_N26
\Mod11|auto_generated|divider|divider|StageOut[103]~131\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[103]~131_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & !\Mod11|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[103]~131_combout\);

-- Location: LCCOMB_X21_Y11_N6
\Mod11|auto_generated|divider|divider|StageOut[100]~134\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[100]~134_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ & !\Mod11|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod11|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[100]~134_combout\);

-- Location: LCCOMB_X22_Y11_N2
\Mod11|auto_generated|divider|divider|StageOut[98]~137\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[98]~137_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ & !\Mod11|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod11|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[98]~137_combout\);

-- Location: LCCOMB_X21_Y11_N30
\Mod11|auto_generated|divider|divider|StageOut[97]~139\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[97]~139_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\ & !\Mod11|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod11|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[97]~139_combout\);

-- Location: LCCOMB_X21_Y10_N22
\Mod11|auto_generated|divider|divider|StageOut[116]~141\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[116]~141_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & !\Mod11|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[116]~141_combout\);

-- Location: LCCOMB_X22_Y11_N0
\Mod11|auto_generated|divider|divider|StageOut[114]~143\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[114]~143_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ & !\Mod11|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[114]~143_combout\);

-- Location: LCCOMB_X21_Y10_N26
\Mod11|auto_generated|divider|divider|StageOut[113]~144\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[113]~144_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ & !\Mod11|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[113]~144_combout\);

-- Location: LCCOMB_X21_Y10_N30
\Mod11|auto_generated|divider|divider|StageOut[111]~146\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[111]~146_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ & !\Mod11|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[111]~146_combout\);

-- Location: LCCOMB_X22_Y11_N10
\Mod11|auto_generated|divider|divider|StageOut[110]~147\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[110]~147_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ & !\Mod11|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[110]~147_combout\);

-- Location: LCCOMB_X20_Y10_N28
\Mod11|auto_generated|divider|divider|StageOut[124]~156\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[124]~156_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ & !\Mod11|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[124]~156_combout\);

-- Location: LCCOMB_X20_Y10_N14
\Mod11|auto_generated|divider|divider|StageOut[123]~157\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[123]~157_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ & !\Mod11|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[123]~157_combout\);

-- Location: LCCOMB_X19_Y10_N12
\Mod11|auto_generated|divider|divider|StageOut[122]~158\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[122]~158_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ & !\Mod11|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[122]~158_combout\);

-- Location: LCCOMB_X17_Y10_N14
\Mod11|auto_generated|divider|divider|StageOut[121]~160\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[121]~160_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\ & !\Mod11|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[121]~160_combout\);

-- Location: LCCOMB_X24_Y13_N12
\Mod10|auto_generated|divider|divider|StageOut[132]~138\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|StageOut[132]~138_combout\ = (!\Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & nyear(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datad => nyear(0),
	combout => \Mod10|auto_generated|divider|divider|StageOut[132]~138_combout\);

-- Location: LCCOMB_X23_Y10_N24
\Mod12|auto_generated|divider|divider|StageOut[39]~120\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[39]~120_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\Mod12|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod12|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[39]~120_combout\);

-- Location: LCCOMB_X23_Y10_N22
\Mod12|auto_generated|divider|divider|StageOut[38]~121\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[38]~121_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\Mod12|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod12|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[38]~121_combout\);

-- Location: LCCOMB_X23_Y10_N4
\Mod12|auto_generated|divider|divider|StageOut[37]~122\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[37]~122_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\Mod12|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod12|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[37]~122_combout\);

-- Location: LCCOMB_X24_Y10_N12
\Mod12|auto_generated|divider|divider|StageOut[52]~124\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[52]~124_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & !\Mod12|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[52]~124_combout\);

-- Location: LCCOMB_X24_Y10_N30
\Mod12|auto_generated|divider|divider|StageOut[49]~127\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[49]~127_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\Mod12|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod12|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[49]~127_combout\);

-- Location: LCCOMB_X23_Y10_N26
\Mod12|auto_generated|divider|divider|StageOut[48]~128\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[48]~128_combout\ = (!\Mod12|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod12|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod12|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[48]~128_combout\);

-- Location: LCCOMB_X26_Y10_N12
\Mod12|auto_generated|divider|divider|StageOut[65]~129\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[65]~129_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & !\Mod12|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod12|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[65]~129_combout\);

-- Location: LCCOMB_X26_Y10_N30
\Mod12|auto_generated|divider|divider|StageOut[64]~130\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[64]~130_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & !\Mod12|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod12|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[64]~130_combout\);

-- Location: LCCOMB_X29_Y10_N30
\Mod12|auto_generated|divider|divider|StageOut[77]~136\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[77]~136_combout\ = (!\Mod12|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod12|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod12|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[77]~136_combout\);

-- Location: LCCOMB_X29_Y10_N26
\Mod12|auto_generated|divider|divider|StageOut[75]~138\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[75]~138_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\Mod12|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod12|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[75]~138_combout\);

-- Location: LCCOMB_X28_Y10_N16
\Mod12|auto_generated|divider|divider|StageOut[73]~140\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[73]~140_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\Mod12|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod12|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[73]~140_combout\);

-- Location: LCCOMB_X23_Y11_N20
\Mod11|auto_generated|divider|divider|StageOut[137]~169\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[137]~169_combout\ = (!\Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \Mod11|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[137]~169_combout\);

-- Location: LCCOMB_X29_Y10_N22
\Mod12|auto_generated|divider|divider|StageOut[72]~141\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[72]~141_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ & !\Mod12|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod12|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[72]~141_combout\);

-- Location: LCCOMB_X28_Y11_N30
\Mod12|auto_generated|divider|divider|StageOut[91]~142\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[91]~142_combout\ = (!\Mod12|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod12|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[91]~142_combout\);

-- Location: LCCOMB_X28_Y11_N22
\Mod12|auto_generated|divider|divider|StageOut[89]~144\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[89]~144_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & !\Mod12|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[89]~144_combout\);

-- Location: LCCOMB_X29_Y10_N0
\Mod12|auto_generated|divider|divider|StageOut[88]~145\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[88]~145_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ & !\Mod12|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[88]~145_combout\);

-- Location: LCCOMB_X28_Y11_N20
\Mod12|auto_generated|divider|divider|StageOut[87]~146\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[87]~146_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\Mod12|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod12|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[87]~146_combout\);

-- Location: LCCOMB_X28_Y11_N18
\Mod12|auto_generated|divider|divider|StageOut[86]~147\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[86]~147_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\Mod12|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod12|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[86]~147_combout\);

-- Location: LCCOMB_X28_Y11_N26
\Mod12|auto_generated|divider|divider|StageOut[84]~149\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[84]~149_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ & !\Mod12|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod12|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[84]~149_combout\);

-- Location: LCCOMB_X27_Y11_N0
\Mod12|auto_generated|divider|divider|StageOut[104]~150\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[104]~150_combout\ = (!\Mod12|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod12|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod12|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[104]~150_combout\);

-- Location: LCCOMB_X27_Y11_N6
\Mod12|auto_generated|divider|divider|StageOut[103]~151\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[103]~151_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ & !\Mod12|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod12|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[103]~151_combout\);

-- Location: LCCOMB_X27_Y11_N8
\Mod12|auto_generated|divider|divider|StageOut[102]~152\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[102]~152_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & !\Mod12|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod12|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[102]~152_combout\);

-- Location: LCCOMB_X26_Y11_N8
\Mod12|auto_generated|divider|divider|StageOut[99]~155\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[99]~155_combout\ = (!\Mod12|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod12|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod12|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[99]~155_combout\);

-- Location: LCCOMB_X26_Y11_N16
\Mod12|auto_generated|divider|divider|StageOut[97]~157\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[97]~157_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ & !\Mod12|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod12|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[97]~157_combout\);

-- Location: LCCOMB_X26_Y11_N18
\Mod12|auto_generated|divider|divider|StageOut[117]~159\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[117]~159_combout\ = (!\Mod12|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod12|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[117]~159_combout\);

-- Location: LCCOMB_X27_Y10_N4
\Mod12|auto_generated|divider|divider|StageOut[116]~160\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[116]~160_combout\ = (!\Mod12|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod12|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[116]~160_combout\);

-- Location: LCCOMB_X26_Y11_N4
\Mod12|auto_generated|divider|divider|StageOut[113]~163\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[113]~163_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & !\Mod12|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[113]~163_combout\);

-- Location: LCCOMB_X26_Y11_N22
\Mod12|auto_generated|divider|divider|StageOut[112]~164\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[112]~164_combout\ = (!\Mod12|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod12|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[112]~164_combout\);

-- Location: LCCOMB_X26_Y13_N30
\Mod12|auto_generated|divider|divider|StageOut[109]~167\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[109]~167_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ & !\Mod12|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[109]~167_combout\);

-- Location: LCCOMB_X27_Y13_N10
\Mod12|auto_generated|divider|divider|StageOut[128]~171\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[128]~171_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ & !\Mod12|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod12|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[128]~171_combout\);

-- Location: LCCOMB_X27_Y13_N12
\Mod12|auto_generated|divider|divider|StageOut[127]~172\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[127]~172_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ & !\Mod12|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[127]~172_combout\);

-- Location: LCCOMB_X27_Y13_N2
\Mod12|auto_generated|divider|divider|StageOut[126]~173\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[126]~173_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & !\Mod12|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[126]~173_combout\);

-- Location: LCCOMB_X27_Y13_N16
\Mod12|auto_generated|divider|divider|StageOut[123]~176\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[123]~176_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ & !\Mod12|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod12|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[123]~176_combout\);

-- Location: LCCOMB_X26_Y12_N28
\Mod11|auto_generated|divider|divider|StageOut[133]~174\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[133]~174_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_11_result_int[1]~24_combout\ & !\Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[1]~24_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[133]~174_combout\);

-- Location: LCCOMB_X28_Y13_N26
\Mod12|auto_generated|divider|divider|StageOut[120]~179\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[120]~179_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\ & !\Mod12|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[120]~179_combout\);

-- Location: LCCOMB_X12_Y21_N28
\nmin~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nmin~0_combout\ = (\sVALUE~input_o\ & (\setmin[0]~head_lut_combout\)) # (!\sVALUE~input_o\ & ((\min[0]~head_lut_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setmin[0]~head_lut_combout\,
	datac => \min[0]~head_lut_combout\,
	datad => \sVALUE~input_o\,
	combout => \nmin~0_combout\);

-- Location: LCCOMB_X8_Y21_N12
\nmin~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nmin~3_combout\ = (\sVALUE~input_o\ & ((\setmin[3]~head_lut_combout\))) # (!\sVALUE~input_o\ & (\min[3]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sVALUE~input_o\,
	datac => \min[3]~head_lut_combout\,
	datad => \setmin[3]~head_lut_combout\,
	combout => \nmin~3_combout\);

-- Location: LCCOMB_X11_Y22_N10
\Equal43~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Equal43~0_combout\ = (!almin(2) & (!almin(0) & (!almin(3) & !almin(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => almin(2),
	datab => almin(0),
	datac => almin(3),
	datad => almin(1),
	combout => \Equal43~0_combout\);

-- Location: LCCOMB_X12_Y22_N30
\almin~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \almin~8_combout\ = (\Add33~4_combout\ & ((almin(4)) # ((almin(5)) # (!\Equal43~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => almin(4),
	datab => almin(5),
	datac => \Add33~4_combout\,
	datad => \Equal43~0_combout\,
	combout => \almin~8_combout\);

-- Location: LCCOMB_X9_Y21_N8
\nmin~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nmin~5_combout\ = (\sVALUE~input_o\ & (\setmin[5]~head_lut_combout\)) # (!\sVALUE~input_o\ & ((\min[5]~head_lut_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sVALUE~input_o\,
	datab => \setmin[5]~head_lut_combout\,
	datad => \min[5]~head_lut_combout\,
	combout => \nmin~5_combout\);

-- Location: LCCOMB_X10_Y17_N22
\nhor~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nhor~1_combout\ = (\sVALUE~input_o\ & ((\sethor[0]~head_lut_combout\))) # (!\sVALUE~input_o\ & (\hor[0]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hor[0]~head_lut_combout\,
	datac => \sethor[0]~head_lut_combout\,
	datad => \sVALUE~input_o\,
	combout => \nhor~1_combout\);

-- Location: LCCOMB_X10_Y17_N10
\nhor~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nhor~2_combout\ = (\sVALUE~input_o\ & (\sethor[1]~head_lut_combout\)) # (!\sVALUE~input_o\ & ((\hor[1]~head_lut_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sethor[1]~head_lut_combout\,
	datab => \sVALUE~input_o\,
	datac => \hor[1]~head_lut_combout\,
	combout => \nhor~2_combout\);

-- Location: LCCOMB_X11_Y17_N12
\nhor~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nhor~3_combout\ = (\sVALUE~input_o\ & ((\sethor[2]~head_lut_combout\))) # (!\sVALUE~input_o\ & (\hor[2]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sVALUE~input_o\,
	datac => \hor[2]~head_lut_combout\,
	datad => \sethor[2]~head_lut_combout\,
	combout => \nhor~3_combout\);

-- Location: LCCOMB_X7_Y22_N0
\Equal41~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Equal41~0_combout\ = (!alhor(1) & (!alhor(3) & (!alhor(2) & !alhor(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => alhor(1),
	datab => alhor(3),
	datac => alhor(2),
	datad => alhor(0),
	combout => \Equal41~0_combout\);

-- Location: LCCOMB_X7_Y22_N28
\alhor~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alhor~8_combout\ = (\Add31~6_combout\ & (\UPDOWN~input_o\ & ((alhor(4)) # (!\Equal41~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add31~6_combout\,
	datab => \UPDOWN~input_o\,
	datac => alhor(4),
	datad => \Equal41~0_combout\,
	combout => \alhor~8_combout\);

-- Location: FF_X24_Y22_N19
\lapms3[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mENTER~input_o\,
	asdata => stms(0),
	sload => VCC,
	ena => \lapmin3[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => lapms3(0));

-- Location: FF_X23_Y22_N31
\lapms2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mENTER~input_o\,
	d => \lapms2[0]~feeder_combout\,
	ena => \lapmin2[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => lapms2(0));

-- Location: FF_X23_Y22_N5
\lapms1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mENTER~input_o\,
	d => \lapms1[0]~feeder_combout\,
	ena => \lapmin1[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => lapms1(0));

-- Location: LCCOMB_X8_Y20_N30
\Mod13|auto_generated|divider|divider|StageOut[21]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod13|auto_generated|divider|divider|StageOut[21]~25_combout\ = (!\Mod13|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Mod13|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod13|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod13|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \Mod13|auto_generated|divider|divider|StageOut[21]~25_combout\);

-- Location: LCCOMB_X8_Y20_N4
\Mod13|auto_generated|divider|divider|StageOut[20]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod13|auto_generated|divider|divider|StageOut[20]~27_combout\ = (!\Mod13|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Mod13|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod13|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod13|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \Mod13|auto_generated|divider|divider|StageOut[20]~27_combout\);

-- Location: LCCOMB_X7_Y20_N28
\Mod13|auto_generated|divider|divider|StageOut[19]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod13|auto_generated|divider|divider|StageOut[19]~29_combout\ = (\Mod13|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\Mod13|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod13|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \Mod13|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod13|auto_generated|divider|divider|StageOut[19]~29_combout\);

-- Location: LCCOMB_X7_Y20_N22
\Mod13|auto_generated|divider|divider|StageOut[18]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod13|auto_generated|divider|divider|StageOut[18]~30_combout\ = (almin(2) & \Mod13|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => almin(2),
	datad => \Mod13|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod13|auto_generated|divider|divider|StageOut[18]~30_combout\);

-- Location: LCCOMB_X6_Y20_N26
\Mod13|auto_generated|divider|divider|StageOut[24]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod13|auto_generated|divider|divider|StageOut[24]~33_combout\ = (!\Mod13|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & almin(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod13|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => almin(1),
	combout => \Mod13|auto_generated|divider|divider|StageOut[24]~33_combout\);

-- Location: LCCOMB_X7_Y20_N30
\Mod13|auto_generated|divider|divider|StageOut[28]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod13|auto_generated|divider|divider|StageOut[28]~34_combout\ = (!\Mod13|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod13|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod13|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod13|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	combout => \Mod13|auto_generated|divider|divider|StageOut[28]~34_combout\);

-- Location: LCCOMB_X6_Y20_N20
\Mod13|auto_generated|divider|divider|StageOut[26]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod13|auto_generated|divider|divider|StageOut[26]~36_combout\ = (!\Mod13|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod13|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod13|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod13|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \Mod13|auto_generated|divider|divider|StageOut[26]~36_combout\);

-- Location: LCCOMB_X26_Y22_N2
\Mod25|auto_generated|divider|divider|StageOut[32]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod25|auto_generated|divider|divider|StageOut[32]~26_combout\ = (!\Mod25|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod25|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod25|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod25|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	combout => \Mod25|auto_generated|divider|divider|StageOut[32]~26_combout\);

-- Location: LCCOMB_X26_Y22_N8
\Mod25|auto_generated|divider|divider|StageOut[31]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod25|auto_generated|divider|divider|StageOut[31]~27_combout\ = (lapmin2(5) & \Mod25|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => lapmin2(5),
	datad => \Mod25|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod25|auto_generated|divider|divider|StageOut[31]~27_combout\);

-- Location: LCCOMB_X26_Y22_N16
\Mod25|auto_generated|divider|divider|StageOut[30]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod25|auto_generated|divider|divider|StageOut[30]~29_combout\ = (\Mod25|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & lapmin2(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod25|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => lapmin2(4),
	combout => \Mod25|auto_generated|divider|divider|StageOut[30]~29_combout\);

-- Location: LCCOMB_X26_Y22_N14
\Mod25|auto_generated|divider|divider|StageOut[29]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod25|auto_generated|divider|divider|StageOut[29]~32_combout\ = (!\Mod25|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod25|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod25|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod25|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \Mod25|auto_generated|divider|divider|StageOut[29]~32_combout\);

-- Location: LCCOMB_X27_Y22_N8
\Mod25|auto_generated|divider|divider|StageOut[28]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod25|auto_generated|divider|divider|StageOut[28]~34_combout\ = (lapmin2(2) & !\Mod25|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => lapmin2(2),
	datad => \Mod25|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod25|auto_generated|divider|divider|StageOut[28]~34_combout\);

-- Location: LCCOMB_X27_Y22_N0
\Mod25|auto_generated|divider|divider|StageOut[35]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod25|auto_generated|divider|divider|StageOut[35]~35_combout\ = (\Mod25|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & lapmin2(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod25|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => lapmin2(1),
	combout => \Mod25|auto_generated|divider|divider|StageOut[35]~35_combout\);

-- Location: LCCOMB_X27_Y22_N12
\Mod25|auto_generated|divider|divider|StageOut[40]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod25|auto_generated|divider|divider|StageOut[40]~37_combout\ = (!\Mod25|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod25|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod25|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod25|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Mod25|auto_generated|divider|divider|StageOut[40]~37_combout\);

-- Location: LCCOMB_X27_Y22_N2
\Mod25|auto_generated|divider|divider|StageOut[39]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod25|auto_generated|divider|divider|StageOut[39]~38_combout\ = (!\Mod25|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod25|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod25|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod25|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	combout => \Mod25|auto_generated|divider|divider|StageOut[39]~38_combout\);

-- Location: LCCOMB_X27_Y22_N16
\Mod25|auto_generated|divider|divider|StageOut[36]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod25|auto_generated|divider|divider|StageOut[36]~42_combout\ = (!\Mod25|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod25|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod25|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod25|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \Mod25|auto_generated|divider|divider|StageOut[36]~42_combout\);

-- Location: LCCOMB_X28_Y22_N2
\Mod25|auto_generated|divider|divider|StageOut[43]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod25|auto_generated|divider|divider|StageOut[43]~43_combout\ = (\Mod25|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((lapmin2(1)))) # (!\Mod25|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- (\Mod25|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod25|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datac => lapmin2(1),
	datad => \Mod25|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod25|auto_generated|divider|divider|StageOut[43]~43_combout\);

-- Location: LCCOMB_X22_Y25_N14
\Mod27|auto_generated|divider|divider|StageOut[32]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod27|auto_generated|divider|divider|StageOut[32]~26_combout\ = (\Mod27|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & !\Mod27|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod27|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datad => \Mod27|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod27|auto_generated|divider|divider|StageOut[32]~26_combout\);

-- Location: LCCOMB_X22_Y25_N28
\Mod27|auto_generated|divider|divider|StageOut[31]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod27|auto_generated|divider|divider|StageOut[31]~28_combout\ = (\Mod27|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Mod27|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod27|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Mod27|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod27|auto_generated|divider|divider|StageOut[31]~28_combout\);

-- Location: LCCOMB_X23_Y25_N12
\Mod27|auto_generated|divider|divider|StageOut[30]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod27|auto_generated|divider|divider|StageOut[30]~29_combout\ = (lapmin3(4) & \Mod27|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => lapmin3(4),
	datad => \Mod27|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod27|auto_generated|divider|divider|StageOut[30]~29_combout\);

-- Location: LCCOMB_X22_Y25_N12
\Mod27|auto_generated|divider|divider|StageOut[29]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod27|auto_generated|divider|divider|StageOut[29]~32_combout\ = (\Mod27|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\Mod27|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod27|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Mod27|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod27|auto_generated|divider|divider|StageOut[29]~32_combout\);

-- Location: LCCOMB_X23_Y25_N14
\Mod27|auto_generated|divider|divider|StageOut[28]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod27|auto_generated|divider|divider|StageOut[28]~34_combout\ = (lapmin3(2) & !\Mod27|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => lapmin3(2),
	datad => \Mod27|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod27|auto_generated|divider|divider|StageOut[28]~34_combout\);

-- Location: LCCOMB_X24_Y25_N28
\Mod27|auto_generated|divider|divider|StageOut[35]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod27|auto_generated|divider|divider|StageOut[35]~35_combout\ = (lapmin3(1) & \Mod27|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => lapmin3(1),
	datad => \Mod27|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod27|auto_generated|divider|divider|StageOut[35]~35_combout\);

-- Location: LCCOMB_X23_Y25_N10
\Mod27|auto_generated|divider|divider|StageOut[40]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod27|auto_generated|divider|divider|StageOut[40]~37_combout\ = (\Mod27|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & !\Mod27|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod27|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Mod27|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod27|auto_generated|divider|divider|StageOut[40]~37_combout\);

-- Location: LCCOMB_X23_Y25_N16
\Mod27|auto_generated|divider|divider|StageOut[39]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod27|auto_generated|divider|divider|StageOut[39]~38_combout\ = (\Mod27|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & !\Mod27|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod27|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datad => \Mod27|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod27|auto_generated|divider|divider|StageOut[39]~38_combout\);

-- Location: LCCOMB_X23_Y25_N2
\Mod27|auto_generated|divider|divider|StageOut[38]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod27|auto_generated|divider|divider|StageOut[38]~39_combout\ = (\Mod27|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Mod27|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod27|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Mod27|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod27|auto_generated|divider|divider|StageOut[38]~39_combout\);

-- Location: LCCOMB_X24_Y25_N4
\Mod27|auto_generated|divider|divider|StageOut[36]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod27|auto_generated|divider|divider|StageOut[36]~41_combout\ = (lapmin3(2) & \Mod27|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => lapmin3(2),
	datad => \Mod27|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod27|auto_generated|divider|divider|StageOut[36]~41_combout\);

-- Location: LCCOMB_X21_Y25_N28
\Mod29|auto_generated|divider|divider|StageOut[21]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod29|auto_generated|divider|divider|StageOut[21]~24_combout\ = (stmin(5) & \Mod29|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => stmin(5),
	datad => \Mod29|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod29|auto_generated|divider|divider|StageOut[21]~24_combout\);

-- Location: LCCOMB_X22_Y25_N0
\Mod29|auto_generated|divider|divider|StageOut[21]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod29|auto_generated|divider|divider|StageOut[21]~25_combout\ = (!\Mod29|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Mod29|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod29|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod29|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \Mod29|auto_generated|divider|divider|StageOut[21]~25_combout\);

-- Location: LCCOMB_X21_Y25_N6
\Mod29|auto_generated|divider|divider|StageOut[20]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod29|auto_generated|divider|divider|StageOut[20]~26_combout\ = (stmin(4) & \Mod29|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => stmin(4),
	datad => \Mod29|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod29|auto_generated|divider|divider|StageOut[20]~26_combout\);

-- Location: LCCOMB_X21_Y25_N0
\Mod29|auto_generated|divider|divider|StageOut[20]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod29|auto_generated|divider|divider|StageOut[20]~27_combout\ = (\Mod29|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\Mod29|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod29|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \Mod29|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod29|auto_generated|divider|divider|StageOut[20]~27_combout\);

-- Location: LCCOMB_X21_Y25_N2
\Mod29|auto_generated|divider|divider|StageOut[19]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod29|auto_generated|divider|divider|StageOut[19]~28_combout\ = (stmin(3) & \Mod29|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => stmin(3),
	datad => \Mod29|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod29|auto_generated|divider|divider|StageOut[19]~28_combout\);

-- Location: LCCOMB_X21_Y25_N24
\Mod29|auto_generated|divider|divider|StageOut[19]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod29|auto_generated|divider|divider|StageOut[19]~29_combout\ = (\Mod29|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\Mod29|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod29|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \Mod29|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod29|auto_generated|divider|divider|StageOut[19]~29_combout\);

-- Location: LCCOMB_X21_Y25_N30
\Mod29|auto_generated|divider|divider|StageOut[18]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod29|auto_generated|divider|divider|StageOut[18]~30_combout\ = (stmin(2) & \Mod29|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => stmin(2),
	datad => \Mod29|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod29|auto_generated|divider|divider|StageOut[18]~30_combout\);

-- Location: LCCOMB_X21_Y25_N8
\Mod29|auto_generated|divider|divider|StageOut[18]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod29|auto_generated|divider|divider|StageOut[18]~31_combout\ = (stmin(2) & !\Mod29|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => stmin(2),
	datad => \Mod29|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod29|auto_generated|divider|divider|StageOut[18]~31_combout\);

-- Location: LCCOMB_X20_Y25_N28
\Mod29|auto_generated|divider|divider|StageOut[24]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod29|auto_generated|divider|divider|StageOut[24]~32_combout\ = (\Mod29|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & stmin(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod29|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => stmin(1),
	combout => \Mod29|auto_generated|divider|divider|StageOut[24]~32_combout\);

-- Location: LCCOMB_X20_Y25_N14
\Mod29|auto_generated|divider|divider|StageOut[24]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod29|auto_generated|divider|divider|StageOut[24]~33_combout\ = (!\Mod29|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & stmin(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod29|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => stmin(1),
	combout => \Mod29|auto_generated|divider|divider|StageOut[24]~33_combout\);

-- Location: LCCOMB_X21_Y25_N26
\Mod29|auto_generated|divider|divider|StageOut[28]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod29|auto_generated|divider|divider|StageOut[28]~34_combout\ = (\Mod29|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & !\Mod29|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod29|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datad => \Mod29|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod29|auto_generated|divider|divider|StageOut[28]~34_combout\);

-- Location: LCCOMB_X21_Y25_N22
\Mod29|auto_generated|divider|divider|StageOut[27]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod29|auto_generated|divider|divider|StageOut[27]~35_combout\ = (!\Mod29|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod29|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod29|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod29|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \Mod29|auto_generated|divider|divider|StageOut[27]~35_combout\);

-- Location: LCCOMB_X21_Y25_N4
\Mod29|auto_generated|divider|divider|StageOut[26]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod29|auto_generated|divider|divider|StageOut[26]~36_combout\ = (!\Mod29|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod29|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod29|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod29|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \Mod29|auto_generated|divider|divider|StageOut[26]~36_combout\);

-- Location: LCCOMB_X20_Y25_N12
\Mod29|auto_generated|divider|divider|StageOut[25]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod29|auto_generated|divider|divider|StageOut[25]~37_combout\ = (stmin(2) & \Mod29|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stmin(2),
	datac => \Mod29|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod29|auto_generated|divider|divider|StageOut[25]~37_combout\);

-- Location: LCCOMB_X20_Y25_N22
\Mod29|auto_generated|divider|divider|StageOut[25]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod29|auto_generated|divider|divider|StageOut[25]~38_combout\ = (\Mod29|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\Mod29|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod29|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datac => \Mod29|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod29|auto_generated|divider|divider|StageOut[25]~38_combout\);

-- Location: LCCOMB_X20_Y25_N20
\Mod29|auto_generated|divider|divider|StageOut[31]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod29|auto_generated|divider|divider|StageOut[31]~39_combout\ = (\Mod29|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (stmin(1))) # (!\Mod29|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- ((\Mod29|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod29|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => stmin(1),
	datac => \Mod29|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \Mod29|auto_generated|divider|divider|StageOut[31]~39_combout\);

-- Location: LCCOMB_X22_Y19_N28
\Mod23|auto_generated|divider|divider|StageOut[31]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod23|auto_generated|divider|divider|StageOut[31]~28_combout\ = (\Mod23|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Mod23|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod23|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Mod23|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod23|auto_generated|divider|divider|StageOut[31]~28_combout\);

-- Location: LCCOMB_X22_Y19_N4
\Mod23|auto_generated|divider|divider|StageOut[30]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod23|auto_generated|divider|divider|StageOut[30]~30_combout\ = (\Mod23|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Mod23|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod23|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Mod23|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod23|auto_generated|divider|divider|StageOut[30]~30_combout\);

-- Location: LCCOMB_X22_Y19_N20
\Mod23|auto_generated|divider|divider|StageOut[29]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod23|auto_generated|divider|divider|StageOut[29]~32_combout\ = (\Mod23|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\Mod23|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod23|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Mod23|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod23|auto_generated|divider|divider|StageOut[29]~32_combout\);

-- Location: LCCOMB_X22_Y21_N26
\Mod23|auto_generated|divider|divider|StageOut[28]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod23|auto_generated|divider|divider|StageOut[28]~34_combout\ = (lapmin1(2) & !\Mod23|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => lapmin1(2),
	datad => \Mod23|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod23|auto_generated|divider|divider|StageOut[28]~34_combout\);

-- Location: LCCOMB_X21_Y16_N12
\Mod23|auto_generated|divider|divider|StageOut[35]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod23|auto_generated|divider|divider|StageOut[35]~35_combout\ = (lapmin1(1) & \Mod23|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapmin1(1),
	datac => \Mod23|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod23|auto_generated|divider|divider|StageOut[35]~35_combout\);

-- Location: LCCOMB_X22_Y16_N4
\Mod23|auto_generated|divider|divider|StageOut[39]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod23|auto_generated|divider|divider|StageOut[39]~38_combout\ = (\Mod23|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & !\Mod23|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod23|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datad => \Mod23|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod23|auto_generated|divider|divider|StageOut[39]~38_combout\);

-- Location: LCCOMB_X22_Y16_N2
\Mod23|auto_generated|divider|divider|StageOut[36]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod23|auto_generated|divider|divider|StageOut[36]~42_combout\ = (\Mod23|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\Mod23|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod23|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \Mod23|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod23|auto_generated|divider|divider|StageOut[36]~42_combout\);

-- Location: LCCOMB_X14_Y24_N18
\Mod4|auto_generated|divider|divider|StageOut[21]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[21]~24_combout\ = (nmin(5) & \Mod4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => nmin(5),
	datad => \Mod4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[21]~24_combout\);

-- Location: LCCOMB_X9_Y24_N8
\Mod4|auto_generated|divider|divider|StageOut[20]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[20]~26_combout\ = (nmin(4) & \Mod4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => nmin(4),
	datac => \Mod4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[20]~26_combout\);

-- Location: LCCOMB_X9_Y24_N2
\Mod4|auto_generated|divider|divider|StageOut[19]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[19]~28_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & nmin(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => nmin(3),
	combout => \Mod4|auto_generated|divider|divider|StageOut[19]~28_combout\);

-- Location: LCCOMB_X14_Y24_N14
\Mod4|auto_generated|divider|divider|StageOut[18]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[18]~30_combout\ = (nmin(2) & \Mod4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => nmin(2),
	datad => \Mod4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[18]~30_combout\);

-- Location: LCCOMB_X15_Y24_N0
\Mod4|auto_generated|divider|divider|StageOut[24]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[24]~32_combout\ = (nmin(1) & \Mod4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => nmin(1),
	datad => \Mod4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[24]~32_combout\);

-- Location: LCCOMB_X19_Y13_N30
\Mod8|auto_generated|divider|divider|StageOut[15]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod8|auto_generated|divider|divider|StageOut[15]~0_combout\ = (\Mod8|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & nday(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod8|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => nday(1),
	combout => \Mod8|auto_generated|divider|divider|StageOut[15]~0_combout\);

-- Location: LCCOMB_X12_Y13_N20
\Mod8|auto_generated|divider|divider|StageOut[18]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod8|auto_generated|divider|divider|StageOut[18]~2_combout\ = (nday(4) & \Mod8|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => nday(4),
	datad => \Mod8|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod8|auto_generated|divider|divider|StageOut[18]~2_combout\);

-- Location: LCCOMB_X12_Y13_N16
\Mod8|auto_generated|divider|divider|StageOut[17]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod8|auto_generated|divider|divider|StageOut[17]~4_combout\ = (nday(3) & \Mod8|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => nday(3),
	datad => \Mod8|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod8|auto_generated|divider|divider|StageOut[17]~4_combout\);

-- Location: LCCOMB_X12_Y13_N12
\Mod8|auto_generated|divider|divider|StageOut[16]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod8|auto_generated|divider|divider|StageOut[16]~6_combout\ = (nday(2) & \Mod8|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nday(2),
	datad => \Mod8|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod8|auto_generated|divider|divider|StageOut[16]~6_combout\);

-- Location: LCCOMB_X10_Y27_N30
\Mod6|auto_generated|divider|divider|StageOut[24]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|StageOut[24]~39_combout\ = (!\Mod6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Mod6|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod6|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \Mod6|auto_generated|divider|divider|StageOut[24]~39_combout\);

-- Location: LCCOMB_X11_Y27_N4
\Mod6|auto_generated|divider|divider|StageOut[23]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|StageOut[23]~41_combout\ = (\Mod6|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\Mod6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod6|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \Mod6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod6|auto_generated|divider|divider|StageOut[23]~41_combout\);

-- Location: LCCOMB_X11_Y27_N6
\Mod6|auto_generated|divider|divider|StageOut[22]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|StageOut[22]~43_combout\ = (\Mod6|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\Mod6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod6|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \Mod6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod6|auto_generated|divider|divider|StageOut[22]~43_combout\);

-- Location: LCCOMB_X10_Y27_N6
\Mod6|auto_generated|divider|divider|StageOut[21]~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|StageOut[21]~45_combout\ = (!\Mod6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & nms(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => nms(3),
	combout => \Mod6|auto_generated|divider|divider|StageOut[21]~45_combout\);

-- Location: LCCOMB_X10_Y27_N4
\Mod6|auto_generated|divider|divider|StageOut[32]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|StageOut[32]~46_combout\ = (\Mod6|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & !\Mod6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod6|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datad => \Mod6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod6|auto_generated|divider|divider|StageOut[32]~46_combout\);

-- Location: LCCOMB_X9_Y27_N12
\Mod6|auto_generated|divider|divider|StageOut[30]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|StageOut[30]~48_combout\ = (\Mod6|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Mod6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod6|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Mod6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod6|auto_generated|divider|divider|StageOut[30]~48_combout\);

-- Location: LCCOMB_X9_Y27_N30
\Mod6|auto_generated|divider|divider|StageOut[29]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|StageOut[29]~49_combout\ = (nms(3) & \Mod6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => nms(3),
	datad => \Mod6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod6|auto_generated|divider|divider|StageOut[29]~49_combout\);

-- Location: LCCOMB_X9_Y27_N6
\Mod6|auto_generated|divider|divider|StageOut[28]~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|StageOut[28]~51_combout\ = (nms(2) & \Mod6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => nms(2),
	datad => \Mod6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod6|auto_generated|divider|divider|StageOut[28]~51_combout\);

-- Location: LCCOMB_X8_Y27_N6
\Mod6|auto_generated|divider|divider|StageOut[35]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|StageOut[35]~54_combout\ = (nms(1) & !\Mod6|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nms(1),
	datac => \Mod6|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod6|auto_generated|divider|divider|StageOut[35]~54_combout\);

-- Location: LCCOMB_X8_Y27_N2
\Mod6|auto_generated|divider|divider|StageOut[38]~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|StageOut[38]~57_combout\ = (!\Mod6|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod6|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod6|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod6|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \Mod6|auto_generated|divider|divider|StageOut[38]~57_combout\);

-- Location: LCCOMB_X8_Y27_N12
\Mod6|auto_generated|divider|divider|StageOut[37]~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|StageOut[37]~58_combout\ = (!\Mod6|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod6|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod6|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod6|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \Mod6|auto_generated|divider|divider|StageOut[37]~58_combout\);

-- Location: LCCOMB_X8_Y27_N10
\Mod6|auto_generated|divider|divider|StageOut[36]~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|StageOut[36]~60_combout\ = (!\Mod6|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod6|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod6|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod6|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \Mod6|auto_generated|divider|divider|StageOut[36]~60_combout\);

-- Location: LCCOMB_X29_Y20_N4
\Mod19|auto_generated|divider|divider|StageOut[24]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod19|auto_generated|divider|divider|StageOut[24]~38_combout\ = (\Mod19|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & lapms3(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod19|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => lapms3(6),
	combout => \Mod19|auto_generated|divider|divider|StageOut[24]~38_combout\);

-- Location: LCCOMB_X29_Y20_N6
\Mod19|auto_generated|divider|divider|StageOut[23]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod19|auto_generated|divider|divider|StageOut[23]~41_combout\ = (!\Mod19|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Mod19|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod19|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod19|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \Mod19|auto_generated|divider|divider|StageOut[23]~41_combout\);

-- Location: LCCOMB_X29_Y20_N20
\Mod19|auto_generated|divider|divider|StageOut[22]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod19|auto_generated|divider|divider|StageOut[22]~42_combout\ = (\Mod19|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & lapms3(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod19|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => lapms3(4),
	combout => \Mod19|auto_generated|divider|divider|StageOut[22]~42_combout\);

-- Location: LCCOMB_X28_Y20_N10
\Mod19|auto_generated|divider|divider|StageOut[21]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod19|auto_generated|divider|divider|StageOut[21]~44_combout\ = (lapms3(3) & \Mod19|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapms3(3),
	datad => \Mod19|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod19|auto_generated|divider|divider|StageOut[21]~44_combout\);

-- Location: LCCOMB_X28_Y20_N4
\Mod19|auto_generated|divider|divider|StageOut[32]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod19|auto_generated|divider|divider|StageOut[32]~46_combout\ = (\Mod19|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & !\Mod19|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod19|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datad => \Mod19|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod19|auto_generated|divider|divider|StageOut[32]~46_combout\);

-- Location: LCCOMB_X28_Y20_N30
\Mod19|auto_generated|divider|divider|StageOut[29]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod19|auto_generated|divider|divider|StageOut[29]~50_combout\ = (\Mod19|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\Mod19|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod19|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Mod19|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod19|auto_generated|divider|divider|StageOut[29]~50_combout\);

-- Location: LCCOMB_X28_Y20_N2
\Mod19|auto_generated|divider|divider|StageOut[28]~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod19|auto_generated|divider|divider|StageOut[28]~51_combout\ = (lapms3(2) & \Mod19|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => lapms3(2),
	datad => \Mod19|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod19|auto_generated|divider|divider|StageOut[28]~51_combout\);

-- Location: LCCOMB_X26_Y20_N22
\Mod19|auto_generated|divider|divider|StageOut[35]~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod19|auto_generated|divider|divider|StageOut[35]~53_combout\ = (lapms3(1) & \Mod19|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapms3(1),
	datac => \Mod19|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod19|auto_generated|divider|divider|StageOut[35]~53_combout\);

-- Location: LCCOMB_X27_Y20_N30
\Mod19|auto_generated|divider|divider|StageOut[40]~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod19|auto_generated|divider|divider|StageOut[40]~55_combout\ = (!\Mod19|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod19|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod19|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod19|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Mod19|auto_generated|divider|divider|StageOut[40]~55_combout\);

-- Location: LCCOMB_X26_Y20_N28
\Mod19|auto_generated|divider|divider|StageOut[43]~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod19|auto_generated|divider|divider|StageOut[43]~61_combout\ = (\Mod19|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((lapms3(1)))) # (!\Mod19|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- (\Mod19|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod19|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datac => lapms3(1),
	datad => \Mod19|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod19|auto_generated|divider|divider|StageOut[43]~61_combout\);

-- Location: LCCOMB_X33_Y18_N30
\Mod17|auto_generated|divider|divider|StageOut[24]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod17|auto_generated|divider|divider|StageOut[24]~38_combout\ = (\Mod17|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & lapms2(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod17|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => lapms2(6),
	combout => \Mod17|auto_generated|divider|divider|StageOut[24]~38_combout\);

-- Location: LCCOMB_X33_Y18_N4
\Mod17|auto_generated|divider|divider|StageOut[23]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod17|auto_generated|divider|divider|StageOut[23]~41_combout\ = (!\Mod17|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Mod17|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod17|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod17|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \Mod17|auto_generated|divider|divider|StageOut[23]~41_combout\);

-- Location: LCCOMB_X33_Y18_N20
\Mod17|auto_generated|divider|divider|StageOut[22]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod17|auto_generated|divider|divider|StageOut[22]~43_combout\ = (!\Mod17|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Mod17|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod17|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod17|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \Mod17|auto_generated|divider|divider|StageOut[22]~43_combout\);

-- Location: LCCOMB_X32_Y18_N12
\Mod17|auto_generated|divider|divider|StageOut[21]~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod17|auto_generated|divider|divider|StageOut[21]~45_combout\ = (lapms2(3) & !\Mod17|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => lapms2(3),
	datad => \Mod17|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod17|auto_generated|divider|divider|StageOut[21]~45_combout\);

-- Location: LCCOMB_X32_Y18_N4
\Mod17|auto_generated|divider|divider|StageOut[32]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod17|auto_generated|divider|divider|StageOut[32]~46_combout\ = (\Mod17|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & !\Mod17|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod17|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datad => \Mod17|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod17|auto_generated|divider|divider|StageOut[32]~46_combout\);

-- Location: LCCOMB_X31_Y18_N12
\Mod17|auto_generated|divider|divider|StageOut[29]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod17|auto_generated|divider|divider|StageOut[29]~49_combout\ = (lapms2(3) & \Mod17|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => lapms2(3),
	datad => \Mod17|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod17|auto_generated|divider|divider|StageOut[29]~49_combout\);

-- Location: LCCOMB_X32_Y18_N30
\Mod17|auto_generated|divider|divider|StageOut[28]~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod17|auto_generated|divider|divider|StageOut[28]~51_combout\ = (lapms2(2) & \Mod17|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => lapms2(2),
	datad => \Mod17|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod17|auto_generated|divider|divider|StageOut[28]~51_combout\);

-- Location: LCCOMB_X30_Y18_N20
\Mod17|auto_generated|divider|divider|StageOut[35]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod17|auto_generated|divider|divider|StageOut[35]~54_combout\ = (lapms2(1) & !\Mod17|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapms2(1),
	datad => \Mod17|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod17|auto_generated|divider|divider|StageOut[35]~54_combout\);

-- Location: LCCOMB_X31_Y18_N2
\Mod17|auto_generated|divider|divider|StageOut[40]~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod17|auto_generated|divider|divider|StageOut[40]~55_combout\ = (!\Mod17|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod17|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod17|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod17|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Mod17|auto_generated|divider|divider|StageOut[40]~55_combout\);

-- Location: LCCOMB_X31_Y18_N4
\Mod17|auto_generated|divider|divider|StageOut[37]~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod17|auto_generated|divider|divider|StageOut[37]~58_combout\ = (!\Mod17|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod17|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod17|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod17|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \Mod17|auto_generated|divider|divider|StageOut[37]~58_combout\);

-- Location: LCCOMB_X31_Y18_N30
\Mod17|auto_generated|divider|divider|StageOut[36]~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod17|auto_generated|divider|divider|StageOut[36]~60_combout\ = (!\Mod17|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod17|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod17|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod17|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \Mod17|auto_generated|divider|divider|StageOut[36]~60_combout\);

-- Location: LCCOMB_X30_Y18_N24
\Mod17|auto_generated|divider|divider|StageOut[43]~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod17|auto_generated|divider|divider|StageOut[43]~61_combout\ = (\Mod17|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (lapms2(1))) # (!\Mod17|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((\Mod17|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapms2(1),
	datac => \Mod17|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod17|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \Mod17|auto_generated|divider|divider|StageOut[43]~61_combout\);

-- Location: LCCOMB_X29_Y20_N2
\Mod21|auto_generated|divider|divider|StageOut[24]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod21|auto_generated|divider|divider|StageOut[24]~39_combout\ = (\Mod21|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\Mod21|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod21|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \Mod21|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod21|auto_generated|divider|divider|StageOut[24]~39_combout\);

-- Location: LCCOMB_X29_Y20_N18
\Mod21|auto_generated|divider|divider|StageOut[23]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod21|auto_generated|divider|divider|StageOut[23]~41_combout\ = (\Mod21|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\Mod21|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod21|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \Mod21|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod21|auto_generated|divider|divider|StageOut[23]~41_combout\);

-- Location: LCCOMB_X32_Y20_N6
\Mod21|auto_generated|divider|divider|StageOut[22]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod21|auto_generated|divider|divider|StageOut[22]~43_combout\ = (\Mod21|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\Mod21|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod21|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \Mod21|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod21|auto_generated|divider|divider|StageOut[22]~43_combout\);

-- Location: LCCOMB_X32_Y20_N26
\Mod21|auto_generated|divider|divider|StageOut[21]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod21|auto_generated|divider|divider|StageOut[21]~44_combout\ = (stms(3) & \Mod21|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => stms(3),
	datad => \Mod21|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod21|auto_generated|divider|divider|StageOut[21]~44_combout\);

-- Location: LCCOMB_X32_Y21_N30
\Mod21|auto_generated|divider|divider|StageOut[29]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod21|auto_generated|divider|divider|StageOut[29]~49_combout\ = (stms(3) & \Mod21|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => stms(3),
	datad => \Mod21|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod21|auto_generated|divider|divider|StageOut[29]~49_combout\);

-- Location: LCCOMB_X32_Y21_N6
\Mod21|auto_generated|divider|divider|StageOut[28]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod21|auto_generated|divider|divider|StageOut[28]~52_combout\ = (stms(2) & !\Mod21|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stms(2),
	datad => \Mod21|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod21|auto_generated|divider|divider|StageOut[28]~52_combout\);

-- Location: LCCOMB_X31_Y21_N26
\Mod21|auto_generated|divider|divider|StageOut[35]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod21|auto_generated|divider|divider|StageOut[35]~54_combout\ = (stms(1) & !\Mod21|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => stms(1),
	datad => \Mod21|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod21|auto_generated|divider|divider|StageOut[35]~54_combout\);

-- Location: LCCOMB_X32_Y21_N2
\Mod21|auto_generated|divider|divider|StageOut[39]~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod21|auto_generated|divider|divider|StageOut[39]~56_combout\ = (\Mod21|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & !\Mod21|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod21|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datad => \Mod21|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod21|auto_generated|divider|divider|StageOut[39]~56_combout\);

-- Location: LCCOMB_X31_Y21_N10
\Mod21|auto_generated|divider|divider|StageOut[36]~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod21|auto_generated|divider|divider|StageOut[36]~59_combout\ = (stms(2) & \Mod21|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => stms(2),
	datad => \Mod21|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod21|auto_generated|divider|divider|StageOut[36]~59_combout\);

-- Location: LCCOMB_X31_Y21_N30
\Mod21|auto_generated|divider|divider|StageOut[43]~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod21|auto_generated|divider|divider|StageOut[43]~61_combout\ = (\Mod21|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((stms(1)))) # (!\Mod21|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- (\Mod21|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod21|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datac => stms(1),
	datad => \Mod21|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod21|auto_generated|divider|divider|StageOut[43]~61_combout\);

-- Location: LCCOMB_X24_Y20_N18
\Mod15|auto_generated|divider|divider|StageOut[24]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod15|auto_generated|divider|divider|StageOut[24]~38_combout\ = (lapms1(6) & \Mod15|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => lapms1(6),
	datad => \Mod15|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod15|auto_generated|divider|divider|StageOut[24]~38_combout\);

-- Location: LCCOMB_X24_Y20_N4
\Mod15|auto_generated|divider|divider|StageOut[23]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod15|auto_generated|divider|divider|StageOut[23]~40_combout\ = (lapms1(5) & \Mod15|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => lapms1(5),
	datad => \Mod15|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod15|auto_generated|divider|divider|StageOut[23]~40_combout\);

-- Location: LCCOMB_X24_Y20_N2
\Mod15|auto_generated|divider|divider|StageOut[22]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod15|auto_generated|divider|divider|StageOut[22]~43_combout\ = (!\Mod15|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Mod15|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod15|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod15|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \Mod15|auto_generated|divider|divider|StageOut[22]~43_combout\);

-- Location: LCCOMB_X24_Y20_N20
\Mod15|auto_generated|divider|divider|StageOut[21]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod15|auto_generated|divider|divider|StageOut[21]~44_combout\ = (\Mod15|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & lapms1(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod15|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => lapms1(3),
	combout => \Mod15|auto_generated|divider|divider|StageOut[21]~44_combout\);

-- Location: LCCOMB_X23_Y20_N4
\Mod15|auto_generated|divider|divider|StageOut[31]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod15|auto_generated|divider|divider|StageOut[31]~47_combout\ = (\Mod15|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Mod15|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod15|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Mod15|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod15|auto_generated|divider|divider|StageOut[31]~47_combout\);

-- Location: LCCOMB_X23_Y20_N6
\Mod15|auto_generated|divider|divider|StageOut[30]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod15|auto_generated|divider|divider|StageOut[30]~48_combout\ = (\Mod15|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Mod15|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod15|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Mod15|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod15|auto_generated|divider|divider|StageOut[30]~48_combout\);

-- Location: LCCOMB_X22_Y20_N16
\Mod15|auto_generated|divider|divider|StageOut[29]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod15|auto_generated|divider|divider|StageOut[29]~49_combout\ = (lapms1(3) & \Mod15|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => lapms1(3),
	datad => \Mod15|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod15|auto_generated|divider|divider|StageOut[29]~49_combout\);

-- Location: LCCOMB_X23_Y20_N14
\Mod15|auto_generated|divider|divider|StageOut[28]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod15|auto_generated|divider|divider|StageOut[28]~52_combout\ = (lapms1(2) & !\Mod15|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => lapms1(2),
	datad => \Mod15|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod15|auto_generated|divider|divider|StageOut[28]~52_combout\);

-- Location: LCCOMB_X21_Y20_N28
\Mod15|auto_generated|divider|divider|StageOut[35]~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod15|auto_generated|divider|divider|StageOut[35]~53_combout\ = (lapms1(1) & \Mod15|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => lapms1(1),
	datad => \Mod15|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod15|auto_generated|divider|divider|StageOut[35]~53_combout\);

-- Location: LCCOMB_X22_Y20_N2
\Mod15|auto_generated|divider|divider|StageOut[38]~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod15|auto_generated|divider|divider|StageOut[38]~57_combout\ = (\Mod15|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Mod15|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod15|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Mod15|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod15|auto_generated|divider|divider|StageOut[38]~57_combout\);

-- Location: LCCOMB_X21_Y20_N2
\Mod15|auto_generated|divider|divider|StageOut[43]~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod15|auto_generated|divider|divider|StageOut[43]~61_combout\ = (\Mod15|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((lapms1(1)))) # (!\Mod15|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- (\Mod15|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod15|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datac => lapms1(1),
	datad => \Mod15|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod15|auto_generated|divider|divider|StageOut[43]~61_combout\);

-- Location: LCCOMB_X28_Y22_N4
\Mod25|auto_generated|divider|divider|StageOut[44]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod25|auto_generated|divider|divider|StageOut[44]~44_combout\ = (\Mod25|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod25|auto_generated|divider|divider|StageOut[36]~41_combout\) # 
-- ((\Mod25|auto_generated|divider|divider|StageOut[36]~42_combout\)))) # (!\Mod25|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (((\Mod25|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod25|auto_generated|divider|divider|StageOut[36]~41_combout\,
	datab => \Mod25|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datac => \Mod25|auto_generated|divider|divider|StageOut[36]~42_combout\,
	datad => \Mod25|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod25|auto_generated|divider|divider|StageOut[44]~44_combout\);

-- Location: LCCOMB_X26_Y25_N24
\Mod27|auto_generated|divider|divider|StageOut[44]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod27|auto_generated|divider|divider|StageOut[44]~44_combout\ = (\Mod27|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod27|auto_generated|divider|divider|StageOut[36]~41_combout\) # 
-- ((\Mod27|auto_generated|divider|divider|StageOut[36]~42_combout\)))) # (!\Mod27|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (((\Mod27|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod27|auto_generated|divider|divider|StageOut[36]~41_combout\,
	datab => \Mod27|auto_generated|divider|divider|StageOut[36]~42_combout\,
	datac => \Mod27|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \Mod27|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod27|auto_generated|divider|divider|StageOut[44]~44_combout\);

-- Location: LCCOMB_X20_Y25_N18
\Mod29|auto_generated|divider|divider|StageOut[32]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod29|auto_generated|divider|divider|StageOut[32]~40_combout\ = (\Mod29|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (((\Mod29|auto_generated|divider|divider|StageOut[25]~38_combout\) # 
-- (\Mod29|auto_generated|divider|divider|StageOut[25]~37_combout\)))) # (!\Mod29|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\Mod29|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod29|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \Mod29|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datac => \Mod29|auto_generated|divider|divider|StageOut[25]~38_combout\,
	datad => \Mod29|auto_generated|divider|divider|StageOut[25]~37_combout\,
	combout => \Mod29|auto_generated|divider|divider|StageOut[32]~40_combout\);

-- Location: LCCOMB_X21_Y16_N14
\Mod23|auto_generated|divider|divider|StageOut[44]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod23|auto_generated|divider|divider|StageOut[44]~44_combout\ = (\Mod23|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod23|auto_generated|divider|divider|StageOut[36]~42_combout\) # 
-- ((\Mod23|auto_generated|divider|divider|StageOut[36]~41_combout\)))) # (!\Mod23|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (((\Mod23|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod23|auto_generated|divider|divider|StageOut[36]~42_combout\,
	datab => \Mod23|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datac => \Mod23|auto_generated|divider|divider|StageOut[36]~41_combout\,
	datad => \Mod23|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod23|auto_generated|divider|divider|StageOut[44]~44_combout\);

-- Location: LCCOMB_X19_Y13_N26
\Mod8|auto_generated|divider|divider|StageOut[22]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod8|auto_generated|divider|divider|StageOut[22]~9_combout\ = (\Mod8|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod8|auto_generated|divider|divider|StageOut[16]~6_combout\) # 
-- ((\Mod8|auto_generated|divider|divider|StageOut[16]~7_combout\)))) # (!\Mod8|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (((\Mod8|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod8|auto_generated|divider|divider|StageOut[16]~6_combout\,
	datab => \Mod8|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datac => \Mod8|auto_generated|divider|divider|StageOut[16]~7_combout\,
	datad => \Mod8|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod8|auto_generated|divider|divider|StageOut[22]~9_combout\);

-- Location: LCCOMB_X24_Y25_N8
\Mod27|auto_generated|divider|divider|StageOut[45]~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod27|auto_generated|divider|divider|StageOut[45]~45_combout\ = (\Mod27|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod27|auto_generated|divider|divider|StageOut[37]~49_combout\) # 
-- ((\Mod27|auto_generated|divider|divider|StageOut[37]~40_combout\)))) # (!\Mod27|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (((\Mod27|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod27|auto_generated|divider|divider|StageOut[37]~49_combout\,
	datab => \Mod27|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \Mod27|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \Mod27|auto_generated|divider|divider|StageOut[37]~40_combout\,
	combout => \Mod27|auto_generated|divider|divider|StageOut[45]~45_combout\);

-- Location: LCCOMB_X19_Y25_N26
\Mod29|auto_generated|divider|divider|StageOut[33]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod29|auto_generated|divider|divider|StageOut[33]~41_combout\ = (\Mod29|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (((\Mod29|auto_generated|divider|divider|StageOut[26]~44_combout\) # 
-- (\Mod29|auto_generated|divider|divider|StageOut[26]~36_combout\)))) # (!\Mod29|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\Mod29|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod29|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datab => \Mod29|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod29|auto_generated|divider|divider|StageOut[26]~44_combout\,
	datad => \Mod29|auto_generated|divider|divider|StageOut[26]~36_combout\,
	combout => \Mod29|auto_generated|divider|divider|StageOut[33]~41_combout\);

-- Location: LCCOMB_X19_Y13_N12
\Mod8|auto_generated|divider|divider|StageOut[23]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod8|auto_generated|divider|divider|StageOut[23]~10_combout\ = (\Mod8|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod8|auto_generated|divider|divider|StageOut[17]~4_combout\) # 
-- ((\Mod8|auto_generated|divider|divider|StageOut[17]~5_combout\)))) # (!\Mod8|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (((\Mod8|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod8|auto_generated|divider|divider|StageOut[17]~4_combout\,
	datab => \Mod8|auto_generated|divider|divider|StageOut[17]~5_combout\,
	datac => \Mod8|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Mod8|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod8|auto_generated|divider|divider|StageOut[23]~10_combout\);

-- Location: LCCOMB_X8_Y27_N30
\Mod6|auto_generated|divider|divider|StageOut[45]~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|StageOut[45]~63_combout\ = (\Mod6|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod6|auto_generated|divider|divider|StageOut[37]~58_combout\) # 
-- ((\Mod6|auto_generated|divider|divider|StageOut[37]~70_combout\)))) # (!\Mod6|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (((\Mod6|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod6|auto_generated|divider|divider|StageOut[37]~58_combout\,
	datab => \Mod6|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \Mod6|auto_generated|divider|divider|StageOut[37]~70_combout\,
	datad => \Mod6|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \Mod6|auto_generated|divider|divider|StageOut[45]~63_combout\);

-- Location: LCCOMB_X6_Y20_N24
\Mod13|auto_generated|divider|divider|StageOut[33]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod13|auto_generated|divider|divider|StageOut[33]~41_combout\ = (\Mod13|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod13|auto_generated|divider|divider|StageOut[26]~36_combout\) # 
-- ((\Mod13|auto_generated|divider|divider|StageOut[26]~44_combout\)))) # (!\Mod13|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (((\Mod13|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod13|auto_generated|divider|divider|StageOut[26]~36_combout\,
	datab => \Mod13|auto_generated|divider|divider|StageOut[26]~44_combout\,
	datac => \Mod13|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod13|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \Mod13|auto_generated|divider|divider|StageOut[33]~41_combout\);

-- Location: LCCOMB_X26_Y20_N16
\Mod19|auto_generated|divider|divider|StageOut[45]~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod19|auto_generated|divider|divider|StageOut[45]~63_combout\ = (\Mod19|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod19|auto_generated|divider|divider|StageOut[37]~70_combout\) # 
-- ((\Mod19|auto_generated|divider|divider|StageOut[37]~58_combout\)))) # (!\Mod19|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (((\Mod19|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod19|auto_generated|divider|divider|StageOut[37]~70_combout\,
	datab => \Mod19|auto_generated|divider|divider|StageOut[37]~58_combout\,
	datac => \Mod19|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \Mod19|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod19|auto_generated|divider|divider|StageOut[45]~63_combout\);

-- Location: LCCOMB_X30_Y18_N16
\Mod17|auto_generated|divider|divider|StageOut[45]~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod17|auto_generated|divider|divider|StageOut[45]~63_combout\ = (\Mod17|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod17|auto_generated|divider|divider|StageOut[37]~58_combout\) # 
-- ((\Mod17|auto_generated|divider|divider|StageOut[37]~70_combout\)))) # (!\Mod17|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (((\Mod17|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod17|auto_generated|divider|divider|StageOut[37]~58_combout\,
	datab => \Mod17|auto_generated|divider|divider|StageOut[37]~70_combout\,
	datac => \Mod17|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod17|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \Mod17|auto_generated|divider|divider|StageOut[45]~63_combout\);

-- Location: LCCOMB_X30_Y21_N20
\Mod21|auto_generated|divider|divider|StageOut[45]~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod21|auto_generated|divider|divider|StageOut[45]~63_combout\ = (\Mod21|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod21|auto_generated|divider|divider|StageOut[37]~58_combout\) # 
-- ((\Mod21|auto_generated|divider|divider|StageOut[37]~70_combout\)))) # (!\Mod21|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (((\Mod21|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod21|auto_generated|divider|divider|StageOut[37]~58_combout\,
	datab => \Mod21|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datac => \Mod21|auto_generated|divider|divider|StageOut[37]~70_combout\,
	datad => \Mod21|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod21|auto_generated|divider|divider|StageOut[45]~63_combout\);

-- Location: LCCOMB_X21_Y20_N30
\Mod15|auto_generated|divider|divider|StageOut[45]~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod15|auto_generated|divider|divider|StageOut[45]~63_combout\ = (\Mod15|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod15|auto_generated|divider|divider|StageOut[37]~70_combout\) # 
-- ((\Mod15|auto_generated|divider|divider|StageOut[37]~58_combout\)))) # (!\Mod15|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (((\Mod15|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod15|auto_generated|divider|divider|StageOut[37]~70_combout\,
	datab => \Mod15|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datac => \Mod15|auto_generated|divider|divider|StageOut[37]~58_combout\,
	datad => \Mod15|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod15|auto_generated|divider|divider|StageOut[45]~63_combout\);

-- Location: LCCOMB_X26_Y24_N8
\Div22|auto_generated|divider|divider|StageOut[23]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div22|auto_generated|divider|divider|StageOut[23]~16_combout\ = (lapmin2(5) & \Div22|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapmin2(5),
	datad => \Div22|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div22|auto_generated|divider|divider|StageOut[23]~16_combout\);

-- Location: LCCOMB_X27_Y24_N2
\Div22|auto_generated|divider|divider|StageOut[22]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div22|auto_generated|divider|divider|StageOut[22]~18_combout\ = (lapmin2(4) & \Div22|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapmin2(4),
	datad => \Div22|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div22|auto_generated|divider|divider|StageOut[22]~18_combout\);

-- Location: LCCOMB_X27_Y24_N6
\Div22|auto_generated|divider|divider|StageOut[21]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div22|auto_generated|divider|divider|StageOut[21]~21_combout\ = (\Div22|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\Div22|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div22|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Div22|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div22|auto_generated|divider|divider|StageOut[21]~21_combout\);

-- Location: LCCOMB_X27_Y24_N20
\Div22|auto_generated|divider|divider|StageOut[20]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div22|auto_generated|divider|divider|StageOut[20]~22_combout\ = (lapmin2(2) & \Div22|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => lapmin2(2),
	datad => \Div22|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div22|auto_generated|divider|divider|StageOut[20]~22_combout\);

-- Location: LCCOMB_X28_Y24_N12
\Div22|auto_generated|divider|divider|StageOut[28]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div22|auto_generated|divider|divider|StageOut[28]~24_combout\ = (\Div22|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Div22|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div22|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Div22|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div22|auto_generated|divider|divider|StageOut[28]~24_combout\);

-- Location: LCCOMB_X28_Y24_N10
\Div22|auto_generated|divider|divider|StageOut[27]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div22|auto_generated|divider|divider|StageOut[27]~25_combout\ = (\Div22|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Div22|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div22|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \Div22|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div22|auto_generated|divider|divider|StageOut[27]~25_combout\);

-- Location: LCCOMB_X28_Y24_N30
\Div22|auto_generated|divider|divider|StageOut[26]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div22|auto_generated|divider|divider|StageOut[26]~27_combout\ = (\Div22|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\Div22|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div22|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \Div22|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div22|auto_generated|divider|divider|StageOut[26]~27_combout\);

-- Location: LCCOMB_X28_Y24_N6
\Div22|auto_generated|divider|divider|StageOut[25]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div22|auto_generated|divider|divider|StageOut[25]~29_combout\ = (lapmin2(1) & !\Div22|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => lapmin2(1),
	datad => \Div22|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div22|auto_generated|divider|divider|StageOut[25]~29_combout\);

-- Location: LCCOMB_X26_Y23_N6
\Div24|auto_generated|divider|divider|StageOut[23]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div24|auto_generated|divider|divider|StageOut[23]~17_combout\ = (!\Div24|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div24|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div24|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div24|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \Div24|auto_generated|divider|divider|StageOut[23]~17_combout\);

-- Location: LCCOMB_X26_Y23_N30
\Div24|auto_generated|divider|divider|StageOut[22]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div24|auto_generated|divider|divider|StageOut[22]~19_combout\ = (\Div24|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Div24|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div24|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Div24|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div24|auto_generated|divider|divider|StageOut[22]~19_combout\);

-- Location: LCCOMB_X26_Y23_N2
\Div24|auto_generated|divider|divider|StageOut[21]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div24|auto_generated|divider|divider|StageOut[21]~20_combout\ = (lapmin3(3) & \Div24|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapmin3(3),
	datad => \Div24|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div24|auto_generated|divider|divider|StageOut[21]~20_combout\);

-- Location: LCCOMB_X21_Y23_N14
\Div24|auto_generated|divider|divider|StageOut[20]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div24|auto_generated|divider|divider|StageOut[20]~23_combout\ = (lapmin3(2) & !\Div24|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => lapmin3(2),
	datad => \Div24|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div24|auto_generated|divider|divider|StageOut[20]~23_combout\);

-- Location: LCCOMB_X27_Y23_N26
\Div24|auto_generated|divider|divider|StageOut[26]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div24|auto_generated|divider|divider|StageOut[26]~27_combout\ = (\Div24|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\Div24|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div24|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \Div24|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div24|auto_generated|divider|divider|StageOut[26]~27_combout\);

-- Location: LCCOMB_X27_Y23_N22
\Div24|auto_generated|divider|divider|StageOut[25]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div24|auto_generated|divider|divider|StageOut[25]~29_combout\ = (lapmin3(1) & !\Div24|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => lapmin3(1),
	datad => \Div24|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div24|auto_generated|divider|divider|StageOut[25]~29_combout\);

-- Location: LCCOMB_X23_Y26_N2
\Div26|auto_generated|divider|divider|StageOut[18]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div26|auto_generated|divider|divider|StageOut[18]~17_combout\ = (\Div26|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\Div26|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div26|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \Div26|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div26|auto_generated|divider|divider|StageOut[18]~17_combout\);

-- Location: LCCOMB_X23_Y26_N4
\Div26|auto_generated|divider|divider|StageOut[17]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div26|auto_generated|divider|divider|StageOut[17]~19_combout\ = (\Div26|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\Div26|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div26|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \Div26|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div26|auto_generated|divider|divider|StageOut[17]~19_combout\);

-- Location: LCCOMB_X23_Y26_N24
\Div26|auto_generated|divider|divider|StageOut[16]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div26|auto_generated|divider|divider|StageOut[16]~21_combout\ = (\Div26|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\Div26|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div26|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \Div26|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div26|auto_generated|divider|divider|StageOut[16]~21_combout\);

-- Location: LCCOMB_X22_Y26_N8
\Div26|auto_generated|divider|divider|StageOut[15]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div26|auto_generated|divider|divider|StageOut[15]~22_combout\ = (\Div26|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & stmin(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div26|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => stmin(2),
	combout => \Div26|auto_generated|divider|divider|StageOut[15]~22_combout\);

-- Location: LCCOMB_X22_Y26_N6
\Div26|auto_generated|divider|divider|StageOut[23]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div26|auto_generated|divider|divider|StageOut[23]~24_combout\ = (\Div26|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Div26|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div26|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Div26|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div26|auto_generated|divider|divider|StageOut[23]~24_combout\);

-- Location: LCCOMB_X22_Y26_N10
\Div26|auto_generated|divider|divider|StageOut[21]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div26|auto_generated|divider|divider|StageOut[21]~26_combout\ = (stmin(2) & \Div26|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stmin(2),
	datad => \Div26|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div26|auto_generated|divider|divider|StageOut[21]~26_combout\);

-- Location: LCCOMB_X22_Y26_N14
\Div26|auto_generated|divider|divider|StageOut[20]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div26|auto_generated|divider|divider|StageOut[20]~28_combout\ = (stmin(1) & \Div26|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => stmin(1),
	datad => \Div26|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div26|auto_generated|divider|divider|StageOut[20]~28_combout\);

-- Location: LCCOMB_X22_Y22_N12
\Div20|auto_generated|divider|divider|StageOut[23]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div20|auto_generated|divider|divider|StageOut[23]~17_combout\ = (!\Div20|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div20|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div20|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div20|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \Div20|auto_generated|divider|divider|StageOut[23]~17_combout\);

-- Location: LCCOMB_X21_Y22_N16
\Div20|auto_generated|divider|divider|StageOut[22]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div20|auto_generated|divider|divider|StageOut[22]~18_combout\ = (lapmin1(4) & \Div20|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapmin1(4),
	datac => \Div20|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div20|auto_generated|divider|divider|StageOut[22]~18_combout\);

-- Location: LCCOMB_X22_Y22_N30
\Div20|auto_generated|divider|divider|StageOut[21]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div20|auto_generated|divider|divider|StageOut[21]~20_combout\ = (lapmin1(3) & \Div20|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => lapmin1(3),
	datad => \Div20|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div20|auto_generated|divider|divider|StageOut[21]~20_combout\);

-- Location: LCCOMB_X22_Y22_N14
\Div20|auto_generated|divider|divider|StageOut[20]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div20|auto_generated|divider|divider|StageOut[20]~23_combout\ = (lapmin1(2) & !\Div20|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => lapmin1(2),
	datad => \Div20|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div20|auto_generated|divider|divider|StageOut[20]~23_combout\);

-- Location: LCCOMB_X21_Y22_N12
\Div20|auto_generated|divider|divider|StageOut[28]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div20|auto_generated|divider|divider|StageOut[28]~24_combout\ = (\Div20|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Div20|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div20|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Div20|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div20|auto_generated|divider|divider|StageOut[28]~24_combout\);

-- Location: LCCOMB_X21_Y22_N22
\Div20|auto_generated|divider|divider|StageOut[27]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div20|auto_generated|divider|divider|StageOut[27]~25_combout\ = (\Div20|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Div20|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div20|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \Div20|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div20|auto_generated|divider|divider|StageOut[27]~25_combout\);

-- Location: LCCOMB_X21_Y22_N28
\Div20|auto_generated|divider|divider|StageOut[26]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div20|auto_generated|divider|divider|StageOut[26]~26_combout\ = (lapmin1(2) & \Div20|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => lapmin1(2),
	datad => \Div20|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div20|auto_generated|divider|divider|StageOut[26]~26_combout\);

-- Location: LCCOMB_X21_Y22_N30
\Div20|auto_generated|divider|divider|StageOut[25]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div20|auto_generated|divider|divider|StageOut[25]~29_combout\ = (lapmin1(1) & !\Div20|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => lapmin1(1),
	datad => \Div20|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div20|auto_generated|divider|divider|StageOut[25]~29_combout\);

-- Location: LCCOMB_X10_Y24_N12
\Div1|auto_generated|divider|divider|StageOut[18]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[18]~16_combout\ = (nmin(5) & \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => nmin(5),
	datad => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[18]~16_combout\);

-- Location: LCCOMB_X10_Y24_N30
\Div1|auto_generated|divider|divider|StageOut[18]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[18]~17_combout\ = (\Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[18]~17_combout\);

-- Location: LCCOMB_X9_Y24_N28
\Div1|auto_generated|divider|divider|StageOut[17]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[17]~18_combout\ = (\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & nmin(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => nmin(4),
	combout => \Div1|auto_generated|divider|divider|StageOut[17]~18_combout\);

-- Location: LCCOMB_X10_Y24_N0
\Div1|auto_generated|divider|divider|StageOut[17]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[17]~19_combout\ = (\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[17]~19_combout\);

-- Location: LCCOMB_X10_Y24_N2
\Div1|auto_generated|divider|divider|StageOut[16]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[16]~20_combout\ = (nmin(3) & \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => nmin(3),
	datad => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[16]~20_combout\);

-- Location: LCCOMB_X10_Y24_N28
\Div1|auto_generated|divider|divider|StageOut[16]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[16]~21_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[16]~21_combout\);

-- Location: LCCOMB_X10_Y24_N16
\Div1|auto_generated|divider|divider|StageOut[15]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[15]~22_combout\ = (nmin(2) & \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => nmin(2),
	datad => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[15]~22_combout\);

-- Location: LCCOMB_X10_Y24_N14
\Div1|auto_generated|divider|divider|StageOut[15]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[15]~23_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & nmin(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => nmin(2),
	combout => \Div1|auto_generated|divider|divider|StageOut[15]~23_combout\);

-- Location: LCCOMB_X11_Y24_N8
\Div1|auto_generated|divider|divider|StageOut[23]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[23]~24_combout\ = (\Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[23]~24_combout\);

-- Location: LCCOMB_X11_Y24_N14
\Div1|auto_generated|divider|divider|StageOut[22]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[22]~25_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[22]~25_combout\);

-- Location: LCCOMB_X11_Y24_N4
\Div1|auto_generated|divider|divider|StageOut[21]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[21]~26_combout\ = (\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & nmin(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => nmin(2),
	combout => \Div1|auto_generated|divider|divider|StageOut[21]~26_combout\);

-- Location: LCCOMB_X11_Y24_N30
\Div1|auto_generated|divider|divider|StageOut[21]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[21]~27_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[21]~27_combout\);

-- Location: LCCOMB_X11_Y24_N12
\Div1|auto_generated|divider|divider|StageOut[20]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[20]~28_combout\ = (nmin(1) & \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nmin(1),
	datad => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[20]~28_combout\);

-- Location: LCCOMB_X11_Y24_N10
\Div1|auto_generated|divider|divider|StageOut[20]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[20]~29_combout\ = (nmin(1) & !\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nmin(1),
	datad => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[20]~29_combout\);

-- Location: LCCOMB_X12_Y13_N2
\Div5|auto_generated|divider|divider|StageOut[18]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[18]~0_combout\ = (nday(4) & \Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => nday(4),
	datad => \Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[18]~0_combout\);

-- Location: LCCOMB_X11_Y13_N24
\Div5|auto_generated|divider|divider|StageOut[18]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[18]~1_combout\ = (!\Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div5|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div5|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[18]~1_combout\);

-- Location: LCCOMB_X12_Y13_N0
\Div5|auto_generated|divider|divider|StageOut[17]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[17]~2_combout\ = (nday(3) & \Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nday(3),
	datac => \Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[17]~2_combout\);

-- Location: LCCOMB_X11_Y13_N30
\Div5|auto_generated|divider|divider|StageOut[17]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[17]~3_combout\ = (!\Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[17]~3_combout\);

-- Location: LCCOMB_X12_Y13_N22
\Div5|auto_generated|divider|divider|StageOut[16]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[16]~4_combout\ = (\Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & nday(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => nday(2),
	combout => \Div5|auto_generated|divider|divider|StageOut[16]~4_combout\);

-- Location: LCCOMB_X11_Y13_N26
\Div5|auto_generated|divider|divider|StageOut[16]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[16]~5_combout\ = (!\Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[16]~5_combout\);

-- Location: LCCOMB_X11_Y13_N20
\Div5|auto_generated|divider|divider|StageOut[15]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[15]~6_combout\ = (\Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & nday(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => nday(1),
	combout => \Div5|auto_generated|divider|divider|StageOut[15]~6_combout\);

-- Location: LCCOMB_X11_Y13_N22
\Div5|auto_generated|divider|divider|StageOut[15]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[15]~7_combout\ = (!\Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & nday(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => nday(1),
	combout => \Div5|auto_generated|divider|divider|StageOut[15]~7_combout\);

-- Location: LCCOMB_X22_Y9_N26
\Div9|auto_generated|divider|divider|StageOut[16]~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[16]~66_combout\ = (!\Div9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div9|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div9|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[16]~66_combout\);

-- Location: LCCOMB_X22_Y9_N0
\Div9|auto_generated|divider|divider|StageOut[23]~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[23]~68_combout\ = (\Div9|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Div9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div9|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Div9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[23]~68_combout\);

-- Location: LCCOMB_X22_Y13_N10
\Div9|auto_generated|divider|divider|StageOut[22]~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[22]~69_combout\ = (\Div9|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Div9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div9|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Div9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[22]~69_combout\);

-- Location: LCCOMB_X22_Y13_N12
\Div9|auto_generated|divider|divider|StageOut[21]~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[21]~70_combout\ = (\Div9|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\Div9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div9|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Div9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[21]~70_combout\);

-- Location: LCCOMB_X22_Y13_N14
\Div9|auto_generated|divider|divider|StageOut[20]~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[20]~71_combout\ = (\Div9|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ & !\Div9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div9|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	datad => \Div9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[20]~71_combout\);

-- Location: LCCOMB_X23_Y13_N18
\Div9|auto_generated|divider|divider|StageOut[27]~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[27]~73_combout\ = (\Div9|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Div9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \Div9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[27]~73_combout\);

-- Location: LCCOMB_X24_Y13_N4
\Div9|auto_generated|divider|divider|StageOut[25]~75\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[25]~75_combout\ = (\Div9|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\ & !\Div9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div9|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\,
	datad => \Div9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[25]~75_combout\);

-- Location: LCCOMB_X22_Y13_N24
\Div9|auto_generated|divider|divider|StageOut[33]~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[33]~76_combout\ = (\Div9|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\Div9|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div9|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \Div9|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[33]~76_combout\);

-- Location: LCCOMB_X22_Y12_N10
\Div9|auto_generated|divider|divider|StageOut[31]~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[31]~78_combout\ = (!\Div9|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \Div9|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div9|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Div9|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[31]~78_combout\);

-- Location: LCCOMB_X22_Y12_N12
\Div9|auto_generated|divider|divider|StageOut[30]~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[30]~79_combout\ = (\Div9|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\ & !\Div9|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div9|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\,
	datad => \Div9|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[30]~79_combout\);

-- Location: LCCOMB_X22_Y12_N26
\Div9|auto_generated|divider|divider|StageOut[38]~80\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[38]~80_combout\ = (!\Div9|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \Div9|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div9|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Div9|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[38]~80_combout\);

-- Location: LCCOMB_X22_Y12_N0
\Div9|auto_generated|divider|divider|StageOut[37]~81\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[37]~81_combout\ = (!\Div9|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \Div9|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div9|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Div9|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[37]~81_combout\);

-- Location: LCCOMB_X23_Y12_N18
\Div9|auto_generated|divider|divider|StageOut[41]~86\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[41]~86_combout\ = (!\Div9|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \Div9|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div9|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Div9|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[41]~86_combout\);

-- Location: LCCOMB_X24_Y12_N10
\Div9|auto_generated|divider|divider|StageOut[53]~92\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[53]~92_combout\ = (\Div9|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ & !\Div9|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div9|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datad => \Div9|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[53]~92_combout\);

-- Location: LCCOMB_X24_Y12_N28
\Div9|auto_generated|divider|divider|StageOut[52]~93\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[52]~93_combout\ = (!\Div9|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \Div9|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div9|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Div9|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[52]~93_combout\);

-- Location: LCCOMB_X24_Y12_N6
\Div9|auto_generated|divider|divider|StageOut[51]~94\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[51]~94_combout\ = (!\Div9|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \Div9|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div9|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Div9|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[51]~94_combout\);

-- Location: LCCOMB_X26_Y12_N0
\Div9|auto_generated|divider|divider|StageOut[50]~95\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[50]~95_combout\ = (\Div9|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\ & !\Div9|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div9|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\,
	datad => \Div9|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[50]~95_combout\);

-- Location: LCCOMB_X11_Y23_N2
\Div3|auto_generated|divider|divider|StageOut[18]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[18]~26_combout\ = (\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & nms(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => nms(6),
	combout => \Div3|auto_generated|divider|divider|StageOut[18]~26_combout\);

-- Location: LCCOMB_X12_Y23_N18
\Div3|auto_generated|divider|divider|StageOut[18]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[18]~27_combout\ = (!\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[18]~27_combout\);

-- Location: LCCOMB_X11_Y22_N8
\Div3|auto_generated|divider|divider|StageOut[17]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[17]~28_combout\ = (nms(5) & \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => nms(5),
	datad => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[17]~28_combout\);

-- Location: LCCOMB_X11_Y22_N6
\Div3|auto_generated|divider|divider|StageOut[17]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[17]~29_combout\ = (!\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[17]~29_combout\);

-- Location: LCCOMB_X11_Y18_N10
\Div3|auto_generated|divider|divider|StageOut[16]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[16]~30_combout\ = (nms(4) & \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nms(4),
	datac => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[16]~30_combout\);

-- Location: LCCOMB_X11_Y22_N14
\Div3|auto_generated|divider|divider|StageOut[16]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[16]~31_combout\ = (!\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[16]~31_combout\);

-- Location: LCCOMB_X11_Y22_N30
\Div3|auto_generated|divider|divider|StageOut[15]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[15]~32_combout\ = (nms(3) & \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => nms(3),
	datad => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[15]~32_combout\);

-- Location: LCCOMB_X11_Y23_N20
\Div3|auto_generated|divider|divider|StageOut[15]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[15]~33_combout\ = (nms(3) & !\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nms(3),
	datac => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[15]~33_combout\);

-- Location: LCCOMB_X11_Y22_N4
\Div3|auto_generated|divider|divider|StageOut[23]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[23]~34_combout\ = (\Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[23]~34_combout\);

-- Location: LCCOMB_X10_Y22_N28
\Div3|auto_generated|divider|divider|StageOut[22]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[22]~35_combout\ = (\Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[22]~35_combout\);

-- Location: LCCOMB_X10_Y22_N30
\Div3|auto_generated|divider|divider|StageOut[21]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[21]~36_combout\ = (nms(3) & \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => nms(3),
	datad => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[21]~36_combout\);

-- Location: LCCOMB_X10_Y22_N14
\Div3|auto_generated|divider|divider|StageOut[21]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[21]~37_combout\ = (\Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[21]~37_combout\);

-- Location: LCCOMB_X10_Y22_N20
\Div3|auto_generated|divider|divider|StageOut[20]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[20]~38_combout\ = (nms(2) & \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => nms(2),
	datad => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[20]~38_combout\);

-- Location: LCCOMB_X10_Y22_N26
\Div3|auto_generated|divider|divider|StageOut[20]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[20]~39_combout\ = (nms(2) & !\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => nms(2),
	datad => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[20]~39_combout\);

-- Location: LCCOMB_X10_Y22_N24
\Div3|auto_generated|divider|divider|StageOut[28]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[28]~40_combout\ = (\Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[28]~40_combout\);

-- Location: LCCOMB_X10_Y22_N18
\Div3|auto_generated|divider|divider|StageOut[27]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[27]~41_combout\ = (\Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[27]~41_combout\);

-- Location: LCCOMB_X7_Y24_N4
\Div3|auto_generated|divider|divider|StageOut[26]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[26]~42_combout\ = (\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & nms(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => nms(2),
	combout => \Div3|auto_generated|divider|divider|StageOut[26]~42_combout\);

-- Location: LCCOMB_X7_Y24_N6
\Div3|auto_generated|divider|divider|StageOut[26]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[26]~43_combout\ = (!\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[26]~43_combout\);

-- Location: LCCOMB_X7_Y24_N0
\Div3|auto_generated|divider|divider|StageOut[25]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[25]~44_combout\ = (\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & nms(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => nms(1),
	combout => \Div3|auto_generated|divider|divider|StageOut[25]~44_combout\);

-- Location: LCCOMB_X7_Y24_N10
\Div3|auto_generated|divider|divider|StageOut[25]~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[25]~45_combout\ = (!\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & nms(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => nms(1),
	combout => \Div3|auto_generated|divider|divider|StageOut[25]~45_combout\);

-- Location: LCCOMB_X29_Y18_N6
\Div16|auto_generated|divider|divider|StageOut[18]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div16|auto_generated|divider|divider|StageOut[18]~26_combout\ = (lapms3(6) & \Div16|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => lapms3(6),
	datad => \Div16|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div16|auto_generated|divider|divider|StageOut[18]~26_combout\);

-- Location: LCCOMB_X28_Y18_N14
\Div16|auto_generated|divider|divider|StageOut[17]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div16|auto_generated|divider|divider|StageOut[17]~28_combout\ = (lapms3(5) & \Div16|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => lapms3(5),
	datad => \Div16|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div16|auto_generated|divider|divider|StageOut[17]~28_combout\);

-- Location: LCCOMB_X28_Y18_N30
\Div16|auto_generated|divider|divider|StageOut[16]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div16|auto_generated|divider|divider|StageOut[16]~31_combout\ = (\Div16|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\Div16|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div16|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \Div16|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div16|auto_generated|divider|divider|StageOut[16]~31_combout\);

-- Location: LCCOMB_X28_Y18_N26
\Div16|auto_generated|divider|divider|StageOut[15]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div16|auto_generated|divider|divider|StageOut[15]~33_combout\ = (lapms3(3) & !\Div16|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => lapms3(3),
	datad => \Div16|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div16|auto_generated|divider|divider|StageOut[15]~33_combout\);

-- Location: LCCOMB_X28_Y17_N12
\Div16|auto_generated|divider|divider|StageOut[23]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div16|auto_generated|divider|divider|StageOut[23]~34_combout\ = (\Div16|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Div16|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div16|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Div16|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div16|auto_generated|divider|divider|StageOut[23]~34_combout\);

-- Location: LCCOMB_X28_Y17_N22
\Div16|auto_generated|divider|divider|StageOut[21]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div16|auto_generated|divider|divider|StageOut[21]~36_combout\ = (lapms3(3) & \Div16|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => lapms3(3),
	datad => \Div16|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div16|auto_generated|divider|divider|StageOut[21]~36_combout\);

-- Location: LCCOMB_X28_Y17_N0
\Div16|auto_generated|divider|divider|StageOut[20]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div16|auto_generated|divider|divider|StageOut[20]~39_combout\ = (lapms3(2) & !\Div16|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapms3(2),
	datad => \Div16|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div16|auto_generated|divider|divider|StageOut[20]~39_combout\);

-- Location: LCCOMB_X28_Y17_N20
\Div16|auto_generated|divider|divider|StageOut[27]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div16|auto_generated|divider|divider|StageOut[27]~41_combout\ = (\Div16|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Div16|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div16|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \Div16|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div16|auto_generated|divider|divider|StageOut[27]~41_combout\);

-- Location: LCCOMB_X28_Y17_N30
\Div16|auto_generated|divider|divider|StageOut[26]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div16|auto_generated|divider|divider|StageOut[26]~43_combout\ = (\Div16|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\Div16|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div16|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \Div16|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div16|auto_generated|divider|divider|StageOut[26]~43_combout\);

-- Location: LCCOMB_X27_Y17_N10
\Div16|auto_generated|divider|divider|StageOut[25]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div16|auto_generated|divider|divider|StageOut[25]~44_combout\ = (\Div16|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & lapms3(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div16|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => lapms3(1),
	combout => \Div16|auto_generated|divider|divider|StageOut[25]~44_combout\);

-- Location: LCCOMB_X33_Y19_N2
\Div14|auto_generated|divider|divider|StageOut[18]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div14|auto_generated|divider|divider|StageOut[18]~27_combout\ = (!\Div14|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div14|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div14|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div14|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \Div14|auto_generated|divider|divider|StageOut[18]~27_combout\);

-- Location: LCCOMB_X33_Y19_N6
\Div14|auto_generated|divider|divider|StageOut[17]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div14|auto_generated|divider|divider|StageOut[17]~29_combout\ = (\Div14|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\Div14|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div14|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \Div14|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div14|auto_generated|divider|divider|StageOut[17]~29_combout\);

-- Location: LCCOMB_X33_Y19_N30
\Div14|auto_generated|divider|divider|StageOut[16]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div14|auto_generated|divider|divider|StageOut[16]~31_combout\ = (\Div14|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\Div14|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div14|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \Div14|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div14|auto_generated|divider|divider|StageOut[16]~31_combout\);

-- Location: LCCOMB_X33_Y19_N4
\Div14|auto_generated|divider|divider|StageOut[15]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div14|auto_generated|divider|divider|StageOut[15]~32_combout\ = (lapms2(3) & \Div14|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => lapms2(3),
	datad => \Div14|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div14|auto_generated|divider|divider|StageOut[15]~32_combout\);

-- Location: LCCOMB_X32_Y19_N2
\Div14|auto_generated|divider|divider|StageOut[22]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div14|auto_generated|divider|divider|StageOut[22]~35_combout\ = (\Div14|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Div14|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div14|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Div14|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div14|auto_generated|divider|divider|StageOut[22]~35_combout\);

-- Location: LCCOMB_X32_Y19_N16
\Div14|auto_generated|divider|divider|StageOut[21]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div14|auto_generated|divider|divider|StageOut[21]~36_combout\ = (lapms2(3) & \Div14|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => lapms2(3),
	datad => \Div14|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div14|auto_generated|divider|divider|StageOut[21]~36_combout\);

-- Location: LCCOMB_X32_Y19_N30
\Div14|auto_generated|divider|divider|StageOut[20]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div14|auto_generated|divider|divider|StageOut[20]~39_combout\ = (lapms2(2) & !\Div14|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => lapms2(2),
	datad => \Div14|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div14|auto_generated|divider|divider|StageOut[20]~39_combout\);

-- Location: LCCOMB_X31_Y19_N2
\Div14|auto_generated|divider|divider|StageOut[27]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div14|auto_generated|divider|divider|StageOut[27]~41_combout\ = (\Div14|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Div14|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div14|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \Div14|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div14|auto_generated|divider|divider|StageOut[27]~41_combout\);

-- Location: LCCOMB_X32_Y19_N20
\Div14|auto_generated|divider|divider|StageOut[26]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div14|auto_generated|divider|divider|StageOut[26]~42_combout\ = (lapms2(2) & \Div14|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => lapms2(2),
	datad => \Div14|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div14|auto_generated|divider|divider|StageOut[26]~42_combout\);

-- Location: LCCOMB_X31_Y19_N16
\Div14|auto_generated|divider|divider|StageOut[25]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div14|auto_generated|divider|divider|StageOut[25]~44_combout\ = (lapms2(1) & \Div14|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => lapms2(1),
	datad => \Div14|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div14|auto_generated|divider|divider|StageOut[25]~44_combout\);

-- Location: LCCOMB_X30_Y20_N12
\Div18|auto_generated|divider|divider|StageOut[18]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div18|auto_generated|divider|divider|StageOut[18]~26_combout\ = (stms(6) & \Div18|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => stms(6),
	datad => \Div18|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div18|auto_generated|divider|divider|StageOut[18]~26_combout\);

-- Location: LCCOMB_X30_Y20_N30
\Div18|auto_generated|divider|divider|StageOut[17]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div18|auto_generated|divider|divider|StageOut[17]~29_combout\ = (\Div18|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\Div18|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div18|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \Div18|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div18|auto_generated|divider|divider|StageOut[17]~29_combout\);

-- Location: LCCOMB_X31_Y20_N4
\Div18|auto_generated|divider|divider|StageOut[16]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div18|auto_generated|divider|divider|StageOut[16]~30_combout\ = (\Div18|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & stms(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div18|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => stms(4),
	combout => \Div18|auto_generated|divider|divider|StageOut[16]~30_combout\);

-- Location: LCCOMB_X30_Y20_N10
\Div18|auto_generated|divider|divider|StageOut[15]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div18|auto_generated|divider|divider|StageOut[15]~32_combout\ = (stms(3) & \Div18|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => stms(3),
	datad => \Div18|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div18|auto_generated|divider|divider|StageOut[15]~32_combout\);

-- Location: LCCOMB_X31_Y20_N12
\Div18|auto_generated|divider|divider|StageOut[22]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div18|auto_generated|divider|divider|StageOut[22]~35_combout\ = (\Div18|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Div18|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div18|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Div18|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div18|auto_generated|divider|divider|StageOut[22]~35_combout\);

-- Location: LCCOMB_X31_Y20_N26
\Div18|auto_generated|divider|divider|StageOut[21]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div18|auto_generated|divider|divider|StageOut[21]~36_combout\ = (stms(3) & \Div18|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => stms(3),
	datad => \Div18|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div18|auto_generated|divider|divider|StageOut[21]~36_combout\);

-- Location: LCCOMB_X31_Y20_N10
\Div18|auto_generated|divider|divider|StageOut[20]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div18|auto_generated|divider|divider|StageOut[20]~38_combout\ = (stms(2) & \Div18|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => stms(2),
	datad => \Div18|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div18|auto_generated|divider|divider|StageOut[20]~38_combout\);

-- Location: LCCOMB_X31_Y20_N6
\Div18|auto_generated|divider|divider|StageOut[27]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div18|auto_generated|divider|divider|StageOut[27]~41_combout\ = (\Div18|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Div18|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div18|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \Div18|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div18|auto_generated|divider|divider|StageOut[27]~41_combout\);

-- Location: LCCOMB_X30_Y19_N30
\Div18|auto_generated|divider|divider|StageOut[26]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div18|auto_generated|divider|divider|StageOut[26]~42_combout\ = (stms(2) & \Div18|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => stms(2),
	datad => \Div18|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div18|auto_generated|divider|divider|StageOut[26]~42_combout\);

-- Location: LCCOMB_X30_Y19_N22
\Div18|auto_generated|divider|divider|StageOut[25]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div18|auto_generated|divider|divider|StageOut[25]~44_combout\ = (stms(1) & \Div18|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => stms(1),
	datad => \Div18|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div18|auto_generated|divider|divider|StageOut[25]~44_combout\);

-- Location: LCCOMB_X28_Y21_N12
\Div12|auto_generated|divider|divider|StageOut[18]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|StageOut[18]~27_combout\ = (!\Div12|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div12|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div12|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div12|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \Div12|auto_generated|divider|divider|StageOut[18]~27_combout\);

-- Location: LCCOMB_X28_Y21_N26
\Div12|auto_generated|divider|divider|StageOut[17]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|StageOut[17]~28_combout\ = (lapms1(5) & \Div12|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapms1(5),
	datac => \Div12|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div12|auto_generated|divider|divider|StageOut[17]~28_combout\);

-- Location: LCCOMB_X27_Y21_N0
\Div12|auto_generated|divider|divider|StageOut[16]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|StageOut[16]~30_combout\ = (lapms1(4) & \Div12|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => lapms1(4),
	datad => \Div12|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div12|auto_generated|divider|divider|StageOut[16]~30_combout\);

-- Location: LCCOMB_X28_Y21_N30
\Div12|auto_generated|divider|divider|StageOut[15]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|StageOut[15]~33_combout\ = (!\Div12|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & lapms1(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div12|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => lapms1(3),
	combout => \Div12|auto_generated|divider|divider|StageOut[15]~33_combout\);

-- Location: LCCOMB_X27_Y21_N10
\Div12|auto_generated|divider|divider|StageOut[23]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|StageOut[23]~34_combout\ = (!\Div12|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div12|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div12|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div12|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \Div12|auto_generated|divider|divider|StageOut[23]~34_combout\);

-- Location: LCCOMB_X27_Y21_N12
\Div12|auto_generated|divider|divider|StageOut[22]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|StageOut[22]~35_combout\ = (!\Div12|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div12|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div12|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div12|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \Div12|auto_generated|divider|divider|StageOut[22]~35_combout\);

-- Location: LCCOMB_X27_Y21_N6
\Div12|auto_generated|divider|divider|StageOut[21]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|StageOut[21]~36_combout\ = (\Div12|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & lapms1(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div12|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => lapms1(3),
	combout => \Div12|auto_generated|divider|divider|StageOut[21]~36_combout\);

-- Location: LCCOMB_X27_Y21_N30
\Div12|auto_generated|divider|divider|StageOut[20]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|StageOut[20]~38_combout\ = (lapms1(2) & \Div12|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => lapms1(2),
	datac => \Div12|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div12|auto_generated|divider|divider|StageOut[20]~38_combout\);

-- Location: LCCOMB_X27_Y21_N2
\Div12|auto_generated|divider|divider|StageOut[28]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|StageOut[28]~40_combout\ = (!\Div12|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Div12|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div12|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div12|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \Div12|auto_generated|divider|divider|StageOut[28]~40_combout\);

-- Location: LCCOMB_X26_Y21_N26
\Div12|auto_generated|divider|divider|StageOut[26]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|StageOut[26]~42_combout\ = (lapms1(2) & \Div12|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => lapms1(2),
	datad => \Div12|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div12|auto_generated|divider|divider|StageOut[26]~42_combout\);

-- Location: LCCOMB_X26_Y21_N6
\Div12|auto_generated|divider|divider|StageOut[25]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|StageOut[25]~44_combout\ = (lapms1(1) & \Div12|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => lapms1(1),
	datad => \Div12|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div12|auto_generated|divider|divider|StageOut[25]~44_combout\);

-- Location: LCCOMB_X9_Y20_N0
\Div10|auto_generated|divider|divider|StageOut[18]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|StageOut[18]~16_combout\ = (almin(5) & \Div10|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => almin(5),
	datad => \Div10|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div10|auto_generated|divider|divider|StageOut[18]~16_combout\);

-- Location: LCCOMB_X12_Y20_N28
\Div10|auto_generated|divider|divider|StageOut[18]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|StageOut[18]~17_combout\ = (\Div10|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\Div10|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div10|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \Div10|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div10|auto_generated|divider|divider|StageOut[18]~17_combout\);

-- Location: LCCOMB_X9_Y20_N2
\Div10|auto_generated|divider|divider|StageOut[17]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|StageOut[17]~18_combout\ = (almin(4) & \Div10|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => almin(4),
	datad => \Div10|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div10|auto_generated|divider|divider|StageOut[17]~18_combout\);

-- Location: LCCOMB_X12_Y20_N26
\Div10|auto_generated|divider|divider|StageOut[17]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|StageOut[17]~19_combout\ = (\Div10|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\Div10|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div10|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \Div10|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div10|auto_generated|divider|divider|StageOut[17]~19_combout\);

-- Location: LCCOMB_X9_Y20_N24
\Div10|auto_generated|divider|divider|StageOut[16]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|StageOut[16]~20_combout\ = (almin(3) & \Div10|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => almin(3),
	datad => \Div10|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div10|auto_generated|divider|divider|StageOut[16]~20_combout\);

-- Location: LCCOMB_X9_Y20_N6
\Div10|auto_generated|divider|divider|StageOut[16]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|StageOut[16]~21_combout\ = (\Div10|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\Div10|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div10|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \Div10|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div10|auto_generated|divider|divider|StageOut[16]~21_combout\);

-- Location: LCCOMB_X9_Y20_N20
\Div10|auto_generated|divider|divider|StageOut[15]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|StageOut[15]~22_combout\ = (almin(2) & \Div10|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => almin(2),
	datad => \Div10|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div10|auto_generated|divider|divider|StageOut[15]~22_combout\);

-- Location: LCCOMB_X9_Y20_N28
\Div10|auto_generated|divider|divider|StageOut[15]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|StageOut[15]~23_combout\ = (almin(2) & !\Div10|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => almin(2),
	datad => \Div10|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div10|auto_generated|divider|divider|StageOut[15]~23_combout\);

-- Location: LCCOMB_X9_Y20_N22
\Div10|auto_generated|divider|divider|StageOut[23]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|StageOut[23]~24_combout\ = (\Div10|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Div10|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div10|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Div10|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div10|auto_generated|divider|divider|StageOut[23]~24_combout\);

-- Location: LCCOMB_X9_Y20_N8
\Div10|auto_generated|divider|divider|StageOut[22]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|StageOut[22]~25_combout\ = (\Div10|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Div10|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div10|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Div10|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div10|auto_generated|divider|divider|StageOut[22]~25_combout\);

-- Location: LCCOMB_X10_Y20_N28
\Div10|auto_generated|divider|divider|StageOut[21]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|StageOut[21]~26_combout\ = (almin(2) & \Div10|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => almin(2),
	datad => \Div10|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div10|auto_generated|divider|divider|StageOut[21]~26_combout\);

-- Location: LCCOMB_X9_Y20_N26
\Div10|auto_generated|divider|divider|StageOut[21]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|StageOut[21]~27_combout\ = (\Div10|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\Div10|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div10|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Div10|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div10|auto_generated|divider|divider|StageOut[21]~27_combout\);

-- Location: LCCOMB_X10_Y20_N26
\Div10|auto_generated|divider|divider|StageOut[20]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|StageOut[20]~28_combout\ = (almin(1) & \Div10|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => almin(1),
	datad => \Div10|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div10|auto_generated|divider|divider|StageOut[20]~28_combout\);

-- Location: LCCOMB_X10_Y20_N24
\Div10|auto_generated|divider|divider|StageOut[20]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|StageOut[20]~29_combout\ = (almin(1) & !\Div10|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => almin(1),
	datad => \Div10|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div10|auto_generated|divider|divider|StageOut[20]~29_combout\);

-- Location: FF_X17_Y21_N15
\laphor1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mENTER~input_o\,
	asdata => sthor(0),
	sload => VCC,
	ena => \lapmin1[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => laphor1(0));

-- Location: LCCOMB_X20_Y9_N30
\Div8|auto_generated|divider|divider|StageOut[53]~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[53]~69_combout\ = (\Div8|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ & !\Div8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div8|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datad => \Div8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[53]~69_combout\);

-- Location: LCCOMB_X19_Y9_N16
\Div8|auto_generated|divider|divider|StageOut[49]~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[49]~73_combout\ = (\Div8|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\ & !\Div8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div8|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\,
	datad => \Div8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[49]~73_combout\);

-- Location: LCCOMB_X19_Y9_N22
\Div8|auto_generated|divider|divider|StageOut[62]~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[62]~74_combout\ = (!\Div8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \Div8|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Div8|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[62]~74_combout\);

-- Location: LCCOMB_X17_Y9_N22
\Div8|auto_generated|divider|divider|StageOut[60]~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[60]~76_combout\ = (\Div8|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ & !\Div8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div8|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datad => \Div8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[60]~76_combout\);

-- Location: LCCOMB_X17_Y9_N4
\Div8|auto_generated|divider|divider|StageOut[59]~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[59]~77_combout\ = (\Div8|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ & !\Div8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div8|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	datad => \Div8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[59]~77_combout\);

-- Location: LCCOMB_X17_Y9_N26
\Div8|auto_generated|divider|divider|StageOut[58]~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[58]~78_combout\ = (\Div8|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ & !\Div8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div8|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datad => \Div8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[58]~78_combout\);

-- Location: LCCOMB_X17_Y12_N6
\Div8|auto_generated|divider|divider|StageOut[57]~80\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[57]~80_combout\ = (!\Div8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \Div8|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Div8|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[57]~80_combout\);

-- Location: LCCOMB_X17_Y9_N2
\Div8|auto_generated|divider|divider|StageOut[70]~81\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[70]~81_combout\ = (!\Div8|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \Div8|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div8|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \Div8|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[70]~81_combout\);

-- Location: LCCOMB_X17_Y13_N0
\Div8|auto_generated|divider|divider|StageOut[69]~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[69]~82_combout\ = (\Div8|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ & !\Div8|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div8|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	datac => \Div8|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[69]~82_combout\);

-- Location: LCCOMB_X16_Y13_N16
\Div8|auto_generated|divider|divider|StageOut[66]~85\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[66]~85_combout\ = (\Div8|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ & !\Div8|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div8|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	datac => \Div8|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[66]~85_combout\);

-- Location: LCCOMB_X20_Y13_N24
\Div8|auto_generated|divider|divider|StageOut[56]~86\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[56]~86_combout\ = (!\Div8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \Div8|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Div8|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[56]~86_combout\);

-- Location: LCCOMB_X17_Y13_N30
\Div8|auto_generated|divider|divider|StageOut[65]~87\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[65]~87_combout\ = (!\Div8|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \Div8|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div8|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \Div8|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[65]~87_combout\);

-- Location: LCCOMB_X16_Y13_N18
\Div8|auto_generated|divider|divider|StageOut[78]~88\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[78]~88_combout\ = (!\Div8|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \Div8|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div8|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \Div8|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[78]~88_combout\);

-- Location: LCCOMB_X16_Y13_N20
\Div8|auto_generated|divider|divider|StageOut[77]~89\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[77]~89_combout\ = (\Div8|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ & !\Div8|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div8|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	datad => \Div8|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[77]~89_combout\);

-- Location: LCCOMB_X16_Y13_N26
\Div8|auto_generated|divider|divider|StageOut[76]~90\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[76]~90_combout\ = (\Div8|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ & !\Div8|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div8|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	datad => \Div8|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[76]~90_combout\);

-- Location: LCCOMB_X17_Y11_N10
\Div8|auto_generated|divider|divider|StageOut[75]~91\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[75]~91_combout\ = (!\Div8|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \Div8|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div8|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \Div8|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[75]~91_combout\);

-- Location: LCCOMB_X16_Y13_N24
\Div8|auto_generated|divider|divider|StageOut[74]~92\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[74]~92_combout\ = (\Div8|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ & !\Div8|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div8|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	datad => \Div8|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[74]~92_combout\);

-- Location: LCCOMB_X16_Y11_N16
\Div8|auto_generated|divider|divider|StageOut[64]~93\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[64]~93_combout\ = (!\Div8|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \Div8|auto_generated|divider|divider|add_sub_8_result_int[0]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div8|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \Div8|auto_generated|divider|divider|add_sub_8_result_int[0]~16_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[64]~93_combout\);

-- Location: LCCOMB_X16_Y11_N22
\Div8|auto_generated|divider|divider|StageOut[73]~94\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[73]~94_combout\ = (!\Div8|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \Div8|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div8|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \Div8|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[73]~94_combout\);

-- Location: LCCOMB_X16_Y14_N12
\Div8|auto_generated|divider|divider|StageOut[86]~95\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[86]~95_combout\ = (!\Div8|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & \Div8|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div8|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \Div8|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[86]~95_combout\);

-- Location: LCCOMB_X19_Y14_N4
\Div8|auto_generated|divider|divider|StageOut[85]~96\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[85]~96_combout\ = (\Div8|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ & !\Div8|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div8|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	datad => \Div8|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[85]~96_combout\);

-- Location: LCCOMB_X17_Y14_N28
\Div8|auto_generated|divider|divider|StageOut[84]~97\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[84]~97_combout\ = (!\Div8|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & \Div8|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div8|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \Div8|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[84]~97_combout\);

-- Location: LCCOMB_X19_Y14_N10
\Div8|auto_generated|divider|divider|StageOut[83]~98\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[83]~98_combout\ = (\Div8|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ & !\Div8|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div8|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	datad => \Div8|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[83]~98_combout\);

-- Location: LCCOMB_X19_Y14_N12
\Div8|auto_generated|divider|divider|StageOut[82]~99\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[82]~99_combout\ = (\Div8|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ & !\Div8|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	datad => \Div8|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[82]~99_combout\);

-- Location: LCCOMB_X17_Y10_N12
\Div8|auto_generated|divider|divider|StageOut[72]~100\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[72]~100_combout\ = (!\Div8|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \Div8|auto_generated|divider|divider|add_sub_9_result_int[0]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \Div8|auto_generated|divider|divider|add_sub_9_result_int[0]~16_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[72]~100_combout\);

-- Location: LCCOMB_X19_Y14_N30
\Div8|auto_generated|divider|divider|StageOut[81]~101\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[81]~101_combout\ = (\Div8|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\ & !\Div8|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div8|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\,
	datad => \Div8|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[81]~101_combout\);

-- Location: LCCOMB_X10_Y19_N28
\Mod3|auto_generated|divider|divider|StageOut[18]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[18]~17_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~2_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~2_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~4_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[18]~17_combout\);

-- Location: LCCOMB_X10_Y19_N12
\Mod3|auto_generated|divider|divider|StageOut[17]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[17]~19_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~0_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~0_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~4_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[17]~19_combout\);

-- Location: LCCOMB_X10_Y19_N10
\Mod3|auto_generated|divider|divider|StageOut[16]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[16]~21_combout\ = (!\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~4_combout\ & nhor(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~4_combout\,
	datad => nhor(2),
	combout => \Mod3|auto_generated|divider|divider|StageOut[16]~21_combout\);

-- Location: LCCOMB_X11_Y19_N6
\Mod3|auto_generated|divider|divider|StageOut[24]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[24]~24_combout\ = (!\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\ & \Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~4_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[24]~24_combout\);

-- Location: FF_X21_Y21_N1
\lapsec3[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mENTER~input_o\,
	d => \lapsec3[0]~feeder_combout\,
	ena => \lapmin3[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => lapsec3(0));

-- Location: LCCOMB_X9_Y22_N22
\Mod14|auto_generated|divider|divider|StageOut[15]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod14|auto_generated|divider|divider|StageOut[15]~1_combout\ = (alhor(1) & !\Mod14|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => alhor(1),
	datad => \Mod14|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod14|auto_generated|divider|divider|StageOut[15]~1_combout\);

-- Location: LCCOMB_X8_Y22_N26
\Mod14|auto_generated|divider|divider|StageOut[18]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod14|auto_generated|divider|divider|StageOut[18]~3_combout\ = (\Mod14|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\Mod14|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod14|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \Mod14|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod14|auto_generated|divider|divider|StageOut[18]~3_combout\);

-- Location: LCCOMB_X9_Y22_N26
\Mod14|auto_generated|divider|divider|StageOut[16]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod14|auto_generated|divider|divider|StageOut[16]~7_combout\ = (\Mod14|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\Mod14|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod14|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \Mod14|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod14|auto_generated|divider|divider|StageOut[16]~7_combout\);

-- Location: LCCOMB_X15_Y21_N30
\Mod26|auto_generated|divider|divider|StageOut[35]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod26|auto_generated|divider|divider|StageOut[35]~0_combout\ = (laphor2(1) & \Mod26|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => laphor2(1),
	datad => \Mod26|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod26|auto_generated|divider|divider|StageOut[35]~0_combout\);

-- Location: LCCOMB_X16_Y21_N4
\Mod26|auto_generated|divider|divider|StageOut[40]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod26|auto_generated|divider|divider|StageOut[40]~2_combout\ = (!\Mod26|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod26|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod26|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod26|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Mod26|auto_generated|divider|divider|StageOut[40]~2_combout\);

-- Location: LCCOMB_X16_Y21_N2
\Mod26|auto_generated|divider|divider|StageOut[38]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod26|auto_generated|divider|divider|StageOut[38]~4_combout\ = (\Mod26|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & laphor2(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod26|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => laphor2(4),
	combout => \Mod26|auto_generated|divider|divider|StageOut[38]~4_combout\);

-- Location: LCCOMB_X16_Y21_N24
\Mod26|auto_generated|divider|divider|StageOut[36]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod26|auto_generated|divider|divider|StageOut[36]~8_combout\ = (laphor2(2) & \Mod26|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => laphor2(2),
	datac => \Mod26|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod26|auto_generated|divider|divider|StageOut[36]~8_combout\);

-- Location: FF_X16_Y23_N29
\laphor3[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mENTER~input_o\,
	asdata => sthor(1),
	sload => VCC,
	ena => \lapmin3[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => laphor3(1));

-- Location: FF_X17_Y23_N17
\laphor3[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mENTER~input_o\,
	asdata => sthor(4),
	sload => VCC,
	ena => \lapmin3[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => laphor3(4));

-- Location: FF_X17_Y23_N21
\laphor3[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mENTER~input_o\,
	asdata => sthor(3),
	sload => VCC,
	ena => \lapmin3[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => laphor3(3));

-- Location: FF_X17_Y23_N19
\laphor3[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mENTER~input_o\,
	asdata => sthor(2),
	sload => VCC,
	ena => \lapmin3[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => laphor3(2));

-- Location: LCCOMB_X16_Y23_N2
\Mod28|auto_generated|divider|divider|StageOut[35]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod28|auto_generated|divider|divider|StageOut[35]~0_combout\ = (laphor3(1) & \Mod28|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => laphor3(1),
	datad => \Mod28|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod28|auto_generated|divider|divider|StageOut[35]~0_combout\);

-- Location: LCCOMB_X16_Y23_N28
\Mod28|auto_generated|divider|divider|StageOut[35]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod28|auto_generated|divider|divider|StageOut[35]~1_combout\ = (laphor3(1) & !\Mod28|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => laphor3(1),
	datad => \Mod28|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod28|auto_generated|divider|divider|StageOut[35]~1_combout\);

-- Location: LCCOMB_X17_Y23_N30
\Mod28|auto_generated|divider|divider|StageOut[40]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod28|auto_generated|divider|divider|StageOut[40]~2_combout\ = (\Mod28|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & !\Mod28|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod28|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Mod28|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod28|auto_generated|divider|divider|StageOut[40]~2_combout\);

-- Location: LCCOMB_X17_Y23_N12
\Mod28|auto_generated|divider|divider|StageOut[39]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod28|auto_generated|divider|divider|StageOut[39]~3_combout\ = (\Mod28|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & !\Mod28|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod28|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datad => \Mod28|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod28|auto_generated|divider|divider|StageOut[39]~3_combout\);

-- Location: LCCOMB_X16_Y23_N4
\Mod28|auto_generated|divider|divider|StageOut[38]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod28|auto_generated|divider|divider|StageOut[38]~4_combout\ = (laphor3(4) & \Mod28|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => laphor3(4),
	datad => \Mod28|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod28|auto_generated|divider|divider|StageOut[38]~4_combout\);

-- Location: LCCOMB_X17_Y23_N14
\Mod28|auto_generated|divider|divider|StageOut[38]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod28|auto_generated|divider|divider|StageOut[38]~5_combout\ = (\Mod28|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Mod28|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod28|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Mod28|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod28|auto_generated|divider|divider|StageOut[38]~5_combout\);

-- Location: LCCOMB_X16_Y23_N22
\Mod28|auto_generated|divider|divider|StageOut[37]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod28|auto_generated|divider|divider|StageOut[37]~6_combout\ = (laphor3(3) & \Mod28|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => laphor3(3),
	datad => \Mod28|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod28|auto_generated|divider|divider|StageOut[37]~6_combout\);

-- Location: LCCOMB_X17_Y23_N18
\Mod28|auto_generated|divider|divider|StageOut[37]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod28|auto_generated|divider|divider|StageOut[37]~7_combout\ = (\Mod28|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Mod28|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod28|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \Mod28|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod28|auto_generated|divider|divider|StageOut[37]~7_combout\);

-- Location: LCCOMB_X16_Y23_N26
\Mod28|auto_generated|divider|divider|StageOut[36]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod28|auto_generated|divider|divider|StageOut[36]~8_combout\ = (laphor3(2) & \Mod28|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => laphor3(2),
	datad => \Mod28|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod28|auto_generated|divider|divider|StageOut[36]~8_combout\);

-- Location: LCCOMB_X16_Y23_N24
\Mod28|auto_generated|divider|divider|StageOut[36]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod28|auto_generated|divider|divider|StageOut[36]~9_combout\ = (\Mod28|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\Mod28|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod28|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \Mod28|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod28|auto_generated|divider|divider|StageOut[36]~9_combout\);

-- Location: LCCOMB_X16_Y23_N30
\Mod28|auto_generated|divider|divider|StageOut[43]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod28|auto_generated|divider|divider|StageOut[43]~10_combout\ = (\Mod28|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((laphor3(1)))) # (!\Mod28|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- (\Mod28|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod28|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datab => \Mod28|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => laphor3(1),
	combout => \Mod28|auto_generated|divider|divider|StageOut[43]~10_combout\);

-- Location: LCCOMB_X17_Y24_N14
\Mod30|auto_generated|divider|divider|StageOut[15]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod30|auto_generated|divider|divider|StageOut[15]~0_combout\ = (sthor(1) & \Mod30|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => sthor(1),
	datad => \Mod30|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod30|auto_generated|divider|divider|StageOut[15]~0_combout\);

-- Location: LCCOMB_X17_Y23_N20
\Mod30|auto_generated|divider|divider|StageOut[18]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod30|auto_generated|divider|divider|StageOut[18]~3_combout\ = (\Mod30|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\Mod30|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod30|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \Mod30|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod30|auto_generated|divider|divider|StageOut[18]~3_combout\);

-- Location: LCCOMB_X17_Y24_N10
\Mod30|auto_generated|divider|divider|StageOut[17]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod30|auto_generated|divider|divider|StageOut[17]~5_combout\ = (\Mod30|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\Mod30|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod30|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \Mod30|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod30|auto_generated|divider|divider|StageOut[17]~5_combout\);

-- Location: LCCOMB_X17_Y24_N28
\Mod30|auto_generated|divider|divider|StageOut[16]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod30|auto_generated|divider|divider|StageOut[16]~6_combout\ = (sthor(2) & \Mod30|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => sthor(2),
	datad => \Mod30|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod30|auto_generated|divider|divider|StageOut[16]~6_combout\);

-- Location: LCCOMB_X24_Y23_N20
\Mod24|auto_generated|divider|divider|StageOut[35]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod24|auto_generated|divider|divider|StageOut[35]~1_combout\ = (laphor1(1) & !\Mod24|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => laphor1(1),
	datad => \Mod24|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod24|auto_generated|divider|divider|StageOut[35]~1_combout\);

-- Location: LCCOMB_X22_Y23_N16
\Mod24|auto_generated|divider|divider|StageOut[40]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod24|auto_generated|divider|divider|StageOut[40]~2_combout\ = (!\Mod24|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod24|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod24|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod24|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Mod24|auto_generated|divider|divider|StageOut[40]~2_combout\);

-- Location: LCCOMB_X22_Y23_N0
\Mod24|auto_generated|divider|divider|StageOut[39]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod24|auto_generated|divider|divider|StageOut[39]~3_combout\ = (\Mod24|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & !\Mod24|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod24|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datad => \Mod24|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod24|auto_generated|divider|divider|StageOut[39]~3_combout\);

-- Location: LCCOMB_X22_Y23_N14
\Mod24|auto_generated|divider|divider|StageOut[38]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod24|auto_generated|divider|divider|StageOut[38]~5_combout\ = (\Mod24|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Mod24|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod24|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Mod24|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod24|auto_generated|divider|divider|StageOut[38]~5_combout\);

-- Location: LCCOMB_X23_Y23_N20
\Mod24|auto_generated|divider|divider|StageOut[36]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod24|auto_generated|divider|divider|StageOut[36]~8_combout\ = (laphor1(2) & \Mod24|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => laphor1(2),
	datad => \Mod24|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod24|auto_generated|divider|divider|StageOut[36]~8_combout\);

-- Location: LCCOMB_X23_Y23_N0
\Mod24|auto_generated|divider|divider|StageOut[43]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod24|auto_generated|divider|divider|StageOut[43]~10_combout\ = (\Mod24|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (laphor1(1))) # (!\Mod24|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((\Mod24|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => laphor1(1),
	datac => \Mod24|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod24|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \Mod24|auto_generated|divider|divider|StageOut[43]~10_combout\);

-- Location: LCCOMB_X12_Y18_N0
\Mod5|auto_generated|divider|divider|StageOut[15]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[15]~1_combout\ = (!\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & nhor(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => nhor(1),
	combout => \Mod5|auto_generated|divider|divider|StageOut[15]~1_combout\);

-- Location: LCCOMB_X12_Y18_N2
\Mod5|auto_generated|divider|divider|StageOut[18]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[18]~3_combout\ = (!\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[18]~3_combout\);

-- Location: LCCOMB_X7_Y14_N8
\Mod9|auto_generated|divider|divider|StageOut[13]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod9|auto_generated|divider|divider|StageOut[13]~0_combout\ = (\Mod9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (nmon(1))) # (!\Mod9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((\Mod9|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nmon(1),
	datac => \Mod9|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \Mod9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod9|auto_generated|divider|divider|StageOut[13]~0_combout\);

-- Location: LCCOMB_X4_Y24_N26
\Mod7|auto_generated|divider|divider|StageOut[21]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|StageOut[21]~24_combout\ = (nsec(5) & \Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => nsec(5),
	datac => \Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod7|auto_generated|divider|divider|StageOut[21]~24_combout\);

-- Location: LCCOMB_X4_Y23_N14
\Mod7|auto_generated|divider|divider|StageOut[20]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|StageOut[20]~27_combout\ = (!\Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Mod7|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod7|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \Mod7|auto_generated|divider|divider|StageOut[20]~27_combout\);

-- Location: LCCOMB_X4_Y24_N10
\Mod7|auto_generated|divider|divider|StageOut[19]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|StageOut[19]~28_combout\ = (\Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & nsec(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => nsec(3),
	combout => \Mod7|auto_generated|divider|divider|StageOut[19]~28_combout\);

-- Location: LCCOMB_X4_Y24_N22
\Mod7|auto_generated|divider|divider|StageOut[18]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|StageOut[18]~31_combout\ = (!\Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & nsec(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => nsec(2),
	combout => \Mod7|auto_generated|divider|divider|StageOut[18]~31_combout\);

-- Location: LCCOMB_X4_Y23_N26
\Mod7|auto_generated|divider|divider|StageOut[24]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|StageOut[24]~32_combout\ = (nsec(1) & \Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nsec(1),
	datad => \Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod7|auto_generated|divider|divider|StageOut[24]~32_combout\);

-- Location: LCCOMB_X4_Y24_N28
\Mod7|auto_generated|divider|divider|StageOut[28]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|StageOut[28]~34_combout\ = (!\Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod7|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod7|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	combout => \Mod7|auto_generated|divider|divider|StageOut[28]~34_combout\);

-- Location: LCCOMB_X4_Y24_N30
\Mod7|auto_generated|divider|divider|StageOut[27]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|StageOut[27]~35_combout\ = (\Mod7|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod7|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datac => \Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod7|auto_generated|divider|divider|StageOut[27]~35_combout\);

-- Location: LCCOMB_X3_Y24_N20
\Mod7|auto_generated|divider|divider|StageOut[26]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|StageOut[26]~36_combout\ = (!\Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod7|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod7|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \Mod7|auto_generated|divider|divider|StageOut[26]~36_combout\);

-- Location: LCCOMB_X4_Y23_N28
\Mod7|auto_generated|divider|divider|StageOut[31]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|StageOut[31]~39_combout\ = (\Mod7|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (nsec(1))) # (!\Mod7|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- ((\Mod7|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nsec(1),
	datab => \Mod7|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \Mod7|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod7|auto_generated|divider|divider|StageOut[31]~39_combout\);

-- Location: FF_X21_Y19_N13
\lapsec3[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mENTER~input_o\,
	asdata => stsec(4),
	sload => VCC,
	ena => \lapmin3[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => lapsec3(4));

-- Location: LCCOMB_X21_Y19_N14
\Mod20|auto_generated|divider|divider|StageOut[31]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod20|auto_generated|divider|divider|StageOut[31]~28_combout\ = (\Mod20|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Mod20|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod20|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Mod20|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod20|auto_generated|divider|divider|StageOut[31]~28_combout\);

-- Location: LCCOMB_X20_Y19_N12
\Mod20|auto_generated|divider|divider|StageOut[30]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod20|auto_generated|divider|divider|StageOut[30]~29_combout\ = (lapsec3(4) & \Mod20|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => lapsec3(4),
	datad => \Mod20|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod20|auto_generated|divider|divider|StageOut[30]~29_combout\);

-- Location: LCCOMB_X21_Y19_N20
\Mod20|auto_generated|divider|divider|StageOut[29]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod20|auto_generated|divider|divider|StageOut[29]~32_combout\ = (\Mod20|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\Mod20|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod20|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Mod20|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod20|auto_generated|divider|divider|StageOut[29]~32_combout\);

-- Location: LCCOMB_X20_Y19_N26
\Mod20|auto_generated|divider|divider|StageOut[28]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod20|auto_generated|divider|divider|StageOut[28]~34_combout\ = (lapsec3(2) & !\Mod20|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => lapsec3(2),
	datad => \Mod20|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod20|auto_generated|divider|divider|StageOut[28]~34_combout\);

-- Location: LCCOMB_X20_Y19_N30
\Mod20|auto_generated|divider|divider|StageOut[35]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod20|auto_generated|divider|divider|StageOut[35]~36_combout\ = (lapsec3(1) & !\Mod20|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => lapsec3(1),
	datad => \Mod20|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod20|auto_generated|divider|divider|StageOut[35]~36_combout\);

-- Location: LCCOMB_X20_Y19_N20
\Mod20|auto_generated|divider|divider|StageOut[40]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod20|auto_generated|divider|divider|StageOut[40]~37_combout\ = (\Mod20|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & !\Mod20|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod20|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Mod20|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod20|auto_generated|divider|divider|StageOut[40]~37_combout\);

-- Location: LCCOMB_X19_Y19_N12
\Mod20|auto_generated|divider|divider|StageOut[36]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod20|auto_generated|divider|divider|StageOut[36]~41_combout\ = (lapsec3(2) & \Mod20|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => lapsec3(2),
	datac => \Mod20|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod20|auto_generated|divider|divider|StageOut[36]~41_combout\);

-- Location: LCCOMB_X19_Y19_N2
\Mod20|auto_generated|divider|divider|StageOut[43]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod20|auto_generated|divider|divider|StageOut[43]~43_combout\ = (\Mod20|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((lapsec3(1)))) # (!\Mod20|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- (\Mod20|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod20|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datac => lapsec3(1),
	datad => \Mod20|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod20|auto_generated|divider|divider|StageOut[43]~43_combout\);

-- Location: LCCOMB_X21_Y23_N2
\Mod18|auto_generated|divider|divider|StageOut[31]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod18|auto_generated|divider|divider|StageOut[31]~28_combout\ = (\Mod18|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Mod18|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod18|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Mod18|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod18|auto_generated|divider|divider|StageOut[31]~28_combout\);

-- Location: LCCOMB_X21_Y23_N6
\Mod18|auto_generated|divider|divider|StageOut[30]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod18|auto_generated|divider|divider|StageOut[30]~30_combout\ = (\Mod18|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Mod18|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod18|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Mod18|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod18|auto_generated|divider|divider|StageOut[30]~30_combout\);

-- Location: LCCOMB_X21_Y23_N8
\Mod18|auto_generated|divider|divider|StageOut[29]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod18|auto_generated|divider|divider|StageOut[29]~32_combout\ = (\Mod18|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\Mod18|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod18|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Mod18|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod18|auto_generated|divider|divider|StageOut[29]~32_combout\);

-- Location: FF_X21_Y23_N11
\lapsec2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mENTER~input_o\,
	asdata => stsec(2),
	sload => VCC,
	ena => \lapmin2[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => lapsec2(2));

-- Location: LCCOMB_X21_Y23_N30
\Mod18|auto_generated|divider|divider|StageOut[28]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod18|auto_generated|divider|divider|StageOut[28]~34_combout\ = (lapsec2(2) & !\Mod18|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapsec2(2),
	datad => \Mod18|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod18|auto_generated|divider|divider|StageOut[28]~34_combout\);

-- Location: LCCOMB_X19_Y23_N30
\Mod18|auto_generated|divider|divider|StageOut[35]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod18|auto_generated|divider|divider|StageOut[35]~36_combout\ = (!\Mod18|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & lapsec2(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod18|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => lapsec2(1),
	combout => \Mod18|auto_generated|divider|divider|StageOut[35]~36_combout\);

-- Location: LCCOMB_X20_Y23_N6
\Mod18|auto_generated|divider|divider|StageOut[40]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod18|auto_generated|divider|divider|StageOut[40]~37_combout\ = (!\Mod18|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod18|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod18|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod18|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Mod18|auto_generated|divider|divider|StageOut[40]~37_combout\);

-- Location: LCCOMB_X20_Y23_N2
\Mod18|auto_generated|divider|divider|StageOut[38]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod18|auto_generated|divider|divider|StageOut[38]~39_combout\ = (\Mod18|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Mod18|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod18|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Mod18|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod18|auto_generated|divider|divider|StageOut[38]~39_combout\);

-- Location: LCCOMB_X20_Y23_N4
\Mod18|auto_generated|divider|divider|StageOut[36]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod18|auto_generated|divider|divider|StageOut[36]~42_combout\ = (\Mod18|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\Mod18|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod18|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \Mod18|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod18|auto_generated|divider|divider|StageOut[36]~42_combout\);

-- Location: LCCOMB_X19_Y23_N24
\Mod18|auto_generated|divider|divider|StageOut[43]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod18|auto_generated|divider|divider|StageOut[43]~43_combout\ = (\Mod18|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (lapsec2(1))) # (!\Mod18|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((\Mod18|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapsec2(1),
	datac => \Mod18|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod18|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \Mod18|auto_generated|divider|divider|StageOut[43]~43_combout\);

-- Location: LCCOMB_X22_Y15_N4
\Mod22|auto_generated|divider|divider|StageOut[21]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod22|auto_generated|divider|divider|StageOut[21]~24_combout\ = (stsec(5) & \Mod22|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stsec(5),
	datad => \Mod22|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod22|auto_generated|divider|divider|StageOut[21]~24_combout\);

-- Location: LCCOMB_X21_Y19_N16
\Mod22|auto_generated|divider|divider|StageOut[21]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod22|auto_generated|divider|divider|StageOut[21]~25_combout\ = (!\Mod22|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Mod22|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod22|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod22|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \Mod22|auto_generated|divider|divider|StageOut[21]~25_combout\);

-- Location: LCCOMB_X22_Y15_N30
\Mod22|auto_generated|divider|divider|StageOut[20]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod22|auto_generated|divider|divider|StageOut[20]~26_combout\ = (stsec(4) & \Mod22|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => stsec(4),
	datad => \Mod22|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod22|auto_generated|divider|divider|StageOut[20]~26_combout\);

-- Location: LCCOMB_X22_Y15_N0
\Mod22|auto_generated|divider|divider|StageOut[20]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod22|auto_generated|divider|divider|StageOut[20]~27_combout\ = (\Mod22|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\Mod22|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod22|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \Mod22|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod22|auto_generated|divider|divider|StageOut[20]~27_combout\);

-- Location: LCCOMB_X22_Y15_N2
\Mod22|auto_generated|divider|divider|StageOut[19]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod22|auto_generated|divider|divider|StageOut[19]~28_combout\ = (stsec(3) & \Mod22|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => stsec(3),
	datad => \Mod22|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod22|auto_generated|divider|divider|StageOut[19]~28_combout\);

-- Location: LCCOMB_X22_Y15_N12
\Mod22|auto_generated|divider|divider|StageOut[19]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod22|auto_generated|divider|divider|StageOut[19]~29_combout\ = (\Mod22|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\Mod22|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod22|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \Mod22|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod22|auto_generated|divider|divider|StageOut[19]~29_combout\);

-- Location: LCCOMB_X22_Y15_N6
\Mod22|auto_generated|divider|divider|StageOut[18]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod22|auto_generated|divider|divider|StageOut[18]~30_combout\ = (stsec(2) & \Mod22|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => stsec(2),
	datad => \Mod22|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod22|auto_generated|divider|divider|StageOut[18]~30_combout\);

-- Location: LCCOMB_X22_Y15_N8
\Mod22|auto_generated|divider|divider|StageOut[18]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod22|auto_generated|divider|divider|StageOut[18]~31_combout\ = (stsec(2) & !\Mod22|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => stsec(2),
	datad => \Mod22|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod22|auto_generated|divider|divider|StageOut[18]~31_combout\);

-- Location: LCCOMB_X23_Y15_N16
\Mod22|auto_generated|divider|divider|StageOut[24]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod22|auto_generated|divider|divider|StageOut[24]~32_combout\ = (stsec(1) & \Mod22|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stsec(1),
	datad => \Mod22|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod22|auto_generated|divider|divider|StageOut[24]~32_combout\);

-- Location: LCCOMB_X23_Y15_N26
\Mod22|auto_generated|divider|divider|StageOut[24]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod22|auto_generated|divider|divider|StageOut[24]~33_combout\ = (stsec(1) & !\Mod22|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stsec(1),
	datad => \Mod22|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod22|auto_generated|divider|divider|StageOut[24]~33_combout\);

-- Location: LCCOMB_X22_Y15_N10
\Mod22|auto_generated|divider|divider|StageOut[28]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod22|auto_generated|divider|divider|StageOut[28]~34_combout\ = (\Mod22|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & !\Mod22|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod22|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datad => \Mod22|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod22|auto_generated|divider|divider|StageOut[28]~34_combout\);

-- Location: LCCOMB_X22_Y15_N16
\Mod22|auto_generated|divider|divider|StageOut[27]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod22|auto_generated|divider|divider|StageOut[27]~35_combout\ = (\Mod22|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Mod22|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod22|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Mod22|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod22|auto_generated|divider|divider|StageOut[27]~35_combout\);

-- Location: LCCOMB_X21_Y15_N26
\Mod22|auto_generated|divider|divider|StageOut[26]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod22|auto_generated|divider|divider|StageOut[26]~36_combout\ = (\Mod22|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Mod22|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod22|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Mod22|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod22|auto_generated|divider|divider|StageOut[26]~36_combout\);

-- Location: LCCOMB_X23_Y15_N28
\Mod22|auto_generated|divider|divider|StageOut[25]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod22|auto_generated|divider|divider|StageOut[25]~37_combout\ = (stsec(2) & \Mod22|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => stsec(2),
	datad => \Mod22|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod22|auto_generated|divider|divider|StageOut[25]~37_combout\);

-- Location: LCCOMB_X22_Y15_N14
\Mod22|auto_generated|divider|divider|StageOut[25]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod22|auto_generated|divider|divider|StageOut[25]~38_combout\ = (\Mod22|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\Mod22|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod22|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Mod22|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod22|auto_generated|divider|divider|StageOut[25]~38_combout\);

-- Location: LCCOMB_X23_Y15_N18
\Mod22|auto_generated|divider|divider|StageOut[31]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod22|auto_generated|divider|divider|StageOut[31]~39_combout\ = (\Mod22|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (stsec(1))) # (!\Mod22|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- ((\Mod22|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stsec(1),
	datab => \Mod22|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \Mod22|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod22|auto_generated|divider|divider|StageOut[31]~39_combout\);

-- Location: FF_X22_Y21_N23
\lapsec1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mENTER~input_o\,
	asdata => stsec(4),
	sload => VCC,
	ena => \lapmin1[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => lapsec1(4));

-- Location: LCCOMB_X22_Y21_N22
\Mod16|auto_generated|divider|divider|StageOut[31]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod16|auto_generated|divider|divider|StageOut[31]~28_combout\ = (\Mod16|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Mod16|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod16|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Mod16|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod16|auto_generated|divider|divider|StageOut[31]~28_combout\);

-- Location: LCCOMB_X22_Y21_N0
\Mod16|auto_generated|divider|divider|StageOut[30]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod16|auto_generated|divider|divider|StageOut[30]~29_combout\ = (lapsec1(4) & \Mod16|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapsec1(4),
	datad => \Mod16|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod16|auto_generated|divider|divider|StageOut[30]~29_combout\);

-- Location: LCCOMB_X19_Y21_N30
\Mod16|auto_generated|divider|divider|StageOut[29]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod16|auto_generated|divider|divider|StageOut[29]~31_combout\ = (lapsec1(3) & \Mod16|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapsec1(3),
	datad => \Mod16|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod16|auto_generated|divider|divider|StageOut[29]~31_combout\);

-- Location: LCCOMB_X19_Y21_N22
\Mod16|auto_generated|divider|divider|StageOut[28]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod16|auto_generated|divider|divider|StageOut[28]~33_combout\ = (lapsec1(2) & \Mod16|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapsec1(2),
	datad => \Mod16|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod16|auto_generated|divider|divider|StageOut[28]~33_combout\);

-- Location: LCCOMB_X20_Y21_N28
\Mod16|auto_generated|divider|divider|StageOut[35]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod16|auto_generated|divider|divider|StageOut[35]~35_combout\ = (lapsec1(1) & \Mod16|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => lapsec1(1),
	datac => \Mod16|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod16|auto_generated|divider|divider|StageOut[35]~35_combout\);

-- Location: LCCOMB_X19_Y21_N0
\Mod16|auto_generated|divider|divider|StageOut[39]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod16|auto_generated|divider|divider|StageOut[39]~38_combout\ = (\Mod16|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & !\Mod16|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod16|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datad => \Mod16|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod16|auto_generated|divider|divider|StageOut[39]~38_combout\);

-- Location: LCCOMB_X19_Y21_N26
\Mod16|auto_generated|divider|divider|StageOut[38]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod16|auto_generated|divider|divider|StageOut[38]~39_combout\ = (\Mod16|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Mod16|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod16|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Mod16|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod16|auto_generated|divider|divider|StageOut[38]~39_combout\);

-- Location: LCCOMB_X20_Y21_N26
\Mod16|auto_generated|divider|divider|StageOut[36]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod16|auto_generated|divider|divider|StageOut[36]~42_combout\ = (!\Mod16|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod16|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod16|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod16|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \Mod16|auto_generated|divider|divider|StageOut[36]~42_combout\);

-- Location: LCCOMB_X21_Y21_N30
\Mod16|auto_generated|divider|divider|StageOut[43]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod16|auto_generated|divider|divider|StageOut[43]~43_combout\ = (\Mod16|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((lapsec1(1)))) # (!\Mod16|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- (\Mod16|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod16|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datac => lapsec1(1),
	datad => \Mod16|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod16|auto_generated|divider|divider|StageOut[43]~43_combout\);

-- Location: LCCOMB_X15_Y21_N22
\Mod26|auto_generated|divider|divider|StageOut[44]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod26|auto_generated|divider|divider|StageOut[44]~11_combout\ = (\Mod26|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod26|auto_generated|divider|divider|StageOut[36]~8_combout\) # 
-- ((\Mod26|auto_generated|divider|divider|StageOut[36]~9_combout\)))) # (!\Mod26|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (((\Mod26|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod26|auto_generated|divider|divider|StageOut[36]~8_combout\,
	datab => \Mod26|auto_generated|divider|divider|StageOut[36]~9_combout\,
	datac => \Mod26|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \Mod26|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod26|auto_generated|divider|divider|StageOut[44]~11_combout\);

-- Location: LCCOMB_X15_Y23_N30
\Mod28|auto_generated|divider|divider|StageOut[44]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod28|auto_generated|divider|divider|StageOut[44]~11_combout\ = (\Mod28|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod28|auto_generated|divider|divider|StageOut[36]~9_combout\) # 
-- ((\Mod28|auto_generated|divider|divider|StageOut[36]~8_combout\)))) # (!\Mod28|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (((\Mod28|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod28|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \Mod28|auto_generated|divider|divider|StageOut[36]~9_combout\,
	datac => \Mod28|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \Mod28|auto_generated|divider|divider|StageOut[36]~8_combout\,
	combout => \Mod28|auto_generated|divider|divider|StageOut[44]~11_combout\);

-- Location: LCCOMB_X17_Y24_N12
\Mod30|auto_generated|divider|divider|StageOut[22]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod30|auto_generated|divider|divider|StageOut[22]~9_combout\ = (\Mod30|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (((\Mod30|auto_generated|divider|divider|StageOut[16]~7_combout\) # 
-- (\Mod30|auto_generated|divider|divider|StageOut[16]~6_combout\)))) # (!\Mod30|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Mod30|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod30|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datab => \Mod30|auto_generated|divider|divider|StageOut[16]~7_combout\,
	datac => \Mod30|auto_generated|divider|divider|StageOut[16]~6_combout\,
	datad => \Mod30|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod30|auto_generated|divider|divider|StageOut[22]~9_combout\);

-- Location: LCCOMB_X23_Y23_N16
\Mod24|auto_generated|divider|divider|StageOut[44]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod24|auto_generated|divider|divider|StageOut[44]~11_combout\ = (\Mod24|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod24|auto_generated|divider|divider|StageOut[36]~8_combout\) # 
-- ((\Mod24|auto_generated|divider|divider|StageOut[36]~9_combout\)))) # (!\Mod24|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (((\Mod24|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod24|auto_generated|divider|divider|StageOut[36]~8_combout\,
	datab => \Mod24|auto_generated|divider|divider|StageOut[36]~9_combout\,
	datac => \Mod24|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod24|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \Mod24|auto_generated|divider|divider|StageOut[44]~11_combout\);

-- Location: LCCOMB_X10_Y22_N0
\Mod14|auto_generated|divider|divider|StageOut[22]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod14|auto_generated|divider|divider|StageOut[22]~9_combout\ = (\Mod14|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod14|auto_generated|divider|divider|StageOut[16]~7_combout\) # 
-- ((\Mod14|auto_generated|divider|divider|StageOut[16]~6_combout\)))) # (!\Mod14|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (((\Mod14|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod14|auto_generated|divider|divider|StageOut[16]~7_combout\,
	datab => \Mod14|auto_generated|divider|divider|StageOut[16]~6_combout\,
	datac => \Mod14|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Mod14|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod14|auto_generated|divider|divider|StageOut[22]~9_combout\);

-- Location: LCCOMB_X7_Y14_N2
\Mod9|auto_generated|divider|divider|StageOut[14]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod9|auto_generated|divider|divider|StageOut[14]~1_combout\ = (\Mod9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((nmon(2)))) # (!\Mod9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- (\Mod9|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod9|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datac => nmon(2),
	datad => \Mod9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod9|auto_generated|divider|divider|StageOut[14]~1_combout\);

-- Location: LCCOMB_X19_Y19_N4
\Mod20|auto_generated|divider|divider|StageOut[44]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod20|auto_generated|divider|divider|StageOut[44]~44_combout\ = (\Mod20|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod20|auto_generated|divider|divider|StageOut[36]~41_combout\) # 
-- ((\Mod20|auto_generated|divider|divider|StageOut[36]~42_combout\)))) # (!\Mod20|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (((\Mod20|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod20|auto_generated|divider|divider|StageOut[36]~41_combout\,
	datab => \Mod20|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datac => \Mod20|auto_generated|divider|divider|StageOut[36]~42_combout\,
	datad => \Mod20|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod20|auto_generated|divider|divider|StageOut[44]~44_combout\);

-- Location: LCCOMB_X23_Y15_N24
\Mod22|auto_generated|divider|divider|StageOut[32]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod22|auto_generated|divider|divider|StageOut[32]~40_combout\ = (\Mod22|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod22|auto_generated|divider|divider|StageOut[25]~38_combout\) # 
-- ((\Mod22|auto_generated|divider|divider|StageOut[25]~37_combout\)))) # (!\Mod22|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (((\Mod22|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod22|auto_generated|divider|divider|StageOut[25]~38_combout\,
	datab => \Mod22|auto_generated|divider|divider|StageOut[25]~37_combout\,
	datac => \Mod22|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \Mod22|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod22|auto_generated|divider|divider|StageOut[32]~40_combout\);

-- Location: LCCOMB_X16_Y23_N0
\Mod28|auto_generated|divider|divider|StageOut[45]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod28|auto_generated|divider|divider|StageOut[45]~12_combout\ = (\Mod28|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod28|auto_generated|divider|divider|StageOut[37]~7_combout\) # 
-- ((\Mod28|auto_generated|divider|divider|StageOut[37]~6_combout\)))) # (!\Mod28|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (((\Mod28|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod28|auto_generated|divider|divider|StageOut[37]~7_combout\,
	datab => \Mod28|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \Mod28|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \Mod28|auto_generated|divider|divider|StageOut[37]~6_combout\,
	combout => \Mod28|auto_generated|divider|divider|StageOut[45]~12_combout\);

-- Location: LCCOMB_X17_Y24_N30
\Mod30|auto_generated|divider|divider|StageOut[23]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod30|auto_generated|divider|divider|StageOut[23]~10_combout\ = (\Mod30|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (((\Mod30|auto_generated|divider|divider|StageOut[17]~4_combout\) # 
-- (\Mod30|auto_generated|divider|divider|StageOut[17]~5_combout\)))) # (!\Mod30|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Mod30|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod30|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Mod30|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datac => \Mod30|auto_generated|divider|divider|StageOut[17]~4_combout\,
	datad => \Mod30|auto_generated|divider|divider|StageOut[17]~5_combout\,
	combout => \Mod30|auto_generated|divider|divider|StageOut[23]~10_combout\);

-- Location: LCCOMB_X4_Y23_N24
\Mod7|auto_generated|divider|divider|StageOut[33]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|StageOut[33]~41_combout\ = (\Mod7|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod7|auto_generated|divider|divider|StageOut[26]~44_combout\) # 
-- ((\Mod7|auto_generated|divider|divider|StageOut[26]~36_combout\)))) # (!\Mod7|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (((\Mod7|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod7|auto_generated|divider|divider|StageOut[26]~44_combout\,
	datab => \Mod7|auto_generated|divider|divider|StageOut[26]~36_combout\,
	datac => \Mod7|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Mod7|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod7|auto_generated|divider|divider|StageOut[33]~41_combout\);

-- Location: LCCOMB_X23_Y15_N30
\Mod22|auto_generated|divider|divider|StageOut[33]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod22|auto_generated|divider|divider|StageOut[33]~41_combout\ = (\Mod22|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (((\Mod22|auto_generated|divider|divider|StageOut[26]~44_combout\) # 
-- (\Mod22|auto_generated|divider|divider|StageOut[26]~36_combout\)))) # (!\Mod22|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\Mod22|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod22|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datab => \Mod22|auto_generated|divider|divider|StageOut[26]~44_combout\,
	datac => \Mod22|auto_generated|divider|divider|StageOut[26]~36_combout\,
	datad => \Mod22|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod22|auto_generated|divider|divider|StageOut[33]~41_combout\);

-- Location: LCCOMB_X21_Y21_N12
\Mod16|auto_generated|divider|divider|StageOut[45]~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod16|auto_generated|divider|divider|StageOut[45]~45_combout\ = (\Mod16|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod16|auto_generated|divider|divider|StageOut[37]~49_combout\) # 
-- ((\Mod16|auto_generated|divider|divider|StageOut[37]~40_combout\)))) # (!\Mod16|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (((\Mod16|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod16|auto_generated|divider|divider|StageOut[37]~49_combout\,
	datab => \Mod16|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \Mod16|auto_generated|divider|divider|StageOut[37]~40_combout\,
	datad => \Mod16|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \Mod16|auto_generated|divider|divider|StageOut[45]~45_combout\);

-- Location: LCCOMB_X17_Y21_N12
\Div23|auto_generated|divider|divider|StageOut[28]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div23|auto_generated|divider|divider|StageOut[28]~1_combout\ = (\Div23|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Div23|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div23|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Div23|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div23|auto_generated|divider|divider|StageOut[28]~1_combout\);

-- Location: LCCOMB_X17_Y21_N30
\Div23|auto_generated|divider|divider|StageOut[27]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div23|auto_generated|divider|divider|StageOut[27]~3_combout\ = (!\Div23|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Div23|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div23|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div23|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \Div23|auto_generated|divider|divider|StageOut[27]~3_combout\);

-- Location: LCCOMB_X16_Y21_N8
\Div23|auto_generated|divider|divider|StageOut[26]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div23|auto_generated|divider|divider|StageOut[26]~4_combout\ = (laphor2(2) & \Div23|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => laphor2(2),
	datac => \Div23|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div23|auto_generated|divider|divider|StageOut[26]~4_combout\);

-- Location: LCCOMB_X17_Y21_N10
\Div23|auto_generated|divider|divider|StageOut[25]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div23|auto_generated|divider|divider|StageOut[25]~7_combout\ = (laphor2(1) & !\Div23|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => laphor2(1),
	datac => \Div23|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div23|auto_generated|divider|divider|StageOut[25]~7_combout\);

-- Location: LCCOMB_X14_Y23_N2
\Div25|auto_generated|divider|divider|StageOut[28]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div25|auto_generated|divider|divider|StageOut[28]~0_combout\ = (laphor3(4) & \Div25|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => laphor3(4),
	datad => \Div25|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div25|auto_generated|divider|divider|StageOut[28]~0_combout\);

-- Location: LCCOMB_X15_Y23_N8
\Div25|auto_generated|divider|divider|StageOut[28]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div25|auto_generated|divider|divider|StageOut[28]~1_combout\ = (\Div25|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Div25|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div25|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datac => \Div25|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div25|auto_generated|divider|divider|StageOut[28]~1_combout\);

-- Location: LCCOMB_X14_Y23_N28
\Div25|auto_generated|divider|divider|StageOut[27]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div25|auto_generated|divider|divider|StageOut[27]~2_combout\ = (laphor3(3) & \Div25|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => laphor3(3),
	datad => \Div25|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div25|auto_generated|divider|divider|StageOut[27]~2_combout\);

-- Location: LCCOMB_X15_Y23_N6
\Div25|auto_generated|divider|divider|StageOut[27]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div25|auto_generated|divider|divider|StageOut[27]~3_combout\ = (!\Div25|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Div25|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div25|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div25|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \Div25|auto_generated|divider|divider|StageOut[27]~3_combout\);

-- Location: LCCOMB_X14_Y23_N10
\Div25|auto_generated|divider|divider|StageOut[26]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div25|auto_generated|divider|divider|StageOut[26]~4_combout\ = (laphor3(2) & \Div25|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => laphor3(2),
	datad => \Div25|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div25|auto_generated|divider|divider|StageOut[26]~4_combout\);

-- Location: LCCOMB_X15_Y23_N28
\Div25|auto_generated|divider|divider|StageOut[26]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div25|auto_generated|divider|divider|StageOut[26]~5_combout\ = (!\Div25|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Div25|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div25|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div25|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \Div25|auto_generated|divider|divider|StageOut[26]~5_combout\);

-- Location: LCCOMB_X14_Y23_N0
\Div25|auto_generated|divider|divider|StageOut[25]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div25|auto_generated|divider|divider|StageOut[25]~6_combout\ = (laphor3(1) & \Div25|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => laphor3(1),
	datad => \Div25|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div25|auto_generated|divider|divider|StageOut[25]~6_combout\);

-- Location: LCCOMB_X14_Y23_N30
\Div25|auto_generated|divider|divider|StageOut[25]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div25|auto_generated|divider|divider|StageOut[25]~7_combout\ = (laphor3(1) & !\Div25|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => laphor3(1),
	datad => \Div25|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div25|auto_generated|divider|divider|StageOut[25]~7_combout\);

-- Location: LCCOMB_X17_Y22_N24
\Div27|auto_generated|divider|divider|StageOut[18]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div27|auto_generated|divider|divider|StageOut[18]~0_combout\ = (sthor(4) & \Div27|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => sthor(4),
	datac => \Div27|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div27|auto_generated|divider|divider|StageOut[18]~0_combout\);

-- Location: LCCOMB_X17_Y22_N12
\Div27|auto_generated|divider|divider|StageOut[18]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div27|auto_generated|divider|divider|StageOut[18]~1_combout\ = (\Div27|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\Div27|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div27|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datac => \Div27|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div27|auto_generated|divider|divider|StageOut[18]~1_combout\);

-- Location: LCCOMB_X17_Y22_N30
\Div27|auto_generated|divider|divider|StageOut[17]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div27|auto_generated|divider|divider|StageOut[17]~2_combout\ = (sthor(3) & \Div27|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => sthor(3),
	datac => \Div27|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div27|auto_generated|divider|divider|StageOut[17]~2_combout\);

-- Location: LCCOMB_X17_Y22_N28
\Div27|auto_generated|divider|divider|StageOut[17]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div27|auto_generated|divider|divider|StageOut[17]~3_combout\ = (\Div27|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\Div27|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div27|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datac => \Div27|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div27|auto_generated|divider|divider|StageOut[17]~3_combout\);

-- Location: LCCOMB_X17_Y22_N14
\Div27|auto_generated|divider|divider|StageOut[16]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div27|auto_generated|divider|divider|StageOut[16]~4_combout\ = (\Div27|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & sthor(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div27|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => sthor(2),
	combout => \Div27|auto_generated|divider|divider|StageOut[16]~4_combout\);

-- Location: LCCOMB_X17_Y22_N0
\Div27|auto_generated|divider|divider|StageOut[16]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div27|auto_generated|divider|divider|StageOut[16]~5_combout\ = (\Div27|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\Div27|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div27|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datac => \Div27|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div27|auto_generated|divider|divider|StageOut[16]~5_combout\);

-- Location: LCCOMB_X16_Y22_N22
\Div27|auto_generated|divider|divider|StageOut[15]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div27|auto_generated|divider|divider|StageOut[15]~6_combout\ = (sthor(1) & \Div27|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => sthor(1),
	datad => \Div27|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div27|auto_generated|divider|divider|StageOut[15]~6_combout\);

-- Location: LCCOMB_X17_Y22_N26
\Div27|auto_generated|divider|divider|StageOut[15]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div27|auto_generated|divider|divider|StageOut[15]~7_combout\ = (sthor(1) & !\Div27|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => sthor(1),
	datac => \Div27|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div27|auto_generated|divider|divider|StageOut[15]~7_combout\);

-- Location: LCCOMB_X24_Y23_N22
\Div21|auto_generated|divider|divider|StageOut[28]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div21|auto_generated|divider|divider|StageOut[28]~0_combout\ = (laphor1(4) & \Div21|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => laphor1(4),
	datac => \Div21|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div21|auto_generated|divider|divider|StageOut[28]~0_combout\);

-- Location: LCCOMB_X24_Y23_N30
\Div21|auto_generated|divider|divider|StageOut[27]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div21|auto_generated|divider|divider|StageOut[27]~3_combout\ = (!\Div21|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Div21|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div21|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \Div21|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \Div21|auto_generated|divider|divider|StageOut[27]~3_combout\);

-- Location: LCCOMB_X24_Y23_N6
\Div21|auto_generated|divider|divider|StageOut[26]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div21|auto_generated|divider|divider|StageOut[26]~5_combout\ = (\Div21|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\Div21|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div21|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \Div21|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div21|auto_generated|divider|divider|StageOut[26]~5_combout\);

-- Location: LCCOMB_X24_Y23_N2
\Div21|auto_generated|divider|divider|StageOut[25]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div21|auto_generated|divider|divider|StageOut[25]~7_combout\ = (laphor1(1) & !\Div21|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => laphor1(1),
	datad => \Div21|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div21|auto_generated|divider|divider|StageOut[25]~7_combout\);

-- Location: LCCOMB_X14_Y17_N30
\Div2|auto_generated|divider|divider|StageOut[18]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[18]~0_combout\ = (nhor(4) & \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => nhor(4),
	datad => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[18]~0_combout\);

-- Location: LCCOMB_X15_Y17_N28
\Div2|auto_generated|divider|divider|StageOut[18]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[18]~1_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[18]~1_combout\);

-- Location: LCCOMB_X14_Y17_N28
\Div2|auto_generated|divider|divider|StageOut[17]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[17]~2_combout\ = (nhor(3) & \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => nhor(3),
	datad => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[17]~2_combout\);

-- Location: LCCOMB_X14_Y17_N18
\Div2|auto_generated|divider|divider|StageOut[17]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[17]~3_combout\ = (\Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[17]~3_combout\);

-- Location: LCCOMB_X14_Y17_N16
\Div2|auto_generated|divider|divider|StageOut[16]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[16]~4_combout\ = (\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & nhor(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => nhor(2),
	combout => \Div2|auto_generated|divider|divider|StageOut[16]~4_combout\);

-- Location: LCCOMB_X14_Y17_N14
\Div2|auto_generated|divider|divider|StageOut[16]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[16]~5_combout\ = (\Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[16]~5_combout\);

-- Location: LCCOMB_X14_Y17_N12
\Div2|auto_generated|divider|divider|StageOut[15]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[15]~6_combout\ = (\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & nhor(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => nhor(1),
	combout => \Div2|auto_generated|divider|divider|StageOut[15]~6_combout\);

-- Location: LCCOMB_X14_Y17_N10
\Div2|auto_generated|divider|divider|StageOut[15]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[15]~7_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & nhor(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => nhor(1),
	combout => \Div2|auto_generated|divider|divider|StageOut[15]~7_combout\);

-- Location: LCCOMB_X15_Y19_N18
\Div0|auto_generated|divider|divider|StageOut[18]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[18]~20_combout\ = (\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[18]~20_combout\);

-- Location: LCCOMB_X15_Y19_N12
\Div0|auto_generated|divider|divider|StageOut[17]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[17]~21_combout\ = (\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[17]~21_combout\);

-- Location: LCCOMB_X15_Y19_N2
\Div0|auto_generated|divider|divider|StageOut[16]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[16]~22_combout\ = (\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[16]~22_combout\);

-- Location: LCCOMB_X14_Y19_N6
\Div0|auto_generated|divider|divider|StageOut[15]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[15]~23_combout\ = (\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ & !\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[15]~23_combout\);

-- Location: LCCOMB_X15_Y10_N22
\Div7|auto_generated|divider|divider|StageOut[108]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[108]~48_combout\ = (\Div7|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & nyear(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datac => nyear(11),
	combout => \Div7|auto_generated|divider|divider|StageOut[108]~48_combout\);

-- Location: LCCOMB_X16_Y11_N28
\Div7|auto_generated|divider|divider|StageOut[108]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[108]~49_combout\ = (!\Div7|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \Div7|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div7|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \Div7|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[108]~49_combout\);

-- Location: LCCOMB_X16_Y10_N28
\Div7|auto_generated|divider|divider|StageOut[107]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[107]~50_combout\ = (nyear(10) & \Div7|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => nyear(10),
	datad => \Div7|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[107]~50_combout\);

-- Location: LCCOMB_X15_Y10_N24
\Div7|auto_generated|divider|divider|StageOut[107]~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[107]~51_combout\ = (\Div7|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\ & !\Div7|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div7|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\,
	datad => \Div7|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[107]~51_combout\);

-- Location: LCCOMB_X16_Y10_N10
\Div7|auto_generated|divider|divider|StageOut[106]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[106]~52_combout\ = (nyear(9) & \Div7|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => nyear(9),
	datad => \Div7|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[106]~52_combout\);

-- Location: LCCOMB_X16_Y10_N20
\Div7|auto_generated|divider|divider|StageOut[106]~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[106]~53_combout\ = (!\Div7|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \Div7|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div7|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \Div7|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[106]~53_combout\);

-- Location: LCCOMB_X15_Y10_N26
\Div7|auto_generated|divider|divider|StageOut[105]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[105]~54_combout\ = (\Div7|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & nyear(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datac => nyear(8),
	combout => \Div7|auto_generated|divider|divider|StageOut[105]~54_combout\);

-- Location: LCCOMB_X15_Y11_N24
\Div7|auto_generated|divider|divider|StageOut[105]~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[105]~55_combout\ = (!\Div7|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \Div7|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div7|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \Div7|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[105]~55_combout\);

-- Location: LCCOMB_X16_Y10_N22
\Div7|auto_generated|divider|divider|StageOut[104]~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[104]~56_combout\ = (\Div7|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & nyear(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div7|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datac => nyear(7),
	combout => \Div7|auto_generated|divider|divider|StageOut[104]~56_combout\);

-- Location: LCCOMB_X15_Y11_N30
\Div7|auto_generated|divider|divider|StageOut[104]~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[104]~57_combout\ = (\Div7|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\ & !\Div7|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\,
	datad => \Div7|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[104]~57_combout\);

-- Location: LCCOMB_X15_Y10_N20
\Div7|auto_generated|divider|divider|StageOut[103]~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[103]~58_combout\ = (\Div7|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & nyear(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datac => nyear(6),
	combout => \Div7|auto_generated|divider|divider|StageOut[103]~58_combout\);

-- Location: LCCOMB_X15_Y11_N28
\Div7|auto_generated|divider|divider|StageOut[103]~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[103]~59_combout\ = (\Div7|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\ & !\Div7|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div7|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\,
	datad => \Div7|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[103]~59_combout\);

-- Location: LCCOMB_X16_Y10_N12
\Div7|auto_generated|divider|divider|StageOut[102]~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[102]~60_combout\ = (nyear(5) & \Div7|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => nyear(5),
	datad => \Div7|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[102]~60_combout\);

-- Location: LCCOMB_X16_Y11_N2
\Div7|auto_generated|divider|divider|StageOut[102]~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[102]~61_combout\ = (\Div7|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\ & !\Div7|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div7|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\,
	datad => \Div7|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[102]~61_combout\);

-- Location: LCCOMB_X15_Y13_N18
\Div7|auto_generated|divider|divider|StageOut[101]~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[101]~62_combout\ = (nyear(4) & \Div7|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => nyear(4),
	datad => \Div7|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[101]~62_combout\);

-- Location: LCCOMB_X15_Y13_N8
\Div7|auto_generated|divider|divider|StageOut[101]~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[101]~63_combout\ = (nyear(4) & !\Div7|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => nyear(4),
	datad => \Div7|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[101]~63_combout\);

-- Location: LCCOMB_X15_Y10_N30
\Div7|auto_generated|divider|divider|StageOut[119]~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[119]~64_combout\ = (\Div7|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\ & !\Div7|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\,
	datad => \Div7|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[119]~64_combout\);

-- Location: LCCOMB_X14_Y11_N12
\Div7|auto_generated|divider|divider|StageOut[118]~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[118]~65_combout\ = (\Div7|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\ & !\Div7|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div7|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\,
	datad => \Div7|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[118]~65_combout\);

-- Location: LCCOMB_X15_Y10_N28
\Div7|auto_generated|divider|divider|StageOut[117]~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[117]~66_combout\ = (\Div7|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\ & !\Div7|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div7|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\,
	datad => \Div7|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[117]~66_combout\);

-- Location: LCCOMB_X15_Y11_N22
\Div7|auto_generated|divider|divider|StageOut[116]~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[116]~67_combout\ = (!\Div7|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \Div7|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div7|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \Div7|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[116]~67_combout\);

-- Location: LCCOMB_X15_Y10_N18
\Div7|auto_generated|divider|divider|StageOut[115]~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[115]~68_combout\ = (\Div7|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\ & !\Div7|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div7|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\,
	datad => \Div7|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[115]~68_combout\);

-- Location: LCCOMB_X14_Y11_N2
\Div7|auto_generated|divider|divider|StageOut[114]~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[114]~69_combout\ = (\Div7|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\ & !\Div7|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\,
	datad => \Div7|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[114]~69_combout\);

-- Location: LCCOMB_X14_Y12_N20
\Div7|auto_generated|divider|divider|StageOut[113]~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[113]~70_combout\ = (nyear(4) & \Div7|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => nyear(4),
	datac => \Div7|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[113]~70_combout\);

-- Location: LCCOMB_X14_Y11_N4
\Div7|auto_generated|divider|divider|StageOut[113]~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[113]~71_combout\ = (\Div7|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\ & !\Div7|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div7|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\,
	datad => \Div7|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[113]~71_combout\);

-- Location: LCCOMB_X14_Y11_N10
\Div7|auto_generated|divider|divider|StageOut[112]~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[112]~72_combout\ = (\Div7|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & nyear(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div7|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => nyear(3),
	combout => \Div7|auto_generated|divider|divider|StageOut[112]~72_combout\);

-- Location: LCCOMB_X15_Y13_N2
\Div7|auto_generated|divider|divider|StageOut[100]~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[100]~73_combout\ = (\Div7|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & nyear(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => nyear(3),
	combout => \Div7|auto_generated|divider|divider|StageOut[100]~73_combout\);

-- Location: LCCOMB_X15_Y13_N12
\Div7|auto_generated|divider|divider|StageOut[100]~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[100]~74_combout\ = (!\Div7|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & nyear(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => nyear(3),
	combout => \Div7|auto_generated|divider|divider|StageOut[100]~74_combout\);

-- Location: LCCOMB_X14_Y11_N0
\Div7|auto_generated|divider|divider|StageOut[112]~75\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[112]~75_combout\ = (!\Div7|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \Div7|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div7|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \Div7|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[112]~75_combout\);

-- Location: LCCOMB_X4_Y22_N4
\Div4|auto_generated|divider|divider|StageOut[18]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[18]~17_combout\ = (\Div4|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[18]~17_combout\);

-- Location: LCCOMB_X5_Y24_N10
\Div4|auto_generated|divider|divider|StageOut[17]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[17]~18_combout\ = (nsec(4) & \Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => nsec(4),
	datad => \Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[17]~18_combout\);

-- Location: LCCOMB_X5_Y24_N12
\Div4|auto_generated|divider|divider|StageOut[16]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[16]~21_combout\ = (\Div4|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[16]~21_combout\);

-- Location: LCCOMB_X5_Y24_N30
\Div4|auto_generated|divider|divider|StageOut[15]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[15]~23_combout\ = (nsec(2) & !\Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => nsec(2),
	datad => \Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[15]~23_combout\);

-- Location: LCCOMB_X5_Y24_N0
\Div4|auto_generated|divider|divider|StageOut[23]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[23]~24_combout\ = (!\Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div4|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[23]~24_combout\);

-- Location: LCCOMB_X5_Y24_N14
\Div4|auto_generated|divider|divider|StageOut[22]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[22]~25_combout\ = (\Div4|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[22]~25_combout\);

-- Location: LCCOMB_X5_Y24_N16
\Div4|auto_generated|divider|divider|StageOut[21]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[21]~26_combout\ = (nsec(2) & \Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => nsec(2),
	datad => \Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[21]~26_combout\);

-- Location: LCCOMB_X6_Y24_N24
\Div4|auto_generated|divider|divider|StageOut[21]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[21]~27_combout\ = (!\Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div4|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[21]~27_combout\);

-- Location: LCCOMB_X6_Y24_N30
\Div4|auto_generated|divider|divider|StageOut[20]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[20]~28_combout\ = (nsec(1) & \Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => nsec(1),
	datad => \Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[20]~28_combout\);

-- Location: LCCOMB_X6_Y24_N4
\Div4|auto_generated|divider|divider|StageOut[20]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[20]~29_combout\ = (nsec(1) & !\Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => nsec(1),
	datad => \Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[20]~29_combout\);

-- Location: LCCOMB_X29_Y23_N8
\Div17|auto_generated|divider|divider|StageOut[23]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div17|auto_generated|divider|divider|StageOut[23]~16_combout\ = (lapsec3(5) & \Div17|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => lapsec3(5),
	datad => \Div17|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div17|auto_generated|divider|divider|StageOut[23]~16_combout\);

-- Location: LCCOMB_X28_Y23_N26
\Div17|auto_generated|divider|divider|StageOut[23]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div17|auto_generated|divider|divider|StageOut[23]~17_combout\ = (\Div17|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Div17|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div17|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Div17|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div17|auto_generated|divider|divider|StageOut[23]~17_combout\);

-- Location: LCCOMB_X27_Y23_N16
\Div17|auto_generated|divider|divider|StageOut[22]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div17|auto_generated|divider|divider|StageOut[22]~18_combout\ = (\Div17|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & lapsec3(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div17|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => lapsec3(4),
	combout => \Div17|auto_generated|divider|divider|StageOut[22]~18_combout\);

-- Location: LCCOMB_X28_Y23_N28
\Div17|auto_generated|divider|divider|StageOut[22]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div17|auto_generated|divider|divider|StageOut[22]~19_combout\ = (!\Div17|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div17|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div17|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div17|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \Div17|auto_generated|divider|divider|StageOut[22]~19_combout\);

-- Location: LCCOMB_X28_Y23_N12
\Div17|auto_generated|divider|divider|StageOut[21]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div17|auto_generated|divider|divider|StageOut[21]~20_combout\ = (\Div17|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & lapsec3(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div17|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => lapsec3(3),
	combout => \Div17|auto_generated|divider|divider|StageOut[21]~20_combout\);

-- Location: LCCOMB_X28_Y23_N30
\Div17|auto_generated|divider|divider|StageOut[21]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div17|auto_generated|divider|divider|StageOut[21]~21_combout\ = (!\Div17|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div17|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div17|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div17|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \Div17|auto_generated|divider|divider|StageOut[21]~21_combout\);

-- Location: LCCOMB_X28_Y23_N24
\Div17|auto_generated|divider|divider|StageOut[20]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div17|auto_generated|divider|divider|StageOut[20]~22_combout\ = (\Div17|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & lapsec3(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div17|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => lapsec3(2),
	combout => \Div17|auto_generated|divider|divider|StageOut[20]~22_combout\);

-- Location: LCCOMB_X28_Y23_N10
\Div17|auto_generated|divider|divider|StageOut[20]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div17|auto_generated|divider|divider|StageOut[20]~23_combout\ = (!\Div17|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & lapsec3(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div17|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => lapsec3(2),
	combout => \Div17|auto_generated|divider|divider|StageOut[20]~23_combout\);

-- Location: LCCOMB_X29_Y22_N28
\Div17|auto_generated|divider|divider|StageOut[28]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div17|auto_generated|divider|divider|StageOut[28]~24_combout\ = (!\Div17|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Div17|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div17|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div17|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \Div17|auto_generated|divider|divider|StageOut[28]~24_combout\);

-- Location: LCCOMB_X29_Y22_N30
\Div17|auto_generated|divider|divider|StageOut[27]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div17|auto_generated|divider|divider|StageOut[27]~25_combout\ = (\Div17|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Div17|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div17|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datac => \Div17|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div17|auto_generated|divider|divider|StageOut[27]~25_combout\);

-- Location: LCCOMB_X29_Y22_N24
\Div17|auto_generated|divider|divider|StageOut[26]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div17|auto_generated|divider|divider|StageOut[26]~26_combout\ = (lapsec3(2) & \Div17|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapsec3(2),
	datac => \Div17|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div17|auto_generated|divider|divider|StageOut[26]~26_combout\);

-- Location: LCCOMB_X29_Y22_N22
\Div17|auto_generated|divider|divider|StageOut[26]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div17|auto_generated|divider|divider|StageOut[26]~27_combout\ = (!\Div17|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Div17|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div17|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div17|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \Div17|auto_generated|divider|divider|StageOut[26]~27_combout\);

-- Location: LCCOMB_X29_Y22_N8
\Div17|auto_generated|divider|divider|StageOut[25]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div17|auto_generated|divider|divider|StageOut[25]~28_combout\ = (\Div17|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & lapsec3(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div17|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => lapsec3(1),
	combout => \Div17|auto_generated|divider|divider|StageOut[25]~28_combout\);

-- Location: LCCOMB_X29_Y22_N6
\Div17|auto_generated|divider|divider|StageOut[25]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div17|auto_generated|divider|divider|StageOut[25]~29_combout\ = (!\Div17|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & lapsec3(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div17|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => lapsec3(1),
	combout => \Div17|auto_generated|divider|divider|StageOut[25]~29_combout\);

-- Location: LCCOMB_X22_Y24_N30
\Div15|auto_generated|divider|divider|StageOut[23]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div15|auto_generated|divider|divider|StageOut[23]~16_combout\ = (lapsec2(5) & \Div15|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => lapsec2(5),
	datad => \Div15|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div15|auto_generated|divider|divider|StageOut[23]~16_combout\);

-- Location: LCCOMB_X22_Y24_N8
\Div15|auto_generated|divider|divider|StageOut[23]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div15|auto_generated|divider|divider|StageOut[23]~17_combout\ = (\Div15|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Div15|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div15|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Div15|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div15|auto_generated|divider|divider|StageOut[23]~17_combout\);

-- Location: LCCOMB_X23_Y24_N30
\Div15|auto_generated|divider|divider|StageOut[22]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div15|auto_generated|divider|divider|StageOut[22]~18_combout\ = (lapsec2(4) & \Div15|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => lapsec2(4),
	datad => \Div15|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div15|auto_generated|divider|divider|StageOut[22]~18_combout\);

-- Location: LCCOMB_X22_Y24_N22
\Div15|auto_generated|divider|divider|StageOut[22]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div15|auto_generated|divider|divider|StageOut[22]~19_combout\ = (\Div15|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Div15|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div15|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Div15|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div15|auto_generated|divider|divider|StageOut[22]~19_combout\);

-- Location: LCCOMB_X23_Y24_N20
\Div15|auto_generated|divider|divider|StageOut[21]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div15|auto_generated|divider|divider|StageOut[21]~20_combout\ = (lapsec2(3) & \Div15|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => lapsec2(3),
	datad => \Div15|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div15|auto_generated|divider|divider|StageOut[21]~20_combout\);

-- Location: LCCOMB_X22_Y24_N0
\Div15|auto_generated|divider|divider|StageOut[21]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div15|auto_generated|divider|divider|StageOut[21]~21_combout\ = (\Div15|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\Div15|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div15|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Div15|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div15|auto_generated|divider|divider|StageOut[21]~21_combout\);

-- Location: LCCOMB_X23_Y24_N26
\Div15|auto_generated|divider|divider|StageOut[20]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div15|auto_generated|divider|divider|StageOut[20]~22_combout\ = (lapsec2(2) & \Div15|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => lapsec2(2),
	datad => \Div15|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div15|auto_generated|divider|divider|StageOut[20]~22_combout\);

-- Location: LCCOMB_X23_Y24_N4
\Div15|auto_generated|divider|divider|StageOut[20]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div15|auto_generated|divider|divider|StageOut[20]~23_combout\ = (lapsec2(2) & !\Div15|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => lapsec2(2),
	datad => \Div15|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div15|auto_generated|divider|divider|StageOut[20]~23_combout\);

-- Location: LCCOMB_X23_Y24_N24
\Div15|auto_generated|divider|divider|StageOut[28]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div15|auto_generated|divider|divider|StageOut[28]~24_combout\ = (\Div15|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Div15|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div15|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Div15|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div15|auto_generated|divider|divider|StageOut[28]~24_combout\);

-- Location: LCCOMB_X23_Y24_N6
\Div15|auto_generated|divider|divider|StageOut[27]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div15|auto_generated|divider|divider|StageOut[27]~25_combout\ = (\Div15|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Div15|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div15|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \Div15|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div15|auto_generated|divider|divider|StageOut[27]~25_combout\);

-- Location: LCCOMB_X24_Y24_N24
\Div15|auto_generated|divider|divider|StageOut[26]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div15|auto_generated|divider|divider|StageOut[26]~26_combout\ = (lapsec2(2) & \Div15|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => lapsec2(2),
	datad => \Div15|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div15|auto_generated|divider|divider|StageOut[26]~26_combout\);

-- Location: LCCOMB_X23_Y24_N8
\Div15|auto_generated|divider|divider|StageOut[26]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div15|auto_generated|divider|divider|StageOut[26]~27_combout\ = (\Div15|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\Div15|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div15|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \Div15|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div15|auto_generated|divider|divider|StageOut[26]~27_combout\);

-- Location: LCCOMB_X24_Y24_N14
\Div15|auto_generated|divider|divider|StageOut[25]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div15|auto_generated|divider|divider|StageOut[25]~28_combout\ = (lapsec2(1) & \Div15|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => lapsec2(1),
	datad => \Div15|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div15|auto_generated|divider|divider|StageOut[25]~28_combout\);

-- Location: LCCOMB_X24_Y24_N30
\Div15|auto_generated|divider|divider|StageOut[25]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div15|auto_generated|divider|divider|StageOut[25]~29_combout\ = (lapsec2(1) & !\Div15|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => lapsec2(1),
	datad => \Div15|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div15|auto_generated|divider|divider|StageOut[25]~29_combout\);

-- Location: LCCOMB_X20_Y17_N8
\Div19|auto_generated|divider|divider|StageOut[18]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div19|auto_generated|divider|divider|StageOut[18]~16_combout\ = (\Div19|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & stsec(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div19|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => stsec(5),
	combout => \Div19|auto_generated|divider|divider|StageOut[18]~16_combout\);

-- Location: LCCOMB_X21_Y17_N20
\Div19|auto_generated|divider|divider|StageOut[18]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div19|auto_generated|divider|divider|StageOut[18]~17_combout\ = (!\Div19|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div19|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div19|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div19|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \Div19|auto_generated|divider|divider|StageOut[18]~17_combout\);

-- Location: LCCOMB_X20_Y17_N26
\Div19|auto_generated|divider|divider|StageOut[17]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div19|auto_generated|divider|divider|StageOut[17]~18_combout\ = (stsec(4) & \Div19|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stsec(4),
	datac => \Div19|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div19|auto_generated|divider|divider|StageOut[17]~18_combout\);

-- Location: LCCOMB_X20_Y17_N28
\Div19|auto_generated|divider|divider|StageOut[17]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div19|auto_generated|divider|divider|StageOut[17]~19_combout\ = (\Div19|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\Div19|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div19|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datac => \Div19|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div19|auto_generated|divider|divider|StageOut[17]~19_combout\);

-- Location: LCCOMB_X20_Y17_N6
\Div19|auto_generated|divider|divider|StageOut[16]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div19|auto_generated|divider|divider|StageOut[16]~20_combout\ = (\Div19|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & stsec(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div19|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => stsec(3),
	combout => \Div19|auto_generated|divider|divider|StageOut[16]~20_combout\);

-- Location: LCCOMB_X20_Y17_N0
\Div19|auto_generated|divider|divider|StageOut[16]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div19|auto_generated|divider|divider|StageOut[16]~21_combout\ = (!\Div19|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div19|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div19|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div19|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \Div19|auto_generated|divider|divider|StageOut[16]~21_combout\);

-- Location: LCCOMB_X20_Y17_N24
\Div19|auto_generated|divider|divider|StageOut[15]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div19|auto_generated|divider|divider|StageOut[15]~22_combout\ = (stsec(2) & \Div19|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stsec(2),
	datac => \Div19|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div19|auto_generated|divider|divider|StageOut[15]~22_combout\);

-- Location: LCCOMB_X20_Y17_N30
\Div19|auto_generated|divider|divider|StageOut[15]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div19|auto_generated|divider|divider|StageOut[15]~23_combout\ = (stsec(2) & !\Div19|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stsec(2),
	datac => \Div19|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div19|auto_generated|divider|divider|StageOut[15]~23_combout\);

-- Location: LCCOMB_X20_Y17_N4
\Div19|auto_generated|divider|divider|StageOut[23]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div19|auto_generated|divider|divider|StageOut[23]~24_combout\ = (\Div19|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Div19|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div19|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Div19|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div19|auto_generated|divider|divider|StageOut[23]~24_combout\);

-- Location: LCCOMB_X20_Y17_N2
\Div19|auto_generated|divider|divider|StageOut[22]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div19|auto_generated|divider|divider|StageOut[22]~25_combout\ = (\Div19|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Div19|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div19|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Div19|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div19|auto_generated|divider|divider|StageOut[22]~25_combout\);

-- Location: LCCOMB_X19_Y17_N24
\Div19|auto_generated|divider|divider|StageOut[21]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div19|auto_generated|divider|divider|StageOut[21]~26_combout\ = (stsec(2) & \Div19|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => stsec(2),
	datad => \Div19|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div19|auto_generated|divider|divider|StageOut[21]~26_combout\);

-- Location: LCCOMB_X20_Y17_N20
\Div19|auto_generated|divider|divider|StageOut[21]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div19|auto_generated|divider|divider|StageOut[21]~27_combout\ = (\Div19|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\Div19|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div19|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Div19|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div19|auto_generated|divider|divider|StageOut[21]~27_combout\);

-- Location: LCCOMB_X19_Y17_N10
\Div19|auto_generated|divider|divider|StageOut[20]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div19|auto_generated|divider|divider|StageOut[20]~28_combout\ = (stsec(1) & \Div19|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => stsec(1),
	datad => \Div19|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div19|auto_generated|divider|divider|StageOut[20]~28_combout\);

-- Location: LCCOMB_X19_Y17_N20
\Div19|auto_generated|divider|divider|StageOut[20]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div19|auto_generated|divider|divider|StageOut[20]~29_combout\ = (stsec(1) & !\Div19|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => stsec(1),
	datad => \Div19|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div19|auto_generated|divider|divider|StageOut[20]~29_combout\);

-- Location: LCCOMB_X24_Y21_N0
\Div13|auto_generated|divider|divider|StageOut[23]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|StageOut[23]~16_combout\ = (lapsec1(5) & \Div13|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapsec1(5),
	datac => \Div13|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div13|auto_generated|divider|divider|StageOut[23]~16_combout\);

-- Location: LCCOMB_X24_Y21_N10
\Div13|auto_generated|divider|divider|StageOut[23]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|StageOut[23]~17_combout\ = (\Div13|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Div13|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div13|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Div13|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div13|auto_generated|divider|divider|StageOut[23]~17_combout\);

-- Location: LCCOMB_X24_Y21_N8
\Div13|auto_generated|divider|divider|StageOut[22]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|StageOut[22]~18_combout\ = (lapsec1(4) & \Div13|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => lapsec1(4),
	datac => \Div13|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div13|auto_generated|divider|divider|StageOut[22]~18_combout\);

-- Location: LCCOMB_X24_Y21_N6
\Div13|auto_generated|divider|divider|StageOut[22]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|StageOut[22]~19_combout\ = (!\Div13|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div13|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div13|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div13|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \Div13|auto_generated|divider|divider|StageOut[22]~19_combout\);

-- Location: LCCOMB_X24_Y21_N12
\Div13|auto_generated|divider|divider|StageOut[21]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|StageOut[21]~20_combout\ = (\Div13|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & lapsec1(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div13|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => lapsec1(3),
	combout => \Div13|auto_generated|divider|divider|StageOut[21]~20_combout\);

-- Location: LCCOMB_X24_Y21_N14
\Div13|auto_generated|divider|divider|StageOut[21]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|StageOut[21]~21_combout\ = (\Div13|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\Div13|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div13|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datac => \Div13|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div13|auto_generated|divider|divider|StageOut[21]~21_combout\);

-- Location: LCCOMB_X24_Y21_N20
\Div13|auto_generated|divider|divider|StageOut[20]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|StageOut[20]~22_combout\ = (lapsec1(2) & \Div13|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapsec1(2),
	datac => \Div13|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div13|auto_generated|divider|divider|StageOut[20]~22_combout\);

-- Location: LCCOMB_X24_Y21_N18
\Div13|auto_generated|divider|divider|StageOut[20]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|StageOut[20]~23_combout\ = (lapsec1(2) & !\Div13|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapsec1(2),
	datac => \Div13|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div13|auto_generated|divider|divider|StageOut[20]~23_combout\);

-- Location: LCCOMB_X24_Y19_N30
\Div13|auto_generated|divider|divider|StageOut[28]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|StageOut[28]~24_combout\ = (!\Div13|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Div13|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div13|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div13|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \Div13|auto_generated|divider|divider|StageOut[28]~24_combout\);

-- Location: LCCOMB_X24_Y19_N12
\Div13|auto_generated|divider|divider|StageOut[27]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|StageOut[27]~25_combout\ = (!\Div13|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Div13|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div13|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div13|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \Div13|auto_generated|divider|divider|StageOut[27]~25_combout\);

-- Location: LCCOMB_X24_Y19_N28
\Div13|auto_generated|divider|divider|StageOut[26]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|StageOut[26]~26_combout\ = (lapsec1(2) & \Div13|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapsec1(2),
	datac => \Div13|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div13|auto_generated|divider|divider|StageOut[26]~26_combout\);

-- Location: LCCOMB_X24_Y19_N10
\Div13|auto_generated|divider|divider|StageOut[26]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|StageOut[26]~27_combout\ = (\Div13|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\Div13|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div13|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datac => \Div13|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div13|auto_generated|divider|divider|StageOut[26]~27_combout\);

-- Location: LCCOMB_X24_Y19_N24
\Div13|auto_generated|divider|divider|StageOut[25]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|StageOut[25]~28_combout\ = (\Div13|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & lapsec1(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div13|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => lapsec1(1),
	combout => \Div13|auto_generated|divider|divider|StageOut[25]~28_combout\);

-- Location: LCCOMB_X24_Y19_N26
\Div13|auto_generated|divider|divider|StageOut[25]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|StageOut[25]~29_combout\ = (!\Div13|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & lapsec1(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div13|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => lapsec1(1),
	combout => \Div13|auto_generated|divider|divider|StageOut[25]~29_combout\);

-- Location: LCCOMB_X5_Y22_N6
\Div11|auto_generated|divider|divider|StageOut[18]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|StageOut[18]~1_combout\ = (!\Div11|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div11|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div11|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div11|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \Div11|auto_generated|divider|divider|StageOut[18]~1_combout\);

-- Location: LCCOMB_X5_Y22_N28
\Div11|auto_generated|divider|divider|StageOut[17]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|StageOut[17]~3_combout\ = (\Div11|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\Div11|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div11|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \Div11|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div11|auto_generated|divider|divider|StageOut[17]~3_combout\);

-- Location: LCCOMB_X8_Y22_N10
\Div11|auto_generated|divider|divider|StageOut[16]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|StageOut[16]~4_combout\ = (alhor(2) & \Div11|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => alhor(2),
	datad => \Div11|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div11|auto_generated|divider|divider|StageOut[16]~4_combout\);

-- Location: LCCOMB_X8_Y22_N24
\Div11|auto_generated|divider|divider|StageOut[15]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|StageOut[15]~7_combout\ = (alhor(1) & !\Div11|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => alhor(1),
	datad => \Div11|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div11|auto_generated|divider|divider|StageOut[15]~7_combout\);

-- Location: FF_X17_Y17_N23
\cnt[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cnt~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cnt(18));

-- Location: FF_X17_Y18_N23
\cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add11~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cnt(4));

-- Location: FF_X17_Y18_N27
\cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add11~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cnt(6));

-- Location: LCCOMB_X17_Y18_N10
\Equal14~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Equal14~1_combout\ = (!cnt(6) & (!cnt(5) & (cnt(4) & !cnt(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => cnt(6),
	datab => cnt(5),
	datac => cnt(4),
	datad => cnt(7),
	combout => \Equal14~1_combout\);

-- Location: FF_X17_Y18_N13
\cnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cnt~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cnt(8));

-- Location: FF_X17_Y17_N11
\cnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add11~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cnt(14));

-- Location: LCCOMB_X24_Y22_N30
\Equal15~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Equal15~0_combout\ = (stms(5) & (!stms(4) & (stms(6) & !stms(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stms(5),
	datab => stms(4),
	datac => stms(6),
	datad => stms(3),
	combout => \Equal15~0_combout\);

-- Location: LCCOMB_X11_Y16_N0
\nday~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nday~0_combout\ = (\sVALUE~input_o\ & ((\setday[0]~head_lut_combout\))) # (!\sVALUE~input_o\ & (\day[0]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \day[0]~head_lut_combout\,
	datab => \setday[0]~head_lut_combout\,
	datad => \sVALUE~input_o\,
	combout => \nday~0_combout\);

-- Location: LCCOMB_X12_Y17_N24
\nyear~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nyear~0_combout\ = (\sVALUE~input_o\ & ((\setyear[0]~head_lut_combout\))) # (!\sVALUE~input_o\ & (\year[0]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \year[0]~head_lut_combout\,
	datac => \setyear[0]~head_lut_combout\,
	datad => \sVALUE~input_o\,
	combout => \nyear~0_combout\);

-- Location: LCCOMB_X15_Y14_N2
\nyear~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nyear~3_combout\ = (\sVALUE~input_o\ & (\setyear[9]~head_lut_combout\)) # (!\sVALUE~input_o\ & ((\year[9]~head_lut_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setyear[9]~head_lut_combout\,
	datab => \year[9]~head_lut_combout\,
	datad => \sVALUE~input_o\,
	combout => \nyear~3_combout\);

-- Location: LCCOMB_X14_Y12_N12
\nyear~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nyear~5_combout\ = (\sVALUE~input_o\ & ((\setyear[7]~head_lut_combout\))) # (!\sVALUE~input_o\ & (\year[7]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \year[7]~head_lut_combout\,
	datac => \setyear[7]~head_lut_combout\,
	datad => \sVALUE~input_o\,
	combout => \nyear~5_combout\);

-- Location: LCCOMB_X16_Y14_N10
\nyear~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nyear~6_combout\ = (\sVALUE~input_o\ & (\setyear[6]~head_lut_combout\)) # (!\sVALUE~input_o\ & ((\year[6]~head_lut_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sVALUE~input_o\,
	datac => \setyear[6]~head_lut_combout\,
	datad => \year[6]~head_lut_combout\,
	combout => \nyear~6_combout\);

-- Location: LCCOMB_X17_Y14_N22
\nyear~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nyear~8_combout\ = (\sVALUE~input_o\ & ((\setyear[4]~head_lut_combout\))) # (!\sVALUE~input_o\ & (\year[4]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \year[4]~head_lut_combout\,
	datac => \setyear[4]~head_lut_combout\,
	datad => \sVALUE~input_o\,
	combout => \nyear~8_combout\);

-- Location: LCCOMB_X17_Y14_N20
\nyear~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nyear~10_combout\ = (\sVALUE~input_o\ & ((\setyear[2]~head_lut_combout\))) # (!\sVALUE~input_o\ & (\year[2]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \year[2]~head_lut_combout\,
	datac => \setyear[2]~head_lut_combout\,
	datad => \sVALUE~input_o\,
	combout => \nyear~10_combout\);

-- Location: LCCOMB_X5_Y23_N12
\nms~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nms~0_combout\ = (\sVALUE~input_o\ & ((\setms[0]~head_lut_combout\))) # (!\sVALUE~input_o\ & (\ms[0]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sVALUE~input_o\,
	datac => \ms[0]~head_lut_combout\,
	datad => \setms[0]~head_lut_combout\,
	combout => \nms~0_combout\);

-- Location: FF_X8_Y21_N27
\setmin[3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mSELECT~input_o\,
	d => \setmin[3]~data_lut_combout\,
	clrn => \sVALUE~input_o\,
	ena => \setmin[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setmin[3]~_emulated_q\);

-- Location: LCCOMB_X16_Y18_N20
\comb~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comb~10_combout\ = (\setflag~combout\ & !\sVALUE~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setflag~combout\,
	datac => \sVALUE~input_o\,
	combout => \comb~10_combout\);

-- Location: FF_X11_Y15_N23
\sethor[4]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mSELECT~input_o\,
	d => \sethor[4]~data_lut_combout\,
	clrn => \sVALUE~input_o\,
	ena => \sethor[4]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sethor[4]~_emulated_q\);

-- Location: LCCOMB_X10_Y15_N16
\nday~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nday~3_combout\ = (\sVALUE~input_o\ & (\setday[3]~head_lut_combout\)) # (!\sVALUE~input_o\ & ((\day[3]~head_lut_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sVALUE~input_o\,
	datab => \setday[3]~head_lut_combout\,
	datad => \day[3]~head_lut_combout\,
	combout => \nday~3_combout\);

-- Location: LCCOMB_X9_Y14_N16
\nday~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nday~4_combout\ = (\sVALUE~input_o\ & ((\setday[2]~head_lut_combout\))) # (!\sVALUE~input_o\ & (\day[2]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sVALUE~input_o\,
	datac => \day[2]~head_lut_combout\,
	datad => \setday[2]~head_lut_combout\,
	combout => \nday~4_combout\);

-- Location: LCCOMB_X10_Y23_N6
\nms~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nms~1_combout\ = (\sVALUE~input_o\ & (\setms[1]~head_lut_combout\)) # (!\sVALUE~input_o\ & ((\ms[1]~head_lut_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setms[1]~head_lut_combout\,
	datac => \ms[1]~head_lut_combout\,
	datad => \sVALUE~input_o\,
	combout => \nms~1_combout\);

-- Location: LCCOMB_X7_Y23_N8
\nms~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nms~3_combout\ = (\sVALUE~input_o\ & ((\setms[5]~head_lut_combout\))) # (!\sVALUE~input_o\ & (\ms[5]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sVALUE~input_o\,
	datac => \ms[5]~head_lut_combout\,
	datad => \setms[5]~head_lut_combout\,
	combout => \nms~3_combout\);

-- Location: LCCOMB_X9_Y14_N22
\nmon~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nmon~1_combout\ = (\sVALUE~input_o\ & (\setmon[1]~head_lut_combout\)) # (!\sVALUE~input_o\ & ((\mon[1]~head_lut_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setmon[1]~head_lut_combout\,
	datab => \sVALUE~input_o\,
	datac => \mon[1]~head_lut_combout\,
	combout => \nmon~1_combout\);

-- Location: LCCOMB_X10_Y14_N24
\nmon~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nmon~3_combout\ = (\sVALUE~input_o\ & (\setmon[2]~head_lut_combout\)) # (!\sVALUE~input_o\ & ((\mon[2]~head_lut_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sVALUE~input_o\,
	datac => \setmon[2]~head_lut_combout\,
	datad => \mon[2]~head_lut_combout\,
	combout => \nmon~3_combout\);

-- Location: LCCOMB_X4_Y21_N16
\nsec~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nsec~1_combout\ = (\sVALUE~input_o\ & (\setsec[1]~head_lut_combout\)) # (!\sVALUE~input_o\ & ((\sec[1]~head_lut_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setsec[1]~head_lut_combout\,
	datac => \sVALUE~input_o\,
	datad => \sec[1]~head_lut_combout\,
	combout => \nsec~1_combout\);

-- Location: LCCOMB_X4_Y21_N22
\nsec~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nsec~3_combout\ = (\sVALUE~input_o\ & ((\setsec[4]~head_lut_combout\))) # (!\sVALUE~input_o\ & (\sec[4]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sec[4]~head_lut_combout\,
	datab => \setsec[4]~head_lut_combout\,
	datac => \sVALUE~input_o\,
	combout => \nsec~3_combout\);

-- Location: LCCOMB_X5_Y21_N10
\nsec~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nsec~4_combout\ = (\sVALUE~input_o\ & ((\setsec[3]~head_lut_combout\))) # (!\sVALUE~input_o\ & (\sec[3]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sVALUE~input_o\,
	datab => \sec[3]~head_lut_combout\,
	datad => \setsec[3]~head_lut_combout\,
	combout => \nsec~4_combout\);

-- Location: LCCOMB_X17_Y17_N22
\cnt~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cnt~2_combout\ = (!\Equal14~5_combout\ & \Add11~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Equal14~5_combout\,
	datad => \Add11~36_combout\,
	combout => \cnt~2_combout\);

-- Location: LCCOMB_X17_Y18_N12
\cnt~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cnt~4_combout\ = (\Add11~16_combout\ & !\Equal14~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add11~16_combout\,
	datad => \Equal14~5_combout\,
	combout => \cnt~4_combout\);

-- Location: FF_X10_Y16_N17
\setday[0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mSELECT~input_o\,
	d => \setday[0]~data_lut_combout\,
	clrn => \sVALUE~input_o\,
	ena => \setday[4]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setday[0]~_emulated_q\);

-- Location: FF_X14_Y18_N29
\setyear[7]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mSELECT~input_o\,
	asdata => \setyear[7]~data_lut_combout\,
	clrn => \sVALUE~input_o\,
	sload => VCC,
	ena => \setyear[11]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setyear[7]~_emulated_q\);

-- Location: LCCOMB_X14_Y18_N28
\setyear[7]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setyear[7]~head_lut_combout\ = (\sVALUE~input_o\ & ((\setyear[7]~_emulated_q\ $ (\setyear[7]~latch_combout\)))) # (!\sVALUE~input_o\ & (\year[7]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sVALUE~input_o\,
	datab => \year[7]~head_lut_combout\,
	datac => \setyear[7]~_emulated_q\,
	datad => \setyear[7]~latch_combout\,
	combout => \setyear[7]~head_lut_combout\);

-- Location: FF_X15_Y18_N23
\year[7]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \year[7]~data_lut_combout\,
	clrn => \ALT_INV_setflag~clkctrl_outclk\,
	ena => \year[11]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \year[7]~_emulated_q\);

-- Location: LCCOMB_X15_Y18_N30
\year[7]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \year[7]~head_lut_combout\ = (\setflag~combout\ & (\setyear[7]~head_lut_combout\)) # (!\setflag~combout\ & ((\year[7]~_emulated_q\ $ (\year[7]~latch_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setflag~combout\,
	datab => \setyear[7]~head_lut_combout\,
	datac => \year[7]~_emulated_q\,
	datad => \year[7]~latch_combout\,
	combout => \year[7]~head_lut_combout\);

-- Location: FF_X16_Y14_N1
\setyear[6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mSELECT~input_o\,
	asdata => \setyear[6]~data_lut_combout\,
	clrn => \sVALUE~input_o\,
	sload => VCC,
	ena => \setyear[11]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setyear[6]~_emulated_q\);

-- Location: LCCOMB_X16_Y14_N0
\setyear[6]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setyear[6]~head_lut_combout\ = (\sVALUE~input_o\ & ((\setyear[6]~latch_combout\ $ (\setyear[6]~_emulated_q\)))) # (!\sVALUE~input_o\ & (\year[6]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \year[6]~head_lut_combout\,
	datab => \setyear[6]~latch_combout\,
	datac => \setyear[6]~_emulated_q\,
	datad => \sVALUE~input_o\,
	combout => \setyear[6]~head_lut_combout\);

-- Location: FF_X16_Y14_N23
\year[6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \year[6]~data_lut_combout\,
	clrn => \ALT_INV_setflag~clkctrl_outclk\,
	ena => \year[11]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \year[6]~_emulated_q\);

-- Location: LCCOMB_X16_Y14_N16
\year[6]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \year[6]~head_lut_combout\ = (\setflag~combout\ & (\setyear[6]~head_lut_combout\)) # (!\setflag~combout\ & ((\year[6]~latch_combout\ $ (\year[6]~_emulated_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setyear[6]~head_lut_combout\,
	datab => \setflag~combout\,
	datac => \year[6]~latch_combout\,
	datad => \year[6]~_emulated_q\,
	combout => \year[6]~head_lut_combout\);

-- Location: FF_X17_Y14_N7
\setyear[4]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mSELECT~input_o\,
	asdata => \setyear[4]~data_lut_combout\,
	clrn => \sVALUE~input_o\,
	sload => VCC,
	ena => \setyear[11]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setyear[4]~_emulated_q\);

-- Location: LCCOMB_X17_Y14_N6
\setyear[4]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setyear[4]~head_lut_combout\ = (\sVALUE~input_o\ & ((\setyear[4]~_emulated_q\ $ (\setyear[4]~latch_combout\)))) # (!\sVALUE~input_o\ & (\year[4]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sVALUE~input_o\,
	datab => \year[4]~head_lut_combout\,
	datac => \setyear[4]~_emulated_q\,
	datad => \setyear[4]~latch_combout\,
	combout => \setyear[4]~head_lut_combout\);

-- Location: FF_X17_Y14_N1
\year[4]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \year[4]~data_lut_combout\,
	clrn => \ALT_INV_setflag~clkctrl_outclk\,
	ena => \year[11]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \year[4]~_emulated_q\);

-- Location: LCCOMB_X17_Y14_N10
\year[4]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \year[4]~head_lut_combout\ = (\setflag~combout\ & (\setyear[4]~head_lut_combout\)) # (!\setflag~combout\ & ((\year[4]~_emulated_q\ $ (\year[4]~latch_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setflag~combout\,
	datab => \setyear[4]~head_lut_combout\,
	datac => \year[4]~_emulated_q\,
	datad => \year[4]~latch_combout\,
	combout => \year[4]~head_lut_combout\);

-- Location: LCCOMB_X9_Y21_N0
\Equal29~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Equal29~0_combout\ = (!\setmin[3]~head_lut_combout\ & (!\setmin[0]~head_lut_combout\ & (!\setmin[1]~head_lut_combout\ & !\setmin[2]~head_lut_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setmin[3]~head_lut_combout\,
	datab => \setmin[0]~head_lut_combout\,
	datac => \setmin[1]~head_lut_combout\,
	datad => \setmin[2]~head_lut_combout\,
	combout => \Equal29~0_combout\);

-- Location: LCCOMB_X10_Y21_N0
\Equal29~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Equal29~1_combout\ = (!\setmin[5]~head_lut_combout\ & !\setmin[4]~head_lut_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setmin[5]~head_lut_combout\,
	datad => \setmin[4]~head_lut_combout\,
	combout => \Equal29~1_combout\);

-- Location: LCCOMB_X9_Y21_N30
\setmin~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setmin~11_combout\ = (\UPDOWN~input_o\ & (\Add17~4_combout\ & ((!\Equal29~1_combout\) # (!\Equal29~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UPDOWN~input_o\,
	datab => \Equal29~0_combout\,
	datac => \Equal29~1_combout\,
	datad => \Add17~4_combout\,
	combout => \setmin~11_combout\);

-- Location: LCCOMB_X10_Y21_N26
\setmin~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setmin~12_combout\ = (\setmin~10_combout\ & \Add16~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setmin~10_combout\,
	datad => \Add16~6_combout\,
	combout => \setmin~12_combout\);

-- Location: LCCOMB_X8_Y21_N26
\setmin[3]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setmin[3]~data_lut_combout\ = \setmin[3]~latch_combout\ $ (((\setmin~12_combout\) # ((\UPDOWN~input_o\ & \Add17~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UPDOWN~input_o\,
	datab => \setmin[3]~latch_combout\,
	datac => \setmin~12_combout\,
	datad => \Add17~6_combout\,
	combout => \setmin[3]~data_lut_combout\);

-- Location: LCCOMB_X7_Y23_N26
\setms~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setms~10_combout\ = (\UPDOWN~input_o\ & ((!\Equal33~0_combout\) # (!\Equal33~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UPDOWN~input_o\,
	datac => \Equal33~1_combout\,
	datad => \Equal33~0_combout\,
	combout => \setms~10_combout\);

-- Location: LCCOMB_X11_Y15_N16
\sethor~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \sethor~9_combout\ = (!\UPDOWN~input_o\ & (\Add18~8_combout\ & ((!\Equal30~0_combout\) # (!\sethor[4]~head_lut_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sethor[4]~head_lut_combout\,
	datab => \UPDOWN~input_o\,
	datac => \Equal30~0_combout\,
	datad => \Add18~8_combout\,
	combout => \sethor~9_combout\);

-- Location: LCCOMB_X11_Y15_N22
\sethor[4]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \sethor[4]~data_lut_combout\ = \sethor[4]~latch_combout\ $ (((\sethor~9_combout\) # ((\UPDOWN~input_o\ & \Add19~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sethor[4]~latch_combout\,
	datab => \sethor~9_combout\,
	datac => \UPDOWN~input_o\,
	datad => \Add19~8_combout\,
	combout => \sethor[4]~data_lut_combout\);

-- Location: LCCOMB_X11_Y21_N16
\Equal31~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Equal31~0_combout\ = (!\sethor[3]~head_lut_combout\ & (!\sethor[1]~head_lut_combout\ & (!\sethor[2]~head_lut_combout\ & !\sethor[0]~head_lut_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sethor[3]~head_lut_combout\,
	datab => \sethor[1]~head_lut_combout\,
	datac => \sethor[2]~head_lut_combout\,
	datad => \sethor[0]~head_lut_combout\,
	combout => \Equal31~0_combout\);

-- Location: LCCOMB_X11_Y21_N2
\sethor~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \sethor~11_combout\ = (\UPDOWN~input_o\ & (\Add19~6_combout\ & ((\sethor[4]~head_lut_combout\) # (!\Equal31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UPDOWN~input_o\,
	datab => \sethor[4]~head_lut_combout\,
	datac => \Add19~6_combout\,
	datad => \Equal31~0_combout\,
	combout => \sethor~11_combout\);

-- Location: FF_X11_Y16_N19
\day[1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \day[1]~data_lut_combout\,
	clrn => \ALT_INV_setflag~clkctrl_outclk\,
	ena => \day[2]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \day[1]~_emulated_q\);

-- Location: FF_X10_Y16_N27
\setday[4]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mSELECT~input_o\,
	d => \setday[4]~data_lut_combout\,
	clrn => \sVALUE~input_o\,
	ena => \setday[4]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setday[4]~_emulated_q\);

-- Location: FF_X10_Y18_N11
\day[4]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \day[4]~data_lut_combout\,
	clrn => \ALT_INV_setflag~clkctrl_outclk\,
	ena => \day[2]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \day[4]~_emulated_q\);

-- Location: FF_X7_Y21_N13
\setsec[0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mSELECT~input_o\,
	d => \setsec[0]~data_lut_combout\,
	clrn => \sVALUE~input_o\,
	ena => \setsec[5]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setsec[0]~_emulated_q\);

-- Location: FF_X4_Y21_N11
\setsec[4]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mSELECT~input_o\,
	d => \setsec[4]~data_lut_combout\,
	clrn => \sVALUE~input_o\,
	ena => \setsec[5]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setsec[4]~_emulated_q\);

-- Location: LCCOMB_X10_Y16_N2
\Add24~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add24~2_combout\ = (\Add24~0_combout\) # ((\Equal36~1_combout\ & \Equal36~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal36~1_combout\,
	datac => \Add24~0_combout\,
	datad => \Equal36~0_combout\,
	combout => \Add24~2_combout\);

-- Location: LCCOMB_X10_Y16_N0
\Add25~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add25~2_combout\ = (\Equal37~0_combout\ & ((\setday[2]~head_lut_combout\ & (\Add25~0_combout\)) # (!\setday[2]~head_lut_combout\ & ((mday(0)))))) # (!\Equal37~0_combout\ & (((\Add25~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal37~0_combout\,
	datab => \setday[2]~head_lut_combout\,
	datac => \Add25~0_combout\,
	datad => mday(0),
	combout => \Add25~2_combout\);

-- Location: LCCOMB_X10_Y16_N16
\setday[0]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setday[0]~data_lut_combout\ = \setday[0]~latch_combout\ $ (((\UPDOWN~input_o\ & (\Add25~2_combout\)) # (!\UPDOWN~input_o\ & ((\Add24~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UPDOWN~input_o\,
	datab => \Add25~2_combout\,
	datac => \setday[0]~latch_combout\,
	datad => \Add24~2_combout\,
	combout => \setday[0]~data_lut_combout\);

-- Location: LCCOMB_X10_Y14_N10
\year[11]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \year[11]~15_combout\ = (\Equal22~0_combout\) # ((\Equal21~0_combout\) # ((!\day[2]~head_lut_combout\) # (!\day[3]~head_lut_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal22~0_combout\,
	datab => \Equal21~0_combout\,
	datac => \day[3]~head_lut_combout\,
	datad => \day[2]~head_lut_combout\,
	combout => \year[11]~15_combout\);

-- Location: LCCOMB_X14_Y18_N30
\setyear[7]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setyear[7]~data_lut_combout\ = \setyear[7]~latch_combout\ $ (\Add28~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setyear[7]~latch_combout\,
	datad => \Add28~15_combout\,
	combout => \setyear[7]~data_lut_combout\);

-- Location: LCCOMB_X15_Y18_N22
\year[7]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \year[7]~data_lut_combout\ = \year[7]~latch_combout\ $ (((\Add10~14_combout\) # ((!\mon[3]~4_combout\) # (!\Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \year[7]~latch_combout\,
	datab => \Add10~14_combout\,
	datac => \Equal0~0_combout\,
	datad => \mon[3]~4_combout\,
	combout => \year[7]~data_lut_combout\);

-- Location: LCCOMB_X16_Y14_N4
\setyear[6]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setyear[6]~data_lut_combout\ = \setyear[6]~latch_combout\ $ (\Add28~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setyear[6]~latch_combout\,
	datad => \Add28~13_combout\,
	combout => \setyear[6]~data_lut_combout\);

-- Location: LCCOMB_X16_Y14_N22
\year[6]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \year[6]~data_lut_combout\ = \year[6]~latch_combout\ $ (((\Add10~12_combout\) # ((!\mon[3]~4_combout\) # (!\Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \year[6]~latch_combout\,
	datab => \Add10~12_combout\,
	datac => \Equal0~0_combout\,
	datad => \mon[3]~4_combout\,
	combout => \year[6]~data_lut_combout\);

-- Location: LCCOMB_X16_Y14_N18
\setyear[4]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setyear[4]~data_lut_combout\ = \Add28~9_combout\ $ (\setyear[4]~latch_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add28~9_combout\,
	datad => \setyear[4]~latch_combout\,
	combout => \setyear[4]~data_lut_combout\);

-- Location: LCCOMB_X17_Y14_N0
\year[4]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \year[4]~data_lut_combout\ = \year[4]~latch_combout\ $ (((\Add10~8_combout\) # ((!\mon[3]~4_combout\) # (!\Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add10~8_combout\,
	datab => \Equal0~0_combout\,
	datac => \year[4]~latch_combout\,
	datad => \mon[3]~4_combout\,
	combout => \year[4]~data_lut_combout\);

-- Location: LCCOMB_X11_Y16_N18
\day[1]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \day[1]~data_lut_combout\ = \day[1]~latch_combout\ $ (((\day[2]~10_combout\ & (\Equal23~1_combout\ & \Add8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \day[2]~10_combout\,
	datab => \day[1]~latch_combout\,
	datac => \Equal23~1_combout\,
	datad => \Add8~2_combout\,
	combout => \day[1]~data_lut_combout\);

-- Location: LCCOMB_X10_Y16_N24
\Add25~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add25~13_combout\ = (\Add25~11_combout\) # ((\Equal37~0_combout\ & !\setday[2]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add25~11_combout\,
	datab => \Equal37~0_combout\,
	datad => \setday[2]~head_lut_combout\,
	combout => \Add25~13_combout\);

-- Location: LCCOMB_X10_Y16_N18
\Add25~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add25~14_combout\ = (\Add24~9_combout\ & (!\UPDOWN~input_o\ & ((!\Equal36~0_combout\) # (!\Equal36~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add24~9_combout\,
	datab => \Equal36~1_combout\,
	datac => \UPDOWN~input_o\,
	datad => \Equal36~0_combout\,
	combout => \Add25~14_combout\);

-- Location: LCCOMB_X10_Y16_N26
\setday[4]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setday[4]~data_lut_combout\ = \setday[4]~latch_combout\ $ (((\Add25~14_combout\) # ((\Add25~13_combout\ & \UPDOWN~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add25~13_combout\,
	datab => \setday[4]~latch_combout\,
	datac => \UPDOWN~input_o\,
	datad => \Add25~14_combout\,
	combout => \setday[4]~data_lut_combout\);

-- Location: LCCOMB_X10_Y18_N10
\day[4]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \day[4]~data_lut_combout\ = \day[4]~latch_combout\ $ (((\day[2]~10_combout\ & (\Add8~8_combout\ & \Equal23~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \day[4]~latch_combout\,
	datab => \day[2]~10_combout\,
	datac => \Add8~8_combout\,
	datad => \Equal23~1_combout\,
	combout => \day[4]~data_lut_combout\);

-- Location: LCCOMB_X7_Y21_N12
\setsec[0]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setsec[0]~data_lut_combout\ = \setsec[0]~latch_combout\ $ (((\UPDOWN~input_o\ & (\Add23~0_combout\)) # (!\UPDOWN~input_o\ & ((\Add22~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setsec[0]~latch_combout\,
	datab => \UPDOWN~input_o\,
	datac => \Add23~0_combout\,
	datad => \Add22~0_combout\,
	combout => \setsec[0]~data_lut_combout\);

-- Location: LCCOMB_X10_Y14_N4
\setmon~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setmon~6_combout\ = (\setmon[0]~head_lut_combout\ $ (\setmon[1]~head_lut_combout\)) # (!\setmon[2]~head_lut_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setmon[0]~head_lut_combout\,
	datac => \setmon[1]~head_lut_combout\,
	datad => \setmon[2]~head_lut_combout\,
	combout => \setmon~6_combout\);

-- Location: LCCOMB_X10_Y14_N6
\setmon~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setmon~8_combout\ = (\setmon[2]~head_lut_combout\ & ((\setmon[1]~head_lut_combout\) # ((\setmon[0]~head_lut_combout\)))) # (!\setmon[2]~head_lut_combout\ & (!\setmon[1]~head_lut_combout\ & ((!\setmon[0]~head_lut_combout\) # 
-- (!\setmon[3]~head_lut_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setmon[2]~head_lut_combout\,
	datab => \setmon[1]~head_lut_combout\,
	datac => \setmon[3]~head_lut_combout\,
	datad => \setmon[0]~head_lut_combout\,
	combout => \setmon~8_combout\);

-- Location: LCCOMB_X2_Y21_N6
\setsec~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setsec~9_combout\ = (\setsec~7_combout\ & \Add22~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setsec~7_combout\,
	datad => \Add22~8_combout\,
	combout => \setsec~9_combout\);

-- Location: LCCOMB_X4_Y21_N10
\setsec[4]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setsec[4]~data_lut_combout\ = \setsec[4]~latch_combout\ $ (((\setsec~9_combout\) # ((\Add23~8_combout\ & \UPDOWN~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setsec[4]~latch_combout\,
	datab => \Add23~8_combout\,
	datac => \UPDOWN~input_o\,
	datad => \setsec~9_combout\,
	combout => \setsec[4]~data_lut_combout\);

-- Location: LCCOMB_X16_Y17_N0
\mday~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mday~0_combout\ = (!\year[1]~head_lut_combout\ & !\year[0]~head_lut_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \year[1]~head_lut_combout\,
	datad => \year[0]~head_lut_combout\,
	combout => \mday~0_combout\);

-- Location: LCCOMB_X12_Y15_N4
\Mod1|auto_generated|divider|divider|StageOut[104]~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[104]~82_combout\ = (\year[11]~head_lut_combout\ & \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \year[11]~head_lut_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[104]~82_combout\);

-- Location: LCCOMB_X12_Y15_N22
\Mod1|auto_generated|divider|divider|StageOut[104]~83\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[104]~83_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[104]~83_combout\);

-- Location: LCCOMB_X14_Y15_N24
\Mod1|auto_generated|divider|divider|StageOut[103]~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[103]~84_combout\ = (\year[10]~head_lut_combout\ & \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \year[10]~head_lut_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[103]~84_combout\);

-- Location: LCCOMB_X12_Y15_N20
\Mod1|auto_generated|divider|divider|StageOut[103]~85\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[103]~85_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~6_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~6_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[103]~85_combout\);

-- Location: LCCOMB_X12_Y15_N6
\Mod1|auto_generated|divider|divider|StageOut[102]~86\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[102]~86_combout\ = (\year[9]~head_lut_combout\ & \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \year[9]~head_lut_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[102]~86_combout\);

-- Location: LCCOMB_X12_Y15_N0
\Mod1|auto_generated|divider|divider|StageOut[102]~87\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[102]~87_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~4_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[102]~87_combout\);

-- Location: LCCOMB_X14_Y15_N2
\Mod1|auto_generated|divider|divider|StageOut[101]~88\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[101]~88_combout\ = (\year[8]~head_lut_combout\ & \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \year[8]~head_lut_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[101]~88_combout\);

-- Location: LCCOMB_X12_Y15_N2
\Mod1|auto_generated|divider|divider|StageOut[101]~89\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[101]~89_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~2_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[101]~89_combout\);

-- Location: LCCOMB_X14_Y15_N30
\Mod1|auto_generated|divider|divider|StageOut[100]~90\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[100]~90_combout\ = (\year[7]~head_lut_combout\ & \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \year[7]~head_lut_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[100]~90_combout\);

-- Location: LCCOMB_X14_Y15_N20
\Mod1|auto_generated|divider|divider|StageOut[100]~91\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[100]~91_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~0_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~0_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[100]~91_combout\);

-- Location: LCCOMB_X14_Y15_N26
\Mod1|auto_generated|divider|divider|StageOut[99]~92\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[99]~92_combout\ = (\year[6]~head_lut_combout\ & \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \year[6]~head_lut_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[99]~92_combout\);

-- Location: LCCOMB_X14_Y15_N28
\Mod1|auto_generated|divider|divider|StageOut[99]~93\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[99]~93_combout\ = (\year[6]~head_lut_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \year[6]~head_lut_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[99]~93_combout\);

-- Location: LCCOMB_X14_Y15_N18
\Mod1|auto_generated|divider|divider|StageOut[117]~94\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[117]~94_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[117]~94_combout\);

-- Location: LCCOMB_X15_Y15_N24
\Mod1|auto_generated|divider|divider|StageOut[116]~95\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[116]~95_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[116]~95_combout\);

-- Location: LCCOMB_X14_Y15_N0
\Mod1|auto_generated|divider|divider|StageOut[115]~96\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[115]~96_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[115]~96_combout\);

-- Location: LCCOMB_X14_Y15_N22
\Mod1|auto_generated|divider|divider|StageOut[114]~97\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[114]~97_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~4_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[114]~97_combout\);

-- Location: LCCOMB_X15_Y15_N18
\Mod1|auto_generated|divider|divider|StageOut[113]~98\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[113]~98_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~2_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[113]~98_combout\);

-- Location: LCCOMB_X15_Y15_N20
\Mod1|auto_generated|divider|divider|StageOut[112]~99\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[112]~99_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & \year[6]~head_lut_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	datad => \year[6]~head_lut_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[112]~99_combout\);

-- Location: LCCOMB_X15_Y15_N26
\Mod1|auto_generated|divider|divider|StageOut[112]~100\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[112]~100_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~0_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[112]~100_combout\);

-- Location: LCCOMB_X15_Y15_N0
\Mod1|auto_generated|divider|divider|StageOut[111]~101\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[111]~101_combout\ = (\year[5]~head_lut_combout\ & \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \year[5]~head_lut_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[111]~101_combout\);

-- Location: LCCOMB_X16_Y15_N2
\Mod1|auto_generated|divider|divider|StageOut[98]~102\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[98]~102_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & \year[5]~head_lut_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	datad => \year[5]~head_lut_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[98]~102_combout\);

-- Location: LCCOMB_X16_Y15_N8
\Mod1|auto_generated|divider|divider|StageOut[98]~103\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[98]~103_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & \year[5]~head_lut_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	datad => \year[5]~head_lut_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[98]~103_combout\);

-- Location: LCCOMB_X15_Y15_N30
\Mod1|auto_generated|divider|divider|StageOut[111]~104\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[111]~104_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~14_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[111]~104_combout\);

-- Location: LCCOMB_X16_Y15_N18
\Equal13~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Equal13~0_combout\ = (!\Mod1|auto_generated|divider|divider|StageOut[124]~139_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[129]~129_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[130]~128_combout\ & 
-- !\Mod1|auto_generated|divider|divider|StageOut[125]~138_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[124]~139_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[129]~129_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[130]~128_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[125]~138_combout\,
	combout => \Equal13~0_combout\);

-- Location: LCCOMB_X14_Y16_N16
\Mod1|auto_generated|divider|divider|StageOut[110]~105\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[110]~105_combout\ = (\year[4]~head_lut_combout\ & \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \year[4]~head_lut_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[110]~105_combout\);

-- Location: LCCOMB_X14_Y16_N26
\Mod1|auto_generated|divider|divider|StageOut[97]~106\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[97]~106_combout\ = (\year[4]~head_lut_combout\ & \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \year[4]~head_lut_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[97]~106_combout\);

-- Location: LCCOMB_X14_Y16_N28
\Mod1|auto_generated|divider|divider|StageOut[97]~107\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[97]~107_combout\ = (\year[4]~head_lut_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \year[4]~head_lut_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[97]~107_combout\);

-- Location: LCCOMB_X14_Y16_N22
\Mod1|auto_generated|divider|divider|StageOut[110]~108\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[110]~108_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~16_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~16_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[110]~108_combout\);

-- Location: LCCOMB_X14_Y16_N12
\Mod1|auto_generated|divider|divider|StageOut[109]~109\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[109]~109_combout\ = (\year[3]~head_lut_combout\ & \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \year[3]~head_lut_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[109]~109_combout\);

-- Location: LCCOMB_X14_Y16_N10
\Mod1|auto_generated|divider|divider|StageOut[96]~110\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[96]~110_combout\ = (\year[3]~head_lut_combout\ & \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \year[3]~head_lut_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[96]~110_combout\);

-- Location: LCCOMB_X14_Y16_N8
\Mod1|auto_generated|divider|divider|StageOut[96]~111\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[96]~111_combout\ = (\year[3]~head_lut_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \year[3]~head_lut_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[96]~111_combout\);

-- Location: LCCOMB_X14_Y16_N30
\Mod1|auto_generated|divider|divider|StageOut[109]~112\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[109]~112_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & \Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[109]~112_combout\);

-- Location: LCCOMB_X19_Y15_N4
\Equal13~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Equal13~1_combout\ = (!\Mod1|auto_generated|divider|divider|StageOut[128]~130_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[127]~131_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[122]~141_combout\ & 
-- !\Mod1|auto_generated|divider|divider|StageOut[123]~140_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[128]~130_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[127]~131_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[122]~141_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[123]~140_combout\,
	combout => \Equal13~1_combout\);

-- Location: LCCOMB_X19_Y15_N2
\Mod1|auto_generated|divider|divider|StageOut[121]~113\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[121]~113_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & \year[2]~head_lut_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datad => \year[2]~head_lut_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[121]~113_combout\);

-- Location: LCCOMB_X16_Y15_N12
\Mod1|auto_generated|divider|divider|StageOut[130]~114\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[130]~114_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & \Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[130]~114_combout\);

-- Location: LCCOMB_X17_Y15_N0
\Mod1|auto_generated|divider|divider|StageOut[129]~115\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[129]~115_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[129]~115_combout\);

-- Location: LCCOMB_X16_Y15_N26
\Equal13~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Equal13~2_combout\ = (!\Mod1|auto_generated|divider|divider|StageOut[130]~114_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[121]~113_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[129]~115_combout\ & 
-- !\Mod1|auto_generated|divider|divider|StageOut[126]~132_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[130]~114_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[121]~113_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[129]~115_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[126]~132_combout\,
	combout => \Equal13~2_combout\);

-- Location: LCCOMB_X16_Y15_N20
\Equal13~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Equal13~3_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\) # ((!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~0_combout\ & (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~2_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~0_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~2_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~16_combout\,
	combout => \Equal13~3_combout\);

-- Location: LCCOMB_X16_Y15_N14
\Mod1|auto_generated|divider|divider|StageOut[128]~116\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[128]~116_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & \Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[128]~116_combout\);

-- Location: LCCOMB_X16_Y15_N16
\Mod1|auto_generated|divider|divider|StageOut[127]~117\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[127]~117_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & \Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[127]~117_combout\);

-- Location: LCCOMB_X16_Y15_N30
\Mod1|auto_generated|divider|divider|StageOut[126]~118\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[126]~118_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~4_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[126]~118_combout\);

-- Location: LCCOMB_X16_Y15_N0
\Mod1|auto_generated|divider|divider|StageOut[125]~119\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[125]~119_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~2_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[125]~119_combout\);

-- Location: LCCOMB_X17_Y15_N6
\Mod1|auto_generated|divider|divider|StageOut[124]~120\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[124]~120_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~0_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~0_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[124]~120_combout\);

-- Location: LCCOMB_X17_Y15_N4
\Mod1|auto_generated|divider|divider|StageOut[123]~121\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[123]~121_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~16_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[123]~121_combout\);

-- Location: LCCOMB_X19_Y15_N28
\Mod1|auto_generated|divider|divider|StageOut[122]~122\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[122]~122_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[122]~122_combout\);

-- Location: LCCOMB_X20_Y15_N24
\Mod1|auto_generated|divider|divider|StageOut[108]~123\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[108]~123_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & \year[2]~head_lut_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	datad => \year[2]~head_lut_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[108]~123_combout\);

-- Location: LCCOMB_X19_Y15_N14
\Mod1|auto_generated|divider|divider|StageOut[108]~124\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[108]~124_combout\ = (\year[2]~head_lut_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \year[2]~head_lut_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[108]~124_combout\);

-- Location: LCCOMB_X19_Y15_N8
\Mod1|auto_generated|divider|divider|StageOut[121]~125\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[121]~125_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & \Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[121]~125_combout\);

-- Location: LCCOMB_X19_Y15_N10
\Equal13~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Equal13~4_combout\ = (\Equal13~3_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[122]~122_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[121]~125_combout\ & 
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal13~3_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[122]~122_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[121]~125_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \Equal13~4_combout\);

-- Location: LCCOMB_X19_Y15_N24
\Equal13~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Equal13~5_combout\ = (!\Mod1|auto_generated|divider|divider|StageOut[127]~117_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[128]~116_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[126]~118_combout\ & \Equal13~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[127]~117_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[128]~116_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[126]~118_combout\,
	datad => \Equal13~4_combout\,
	combout => \Equal13~5_combout\);

-- Location: LCCOMB_X19_Y15_N6
\Equal13~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Equal13~6_combout\ = (\Equal13~2_combout\ & (\Equal13~1_combout\ & (\Equal13~0_combout\ & \Equal13~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal13~2_combout\,
	datab => \Equal13~1_combout\,
	datac => \Equal13~0_combout\,
	datad => \Equal13~5_combout\,
	combout => \Equal13~6_combout\);

-- Location: LCCOMB_X15_Y18_N24
\Mod0|auto_generated|divider|divider|StageOut[78]~112\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[78]~112_combout\ = (\year[11]~head_lut_combout\ & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \year[11]~head_lut_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[78]~112_combout\);

-- Location: LCCOMB_X16_Y18_N30
\Mod0|auto_generated|divider|divider|StageOut[78]~113\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[78]~113_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[78]~113_combout\);

-- Location: LCCOMB_X20_Y18_N4
\Mod0|auto_generated|divider|divider|StageOut[77]~114\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[77]~114_combout\ = (\year[10]~head_lut_combout\ & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \year[10]~head_lut_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[77]~114_combout\);

-- Location: LCCOMB_X16_Y18_N0
\Mod0|auto_generated|divider|divider|StageOut[77]~115\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[77]~115_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[77]~115_combout\);

-- Location: LCCOMB_X20_Y18_N22
\Mod0|auto_generated|divider|divider|StageOut[76]~116\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[76]~116_combout\ = (\year[9]~head_lut_combout\ & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \year[9]~head_lut_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[76]~116_combout\);

-- Location: LCCOMB_X20_Y18_N0
\Mod0|auto_generated|divider|divider|StageOut[76]~117\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[76]~117_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[76]~117_combout\);

-- Location: LCCOMB_X20_Y18_N26
\Mod0|auto_generated|divider|divider|StageOut[75]~118\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[75]~118_combout\ = (\year[8]~head_lut_combout\ & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \year[8]~head_lut_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[75]~118_combout\);

-- Location: LCCOMB_X15_Y18_N20
\Mod0|auto_generated|divider|divider|StageOut[75]~119\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[75]~119_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[75]~119_combout\);

-- Location: LCCOMB_X20_Y18_N6
\Mod0|auto_generated|divider|divider|StageOut[74]~120\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[74]~120_combout\ = (\year[7]~head_lut_combout\ & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \year[7]~head_lut_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[74]~120_combout\);

-- Location: LCCOMB_X20_Y18_N24
\Mod0|auto_generated|divider|divider|StageOut[74]~121\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[74]~121_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[74]~121_combout\);

-- Location: LCCOMB_X20_Y18_N30
\Mod0|auto_generated|divider|divider|StageOut[73]~122\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[73]~122_combout\ = (\year[6]~head_lut_combout\ & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \year[6]~head_lut_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[73]~122_combout\);

-- Location: LCCOMB_X16_Y18_N2
\Mod0|auto_generated|divider|divider|StageOut[73]~123\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[73]~123_combout\ = (\year[6]~head_lut_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \year[6]~head_lut_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[73]~123_combout\);

-- Location: LCCOMB_X21_Y18_N28
\Mod0|auto_generated|divider|divider|StageOut[91]~124\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[91]~124_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[91]~124_combout\);

-- Location: LCCOMB_X21_Y18_N22
\Mod0|auto_generated|divider|divider|StageOut[90]~125\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[90]~125_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[90]~125_combout\);

-- Location: LCCOMB_X21_Y18_N24
\Mod0|auto_generated|divider|divider|StageOut[89]~126\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[89]~126_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[89]~126_combout\);

-- Location: LCCOMB_X21_Y18_N2
\Mod0|auto_generated|divider|divider|StageOut[88]~127\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[88]~127_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[88]~127_combout\);

-- Location: LCCOMB_X21_Y18_N0
\Mod0|auto_generated|divider|divider|StageOut[87]~128\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[87]~128_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[87]~128_combout\);

-- Location: LCCOMB_X21_Y18_N30
\Mod0|auto_generated|divider|divider|StageOut[86]~129\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[86]~129_combout\ = (\year[6]~head_lut_combout\ & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \year[6]~head_lut_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[86]~129_combout\);

-- Location: LCCOMB_X20_Y18_N28
\Mod0|auto_generated|divider|divider|StageOut[86]~130\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[86]~130_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[86]~130_combout\);

-- Location: LCCOMB_X21_Y18_N4
\Mod0|auto_generated|divider|divider|StageOut[85]~131\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[85]~131_combout\ = (\year[5]~head_lut_combout\ & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \year[5]~head_lut_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[85]~131_combout\);

-- Location: LCCOMB_X19_Y17_N22
\Mod0|auto_generated|divider|divider|StageOut[72]~132\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[72]~132_combout\ = (\year[5]~head_lut_combout\ & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \year[5]~head_lut_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[72]~132_combout\);

-- Location: LCCOMB_X19_Y17_N12
\Mod0|auto_generated|divider|divider|StageOut[72]~133\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[72]~133_combout\ = (\year[5]~head_lut_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \year[5]~head_lut_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[72]~133_combout\);

-- Location: LCCOMB_X21_Y18_N26
\Mod0|auto_generated|divider|divider|StageOut[85]~134\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[85]~134_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[85]~134_combout\);

-- Location: LCCOMB_X22_Y18_N10
\Mod0|auto_generated|divider|divider|StageOut[104]~135\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[104]~135_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[104]~135_combout\);

-- Location: LCCOMB_X22_Y18_N16
\Mod0|auto_generated|divider|divider|StageOut[103]~136\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[103]~136_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[103]~136_combout\);

-- Location: LCCOMB_X22_Y18_N14
\Mod0|auto_generated|divider|divider|StageOut[102]~137\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[102]~137_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[102]~137_combout\);

-- Location: LCCOMB_X24_Y18_N20
\Mod0|auto_generated|divider|divider|StageOut[101]~138\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[101]~138_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[101]~138_combout\);

-- Location: LCCOMB_X22_Y18_N8
\Mod0|auto_generated|divider|divider|StageOut[100]~139\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[100]~139_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[100]~139_combout\);

-- Location: LCCOMB_X23_Y18_N28
\Mod0|auto_generated|divider|divider|StageOut[99]~140\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[99]~140_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[99]~140_combout\);

-- Location: LCCOMB_X22_Y18_N2
\Mod0|auto_generated|divider|divider|StageOut[98]~141\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[98]~141_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[98]~141_combout\);

-- Location: LCCOMB_X23_Y18_N26
\Mod0|auto_generated|divider|divider|StageOut[97]~142\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[97]~142_combout\ = (\year[4]~head_lut_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \year[4]~head_lut_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[97]~142_combout\);

-- Location: LCCOMB_X22_Y17_N22
\Mod0|auto_generated|divider|divider|StageOut[84]~143\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[84]~143_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \year[4]~head_lut_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \year[4]~head_lut_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[84]~143_combout\);

-- Location: LCCOMB_X22_Y17_N20
\Mod0|auto_generated|divider|divider|StageOut[84]~144\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[84]~144_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \year[4]~head_lut_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \year[4]~head_lut_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[84]~144_combout\);

-- Location: LCCOMB_X23_Y18_N4
\Mod0|auto_generated|divider|divider|StageOut[97]~145\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[97]~145_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[97]~145_combout\);

-- Location: LCCOMB_X23_Y18_N6
\Mod0|auto_generated|divider|divider|StageOut[117]~146\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[117]~146_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[117]~146_combout\);

-- Location: LCCOMB_X22_Y17_N26
\Mod0|auto_generated|divider|divider|StageOut[116]~147\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[116]~147_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[116]~147_combout\);

-- Location: LCCOMB_X24_Y18_N18
\Mod0|auto_generated|divider|divider|StageOut[115]~148\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[115]~148_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[115]~148_combout\);

-- Location: LCCOMB_X23_Y18_N30
\Mod0|auto_generated|divider|divider|StageOut[114]~149\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[114]~149_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[114]~149_combout\);

-- Location: LCCOMB_X24_Y18_N0
\Mod0|auto_generated|divider|divider|StageOut[113]~150\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[113]~150_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[113]~150_combout\);

-- Location: LCCOMB_X22_Y17_N28
\Mod0|auto_generated|divider|divider|StageOut[112]~151\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[112]~151_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[112]~151_combout\);

-- Location: LCCOMB_X22_Y17_N6
\Mod0|auto_generated|divider|divider|StageOut[111]~152\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[111]~152_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[111]~152_combout\);

-- Location: LCCOMB_X23_Y17_N0
\Mod0|auto_generated|divider|divider|StageOut[110]~153\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[110]~153_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[110]~153_combout\);

-- Location: LCCOMB_X23_Y17_N2
\Mod0|auto_generated|divider|divider|StageOut[109]~154\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[109]~154_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \year[3]~head_lut_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \year[3]~head_lut_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[109]~154_combout\);

-- Location: LCCOMB_X22_Y18_N0
\Mod0|auto_generated|divider|divider|StageOut[96]~155\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[96]~155_combout\ = (\year[3]~head_lut_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \year[3]~head_lut_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[96]~155_combout\);

-- Location: LCCOMB_X22_Y18_N22
\Mod0|auto_generated|divider|divider|StageOut[96]~156\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[96]~156_combout\ = (\year[3]~head_lut_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \year[3]~head_lut_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[96]~156_combout\);

-- Location: LCCOMB_X22_Y18_N28
\Mod0|auto_generated|divider|divider|StageOut[109]~157\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[109]~157_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[109]~157_combout\);

-- Location: LCCOMB_X24_Y17_N6
\Mod0|auto_generated|divider|divider|StageOut[130]~158\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[130]~158_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[130]~158_combout\);

-- Location: LCCOMB_X24_Y17_N20
\Mod0|auto_generated|divider|divider|StageOut[129]~159\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[129]~159_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[129]~159_combout\);

-- Location: LCCOMB_X24_Y17_N22
\Mod0|auto_generated|divider|divider|StageOut[128]~160\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[128]~160_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[128]~160_combout\);

-- Location: LCCOMB_X24_Y17_N12
\Mod0|auto_generated|divider|divider|StageOut[127]~161\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[127]~161_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[127]~161_combout\);

-- Location: LCCOMB_X24_Y17_N2
\Mod0|auto_generated|divider|divider|StageOut[126]~162\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[126]~162_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[126]~162_combout\);

-- Location: LCCOMB_X24_Y17_N8
\Mod0|auto_generated|divider|divider|StageOut[125]~163\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[125]~163_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[125]~163_combout\);

-- Location: LCCOMB_X24_Y17_N30
\Mod0|auto_generated|divider|divider|StageOut[124]~164\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[124]~164_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[124]~164_combout\);

-- Location: LCCOMB_X24_Y17_N28
\Mod0|auto_generated|divider|divider|StageOut[123]~165\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[123]~165_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[123]~165_combout\);

-- Location: LCCOMB_X23_Y17_N28
\Mod0|auto_generated|divider|divider|StageOut[122]~166\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[122]~166_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[122]~166_combout\);

-- Location: LCCOMB_X23_Y17_N6
\Mod0|auto_generated|divider|divider|StageOut[121]~167\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[121]~167_combout\ = (\year[2]~head_lut_combout\ & \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \year[2]~head_lut_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[121]~167_combout\);

-- Location: LCCOMB_X24_Y17_N18
\Mod0|auto_generated|divider|divider|StageOut[108]~168\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[108]~168_combout\ = (\year[2]~head_lut_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \year[2]~head_lut_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[108]~168_combout\);

-- Location: LCCOMB_X24_Y17_N4
\Mod0|auto_generated|divider|divider|StageOut[108]~169\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[108]~169_combout\ = (\year[2]~head_lut_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \year[2]~head_lut_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[108]~169_combout\);

-- Location: LCCOMB_X23_Y17_N4
\Mod0|auto_generated|divider|divider|StageOut[121]~170\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[121]~170_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[121]~170_combout\);

-- Location: LCCOMB_X24_Y16_N8
\mday~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mday~1_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\) # ((\year[1]~head_lut_combout\) # ((\Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\) # 
-- (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	datab => \year[1]~head_lut_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	combout => \mday~1_combout\);

-- Location: LCCOMB_X23_Y16_N4
\mday~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mday~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\) # ((\Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\) # ((\mday~1_combout\) # 
-- (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\,
	datac => \mday~1_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\,
	combout => \mday~2_combout\);

-- Location: LCCOMB_X23_Y16_N6
\mday~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mday~3_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\) # ((\mday~2_combout\) # (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datac => \mday~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \mday~3_combout\);

-- Location: LCCOMB_X23_Y16_N0
\mday~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mday~4_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\) # ((\Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\) 
-- # (\mday~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\,
	datad => \mday~3_combout\,
	combout => \mday~4_combout\);

-- Location: LCCOMB_X17_Y15_N2
\Equal13~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Equal13~7_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~14_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~14_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~10_combout\,
	combout => \Equal13~7_combout\);

-- Location: LCCOMB_X17_Y15_N8
\Equal13~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Equal13~8_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~2_combout\ & (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~6_combout\ & (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~4_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~2_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~6_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~4_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~8_combout\,
	combout => \Equal13~8_combout\);

-- Location: LCCOMB_X19_Y15_N20
\Equal13~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Equal13~9_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~18_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~18_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~0_combout\,
	combout => \Equal13~9_combout\);

-- Location: LCCOMB_X20_Y15_N18
\Mod1|auto_generated|divider|divider|StageOut[120]~126\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[120]~126_combout\ = (\year[1]~head_lut_combout\ & \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \year[1]~head_lut_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[120]~126_combout\);

-- Location: LCCOMB_X19_Y15_N26
\Mod1|auto_generated|divider|divider|StageOut[120]~127\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[120]~127_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & \year[1]~head_lut_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datad => \year[1]~head_lut_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[120]~127_combout\);

-- Location: LCCOMB_X19_Y15_N0
\Equal13~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Equal13~10_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~20_combout\ & (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\ & (\Equal13~8_combout\ & \Equal13~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~20_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\,
	datac => \Equal13~8_combout\,
	datad => \Equal13~9_combout\,
	combout => \Equal13~10_combout\);

-- Location: LCCOMB_X23_Y16_N2
\mday~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mday~5_combout\ = (\Equal13~6_combout\) # ((\mday~4_combout\) # ((\Equal13~7_combout\ & \Equal13~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal13~6_combout\,
	datab => \Equal13~7_combout\,
	datac => \Equal13~10_combout\,
	datad => \mday~4_combout\,
	combout => \mday~5_combout\);

-- Location: LCCOMB_X24_Y18_N30
\mday~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mday~6_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[128]~185_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[129]~184_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[130]~183_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[127]~186_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[128]~185_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[129]~184_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[130]~183_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[127]~186_combout\,
	combout => \mday~6_combout\);

-- Location: LCCOMB_X24_Y17_N14
\mday~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mday~7_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & (\year[2]~head_lut_combout\)) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- (((\Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\) # (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \year[2]~head_lut_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	combout => \mday~7_combout\);

-- Location: LCCOMB_X24_Y17_N0
\mday~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mday~8_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[128]~160_combout\) # ((\mday~7_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[126]~162_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[127]~161_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[128]~160_combout\,
	datab => \mday~7_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[126]~162_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[127]~161_combout\,
	combout => \mday~8_combout\);

-- Location: LCCOMB_X24_Y17_N10
\mday~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mday~9_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\) # ((\Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\) # 
-- (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	combout => \mday~9_combout\);

-- Location: LCCOMB_X24_Y17_N16
\mday~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mday~10_combout\ = (\mday~9_combout\) # ((\mday~8_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[122]~166_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[121]~170_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mday~9_combout\,
	datab => \mday~8_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[122]~166_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[121]~170_combout\,
	combout => \mday~10_combout\);

-- Location: LCCOMB_X22_Y17_N24
\mday~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mday~11_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[122]~199_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[124]~189_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[125]~188_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[123]~190_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[122]~199_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[124]~189_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[125]~188_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[123]~190_combout\,
	combout => \mday~11_combout\);

-- Location: LCCOMB_X24_Y17_N26
\mday~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mday~12_combout\ = (\mday~11_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[126]~187_combout\) # ((\mday~6_combout\) # (\mday~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mday~11_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[126]~187_combout\,
	datac => \mday~6_combout\,
	datad => \mday~10_combout\,
	combout => \mday~12_combout\);

-- Location: LCCOMB_X23_Y16_N30
\mday~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mday~13_combout\ = (\mday~0_combout\ & ((\mday~5_combout\) # ((\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \mday~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mday~0_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \mday~12_combout\,
	datad => \mday~5_combout\,
	combout => \mday~13_combout\);

-- Location: LCCOMB_X8_Y14_N6
\Equal0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Equal0~1_combout\ = (!\mon[2]~head_lut_combout\ & (\mon[1]~head_lut_combout\ & (!\mon[3]~head_lut_combout\ & !\mon[0]~head_lut_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mon[2]~head_lut_combout\,
	datab => \mon[1]~head_lut_combout\,
	datac => \mon[3]~head_lut_combout\,
	datad => \mon[0]~head_lut_combout\,
	combout => \Equal0~1_combout\);

-- Location: LCCOMB_X19_Y12_N2
\Mod10|auto_generated|divider|divider|StageOut[141]~145\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|StageOut[141]~145_combout\ = (\Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & ((\Mod10|auto_generated|divider|divider|StageOut[128]~152_combout\) # 
-- ((\Mod10|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\ & !\Mod10|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod10|auto_generated|divider|divider|StageOut[128]~152_combout\,
	datab => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\,
	datac => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datad => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \Mod10|auto_generated|divider|divider|StageOut[141]~145_combout\);

-- Location: LCCOMB_X20_Y12_N30
\Mod11|auto_generated|divider|divider|StageOut[76]~177\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[76]~177_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\Mod10|auto_generated|divider|divider|StageOut[141]~145_combout\) # 
-- ((\Mod10|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\ & !\Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\,
	datab => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datac => \Mod11|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Mod10|auto_generated|divider|divider|StageOut[141]~145_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[76]~177_combout\);

-- Location: LCCOMB_X20_Y10_N12
\Mod11|auto_generated|divider|divider|StageOut[89]~183\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[89]~183_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Mod11|auto_generated|divider|divider|StageOut[76]~177_combout\) # 
-- ((!\Mod11|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \Mod11|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|StageOut[76]~177_combout\,
	datab => \Mod11|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \Mod11|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[89]~183_combout\);

-- Location: LCCOMB_X20_Y11_N26
\Mod11|auto_generated|divider|divider|StageOut[85]~188\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[85]~188_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Mod11|auto_generated|divider|divider|StageOut[72]~187_combout\) # 
-- ((!\Mod11|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \Mod11|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \Mod11|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\,
	datac => \Mod11|auto_generated|divider|divider|StageOut[72]~187_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[85]~188_combout\);

-- Location: LCCOMB_X20_Y10_N16
\Mod11|auto_generated|divider|divider|StageOut[102]~192\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[102]~192_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\Mod11|auto_generated|divider|divider|StageOut[89]~183_combout\) # 
-- ((!\Mod11|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \Mod11|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \Mod11|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datac => \Mod11|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \Mod11|auto_generated|divider|divider|StageOut[89]~183_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[102]~192_combout\);

-- Location: LCCOMB_X21_Y12_N4
\Mod11|auto_generated|divider|divider|StageOut[117]~198\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[117]~198_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\Mod11|auto_generated|divider|divider|StageOut[104]~190_combout\) # 
-- ((!\Mod11|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \Mod11|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datab => \Mod11|auto_generated|divider|divider|StageOut[104]~190_combout\,
	datac => \Mod11|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[117]~198_combout\);

-- Location: LCCOMB_X20_Y10_N10
\Mod11|auto_generated|divider|divider|StageOut[115]~200\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[115]~200_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\Mod11|auto_generated|divider|divider|StageOut[102]~192_combout\) # 
-- ((!\Mod11|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \Mod11|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datab => \Mod11|auto_generated|divider|divider|StageOut[102]~192_combout\,
	datac => \Mod11|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[115]~200_combout\);

-- Location: LCCOMB_X22_Y13_N6
\Mod11|auto_generated|divider|divider|StageOut[126]~212\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[126]~212_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\Mod11|auto_generated|divider|divider|StageOut[113]~202_combout\) # 
-- ((\Mod11|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ & !\Mod11|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	datab => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \Mod11|auto_generated|divider|divider|StageOut[113]~202_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[126]~212_combout\);

-- Location: LCCOMB_X24_Y10_N10
\Mod12|auto_generated|divider|divider|StageOut[50]~190\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[50]~190_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod12|auto_generated|divider|divider|StageOut[37]~186_combout\) # 
-- ((\Mod12|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\Mod12|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datab => \Mod12|auto_generated|divider|divider|StageOut[37]~186_combout\,
	datac => \Mod12|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[50]~190_combout\);

-- Location: LCCOMB_X24_Y10_N6
\Mod12|auto_generated|divider|divider|StageOut[63]~195\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[63]~195_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod12|auto_generated|divider|divider|StageOut[50]~190_combout\) # 
-- ((!\Mod12|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod12|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Mod12|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datac => \Mod12|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod12|auto_generated|divider|divider|StageOut[50]~190_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[63]~195_combout\);

-- Location: LCCOMB_X24_Y10_N14
\Mod12|auto_generated|divider|divider|StageOut[60]~198\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[60]~198_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod11|auto_generated|divider|divider|StageOut[138]~224_combout\) # 
-- ((!\Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \Mod11|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|StageOut[138]~224_combout\,
	datab => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \Mod12|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[60]~198_combout\);

-- Location: LCCOMB_X27_Y10_N12
\Mod12|auto_generated|divider|divider|StageOut[78]~199\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[78]~199_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod12|auto_generated|divider|divider|StageOut[65]~193_combout\) # 
-- ((!\Mod12|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod12|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|StageOut[65]~193_combout\,
	datab => \Mod12|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod12|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[78]~199_combout\);

-- Location: LCCOMB_X28_Y10_N26
\Mod12|auto_generated|divider|divider|StageOut[76]~201\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[76]~201_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod12|auto_generated|divider|divider|StageOut[63]~195_combout\) # 
-- ((!\Mod12|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod12|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|StageOut[63]~195_combout\,
	datab => \Mod12|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod12|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[76]~201_combout\);

-- Location: LCCOMB_X26_Y11_N26
\Mod12|auto_generated|divider|divider|StageOut[85]~212\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[85]~212_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod12|auto_generated|divider|divider|StageOut[72]~205_combout\) # 
-- ((\Mod12|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ & !\Mod12|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\,
	datab => \Mod12|auto_generated|divider|divider|StageOut[72]~205_combout\,
	datac => \Mod12|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[85]~212_combout\);

-- Location: LCCOMB_X28_Y10_N10
\Mod12|auto_generated|divider|divider|StageOut[100]~218\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[100]~218_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod12|auto_generated|divider|divider|StageOut[87]~210_combout\) # 
-- ((!\Mod12|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod12|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \Mod12|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datac => \Mod12|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod12|auto_generated|divider|divider|StageOut[87]~210_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[100]~218_combout\);

-- Location: LCCOMB_X26_Y11_N14
\Mod12|auto_generated|divider|divider|StageOut[98]~220\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[98]~220_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod12|auto_generated|divider|divider|StageOut[85]~212_combout\) # 
-- ((\Mod12|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ & !\Mod12|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datab => \Mod12|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Mod12|auto_generated|divider|divider|StageOut[85]~212_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[98]~220_combout\);

-- Location: LCCOMB_X26_Y11_N10
\Mod12|auto_generated|divider|divider|StageOut[111]~229\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[111]~229_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod12|auto_generated|divider|divider|StageOut[98]~220_combout\) # 
-- ((\Mod12|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & !\Mod12|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|StageOut[98]~220_combout\,
	datab => \Mod12|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datac => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[111]~229_combout\);

-- Location: LCCOMB_X26_Y11_N12
\Mod12|auto_generated|divider|divider|StageOut[110]~230\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[110]~230_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod12|auto_generated|divider|divider|StageOut[97]~221_combout\) # 
-- ((\Mod12|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ & !\Mod12|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|StageOut[97]~221_combout\,
	datab => \Mod12|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datac => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[110]~230_combout\);

-- Location: LCCOMB_X27_Y10_N16
\Mod12|auto_generated|divider|divider|StageOut[130]~233\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[130]~233_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod12|auto_generated|divider|divider|StageOut[117]~223_combout\) # 
-- ((!\Mod12|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod12|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	datac => \Mod12|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod12|auto_generated|divider|divider|StageOut[117]~223_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[130]~233_combout\);

-- Location: LCCOMB_X27_Y10_N18
\Mod12|auto_generated|divider|divider|StageOut[129]~234\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[129]~234_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod12|auto_generated|divider|divider|StageOut[116]~224_combout\) # 
-- ((!\Mod12|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod12|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \Mod12|auto_generated|divider|divider|StageOut[116]~224_combout\,
	datac => \Mod12|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[129]~234_combout\);

-- Location: LCCOMB_X27_Y13_N14
\Mod12|auto_generated|divider|divider|StageOut[125]~238\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[125]~238_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod12|auto_generated|divider|divider|StageOut[112]~228_combout\) # 
-- ((!\Mod12|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod12|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	datac => \Mod12|auto_generated|divider|divider|StageOut[112]~228_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[125]~238_combout\);

-- Location: LCCOMB_X27_Y13_N8
\Mod12|auto_generated|divider|divider|StageOut[124]~239\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[124]~239_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod12|auto_generated|divider|divider|StageOut[111]~229_combout\) # 
-- ((!\Mod12|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod12|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datac => \Mod12|auto_generated|divider|divider|StageOut[111]~229_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[124]~239_combout\);

-- Location: LCCOMB_X20_Y8_N0
\Mod11|auto_generated|divider|divider|StageOut[133]~229\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[133]~229_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\Mod11|auto_generated|divider|divider|StageOut[120]~230_combout\) # 
-- ((\Mod11|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\ & !\Mod11|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\,
	datab => \Mod11|auto_generated|divider|divider|StageOut[120]~230_combout\,
	datac => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[133]~229_combout\);

-- Location: LCCOMB_X21_Y16_N30
\Mod23|auto_generated|divider|divider|StageOut[40]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod23|auto_generated|divider|divider|StageOut[40]~46_combout\ = (!\Mod23|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Mod23|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- \Mod23|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod23|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Mod23|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod23|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	combout => \Mod23|auto_generated|divider|divider|StageOut[40]~46_combout\);

-- Location: LCCOMB_X9_Y27_N4
\Mod6|auto_generated|divider|divider|StageOut[40]~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|StageOut[40]~64_combout\ = (\Mod6|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod6|auto_generated|divider|divider|StageOut[32]~67_combout\) # 
-- ((\Mod6|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & !\Mod6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod6|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \Mod6|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datac => \Mod6|auto_generated|divider|divider|StageOut[32]~67_combout\,
	datad => \Mod6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod6|auto_generated|divider|divider|StageOut[40]~64_combout\);

-- Location: LCCOMB_X9_Y27_N2
\Mod6|auto_generated|divider|divider|StageOut[39]~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|StageOut[39]~65_combout\ = (\Mod6|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod6|auto_generated|divider|divider|StageOut[31]~68_combout\) # 
-- ((\Mod6|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Mod6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod6|auto_generated|divider|divider|StageOut[31]~68_combout\,
	datab => \Mod6|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datac => \Mod6|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod6|auto_generated|divider|divider|StageOut[39]~65_combout\);

-- Location: LCCOMB_X27_Y20_N4
\Mod19|auto_generated|divider|divider|StageOut[39]~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod19|auto_generated|divider|divider|StageOut[39]~65_combout\ = (\Mod19|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod19|auto_generated|divider|divider|StageOut[31]~68_combout\) # 
-- ((!\Mod19|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod19|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod19|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Mod19|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datac => \Mod19|auto_generated|divider|divider|StageOut[31]~68_combout\,
	datad => \Mod19|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod19|auto_generated|divider|divider|StageOut[39]~65_combout\);

-- Location: LCCOMB_X27_Y20_N6
\Mod19|auto_generated|divider|divider|StageOut[38]~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod19|auto_generated|divider|divider|StageOut[38]~66_combout\ = (\Mod19|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod19|auto_generated|divider|divider|StageOut[30]~69_combout\) # 
-- ((\Mod19|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Mod19|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod19|auto_generated|divider|divider|StageOut[30]~69_combout\,
	datab => \Mod19|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datac => \Mod19|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod19|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod19|auto_generated|divider|divider|StageOut[38]~66_combout\);

-- Location: LCCOMB_X30_Y18_N30
\Mod17|auto_generated|divider|divider|StageOut[39]~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod17|auto_generated|divider|divider|StageOut[39]~65_combout\ = (\Mod17|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod17|auto_generated|divider|divider|StageOut[31]~68_combout\) # 
-- ((\Mod17|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Mod17|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod17|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datab => \Mod17|auto_generated|divider|divider|StageOut[31]~68_combout\,
	datac => \Mod17|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod17|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod17|auto_generated|divider|divider|StageOut[39]~65_combout\);

-- Location: LCCOMB_X31_Y18_N6
\Mod17|auto_generated|divider|divider|StageOut[38]~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod17|auto_generated|divider|divider|StageOut[38]~66_combout\ = (\Mod17|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod17|auto_generated|divider|divider|StageOut[30]~69_combout\) # 
-- ((!\Mod17|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod17|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod17|auto_generated|divider|divider|StageOut[30]~69_combout\,
	datab => \Mod17|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Mod17|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod17|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \Mod17|auto_generated|divider|divider|StageOut[38]~66_combout\);

-- Location: LCCOMB_X33_Y21_N4
\Mod21|auto_generated|divider|divider|StageOut[40]~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod21|auto_generated|divider|divider|StageOut[40]~64_combout\ = (\Mod21|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod21|auto_generated|divider|divider|StageOut[32]~67_combout\) # 
-- ((!\Mod21|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod21|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod21|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Mod21|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datac => \Mod21|auto_generated|divider|divider|StageOut[32]~67_combout\,
	datad => \Mod21|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod21|auto_generated|divider|divider|StageOut[40]~64_combout\);

-- Location: LCCOMB_X32_Y21_N20
\Mod21|auto_generated|divider|divider|StageOut[38]~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod21|auto_generated|divider|divider|StageOut[38]~66_combout\ = (\Mod21|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod21|auto_generated|divider|divider|StageOut[30]~69_combout\) # 
-- ((!\Mod21|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod21|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod21|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Mod21|auto_generated|divider|divider|StageOut[30]~69_combout\,
	datac => \Mod21|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Mod21|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod21|auto_generated|divider|divider|StageOut[38]~66_combout\);

-- Location: LCCOMB_X22_Y20_N4
\Mod15|auto_generated|divider|divider|StageOut[40]~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod15|auto_generated|divider|divider|StageOut[40]~64_combout\ = (\Mod15|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod15|auto_generated|divider|divider|StageOut[32]~67_combout\) # 
-- ((!\Mod15|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod15|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod15|auto_generated|divider|divider|StageOut[32]~67_combout\,
	datab => \Mod15|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Mod15|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datad => \Mod15|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod15|auto_generated|divider|divider|StageOut[40]~64_combout\);

-- Location: LCCOMB_X22_Y20_N6
\Mod15|auto_generated|divider|divider|StageOut[39]~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod15|auto_generated|divider|divider|StageOut[39]~65_combout\ = (\Mod15|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod15|auto_generated|divider|divider|StageOut[31]~68_combout\) # 
-- ((!\Mod15|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod15|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod15|auto_generated|divider|divider|StageOut[31]~68_combout\,
	datab => \Mod15|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Mod15|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Mod15|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod15|auto_generated|divider|divider|StageOut[39]~65_combout\);

-- Location: LCCOMB_X21_Y12_N14
\Div9|auto_generated|divider|divider|StageOut[18]~96\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[18]~96_combout\ = (\Div9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod11|auto_generated|divider|divider|StageOut[143]~219_combout\) # 
-- ((!\Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \Mod11|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datab => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\,
	datac => \Div9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod11|auto_generated|divider|divider|StageOut[143]~219_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[18]~96_combout\);

-- Location: LCCOMB_X23_Y9_N2
\Div9|auto_generated|divider|divider|StageOut[17]~97\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[17]~97_combout\ = (\Div9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod11|auto_generated|divider|divider|StageOut[142]~220_combout\) # 
-- ((\Mod11|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\ & !\Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|StageOut[142]~220_combout\,
	datab => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\,
	datac => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \Div9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[17]~97_combout\);

-- Location: LCCOMB_X22_Y13_N16
\Div9|auto_generated|divider|divider|StageOut[28]~104\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[28]~104_combout\ = (\Div9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Div9|auto_generated|divider|divider|StageOut[22]~101_combout\) # 
-- ((\Div9|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Div9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|StageOut[22]~101_combout\,
	datab => \Div9|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datac => \Div9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[28]~104_combout\);

-- Location: LCCOMB_X22_Y12_N2
\Div9|auto_generated|divider|divider|StageOut[36]~114\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[36]~114_combout\ = (\Div9|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\Div9|auto_generated|divider|divider|StageOut[30]~111_combout\) # 
-- ((!\Div9|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \Div9|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \Div9|auto_generated|divider|divider|StageOut[30]~111_combout\,
	datac => \Div9|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\,
	datad => \Div9|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[36]~114_combout\);

-- Location: LCCOMB_X22_Y12_N8
\Div9|auto_generated|divider|divider|StageOut[43]~116\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[43]~116_combout\ = (\Div9|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\Div9|auto_generated|divider|divider|StageOut[37]~113_combout\) # 
-- ((\Div9|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\Div9|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|StageOut[37]~113_combout\,
	datab => \Div9|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datac => \Div9|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Div9|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[43]~116_combout\);

-- Location: LCCOMB_X22_Y12_N14
\Div9|auto_generated|divider|divider|StageOut[42]~117\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[42]~117_combout\ = (\Div9|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\Div9|auto_generated|divider|divider|StageOut[36]~114_combout\) # 
-- ((!\Div9|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \Div9|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \Div9|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datac => \Div9|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Div9|auto_generated|divider|divider|StageOut[36]~114_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[42]~117_combout\);

-- Location: LCCOMB_X26_Y12_N30
\Div9|auto_generated|divider|divider|StageOut[40]~119\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[40]~119_combout\ = (\Div9|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\Mod11|auto_generated|divider|divider|StageOut[135]~227_combout\) # 
-- ((!\Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \Mod11|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datab => \Mod11|auto_generated|divider|divider|StageOut[135]~227_combout\,
	datac => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	datad => \Div9|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[40]~119_combout\);

-- Location: LCCOMB_X23_Y12_N14
\Div9|auto_generated|divider|divider|StageOut[48]~120\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[48]~120_combout\ = (\Div9|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\Div9|auto_generated|divider|divider|StageOut[42]~117_combout\) # 
-- ((\Div9|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & !\Div9|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|StageOut[42]~117_combout\,
	datab => \Div9|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datac => \Div9|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Div9|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[48]~120_combout\);

-- Location: LCCOMB_X23_Y12_N16
\Div9|auto_generated|divider|divider|StageOut[47]~121\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[47]~121_combout\ = (\Div9|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\Div9|auto_generated|divider|divider|StageOut[41]~118_combout\) # 
-- ((\Div9|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ & !\Div9|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datab => \Div9|auto_generated|divider|divider|StageOut[41]~118_combout\,
	datac => \Div9|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Div9|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[47]~121_combout\);

-- Location: LCCOMB_X26_Y12_N24
\Div9|auto_generated|divider|divider|StageOut[46]~122\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[46]~122_combout\ = (\Div9|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\Div9|auto_generated|divider|divider|StageOut[40]~119_combout\) # 
-- ((\Div9|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\ & !\Div9|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|StageOut[40]~119_combout\,
	datab => \Div9|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\,
	datac => \Div9|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Div9|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[46]~122_combout\);

-- Location: LCCOMB_X24_Y12_N12
\Div9|auto_generated|divider|divider|StageOut[45]~123\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[45]~123_combout\ = (\Div9|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\Mod11|auto_generated|divider|divider|StageOut[134]~228_combout\) # 
-- ((\Mod11|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ & !\Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	datab => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \Mod11|auto_generated|divider|divider|StageOut[134]~228_combout\,
	datad => \Div9|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[45]~123_combout\);

-- Location: LCCOMB_X26_Y12_N4
\Div9|auto_generated|divider|divider|StageOut[53]~124\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[53]~124_combout\ = (\Div9|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\Div9|auto_generated|divider|divider|StageOut[47]~121_combout\) # 
-- ((\Div9|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\Div9|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|StageOut[47]~121_combout\,
	datab => \Div9|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datac => \Div9|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Div9|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[53]~124_combout\);

-- Location: LCCOMB_X26_Y12_N2
\Div9|auto_generated|divider|divider|StageOut[52]~125\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[52]~125_combout\ = (\Div9|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\Div9|auto_generated|divider|divider|StageOut[46]~122_combout\) # 
-- ((\Div9|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ & !\Div9|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datab => \Div9|auto_generated|divider|divider|StageOut[46]~122_combout\,
	datac => \Div9|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Div9|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[52]~125_combout\);

-- Location: LCCOMB_X24_Y12_N16
\Div9|auto_generated|divider|divider|StageOut[51]~126\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[51]~126_combout\ = (\Div9|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\Div9|auto_generated|divider|divider|StageOut[45]~123_combout\) # 
-- ((!\Div9|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \Div9|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datab => \Div9|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\,
	datac => \Div9|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Div9|auto_generated|divider|divider|StageOut[45]~123_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[51]~126_combout\);

-- Location: LCCOMB_X26_Y12_N12
\Div9|auto_generated|divider|divider|StageOut[50]~127\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[50]~127_combout\ = (\Div9|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\Mod11|auto_generated|divider|divider|StageOut[133]~229_combout\) # 
-- ((!\Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \Mod11|auto_generated|divider|divider|add_sub_11_result_int[1]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|StageOut[133]~229_combout\,
	datab => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[1]~24_combout\,
	datad => \Div9|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[50]~127_combout\);

-- Location: LCCOMB_X10_Y22_N2
\Div3|auto_generated|divider|divider|StageOut[28]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[28]~46_combout\ = (\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Div3|auto_generated|divider|divider|StageOut[22]~48_combout\) # 
-- ((\Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datac => \Div3|auto_generated|divider|divider|StageOut[22]~48_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[28]~46_combout\);

-- Location: LCCOMB_X27_Y17_N6
\Div16|auto_generated|divider|divider|StageOut[28]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div16|auto_generated|divider|divider|StageOut[28]~46_combout\ = (\Div16|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Div16|auto_generated|divider|divider|StageOut[22]~48_combout\) # 
-- ((\Div16|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Div16|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div16|auto_generated|divider|divider|StageOut[22]~48_combout\,
	datab => \Div16|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datac => \Div16|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div16|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div16|auto_generated|divider|divider|StageOut[28]~46_combout\);

-- Location: LCCOMB_X31_Y19_N20
\Div14|auto_generated|divider|divider|StageOut[28]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div14|auto_generated|divider|divider|StageOut[28]~46_combout\ = (\Div14|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Div14|auto_generated|divider|divider|StageOut[22]~48_combout\) # 
-- ((\Div14|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Div14|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div14|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datab => \Div14|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Div14|auto_generated|divider|divider|StageOut[22]~48_combout\,
	datad => \Div14|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div14|auto_generated|divider|divider|StageOut[28]~46_combout\);

-- Location: LCCOMB_X30_Y19_N26
\Div18|auto_generated|divider|divider|StageOut[28]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div18|auto_generated|divider|divider|StageOut[28]~46_combout\ = (\Div18|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Div18|auto_generated|divider|divider|StageOut[22]~48_combout\) # 
-- ((\Div18|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Div18|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div18|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datab => \Div18|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Div18|auto_generated|divider|divider|StageOut[22]~48_combout\,
	datad => \Div18|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div18|auto_generated|divider|divider|StageOut[28]~46_combout\);

-- Location: LCCOMB_X19_Y9_N28
\Div8|auto_generated|divider|divider|StageOut[54]~102\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[54]~102_combout\ = (\Div8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\Mod10|auto_generated|divider|divider|StageOut[143]~143_combout\) # 
-- ((!\Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & \Mod10|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datab => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datac => \Mod10|auto_generated|divider|divider|StageOut[143]~143_combout\,
	datad => \Div8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[54]~102_combout\);

-- Location: LCCOMB_X20_Y9_N20
\Div8|auto_generated|divider|divider|StageOut[52]~104\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[52]~104_combout\ = (\Div8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\Mod10|auto_generated|divider|divider|StageOut[141]~145_combout\) # 
-- ((!\Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & \Mod10|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod10|auto_generated|divider|divider|StageOut[141]~145_combout\,
	datab => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datac => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\,
	datad => \Div8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[52]~104_combout\);

-- Location: LCCOMB_X17_Y9_N0
\Div8|auto_generated|divider|divider|StageOut[68]~117\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[68]~117_combout\ = (\Div8|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\Div8|auto_generated|divider|divider|StageOut[59]~111_combout\) # 
-- ((!\Div8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \Div8|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \Div8|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datac => \Div8|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	datad => \Div8|auto_generated|divider|divider|StageOut[59]~111_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[68]~117_combout\);

-- Location: LCCOMB_X17_Y9_N30
\Div8|auto_generated|divider|divider|StageOut[67]~118\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[67]~118_combout\ = (\Div8|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\Div8|auto_generated|divider|divider|StageOut[58]~112_combout\) # 
-- ((!\Div8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \Div8|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \Div8|auto_generated|divider|divider|StageOut[58]~112_combout\,
	datac => \Div8|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datad => \Div8|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[67]~118_combout\);

-- Location: LCCOMB_X17_Y13_N6
\Div8|auto_generated|divider|divider|StageOut[78]~122\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[78]~122_combout\ = (\Div8|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\Div8|auto_generated|divider|divider|StageOut[69]~116_combout\) # 
-- ((!\Div8|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \Div8|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datab => \Div8|auto_generated|divider|divider|StageOut[69]~116_combout\,
	datac => \Div8|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	datad => \Div8|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[78]~122_combout\);

-- Location: LCCOMB_X17_Y13_N28
\Div8|auto_generated|divider|divider|StageOut[77]~123\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[77]~123_combout\ = (\Div8|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\Div8|auto_generated|divider|divider|StageOut[68]~117_combout\) # 
-- ((\Div8|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ & !\Div8|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	datab => \Div8|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datac => \Div8|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \Div8|auto_generated|divider|divider|StageOut[68]~117_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[77]~123_combout\);

-- Location: LCCOMB_X17_Y13_N26
\Div8|auto_generated|divider|divider|StageOut[76]~124\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[76]~124_combout\ = (\Div8|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\Div8|auto_generated|divider|divider|StageOut[67]~118_combout\) # 
-- ((!\Div8|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \Div8|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datab => \Div8|auto_generated|divider|divider|StageOut[67]~118_combout\,
	datac => \Div8|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	datad => \Div8|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[76]~124_combout\);

-- Location: LCCOMB_X16_Y13_N30
\Div8|auto_generated|divider|divider|StageOut[75]~125\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[75]~125_combout\ = (\Div8|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\Div8|auto_generated|divider|divider|StageOut[66]~119_combout\) # 
-- ((!\Div8|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \Div8|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datab => \Div8|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	datac => \Div8|auto_generated|divider|divider|StageOut[66]~119_combout\,
	datad => \Div8|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[75]~125_combout\);

-- Location: LCCOMB_X17_Y13_N4
\Div8|auto_generated|divider|divider|StageOut[74]~126\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[74]~126_combout\ = (\Div8|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\Div8|auto_generated|divider|divider|StageOut[65]~121_combout\) # 
-- ((!\Div8|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \Div8|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datab => \Div8|auto_generated|divider|divider|StageOut[65]~121_combout\,
	datac => \Div8|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\,
	datad => \Div8|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[74]~126_combout\);

-- Location: LCCOMB_X16_Y11_N26
\Div8|auto_generated|divider|divider|StageOut[64]~127\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[64]~127_combout\ = (\Div8|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\Mod10|auto_generated|divider|divider|StageOut[135]~158_combout\) # 
-- ((\Mod10|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\ & !\Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\,
	datab => \Mod10|auto_generated|divider|divider|StageOut[135]~158_combout\,
	datac => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datad => \Div8|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[64]~127_combout\);

-- Location: LCCOMB_X16_Y11_N20
\Div8|auto_generated|divider|divider|StageOut[73]~128\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[73]~128_combout\ = (\Div8|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\Div8|auto_generated|divider|divider|StageOut[64]~127_combout\) # 
-- ((!\Div8|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \Div8|auto_generated|divider|divider|add_sub_8_result_int[0]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|StageOut[64]~127_combout\,
	datab => \Div8|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datac => \Div8|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \Div8|auto_generated|divider|divider|add_sub_8_result_int[0]~16_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[73]~128_combout\);

-- Location: LCCOMB_X16_Y13_N0
\Div8|auto_generated|divider|divider|StageOut[86]~129\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[86]~129_combout\ = (\Div8|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\Div8|auto_generated|divider|divider|StageOut[77]~123_combout\) # 
-- ((!\Div8|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \Div8|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datab => \Div8|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datac => \Div8|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	datad => \Div8|auto_generated|divider|divider|StageOut[77]~123_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[86]~129_combout\);

-- Location: LCCOMB_X16_Y13_N22
\Div8|auto_generated|divider|divider|StageOut[85]~130\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[85]~130_combout\ = (\Div8|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\Div8|auto_generated|divider|divider|StageOut[76]~124_combout\) # 
-- ((!\Div8|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \Div8|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datab => \Div8|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datac => \Div8|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	datad => \Div8|auto_generated|divider|divider|StageOut[76]~124_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[85]~130_combout\);

-- Location: LCCOMB_X17_Y11_N12
\Div8|auto_generated|divider|divider|StageOut[84]~131\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[84]~131_combout\ = (\Div8|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\Div8|auto_generated|divider|divider|StageOut[75]~125_combout\) # 
-- ((!\Div8|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \Div8|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datab => \Div8|auto_generated|divider|divider|StageOut[75]~125_combout\,
	datac => \Div8|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \Div8|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[84]~131_combout\);

-- Location: LCCOMB_X17_Y13_N22
\Div8|auto_generated|divider|divider|StageOut[83]~132\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[83]~132_combout\ = (\Div8|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\Div8|auto_generated|divider|divider|StageOut[74]~126_combout\) # 
-- ((\Div8|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ & !\Div8|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datab => \Div8|auto_generated|divider|divider|StageOut[74]~126_combout\,
	datac => \Div8|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	datad => \Div8|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[83]~132_combout\);

-- Location: LCCOMB_X16_Y14_N28
\Div8|auto_generated|divider|divider|StageOut[82]~133\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[82]~133_combout\ = (\Div8|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\Div8|auto_generated|divider|divider|StageOut[73]~128_combout\) # 
-- ((\Div8|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\ & !\Div8|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\,
	datab => \Div8|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datac => \Div8|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \Div8|auto_generated|divider|divider|StageOut[73]~128_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[82]~133_combout\);

-- Location: LCCOMB_X17_Y10_N18
\Div8|auto_generated|divider|divider|StageOut[72]~134\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[72]~134_combout\ = (\Div8|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\Mod10|auto_generated|divider|divider|StageOut[134]~159_combout\) # 
-- ((!\Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & \Mod10|auto_generated|divider|divider|add_sub_11_result_int[2]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datab => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datac => \Mod10|auto_generated|divider|divider|StageOut[134]~159_combout\,
	datad => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[2]~20_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[72]~134_combout\);

-- Location: LCCOMB_X17_Y10_N16
\Div8|auto_generated|divider|divider|StageOut[81]~135\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[81]~135_combout\ = (\Div8|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\Div8|auto_generated|divider|divider|StageOut[72]~134_combout\) # 
-- ((!\Div8|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \Div8|auto_generated|divider|divider|add_sub_9_result_int[0]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datab => \Div8|auto_generated|divider|divider|StageOut[72]~134_combout\,
	datac => \Div8|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \Div8|auto_generated|divider|divider|add_sub_9_result_int[0]~16_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[81]~135_combout\);

-- Location: LCCOMB_X12_Y19_N2
\Mod2|auto_generated|divider|divider|StageOut[18]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[18]~24_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod3|auto_generated|divider|divider|StageOut[24]~32_combout\) # 
-- ((!\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\ & \Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[24]~32_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~4_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[18]~24_combout\);

-- Location: LCCOMB_X20_Y21_N6
\Mod16|auto_generated|divider|divider|StageOut[40]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod16|auto_generated|divider|divider|StageOut[40]~46_combout\ = (\Mod16|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & (\Mod16|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- !\Mod16|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod16|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datac => \Mod16|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod16|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod16|auto_generated|divider|divider|StageOut[40]~46_combout\);

-- Location: LCCOMB_X14_Y19_N20
\Div0|auto_generated|divider|divider|StageOut[18]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[18]~24_combout\ = (\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod3|auto_generated|divider|divider|StageOut[24]~32_combout\) # 
-- ((!\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\ & \Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[24]~32_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[18]~24_combout\);

-- Location: LCCOMB_X14_Y19_N18
\Div0|auto_generated|divider|divider|StageOut[17]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[17]~25_combout\ = (\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod3|auto_generated|divider|divider|StageOut[23]~33_combout\) # 
-- ((!\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\ & \Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[23]~33_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[17]~25_combout\);

-- Location: LCCOMB_X14_Y19_N4
\hor2[0]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \hor2[0]~5_combout\ = (\ALRAM~input_o\ & (((\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)))) # (!\ALRAM~input_o\ & ((\DIS24~input_o\ & ((\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))) # 
-- (!\DIS24~input_o\ & (\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALRAM~input_o\,
	datab => \DIS24~input_o\,
	datac => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \hor2[0]~5_combout\);

-- Location: LCCOMB_X16_Y15_N22
\Mod1|auto_generated|divider|divider|StageOut[130]~128\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[130]~128_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[117]~133_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[117]~133_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[130]~128_combout\);

-- Location: LCCOMB_X16_Y15_N28
\Mod1|auto_generated|divider|divider|StageOut[129]~129\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[129]~129_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[116]~134_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~8_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[116]~134_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[129]~129_combout\);

-- Location: LCCOMB_X15_Y15_N28
\Mod1|auto_generated|divider|divider|StageOut[128]~130\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[128]~130_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[115]~135_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~6_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~6_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[115]~135_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[128]~130_combout\);

-- Location: LCCOMB_X17_Y15_N28
\Mod1|auto_generated|divider|divider|StageOut[127]~131\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[127]~131_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[114]~136_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[114]~136_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~4_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[127]~131_combout\);

-- Location: LCCOMB_X16_Y15_N10
\Mod1|auto_generated|divider|divider|StageOut[126]~132\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[126]~132_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[113]~137_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~2_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[113]~137_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[126]~132_combout\);

-- Location: LCCOMB_X22_Y18_N18
\Mod0|auto_generated|divider|divider|StageOut[104]~171\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[104]~171_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[91]~191_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[91]~191_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[104]~171_combout\);

-- Location: LCCOMB_X24_Y18_N24
\Mod0|auto_generated|divider|divider|StageOut[103]~172\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[103]~172_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[90]~192_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[90]~192_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[103]~172_combout\);

-- Location: LCCOMB_X24_Y18_N10
\Mod0|auto_generated|divider|divider|StageOut[102]~173\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[102]~173_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[89]~193_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[89]~193_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[102]~173_combout\);

-- Location: LCCOMB_X24_Y18_N12
\Mod0|auto_generated|divider|divider|StageOut[101]~174\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[101]~174_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[88]~194_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[88]~194_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[101]~174_combout\);

-- Location: LCCOMB_X22_Y18_N4
\Mod0|auto_generated|divider|divider|StageOut[100]~175\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[100]~175_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[87]~195_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[87]~195_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[100]~175_combout\);

-- Location: LCCOMB_X22_Y18_N6
\Mod0|auto_generated|divider|divider|StageOut[117]~176\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[117]~176_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[104]~171_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[104]~171_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[117]~176_combout\);

-- Location: LCCOMB_X24_Y18_N14
\Mod0|auto_generated|divider|divider|StageOut[116]~177\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[116]~177_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[103]~172_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[103]~172_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[116]~177_combout\);

-- Location: LCCOMB_X24_Y18_N28
\Mod0|auto_generated|divider|divider|StageOut[115]~178\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[115]~178_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[102]~173_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[102]~173_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[115]~178_combout\);

-- Location: LCCOMB_X24_Y18_N6
\Mod0|auto_generated|divider|divider|StageOut[114]~179\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[114]~179_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[101]~174_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[101]~174_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[114]~179_combout\);

-- Location: LCCOMB_X22_Y18_N12
\Mod0|auto_generated|divider|divider|StageOut[113]~180\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[113]~180_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[100]~175_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[100]~175_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[113]~180_combout\);

-- Location: LCCOMB_X22_Y17_N14
\Mod0|auto_generated|divider|divider|StageOut[112]~181\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[112]~181_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[99]~196_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[99]~196_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[112]~181_combout\);

-- Location: LCCOMB_X22_Y17_N8
\Mod0|auto_generated|divider|divider|StageOut[111]~182\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[111]~182_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[98]~197_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[98]~197_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[111]~182_combout\);

-- Location: LCCOMB_X22_Y18_N26
\Mod0|auto_generated|divider|divider|StageOut[130]~183\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[130]~183_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[117]~176_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[117]~176_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[130]~183_combout\);

-- Location: LCCOMB_X24_Y18_N4
\Mod0|auto_generated|divider|divider|StageOut[129]~184\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[129]~184_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[116]~177_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[116]~177_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[129]~184_combout\);

-- Location: LCCOMB_X24_Y18_N26
\Mod0|auto_generated|divider|divider|StageOut[128]~185\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[128]~185_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[115]~178_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[115]~178_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[128]~185_combout\);

-- Location: LCCOMB_X24_Y18_N16
\Mod0|auto_generated|divider|divider|StageOut[127]~186\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[127]~186_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[114]~179_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[114]~179_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[127]~186_combout\);

-- Location: LCCOMB_X22_Y18_N20
\Mod0|auto_generated|divider|divider|StageOut[126]~187\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[126]~187_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[113]~180_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[113]~180_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[126]~187_combout\);

-- Location: LCCOMB_X22_Y17_N30
\Mod0|auto_generated|divider|divider|StageOut[125]~188\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[125]~188_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[112]~181_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[112]~181_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[125]~188_combout\);

-- Location: LCCOMB_X22_Y17_N4
\Mod0|auto_generated|divider|divider|StageOut[124]~189\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[124]~189_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[111]~182_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[111]~182_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[124]~189_combout\);

-- Location: LCCOMB_X22_Y17_N10
\Mod0|auto_generated|divider|divider|StageOut[123]~190\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[123]~190_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[110]~198_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[110]~198_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[123]~190_combout\);

-- Location: LCCOMB_X19_Y12_N30
\Mod10|auto_generated|divider|divider|StageOut[128]~152\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|StageOut[128]~152_combout\ = (\Mod10|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\Mod10|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((nyear(9)))) # 
-- (!\Mod10|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & (\Mod10|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod10|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\,
	datab => nyear(9),
	datac => \Mod10|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \Mod10|auto_generated|divider|divider|StageOut[128]~152_combout\);

-- Location: LCCOMB_X7_Y20_N20
\Mod13|auto_generated|divider|divider|StageOut[27]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod13|auto_generated|divider|divider|StageOut[27]~43_combout\ = (\Mod13|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod13|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (almin(4))) # 
-- (!\Mod13|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod13|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => almin(4),
	datab => \Mod13|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datac => \Mod13|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod13|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod13|auto_generated|divider|divider|StageOut[27]~43_combout\);

-- Location: LCCOMB_X27_Y22_N14
\Mod25|auto_generated|divider|divider|StageOut[38]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod25|auto_generated|divider|divider|StageOut[38]~48_combout\ = (\Mod25|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod25|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (lapmin2(4))) # 
-- (!\Mod25|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod25|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapmin2(4),
	datab => \Mod25|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Mod25|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod25|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \Mod25|auto_generated|divider|divider|StageOut[38]~48_combout\);

-- Location: LCCOMB_X28_Y22_N30
\Mod25|auto_generated|divider|divider|StageOut[37]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod25|auto_generated|divider|divider|StageOut[37]~49_combout\ = (\Mod25|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod25|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (lapmin2(3))) # 
-- (!\Mod25|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod25|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod25|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => lapmin2(3),
	datac => \Mod25|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Mod25|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod25|auto_generated|divider|divider|StageOut[37]~49_combout\);

-- Location: LCCOMB_X24_Y25_N10
\Mod27|auto_generated|divider|divider|StageOut[37]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod27|auto_generated|divider|divider|StageOut[37]~49_combout\ = (\Mod27|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod27|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (lapmin3(3))) # 
-- (!\Mod27|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod27|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapmin3(3),
	datab => \Mod27|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datac => \Mod27|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod27|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod27|auto_generated|divider|divider|StageOut[37]~49_combout\);

-- Location: LCCOMB_X20_Y25_N16
\Mod29|auto_generated|divider|divider|StageOut[28]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod29|auto_generated|divider|divider|StageOut[28]~42_combout\ = (\Mod29|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod29|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((stmin(5)))) # 
-- (!\Mod29|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Mod29|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod29|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datab => stmin(5),
	datac => \Mod29|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod29|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod29|auto_generated|divider|divider|StageOut[28]~42_combout\);

-- Location: LCCOMB_X21_Y25_N10
\Mod29|auto_generated|divider|divider|StageOut[27]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod29|auto_generated|divider|divider|StageOut[27]~43_combout\ = (\Mod29|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod29|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (stmin(4))) # 
-- (!\Mod29|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod29|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stmin(4),
	datab => \Mod29|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Mod29|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \Mod29|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod29|auto_generated|divider|divider|StageOut[27]~43_combout\);

-- Location: LCCOMB_X20_Y25_N26
\Mod29|auto_generated|divider|divider|StageOut[26]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod29|auto_generated|divider|divider|StageOut[26]~44_combout\ = (\Mod29|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod29|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((stmin(3)))) # 
-- (!\Mod29|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Mod29|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod29|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datab => \Mod29|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Mod29|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => stmin(3),
	combout => \Mod29|auto_generated|divider|divider|StageOut[26]~44_combout\);

-- Location: LCCOMB_X22_Y16_N6
\Mod23|auto_generated|divider|divider|StageOut[38]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod23|auto_generated|divider|divider|StageOut[38]~48_combout\ = (\Mod23|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod23|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((lapmin1(4)))) # 
-- (!\Mod23|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Mod23|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod23|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datab => \Mod23|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => lapmin1(4),
	datad => \Mod23|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod23|auto_generated|divider|divider|StageOut[38]~48_combout\);

-- Location: LCCOMB_X22_Y16_N8
\Mod23|auto_generated|divider|divider|StageOut[37]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod23|auto_generated|divider|divider|StageOut[37]~49_combout\ = (\Mod23|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod23|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (lapmin1(3))) # 
-- (!\Mod23|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod23|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapmin1(3),
	datab => \Mod23|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Mod23|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Mod23|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod23|auto_generated|divider|divider|StageOut[37]~49_combout\);

-- Location: LCCOMB_X14_Y24_N16
\Mod4|auto_generated|divider|divider|StageOut[28]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[28]~42_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((nmin(5)))) # 
-- (!\Mod4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Mod4|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Mod4|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datac => nmin(5),
	datad => \Mod4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[28]~42_combout\);

-- Location: LCCOMB_X15_Y24_N18
\Mod4|auto_generated|divider|divider|StageOut[27]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[27]~43_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (nmin(4))) # 
-- (!\Mod4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod4|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => nmin(4),
	datac => \Mod4|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[27]~43_combout\);

-- Location: LCCOMB_X10_Y27_N2
\Mod6|auto_generated|divider|divider|StageOut[31]~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|StageOut[31]~68_combout\ = (\Mod6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((nms(5)))) # 
-- (!\Mod6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Mod6|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod6|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datab => nms(5),
	datac => \Mod6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod6|auto_generated|divider|divider|StageOut[31]~68_combout\);

-- Location: LCCOMB_X27_Y20_N24
\Mod19|auto_generated|divider|divider|StageOut[31]~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod19|auto_generated|divider|divider|StageOut[31]~68_combout\ = (\Mod19|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod19|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (lapms3(5))) # 
-- (!\Mod19|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod19|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod19|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => lapms3(5),
	datac => \Mod19|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod19|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \Mod19|auto_generated|divider|divider|StageOut[31]~68_combout\);

-- Location: LCCOMB_X28_Y20_N6
\Mod19|auto_generated|divider|divider|StageOut[30]~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod19|auto_generated|divider|divider|StageOut[30]~69_combout\ = (\Mod19|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod19|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((lapms3(4)))) # 
-- (!\Mod19|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Mod19|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod19|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datab => \Mod19|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => lapms3(4),
	datad => \Mod19|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod19|auto_generated|divider|divider|StageOut[30]~69_combout\);

-- Location: LCCOMB_X27_Y20_N2
\Mod19|auto_generated|divider|divider|StageOut[37]~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod19|auto_generated|divider|divider|StageOut[37]~70_combout\ = (\Mod19|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod19|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (lapms3(3))) # 
-- (!\Mod19|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod19|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapms3(3),
	datab => \Mod19|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datac => \Mod19|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod19|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod19|auto_generated|divider|divider|StageOut[37]~70_combout\);

-- Location: LCCOMB_X32_Y18_N2
\Mod17|auto_generated|divider|divider|StageOut[31]~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod17|auto_generated|divider|divider|StageOut[31]~68_combout\ = (\Mod17|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod17|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (lapms2(5))) # 
-- (!\Mod17|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod17|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapms2(5),
	datab => \Mod17|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Mod17|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \Mod17|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod17|auto_generated|divider|divider|StageOut[31]~68_combout\);

-- Location: LCCOMB_X32_Y18_N6
\Mod17|auto_generated|divider|divider|StageOut[30]~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod17|auto_generated|divider|divider|StageOut[30]~69_combout\ = (\Mod17|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod17|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((lapms2(4)))) # 
-- (!\Mod17|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Mod17|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod17|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datab => lapms2(4),
	datac => \Mod17|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod17|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod17|auto_generated|divider|divider|StageOut[30]~69_combout\);

-- Location: LCCOMB_X32_Y20_N24
\Mod21|auto_generated|divider|divider|StageOut[32]~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod21|auto_generated|divider|divider|StageOut[32]~67_combout\ = (\Mod21|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod21|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (stms(6))) # 
-- (!\Mod21|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod21|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stms(6),
	datab => \Mod21|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Mod21|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \Mod21|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod21|auto_generated|divider|divider|StageOut[32]~67_combout\);

-- Location: LCCOMB_X32_Y20_N30
\Mod21|auto_generated|divider|divider|StageOut[30]~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod21|auto_generated|divider|divider|StageOut[30]~69_combout\ = (\Mod21|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod21|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (stms(4))) # 
-- (!\Mod21|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod21|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stms(4),
	datab => \Mod21|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Mod21|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \Mod21|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod21|auto_generated|divider|divider|StageOut[30]~69_combout\);

-- Location: LCCOMB_X31_Y21_N0
\Mod21|auto_generated|divider|divider|StageOut[37]~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod21|auto_generated|divider|divider|StageOut[37]~70_combout\ = (\Mod21|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod21|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (stms(3))) # 
-- (!\Mod21|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod21|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stms(3),
	datab => \Mod21|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datac => \Mod21|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod21|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod21|auto_generated|divider|divider|StageOut[37]~70_combout\);

-- Location: LCCOMB_X23_Y20_N30
\Mod15|auto_generated|divider|divider|StageOut[32]~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod15|auto_generated|divider|divider|StageOut[32]~67_combout\ = (\Mod15|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod15|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (lapms1(6))) # 
-- (!\Mod15|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod15|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapms1(6),
	datab => \Mod15|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datac => \Mod15|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod15|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod15|auto_generated|divider|divider|StageOut[32]~67_combout\);

-- Location: LCCOMB_X22_Y20_N10
\Mod15|auto_generated|divider|divider|StageOut[37]~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod15|auto_generated|divider|divider|StageOut[37]~70_combout\ = (\Mod15|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod15|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((lapms1(3)))) # 
-- (!\Mod15|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Mod15|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod15|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datab => \Mod15|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => lapms1(3),
	datad => \Mod15|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod15|auto_generated|divider|divider|StageOut[37]~70_combout\);

-- Location: LCCOMB_X27_Y23_N18
\Div24|auto_generated|divider|divider|StageOut[28]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div24|auto_generated|divider|divider|StageOut[28]~30_combout\ = (\Div24|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Div24|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((lapmin3(4)))) # 
-- (!\Div24|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Div24|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div24|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datab => lapmin3(4),
	datac => \Div24|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div24|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div24|auto_generated|divider|divider|StageOut[28]~30_combout\);

-- Location: LCCOMB_X27_Y23_N28
\Div24|auto_generated|divider|divider|StageOut[27]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div24|auto_generated|divider|divider|StageOut[27]~31_combout\ = (\Div24|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Div24|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((lapmin3(3)))) # 
-- (!\Div24|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Div24|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div24|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datab => lapmin3(3),
	datac => \Div24|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div24|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div24|auto_generated|divider|divider|StageOut[27]~31_combout\);

-- Location: LCCOMB_X22_Y26_N12
\Div26|auto_generated|divider|divider|StageOut[22]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div26|auto_generated|divider|divider|StageOut[22]~31_combout\ = (\Div26|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div26|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((stmin(3)))) # 
-- (!\Div26|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Div26|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div26|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datab => stmin(3),
	datac => \Div26|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div26|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div26|auto_generated|divider|divider|StageOut[22]~31_combout\);

-- Location: LCCOMB_X11_Y24_N28
\Div1|auto_generated|divider|divider|StageOut[23]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[23]~30_combout\ = (\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((nmin(4)))) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => nmin(4),
	datad => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[23]~30_combout\);

-- Location: LCCOMB_X11_Y24_N26
\Div1|auto_generated|divider|divider|StageOut[22]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[22]~31_combout\ = (\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((nmin(3)))) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => nmin(3),
	datad => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[22]~31_combout\);

-- Location: LCCOMB_X11_Y22_N12
\Div3|auto_generated|divider|divider|StageOut[23]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[23]~47_combout\ = (\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (nms(5))) # 
-- (!\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nms(5),
	datab => \Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[23]~47_combout\);

-- Location: LCCOMB_X11_Y22_N16
\Div3|auto_generated|divider|divider|StageOut[22]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[22]~48_combout\ = (\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((nms(4)))) # 
-- (!\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datac => nms(4),
	datad => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[22]~48_combout\);

-- Location: LCCOMB_X10_Y22_N16
\Div3|auto_generated|divider|divider|StageOut[27]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[27]~49_combout\ = (\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((nms(3)))) # 
-- (!\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => nms(3),
	combout => \Div3|auto_generated|divider|divider|StageOut[27]~49_combout\);

-- Location: LCCOMB_X28_Y17_N26
\Div16|auto_generated|divider|divider|StageOut[22]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div16|auto_generated|divider|divider|StageOut[22]~48_combout\ = (\Div16|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div16|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (lapms3(4))) # 
-- (!\Div16|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Div16|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapms3(4),
	datab => \Div16|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datac => \Div16|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div16|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div16|auto_generated|divider|divider|StageOut[22]~48_combout\);

-- Location: LCCOMB_X33_Y19_N26
\Div14|auto_generated|divider|divider|StageOut[23]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div14|auto_generated|divider|divider|StageOut[23]~47_combout\ = (\Div14|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div14|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((lapms2(5)))) # 
-- (!\Div14|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Div14|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div14|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datab => lapms2(5),
	datac => \Div14|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div14|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div14|auto_generated|divider|divider|StageOut[23]~47_combout\);

-- Location: LCCOMB_X31_Y20_N8
\Div18|auto_generated|divider|divider|StageOut[23]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div18|auto_generated|divider|divider|StageOut[23]~47_combout\ = (\Div18|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div18|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((stms(5)))) # 
-- (!\Div18|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Div18|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div18|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datab => stms(5),
	datac => \Div18|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div18|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div18|auto_generated|divider|divider|StageOut[23]~47_combout\);

-- Location: LCCOMB_X26_Y21_N30
\Div12|auto_generated|divider|divider|StageOut[27]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|StageOut[27]~49_combout\ = (\Div12|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Div12|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (lapms1(3))) # 
-- (!\Div12|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div12|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapms1(3),
	datab => \Div12|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datac => \Div12|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div12|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div12|auto_generated|divider|divider|StageOut[27]~49_combout\);

-- Location: LCCOMB_X10_Y20_N30
\Div10|auto_generated|divider|divider|StageOut[23]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|StageOut[23]~30_combout\ = (\Div10|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div10|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (almin(4))) # 
-- (!\Div10|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Div10|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div10|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => almin(4),
	datac => \Div10|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \Div10|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div10|auto_generated|divider|divider|StageOut[23]~30_combout\);

-- Location: LCCOMB_X9_Y20_N4
\Div10|auto_generated|divider|divider|StageOut[22]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|StageOut[22]~31_combout\ = (\Div10|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div10|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((almin(3)))) # 
-- (!\Div10|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Div10|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div10|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Div10|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datac => almin(3),
	datad => \Div10|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div10|auto_generated|divider|divider|StageOut[22]~31_combout\);

-- Location: LCCOMB_X11_Y19_N26
\Mod2|auto_generated|divider|divider|StageOut[15]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[15]~27_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\ & (nhor(1))) # 
-- (!\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\ & ((\Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nhor(1),
	datab => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~8_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[15]~27_combout\);

-- Location: LCCOMB_X5_Y23_N28
\Mod7|auto_generated|divider|divider|StageOut[28]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|StageOut[28]~42_combout\ = (\Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (nsec(5))) # 
-- (!\Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod7|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => nsec(5),
	datac => \Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod7|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \Mod7|auto_generated|divider|divider|StageOut[28]~42_combout\);

-- Location: LCCOMB_X5_Y23_N10
\Mod7|auto_generated|divider|divider|StageOut[27]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|StageOut[27]~43_combout\ = (\Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((nsec(4)))) # 
-- (!\Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Mod7|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Mod7|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datac => \Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => nsec(4),
	combout => \Mod7|auto_generated|divider|divider|StageOut[27]~43_combout\);

-- Location: LCCOMB_X5_Y23_N4
\Mod7|auto_generated|divider|divider|StageOut[26]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|StageOut[26]~44_combout\ = (\Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((nsec(3)))) # 
-- (!\Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Mod7|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Mod7|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datac => \Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => nsec(3),
	combout => \Mod7|auto_generated|divider|divider|StageOut[26]~44_combout\);

-- Location: LCCOMB_X20_Y19_N16
\Mod20|auto_generated|divider|divider|StageOut[39]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod20|auto_generated|divider|divider|StageOut[39]~47_combout\ = (\Mod20|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod20|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((lapsec3(5)))) # 
-- (!\Mod20|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Mod20|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod20|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datab => lapsec3(5),
	datac => \Mod20|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod20|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod20|auto_generated|divider|divider|StageOut[39]~47_combout\);

-- Location: LCCOMB_X20_Y19_N22
\Mod20|auto_generated|divider|divider|StageOut[38]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod20|auto_generated|divider|divider|StageOut[38]~48_combout\ = (\Mod20|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod20|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (lapsec3(4))) # 
-- (!\Mod20|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod20|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapsec3(4),
	datab => \Mod20|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datac => \Mod20|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod20|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod20|auto_generated|divider|divider|StageOut[38]~48_combout\);

-- Location: LCCOMB_X19_Y19_N6
\Mod20|auto_generated|divider|divider|StageOut[37]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod20|auto_generated|divider|divider|StageOut[37]~49_combout\ = (\Mod20|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod20|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((lapsec3(3)))) # 
-- (!\Mod20|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Mod20|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod20|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datab => lapsec3(3),
	datac => \Mod20|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod20|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod20|auto_generated|divider|divider|StageOut[37]~49_combout\);

-- Location: LCCOMB_X20_Y23_N30
\Mod18|auto_generated|divider|divider|StageOut[39]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod18|auto_generated|divider|divider|StageOut[39]~47_combout\ = (\Mod18|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod18|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((lapsec2(5)))) # 
-- (!\Mod18|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Mod18|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod18|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datab => lapsec2(5),
	datac => \Mod18|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod18|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod18|auto_generated|divider|divider|StageOut[39]~47_combout\);

-- Location: LCCOMB_X20_Y23_N26
\Mod18|auto_generated|divider|divider|StageOut[37]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod18|auto_generated|divider|divider|StageOut[37]~49_combout\ = (\Mod18|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod18|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((lapsec2(3)))) # 
-- (!\Mod18|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Mod18|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod18|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datab => \Mod18|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => lapsec2(3),
	datad => \Mod18|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod18|auto_generated|divider|divider|StageOut[37]~49_combout\);

-- Location: LCCOMB_X23_Y15_N20
\Mod22|auto_generated|divider|divider|StageOut[28]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod22|auto_generated|divider|divider|StageOut[28]~42_combout\ = (\Mod22|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod22|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (stsec(5))) # 
-- (!\Mod22|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod22|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stsec(5),
	datab => \Mod22|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datac => \Mod22|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod22|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod22|auto_generated|divider|divider|StageOut[28]~42_combout\);

-- Location: LCCOMB_X22_Y15_N18
\Mod22|auto_generated|divider|divider|StageOut[27]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod22|auto_generated|divider|divider|StageOut[27]~43_combout\ = (\Mod22|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod22|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (stsec(4))) # 
-- (!\Mod22|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod22|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod22|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => stsec(4),
	datac => \Mod22|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \Mod22|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod22|auto_generated|divider|divider|StageOut[27]~43_combout\);

-- Location: LCCOMB_X24_Y15_N4
\Mod22|auto_generated|divider|divider|StageOut[26]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod22|auto_generated|divider|divider|StageOut[26]~44_combout\ = (\Mod22|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod22|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((stsec(3)))) # 
-- (!\Mod22|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Mod22|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod22|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datab => stsec(3),
	datac => \Mod22|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod22|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod22|auto_generated|divider|divider|StageOut[26]~44_combout\);

-- Location: LCCOMB_X20_Y21_N10
\Mod16|auto_generated|divider|divider|StageOut[37]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod16|auto_generated|divider|divider|StageOut[37]~49_combout\ = (\Mod16|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod16|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (lapsec1(3))) # 
-- (!\Mod16|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod16|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapsec1(3),
	datab => \Mod16|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datac => \Mod16|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod16|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod16|auto_generated|divider|divider|StageOut[37]~49_combout\);

-- Location: LCCOMB_X14_Y19_N14
\Div0|auto_generated|divider|divider|StageOut[16]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[16]~26_combout\ = (\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\ & ((nhor(2)))) # 
-- (!\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\ & (\Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~0_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\,
	datac => nhor(2),
	datad => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[16]~26_combout\);

-- Location: LCCOMB_X14_Y19_N8
\Div0|auto_generated|divider|divider|StageOut[15]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[15]~27_combout\ = (\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\ & (nhor(1))) # 
-- (!\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\ & ((\Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nhor(1),
	datab => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[15]~27_combout\);

-- Location: LCCOMB_X15_Y11_N4
\Div7|auto_generated|divider|divider|StageOut[119]~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[119]~76_combout\ = (\Div7|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\Div7|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & (nyear(10))) # 
-- (!\Div7|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\Div7|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datab => nyear(10),
	datac => \Div7|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \Div7|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[119]~76_combout\);

-- Location: LCCOMB_X15_Y11_N26
\Div7|auto_generated|divider|divider|StageOut[118]~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[118]~77_combout\ = (\Div7|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\Div7|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & (nyear(9))) # 
-- (!\Div7|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\Div7|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nyear(9),
	datab => \Div7|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\,
	datac => \Div7|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \Div7|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[118]~77_combout\);

-- Location: LCCOMB_X14_Y11_N6
\Div7|auto_generated|divider|divider|StageOut[117]~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[117]~78_combout\ = (\Div7|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\Div7|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((nyear(8)))) # 
-- (!\Div7|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & (\Div7|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datab => \Div7|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\,
	datac => nyear(8),
	datad => \Div7|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[117]~78_combout\);

-- Location: LCCOMB_X15_Y11_N0
\Div7|auto_generated|divider|divider|StageOut[116]~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[116]~79_combout\ = (\Div7|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\Div7|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((nyear(7)))) # 
-- (!\Div7|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & (\Div7|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\,
	datab => \Div7|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datac => \Div7|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => nyear(7),
	combout => \Div7|auto_generated|divider|divider|StageOut[116]~79_combout\);

-- Location: LCCOMB_X14_Y11_N8
\Div7|auto_generated|divider|divider|StageOut[115]~80\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[115]~80_combout\ = (\Div7|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\Div7|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & (nyear(6))) # 
-- (!\Div7|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\Div7|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datab => \Div7|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => nyear(6),
	datad => \Div7|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[115]~80_combout\);

-- Location: LCCOMB_X15_Y11_N2
\Div7|auto_generated|divider|divider|StageOut[114]~81\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[114]~81_combout\ = (\Div7|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\Div7|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((nyear(5)))) # 
-- (!\Div7|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & (\Div7|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\,
	datab => \Div7|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datac => \Div7|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => nyear(5),
	combout => \Div7|auto_generated|divider|divider|StageOut[114]~81_combout\);

-- Location: LCCOMB_X5_Y24_N18
\Div4|auto_generated|divider|divider|StageOut[23]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[23]~30_combout\ = (\Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((nsec(4)))) # 
-- (!\Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Div4|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Div4|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datac => nsec(4),
	datad => \Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[23]~30_combout\);

-- Location: LCCOMB_X5_Y24_N6
\Div4|auto_generated|divider|divider|StageOut[22]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[22]~31_combout\ = (\Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (nsec(3))) # 
-- (!\Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Div4|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nsec(3),
	datab => \Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Div4|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[22]~31_combout\);

-- Location: LCCOMB_X29_Y22_N10
\Div17|auto_generated|divider|divider|StageOut[28]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div17|auto_generated|divider|divider|StageOut[28]~30_combout\ = (\Div17|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Div17|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (lapsec3(4))) # 
-- (!\Div17|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div17|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapsec3(4),
	datab => \Div17|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Div17|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div17|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \Div17|auto_generated|divider|divider|StageOut[28]~30_combout\);

-- Location: LCCOMB_X29_Y22_N4
\Div17|auto_generated|divider|divider|StageOut[27]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div17|auto_generated|divider|divider|StageOut[27]~31_combout\ = (\Div17|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Div17|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (lapsec3(3))) # 
-- (!\Div17|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div17|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapsec3(3),
	datab => \Div17|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datac => \Div17|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div17|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div17|auto_generated|divider|divider|StageOut[27]~31_combout\);

-- Location: LCCOMB_X23_Y24_N2
\Div15|auto_generated|divider|divider|StageOut[28]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div15|auto_generated|divider|divider|StageOut[28]~30_combout\ = (\Div15|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Div15|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((lapsec2(4)))) # 
-- (!\Div15|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Div15|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div15|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datab => \Div15|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => lapsec2(4),
	datad => \Div15|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div15|auto_generated|divider|divider|StageOut[28]~30_combout\);

-- Location: LCCOMB_X23_Y24_N0
\Div15|auto_generated|divider|divider|StageOut[27]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div15|auto_generated|divider|divider|StageOut[27]~31_combout\ = (\Div15|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Div15|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((lapsec2(3)))) # 
-- (!\Div15|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Div15|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div15|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datab => \Div15|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => lapsec2(3),
	datad => \Div15|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div15|auto_generated|divider|divider|StageOut[27]~31_combout\);

-- Location: LCCOMB_X20_Y17_N22
\Div19|auto_generated|divider|divider|StageOut[23]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div19|auto_generated|divider|divider|StageOut[23]~30_combout\ = (\Div19|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div19|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (stsec(4))) # 
-- (!\Div19|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Div19|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stsec(4),
	datab => \Div19|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Div19|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \Div19|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div19|auto_generated|divider|divider|StageOut[23]~30_combout\);

-- Location: LCCOMB_X19_Y17_N14
\Div19|auto_generated|divider|divider|StageOut[22]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div19|auto_generated|divider|divider|StageOut[22]~31_combout\ = (\Div19|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div19|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((stsec(3)))) # 
-- (!\Div19|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Div19|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div19|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datab => \Div19|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => stsec(3),
	datad => \Div19|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div19|auto_generated|divider|divider|StageOut[22]~31_combout\);

-- Location: LCCOMB_X23_Y19_N24
\Div13|auto_generated|divider|divider|StageOut[28]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|StageOut[28]~30_combout\ = (\Div13|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Div13|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (lapsec1(4))) # 
-- (!\Div13|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div13|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapsec1(4),
	datab => \Div13|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datac => \Div13|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div13|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div13|auto_generated|divider|divider|StageOut[28]~30_combout\);

-- Location: LCCOMB_X23_Y19_N30
\Div13|auto_generated|divider|divider|StageOut[27]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|StageOut[27]~31_combout\ = (\Div13|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Div13|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (lapsec1(3))) # 
-- (!\Div13|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div13|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapsec1(3),
	datab => \Div13|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datac => \Div13|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div13|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div13|auto_generated|divider|divider|StageOut[27]~31_combout\);

-- Location: LCCOMB_X12_Y15_N24
\Mod1|auto_generated|divider|divider|StageOut[117]~133\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[117]~133_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & (\year[11]~head_lut_combout\)) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \year[11]~head_lut_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~8_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[117]~133_combout\);

-- Location: LCCOMB_X12_Y15_N30
\Mod1|auto_generated|divider|divider|StageOut[116]~134\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[116]~134_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & (\year[10]~head_lut_combout\)) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	datab => \year[10]~head_lut_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~6_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[116]~134_combout\);

-- Location: LCCOMB_X12_Y15_N28
\Mod1|auto_generated|divider|divider|StageOut[115]~135\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[115]~135_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & ((\year[9]~head_lut_combout\))) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~4_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	datac => \year[9]~head_lut_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[115]~135_combout\);

-- Location: LCCOMB_X12_Y15_N26
\Mod1|auto_generated|divider|divider|StageOut[114]~136\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[114]~136_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & ((\year[8]~head_lut_combout\))) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~2_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	datac => \year[8]~head_lut_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[114]~136_combout\);

-- Location: LCCOMB_X15_Y15_N22
\Mod1|auto_generated|divider|divider|StageOut[113]~137\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[113]~137_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & (\year[7]~head_lut_combout\)) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \year[7]~head_lut_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~0_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[113]~137_combout\);

-- Location: LCCOMB_X16_Y15_N24
\Mod1|auto_generated|divider|divider|StageOut[125]~138\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[125]~138_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & (\year[6]~head_lut_combout\)) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \year[6]~head_lut_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~0_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[125]~138_combout\);

-- Location: LCCOMB_X16_Y15_N6
\Mod1|auto_generated|divider|divider|StageOut[124]~139\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[124]~139_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & ((\year[5]~head_lut_combout\))) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~14_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datad => \year[5]~head_lut_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[124]~139_combout\);

-- Location: LCCOMB_X17_Y15_N30
\Mod1|auto_generated|divider|divider|StageOut[123]~140\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[123]~140_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & (\year[4]~head_lut_combout\)) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \year[4]~head_lut_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~16_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[123]~140_combout\);

-- Location: LCCOMB_X19_Y15_N22
\Mod1|auto_generated|divider|divider|StageOut[122]~141\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[122]~141_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & (\year[3]~head_lut_combout\)) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \year[3]~head_lut_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[122]~141_combout\);

-- Location: LCCOMB_X22_Y18_N30
\Mod0|auto_generated|divider|divider|StageOut[91]~191\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[91]~191_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\year[11]~head_lut_combout\)) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \year[11]~head_lut_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[91]~191_combout\);

-- Location: LCCOMB_X24_Y18_N2
\Mod0|auto_generated|divider|divider|StageOut[90]~192\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[90]~192_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\year[10]~head_lut_combout\)) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \year[10]~head_lut_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[90]~192_combout\);

-- Location: LCCOMB_X24_Y18_N8
\Mod0|auto_generated|divider|divider|StageOut[89]~193\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[89]~193_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\year[9]~head_lut_combout\)) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \year[9]~head_lut_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[89]~193_combout\);

-- Location: LCCOMB_X24_Y18_N22
\Mod0|auto_generated|divider|divider|StageOut[88]~194\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[88]~194_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\year[8]~head_lut_combout\)) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \year[8]~head_lut_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[88]~194_combout\);

-- Location: LCCOMB_X20_Y18_N2
\Mod0|auto_generated|divider|divider|StageOut[87]~195\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[87]~195_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\year[7]~head_lut_combout\))) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datac => \year[7]~head_lut_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[87]~195_combout\);

-- Location: LCCOMB_X23_Y18_N0
\Mod0|auto_generated|divider|divider|StageOut[99]~196\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[99]~196_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\year[6]~head_lut_combout\)) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \year[6]~head_lut_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[99]~196_combout\);

-- Location: LCCOMB_X23_Y18_N2
\Mod0|auto_generated|divider|divider|StageOut[98]~197\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[98]~197_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\year[5]~head_lut_combout\))) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \year[5]~head_lut_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[98]~197_combout\);

-- Location: LCCOMB_X22_Y17_N16
\Mod0|auto_generated|divider|divider|StageOut[110]~198\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[110]~198_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\year[4]~head_lut_combout\))) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\,
	datab => \year[4]~head_lut_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[110]~198_combout\);

-- Location: LCCOMB_X23_Y17_N30
\Mod0|auto_generated|divider|divider|StageOut[122]~199\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[122]~199_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & (\year[3]~head_lut_combout\)) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \year[3]~head_lut_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[122]~199_combout\);

-- Location: LCCOMB_X14_Y19_N2
\nFND4[0]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND4[0]~36_combout\ = (nMODE(0) & ((sec2(0)) # ((!\nFND4[2]~11_combout\)))) # (!nMODE(0) & (((\nFND4[2]~11_combout\ & hor2(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => sec2(0),
	datab => nMODE(0),
	datac => \nFND4[2]~11_combout\,
	datad => hor2(0),
	combout => \nFND4[0]~36_combout\);

-- Location: LCCOMB_X14_Y19_N12
\nFND4[0]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND4[0]~37_combout\ = (\nFND4[0]~36_combout\ & ((year4(0)) # ((!nMODE(1))))) # (!\nFND4[0]~36_combout\ & (((mon2(0) & nMODE(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => year4(0),
	datab => \nFND4[0]~36_combout\,
	datac => mon2(0),
	datad => nMODE(1),
	combout => \nFND4[0]~37_combout\);

-- Location: LCCOMB_X11_Y24_N6
\nFND2[0]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND2[0]~28_combout\ = (\nFND4[2]~11_combout\ & ((nMODE(0) & (ms2(0))) # (!nMODE(0) & ((min2(0)))))) # (!\nFND4[2]~11_combout\ & (nMODE(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nFND4[2]~11_combout\,
	datab => nMODE(0),
	datac => ms2(0),
	datad => min2(0),
	combout => \nFND2[0]~28_combout\);

-- Location: LCCOMB_X12_Y24_N26
\nFND2[0]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND2[0]~29_combout\ = (nMODE(1) & ((\nFND2[0]~28_combout\ & (year2(0))) # (!\nFND2[0]~28_combout\ & ((day2(0)))))) # (!nMODE(1) & (((\nFND2[0]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nMODE(1),
	datab => year2(0),
	datac => day2(0),
	datad => \nFND2[0]~28_combout\,
	combout => \nFND2[0]~29_combout\);

-- Location: LCCOMB_X9_Y24_N16
\nmin[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- nmin(5) = (\process_2~5_combout\ & ((\nmin~5_combout\))) # (!\process_2~5_combout\ & (nmin(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => nmin(5),
	datac => \nmin~5_combout\,
	datad => \process_2~5_combout\,
	combout => nmin(5));

-- Location: LCCOMB_X24_Y22_N4
\lapms31[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- lapms31(0) = (GLOBAL(\lapsec32[0]~4clkctrl_outclk\) & ((lapms3(0)))) # (!GLOBAL(\lapsec32[0]~4clkctrl_outclk\) & (lapms31(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => lapms31(0),
	datac => lapms3(0),
	datad => \lapsec32[0]~4clkctrl_outclk\,
	combout => lapms31(0));

-- Location: LCCOMB_X23_Y22_N6
\lapms21[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- lapms21(0) = (GLOBAL(\lapsec22[0]~0clkctrl_outclk\) & ((lapms2(0)))) # (!GLOBAL(\lapsec22[0]~0clkctrl_outclk\) & (lapms21(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapms21(0),
	datac => lapms2(0),
	datad => \lapsec22[0]~0clkctrl_outclk\,
	combout => lapms21(0));

-- Location: LCCOMB_X24_Y22_N10
\stms1[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- stms1(0) = (GLOBAL(\stsec2[0]~5clkctrl_outclk\) & ((stms(0)))) # (!GLOBAL(\stsec2[0]~5clkctrl_outclk\) & (stms1(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stms1(0),
	datac => stms(0),
	datad => \stsec2[0]~5clkctrl_outclk\,
	combout => stms1(0));

-- Location: LCCOMB_X23_Y19_N4
\lapms11[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- lapms11(0) = (GLOBAL(\lapsec12[0]~0clkctrl_outclk\) & (lapms1(0))) # (!GLOBAL(\lapsec12[0]~0clkctrl_outclk\) & ((lapms11(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => lapms1(0),
	datac => lapms11(0),
	datad => \lapsec12[0]~0clkctrl_outclk\,
	combout => lapms11(0));

-- Location: LCCOMB_X28_Y22_N12
\lapmin21[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- lapmin21(1) = (GLOBAL(\laphor22[0]~0clkctrl_outclk\) & ((\Mod25|auto_generated|divider|divider|StageOut[43]~43_combout\))) # (!GLOBAL(\laphor22[0]~0clkctrl_outclk\) & (lapmin21(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapmin21(1),
	datab => \Mod25|auto_generated|divider|divider|StageOut[43]~43_combout\,
	datad => \laphor22[0]~0clkctrl_outclk\,
	combout => lapmin21(1));

-- Location: LCCOMB_X26_Y20_N30
\lapms31[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- lapms31(1) = (GLOBAL(\lapsec32[0]~4clkctrl_outclk\) & ((\Mod19|auto_generated|divider|divider|StageOut[43]~61_combout\))) # (!GLOBAL(\lapsec32[0]~4clkctrl_outclk\) & (lapms31(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapms31(1),
	datac => \lapsec32[0]~4clkctrl_outclk\,
	datad => \Mod19|auto_generated|divider|divider|StageOut[43]~61_combout\,
	combout => lapms31(1));

-- Location: LCCOMB_X30_Y18_N22
\lapms21[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- lapms21(1) = (GLOBAL(\lapsec22[0]~0clkctrl_outclk\) & ((\Mod17|auto_generated|divider|divider|StageOut[43]~61_combout\))) # (!GLOBAL(\lapsec22[0]~0clkctrl_outclk\) & (lapms21(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapms21(1),
	datac => \lapsec22[0]~0clkctrl_outclk\,
	datad => \Mod17|auto_generated|divider|divider|StageOut[43]~61_combout\,
	combout => lapms21(1));

-- Location: LCCOMB_X31_Y21_N2
\stms1[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- stms1(1) = (GLOBAL(\stsec2[0]~5clkctrl_outclk\) & ((\Mod21|auto_generated|divider|divider|StageOut[43]~61_combout\))) # (!GLOBAL(\stsec2[0]~5clkctrl_outclk\) & (stms1(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => stms1(1),
	datac => \Mod21|auto_generated|divider|divider|StageOut[43]~61_combout\,
	datad => \stsec2[0]~5clkctrl_outclk\,
	combout => stms1(1));

-- Location: LCCOMB_X21_Y20_N26
\lapms11[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- lapms11(1) = (GLOBAL(\lapsec12[0]~0clkctrl_outclk\) & (\Mod15|auto_generated|divider|divider|StageOut[43]~61_combout\)) # (!GLOBAL(\lapsec12[0]~0clkctrl_outclk\) & ((lapms11(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod15|auto_generated|divider|divider|StageOut[43]~61_combout\,
	datac => lapms11(1),
	datad => \lapsec12[0]~0clkctrl_outclk\,
	combout => lapms11(1));

-- Location: LCCOMB_X28_Y22_N14
\lapmin21[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- lapmin21(2) = (GLOBAL(\laphor22[0]~0clkctrl_outclk\) & (\Mod25|auto_generated|divider|divider|StageOut[44]~44_combout\)) # (!GLOBAL(\laphor22[0]~0clkctrl_outclk\) & ((lapmin21(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod25|auto_generated|divider|divider|StageOut[44]~44_combout\,
	datac => lapmin21(2),
	datad => \laphor22[0]~0clkctrl_outclk\,
	combout => lapmin21(2));

-- Location: LCCOMB_X26_Y25_N2
\lapmin31[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- lapmin31(2) = (GLOBAL(\lapmin32[0]~0clkctrl_outclk\) & (\Mod27|auto_generated|divider|divider|StageOut[44]~44_combout\)) # (!GLOBAL(\lapmin32[0]~0clkctrl_outclk\) & ((lapmin31(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod27|auto_generated|divider|divider|StageOut[44]~44_combout\,
	datac => \lapmin32[0]~0clkctrl_outclk\,
	datad => lapmin31(2),
	combout => lapmin31(2));

-- Location: LCCOMB_X20_Y25_N30
\stmin1[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- stmin1(2) = (GLOBAL(\stmin1[3]~0clkctrl_outclk\) & (\Mod29|auto_generated|divider|divider|StageOut[32]~40_combout\)) # (!GLOBAL(\stmin1[3]~0clkctrl_outclk\) & ((stmin1(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod29|auto_generated|divider|divider|StageOut[32]~40_combout\,
	datac => stmin1(2),
	datad => \stmin1[3]~0clkctrl_outclk\,
	combout => stmin1(2));

-- Location: LCCOMB_X21_Y16_N10
\lapmin11[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- lapmin11(2) = (GLOBAL(\laphor12[0]~0clkctrl_outclk\) & ((\Mod23|auto_generated|divider|divider|StageOut[44]~44_combout\))) # (!GLOBAL(\laphor12[0]~0clkctrl_outclk\) & (lapmin11(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapmin11(2),
	datac => \Mod23|auto_generated|divider|divider|StageOut[44]~44_combout\,
	datad => \laphor12[0]~0clkctrl_outclk\,
	combout => lapmin11(2));

-- Location: LCCOMB_X19_Y13_N20
\day1[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- day1(2) = (GLOBAL(\process_2~2clkctrl_outclk\) & (\Mod8|auto_generated|divider|divider|StageOut[22]~9_combout\)) # (!GLOBAL(\process_2~2clkctrl_outclk\) & ((day1(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod8|auto_generated|divider|divider|StageOut[22]~9_combout\,
	datac => \process_2~2clkctrl_outclk\,
	datad => day1(2),
	combout => day1(2));

-- Location: LCCOMB_X24_Y25_N30
\lapmin31[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- lapmin31(3) = (GLOBAL(\lapmin32[0]~0clkctrl_outclk\) & ((\Mod27|auto_generated|divider|divider|StageOut[45]~45_combout\))) # (!GLOBAL(\lapmin32[0]~0clkctrl_outclk\) & (lapmin31(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapmin31(3),
	datac => \Mod27|auto_generated|divider|divider|StageOut[45]~45_combout\,
	datad => \lapmin32[0]~0clkctrl_outclk\,
	combout => lapmin31(3));

-- Location: LCCOMB_X19_Y25_N10
\stmin1[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- stmin1(3) = (GLOBAL(\stmin1[3]~0clkctrl_outclk\) & ((\Mod29|auto_generated|divider|divider|StageOut[33]~41_combout\))) # (!GLOBAL(\stmin1[3]~0clkctrl_outclk\) & (stmin1(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stmin1(3),
	datac => \Mod29|auto_generated|divider|divider|StageOut[33]~41_combout\,
	datad => \stmin1[3]~0clkctrl_outclk\,
	combout => stmin1(3));

-- Location: LCCOMB_X19_Y13_N18
\day1[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- day1(3) = (GLOBAL(\process_2~2clkctrl_outclk\) & (\Mod8|auto_generated|divider|divider|StageOut[23]~10_combout\)) # (!GLOBAL(\process_2~2clkctrl_outclk\) & ((day1(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod8|auto_generated|divider|divider|StageOut[23]~10_combout\,
	datac => \process_2~2clkctrl_outclk\,
	datad => day1(3),
	combout => day1(3));

-- Location: LCCOMB_X5_Y20_N4
\almin1[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- almin1(3) = (GLOBAL(\process_2~1clkctrl_outclk\) & ((\Mod13|auto_generated|divider|divider|StageOut[33]~41_combout\))) # (!GLOBAL(\process_2~1clkctrl_outclk\) & (almin1(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => almin1(3),
	datac => \process_2~1clkctrl_outclk\,
	datad => \Mod13|auto_generated|divider|divider|StageOut[33]~41_combout\,
	combout => almin1(3));

-- Location: LCCOMB_X26_Y20_N14
\lapms31[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- lapms31(3) = (GLOBAL(\lapsec32[0]~4clkctrl_outclk\) & ((\Mod19|auto_generated|divider|divider|StageOut[45]~63_combout\))) # (!GLOBAL(\lapsec32[0]~4clkctrl_outclk\) & (lapms31(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => lapms31(3),
	datac => \lapsec32[0]~4clkctrl_outclk\,
	datad => \Mod19|auto_generated|divider|divider|StageOut[45]~63_combout\,
	combout => lapms31(3));

-- Location: LCCOMB_X29_Y18_N14
\lapms21[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- lapms21(3) = (GLOBAL(\lapsec22[0]~0clkctrl_outclk\) & ((\Mod17|auto_generated|divider|divider|StageOut[45]~63_combout\))) # (!GLOBAL(\lapsec22[0]~0clkctrl_outclk\) & (lapms21(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => lapms21(3),
	datac => \lapsec22[0]~0clkctrl_outclk\,
	datad => \Mod17|auto_generated|divider|divider|StageOut[45]~63_combout\,
	combout => lapms21(3));

-- Location: LCCOMB_X30_Y21_N4
\stms1[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- stms1(3) = (GLOBAL(\stsec2[0]~5clkctrl_outclk\) & ((\Mod21|auto_generated|divider|divider|StageOut[45]~63_combout\))) # (!GLOBAL(\stsec2[0]~5clkctrl_outclk\) & (stms1(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => stms1(3),
	datac => \stsec2[0]~5clkctrl_outclk\,
	datad => \Mod21|auto_generated|divider|divider|StageOut[45]~63_combout\,
	combout => stms1(3));

-- Location: LCCOMB_X21_Y20_N6
\lapms11[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- lapms11(3) = (GLOBAL(\lapsec12[0]~0clkctrl_outclk\) & (\Mod15|auto_generated|divider|divider|StageOut[45]~63_combout\)) # (!GLOBAL(\lapsec12[0]~0clkctrl_outclk\) & ((lapms11(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod15|auto_generated|divider|divider|StageOut[45]~63_combout\,
	datac => \lapsec12[0]~0clkctrl_outclk\,
	datad => lapms11(3),
	combout => lapms11(3));

-- Location: LCCOMB_X11_Y24_N0
\min2[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- min2(0) = (GLOBAL(\hor2[0]~4clkctrl_outclk\) & (!\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)) # (!GLOBAL(\hor2[0]~4clkctrl_outclk\) & ((min2(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => min2(0),
	datad => \hor2[0]~4clkctrl_outclk\,
	combout => min2(0));

-- Location: LCCOMB_X12_Y14_N8
\day2[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- day2(0) = (GLOBAL(\process_2~2clkctrl_outclk\) & (!\Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)) # (!GLOBAL(\process_2~2clkctrl_outclk\) & ((day2(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => day2(0),
	datad => \process_2~2clkctrl_outclk\,
	combout => day2(0));

-- Location: LCCOMB_X26_Y12_N26
\year2[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- year2(0) = (GLOBAL(\process_2~3clkctrl_outclk\) & ((!\Div9|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\))) # (!GLOBAL(\process_2~3clkctrl_outclk\) & (year2(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => year2(0),
	datac => \Div9|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \process_2~3clkctrl_outclk\,
	combout => year2(0));

-- Location: LCCOMB_X7_Y24_N8
\ms2[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- ms2(0) = (GLOBAL(\process_2~4clkctrl_outclk\) & (!\Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)) # (!GLOBAL(\process_2~4clkctrl_outclk\) & ((ms2(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => ms2(0),
	datad => \process_2~4clkctrl_outclk\,
	combout => ms2(0));

-- Location: LCCOMB_X10_Y20_N22
\almin2[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- almin2(0) = (GLOBAL(\process_2~1clkctrl_outclk\) & (!\Div10|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)) # (!GLOBAL(\process_2~1clkctrl_outclk\) & ((almin2(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div10|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => almin2(0),
	datad => \process_2~1clkctrl_outclk\,
	combout => almin2(0));

-- Location: LCCOMB_X9_Y20_N30
\almin2[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- almin2(1) = (GLOBAL(\process_2~1clkctrl_outclk\) & (!\Div10|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)) # (!GLOBAL(\process_2~1clkctrl_outclk\) & ((almin2(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div10|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => almin2(1),
	datad => \process_2~1clkctrl_outclk\,
	combout => almin2(1));

-- Location: LCCOMB_X15_Y20_N22
\ms2[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- ms2(1) = (GLOBAL(\process_2~4clkctrl_outclk\) & (!\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)) # (!GLOBAL(\process_2~4clkctrl_outclk\) & ((ms2(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => ms2(1),
	datad => \process_2~4clkctrl_outclk\,
	combout => ms2(1));

-- Location: LCCOMB_X26_Y24_N4
\lapmin22[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- lapmin22(2) = (GLOBAL(\laphor22[0]~0clkctrl_outclk\) & (!\Div22|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)) # (!GLOBAL(\laphor22[0]~0clkctrl_outclk\) & ((lapmin22(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div22|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => lapmin22(2),
	datad => \laphor22[0]~0clkctrl_outclk\,
	combout => lapmin22(2));

-- Location: LCCOMB_X26_Y21_N4
\lapms32[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- lapms32(2) = (GLOBAL(\lapsec32[0]~4clkctrl_outclk\) & (!\Div16|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)) # (!GLOBAL(\lapsec32[0]~4clkctrl_outclk\) & ((lapms32(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div16|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => lapms32(2),
	datad => \lapsec32[0]~4clkctrl_outclk\,
	combout => lapms32(2));

-- Location: LCCOMB_X33_Y19_N8
\lapms22[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- lapms22(2) = (GLOBAL(\lapsec22[0]~0clkctrl_outclk\) & (!\Div14|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)) # (!GLOBAL(\lapsec22[0]~0clkctrl_outclk\) & ((lapms22(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div14|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => lapms22(2),
	datad => \lapsec22[0]~0clkctrl_outclk\,
	combout => lapms22(2));

-- Location: LCCOMB_X33_Y20_N8
\stms2[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- stms2(2) = (GLOBAL(\stsec2[0]~5clkctrl_outclk\) & (!\Div18|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)) # (!GLOBAL(\stsec2[0]~5clkctrl_outclk\) & ((stms2(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div18|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => stms2(2),
	datad => \stsec2[0]~5clkctrl_outclk\,
	combout => stms2(2));

-- Location: LCCOMB_X26_Y21_N2
\lapms12[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- lapms12(2) = (GLOBAL(\lapsec12[0]~0clkctrl_outclk\) & ((!\Div12|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))) # (!GLOBAL(\lapsec12[0]~0clkctrl_outclk\) & (lapms12(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => lapms12(2),
	datac => \Div12|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \lapsec12[0]~0clkctrl_outclk\,
	combout => lapms12(2));

-- Location: LCCOMB_X14_Y20_N22
\ms2[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- ms2(3) = (GLOBAL(\process_2~4clkctrl_outclk\) & (!\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)) # (!GLOBAL(\process_2~4clkctrl_outclk\) & ((ms2(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => ms2(3),
	datad => \process_2~4clkctrl_outclk\,
	combout => ms2(3));

-- Location: LCCOMB_X33_Y19_N22
\lapms22[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- lapms22(3) = (GLOBAL(\lapsec22[0]~0clkctrl_outclk\) & (!\Div14|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)) # (!GLOBAL(\lapsec22[0]~0clkctrl_outclk\) & ((lapms22(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div14|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => lapms22(3),
	datad => \lapsec22[0]~0clkctrl_outclk\,
	combout => lapms22(3));

-- Location: LCCOMB_X19_Y14_N8
\year3[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- year3(0) = (GLOBAL(\process_2~3clkctrl_outclk\) & (!\Div8|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)) # (!GLOBAL(\process_2~3clkctrl_outclk\) & ((year3(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div8|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datac => year3(0),
	datad => \process_2~3clkctrl_outclk\,
	combout => year3(0));

-- Location: LCCOMB_X21_Y21_N10
\lapsec31[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- lapsec31(0) = (GLOBAL(\lapsec32[0]~4clkctrl_outclk\) & ((lapsec3(0)))) # (!GLOBAL(\lapsec32[0]~4clkctrl_outclk\) & (lapsec31(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapsec31(0),
	datac => \lapsec32[0]~4clkctrl_outclk\,
	datad => lapsec3(0),
	combout => lapsec31(0));

-- Location: LCCOMB_X16_Y23_N6
\laphor31[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- laphor31(1) = (GLOBAL(\lapmin32[0]~0clkctrl_outclk\) & ((\Mod28|auto_generated|divider|divider|StageOut[43]~10_combout\))) # (!GLOBAL(\lapmin32[0]~0clkctrl_outclk\) & (laphor31(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => laphor31(1),
	datac => \Mod28|auto_generated|divider|divider|StageOut[43]~10_combout\,
	datad => \lapmin32[0]~0clkctrl_outclk\,
	combout => laphor31(1));

-- Location: LCCOMB_X21_Y23_N26
\laphor11[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- laphor11(1) = (GLOBAL(\laphor12[0]~0clkctrl_outclk\) & ((\Mod24|auto_generated|divider|divider|StageOut[43]~10_combout\))) # (!GLOBAL(\laphor12[0]~0clkctrl_outclk\) & (laphor11(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => laphor11(1),
	datab => \Mod24|auto_generated|divider|divider|StageOut[43]~10_combout\,
	datad => \laphor12[0]~0clkctrl_outclk\,
	combout => laphor11(1));

-- Location: LCCOMB_X19_Y16_N28
\year3[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- year3(1) = (GLOBAL(\process_2~3clkctrl_outclk\) & (!\Div8|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)) # (!GLOBAL(\process_2~3clkctrl_outclk\) & ((year3(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div8|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datac => \process_2~3clkctrl_outclk\,
	datad => year3(1),
	combout => year3(1));

-- Location: LCCOMB_X12_Y23_N26
\sec1[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- sec1(1) = (GLOBAL(\process_2~4clkctrl_outclk\) & (\Mod7|auto_generated|divider|divider|StageOut[31]~39_combout\)) # (!GLOBAL(\process_2~4clkctrl_outclk\) & ((sec1(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod7|auto_generated|divider|divider|StageOut[31]~39_combout\,
	datac => sec1(1),
	datad => \process_2~4clkctrl_outclk\,
	combout => sec1(1));

-- Location: LCCOMB_X19_Y19_N10
\lapsec31[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- lapsec31(1) = (GLOBAL(\lapsec32[0]~4clkctrl_outclk\) & ((\Mod20|auto_generated|divider|divider|StageOut[43]~43_combout\))) # (!GLOBAL(\lapsec32[0]~4clkctrl_outclk\) & (lapsec31(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapsec31(1),
	datac => \Mod20|auto_generated|divider|divider|StageOut[43]~43_combout\,
	datad => \lapsec32[0]~4clkctrl_outclk\,
	combout => lapsec31(1));

-- Location: LCCOMB_X19_Y23_N26
\lapsec21[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- lapsec21(1) = (GLOBAL(\lapsec22[0]~0clkctrl_outclk\) & ((\Mod18|auto_generated|divider|divider|StageOut[43]~43_combout\))) # (!GLOBAL(\lapsec22[0]~0clkctrl_outclk\) & (lapsec21(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapsec21(1),
	datac => \Mod18|auto_generated|divider|divider|StageOut[43]~43_combout\,
	datad => \lapsec22[0]~0clkctrl_outclk\,
	combout => lapsec21(1));

-- Location: LCCOMB_X23_Y15_N22
\stsec1[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- stsec1(1) = (GLOBAL(\stsec2[0]~5clkctrl_outclk\) & (\Mod22|auto_generated|divider|divider|StageOut[31]~39_combout\)) # (!GLOBAL(\stsec2[0]~5clkctrl_outclk\) & ((stsec1(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod22|auto_generated|divider|divider|StageOut[31]~39_combout\,
	datac => stsec1(1),
	datad => \stsec2[0]~5clkctrl_outclk\,
	combout => stsec1(1));

-- Location: LCCOMB_X21_Y21_N18
\lapsec11[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- lapsec11(1) = (GLOBAL(\lapsec12[0]~0clkctrl_outclk\) & ((\Mod16|auto_generated|divider|divider|StageOut[43]~43_combout\))) # (!GLOBAL(\lapsec12[0]~0clkctrl_outclk\) & (lapsec11(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => lapsec11(1),
	datac => \Mod16|auto_generated|divider|divider|StageOut[43]~43_combout\,
	datad => \lapsec12[0]~0clkctrl_outclk\,
	combout => lapsec11(1));

-- Location: LCCOMB_X15_Y21_N28
\laphor21[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- laphor21(2) = (GLOBAL(\laphor22[0]~0clkctrl_outclk\) & (\Mod26|auto_generated|divider|divider|StageOut[44]~11_combout\)) # (!GLOBAL(\laphor22[0]~0clkctrl_outclk\) & ((laphor21(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod26|auto_generated|divider|divider|StageOut[44]~11_combout\,
	datab => laphor21(2),
	datad => \laphor22[0]~0clkctrl_outclk\,
	combout => laphor21(2));

-- Location: LCCOMB_X15_Y23_N16
\laphor31[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- laphor31(2) = (GLOBAL(\lapmin32[0]~0clkctrl_outclk\) & (\Mod28|auto_generated|divider|divider|StageOut[44]~11_combout\)) # (!GLOBAL(\lapmin32[0]~0clkctrl_outclk\) & ((laphor31(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod28|auto_generated|divider|divider|StageOut[44]~11_combout\,
	datac => \lapmin32[0]~0clkctrl_outclk\,
	datad => laphor31(2),
	combout => laphor31(2));

-- Location: LCCOMB_X16_Y24_N4
\sthor1[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- sthor1(2) = (GLOBAL(\stmin1[3]~0clkctrl_outclk\) & ((\Mod30|auto_generated|divider|divider|StageOut[22]~9_combout\))) # (!GLOBAL(\stmin1[3]~0clkctrl_outclk\) & (sthor1(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => sthor1(2),
	datac => \stmin1[3]~0clkctrl_outclk\,
	datad => \Mod30|auto_generated|divider|divider|StageOut[22]~9_combout\,
	combout => sthor1(2));

-- Location: LCCOMB_X23_Y23_N18
\laphor11[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- laphor11(2) = (GLOBAL(\laphor12[0]~0clkctrl_outclk\) & ((\Mod24|auto_generated|divider|divider|StageOut[44]~11_combout\))) # (!GLOBAL(\laphor12[0]~0clkctrl_outclk\) & (laphor11(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => laphor11(2),
	datac => \Mod24|auto_generated|divider|divider|StageOut[44]~11_combout\,
	datad => \laphor12[0]~0clkctrl_outclk\,
	combout => laphor11(2));

-- Location: LCCOMB_X10_Y22_N22
\alhor1[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- alhor1(2) = (GLOBAL(\process_2~1clkctrl_outclk\) & ((\Mod14|auto_generated|divider|divider|StageOut[22]~9_combout\))) # (!GLOBAL(\process_2~1clkctrl_outclk\) & (alhor1(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => alhor1(2),
	datac => \process_2~1clkctrl_outclk\,
	datad => \Mod14|auto_generated|divider|divider|StageOut[22]~9_combout\,
	combout => alhor1(2));

-- Location: LCCOMB_X7_Y14_N10
\mon1[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- mon1(2) = (GLOBAL(\process_2~2clkctrl_outclk\) & (\Mod9|auto_generated|divider|divider|StageOut[14]~1_combout\)) # (!GLOBAL(\process_2~2clkctrl_outclk\) & ((mon1(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod9|auto_generated|divider|divider|StageOut[14]~1_combout\,
	datac => \process_2~2clkctrl_outclk\,
	datad => mon1(2),
	combout => mon1(2));

-- Location: LCCOMB_X17_Y19_N24
\lapsec31[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- lapsec31(2) = (GLOBAL(\lapsec32[0]~4clkctrl_outclk\) & (\Mod20|auto_generated|divider|divider|StageOut[44]~44_combout\)) # (!GLOBAL(\lapsec32[0]~4clkctrl_outclk\) & ((lapsec31(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod20|auto_generated|divider|divider|StageOut[44]~44_combout\,
	datac => \lapsec32[0]~4clkctrl_outclk\,
	datad => lapsec31(2),
	combout => lapsec31(2));

-- Location: LCCOMB_X15_Y23_N2
\laphor31[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- laphor31(3) = (GLOBAL(\lapmin32[0]~0clkctrl_outclk\) & (\Mod28|auto_generated|divider|divider|StageOut[45]~12_combout\)) # (!GLOBAL(\lapmin32[0]~0clkctrl_outclk\) & ((laphor31(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod28|auto_generated|divider|divider|StageOut[45]~12_combout\,
	datac => \lapmin32[0]~0clkctrl_outclk\,
	datad => laphor31(3),
	combout => laphor31(3));

-- Location: LCCOMB_X17_Y24_N22
\sthor1[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- sthor1(3) = (GLOBAL(\stmin1[3]~0clkctrl_outclk\) & (\Mod30|auto_generated|divider|divider|StageOut[23]~10_combout\)) # (!GLOBAL(\stmin1[3]~0clkctrl_outclk\) & ((sthor1(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod30|auto_generated|divider|divider|StageOut[23]~10_combout\,
	datac => sthor1(3),
	datad => \stmin1[3]~0clkctrl_outclk\,
	combout => sthor1(3));

-- Location: LCCOMB_X15_Y20_N30
\sec1[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- sec1(3) = (GLOBAL(\process_2~4clkctrl_outclk\) & (\Mod7|auto_generated|divider|divider|StageOut[33]~41_combout\)) # (!GLOBAL(\process_2~4clkctrl_outclk\) & ((sec1(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod7|auto_generated|divider|divider|StageOut[33]~41_combout\,
	datac => sec1(3),
	datad => \process_2~4clkctrl_outclk\,
	combout => sec1(3));

-- Location: LCCOMB_X21_Y21_N26
\lapsec11[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- lapsec11(3) = (GLOBAL(\lapsec12[0]~0clkctrl_outclk\) & (\Mod16|auto_generated|divider|divider|StageOut[45]~45_combout\)) # (!GLOBAL(\lapsec12[0]~0clkctrl_outclk\) & ((lapsec11(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod16|auto_generated|divider|divider|StageOut[45]~45_combout\,
	datac => lapsec11(3),
	datad => \lapsec12[0]~0clkctrl_outclk\,
	combout => lapsec11(3));

-- Location: LCCOMB_X14_Y23_N4
\laphor32[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- laphor32(0) = (GLOBAL(\lapmin32[0]~0clkctrl_outclk\) & (!\Div25|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)) # (!GLOBAL(\lapmin32[0]~0clkctrl_outclk\) & ((laphor32(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div25|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => laphor32(0),
	datad => \lapmin32[0]~0clkctrl_outclk\,
	combout => laphor32(0));

-- Location: LCCOMB_X16_Y22_N18
\sthor2[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- sthor2(0) = (GLOBAL(\stmin1[3]~0clkctrl_outclk\) & (!\Div27|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)) # (!GLOBAL(\stmin1[3]~0clkctrl_outclk\) & ((sthor2(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div27|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \stmin1[3]~0clkctrl_outclk\,
	datad => sthor2(0),
	combout => sthor2(0));

-- Location: LCCOMB_X14_Y19_N16
\hor2[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- hor2(0) = (GLOBAL(\hor2[0]~4clkctrl_outclk\) & ((!\hor2[0]~5_combout\))) # (!GLOBAL(\hor2[0]~4clkctrl_outclk\) & (hor2(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => hor2(0),
	datac => \hor2[0]~5_combout\,
	datad => \hor2[0]~4clkctrl_outclk\,
	combout => hor2(0));

-- Location: LCCOMB_X8_Y14_N4
\mon2[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- mon2(0) = (GLOBAL(\process_2~2clkctrl_outclk\) & (!\Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)) # (!GLOBAL(\process_2~2clkctrl_outclk\) & ((mon2(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => mon2(0),
	datad => \process_2~2clkctrl_outclk\,
	combout => mon2(0));

-- Location: LCCOMB_X14_Y16_N4
\year4[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- year4(0) = (GLOBAL(\process_2~3clkctrl_outclk\) & (!\Div7|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\)) # (!GLOBAL(\process_2~3clkctrl_outclk\) & ((year4(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datac => year4(0),
	datad => \process_2~3clkctrl_outclk\,
	combout => year4(0));

-- Location: LCCOMB_X11_Y23_N4
\sec2[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- sec2(0) = (GLOBAL(\process_2~4clkctrl_outclk\) & (!\Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)) # (!GLOBAL(\process_2~4clkctrl_outclk\) & ((sec2(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => sec2(0),
	datad => \process_2~4clkctrl_outclk\,
	combout => sec2(0));

-- Location: LCCOMB_X29_Y22_N26
\lapsec32[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- lapsec32(0) = (GLOBAL(\lapsec32[0]~4clkctrl_outclk\) & ((!\Div17|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))) # (!GLOBAL(\lapsec32[0]~4clkctrl_outclk\) & (lapsec32(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapsec32(0),
	datac => \lapsec32[0]~4clkctrl_outclk\,
	datad => \Div17|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => lapsec32(0));

-- Location: LCCOMB_X24_Y24_N16
\lapsec22[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- lapsec22(0) = (GLOBAL(\lapsec22[0]~0clkctrl_outclk\) & ((!\Div15|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))) # (!GLOBAL(\lapsec22[0]~0clkctrl_outclk\) & (lapsec22(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => lapsec22(0),
	datac => \lapsec22[0]~0clkctrl_outclk\,
	datad => \Div15|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => lapsec22(0));

-- Location: LCCOMB_X19_Y17_N28
\stsec2[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- stsec2(0) = (GLOBAL(\stsec2[0]~5clkctrl_outclk\) & (!\Div19|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)) # (!GLOBAL(\stsec2[0]~5clkctrl_outclk\) & ((stsec2(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div19|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \stsec2[0]~5clkctrl_outclk\,
	datad => stsec2(0),
	combout => stsec2(0));

-- Location: LCCOMB_X23_Y19_N26
\lapsec12[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- lapsec12(0) = (GLOBAL(\lapsec12[0]~0clkctrl_outclk\) & ((!\Div13|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))) # (!GLOBAL(\lapsec12[0]~0clkctrl_outclk\) & (lapsec12(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapsec12(0),
	datac => \Div13|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \lapsec12[0]~0clkctrl_outclk\,
	combout => lapsec12(0));

-- Location: LCCOMB_X16_Y21_N26
\laphor22[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- laphor22(1) = (GLOBAL(\laphor22[0]~0clkctrl_outclk\) & (!\Div23|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)) # (!GLOBAL(\laphor22[0]~0clkctrl_outclk\) & ((laphor22(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div23|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => laphor22(1),
	datad => \laphor22[0]~0clkctrl_outclk\,
	combout => laphor22(1));

-- Location: LCCOMB_X29_Y23_N10
\lapsec32[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- lapsec32(1) = (GLOBAL(\lapsec32[0]~4clkctrl_outclk\) & (!\Div17|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)) # (!GLOBAL(\lapsec32[0]~4clkctrl_outclk\) & ((lapsec32(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div17|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \lapsec32[0]~4clkctrl_outclk\,
	datad => lapsec32(1),
	combout => lapsec32(1));

-- Location: LCCOMB_X23_Y24_N22
\lapsec22[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- lapsec22(1) = (GLOBAL(\lapsec22[0]~0clkctrl_outclk\) & (!\Div15|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)) # (!GLOBAL(\lapsec22[0]~0clkctrl_outclk\) & ((lapsec22(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div15|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => lapsec22(1),
	datad => \lapsec22[0]~0clkctrl_outclk\,
	combout => lapsec22(1));

-- Location: LCCOMB_X21_Y17_N6
\stsec2[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- stsec2(1) = (GLOBAL(\stsec2[0]~5clkctrl_outclk\) & (!\Div19|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)) # (!GLOBAL(\stsec2[0]~5clkctrl_outclk\) & ((stsec2(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div19|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \stsec2[0]~5clkctrl_outclk\,
	datad => stsec2(1),
	combout => stsec2(1));

-- Location: LCCOMB_X23_Y19_N20
\lapsec12[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- lapsec12(1) = (GLOBAL(\lapsec12[0]~0clkctrl_outclk\) & (!\Div13|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)) # (!GLOBAL(\lapsec12[0]~0clkctrl_outclk\) & ((lapsec12(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div13|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => lapsec12(1),
	datad => \lapsec12[0]~0clkctrl_outclk\,
	combout => lapsec12(1));

-- Location: LCCOMB_X26_Y22_N20
\lapsec32[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- lapsec32(2) = (GLOBAL(\lapsec32[0]~4clkctrl_outclk\) & ((!\Div17|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))) # (!GLOBAL(\lapsec32[0]~4clkctrl_outclk\) & (lapsec32(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapsec32(2),
	datab => \Div17|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \lapsec32[0]~4clkctrl_outclk\,
	combout => lapsec32(2));

-- Location: LCCOMB_X22_Y24_N28
\lapsec22[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- lapsec22(2) = (GLOBAL(\lapsec22[0]~0clkctrl_outclk\) & ((!\Div15|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))) # (!GLOBAL(\lapsec22[0]~0clkctrl_outclk\) & (lapsec22(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => lapsec22(2),
	datac => \Div15|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \lapsec22[0]~0clkctrl_outclk\,
	combout => lapsec22(2));

-- Location: LCCOMB_X21_Y17_N24
\stsec2[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- stsec2(2) = (GLOBAL(\stsec2[0]~5clkctrl_outclk\) & (!\Div19|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)) # (!GLOBAL(\stsec2[0]~5clkctrl_outclk\) & ((stsec2(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div19|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \stsec2[0]~5clkctrl_outclk\,
	datad => stsec2(2),
	combout => stsec2(2));

-- Location: LCCOMB_X23_Y19_N22
\lapsec12[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- lapsec12(2) = (GLOBAL(\lapsec12[0]~0clkctrl_outclk\) & (!\Div13|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)) # (!GLOBAL(\lapsec12[0]~0clkctrl_outclk\) & ((lapsec12(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div13|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => lapsec12(2),
	datad => \lapsec12[0]~0clkctrl_outclk\,
	combout => lapsec12(2));

-- Location: LCCOMB_X19_Y20_N30
\sec2[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- sec2(2) = (GLOBAL(\process_2~4clkctrl_outclk\) & (!\Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)) # (!GLOBAL(\process_2~4clkctrl_outclk\) & ((sec2(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => sec2(2),
	datad => \process_2~4clkctrl_outclk\,
	combout => sec2(2));

-- Location: LCCOMB_X16_Y14_N14
\year4[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- year4(2) = (GLOBAL(\process_2~3clkctrl_outclk\) & (!\Div7|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)) # (!GLOBAL(\process_2~3clkctrl_outclk\) & ((year4(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datac => year4(2),
	datad => \process_2~3clkctrl_outclk\,
	combout => year4(2));

-- Location: LCCOMB_X10_Y14_N8
\nday[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- nday(0) = (GLOBAL(\process_2~2clkctrl_outclk\) & ((\nday~0_combout\))) # (!GLOBAL(\process_2~2clkctrl_outclk\) & (nday(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => nday(0),
	datac => \nday~0_combout\,
	datad => \process_2~2clkctrl_outclk\,
	combout => nday(0));

-- Location: LCCOMB_X16_Y14_N20
\nyear[9]\ : cycloneiii_lcell_comb
-- Equation(s):
-- nyear(9) = (GLOBAL(\process_2~3clkctrl_outclk\) & (\nyear~3_combout\)) # (!GLOBAL(\process_2~3clkctrl_outclk\) & ((nyear(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nyear~3_combout\,
	datab => nyear(9),
	datad => \process_2~3clkctrl_outclk\,
	combout => nyear(9));

-- Location: LCCOMB_X14_Y12_N16
\nyear[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- nyear(7) = (GLOBAL(\process_2~3clkctrl_outclk\) & ((\nyear~5_combout\))) # (!GLOBAL(\process_2~3clkctrl_outclk\) & (nyear(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => nyear(7),
	datac => \nyear~5_combout\,
	datad => \process_2~3clkctrl_outclk\,
	combout => nyear(7));

-- Location: LCCOMB_X7_Y23_N10
\ms[6]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ms[6]~latch_combout\ = (\setflag~combout\ & ((\setms[6]~head_lut_combout\))) # (!\setflag~combout\ & (\ms[6]~latch_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ms[6]~latch_combout\,
	datac => \setflag~combout\,
	datad => \setms[6]~head_lut_combout\,
	combout => \ms[6]~latch_combout\);

-- Location: LCCOMB_X12_Y14_N4
\nday[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- nday(3) = (GLOBAL(\process_2~2clkctrl_outclk\) & (\nday~3_combout\)) # (!GLOBAL(\process_2~2clkctrl_outclk\) & ((nday(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nday~3_combout\,
	datac => nday(3),
	datad => \process_2~2clkctrl_outclk\,
	combout => nday(3));

-- Location: LCCOMB_X9_Y14_N20
\nday[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- nday(2) = (GLOBAL(\process_2~2clkctrl_outclk\) & ((\nday~4_combout\))) # (!GLOBAL(\process_2~2clkctrl_outclk\) & (nday(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => nday(2),
	datac => \nday~4_combout\,
	datad => \process_2~2clkctrl_outclk\,
	combout => nday(2));

-- Location: LCCOMB_X10_Y23_N26
\nms[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- nms(1) = (GLOBAL(\process_2~4clkctrl_outclk\) & (\nms~1_combout\)) # (!GLOBAL(\process_2~4clkctrl_outclk\) & ((nms(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nms~1_combout\,
	datac => nms(1),
	datad => \process_2~4clkctrl_outclk\,
	combout => nms(1));

-- Location: LCCOMB_X9_Y14_N14
\nmon[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- nmon(1) = (GLOBAL(\process_2~2clkctrl_outclk\) & (\nmon~1_combout\)) # (!GLOBAL(\process_2~2clkctrl_outclk\) & ((nmon(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nmon~1_combout\,
	datac => nmon(1),
	datad => \process_2~2clkctrl_outclk\,
	combout => nmon(1));

-- Location: LCCOMB_X10_Y14_N22
\nmon[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- nmon(2) = (GLOBAL(\process_2~2clkctrl_outclk\) & (\nmon~3_combout\)) # (!GLOBAL(\process_2~2clkctrl_outclk\) & ((nmon(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nmon~3_combout\,
	datac => nmon(2),
	datad => \process_2~2clkctrl_outclk\,
	combout => nmon(2));

-- Location: LCCOMB_X4_Y21_N12
\nsec[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- nsec(1) = (GLOBAL(\process_2~4clkctrl_outclk\) & (\nsec~1_combout\)) # (!GLOBAL(\process_2~4clkctrl_outclk\) & ((nsec(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nsec~1_combout\,
	datac => \process_2~4clkctrl_outclk\,
	datad => nsec(1),
	combout => nsec(1));

-- Location: LCCOMB_X14_Y18_N4
\setyear[7]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setyear[7]~latch_combout\ = (\sVALUE~input_o\ & ((\setyear[7]~latch_combout\))) # (!\sVALUE~input_o\ & (\year[7]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \year[7]~head_lut_combout\,
	datac => \setyear[7]~latch_combout\,
	datad => \sVALUE~input_o\,
	combout => \setyear[7]~latch_combout\);

-- Location: LCCOMB_X15_Y18_N6
\year[7]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \year[7]~latch_combout\ = (GLOBAL(\setflag~clkctrl_outclk\) & ((\setyear[7]~head_lut_combout\))) # (!GLOBAL(\setflag~clkctrl_outclk\) & (\year[7]~latch_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \year[7]~latch_combout\,
	datac => \setflag~clkctrl_outclk\,
	datad => \setyear[7]~head_lut_combout\,
	combout => \year[7]~latch_combout\);

-- Location: LCCOMB_X16_Y14_N24
\setyear[6]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setyear[6]~latch_combout\ = (\sVALUE~input_o\ & (\setyear[6]~latch_combout\)) # (!\sVALUE~input_o\ & ((\year[6]~head_lut_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setyear[6]~latch_combout\,
	datac => \year[6]~head_lut_combout\,
	datad => \sVALUE~input_o\,
	combout => \setyear[6]~latch_combout\);

-- Location: LCCOMB_X16_Y14_N26
\year[6]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \year[6]~latch_combout\ = (GLOBAL(\setflag~clkctrl_outclk\) & ((\setyear[6]~head_lut_combout\))) # (!GLOBAL(\setflag~clkctrl_outclk\) & (\year[6]~latch_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \year[6]~latch_combout\,
	datac => \setflag~clkctrl_outclk\,
	datad => \setyear[6]~head_lut_combout\,
	combout => \year[6]~latch_combout\);

-- Location: LCCOMB_X17_Y14_N14
\setyear[4]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setyear[4]~latch_combout\ = (\sVALUE~input_o\ & (\setyear[4]~latch_combout\)) # (!\sVALUE~input_o\ & ((\year[4]~head_lut_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sVALUE~input_o\,
	datac => \setyear[4]~latch_combout\,
	datad => \year[4]~head_lut_combout\,
	combout => \setyear[4]~latch_combout\);

-- Location: LCCOMB_X17_Y14_N8
\year[4]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \year[4]~latch_combout\ = (GLOBAL(\setflag~clkctrl_outclk\) & ((\setyear[4]~head_lut_combout\))) # (!GLOBAL(\setflag~clkctrl_outclk\) & (\year[4]~latch_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \year[4]~latch_combout\,
	datac => \setflag~clkctrl_outclk\,
	datad => \setyear[4]~head_lut_combout\,
	combout => \year[4]~latch_combout\);

-- Location: LCCOMB_X24_Y16_N6
\mday[0]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mday[0]~14_combout\ = (\Equal0~1_combout\ & ((\mday~13_combout\))) # (!\Equal0~1_combout\ & (mday(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Equal0~1_combout\,
	datac => mday(0),
	datad => \mday~13_combout\,
	combout => \mday[0]~14_combout\);

-- Location: IOIBUF_X0_Y21_N8
\mSELECT~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mSELECT,
	o => \mSELECT~input_o\);

-- Location: IOIBUF_X0_Y23_N1
\mENTER~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mENTER,
	o => \mENTER~input_o\);

-- Location: IOIBUF_X41_Y15_N1
\clk~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: CLKCTRL_G9
\clk~inputclkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk~inputclkctrl_outclk\);

-- Location: LCCOMB_X23_Y22_N30
\lapms2[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \lapms2[0]~feeder_combout\ = stms(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stms(0),
	combout => \lapms2[0]~feeder_combout\);

-- Location: LCCOMB_X23_Y22_N4
\lapms1[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \lapms1[0]~feeder_combout\ = stms(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stms(0),
	combout => \lapms1[0]~feeder_combout\);

-- Location: LCCOMB_X21_Y21_N0
\lapsec3[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \lapsec3[0]~feeder_combout\ = stsec(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => stsec(0),
	combout => \lapsec3[0]~feeder_combout\);

-- Location: IOOBUF_X21_Y29_N23
\seg1[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux6~0_combout\,
	devoe => ww_devoe,
	o => \seg1[0]~output_o\);

-- Location: IOOBUF_X21_Y29_N30
\seg1[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux5~0_combout\,
	devoe => ww_devoe,
	o => \seg1[1]~output_o\);

-- Location: IOOBUF_X26_Y29_N2
\seg1[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux4~0_combout\,
	devoe => ww_devoe,
	o => \seg1[2]~output_o\);

-- Location: IOOBUF_X28_Y29_N30
\seg1[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux3~0_combout\,
	devoe => ww_devoe,
	o => \seg1[3]~output_o\);

-- Location: IOOBUF_X26_Y29_N9
\seg1[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux2~0_combout\,
	devoe => ww_devoe,
	o => \seg1[4]~output_o\);

-- Location: IOOBUF_X28_Y29_N23
\seg1[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux1~0_combout\,
	devoe => ww_devoe,
	o => \seg1[5]~output_o\);

-- Location: IOOBUF_X26_Y29_N16
\seg1[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALT_INV_Mux0~0_combout\,
	devoe => ww_devoe,
	o => \seg1[6]~output_o\);

-- Location: IOOBUF_X21_Y29_N2
\seg2[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux13~0_combout\,
	devoe => ww_devoe,
	o => \seg2[0]~output_o\);

-- Location: IOOBUF_X21_Y29_N9
\seg2[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux12~0_combout\,
	devoe => ww_devoe,
	o => \seg2[1]~output_o\);

-- Location: IOOBUF_X23_Y29_N2
\seg2[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux11~0_combout\,
	devoe => ww_devoe,
	o => \seg2[2]~output_o\);

-- Location: IOOBUF_X23_Y29_N23
\seg2[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux10~0_combout\,
	devoe => ww_devoe,
	o => \seg2[3]~output_o\);

-- Location: IOOBUF_X23_Y29_N30
\seg2[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux9~0_combout\,
	devoe => ww_devoe,
	o => \seg2[4]~output_o\);

-- Location: IOOBUF_X28_Y29_N16
\seg2[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux8~0_combout\,
	devoe => ww_devoe,
	o => \seg2[5]~output_o\);

-- Location: IOOBUF_X26_Y29_N23
\seg2[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALT_INV_Mux7~0_combout\,
	devoe => ww_devoe,
	o => \seg2[6]~output_o\);

-- Location: IOOBUF_X32_Y29_N30
\seg3[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux20~0_combout\,
	devoe => ww_devoe,
	o => \seg3[0]~output_o\);

-- Location: IOOBUF_X30_Y29_N30
\seg3[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux19~0_combout\,
	devoe => ww_devoe,
	o => \seg3[1]~output_o\);

-- Location: IOOBUF_X28_Y29_N2
\seg3[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux18~0_combout\,
	devoe => ww_devoe,
	o => \seg3[2]~output_o\);

-- Location: IOOBUF_X30_Y29_N2
\seg3[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux17~0_combout\,
	devoe => ww_devoe,
	o => \seg3[3]~output_o\);

-- Location: IOOBUF_X30_Y29_N16
\seg3[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux16~0_combout\,
	devoe => ww_devoe,
	o => \seg3[4]~output_o\);

-- Location: IOOBUF_X30_Y29_N23
\seg3[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux15~0_combout\,
	devoe => ww_devoe,
	o => \seg3[5]~output_o\);

-- Location: IOOBUF_X37_Y29_N2
\seg3[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALT_INV_Mux14~0_combout\,
	devoe => ww_devoe,
	o => \seg3[6]~output_o\);

-- Location: IOOBUF_X32_Y29_N23
\seg4[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux27~0_combout\,
	devoe => ww_devoe,
	o => \seg4[0]~output_o\);

-- Location: IOOBUF_X39_Y29_N16
\seg4[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux26~0_combout\,
	devoe => ww_devoe,
	o => \seg4[1]~output_o\);

-- Location: IOOBUF_X32_Y29_N9
\seg4[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux25~0_combout\,
	devoe => ww_devoe,
	o => \seg4[2]~output_o\);

-- Location: IOOBUF_X32_Y29_N2
\seg4[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux24~0_combout\,
	devoe => ww_devoe,
	o => \seg4[3]~output_o\);

-- Location: IOOBUF_X37_Y29_N23
\seg4[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux23~0_combout\,
	devoe => ww_devoe,
	o => \seg4[4]~output_o\);

-- Location: IOOBUF_X37_Y29_N30
\seg4[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux22~0_combout\,
	devoe => ww_devoe,
	o => \seg4[5]~output_o\);

-- Location: IOOBUF_X39_Y29_N30
\seg4[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALT_INV_Mux21~0_combout\,
	devoe => ww_devoe,
	o => \seg4[6]~output_o\);

-- Location: IOIBUF_X0_Y24_N1
\STMODE~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_STMODE,
	o => \STMODE~input_o\);

-- Location: LCCOMB_X19_Y18_N24
\nMODE~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nMODE~1_combout\ = (!nMODE(0) & ((nMODE(1)) # (\UPDOWN~input_o\ $ (!nMODE(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UPDOWN~input_o\,
	datab => nMODE(2),
	datac => nMODE(0),
	datad => nMODE(1),
	combout => \nMODE~1_combout\);

-- Location: IOIBUF_X0_Y25_N1
\sVALUE~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sVALUE,
	o => \sVALUE~input_o\);

-- Location: FF_X19_Y18_N25
\nMODE[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mSELECT~input_o\,
	d => \nMODE~1_combout\,
	ena => \ALT_INV_sVALUE~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => nMODE(0));

-- Location: LCCOMB_X19_Y18_N10
\nMODE~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nMODE~0_combout\ = (nMODE(1) & (nMODE(2) $ (((!\UPDOWN~input_o\ & nMODE(0)))))) # (!nMODE(1) & ((nMODE(2) & ((nMODE(0)))) # (!nMODE(2) & (\UPDOWN~input_o\ & !nMODE(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UPDOWN~input_o\,
	datab => nMODE(1),
	datac => nMODE(2),
	datad => nMODE(0),
	combout => \nMODE~0_combout\);

-- Location: FF_X19_Y18_N11
\nMODE[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mSELECT~input_o\,
	d => \nMODE~0_combout\,
	ena => \ALT_INV_sVALUE~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => nMODE(2));

-- Location: LCCOMB_X19_Y18_N22
\nMODE~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nMODE~2_combout\ = (\UPDOWN~input_o\ & ((nMODE(1) & ((nMODE(0)))) # (!nMODE(1) & (nMODE(2) & !nMODE(0))))) # (!\UPDOWN~input_o\ & ((nMODE(1) $ (nMODE(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UPDOWN~input_o\,
	datab => nMODE(2),
	datac => nMODE(1),
	datad => nMODE(0),
	combout => \nMODE~2_combout\);

-- Location: FF_X19_Y18_N23
\nMODE[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mSELECT~input_o\,
	d => \nMODE~2_combout\,
	ena => \ALT_INV_sVALUE~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => nMODE(1));

-- Location: LCCOMB_X19_Y18_N18
\nFND4[0]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND4[0]~12_combout\ = ((\STMODE~input_o\) # ((!nMODE(1) & !nMODE(0)))) # (!nMODE(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nMODE(2),
	datab => \STMODE~input_o\,
	datac => nMODE(1),
	datad => nMODE(0),
	combout => \nFND4[0]~12_combout\);

-- Location: CLKCTRL_G18
\nFND4[0]~12clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \nFND4[0]~12clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \nFND4[0]~12clkctrl_outclk\);

-- Location: LCCOMB_X19_Y18_N16
\process_2~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \process_2~1_combout\ = (!\STMODE~input_o\ & (!nMODE(0) & (!nMODE(1) & nMODE(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \STMODE~input_o\,
	datab => nMODE(0),
	datac => nMODE(1),
	datad => nMODE(2),
	combout => \process_2~1_combout\);

-- Location: CLKCTRL_G0
\process_2~1clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \process_2~1clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \process_2~1clkctrl_outclk\);

-- Location: LCCOMB_X12_Y22_N14
\Add32~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add32~0_combout\ = almin(0) $ (VCC)
-- \Add32~1\ = CARRY(almin(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => almin(0),
	datad => VCC,
	combout => \Add32~0_combout\,
	cout => \Add32~1\);

-- Location: LCCOMB_X12_Y22_N0
\Add33~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add33~0_combout\ = almin(0) $ (VCC)
-- \Add33~1\ = CARRY(almin(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => almin(0),
	datad => VCC,
	combout => \Add33~0_combout\,
	cout => \Add33~1\);

-- Location: LCCOMB_X10_Y20_N18
\Add32~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add32~5_combout\ = (\UPDOWN~input_o\ & ((\Add33~0_combout\))) # (!\UPDOWN~input_o\ & (\Add32~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UPDOWN~input_o\,
	datac => \Add32~0_combout\,
	datad => \Add33~0_combout\,
	combout => \Add32~5_combout\);

-- Location: LCCOMB_X8_Y25_N10
\digit~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \digit~0_combout\ = \digit~q\ $ (((\sVALUE~input_o\ & !\STMODE~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sVALUE~input_o\,
	datac => \STMODE~input_o\,
	datad => \digit~q\,
	combout => \digit~0_combout\);

-- Location: LCCOMB_X8_Y25_N24
\digit~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \digit~feeder_combout\ = \digit~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \digit~0_combout\,
	combout => \digit~feeder_combout\);

-- Location: FF_X8_Y25_N25
digit : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mENTER~input_o\,
	d => \digit~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digit~q\);

-- Location: LCCOMB_X8_Y25_N30
\almin[5]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \almin[5]~4_combout\ = (\sVALUE~input_o\ & \digit~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sVALUE~input_o\,
	datad => \digit~q\,
	combout => \almin[5]~4_combout\);

-- Location: LCCOMB_X9_Y24_N12
\almin[5]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \almin[5]~12_combout\ = (nMODE(2) & (!nMODE(1) & (!nMODE(0) & \almin[5]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nMODE(2),
	datab => nMODE(1),
	datac => nMODE(0),
	datad => \almin[5]~4_combout\,
	combout => \almin[5]~12_combout\);

-- Location: FF_X10_Y20_N19
\almin[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mSELECT~input_o\,
	d => \Add32~5_combout\,
	ena => \almin[5]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => almin(0));

-- Location: LCCOMB_X12_Y22_N16
\Add32~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add32~2_combout\ = (almin(1) & (!\Add32~1\)) # (!almin(1) & ((\Add32~1\) # (GND)))
-- \Add32~3\ = CARRY((!\Add32~1\) # (!almin(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => almin(1),
	datad => VCC,
	cin => \Add32~1\,
	combout => \Add32~2_combout\,
	cout => \Add32~3\);

-- Location: LCCOMB_X12_Y22_N18
\Add32~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add32~6_combout\ = (almin(2) & (\Add32~3\ $ (GND))) # (!almin(2) & (!\Add32~3\ & VCC))
-- \Add32~7\ = CARRY((almin(2) & !\Add32~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => almin(2),
	datad => VCC,
	cin => \Add32~3\,
	combout => \Add32~6_combout\,
	cout => \Add32~7\);

-- Location: IOIBUF_X0_Y22_N15
\UPDOWN~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_UPDOWN,
	o => \UPDOWN~input_o\);

-- Location: LCCOMB_X12_Y22_N26
\almin~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \almin~11_combout\ = (!\almin[3]~6_combout\ & ((\UPDOWN~input_o\ & ((\Add33~8_combout\))) # (!\UPDOWN~input_o\ & (\Add32~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add32~10_combout\,
	datab => \UPDOWN~input_o\,
	datac => \Add33~8_combout\,
	datad => \almin[3]~6_combout\,
	combout => \almin~11_combout\);

-- Location: LCCOMB_X8_Y20_N24
\almin[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \almin[4]~feeder_combout\ = \almin~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \almin~11_combout\,
	combout => \almin[4]~feeder_combout\);

-- Location: FF_X8_Y20_N25
\almin[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mSELECT~input_o\,
	d => \almin[4]~feeder_combout\,
	ena => \almin[5]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => almin(4));

-- Location: LCCOMB_X12_Y22_N20
\Add32~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add32~8_combout\ = (almin(3) & (!\Add32~7\)) # (!almin(3) & ((\Add32~7\) # (GND)))
-- \Add32~9\ = CARRY((!\Add32~7\) # (!almin(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => almin(3),
	datad => VCC,
	cin => \Add32~7\,
	combout => \Add32~8_combout\,
	cout => \Add32~9\);

-- Location: LCCOMB_X12_Y22_N12
\almin~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \almin~7_combout\ = (!\almin[3]~6_combout\ & ((\UPDOWN~input_o\ & (\Add33~6_combout\)) # (!\UPDOWN~input_o\ & ((\Add32~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add33~6_combout\,
	datab => \Add32~8_combout\,
	datac => \UPDOWN~input_o\,
	datad => \almin[3]~6_combout\,
	combout => \almin~7_combout\);

-- Location: LCCOMB_X8_Y20_N8
\almin[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \almin[3]~feeder_combout\ = \almin~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \almin~7_combout\,
	combout => \almin[3]~feeder_combout\);

-- Location: FF_X8_Y20_N9
\almin[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mSELECT~input_o\,
	d => \almin[3]~feeder_combout\,
	ena => \almin[5]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => almin(3));

-- Location: LCCOMB_X11_Y22_N2
\Add32~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add32~4_combout\ = (\UPDOWN~input_o\ & (\Add33~2_combout\)) # (!\UPDOWN~input_o\ & ((\Add32~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add33~2_combout\,
	datac => \UPDOWN~input_o\,
	datad => \Add32~2_combout\,
	combout => \Add32~4_combout\);

-- Location: FF_X11_Y22_N3
\almin[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mSELECT~input_o\,
	d => \Add32~4_combout\,
	ena => \almin[5]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => almin(1));

-- Location: LCCOMB_X11_Y22_N0
\almin[3]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \almin[3]~5_combout\ = (!almin(2) & (almin(0) & (almin(3) & almin(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => almin(2),
	datab => almin(0),
	datac => almin(3),
	datad => almin(1),
	combout => \almin[3]~5_combout\);

-- Location: LCCOMB_X11_Y22_N18
\almin[3]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \almin[3]~6_combout\ = (almin(5) & (almin(4) & (!\UPDOWN~input_o\ & \almin[3]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => almin(5),
	datab => almin(4),
	datac => \UPDOWN~input_o\,
	datad => \almin[3]~5_combout\,
	combout => \almin[3]~6_combout\);

-- Location: LCCOMB_X12_Y22_N28
\almin~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \almin~9_combout\ = (!\almin[3]~6_combout\ & ((\UPDOWN~input_o\ & (\almin~8_combout\)) # (!\UPDOWN~input_o\ & ((\Add32~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \almin~8_combout\,
	datab => \Add32~6_combout\,
	datac => \UPDOWN~input_o\,
	datad => \almin[3]~6_combout\,
	combout => \almin~9_combout\);

-- Location: FF_X8_Y20_N13
\almin[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mSELECT~input_o\,
	asdata => \almin~9_combout\,
	sload => VCC,
	ena => \almin[5]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => almin(2));

-- Location: LCCOMB_X12_Y22_N24
\Add32~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add32~12_combout\ = almin(5) $ (\Add32~11\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => almin(5),
	cin => \Add32~11\,
	combout => \Add32~12_combout\);

-- Location: LCCOMB_X12_Y20_N4
\almin~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \almin~10_combout\ = (!\almin[3]~6_combout\ & ((\UPDOWN~input_o\ & (\Add33~10_combout\)) # (!\UPDOWN~input_o\ & ((\Add32~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add33~10_combout\,
	datab => \Add32~12_combout\,
	datac => \UPDOWN~input_o\,
	datad => \almin[3]~6_combout\,
	combout => \almin~10_combout\);

-- Location: FF_X12_Y20_N5
\almin[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mSELECT~input_o\,
	d => \almin~10_combout\,
	ena => \almin[5]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => almin(5));

-- Location: LCCOMB_X8_Y20_N20
\Mod13|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod13|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (almin(5) & (\Mod13|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!almin(5) & (!\Mod13|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \Mod13|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((almin(5) & !\Mod13|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => almin(5),
	datad => VCC,
	cin => \Mod13|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Mod13|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Mod13|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X8_Y20_N22
\Mod13|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod13|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Mod13|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod13|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Mod13|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X7_Y20_N24
\Mod13|auto_generated|divider|divider|StageOut[21]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod13|auto_generated|divider|divider|StageOut[21]~24_combout\ = (almin(5) & \Mod13|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => almin(5),
	datad => \Mod13|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod13|auto_generated|divider|divider|StageOut[21]~24_combout\);

-- Location: LCCOMB_X7_Y20_N18
\Mod13|auto_generated|divider|divider|StageOut[20]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod13|auto_generated|divider|divider|StageOut[20]~26_combout\ = (almin(4) & \Mod13|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => almin(4),
	datad => \Mod13|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod13|auto_generated|divider|divider|StageOut[20]~26_combout\);

-- Location: LCCOMB_X7_Y20_N16
\Mod13|auto_generated|divider|divider|StageOut[19]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod13|auto_generated|divider|divider|StageOut[19]~28_combout\ = (almin(3) & \Mod13|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => almin(3),
	datad => \Mod13|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod13|auto_generated|divider|divider|StageOut[19]~28_combout\);

-- Location: LCCOMB_X7_Y20_N4
\Mod13|auto_generated|divider|divider|StageOut[18]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod13|auto_generated|divider|divider|StageOut[18]~31_combout\ = (almin(2) & !\Mod13|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => almin(2),
	datad => \Mod13|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod13|auto_generated|divider|divider|StageOut[18]~31_combout\);

-- Location: LCCOMB_X7_Y20_N10
\Mod13|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod13|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Mod13|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Mod13|auto_generated|divider|divider|StageOut[20]~27_combout\) # 
-- (\Mod13|auto_generated|divider|divider|StageOut[20]~26_combout\)))) # (!\Mod13|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Mod13|auto_generated|divider|divider|StageOut[20]~27_combout\) # 
-- (\Mod13|auto_generated|divider|divider|StageOut[20]~26_combout\)))))
-- \Mod13|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Mod13|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Mod13|auto_generated|divider|divider|StageOut[20]~27_combout\) # 
-- (\Mod13|auto_generated|divider|divider|StageOut[20]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod13|auto_generated|divider|divider|StageOut[20]~27_combout\,
	datab => \Mod13|auto_generated|divider|divider|StageOut[20]~26_combout\,
	datad => VCC,
	cin => \Mod13|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Mod13|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Mod13|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X7_Y20_N14
\Mod13|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod13|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Mod13|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod13|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \Mod13|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X6_Y20_N16
\Mod13|auto_generated|divider|divider|StageOut[24]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod13|auto_generated|divider|divider|StageOut[24]~32_combout\ = (\Mod13|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & almin(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod13|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => almin(1),
	combout => \Mod13|auto_generated|divider|divider|StageOut[24]~32_combout\);

-- Location: LCCOMB_X6_Y20_N4
\Mod13|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod13|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Mod13|auto_generated|divider|divider|StageOut[24]~33_combout\) # (\Mod13|auto_generated|divider|divider|StageOut[24]~32_combout\)))
-- \Mod13|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Mod13|auto_generated|divider|divider|StageOut[24]~33_combout\) # (\Mod13|auto_generated|divider|divider|StageOut[24]~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod13|auto_generated|divider|divider|StageOut[24]~33_combout\,
	datab => \Mod13|auto_generated|divider|divider|StageOut[24]~32_combout\,
	datad => VCC,
	combout => \Mod13|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Mod13|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X6_Y20_N2
\Mod13|auto_generated|divider|divider|StageOut[28]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod13|auto_generated|divider|divider|StageOut[28]~42_combout\ = (\Mod13|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod13|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (almin(5))) # 
-- (!\Mod13|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod13|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => almin(5),
	datab => \Mod13|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Mod13|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod13|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \Mod13|auto_generated|divider|divider|StageOut[28]~42_combout\);

-- Location: LCCOMB_X7_Y20_N0
\Mod13|auto_generated|divider|divider|StageOut[27]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod13|auto_generated|divider|divider|StageOut[27]~35_combout\ = (!\Mod13|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod13|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod13|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod13|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \Mod13|auto_generated|divider|divider|StageOut[27]~35_combout\);

-- Location: LCCOMB_X7_Y20_N26
\Mod13|auto_generated|divider|divider|StageOut[26]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod13|auto_generated|divider|divider|StageOut[26]~44_combout\ = (\Mod13|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod13|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((almin(3)))) # 
-- (!\Mod13|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Mod13|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod13|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datab => \Mod13|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Mod13|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => almin(3),
	combout => \Mod13|auto_generated|divider|divider|StageOut[26]~44_combout\);

-- Location: LCCOMB_X6_Y20_N18
\Mod13|auto_generated|divider|divider|StageOut[25]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod13|auto_generated|divider|divider|StageOut[25]~37_combout\ = (\Mod13|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & almin(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod13|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => almin(2),
	combout => \Mod13|auto_generated|divider|divider|StageOut[25]~37_combout\);

-- Location: LCCOMB_X6_Y20_N10
\Mod13|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod13|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\Mod13|auto_generated|divider|divider|StageOut[27]~43_combout\ & (!\Mod13|auto_generated|divider|divider|StageOut[27]~35_combout\ & 
-- !\Mod13|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod13|auto_generated|divider|divider|StageOut[27]~43_combout\,
	datab => \Mod13|auto_generated|divider|divider|StageOut[27]~35_combout\,
	datad => VCC,
	cin => \Mod13|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \Mod13|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X6_Y20_N12
\Mod13|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod13|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\ = CARRY((\Mod13|auto_generated|divider|divider|StageOut[28]~34_combout\) # ((\Mod13|auto_generated|divider|divider|StageOut[28]~42_combout\) # 
-- (!\Mod13|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod13|auto_generated|divider|divider|StageOut[28]~34_combout\,
	datab => \Mod13|auto_generated|divider|divider|StageOut[28]~42_combout\,
	datad => VCC,
	cin => \Mod13|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	cout => \Mod13|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\);

-- Location: LCCOMB_X6_Y20_N14
\Mod13|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod13|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\Mod13|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod13|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\,
	combout => \Mod13|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X6_Y20_N0
\Mod13|auto_generated|divider|divider|StageOut[31]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod13|auto_generated|divider|divider|StageOut[31]~39_combout\ = (\Mod13|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((almin(1)))) # (!\Mod13|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- (\Mod13|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod13|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datac => \Mod13|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => almin(1),
	combout => \Mod13|auto_generated|divider|divider|StageOut[31]~39_combout\);

-- Location: LCCOMB_X6_Y20_N28
\almin1[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- almin1(1) = (GLOBAL(\process_2~1clkctrl_outclk\) & ((\Mod13|auto_generated|divider|divider|StageOut[31]~39_combout\))) # (!GLOBAL(\process_2~1clkctrl_outclk\) & (almin1(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => almin1(1),
	datac => \process_2~1clkctrl_outclk\,
	datad => \Mod13|auto_generated|divider|divider|StageOut[31]~39_combout\,
	combout => almin1(1));

-- Location: LCCOMB_X16_Y20_N6
\nFND4[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND4[2]~2_combout\ = (!nMODE(0) & ((\STMODE~input_o\) # ((!nMODE(1) & nMODE(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nMODE(1),
	datab => nMODE(2),
	datac => nMODE(0),
	datad => \STMODE~input_o\,
	combout => \nFND4[2]~2_combout\);

-- Location: IOIBUF_X0_Y23_N8
\LAPTIME2~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_LAPTIME2,
	o => \LAPTIME2~input_o\);

-- Location: IOIBUF_X0_Y25_N22
\LAPTIME1~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_LAPTIME1,
	o => \LAPTIME1~input_o\);

-- Location: LCCOMB_X20_Y22_N20
\stsec2[0]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stsec2[0]~4_combout\ = (!\LAPTIME2~input_o\ & !\LAPTIME1~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \LAPTIME2~input_o\,
	datad => \LAPTIME1~input_o\,
	combout => \stsec2[0]~4_combout\);

-- Location: LCCOMB_X19_Y18_N6
\stmin1[3]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stmin1[3]~0_combout\ = (!\LAPTIME3~input_o\ & (\stsec2[0]~4_combout\ & (\STMODE~input_o\ & nMODE(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LAPTIME3~input_o\,
	datab => \stsec2[0]~4_combout\,
	datac => \STMODE~input_o\,
	datad => nMODE(0),
	combout => \stmin1[3]~0_combout\);

-- Location: CLKCTRL_G15
\stmin1[3]~0clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \stmin1[3]~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \stmin1[3]~0clkctrl_outclk\);

-- Location: LCCOMB_X20_Y25_N24
\stmin1[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- stmin1(1) = (GLOBAL(\stmin1[3]~0clkctrl_outclk\) & (\Mod29|auto_generated|divider|divider|StageOut[31]~39_combout\)) # (!GLOBAL(\stmin1[3]~0clkctrl_outclk\) & ((stmin1(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod29|auto_generated|divider|divider|StageOut[31]~39_combout\,
	datab => stmin1(1),
	datad => \stmin1[3]~0clkctrl_outclk\,
	combout => stmin1(1));

-- Location: IOIBUF_X0_Y27_N22
\LAPTIME3~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_LAPTIME3,
	o => \LAPTIME3~input_o\);

-- Location: LCCOMB_X20_Y22_N4
\nFND4[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND4[2]~0_combout\ = (\LAPTIME1~input_o\) # ((\LAPTIME3~input_o\ & !\LAPTIME2~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LAPTIME3~input_o\,
	datac => \LAPTIME2~input_o\,
	datad => \LAPTIME1~input_o\,
	combout => \nFND4[2]~0_combout\);

-- Location: LCCOMB_X23_Y21_N16
\Add3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add3~0_combout\ = stmin(0) $ (VCC)
-- \Add3~1\ = CARRY(stmin(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => stmin(0),
	datad => VCC,
	combout => \Add3~0_combout\,
	cout => \Add3~1\);

-- Location: LCCOMB_X23_Y21_N0
\stmin[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stmin[0]~feeder_combout\ = \Add3~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add3~0_combout\,
	combout => \stmin[0]~feeder_combout\);

-- Location: IOIBUF_X0_Y27_N1
\STSTART~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_STSTART,
	o => \STSTART~input_o\);

-- Location: LCCOMB_X20_Y22_N30
\stflag~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stflag~0_combout\ = (\STMODE~input_o\ & !\STSTART~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \STMODE~input_o\,
	datad => \STSTART~input_o\,
	combout => \stflag~0_combout\);

-- Location: LCCOMB_X21_Y22_N20
\stflag~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stflag~feeder_combout\ = \stflag~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \stflag~0_combout\,
	combout => \stflag~feeder_combout\);

-- Location: FF_X21_Y22_N21
stflag : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mENTER~input_o\,
	d => \stflag~feeder_combout\,
	clrn => \ALT_INV_stflag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stflag~q\);

-- Location: LCCOMB_X24_Y22_N16
\Add1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add1~0_combout\ = stms(0) $ (VCC)
-- \Add1~1\ = CARRY(stms(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stms(0),
	datad => VCC,
	combout => \Add1~0_combout\,
	cout => \Add1~1\);

-- Location: LCCOMB_X24_Y22_N18
\Add1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add1~2_combout\ = (stms(1) & (!\Add1~1\)) # (!stms(1) & ((\Add1~1\) # (GND)))
-- \Add1~3\ = CARRY((!\Add1~1\) # (!stms(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => stms(1),
	datad => VCC,
	cin => \Add1~1\,
	combout => \Add1~2_combout\,
	cout => \Add1~3\);

-- Location: LCCOMB_X17_Y18_N14
\Add11~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add11~0_combout\ = cnt(0) $ (VCC)
-- \Add11~1\ = CARRY(cnt(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => cnt(0),
	datad => VCC,
	combout => \Add11~0_combout\,
	cout => \Add11~1\);

-- Location: FF_X17_Y18_N15
\cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cnt(0));

-- Location: LCCOMB_X17_Y18_N16
\Add11~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add11~2_combout\ = (cnt(1) & (!\Add11~1\)) # (!cnt(1) & ((\Add11~1\) # (GND)))
-- \Add11~3\ = CARRY((!\Add11~1\) # (!cnt(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => cnt(1),
	datad => VCC,
	cin => \Add11~1\,
	combout => \Add11~2_combout\,
	cout => \Add11~3\);

-- Location: FF_X17_Y18_N17
\cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add11~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cnt(1));

-- Location: LCCOMB_X17_Y18_N18
\Add11~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add11~4_combout\ = (cnt(2) & (\Add11~3\ $ (GND))) # (!cnt(2) & (!\Add11~3\ & VCC))
-- \Add11~5\ = CARRY((cnt(2) & !\Add11~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => cnt(2),
	datad => VCC,
	cin => \Add11~3\,
	combout => \Add11~4_combout\,
	cout => \Add11~5\);

-- Location: FF_X17_Y18_N19
\cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add11~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cnt(2));

-- Location: LCCOMB_X17_Y18_N20
\Add11~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add11~6_combout\ = (cnt(3) & (!\Add11~5\)) # (!cnt(3) & ((\Add11~5\) # (GND)))
-- \Add11~7\ = CARRY((!\Add11~5\) # (!cnt(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => cnt(3),
	datad => VCC,
	cin => \Add11~5\,
	combout => \Add11~6_combout\,
	cout => \Add11~7\);

-- Location: FF_X17_Y18_N21
\cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add11~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cnt(3));

-- Location: LCCOMB_X17_Y18_N24
\Add11~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add11~10_combout\ = (cnt(5) & (!\Add11~9\)) # (!cnt(5) & ((\Add11~9\) # (GND)))
-- \Add11~11\ = CARRY((!\Add11~9\) # (!cnt(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => cnt(5),
	datad => VCC,
	cin => \Add11~9\,
	combout => \Add11~10_combout\,
	cout => \Add11~11\);

-- Location: LCCOMB_X17_Y18_N4
\cnt~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cnt~3_combout\ = (!\Equal14~5_combout\ & \Add11~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Equal14~5_combout\,
	datad => \Add11~10_combout\,
	combout => \cnt~3_combout\);

-- Location: FF_X17_Y18_N5
\cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cnt~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cnt(5));

-- Location: LCCOMB_X17_Y18_N28
\Add11~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add11~14_combout\ = (cnt(7) & (!\Add11~13\)) # (!cnt(7) & ((\Add11~13\) # (GND)))
-- \Add11~15\ = CARRY((!\Add11~13\) # (!cnt(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => cnt(7),
	datad => VCC,
	cin => \Add11~13\,
	combout => \Add11~14_combout\,
	cout => \Add11~15\);

-- Location: FF_X17_Y18_N29
\cnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add11~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cnt(7));

-- Location: LCCOMB_X17_Y17_N0
\Add11~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add11~18_combout\ = (cnt(9) & (!\Add11~17\)) # (!cnt(9) & ((\Add11~17\) # (GND)))
-- \Add11~19\ = CARRY((!\Add11~17\) # (!cnt(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => cnt(9),
	datad => VCC,
	cin => \Add11~17\,
	combout => \Add11~18_combout\,
	cout => \Add11~19\);

-- Location: FF_X17_Y17_N1
\cnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add11~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cnt(9));

-- Location: LCCOMB_X17_Y17_N2
\Add11~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add11~20_combout\ = (cnt(10) & (\Add11~19\ $ (GND))) # (!cnt(10) & (!\Add11~19\ & VCC))
-- \Add11~21\ = CARRY((cnt(10) & !\Add11~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => cnt(10),
	datad => VCC,
	cin => \Add11~19\,
	combout => \Add11~20_combout\,
	cout => \Add11~21\);

-- Location: FF_X17_Y17_N3
\cnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add11~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cnt(10));

-- Location: LCCOMB_X17_Y17_N4
\Add11~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add11~22_combout\ = (cnt(11) & (!\Add11~21\)) # (!cnt(11) & ((\Add11~21\) # (GND)))
-- \Add11~23\ = CARRY((!\Add11~21\) # (!cnt(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => cnt(11),
	datad => VCC,
	cin => \Add11~21\,
	combout => \Add11~22_combout\,
	cout => \Add11~23\);

-- Location: FF_X17_Y17_N5
\cnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add11~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cnt(11));

-- Location: LCCOMB_X17_Y17_N6
\Add11~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add11~24_combout\ = (cnt(12) & (\Add11~23\ $ (GND))) # (!cnt(12) & (!\Add11~23\ & VCC))
-- \Add11~25\ = CARRY((cnt(12) & !\Add11~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => cnt(12),
	datad => VCC,
	cin => \Add11~23\,
	combout => \Add11~24_combout\,
	cout => \Add11~25\);

-- Location: LCCOMB_X17_Y17_N8
\Add11~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add11~26_combout\ = (cnt(13) & (!\Add11~25\)) # (!cnt(13) & ((\Add11~25\) # (GND)))
-- \Add11~27\ = CARRY((!\Add11~25\) # (!cnt(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => cnt(13),
	datad => VCC,
	cin => \Add11~25\,
	combout => \Add11~26_combout\,
	cout => \Add11~27\);

-- Location: LCCOMB_X17_Y17_N12
\Add11~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add11~30_combout\ = (cnt(15) & (!\Add11~29\)) # (!cnt(15) & ((\Add11~29\) # (GND)))
-- \Add11~31\ = CARRY((!\Add11~29\) # (!cnt(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => cnt(15),
	datad => VCC,
	cin => \Add11~29\,
	combout => \Add11~30_combout\,
	cout => \Add11~31\);

-- Location: LCCOMB_X17_Y17_N28
\cnt~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cnt~6_combout\ = (!\Equal14~5_combout\ & \Add11~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Equal14~5_combout\,
	datad => \Add11~30_combout\,
	combout => \cnt~6_combout\);

-- Location: FF_X17_Y17_N29
\cnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cnt~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cnt(15));

-- Location: LCCOMB_X17_Y17_N14
\Add11~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add11~32_combout\ = (cnt(16) & (\Add11~31\ $ (GND))) # (!cnt(16) & (!\Add11~31\ & VCC))
-- \Add11~33\ = CARRY((cnt(16) & !\Add11~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => cnt(16),
	datad => VCC,
	cin => \Add11~31\,
	combout => \Add11~32_combout\,
	cout => \Add11~33\);

-- Location: LCCOMB_X17_Y17_N24
\cnt~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cnt~0_combout\ = (!\Equal14~5_combout\ & \Add11~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal14~5_combout\,
	datac => \Add11~32_combout\,
	combout => \cnt~0_combout\);

-- Location: FF_X17_Y17_N25
\cnt[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cnt~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cnt(16));

-- Location: LCCOMB_X17_Y18_N8
\cnt~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cnt~1_combout\ = (!\Equal14~5_combout\ & \Add11~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Equal14~5_combout\,
	datad => \Add11~34_combout\,
	combout => \cnt~1_combout\);

-- Location: FF_X17_Y18_N9
\cnt[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cnt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cnt(17));

-- Location: LCCOMB_X17_Y18_N2
\Equal14~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Equal14~0_combout\ = (cnt(1) & (cnt(3) & (cnt(0) & cnt(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => cnt(1),
	datab => cnt(3),
	datac => cnt(0),
	datad => cnt(2),
	combout => \Equal14~0_combout\);

-- Location: LCCOMB_X17_Y17_N30
\cnt~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cnt~5_combout\ = (!\Equal14~5_combout\ & \Add11~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal14~5_combout\,
	datac => \Add11~26_combout\,
	combout => \cnt~5_combout\);

-- Location: FF_X17_Y17_N31
\cnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cnt~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cnt(13));

-- Location: FF_X17_Y17_N7
\cnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add11~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cnt(12));

-- Location: LCCOMB_X17_Y17_N26
\Equal14~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Equal14~3_combout\ = (!cnt(14) & (cnt(15) & (cnt(13) & !cnt(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => cnt(14),
	datab => cnt(15),
	datac => cnt(13),
	datad => cnt(12),
	combout => \Equal14~3_combout\);

-- Location: LCCOMB_X17_Y17_N20
\Equal14~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Equal14~2_combout\ = (cnt(8) & (!cnt(9) & (!cnt(11) & !cnt(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => cnt(8),
	datab => cnt(9),
	datac => cnt(11),
	datad => cnt(10),
	combout => \Equal14~2_combout\);

-- Location: LCCOMB_X17_Y18_N6
\Equal14~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Equal14~4_combout\ = (\Equal14~1_combout\ & (\Equal14~0_combout\ & (\Equal14~3_combout\ & \Equal14~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal14~1_combout\,
	datab => \Equal14~0_combout\,
	datac => \Equal14~3_combout\,
	datad => \Equal14~2_combout\,
	combout => \Equal14~4_combout\);

-- Location: LCCOMB_X17_Y18_N0
\Equal14~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Equal14~5_combout\ = (cnt(18) & (cnt(16) & (cnt(17) & \Equal14~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => cnt(18),
	datab => cnt(16),
	datac => cnt(17),
	datad => \Equal14~4_combout\,
	combout => \Equal14~5_combout\);

-- Location: LCCOMB_X21_Y24_N20
\stsec[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stsec[0]~1_combout\ = (\STSTART~input_o\ & \Equal14~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \STSTART~input_o\,
	datad => \Equal14~5_combout\,
	combout => \stsec[0]~1_combout\);

-- Location: FF_X24_Y22_N3
\stms[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add1~2_combout\,
	clrn => \ALT_INV_stflag~q\,
	sload => VCC,
	ena => \stsec[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => stms(1));

-- Location: LCCOMB_X24_Y22_N20
\Add1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add1~4_combout\ = (stms(2) & (\Add1~3\ $ (GND))) # (!stms(2) & (!\Add1~3\ & VCC))
-- \Add1~5\ = CARRY((stms(2) & !\Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => stms(2),
	datad => VCC,
	cin => \Add1~3\,
	combout => \Add1~4_combout\,
	cout => \Add1~5\);

-- Location: LCCOMB_X24_Y22_N0
\stms~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stms~2_combout\ = (!\Equal15~1_combout\ & \Add1~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal15~1_combout\,
	datad => \Add1~4_combout\,
	combout => \stms~2_combout\);

-- Location: FF_X24_Y22_N1
\stms[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \stms~2_combout\,
	clrn => \ALT_INV_stflag~q\,
	ena => \stsec[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => stms(2));

-- Location: LCCOMB_X24_Y22_N12
\stms[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stms[0]~feeder_combout\ = \Add1~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add1~0_combout\,
	combout => \stms[0]~feeder_combout\);

-- Location: FF_X24_Y22_N13
\stms[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \stms[0]~feeder_combout\,
	clrn => \ALT_INV_stflag~q\,
	ena => \stsec[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => stms(0));

-- Location: LCCOMB_X24_Y22_N8
\Equal15~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Equal15~1_combout\ = (\Equal15~0_combout\ & (!stms(2) & (stms(0) & stms(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal15~0_combout\,
	datab => stms(2),
	datac => stms(0),
	datad => stms(1),
	combout => \Equal15~1_combout\);

-- Location: LCCOMB_X21_Y24_N24
\stsec[5]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stsec[5]~0_combout\ = (\Equal14~5_combout\ & (\STSTART~input_o\ & \Equal15~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal14~5_combout\,
	datab => \STSTART~input_o\,
	datad => \Equal15~1_combout\,
	combout => \stsec[5]~0_combout\);

-- Location: LCCOMB_X21_Y24_N4
\Add2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add2~0_combout\ = stsec(0) $ (VCC)
-- \Add2~1\ = CARRY(stsec(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => stsec(0),
	datad => VCC,
	combout => \Add2~0_combout\,
	cout => \Add2~1\);

-- Location: FF_X21_Y24_N25
\stsec[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add2~0_combout\,
	clrn => \ALT_INV_stflag~q\,
	sload => VCC,
	ena => \stsec[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => stsec(0));

-- Location: LCCOMB_X21_Y24_N6
\Add2~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add2~2_combout\ = (stsec(1) & (!\Add2~1\)) # (!stsec(1) & ((\Add2~1\) # (GND)))
-- \Add2~3\ = CARRY((!\Add2~1\) # (!stsec(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => stsec(1),
	datad => VCC,
	cin => \Add2~1\,
	combout => \Add2~2_combout\,
	cout => \Add2~3\);

-- Location: FF_X23_Y23_N31
\stsec[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add2~2_combout\,
	clrn => \ALT_INV_stflag~q\,
	sload => VCC,
	ena => \stsec[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => stsec(1));

-- Location: LCCOMB_X21_Y24_N28
\stsec~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stsec~3_combout\ = (\Add2~8_combout\ & (((!stsec(1)) # (!stsec(0))) # (!\Equal16~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Equal16~0_combout\,
	datac => stsec(0),
	datad => stsec(1),
	combout => \stsec~3_combout\);

-- Location: FF_X21_Y19_N19
\stsec[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \stsec~3_combout\,
	clrn => \ALT_INV_stflag~q\,
	sload => VCC,
	ena => \stsec[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => stsec(4));

-- Location: LCCOMB_X21_Y24_N8
\Add2~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add2~4_combout\ = (stsec(2) & (\Add2~3\ $ (GND))) # (!stsec(2) & (!\Add2~3\ & VCC))
-- \Add2~5\ = CARRY((stsec(2) & !\Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => stsec(2),
	datad => VCC,
	cin => \Add2~3\,
	combout => \Add2~4_combout\,
	cout => \Add2~5\);

-- Location: LCCOMB_X21_Y24_N14
\Add2~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add2~10_combout\ = stsec(5) $ (\Add2~9\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => stsec(5),
	cin => \Add2~9\,
	combout => \Add2~10_combout\);

-- Location: LCCOMB_X21_Y24_N26
\stsec~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stsec~2_combout\ = (\Add2~10_combout\ & (((!\Equal16~0_combout\) # (!stsec(0))) # (!stsec(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stsec(1),
	datab => stsec(0),
	datac => \Add2~10_combout\,
	datad => \Equal16~0_combout\,
	combout => \stsec~2_combout\);

-- Location: FF_X21_Y19_N15
\stsec[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \stsec~2_combout\,
	clrn => \ALT_INV_stflag~q\,
	sload => VCC,
	ena => \stsec[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => stsec(5));

-- Location: LCCOMB_X21_Y24_N22
\stsec~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stsec~4_combout\ = (\Add2~6_combout\ & (((!stsec(1)) # (!stsec(0))) # (!\Equal16~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Equal16~0_combout\,
	datac => stsec(0),
	datad => stsec(1),
	combout => \stsec~4_combout\);

-- Location: FF_X21_Y19_N11
\stsec[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \stsec~4_combout\,
	clrn => \ALT_INV_stflag~q\,
	sload => VCC,
	ena => \stsec[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => stsec(3));

-- Location: LCCOMB_X21_Y23_N4
\Equal16~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Equal16~0_combout\ = (!stsec(2) & (stsec(5) & (stsec(3) & stsec(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stsec(2),
	datab => stsec(5),
	datac => stsec(3),
	datad => stsec(4),
	combout => \Equal16~0_combout\);

-- Location: LCCOMB_X21_Y24_N18
\stmin[5]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stmin[5]~0_combout\ = (stsec(1) & (\stsec[5]~0_combout\ & (stsec(0) & \Equal16~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stsec(1),
	datab => \stsec[5]~0_combout\,
	datac => stsec(0),
	datad => \Equal16~0_combout\,
	combout => \stmin[5]~0_combout\);

-- Location: FF_X23_Y21_N1
\stmin[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \stmin[0]~feeder_combout\,
	clrn => \ALT_INV_stflag~q\,
	ena => \stmin[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => stmin(0));

-- Location: LCCOMB_X23_Y21_N18
\Add3~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add3~2_combout\ = (stmin(1) & (!\Add3~1\)) # (!stmin(1) & ((\Add3~1\) # (GND)))
-- \Add3~3\ = CARRY((!\Add3~1\) # (!stmin(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => stmin(1),
	datad => VCC,
	cin => \Add3~1\,
	combout => \Add3~2_combout\,
	cout => \Add3~3\);

-- Location: LCCOMB_X20_Y22_N16
\stmin[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stmin[1]~feeder_combout\ = \Add3~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add3~2_combout\,
	combout => \stmin[1]~feeder_combout\);

-- Location: FF_X20_Y22_N17
\stmin[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \stmin[1]~feeder_combout\,
	clrn => \ALT_INV_stflag~q\,
	ena => \stmin[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => stmin(1));

-- Location: LCCOMB_X23_Y21_N30
\stmin~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stmin~1_combout\ = (\Add3~10_combout\ & (((!stmin(1)) # (!stmin(0))) # (!\Equal17~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add3~10_combout\,
	datab => \Equal17~0_combout\,
	datac => stmin(0),
	datad => stmin(1),
	combout => \stmin~1_combout\);

-- Location: FF_X22_Y25_N15
\stmin[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \stmin~1_combout\,
	clrn => \ALT_INV_stflag~q\,
	sload => VCC,
	ena => \stmin[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => stmin(5));

-- Location: LCCOMB_X23_Y21_N20
\Add3~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add3~4_combout\ = (stmin(2) & (\Add3~3\ $ (GND))) # (!stmin(2) & (!\Add3~3\ & VCC))
-- \Add3~5\ = CARRY((stmin(2) & !\Add3~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => stmin(2),
	datad => VCC,
	cin => \Add3~3\,
	combout => \Add3~4_combout\,
	cout => \Add3~5\);

-- Location: LCCOMB_X23_Y21_N8
\stmin~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stmin~4_combout\ = (\Add3~4_combout\ & (((!\Equal17~0_combout\) # (!stmin(0))) # (!stmin(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stmin(1),
	datab => \Add3~4_combout\,
	datac => stmin(0),
	datad => \Equal17~0_combout\,
	combout => \stmin~4_combout\);

-- Location: FF_X21_Y25_N27
\stmin[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \stmin~4_combout\,
	clrn => \ALT_INV_stflag~q\,
	sload => VCC,
	ena => \stmin[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => stmin(2));

-- Location: LCCOMB_X23_Y21_N6
\stmin~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stmin~3_combout\ = (\Add3~6_combout\ & (((!stmin(1)) # (!stmin(0))) # (!\Equal17~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add3~6_combout\,
	datab => \Equal17~0_combout\,
	datac => stmin(0),
	datad => stmin(1),
	combout => \stmin~3_combout\);

-- Location: FF_X22_Y25_N31
\stmin[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \stmin~3_combout\,
	clrn => \ALT_INV_stflag~q\,
	sload => VCC,
	ena => \stmin[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => stmin(3));

-- Location: LCCOMB_X23_Y21_N28
\Equal17~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Equal17~0_combout\ = (stmin(4) & (stmin(5) & (!stmin(2) & stmin(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stmin(4),
	datab => stmin(5),
	datac => stmin(2),
	datad => stmin(3),
	combout => \Equal17~0_combout\);

-- Location: LCCOMB_X23_Y21_N12
\stmin~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stmin~2_combout\ = (\Add3~8_combout\ & (((!stmin(0)) # (!\Equal17~0_combout\)) # (!stmin(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stmin(1),
	datab => \Equal17~0_combout\,
	datac => stmin(0),
	datad => \Add3~8_combout\,
	combout => \stmin~2_combout\);

-- Location: FF_X22_Y25_N27
\stmin[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \stmin~2_combout\,
	clrn => \ALT_INV_stflag~q\,
	sload => VCC,
	ena => \stmin[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => stmin(4));

-- Location: LCCOMB_X22_Y21_N12
\lapmin2[5]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \lapmin2[5]~1_combout\ = (!lapcnt(1) & lapcnt(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => lapcnt(1),
	datad => lapcnt(0),
	combout => \lapmin2[5]~1_combout\);

-- Location: LCCOMB_X22_Y21_N20
\process_0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \process_0~0_combout\ = (\STSTART~input_o\ & \STMODE~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \STSTART~input_o\,
	datad => \STMODE~input_o\,
	combout => \process_0~0_combout\);

-- Location: FF_X22_Y21_N13
\lapcnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mENTER~input_o\,
	d => \lapmin2[5]~1_combout\,
	ena => \process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => lapcnt(1));

-- Location: LCCOMB_X22_Y21_N14
\Equal26~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Equal26~0_combout\ = (!lapcnt(1) & !lapcnt(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => lapcnt(1),
	datac => lapcnt(0),
	combout => \Equal26~0_combout\);

-- Location: FF_X22_Y21_N15
\lapcnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mENTER~input_o\,
	d => \Equal26~0_combout\,
	ena => \process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => lapcnt(0));

-- Location: LCCOMB_X22_Y21_N24
\lapmin3[5]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \lapmin3[5]~0_combout\ = (\STSTART~input_o\ & (\STMODE~input_o\ & (!lapcnt(0) & lapcnt(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \STSTART~input_o\,
	datab => \STMODE~input_o\,
	datac => lapcnt(0),
	datad => lapcnt(1),
	combout => \lapmin3[5]~0_combout\);

-- Location: FF_X22_Y25_N29
\lapmin3[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mENTER~input_o\,
	asdata => stmin(4),
	sload => VCC,
	ena => \lapmin3[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => lapmin3(4));

-- Location: FF_X22_Y25_N25
\lapmin3[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mENTER~input_o\,
	asdata => stmin(3),
	sload => VCC,
	ena => \lapmin3[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => lapmin3(3));

-- Location: LCCOMB_X22_Y25_N4
\Mod27|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod27|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (lapmin3(4) & (\Mod27|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & VCC)) # (!lapmin3(4) & (!\Mod27|auto_generated|divider|divider|add_sub_4_result_int[1]~1\))
-- \Mod27|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!lapmin3(4) & !\Mod27|auto_generated|divider|divider|add_sub_4_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => lapmin3(4),
	datad => VCC,
	cin => \Mod27|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Mod27|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Mod27|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X22_Y25_N6
\Mod27|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod27|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (lapmin3(5) & (\Mod27|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ $ (GND))) # (!lapmin3(5) & (!\Mod27|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & 
-- VCC))
-- \Mod27|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((lapmin3(5) & !\Mod27|auto_generated|divider|divider|add_sub_4_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => lapmin3(5),
	datad => VCC,
	cin => \Mod27|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Mod27|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Mod27|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X22_Y25_N8
\Mod27|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod27|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = !\Mod27|auto_generated|divider|divider|add_sub_4_result_int[3]~5\
-- \Mod27|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY(!\Mod27|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Mod27|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \Mod27|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \Mod27|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X22_Y25_N10
\Mod27|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod27|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Mod27|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod27|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \Mod27|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X22_Y25_N26
\Mod27|auto_generated|divider|divider|StageOut[31]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod27|auto_generated|divider|divider|StageOut[31]~27_combout\ = (lapmin3(5) & \Mod27|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapmin3(5),
	datad => \Mod27|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod27|auto_generated|divider|divider|StageOut[31]~27_combout\);

-- Location: LCCOMB_X22_Y25_N30
\Mod27|auto_generated|divider|divider|StageOut[30]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod27|auto_generated|divider|divider|StageOut[30]~30_combout\ = (\Mod27|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Mod27|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod27|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Mod27|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod27|auto_generated|divider|divider|StageOut[30]~30_combout\);

-- Location: LCCOMB_X22_Y25_N24
\Mod27|auto_generated|divider|divider|StageOut[29]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod27|auto_generated|divider|divider|StageOut[29]~31_combout\ = (lapmin3(3) & \Mod27|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => lapmin3(3),
	datad => \Mod27|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod27|auto_generated|divider|divider|StageOut[29]~31_combout\);

-- Location: FF_X23_Y25_N15
\lapmin3[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mENTER~input_o\,
	asdata => stmin(2),
	sload => VCC,
	ena => \lapmin3[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => lapmin3(2));

-- Location: LCCOMB_X23_Y25_N0
\Mod27|auto_generated|divider|divider|StageOut[28]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod27|auto_generated|divider|divider|StageOut[28]~33_combout\ = (lapmin3(2) & \Mod27|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => lapmin3(2),
	datad => \Mod27|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod27|auto_generated|divider|divider|StageOut[28]~33_combout\);

-- Location: LCCOMB_X23_Y25_N20
\Mod27|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod27|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Mod27|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Mod27|auto_generated|divider|divider|StageOut[29]~32_combout\) # 
-- (\Mod27|auto_generated|divider|divider|StageOut[29]~31_combout\)))) # (!\Mod27|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Mod27|auto_generated|divider|divider|StageOut[29]~32_combout\ & 
-- (!\Mod27|auto_generated|divider|divider|StageOut[29]~31_combout\)))
-- \Mod27|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Mod27|auto_generated|divider|divider|StageOut[29]~32_combout\ & (!\Mod27|auto_generated|divider|divider|StageOut[29]~31_combout\ & 
-- !\Mod27|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod27|auto_generated|divider|divider|StageOut[29]~32_combout\,
	datab => \Mod27|auto_generated|divider|divider|StageOut[29]~31_combout\,
	datad => VCC,
	cin => \Mod27|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Mod27|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Mod27|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X23_Y25_N28
\Mod27|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod27|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\Mod27|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod27|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \Mod27|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X23_Y25_N8
\Mod27|auto_generated|divider|divider|StageOut[40]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod27|auto_generated|divider|divider|StageOut[40]~46_combout\ = (!\Mod27|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Mod27|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & 
-- \Mod27|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod27|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Mod27|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datad => \Mod27|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod27|auto_generated|divider|divider|StageOut[40]~46_combout\);

-- Location: FF_X22_Y25_N13
\lapmin3[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mENTER~input_o\,
	asdata => stmin(5),
	sload => VCC,
	ena => \lapmin3[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => lapmin3(5));

-- Location: LCCOMB_X23_Y25_N6
\Mod27|auto_generated|divider|divider|StageOut[39]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod27|auto_generated|divider|divider|StageOut[39]~47_combout\ = (\Mod27|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod27|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((lapmin3(5)))) # 
-- (!\Mod27|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Mod27|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod27|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Mod27|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datac => lapmin3(5),
	datad => \Mod27|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod27|auto_generated|divider|divider|StageOut[39]~47_combout\);

-- Location: LCCOMB_X24_Y25_N6
\Mod27|auto_generated|divider|divider|StageOut[38]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod27|auto_generated|divider|divider|StageOut[38]~48_combout\ = (\Mod27|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod27|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((lapmin3(4)))) # 
-- (!\Mod27|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Mod27|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod27|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datab => \Mod27|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => lapmin3(4),
	datad => \Mod27|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod27|auto_generated|divider|divider|StageOut[38]~48_combout\);

-- Location: LCCOMB_X23_Y25_N4
\Mod27|auto_generated|divider|divider|StageOut[37]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod27|auto_generated|divider|divider|StageOut[37]~40_combout\ = (\Mod27|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Mod27|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod27|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \Mod27|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod27|auto_generated|divider|divider|StageOut[37]~40_combout\);

-- Location: LCCOMB_X23_Y25_N30
\Mod27|auto_generated|divider|divider|StageOut[36]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod27|auto_generated|divider|divider|StageOut[36]~42_combout\ = (\Mod27|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\Mod27|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod27|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \Mod27|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod27|auto_generated|divider|divider|StageOut[36]~42_combout\);

-- Location: FF_X21_Y23_N9
\lapmin3[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mENTER~input_o\,
	asdata => stmin(1),
	sload => VCC,
	ena => \lapmin3[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => lapmin3(1));

-- Location: LCCOMB_X24_Y25_N26
\Mod27|auto_generated|divider|divider|StageOut[35]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod27|auto_generated|divider|divider|StageOut[35]~36_combout\ = (lapmin3(1) & !\Mod27|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => lapmin3(1),
	datad => \Mod27|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod27|auto_generated|divider|divider|StageOut[35]~36_combout\);

-- Location: LCCOMB_X24_Y25_N12
\Mod27|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod27|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Mod27|auto_generated|divider|divider|StageOut[35]~35_combout\) # (\Mod27|auto_generated|divider|divider|StageOut[35]~36_combout\)))
-- \Mod27|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Mod27|auto_generated|divider|divider|StageOut[35]~35_combout\) # (\Mod27|auto_generated|divider|divider|StageOut[35]~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod27|auto_generated|divider|divider|StageOut[35]~35_combout\,
	datab => \Mod27|auto_generated|divider|divider|StageOut[35]~36_combout\,
	datad => VCC,
	combout => \Mod27|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Mod27|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X24_Y25_N18
\Mod27|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod27|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\Mod27|auto_generated|divider|divider|StageOut[38]~39_combout\ & (!\Mod27|auto_generated|divider|divider|StageOut[38]~48_combout\ & 
-- !\Mod27|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod27|auto_generated|divider|divider|StageOut[38]~39_combout\,
	datab => \Mod27|auto_generated|divider|divider|StageOut[38]~48_combout\,
	datad => VCC,
	cin => \Mod27|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \Mod27|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X24_Y25_N20
\Mod27|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod27|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\ = CARRY((\Mod27|auto_generated|divider|divider|StageOut[39]~38_combout\) # ((\Mod27|auto_generated|divider|divider|StageOut[39]~47_combout\) # 
-- (!\Mod27|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod27|auto_generated|divider|divider|StageOut[39]~38_combout\,
	datab => \Mod27|auto_generated|divider|divider|StageOut[39]~47_combout\,
	datad => VCC,
	cin => \Mod27|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	cout => \Mod27|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\);

-- Location: LCCOMB_X24_Y25_N22
\Mod27|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod27|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\ = CARRY((!\Mod27|auto_generated|divider|divider|StageOut[40]~37_combout\ & (!\Mod27|auto_generated|divider|divider|StageOut[40]~46_combout\ & 
-- !\Mod27|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod27|auto_generated|divider|divider|StageOut[40]~37_combout\,
	datab => \Mod27|auto_generated|divider|divider|StageOut[40]~46_combout\,
	datad => VCC,
	cin => \Mod27|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\,
	cout => \Mod27|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\);

-- Location: LCCOMB_X24_Y25_N24
\Mod27|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod27|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \Mod27|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod27|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\,
	combout => \Mod27|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X24_Y25_N2
\Mod27|auto_generated|divider|divider|StageOut[43]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod27|auto_generated|divider|divider|StageOut[43]~43_combout\ = (\Mod27|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (lapmin3(1))) # (!\Mod27|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((\Mod27|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapmin3(1),
	datab => \Mod27|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod27|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \Mod27|auto_generated|divider|divider|StageOut[43]~43_combout\);

-- Location: LCCOMB_X19_Y18_N12
\lapmin32[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \lapmin32[0]~0_combout\ = (\LAPTIME3~input_o\ & (\stsec2[0]~4_combout\ & (\STMODE~input_o\ & nMODE(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LAPTIME3~input_o\,
	datab => \stsec2[0]~4_combout\,
	datac => \STMODE~input_o\,
	datad => nMODE(0),
	combout => \lapmin32[0]~0_combout\);

-- Location: CLKCTRL_G17
\lapmin32[0]~0clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \lapmin32[0]~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \lapmin32[0]~0clkctrl_outclk\);

-- Location: LCCOMB_X24_Y25_N0
\lapmin31[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- lapmin31(1) = (GLOBAL(\lapmin32[0]~0clkctrl_outclk\) & ((\Mod27|auto_generated|divider|divider|StageOut[43]~43_combout\))) # (!GLOBAL(\lapmin32[0]~0clkctrl_outclk\) & (lapmin31(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => lapmin31(1),
	datac => \Mod27|auto_generated|divider|divider|StageOut[43]~43_combout\,
	datad => \lapmin32[0]~0clkctrl_outclk\,
	combout => lapmin31(1));

-- Location: LCCOMB_X20_Y22_N26
\nFND1[1]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND1[1]~8_combout\ = (\stsec2[0]~4_combout\ & ((\nFND4[2]~0_combout\ & ((lapmin31(1)))) # (!\nFND4[2]~0_combout\ & (stmin1(1))))) # (!\stsec2[0]~4_combout\ & (((\nFND4[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stsec2[0]~4_combout\,
	datab => stmin1(1),
	datac => \nFND4[2]~0_combout\,
	datad => lapmin31(1),
	combout => \nFND1[1]~8_combout\);

-- Location: LCCOMB_X20_Y22_N0
\laphor12[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \laphor12[0]~0_combout\ = (\LAPTIME1~input_o\ & (nMODE(0) & \STMODE~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LAPTIME1~input_o\,
	datac => nMODE(0),
	datad => \STMODE~input_o\,
	combout => \laphor12[0]~0_combout\);

-- Location: CLKCTRL_G14
\laphor12[0]~0clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \laphor12[0]~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \laphor12[0]~0clkctrl_outclk\);

-- Location: LCCOMB_X21_Y21_N6
\lapmin1[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \lapmin1[1]~feeder_combout\ = stmin(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => stmin(1),
	combout => \lapmin1[1]~feeder_combout\);

-- Location: LCCOMB_X22_Y21_N30
\lapmin1[5]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \lapmin1[5]~0_combout\ = (\STSTART~input_o\ & (\STMODE~input_o\ & (!lapcnt(0) & !lapcnt(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \STSTART~input_o\,
	datab => \STMODE~input_o\,
	datac => lapcnt(0),
	datad => lapcnt(1),
	combout => \lapmin1[5]~0_combout\);

-- Location: FF_X21_Y21_N7
\lapmin1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mENTER~input_o\,
	d => \lapmin1[1]~feeder_combout\,
	ena => \lapmin1[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => lapmin1(1));

-- Location: FF_X22_Y19_N9
\lapmin1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mENTER~input_o\,
	asdata => stmin(5),
	sload => VCC,
	ena => \lapmin1[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => lapmin1(5));

-- Location: FF_X22_Y19_N25
\lapmin1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mENTER~input_o\,
	asdata => stmin(3),
	sload => VCC,
	ena => \lapmin1[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => lapmin1(3));

-- Location: LCCOMB_X22_Y19_N14
\Mod23|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod23|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (lapmin1(5) & (\Mod23|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ $ (GND))) # (!lapmin1(5) & (!\Mod23|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & 
-- VCC))
-- \Mod23|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((lapmin1(5) & !\Mod23|auto_generated|divider|divider|add_sub_4_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => lapmin1(5),
	datad => VCC,
	cin => \Mod23|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Mod23|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Mod23|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X22_Y19_N16
\Mod23|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod23|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = !\Mod23|auto_generated|divider|divider|add_sub_4_result_int[3]~5\
-- \Mod23|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY(!\Mod23|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Mod23|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \Mod23|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \Mod23|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X22_Y19_N18
\Mod23|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod23|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Mod23|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod23|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \Mod23|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X22_Y19_N24
\Mod23|auto_generated|divider|divider|StageOut[32]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod23|auto_generated|divider|divider|StageOut[32]~26_combout\ = (\Mod23|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & !\Mod23|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod23|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datad => \Mod23|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod23|auto_generated|divider|divider|StageOut[32]~26_combout\);

-- Location: LCCOMB_X22_Y19_N8
\Mod23|auto_generated|divider|divider|StageOut[31]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod23|auto_generated|divider|divider|StageOut[31]~27_combout\ = (lapmin1(5) & \Mod23|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => lapmin1(5),
	datad => \Mod23|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod23|auto_generated|divider|divider|StageOut[31]~27_combout\);

-- Location: LCCOMB_X22_Y19_N22
\lapmin1[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \lapmin1[4]~feeder_combout\ = stmin(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => stmin(4),
	combout => \lapmin1[4]~feeder_combout\);

-- Location: FF_X22_Y19_N23
\lapmin1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mENTER~input_o\,
	d => \lapmin1[4]~feeder_combout\,
	ena => \lapmin1[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => lapmin1(4));

-- Location: LCCOMB_X22_Y19_N6
\Mod23|auto_generated|divider|divider|StageOut[30]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod23|auto_generated|divider|divider|StageOut[30]~29_combout\ = (lapmin1(4) & \Mod23|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => lapmin1(4),
	datad => \Mod23|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod23|auto_generated|divider|divider|StageOut[30]~29_combout\);

-- Location: LCCOMB_X22_Y19_N26
\Mod23|auto_generated|divider|divider|StageOut[29]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod23|auto_generated|divider|divider|StageOut[29]~31_combout\ = (lapmin1(3) & \Mod23|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => lapmin1(3),
	datad => \Mod23|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod23|auto_generated|divider|divider|StageOut[29]~31_combout\);

-- Location: FF_X22_Y21_N1
\lapmin1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mENTER~input_o\,
	asdata => stmin(2),
	sload => VCC,
	ena => \lapmin1[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => lapmin1(2));

-- Location: LCCOMB_X22_Y16_N24
\Mod23|auto_generated|divider|divider|StageOut[28]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod23|auto_generated|divider|divider|StageOut[28]~33_combout\ = (lapmin1(2) & \Mod23|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => lapmin1(2),
	datad => \Mod23|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod23|auto_generated|divider|divider|StageOut[28]~33_combout\);

-- Location: LCCOMB_X22_Y16_N14
\Mod23|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod23|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Mod23|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Mod23|auto_generated|divider|divider|StageOut[30]~30_combout\) # 
-- (\Mod23|auto_generated|divider|divider|StageOut[30]~29_combout\)))) # (!\Mod23|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Mod23|auto_generated|divider|divider|StageOut[30]~30_combout\) # 
-- (\Mod23|auto_generated|divider|divider|StageOut[30]~29_combout\)))))
-- \Mod23|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Mod23|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Mod23|auto_generated|divider|divider|StageOut[30]~30_combout\) # 
-- (\Mod23|auto_generated|divider|divider|StageOut[30]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod23|auto_generated|divider|divider|StageOut[30]~30_combout\,
	datab => \Mod23|auto_generated|divider|divider|StageOut[30]~29_combout\,
	datad => VCC,
	cin => \Mod23|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Mod23|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Mod23|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X22_Y16_N18
\Mod23|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod23|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = (\Mod23|auto_generated|divider|divider|StageOut[32]~26_combout\ & ((GND) # (!\Mod23|auto_generated|divider|divider|add_sub_5_result_int[4]~7\))) # 
-- (!\Mod23|auto_generated|divider|divider|StageOut[32]~26_combout\ & (\Mod23|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ $ (GND)))
-- \Mod23|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY((\Mod23|auto_generated|divider|divider|StageOut[32]~26_combout\) # (!\Mod23|auto_generated|divider|divider|add_sub_5_result_int[4]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mod23|auto_generated|divider|divider|StageOut[32]~26_combout\,
	datad => VCC,
	cin => \Mod23|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \Mod23|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \Mod23|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X22_Y16_N20
\Mod23|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod23|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\Mod23|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod23|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \Mod23|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X21_Y16_N2
\Mod23|auto_generated|divider|divider|StageOut[35]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod23|auto_generated|divider|divider|StageOut[35]~36_combout\ = (lapmin1(1) & !\Mod23|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapmin1(1),
	datac => \Mod23|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod23|auto_generated|divider|divider|StageOut[35]~36_combout\);

-- Location: LCCOMB_X21_Y16_N16
\Mod23|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod23|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Mod23|auto_generated|divider|divider|StageOut[35]~35_combout\) # (\Mod23|auto_generated|divider|divider|StageOut[35]~36_combout\)))
-- \Mod23|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Mod23|auto_generated|divider|divider|StageOut[35]~35_combout\) # (\Mod23|auto_generated|divider|divider|StageOut[35]~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod23|auto_generated|divider|divider|StageOut[35]~35_combout\,
	datab => \Mod23|auto_generated|divider|divider|StageOut[35]~36_combout\,
	datad => VCC,
	combout => \Mod23|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Mod23|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X22_Y16_N22
\Mod23|auto_generated|divider|divider|StageOut[40]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod23|auto_generated|divider|divider|StageOut[40]~37_combout\ = (!\Mod23|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod23|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod23|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod23|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Mod23|auto_generated|divider|divider|StageOut[40]~37_combout\);

-- Location: LCCOMB_X21_Y16_N0
\Mod23|auto_generated|divider|divider|StageOut[39]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod23|auto_generated|divider|divider|StageOut[39]~47_combout\ = (\Mod23|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod23|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (lapmin1(5))) # 
-- (!\Mod23|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod23|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapmin1(5),
	datab => \Mod23|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datac => \Mod23|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod23|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod23|auto_generated|divider|divider|StageOut[39]~47_combout\);

-- Location: LCCOMB_X22_Y16_N26
\Mod23|auto_generated|divider|divider|StageOut[38]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod23|auto_generated|divider|divider|StageOut[38]~39_combout\ = (\Mod23|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Mod23|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod23|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Mod23|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod23|auto_generated|divider|divider|StageOut[38]~39_combout\);

-- Location: LCCOMB_X22_Y16_N0
\Mod23|auto_generated|divider|divider|StageOut[37]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod23|auto_generated|divider|divider|StageOut[37]~40_combout\ = (\Mod23|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Mod23|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod23|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \Mod23|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod23|auto_generated|divider|divider|StageOut[37]~40_combout\);

-- Location: LCCOMB_X21_Y16_N4
\Mod23|auto_generated|divider|divider|StageOut[36]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod23|auto_generated|divider|divider|StageOut[36]~41_combout\ = (\Mod23|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & lapmin1(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod23|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => lapmin1(2),
	combout => \Mod23|auto_generated|divider|divider|StageOut[36]~41_combout\);

-- Location: LCCOMB_X21_Y16_N20
\Mod23|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod23|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Mod23|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Mod23|auto_generated|divider|divider|StageOut[37]~49_combout\) # 
-- (\Mod23|auto_generated|divider|divider|StageOut[37]~40_combout\)))) # (!\Mod23|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Mod23|auto_generated|divider|divider|StageOut[37]~49_combout\) # 
-- (\Mod23|auto_generated|divider|divider|StageOut[37]~40_combout\)))))
-- \Mod23|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Mod23|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Mod23|auto_generated|divider|divider|StageOut[37]~49_combout\) # 
-- (\Mod23|auto_generated|divider|divider|StageOut[37]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod23|auto_generated|divider|divider|StageOut[37]~49_combout\,
	datab => \Mod23|auto_generated|divider|divider|StageOut[37]~40_combout\,
	datad => VCC,
	cin => \Mod23|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Mod23|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Mod23|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X21_Y16_N22
\Mod23|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod23|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\Mod23|auto_generated|divider|divider|StageOut[38]~48_combout\ & (!\Mod23|auto_generated|divider|divider|StageOut[38]~39_combout\ & 
-- !\Mod23|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod23|auto_generated|divider|divider|StageOut[38]~48_combout\,
	datab => \Mod23|auto_generated|divider|divider|StageOut[38]~39_combout\,
	datad => VCC,
	cin => \Mod23|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \Mod23|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X21_Y16_N24
\Mod23|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod23|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\ = CARRY((\Mod23|auto_generated|divider|divider|StageOut[39]~38_combout\) # ((\Mod23|auto_generated|divider|divider|StageOut[39]~47_combout\) # 
-- (!\Mod23|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod23|auto_generated|divider|divider|StageOut[39]~38_combout\,
	datab => \Mod23|auto_generated|divider|divider|StageOut[39]~47_combout\,
	datad => VCC,
	cin => \Mod23|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	cout => \Mod23|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\);

-- Location: LCCOMB_X21_Y16_N26
\Mod23|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod23|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\ = CARRY((!\Mod23|auto_generated|divider|divider|StageOut[40]~46_combout\ & (!\Mod23|auto_generated|divider|divider|StageOut[40]~37_combout\ & 
-- !\Mod23|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod23|auto_generated|divider|divider|StageOut[40]~46_combout\,
	datab => \Mod23|auto_generated|divider|divider|StageOut[40]~37_combout\,
	datad => VCC,
	cin => \Mod23|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\,
	cout => \Mod23|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\);

-- Location: LCCOMB_X21_Y16_N28
\Mod23|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod23|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \Mod23|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod23|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\,
	combout => \Mod23|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X22_Y16_N28
\Mod23|auto_generated|divider|divider|StageOut[43]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod23|auto_generated|divider|divider|StageOut[43]~43_combout\ = (\Mod23|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (lapmin1(1))) # (!\Mod23|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((\Mod23|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => lapmin1(1),
	datac => \Mod23|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \Mod23|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod23|auto_generated|divider|divider|StageOut[43]~43_combout\);

-- Location: LCCOMB_X22_Y16_N30
\lapmin11[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- lapmin11(1) = (GLOBAL(\laphor12[0]~0clkctrl_outclk\) & ((\Mod23|auto_generated|divider|divider|StageOut[43]~43_combout\))) # (!GLOBAL(\laphor12[0]~0clkctrl_outclk\) & (lapmin11(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapmin11(1),
	datac => \laphor12[0]~0clkctrl_outclk\,
	datad => \Mod23|auto_generated|divider|divider|StageOut[43]~43_combout\,
	combout => lapmin11(1));

-- Location: LCCOMB_X20_Y22_N14
\nFND1[1]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND1[1]~9_combout\ = (\stsec2[0]~4_combout\ & (((\nFND1[1]~8_combout\)))) # (!\stsec2[0]~4_combout\ & ((\nFND1[1]~8_combout\ & ((lapmin11(1)))) # (!\nFND1[1]~8_combout\ & (lapmin21(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapmin21(1),
	datab => \stsec2[0]~4_combout\,
	datac => \nFND1[1]~8_combout\,
	datad => lapmin11(1),
	combout => \nFND1[1]~9_combout\);

-- Location: LCCOMB_X15_Y18_N4
setflag : cycloneiii_lcell_comb
-- Equation(s):
-- \setflag~combout\ = (!\comb~10_combout\ & ((\setflag~combout\) # (\sVALUE~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb~10_combout\,
	datab => \setflag~combout\,
	datac => \sVALUE~input_o\,
	combout => \setflag~combout\);

-- Location: CLKCTRL_G2
\setflag~clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \setflag~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \setflag~clkctrl_outclk\);

-- Location: LCCOMB_X11_Y15_N30
\sethor[4]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \sethor[4]~latch_combout\ = (\sVALUE~input_o\ & (\sethor[4]~latch_combout\)) # (!\sVALUE~input_o\ & ((\hor[4]~head_lut_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sethor[4]~latch_combout\,
	datac => \hor[4]~head_lut_combout\,
	datad => \sVALUE~input_o\,
	combout => \sethor[4]~latch_combout\);

-- Location: LCCOMB_X11_Y15_N8
\sethor[4]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \sethor[4]~head_lut_combout\ = (\sVALUE~input_o\ & (\sethor[4]~_emulated_q\ $ (((\sethor[4]~latch_combout\))))) # (!\sVALUE~input_o\ & (((\hor[4]~head_lut_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sethor[4]~_emulated_q\,
	datab => \hor[4]~head_lut_combout\,
	datac => \sethor[4]~latch_combout\,
	datad => \sVALUE~input_o\,
	combout => \sethor[4]~head_lut_combout\);

-- Location: LCCOMB_X11_Y15_N28
\hor[4]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \hor[4]~latch_combout\ = (GLOBAL(\setflag~clkctrl_outclk\) & ((\sethor[4]~head_lut_combout\))) # (!GLOBAL(\setflag~clkctrl_outclk\) & (\hor[4]~latch_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hor[4]~latch_combout\,
	datac => \setflag~clkctrl_outclk\,
	datad => \sethor[4]~head_lut_combout\,
	combout => \hor[4]~latch_combout\);

-- Location: LCCOMB_X11_Y17_N26
\sethor[0]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \sethor[0]~latch_combout\ = (\sVALUE~input_o\ & (\sethor[0]~latch_combout\)) # (!\sVALUE~input_o\ & ((\hor[0]~head_lut_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sethor[0]~latch_combout\,
	datac => \hor[0]~head_lut_combout\,
	datad => \sVALUE~input_o\,
	combout => \sethor[0]~latch_combout\);

-- Location: LCCOMB_X11_Y17_N0
\Add18~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add18~0_combout\ = \sethor[0]~head_lut_combout\ $ (VCC)
-- \Add18~1\ = CARRY(\sethor[0]~head_lut_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sethor[0]~head_lut_combout\,
	datad => VCC,
	combout => \Add18~0_combout\,
	cout => \Add18~1\);

-- Location: LCCOMB_X11_Y21_N20
\Add19~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add19~0_combout\ = \sethor[0]~head_lut_combout\ $ (VCC)
-- \Add19~1\ = CARRY(\sethor[0]~head_lut_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sethor[0]~head_lut_combout\,
	datad => VCC,
	combout => \Add19~0_combout\,
	cout => \Add19~1\);

-- Location: LCCOMB_X11_Y17_N30
\sethor[0]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \sethor[0]~data_lut_combout\ = \sethor[0]~latch_combout\ $ (((\UPDOWN~input_o\ & ((\Add19~0_combout\))) # (!\UPDOWN~input_o\ & (\Add18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sethor[0]~latch_combout\,
	datab => \Add18~0_combout\,
	datac => \UPDOWN~input_o\,
	datad => \Add19~0_combout\,
	combout => \sethor[0]~data_lut_combout\);

-- Location: LCCOMB_X10_Y25_N4
\sethor[4]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \sethor[4]~12_combout\ = (!nMODE(0) & (!nMODE(1) & (\almin[5]~4_combout\ & !nMODE(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nMODE(0),
	datab => nMODE(1),
	datac => \almin[5]~4_combout\,
	datad => nMODE(2),
	combout => \sethor[4]~12_combout\);

-- Location: FF_X11_Y17_N31
\sethor[0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mSELECT~input_o\,
	d => \sethor[0]~data_lut_combout\,
	clrn => \sVALUE~input_o\,
	ena => \sethor[4]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sethor[0]~_emulated_q\);

-- Location: LCCOMB_X11_Y17_N18
\sethor[0]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \sethor[0]~head_lut_combout\ = (\sVALUE~input_o\ & ((\sethor[0]~latch_combout\ $ (\sethor[0]~_emulated_q\)))) # (!\sVALUE~input_o\ & (\hor[0]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sVALUE~input_o\,
	datab => \hor[0]~head_lut_combout\,
	datac => \sethor[0]~latch_combout\,
	datad => \sethor[0]~_emulated_q\,
	combout => \sethor[0]~head_lut_combout\);

-- Location: LCCOMB_X10_Y17_N2
\hor[0]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \hor[0]~latch_combout\ = (GLOBAL(\setflag~clkctrl_outclk\) & ((\sethor[0]~head_lut_combout\))) # (!GLOBAL(\setflag~clkctrl_outclk\) & (\hor[0]~latch_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hor[0]~latch_combout\,
	datac => \setflag~clkctrl_outclk\,
	datad => \sethor[0]~head_lut_combout\,
	combout => \hor[0]~latch_combout\);

-- Location: LCCOMB_X9_Y23_N2
\Add20~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add20~0_combout\ = \setms[0]~head_lut_combout\ $ (VCC)
-- \Add20~1\ = CARRY(\setms[0]~head_lut_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setms[0]~head_lut_combout\,
	datad => VCC,
	combout => \Add20~0_combout\,
	cout => \Add20~1\);

-- Location: LCCOMB_X6_Y23_N14
\Add21~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add21~0_combout\ = \setms[0]~head_lut_combout\ $ (VCC)
-- \Add21~1\ = CARRY(\setms[0]~head_lut_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setms[0]~head_lut_combout\,
	datad => VCC,
	combout => \Add21~0_combout\,
	cout => \Add21~1\);

-- Location: LCCOMB_X6_Y23_N12
\setms[0]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setms[0]~data_lut_combout\ = \setms[0]~latch_combout\ $ (((\UPDOWN~input_o\ & ((\Add21~0_combout\))) # (!\UPDOWN~input_o\ & (\Add20~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setms[0]~latch_combout\,
	datab => \Add20~0_combout\,
	datac => \Add21~0_combout\,
	datad => \UPDOWN~input_o\,
	combout => \setms[0]~data_lut_combout\);

-- Location: LCCOMB_X8_Y25_N28
\alhor[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alhor[4]~7_combout\ = (\sVALUE~input_o\ & !\digit~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sVALUE~input_o\,
	datad => \digit~q\,
	combout => \alhor[4]~7_combout\);

-- Location: LCCOMB_X8_Y23_N4
\setms[6]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setms[6]~8_combout\ = (nMODE(0) & (!nMODE(1) & (\alhor[4]~7_combout\ & !nMODE(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nMODE(0),
	datab => nMODE(1),
	datac => \alhor[4]~7_combout\,
	datad => nMODE(2),
	combout => \setms[6]~8_combout\);

-- Location: FF_X6_Y23_N13
\setms[0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mSELECT~input_o\,
	d => \setms[0]~data_lut_combout\,
	clrn => \sVALUE~input_o\,
	ena => \setms[6]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setms[0]~_emulated_q\);

-- Location: LCCOMB_X6_Y23_N8
\setms[0]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setms[0]~latch_combout\ = (\sVALUE~input_o\ & (\setms[0]~latch_combout\)) # (!\sVALUE~input_o\ & ((\ms[0]~head_lut_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sVALUE~input_o\,
	datac => \setms[0]~latch_combout\,
	datad => \ms[0]~head_lut_combout\,
	combout => \setms[0]~latch_combout\);

-- Location: LCCOMB_X6_Y23_N6
\setms[0]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setms[0]~head_lut_combout\ = (\sVALUE~input_o\ & ((\setms[0]~_emulated_q\ $ (\setms[0]~latch_combout\)))) # (!\sVALUE~input_o\ & (\ms[0]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ms[0]~head_lut_combout\,
	datab => \setms[0]~_emulated_q\,
	datac => \setms[0]~latch_combout\,
	datad => \sVALUE~input_o\,
	combout => \setms[0]~head_lut_combout\);

-- Location: LCCOMB_X5_Y23_N2
\ms[0]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ms[0]~latch_combout\ = (GLOBAL(\setflag~clkctrl_outclk\) & ((\setms[0]~head_lut_combout\))) # (!GLOBAL(\setflag~clkctrl_outclk\) & (\ms[0]~latch_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ms[0]~latch_combout\,
	datac => \setflag~clkctrl_outclk\,
	datad => \setms[0]~head_lut_combout\,
	combout => \ms[0]~latch_combout\);

-- Location: LCCOMB_X8_Y23_N6
\Add0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~0_combout\ = \ms[0]~head_lut_combout\ $ (VCC)
-- \Add0~1\ = CARRY(\ms[0]~head_lut_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ms[0]~head_lut_combout\,
	datad => VCC,
	combout => \Add0~0_combout\,
	cout => \Add0~1\);

-- Location: LCCOMB_X6_Y23_N28
\ms[0]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ms[0]~data_lut_combout\ = \ms[0]~latch_combout\ $ (((\Equal19~1_combout\ & (\Equal14~5_combout\ & \Add0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal19~1_combout\,
	datab => \Equal14~5_combout\,
	datac => \ms[0]~latch_combout\,
	datad => \Add0~0_combout\,
	combout => \ms[0]~data_lut_combout\);

-- Location: LCCOMB_X12_Y16_N8
\rst~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rst~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \rst~feeder_combout\);

-- Location: FF_X12_Y16_N9
rst : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \rst~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst~q\);

-- Location: LCCOMB_X8_Y23_N24
\ms[0]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ms[0]~7_combout\ = (\Equal14~5_combout\) # (!\rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rst~q\,
	datad => \Equal14~5_combout\,
	combout => \ms[0]~7_combout\);

-- Location: FF_X5_Y23_N19
\ms[0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \ms[0]~data_lut_combout\,
	clrn => \ALT_INV_setflag~clkctrl_outclk\,
	sload => VCC,
	ena => \ms[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ms[0]~_emulated_q\);

-- Location: LCCOMB_X5_Y23_N18
\ms[0]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ms[0]~head_lut_combout\ = (\setflag~combout\ & (\setms[0]~head_lut_combout\)) # (!\setflag~combout\ & ((\ms[0]~_emulated_q\ $ (\ms[0]~latch_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setms[0]~head_lut_combout\,
	datab => \setflag~combout\,
	datac => \ms[0]~_emulated_q\,
	datad => \ms[0]~latch_combout\,
	combout => \ms[0]~head_lut_combout\);

-- Location: LCCOMB_X7_Y23_N20
\setms[2]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setms[2]~latch_combout\ = (\sVALUE~input_o\ & (\setms[2]~latch_combout\)) # (!\sVALUE~input_o\ & ((\ms[2]~head_lut_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setms[2]~latch_combout\,
	datac => \sVALUE~input_o\,
	datad => \ms[2]~head_lut_combout\,
	combout => \setms[2]~latch_combout\);

-- Location: LCCOMB_X6_Y23_N30
\ms[5]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ms[5]~latch_combout\ = (\setflag~combout\ & ((\setms[5]~head_lut_combout\))) # (!\setflag~combout\ & (\ms[5]~latch_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ms[5]~latch_combout\,
	datac => \setflag~combout\,
	datad => \setms[5]~head_lut_combout\,
	combout => \ms[5]~latch_combout\);

-- Location: LCCOMB_X9_Y23_N4
\Add20~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add20~2_combout\ = (\setms[1]~head_lut_combout\ & (!\Add20~1\)) # (!\setms[1]~head_lut_combout\ & ((\Add20~1\) # (GND)))
-- \Add20~3\ = CARRY((!\Add20~1\) # (!\setms[1]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setms[1]~head_lut_combout\,
	datad => VCC,
	cin => \Add20~1\,
	combout => \Add20~2_combout\,
	cout => \Add20~3\);

-- Location: LCCOMB_X9_Y23_N6
\Add20~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add20~4_combout\ = (\setms[2]~head_lut_combout\ & (\Add20~3\ $ (GND))) # (!\setms[2]~head_lut_combout\ & (!\Add20~3\ & VCC))
-- \Add20~5\ = CARRY((\setms[2]~head_lut_combout\ & !\Add20~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setms[2]~head_lut_combout\,
	datad => VCC,
	cin => \Add20~3\,
	combout => \Add20~4_combout\,
	cout => \Add20~5\);

-- Location: LCCOMB_X9_Y23_N8
\Add20~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add20~6_combout\ = (\setms[3]~head_lut_combout\ & (!\Add20~5\)) # (!\setms[3]~head_lut_combout\ & ((\Add20~5\) # (GND)))
-- \Add20~7\ = CARRY((!\Add20~5\) # (!\setms[3]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setms[3]~head_lut_combout\,
	datad => VCC,
	cin => \Add20~5\,
	combout => \Add20~6_combout\,
	cout => \Add20~7\);

-- Location: LCCOMB_X9_Y23_N10
\Add20~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add20~8_combout\ = (\setms[4]~head_lut_combout\ & (\Add20~7\ $ (GND))) # (!\setms[4]~head_lut_combout\ & (!\Add20~7\ & VCC))
-- \Add20~9\ = CARRY((\setms[4]~head_lut_combout\ & !\Add20~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setms[4]~head_lut_combout\,
	datad => VCC,
	cin => \Add20~7\,
	combout => \Add20~8_combout\,
	cout => \Add20~9\);

-- Location: LCCOMB_X8_Y23_N16
\Add0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~10_combout\ = (\ms[5]~head_lut_combout\ & (!\Add0~9\)) # (!\ms[5]~head_lut_combout\ & ((\Add0~9\) # (GND)))
-- \Add0~11\ = CARRY((!\Add0~9\) # (!\ms[5]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ms[5]~head_lut_combout\,
	datad => VCC,
	cin => \Add0~9\,
	combout => \Add0~10_combout\,
	cout => \Add0~11\);

-- Location: LCCOMB_X8_Y23_N18
\Add0~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~12_combout\ = \ms[6]~head_lut_combout\ $ (!\Add0~11\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ms[6]~head_lut_combout\,
	cin => \Add0~11\,
	combout => \Add0~12_combout\);

-- Location: LCCOMB_X8_Y23_N28
\ms[6]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ms[6]~data_lut_combout\ = \ms[6]~latch_combout\ $ (((\Add0~12_combout\ & (\Equal14~5_combout\ & \Equal19~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ms[6]~latch_combout\,
	datab => \Add0~12_combout\,
	datac => \Equal14~5_combout\,
	datad => \Equal19~1_combout\,
	combout => \ms[6]~data_lut_combout\);

-- Location: FF_X8_Y23_N3
\ms[6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \ms[6]~data_lut_combout\,
	clrn => \ALT_INV_setflag~clkctrl_outclk\,
	sload => VCC,
	ena => \ms[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ms[6]~_emulated_q\);

-- Location: LCCOMB_X8_Y23_N2
\ms[6]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ms[6]~head_lut_combout\ = (\setflag~combout\ & (((\setms[6]~head_lut_combout\)))) # (!\setflag~combout\ & (\ms[6]~latch_combout\ $ (((\ms[6]~_emulated_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ms[6]~latch_combout\,
	datab => \setms[6]~head_lut_combout\,
	datac => \ms[6]~_emulated_q\,
	datad => \setflag~combout\,
	combout => \ms[6]~head_lut_combout\);

-- Location: LCCOMB_X7_Y23_N18
\setms[6]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setms[6]~latch_combout\ = (\sVALUE~input_o\ & (\setms[6]~latch_combout\)) # (!\sVALUE~input_o\ & ((\ms[6]~head_lut_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setms[6]~latch_combout\,
	datac => \sVALUE~input_o\,
	datad => \ms[6]~head_lut_combout\,
	combout => \setms[6]~latch_combout\);

-- Location: LCCOMB_X10_Y23_N30
\ms[1]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ms[1]~latch_combout\ = (\setflag~combout\ & ((\setms[1]~head_lut_combout\))) # (!\setflag~combout\ & (\ms[1]~latch_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ms[1]~latch_combout\,
	datac => \setflag~combout\,
	datad => \setms[1]~head_lut_combout\,
	combout => \ms[1]~latch_combout\);

-- Location: LCCOMB_X10_Y23_N4
\ms[1]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ms[1]~data_lut_combout\ = \ms[1]~latch_combout\ $ (((\Add0~2_combout\ & (\Equal14~5_combout\ & \Equal19~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~2_combout\,
	datab => \ms[1]~latch_combout\,
	datac => \Equal14~5_combout\,
	datad => \Equal19~1_combout\,
	combout => \ms[1]~data_lut_combout\);

-- Location: FF_X10_Y23_N9
\ms[1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \ms[1]~data_lut_combout\,
	clrn => \ALT_INV_setflag~clkctrl_outclk\,
	sload => VCC,
	ena => \ms[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ms[1]~_emulated_q\);

-- Location: LCCOMB_X10_Y23_N8
\ms[1]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ms[1]~head_lut_combout\ = (\setflag~combout\ & (((\setms[1]~head_lut_combout\)))) # (!\setflag~combout\ & (\ms[1]~latch_combout\ $ (((\ms[1]~_emulated_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ms[1]~latch_combout\,
	datab => \setms[1]~head_lut_combout\,
	datac => \ms[1]~_emulated_q\,
	datad => \setflag~combout\,
	combout => \ms[1]~head_lut_combout\);

-- Location: LCCOMB_X10_Y23_N10
\setms[1]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setms[1]~latch_combout\ = (\sVALUE~input_o\ & ((\setms[1]~latch_combout\))) # (!\sVALUE~input_o\ & (\ms[1]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ms[1]~head_lut_combout\,
	datac => \setms[1]~latch_combout\,
	datad => \sVALUE~input_o\,
	combout => \setms[1]~latch_combout\);

-- Location: LCCOMB_X6_Y23_N16
\Add21~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add21~2_combout\ = (\setms[1]~head_lut_combout\ & (\Add21~1\ & VCC)) # (!\setms[1]~head_lut_combout\ & (!\Add21~1\))
-- \Add21~3\ = CARRY((!\setms[1]~head_lut_combout\ & !\Add21~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \setms[1]~head_lut_combout\,
	datad => VCC,
	cin => \Add21~1\,
	combout => \Add21~2_combout\,
	cout => \Add21~3\);

-- Location: LCCOMB_X9_Y23_N26
\setms[1]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setms[1]~data_lut_combout\ = \setms[1]~latch_combout\ $ (((\UPDOWN~input_o\ & ((\Add21~2_combout\))) # (!\UPDOWN~input_o\ & (\Add20~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UPDOWN~input_o\,
	datab => \setms[1]~latch_combout\,
	datac => \Add20~2_combout\,
	datad => \Add21~2_combout\,
	combout => \setms[1]~data_lut_combout\);

-- Location: FF_X9_Y23_N27
\setms[1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mSELECT~input_o\,
	d => \setms[1]~data_lut_combout\,
	clrn => \sVALUE~input_o\,
	ena => \setms[6]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setms[1]~_emulated_q\);

-- Location: LCCOMB_X10_Y23_N24
\setms[1]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setms[1]~head_lut_combout\ = (\sVALUE~input_o\ & ((\setms[1]~_emulated_q\ $ (\setms[1]~latch_combout\)))) # (!\sVALUE~input_o\ & (\ms[1]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ms[1]~head_lut_combout\,
	datab => \sVALUE~input_o\,
	datac => \setms[1]~_emulated_q\,
	datad => \setms[1]~latch_combout\,
	combout => \setms[1]~head_lut_combout\);

-- Location: LCCOMB_X6_Y23_N18
\Add21~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add21~4_combout\ = (\setms[2]~head_lut_combout\ & ((GND) # (!\Add21~3\))) # (!\setms[2]~head_lut_combout\ & (\Add21~3\ $ (GND)))
-- \Add21~5\ = CARRY((\setms[2]~head_lut_combout\) # (!\Add21~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setms[2]~head_lut_combout\,
	datad => VCC,
	cin => \Add21~3\,
	combout => \Add21~4_combout\,
	cout => \Add21~5\);

-- Location: LCCOMB_X6_Y23_N20
\Add21~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add21~6_combout\ = (\setms[3]~head_lut_combout\ & (\Add21~5\ & VCC)) # (!\setms[3]~head_lut_combout\ & (!\Add21~5\))
-- \Add21~7\ = CARRY((!\setms[3]~head_lut_combout\ & !\Add21~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setms[3]~head_lut_combout\,
	datad => VCC,
	cin => \Add21~5\,
	combout => \Add21~6_combout\,
	cout => \Add21~7\);

-- Location: LCCOMB_X6_Y23_N22
\Add21~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add21~8_combout\ = (\setms[4]~head_lut_combout\ & ((GND) # (!\Add21~7\))) # (!\setms[4]~head_lut_combout\ & (\Add21~7\ $ (GND)))
-- \Add21~9\ = CARRY((\setms[4]~head_lut_combout\) # (!\Add21~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \setms[4]~head_lut_combout\,
	datad => VCC,
	cin => \Add21~7\,
	combout => \Add21~8_combout\,
	cout => \Add21~9\);

-- Location: LCCOMB_X6_Y23_N26
\Add21~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add21~12_combout\ = \Add21~11\ $ (\setms[6]~head_lut_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \setms[6]~head_lut_combout\,
	cin => \Add21~11\,
	combout => \Add21~12_combout\);

-- Location: LCCOMB_X9_Y23_N12
\Add20~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add20~10_combout\ = (\setms[5]~head_lut_combout\ & (!\Add20~9\)) # (!\setms[5]~head_lut_combout\ & ((\Add20~9\) # (GND)))
-- \Add20~11\ = CARRY((!\Add20~9\) # (!\setms[5]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setms[5]~head_lut_combout\,
	datad => VCC,
	cin => \Add20~9\,
	combout => \Add20~10_combout\,
	cout => \Add20~11\);

-- Location: LCCOMB_X9_Y23_N14
\Add20~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add20~12_combout\ = \Add20~11\ $ (!\setms[6]~head_lut_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \setms[6]~head_lut_combout\,
	cin => \Add20~11\,
	combout => \Add20~12_combout\);

-- Location: LCCOMB_X9_Y23_N22
\Equal33~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Equal33~1_combout\ = (!\setms[5]~head_lut_combout\ & (!\setms[0]~head_lut_combout\ & !\setms[1]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setms[5]~head_lut_combout\,
	datac => \setms[0]~head_lut_combout\,
	datad => \setms[1]~head_lut_combout\,
	combout => \Equal33~1_combout\);

-- Location: LCCOMB_X9_Y23_N24
\setms~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setms~9_combout\ = (\UPDOWN~input_o\ & (\Add21~6_combout\ & ((!\Equal33~1_combout\) # (!\Equal33~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UPDOWN~input_o\,
	datab => \Equal33~0_combout\,
	datac => \Equal33~1_combout\,
	datad => \Add21~6_combout\,
	combout => \setms~9_combout\);

-- Location: LCCOMB_X9_Y23_N16
\setms[3]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setms[3]~data_lut_combout\ = \setms[3]~latch_combout\ $ (((\setms~9_combout\) # ((\Add20~6_combout\ & !\UPDOWN~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setms[3]~latch_combout\,
	datab => \setms~9_combout\,
	datac => \Add20~6_combout\,
	datad => \UPDOWN~input_o\,
	combout => \setms[3]~data_lut_combout\);

-- Location: FF_X9_Y23_N17
\setms[3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mSELECT~input_o\,
	d => \setms[3]~data_lut_combout\,
	clrn => \sVALUE~input_o\,
	ena => \setms[6]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setms[3]~_emulated_q\);

-- Location: LCCOMB_X10_Y23_N20
\ms[3]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ms[3]~latch_combout\ = (\setflag~combout\ & ((\setms[3]~head_lut_combout\))) # (!\setflag~combout\ & (\ms[3]~latch_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ms[3]~latch_combout\,
	datac => \setflag~combout\,
	datad => \setms[3]~head_lut_combout\,
	combout => \ms[3]~latch_combout\);

-- Location: LCCOMB_X10_Y23_N12
\ms[3]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ms[3]~data_lut_combout\ = \ms[3]~latch_combout\ $ (((\Add0~6_combout\ & (\Equal14~5_combout\ & \Equal19~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~6_combout\,
	datab => \ms[3]~latch_combout\,
	datac => \Equal14~5_combout\,
	datad => \Equal19~1_combout\,
	combout => \ms[3]~data_lut_combout\);

-- Location: FF_X10_Y23_N19
\ms[3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \ms[3]~data_lut_combout\,
	clrn => \ALT_INV_setflag~clkctrl_outclk\,
	sload => VCC,
	ena => \ms[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ms[3]~_emulated_q\);

-- Location: LCCOMB_X10_Y23_N18
\ms[3]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ms[3]~head_lut_combout\ = (\setflag~combout\ & (\setms[3]~head_lut_combout\)) # (!\setflag~combout\ & ((\ms[3]~latch_combout\ $ (\ms[3]~_emulated_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setms[3]~head_lut_combout\,
	datab => \ms[3]~latch_combout\,
	datac => \ms[3]~_emulated_q\,
	datad => \setflag~combout\,
	combout => \ms[3]~head_lut_combout\);

-- Location: LCCOMB_X10_Y23_N0
\setms[3]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setms[3]~latch_combout\ = (\sVALUE~input_o\ & (\setms[3]~latch_combout\)) # (!\sVALUE~input_o\ & ((\ms[3]~head_lut_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setms[3]~latch_combout\,
	datab => \ms[3]~head_lut_combout\,
	datad => \sVALUE~input_o\,
	combout => \setms[3]~latch_combout\);

-- Location: LCCOMB_X10_Y23_N28
\setms[3]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setms[3]~head_lut_combout\ = (\sVALUE~input_o\ & ((\setms[3]~_emulated_q\ $ (\setms[3]~latch_combout\)))) # (!\sVALUE~input_o\ & (\ms[3]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ms[3]~head_lut_combout\,
	datab => \sVALUE~input_o\,
	datac => \setms[3]~_emulated_q\,
	datad => \setms[3]~latch_combout\,
	combout => \setms[3]~head_lut_combout\);

-- Location: LCCOMB_X9_Y23_N20
\Equal32~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Equal32~0_combout\ = (!\setms[2]~head_lut_combout\ & (!\setms[3]~head_lut_combout\ & (\setms[6]~head_lut_combout\ & !\setms[4]~head_lut_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setms[2]~head_lut_combout\,
	datab => \setms[3]~head_lut_combout\,
	datac => \setms[6]~head_lut_combout\,
	datad => \setms[4]~head_lut_combout\,
	combout => \Equal32~0_combout\);

-- Location: LCCOMB_X9_Y23_N30
\setms~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setms~13_combout\ = (!\UPDOWN~input_o\ & (\Add20~12_combout\ & ((!\Equal32~0_combout\) # (!\Equal32~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UPDOWN~input_o\,
	datab => \Equal32~1_combout\,
	datac => \Add20~12_combout\,
	datad => \Equal32~0_combout\,
	combout => \setms~13_combout\);

-- Location: LCCOMB_X7_Y23_N22
\setms[6]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setms[6]~data_lut_combout\ = \setms[6]~latch_combout\ $ (((\setms~13_combout\) # ((\UPDOWN~input_o\ & \Add21~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UPDOWN~input_o\,
	datab => \setms[6]~latch_combout\,
	datac => \Add21~12_combout\,
	datad => \setms~13_combout\,
	combout => \setms[6]~data_lut_combout\);

-- Location: FF_X7_Y23_N23
\setms[6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mSELECT~input_o\,
	d => \setms[6]~data_lut_combout\,
	clrn => \sVALUE~input_o\,
	ena => \setms[6]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setms[6]~_emulated_q\);

-- Location: LCCOMB_X7_Y23_N24
\setms[6]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setms[6]~head_lut_combout\ = (\sVALUE~input_o\ & ((\setms[6]~_emulated_q\ $ (\setms[6]~latch_combout\)))) # (!\sVALUE~input_o\ & (\ms[6]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ms[6]~head_lut_combout\,
	datab => \sVALUE~input_o\,
	datac => \setms[6]~_emulated_q\,
	datad => \setms[6]~latch_combout\,
	combout => \setms[6]~head_lut_combout\);

-- Location: LCCOMB_X7_Y23_N28
\Equal33~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Equal33~0_combout\ = (!\setms[2]~head_lut_combout\ & (!\setms[6]~head_lut_combout\ & (!\setms[3]~head_lut_combout\ & !\setms[4]~head_lut_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setms[2]~head_lut_combout\,
	datab => \setms[6]~head_lut_combout\,
	datac => \setms[3]~head_lut_combout\,
	datad => \setms[4]~head_lut_combout\,
	combout => \Equal33~0_combout\);

-- Location: LCCOMB_X6_Y23_N10
\setms~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setms~12_combout\ = (\UPDOWN~input_o\ & (\Add21~8_combout\ & ((!\Equal33~1_combout\) # (!\Equal33~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UPDOWN~input_o\,
	datab => \Equal33~0_combout\,
	datac => \Add21~8_combout\,
	datad => \Equal33~1_combout\,
	combout => \setms~12_combout\);

-- Location: LCCOMB_X11_Y23_N30
\setms[4]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setms[4]~data_lut_combout\ = \setms[4]~latch_combout\ $ (((\setms~12_combout\) # ((!\UPDOWN~input_o\ & \Add20~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setms[4]~latch_combout\,
	datab => \UPDOWN~input_o\,
	datac => \Add20~8_combout\,
	datad => \setms~12_combout\,
	combout => \setms[4]~data_lut_combout\);

-- Location: FF_X11_Y23_N31
\setms[4]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mSELECT~input_o\,
	d => \setms[4]~data_lut_combout\,
	clrn => \sVALUE~input_o\,
	ena => \setms[6]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setms[4]~_emulated_q\);

-- Location: LCCOMB_X11_Y23_N18
\setms[4]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setms[4]~latch_combout\ = (\sVALUE~input_o\ & (\setms[4]~latch_combout\)) # (!\sVALUE~input_o\ & ((\ms[4]~head_lut_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setms[4]~latch_combout\,
	datac => \ms[4]~head_lut_combout\,
	datad => \sVALUE~input_o\,
	combout => \setms[4]~latch_combout\);

-- Location: LCCOMB_X11_Y23_N6
\setms[4]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setms[4]~head_lut_combout\ = (\sVALUE~input_o\ & ((\setms[4]~_emulated_q\ $ (\setms[4]~latch_combout\)))) # (!\sVALUE~input_o\ & (\ms[4]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sVALUE~input_o\,
	datab => \ms[4]~head_lut_combout\,
	datac => \setms[4]~_emulated_q\,
	datad => \setms[4]~latch_combout\,
	combout => \setms[4]~head_lut_combout\);

-- Location: LCCOMB_X11_Y23_N24
\ms[4]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ms[4]~latch_combout\ = (\setflag~combout\ & ((\setms[4]~head_lut_combout\))) # (!\setflag~combout\ & (\ms[4]~latch_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ms[4]~latch_combout\,
	datac => \setflag~combout\,
	datad => \setms[4]~head_lut_combout\,
	combout => \ms[4]~latch_combout\);

-- Location: LCCOMB_X8_Y23_N14
\Add0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~8_combout\ = (\ms[4]~head_lut_combout\ & (\Add0~7\ $ (GND))) # (!\ms[4]~head_lut_combout\ & (!\Add0~7\ & VCC))
-- \Add0~9\ = CARRY((\ms[4]~head_lut_combout\ & !\Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ms[4]~head_lut_combout\,
	datad => VCC,
	cin => \Add0~7\,
	combout => \Add0~8_combout\,
	cout => \Add0~9\);

-- Location: LCCOMB_X8_Y23_N26
\ms[4]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ms[4]~data_lut_combout\ = \ms[4]~latch_combout\ $ (((\Equal19~1_combout\ & (\Add0~8_combout\ & \Equal14~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal19~1_combout\,
	datab => \ms[4]~latch_combout\,
	datac => \Add0~8_combout\,
	datad => \Equal14~5_combout\,
	combout => \ms[4]~data_lut_combout\);

-- Location: FF_X12_Y23_N5
\ms[4]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \ms[4]~data_lut_combout\,
	clrn => \ALT_INV_setflag~clkctrl_outclk\,
	sload => VCC,
	ena => \ms[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ms[4]~_emulated_q\);

-- Location: LCCOMB_X12_Y23_N4
\ms[4]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ms[4]~head_lut_combout\ = (\setflag~combout\ & (\setms[4]~head_lut_combout\)) # (!\setflag~combout\ & ((\ms[4]~latch_combout\ $ (\ms[4]~_emulated_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setms[4]~head_lut_combout\,
	datab => \ms[4]~latch_combout\,
	datac => \ms[4]~_emulated_q\,
	datad => \setflag~combout\,
	combout => \ms[4]~head_lut_combout\);

-- Location: LCCOMB_X10_Y23_N2
\ms[5]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ms[5]~data_lut_combout\ = \ms[5]~latch_combout\ $ (((\Equal14~5_combout\ & (\Add0~10_combout\ & \Equal19~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ms[5]~latch_combout\,
	datab => \Equal14~5_combout\,
	datac => \Add0~10_combout\,
	datad => \Equal19~1_combout\,
	combout => \ms[5]~data_lut_combout\);

-- Location: FF_X10_Y23_N23
\ms[5]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \ms[5]~data_lut_combout\,
	clrn => \ALT_INV_setflag~clkctrl_outclk\,
	sload => VCC,
	ena => \ms[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ms[5]~_emulated_q\);

-- Location: LCCOMB_X10_Y23_N22
\ms[5]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ms[5]~head_lut_combout\ = (\setflag~combout\ & (\setms[5]~head_lut_combout\)) # (!\setflag~combout\ & ((\ms[5]~latch_combout\ $ (\ms[5]~_emulated_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setms[5]~head_lut_combout\,
	datab => \ms[5]~latch_combout\,
	datac => \ms[5]~_emulated_q\,
	datad => \setflag~combout\,
	combout => \ms[5]~head_lut_combout\);

-- Location: LCCOMB_X6_Y23_N0
\setms[5]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setms[5]~latch_combout\ = (\sVALUE~input_o\ & (\setms[5]~latch_combout\)) # (!\sVALUE~input_o\ & ((\ms[5]~head_lut_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setms[5]~latch_combout\,
	datac => \sVALUE~input_o\,
	datad => \ms[5]~head_lut_combout\,
	combout => \setms[5]~latch_combout\);

-- Location: LCCOMB_X9_Y23_N0
\setms~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setms~7_combout\ = (!\UPDOWN~input_o\ & (\Add20~10_combout\ & ((!\Equal32~0_combout\) # (!\Equal32~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UPDOWN~input_o\,
	datab => \Equal32~1_combout\,
	datac => \Equal32~0_combout\,
	datad => \Add20~10_combout\,
	combout => \setms~7_combout\);

-- Location: LCCOMB_X6_Y23_N4
\setms[5]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setms[5]~data_lut_combout\ = \setms[5]~latch_combout\ $ (((\setms~7_combout\) # ((\Add21~10_combout\ & \UPDOWN~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add21~10_combout\,
	datab => \setms[5]~latch_combout\,
	datac => \UPDOWN~input_o\,
	datad => \setms~7_combout\,
	combout => \setms[5]~data_lut_combout\);

-- Location: FF_X6_Y23_N5
\setms[5]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mSELECT~input_o\,
	d => \setms[5]~data_lut_combout\,
	clrn => \sVALUE~input_o\,
	ena => \setms[6]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setms[5]~_emulated_q\);

-- Location: LCCOMB_X6_Y23_N2
\setms[5]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setms[5]~head_lut_combout\ = (\sVALUE~input_o\ & ((\setms[5]~_emulated_q\ $ (\setms[5]~latch_combout\)))) # (!\sVALUE~input_o\ & (\ms[5]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sVALUE~input_o\,
	datab => \ms[5]~head_lut_combout\,
	datac => \setms[5]~_emulated_q\,
	datad => \setms[5]~latch_combout\,
	combout => \setms[5]~head_lut_combout\);

-- Location: LCCOMB_X9_Y23_N28
\Equal32~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Equal32~1_combout\ = (\setms[1]~head_lut_combout\ & (\setms[0]~head_lut_combout\ & \setms[5]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setms[1]~head_lut_combout\,
	datab => \setms[0]~head_lut_combout\,
	datad => \setms[5]~head_lut_combout\,
	combout => \Equal32~1_combout\);

-- Location: LCCOMB_X9_Y23_N18
\setms~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setms~11_combout\ = (!\UPDOWN~input_o\ & (\Add20~4_combout\ & ((!\Equal32~0_combout\) # (!\Equal32~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UPDOWN~input_o\,
	datab => \Equal32~1_combout\,
	datac => \Equal32~0_combout\,
	datad => \Add20~4_combout\,
	combout => \setms~11_combout\);

-- Location: LCCOMB_X7_Y23_N30
\setms[2]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setms[2]~data_lut_combout\ = \setms[2]~latch_combout\ $ (((\setms~11_combout\) # ((\setms~10_combout\ & \Add21~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setms~10_combout\,
	datab => \setms[2]~latch_combout\,
	datac => \setms~11_combout\,
	datad => \Add21~4_combout\,
	combout => \setms[2]~data_lut_combout\);

-- Location: FF_X7_Y23_N31
\setms[2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mSELECT~input_o\,
	d => \setms[2]~data_lut_combout\,
	clrn => \sVALUE~input_o\,
	ena => \setms[6]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setms[2]~_emulated_q\);

-- Location: LCCOMB_X7_Y23_N16
\setms[2]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setms[2]~head_lut_combout\ = (\sVALUE~input_o\ & ((\setms[2]~latch_combout\ $ (\setms[2]~_emulated_q\)))) # (!\sVALUE~input_o\ & (\ms[2]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ms[2]~head_lut_combout\,
	datab => \setms[2]~latch_combout\,
	datac => \setms[2]~_emulated_q\,
	datad => \sVALUE~input_o\,
	combout => \setms[2]~head_lut_combout\);

-- Location: LCCOMB_X7_Y23_N12
\ms[2]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ms[2]~latch_combout\ = (\setflag~combout\ & ((\setms[2]~head_lut_combout\))) # (!\setflag~combout\ & (\ms[2]~latch_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ms[2]~latch_combout\,
	datac => \setflag~combout\,
	datad => \setms[2]~head_lut_combout\,
	combout => \ms[2]~latch_combout\);

-- Location: LCCOMB_X8_Y23_N0
\ms[2]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ms[2]~data_lut_combout\ = \ms[2]~latch_combout\ $ (((\Add0~4_combout\ & (\Equal14~5_combout\ & \Equal19~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~4_combout\,
	datab => \ms[2]~latch_combout\,
	datac => \Equal14~5_combout\,
	datad => \Equal19~1_combout\,
	combout => \ms[2]~data_lut_combout\);

-- Location: FF_X8_Y23_N21
\ms[2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \ms[2]~data_lut_combout\,
	clrn => \ALT_INV_setflag~clkctrl_outclk\,
	sload => VCC,
	ena => \ms[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ms[2]~_emulated_q\);

-- Location: LCCOMB_X8_Y23_N20
\ms[2]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ms[2]~head_lut_combout\ = (\setflag~combout\ & (((\setms[2]~head_lut_combout\)))) # (!\setflag~combout\ & (\ms[2]~latch_combout\ $ (((\ms[2]~_emulated_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ms[2]~latch_combout\,
	datab => \setms[2]~head_lut_combout\,
	datac => \ms[2]~_emulated_q\,
	datad => \setflag~combout\,
	combout => \ms[2]~head_lut_combout\);

-- Location: LCCOMB_X8_Y23_N30
\Equal19~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Equal19~0_combout\ = ((\ms[2]~head_lut_combout\) # ((\ms[3]~head_lut_combout\) # (!\ms[6]~head_lut_combout\))) # (!\ms[5]~head_lut_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ms[5]~head_lut_combout\,
	datab => \ms[2]~head_lut_combout\,
	datac => \ms[3]~head_lut_combout\,
	datad => \ms[6]~head_lut_combout\,
	combout => \Equal19~0_combout\);

-- Location: LCCOMB_X8_Y23_N22
\Equal19~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Equal19~1_combout\ = (((\Equal19~0_combout\) # (\ms[4]~head_lut_combout\)) # (!\ms[0]~head_lut_combout\)) # (!\ms[1]~head_lut_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ms[1]~head_lut_combout\,
	datab => \ms[0]~head_lut_combout\,
	datac => \Equal19~0_combout\,
	datad => \ms[4]~head_lut_combout\,
	combout => \Equal19~1_combout\);

-- Location: LCCOMB_X7_Y21_N28
\sec[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \sec[5]~6_combout\ = (\Equal14~5_combout\ & !\Equal19~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Equal14~5_combout\,
	datad => \Equal19~1_combout\,
	combout => \sec[5]~6_combout\);

-- Location: LCCOMB_X5_Y21_N20
\Add5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add5~0_combout\ = \sec[0]~head_lut_combout\ $ (VCC)
-- \Add5~1\ = CARRY(\sec[0]~head_lut_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sec[0]~head_lut_combout\,
	datad => VCC,
	combout => \Add5~0_combout\,
	cout => \Add5~1\);

-- Location: LCCOMB_X5_Y21_N22
\Add5~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add5~2_combout\ = (\sec[1]~head_lut_combout\ & (!\Add5~1\)) # (!\sec[1]~head_lut_combout\ & ((\Add5~1\) # (GND)))
-- \Add5~3\ = CARRY((!\Add5~1\) # (!\sec[1]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sec[1]~head_lut_combout\,
	datad => VCC,
	cin => \Add5~1\,
	combout => \Add5~2_combout\,
	cout => \Add5~3\);

-- Location: LCCOMB_X4_Y21_N28
\setsec[1]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setsec[1]~latch_combout\ = (\sVALUE~input_o\ & ((\setsec[1]~latch_combout\))) # (!\sVALUE~input_o\ & (\sec[1]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sec[1]~head_lut_combout\,
	datac => \sVALUE~input_o\,
	datad => \setsec[1]~latch_combout\,
	combout => \setsec[1]~latch_combout\);

-- Location: LCCOMB_X2_Y21_N18
\Add22~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add22~2_combout\ = (\setsec[1]~head_lut_combout\ & (!\Add22~1\)) # (!\setsec[1]~head_lut_combout\ & ((\Add22~1\) # (GND)))
-- \Add22~3\ = CARRY((!\Add22~1\) # (!\setsec[1]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setsec[1]~head_lut_combout\,
	datad => VCC,
	cin => \Add22~1\,
	combout => \Add22~2_combout\,
	cout => \Add22~3\);

-- Location: LCCOMB_X3_Y21_N12
\Add23~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add23~2_combout\ = (\setsec[1]~head_lut_combout\ & (\Add23~1\ & VCC)) # (!\setsec[1]~head_lut_combout\ & (!\Add23~1\))
-- \Add23~3\ = CARRY((!\setsec[1]~head_lut_combout\ & !\Add23~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \setsec[1]~head_lut_combout\,
	datad => VCC,
	cin => \Add23~1\,
	combout => \Add23~2_combout\,
	cout => \Add23~3\);

-- Location: LCCOMB_X4_Y21_N20
\setsec[1]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setsec[1]~data_lut_combout\ = \setsec[1]~latch_combout\ $ (((\UPDOWN~input_o\ & ((\Add23~2_combout\))) # (!\UPDOWN~input_o\ & (\Add22~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UPDOWN~input_o\,
	datab => \setsec[1]~latch_combout\,
	datac => \Add22~2_combout\,
	datad => \Add23~2_combout\,
	combout => \setsec[1]~data_lut_combout\);

-- Location: LCCOMB_X7_Y21_N10
\setsec[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setsec[5]~6_combout\ = (nMODE(0) & (!nMODE(1) & (!nMODE(2) & \almin[5]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nMODE(0),
	datab => nMODE(1),
	datac => nMODE(2),
	datad => \almin[5]~4_combout\,
	combout => \setsec[5]~6_combout\);

-- Location: FF_X4_Y21_N21
\setsec[1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mSELECT~input_o\,
	d => \setsec[1]~data_lut_combout\,
	clrn => \sVALUE~input_o\,
	ena => \setsec[5]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setsec[1]~_emulated_q\);

-- Location: LCCOMB_X4_Y21_N18
\setsec[1]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setsec[1]~head_lut_combout\ = (\sVALUE~input_o\ & ((\setsec[1]~_emulated_q\ $ (\setsec[1]~latch_combout\)))) # (!\sVALUE~input_o\ & (\sec[1]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sec[1]~head_lut_combout\,
	datab => \sVALUE~input_o\,
	datac => \setsec[1]~_emulated_q\,
	datad => \setsec[1]~latch_combout\,
	combout => \setsec[1]~head_lut_combout\);

-- Location: LCCOMB_X4_Y21_N26
\sec[1]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \sec[1]~latch_combout\ = (GLOBAL(\setflag~clkctrl_outclk\) & ((\setsec[1]~head_lut_combout\))) # (!GLOBAL(\setflag~clkctrl_outclk\) & (\sec[1]~latch_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sec[1]~latch_combout\,
	datac => \setflag~clkctrl_outclk\,
	datad => \setsec[1]~head_lut_combout\,
	combout => \sec[1]~latch_combout\);

-- Location: LCCOMB_X4_Y21_N4
\sec[1]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \sec[1]~data_lut_combout\ = \sec[1]~latch_combout\ $ (((\Equal20~1_combout\ & (\Add5~2_combout\ & \sec[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal20~1_combout\,
	datab => \Add5~2_combout\,
	datac => \sec[1]~latch_combout\,
	datad => \sec[5]~6_combout\,
	combout => \sec[1]~data_lut_combout\);

-- Location: LCCOMB_X7_Y21_N4
\sec[5]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \sec[5]~7_combout\ = ((\Equal14~5_combout\ & !\Equal19~1_combout\)) # (!\rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~q\,
	datab => \Equal14~5_combout\,
	datad => \Equal19~1_combout\,
	combout => \sec[5]~7_combout\);

-- Location: FF_X4_Y21_N25
\sec[1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \sec[1]~data_lut_combout\,
	clrn => \ALT_INV_setflag~clkctrl_outclk\,
	sload => VCC,
	ena => \sec[5]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sec[1]~_emulated_q\);

-- Location: LCCOMB_X4_Y21_N24
\sec[1]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \sec[1]~head_lut_combout\ = (\setflag~combout\ & (\setsec[1]~head_lut_combout\)) # (!\setflag~combout\ & ((\sec[1]~_emulated_q\ $ (\sec[1]~latch_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setsec[1]~head_lut_combout\,
	datab => \setflag~combout\,
	datac => \sec[1]~_emulated_q\,
	datad => \sec[1]~latch_combout\,
	combout => \sec[1]~head_lut_combout\);

-- Location: LCCOMB_X5_Y21_N24
\Add5~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add5~4_combout\ = (\sec[2]~head_lut_combout\ & (\Add5~3\ $ (GND))) # (!\sec[2]~head_lut_combout\ & (!\Add5~3\ & VCC))
-- \Add5~5\ = CARRY((\sec[2]~head_lut_combout\ & !\Add5~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sec[2]~head_lut_combout\,
	datad => VCC,
	cin => \Add5~3\,
	combout => \Add5~4_combout\,
	cout => \Add5~5\);

-- Location: LCCOMB_X1_Y21_N22
\sec[2]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \sec[2]~data_lut_combout\ = \sec[2]~latch_combout\ $ (((\sec[5]~6_combout\ & (\Add5~4_combout\ & \Equal20~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sec[2]~latch_combout\,
	datab => \sec[5]~6_combout\,
	datac => \Add5~4_combout\,
	datad => \Equal20~1_combout\,
	combout => \sec[2]~data_lut_combout\);

-- Location: FF_X1_Y21_N29
\sec[2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \sec[2]~data_lut_combout\,
	clrn => \ALT_INV_setflag~clkctrl_outclk\,
	sload => VCC,
	ena => \sec[5]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sec[2]~_emulated_q\);

-- Location: LCCOMB_X2_Y21_N20
\Add22~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add22~4_combout\ = (\setsec[2]~head_lut_combout\ & (\Add22~3\ $ (GND))) # (!\setsec[2]~head_lut_combout\ & (!\Add22~3\ & VCC))
-- \Add22~5\ = CARRY((\setsec[2]~head_lut_combout\ & !\Add22~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setsec[2]~head_lut_combout\,
	datad => VCC,
	cin => \Add22~3\,
	combout => \Add22~4_combout\,
	cout => \Add22~5\);

-- Location: LCCOMB_X4_Y21_N14
\sec[4]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \sec[4]~latch_combout\ = (GLOBAL(\setflag~clkctrl_outclk\) & ((\setsec[4]~head_lut_combout\))) # (!GLOBAL(\setflag~clkctrl_outclk\) & (\sec[4]~latch_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sec[4]~latch_combout\,
	datac => \setflag~clkctrl_outclk\,
	datad => \setsec[4]~head_lut_combout\,
	combout => \sec[4]~latch_combout\);

-- Location: LCCOMB_X2_Y21_N22
\Add22~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add22~6_combout\ = (\setsec[3]~head_lut_combout\ & (!\Add22~5\)) # (!\setsec[3]~head_lut_combout\ & ((\Add22~5\) # (GND)))
-- \Add22~7\ = CARRY((!\Add22~5\) # (!\setsec[3]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setsec[3]~head_lut_combout\,
	datad => VCC,
	cin => \Add22~5\,
	combout => \Add22~6_combout\,
	cout => \Add22~7\);

-- Location: LCCOMB_X3_Y21_N30
\setsec~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setsec~10_combout\ = (\setsec~7_combout\ & \Add22~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setsec~7_combout\,
	datad => \Add22~6_combout\,
	combout => \setsec~10_combout\);

-- Location: LCCOMB_X3_Y21_N4
\setsec[3]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setsec[3]~latch_combout\ = (\sVALUE~input_o\ & ((\setsec[3]~latch_combout\))) # (!\sVALUE~input_o\ & (\sec[3]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sec[3]~head_lut_combout\,
	datac => \sVALUE~input_o\,
	datad => \setsec[3]~latch_combout\,
	combout => \setsec[3]~latch_combout\);

-- Location: LCCOMB_X3_Y21_N28
\setsec[3]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setsec[3]~data_lut_combout\ = \setsec[3]~latch_combout\ $ (((\setsec~10_combout\) # ((\Add23~6_combout\ & \UPDOWN~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add23~6_combout\,
	datab => \setsec~10_combout\,
	datac => \UPDOWN~input_o\,
	datad => \setsec[3]~latch_combout\,
	combout => \setsec[3]~data_lut_combout\);

-- Location: FF_X3_Y21_N29
\setsec[3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mSELECT~input_o\,
	d => \setsec[3]~data_lut_combout\,
	clrn => \sVALUE~input_o\,
	ena => \setsec[5]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setsec[3]~_emulated_q\);

-- Location: LCCOMB_X3_Y21_N2
\setsec[3]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setsec[3]~head_lut_combout\ = (\sVALUE~input_o\ & ((\setsec[3]~_emulated_q\ $ (\setsec[3]~latch_combout\)))) # (!\sVALUE~input_o\ & (\sec[3]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sVALUE~input_o\,
	datab => \sec[3]~head_lut_combout\,
	datac => \setsec[3]~_emulated_q\,
	datad => \setsec[3]~latch_combout\,
	combout => \setsec[3]~head_lut_combout\);

-- Location: LCCOMB_X5_Y21_N26
\Add5~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add5~6_combout\ = (\sec[3]~head_lut_combout\ & (!\Add5~5\)) # (!\sec[3]~head_lut_combout\ & ((\Add5~5\) # (GND)))
-- \Add5~7\ = CARRY((!\Add5~5\) # (!\sec[3]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sec[3]~head_lut_combout\,
	datad => VCC,
	cin => \Add5~5\,
	combout => \Add5~6_combout\,
	cout => \Add5~7\);

-- Location: LCCOMB_X3_Y21_N26
\sec[3]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \sec[3]~latch_combout\ = (GLOBAL(\setflag~clkctrl_outclk\) & ((\setsec[3]~head_lut_combout\))) # (!GLOBAL(\setflag~clkctrl_outclk\) & (\sec[3]~latch_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sec[3]~latch_combout\,
	datac => \setflag~clkctrl_outclk\,
	datad => \setsec[3]~head_lut_combout\,
	combout => \sec[3]~latch_combout\);

-- Location: LCCOMB_X1_Y21_N24
\sec[3]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \sec[3]~data_lut_combout\ = \sec[3]~latch_combout\ $ (((\Equal20~1_combout\ & (\Add5~6_combout\ & \sec[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal20~1_combout\,
	datab => \Add5~6_combout\,
	datac => \sec[3]~latch_combout\,
	datad => \sec[5]~6_combout\,
	combout => \sec[3]~data_lut_combout\);

-- Location: FF_X3_Y21_N1
\sec[3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \sec[3]~data_lut_combout\,
	clrn => \ALT_INV_setflag~clkctrl_outclk\,
	sload => VCC,
	ena => \sec[5]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sec[3]~_emulated_q\);

-- Location: LCCOMB_X3_Y21_N0
\sec[3]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \sec[3]~head_lut_combout\ = (\setflag~combout\ & (\setsec[3]~head_lut_combout\)) # (!\setflag~combout\ & ((\sec[3]~_emulated_q\ $ (\sec[3]~latch_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setflag~combout\,
	datab => \setsec[3]~head_lut_combout\,
	datac => \sec[3]~_emulated_q\,
	datad => \sec[3]~latch_combout\,
	combout => \sec[3]~head_lut_combout\);

-- Location: LCCOMB_X5_Y21_N28
\Add5~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add5~8_combout\ = (\sec[4]~head_lut_combout\ & (\Add5~7\ $ (GND))) # (!\sec[4]~head_lut_combout\ & (!\Add5~7\ & VCC))
-- \Add5~9\ = CARRY((\sec[4]~head_lut_combout\ & !\Add5~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sec[4]~head_lut_combout\,
	datad => VCC,
	cin => \Add5~7\,
	combout => \Add5~8_combout\,
	cout => \Add5~9\);

-- Location: LCCOMB_X4_Y21_N30
\sec[4]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \sec[4]~data_lut_combout\ = \sec[4]~latch_combout\ $ (((\Equal20~1_combout\ & (\Add5~8_combout\ & \sec[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal20~1_combout\,
	datab => \sec[4]~latch_combout\,
	datac => \Add5~8_combout\,
	datad => \sec[5]~6_combout\,
	combout => \sec[4]~data_lut_combout\);

-- Location: FF_X4_Y21_N7
\sec[4]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \sec[4]~data_lut_combout\,
	clrn => \ALT_INV_setflag~clkctrl_outclk\,
	sload => VCC,
	ena => \sec[5]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sec[4]~_emulated_q\);

-- Location: LCCOMB_X4_Y21_N6
\sec[4]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \sec[4]~head_lut_combout\ = (\setflag~combout\ & (\setsec[4]~head_lut_combout\)) # (!\setflag~combout\ & ((\sec[4]~_emulated_q\ $ (\sec[4]~latch_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setsec[4]~head_lut_combout\,
	datab => \setflag~combout\,
	datac => \sec[4]~_emulated_q\,
	datad => \sec[4]~latch_combout\,
	combout => \sec[4]~head_lut_combout\);

-- Location: LCCOMB_X4_Y21_N8
\setsec[4]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setsec[4]~latch_combout\ = (\sVALUE~input_o\ & ((\setsec[4]~latch_combout\))) # (!\sVALUE~input_o\ & (\sec[4]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sec[4]~head_lut_combout\,
	datac => \sVALUE~input_o\,
	datad => \setsec[4]~latch_combout\,
	combout => \setsec[4]~latch_combout\);

-- Location: LCCOMB_X4_Y21_N0
\setsec[4]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setsec[4]~head_lut_combout\ = (\sVALUE~input_o\ & (\setsec[4]~_emulated_q\ $ (((\setsec[4]~latch_combout\))))) # (!\sVALUE~input_o\ & (((\sec[4]~head_lut_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setsec[4]~_emulated_q\,
	datab => \sVALUE~input_o\,
	datac => \sec[4]~head_lut_combout\,
	datad => \setsec[4]~latch_combout\,
	combout => \setsec[4]~head_lut_combout\);

-- Location: LCCOMB_X2_Y21_N26
\Add22~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add22~10_combout\ = \Add22~9\ $ (\setsec[5]~head_lut_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \setsec[5]~head_lut_combout\,
	cin => \Add22~9\,
	combout => \Add22~10_combout\);

-- Location: LCCOMB_X2_Y21_N0
\setsec~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setsec~8_combout\ = (\setsec~7_combout\ & \Add22~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setsec~7_combout\,
	datac => \Add22~10_combout\,
	combout => \setsec~8_combout\);

-- Location: LCCOMB_X3_Y21_N14
\Add23~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add23~4_combout\ = (\setsec[2]~head_lut_combout\ & ((GND) # (!\Add23~3\))) # (!\setsec[2]~head_lut_combout\ & (\Add23~3\ $ (GND)))
-- \Add23~5\ = CARRY((\setsec[2]~head_lut_combout\) # (!\Add23~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \setsec[2]~head_lut_combout\,
	datad => VCC,
	cin => \Add23~3\,
	combout => \Add23~4_combout\,
	cout => \Add23~5\);

-- Location: LCCOMB_X3_Y21_N20
\Add23~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add23~10_combout\ = \setsec[5]~head_lut_combout\ $ (!\Add23~9\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \setsec[5]~head_lut_combout\,
	cin => \Add23~9\,
	combout => \Add23~10_combout\);

-- Location: LCCOMB_X2_Y21_N12
\setsec[5]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setsec[5]~data_lut_combout\ = \setsec[5]~latch_combout\ $ (((\setsec~8_combout\) # ((\Add23~10_combout\ & \UPDOWN~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setsec[5]~latch_combout\,
	datab => \setsec~8_combout\,
	datac => \Add23~10_combout\,
	datad => \UPDOWN~input_o\,
	combout => \setsec[5]~data_lut_combout\);

-- Location: FF_X2_Y21_N13
\setsec[5]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mSELECT~input_o\,
	d => \setsec[5]~data_lut_combout\,
	clrn => \sVALUE~input_o\,
	ena => \setsec[5]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setsec[5]~_emulated_q\);

-- Location: LCCOMB_X5_Y21_N30
\Add5~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add5~10_combout\ = \Add5~9\ $ (\sec[5]~head_lut_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \sec[5]~head_lut_combout\,
	cin => \Add5~9\,
	combout => \Add5~10_combout\);

-- Location: LCCOMB_X2_Y21_N14
\sec[5]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \sec[5]~latch_combout\ = (GLOBAL(\setflag~clkctrl_outclk\) & ((\setsec[5]~head_lut_combout\))) # (!GLOBAL(\setflag~clkctrl_outclk\) & (\sec[5]~latch_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sec[5]~latch_combout\,
	datac => \setflag~clkctrl_outclk\,
	datad => \setsec[5]~head_lut_combout\,
	combout => \sec[5]~latch_combout\);

-- Location: LCCOMB_X1_Y21_N18
\sec[5]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \sec[5]~data_lut_combout\ = \sec[5]~latch_combout\ $ (((\Equal20~1_combout\ & (\Add5~10_combout\ & \sec[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal20~1_combout\,
	datab => \Add5~10_combout\,
	datac => \sec[5]~latch_combout\,
	datad => \sec[5]~6_combout\,
	combout => \sec[5]~data_lut_combout\);

-- Location: FF_X2_Y21_N5
\sec[5]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \sec[5]~data_lut_combout\,
	clrn => \ALT_INV_setflag~clkctrl_outclk\,
	sload => VCC,
	ena => \sec[5]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sec[5]~_emulated_q\);

-- Location: LCCOMB_X2_Y21_N4
\sec[5]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \sec[5]~head_lut_combout\ = (\setflag~combout\ & (\setsec[5]~head_lut_combout\)) # (!\setflag~combout\ & ((\sec[5]~_emulated_q\ $ (\sec[5]~latch_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setsec[5]~head_lut_combout\,
	datab => \setflag~combout\,
	datac => \sec[5]~_emulated_q\,
	datad => \sec[5]~latch_combout\,
	combout => \sec[5]~head_lut_combout\);

-- Location: LCCOMB_X2_Y21_N8
\setsec[5]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setsec[5]~latch_combout\ = (\sVALUE~input_o\ & (\setsec[5]~latch_combout\)) # (!\sVALUE~input_o\ & ((\sec[5]~head_lut_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setsec[5]~latch_combout\,
	datac => \sec[5]~head_lut_combout\,
	datad => \sVALUE~input_o\,
	combout => \setsec[5]~latch_combout\);

-- Location: LCCOMB_X2_Y21_N2
\setsec[5]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setsec[5]~head_lut_combout\ = (\sVALUE~input_o\ & ((\setsec[5]~_emulated_q\ $ (\setsec[5]~latch_combout\)))) # (!\sVALUE~input_o\ & (\sec[5]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sec[5]~head_lut_combout\,
	datab => \sVALUE~input_o\,
	datac => \setsec[5]~_emulated_q\,
	datad => \setsec[5]~latch_combout\,
	combout => \setsec[5]~head_lut_combout\);

-- Location: LCCOMB_X7_Y21_N26
\sec[0]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \sec[0]~data_lut_combout\ = \sec[0]~latch_combout\ $ (((\Add5~0_combout\ & (\sec[5]~6_combout\ & \Equal20~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sec[0]~latch_combout\,
	datab => \Add5~0_combout\,
	datac => \sec[5]~6_combout\,
	datad => \Equal20~1_combout\,
	combout => \sec[0]~data_lut_combout\);

-- Location: FF_X7_Y21_N1
\sec[0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \sec[0]~data_lut_combout\,
	clrn => \ALT_INV_setflag~clkctrl_outclk\,
	sload => VCC,
	ena => \sec[5]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sec[0]~_emulated_q\);

-- Location: LCCOMB_X7_Y21_N22
\sec[0]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \sec[0]~latch_combout\ = (GLOBAL(\setflag~clkctrl_outclk\) & ((\setsec[0]~head_lut_combout\))) # (!GLOBAL(\setflag~clkctrl_outclk\) & (\sec[0]~latch_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sec[0]~latch_combout\,
	datac => \setflag~clkctrl_outclk\,
	datad => \setsec[0]~head_lut_combout\,
	combout => \sec[0]~latch_combout\);

-- Location: LCCOMB_X7_Y21_N0
\sec[0]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \sec[0]~head_lut_combout\ = (\setflag~combout\ & (\setsec[0]~head_lut_combout\)) # (!\setflag~combout\ & ((\sec[0]~_emulated_q\ $ (\sec[0]~latch_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setsec[0]~head_lut_combout\,
	datab => \setflag~combout\,
	datac => \sec[0]~_emulated_q\,
	datad => \sec[0]~latch_combout\,
	combout => \sec[0]~head_lut_combout\);

-- Location: LCCOMB_X7_Y21_N8
\setsec[0]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setsec[0]~latch_combout\ = (\sVALUE~input_o\ & ((\setsec[0]~latch_combout\))) # (!\sVALUE~input_o\ & (\sec[0]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sVALUE~input_o\,
	datac => \sec[0]~head_lut_combout\,
	datad => \setsec[0]~latch_combout\,
	combout => \setsec[0]~latch_combout\);

-- Location: LCCOMB_X7_Y21_N30
\setsec[0]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setsec[0]~head_lut_combout\ = (\sVALUE~input_o\ & (\setsec[0]~_emulated_q\ $ (((\setsec[0]~latch_combout\))))) # (!\sVALUE~input_o\ & (((\sec[0]~head_lut_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setsec[0]~_emulated_q\,
	datab => \sec[0]~head_lut_combout\,
	datac => \sVALUE~input_o\,
	datad => \setsec[0]~latch_combout\,
	combout => \setsec[0]~head_lut_combout\);

-- Location: LCCOMB_X3_Y21_N6
\Equal34~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Equal34~0_combout\ = (\setsec[1]~head_lut_combout\ & (\setsec[4]~head_lut_combout\ & (\setsec[5]~head_lut_combout\ & \setsec[0]~head_lut_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setsec[1]~head_lut_combout\,
	datab => \setsec[4]~head_lut_combout\,
	datac => \setsec[5]~head_lut_combout\,
	datad => \setsec[0]~head_lut_combout\,
	combout => \Equal34~0_combout\);

-- Location: LCCOMB_X3_Y21_N8
\setsec~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setsec~7_combout\ = (!\UPDOWN~input_o\ & (((\setsec[2]~head_lut_combout\) # (!\Equal34~0_combout\)) # (!\setsec[3]~head_lut_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setsec[3]~head_lut_combout\,
	datab => \setsec[2]~head_lut_combout\,
	datac => \UPDOWN~input_o\,
	datad => \Equal34~0_combout\,
	combout => \setsec~7_combout\);

-- Location: LCCOMB_X2_Y21_N28
\Equal35~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Equal35~1_combout\ = (!\setsec[3]~head_lut_combout\ & !\setsec[2]~head_lut_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setsec[3]~head_lut_combout\,
	datad => \setsec[2]~head_lut_combout\,
	combout => \Equal35~1_combout\);

-- Location: LCCOMB_X3_Y21_N24
\Equal35~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Equal35~0_combout\ = (!\setsec[4]~head_lut_combout\ & (!\setsec[1]~head_lut_combout\ & (!\setsec[5]~head_lut_combout\ & !\setsec[0]~head_lut_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setsec[4]~head_lut_combout\,
	datab => \setsec[1]~head_lut_combout\,
	datac => \setsec[5]~head_lut_combout\,
	datad => \setsec[0]~head_lut_combout\,
	combout => \Equal35~0_combout\);

-- Location: LCCOMB_X3_Y21_N22
\setsec~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setsec~11_combout\ = (\UPDOWN~input_o\ & (\Add23~4_combout\ & ((!\Equal35~0_combout\) # (!\Equal35~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UPDOWN~input_o\,
	datab => \Equal35~1_combout\,
	datac => \Add23~4_combout\,
	datad => \Equal35~0_combout\,
	combout => \setsec~11_combout\);

-- Location: LCCOMB_X2_Y21_N10
\setsec[2]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setsec[2]~data_lut_combout\ = \setsec[2]~latch_combout\ $ (((\setsec~11_combout\) # ((\Add22~4_combout\ & \setsec~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setsec[2]~latch_combout\,
	datab => \Add22~4_combout\,
	datac => \setsec~7_combout\,
	datad => \setsec~11_combout\,
	combout => \setsec[2]~data_lut_combout\);

-- Location: FF_X2_Y21_N11
\setsec[2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mSELECT~input_o\,
	d => \setsec[2]~data_lut_combout\,
	clrn => \sVALUE~input_o\,
	ena => \setsec[5]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setsec[2]~_emulated_q\);

-- Location: LCCOMB_X1_Y21_N8
\setsec[2]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setsec[2]~latch_combout\ = (\sVALUE~input_o\ & (\setsec[2]~latch_combout\)) # (!\sVALUE~input_o\ & ((\sec[2]~head_lut_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setsec[2]~latch_combout\,
	datac => \sec[2]~head_lut_combout\,
	datad => \sVALUE~input_o\,
	combout => \setsec[2]~latch_combout\);

-- Location: LCCOMB_X1_Y21_N10
\setsec[2]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setsec[2]~head_lut_combout\ = (\sVALUE~input_o\ & ((\setsec[2]~_emulated_q\ $ (\setsec[2]~latch_combout\)))) # (!\sVALUE~input_o\ & (\sec[2]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sec[2]~head_lut_combout\,
	datab => \sVALUE~input_o\,
	datac => \setsec[2]~_emulated_q\,
	datad => \setsec[2]~latch_combout\,
	combout => \setsec[2]~head_lut_combout\);

-- Location: LCCOMB_X1_Y21_N26
\sec[2]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \sec[2]~latch_combout\ = (GLOBAL(\setflag~clkctrl_outclk\) & ((\setsec[2]~head_lut_combout\))) # (!GLOBAL(\setflag~clkctrl_outclk\) & (\sec[2]~latch_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sec[2]~latch_combout\,
	datac => \setflag~clkctrl_outclk\,
	datad => \setsec[2]~head_lut_combout\,
	combout => \sec[2]~latch_combout\);

-- Location: LCCOMB_X1_Y21_N28
\sec[2]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \sec[2]~head_lut_combout\ = (\setflag~combout\ & (\setsec[2]~head_lut_combout\)) # (!\setflag~combout\ & ((\sec[2]~_emulated_q\ $ (\sec[2]~latch_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setsec[2]~head_lut_combout\,
	datab => \setflag~combout\,
	datac => \sec[2]~_emulated_q\,
	datad => \sec[2]~latch_combout\,
	combout => \sec[2]~head_lut_combout\);

-- Location: LCCOMB_X5_Y21_N8
\Equal20~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Equal20~0_combout\ = ((\sec[2]~head_lut_combout\) # ((!\sec[4]~head_lut_combout\) # (!\sec[3]~head_lut_combout\))) # (!\sec[5]~head_lut_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sec[5]~head_lut_combout\,
	datab => \sec[2]~head_lut_combout\,
	datac => \sec[3]~head_lut_combout\,
	datad => \sec[4]~head_lut_combout\,
	combout => \Equal20~0_combout\);

-- Location: LCCOMB_X7_Y21_N18
\Equal20~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Equal20~1_combout\ = ((\Equal20~0_combout\) # (!\sec[1]~head_lut_combout\)) # (!\sec[0]~head_lut_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sec[0]~head_lut_combout\,
	datab => \Equal20~0_combout\,
	datac => \sec[1]~head_lut_combout\,
	combout => \Equal20~1_combout\);

-- Location: LCCOMB_X8_Y21_N22
\day[2]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \day[2]~9_combout\ = (!\Equal21~1_combout\ & (\Equal14~5_combout\ & (!\Equal19~1_combout\ & !\Equal20~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal21~1_combout\,
	datab => \Equal14~5_combout\,
	datac => \Equal19~1_combout\,
	datad => \Equal20~1_combout\,
	combout => \day[2]~9_combout\);

-- Location: LCCOMB_X10_Y17_N14
\hor[0]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \hor[0]~data_lut_combout\ = \hor[0]~latch_combout\ $ (((\Add7~0_combout\ & (\Equal22~1_combout\ & \day[2]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add7~0_combout\,
	datab => \hor[0]~latch_combout\,
	datac => \Equal22~1_combout\,
	datad => \day[2]~9_combout\,
	combout => \hor[0]~data_lut_combout\);

-- Location: LCCOMB_X10_Y17_N20
\hor[0]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \hor[0]~5_combout\ = (\day[2]~9_combout\) # (!\rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~q\,
	datad => \day[2]~9_combout\,
	combout => \hor[0]~5_combout\);

-- Location: FF_X10_Y17_N27
\hor[0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \hor[0]~data_lut_combout\,
	clrn => \ALT_INV_setflag~clkctrl_outclk\,
	sload => VCC,
	ena => \hor[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hor[0]~_emulated_q\);

-- Location: LCCOMB_X10_Y17_N26
\hor[0]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \hor[0]~head_lut_combout\ = (\setflag~combout\ & (\sethor[0]~head_lut_combout\)) # (!\setflag~combout\ & ((\hor[0]~_emulated_q\ $ (\hor[0]~latch_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setflag~combout\,
	datab => \sethor[0]~head_lut_combout\,
	datac => \hor[0]~_emulated_q\,
	datad => \hor[0]~latch_combout\,
	combout => \hor[0]~head_lut_combout\);

-- Location: LCCOMB_X10_Y18_N22
\Add7~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add7~6_combout\ = (\hor[3]~head_lut_combout\ & (!\Add7~5\)) # (!\hor[3]~head_lut_combout\ & ((\Add7~5\) # (GND)))
-- \Add7~7\ = CARRY((!\Add7~5\) # (!\hor[3]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hor[3]~head_lut_combout\,
	datad => VCC,
	cin => \Add7~5\,
	combout => \Add7~6_combout\,
	cout => \Add7~7\);

-- Location: LCCOMB_X10_Y18_N4
\hor[3]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \hor[3]~data_lut_combout\ = \hor[3]~latch_combout\ $ (((\Equal22~1_combout\ & (\Add7~6_combout\ & \day[2]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hor[3]~latch_combout\,
	datab => \Equal22~1_combout\,
	datac => \Add7~6_combout\,
	datad => \day[2]~9_combout\,
	combout => \hor[3]~data_lut_combout\);

-- Location: FF_X11_Y21_N19
\hor[3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \hor[3]~data_lut_combout\,
	clrn => \ALT_INV_setflag~clkctrl_outclk\,
	sload => VCC,
	ena => \hor[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hor[3]~_emulated_q\);

-- Location: LCCOMB_X11_Y21_N6
\hor[3]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \hor[3]~latch_combout\ = (GLOBAL(\setflag~clkctrl_outclk\) & (\sethor[3]~head_lut_combout\)) # (!GLOBAL(\setflag~clkctrl_outclk\) & ((\hor[3]~latch_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sethor[3]~head_lut_combout\,
	datac => \setflag~clkctrl_outclk\,
	datad => \hor[3]~latch_combout\,
	combout => \hor[3]~latch_combout\);

-- Location: LCCOMB_X11_Y21_N18
\hor[3]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \hor[3]~head_lut_combout\ = (\setflag~combout\ & (\sethor[3]~head_lut_combout\)) # (!\setflag~combout\ & ((\hor[3]~_emulated_q\ $ (\hor[3]~latch_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sethor[3]~head_lut_combout\,
	datab => \setflag~combout\,
	datac => \hor[3]~_emulated_q\,
	datad => \hor[3]~latch_combout\,
	combout => \hor[3]~head_lut_combout\);

-- Location: LCCOMB_X10_Y18_N24
\Add7~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add7~8_combout\ = \hor[4]~head_lut_combout\ $ (!\Add7~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hor[4]~head_lut_combout\,
	cin => \Add7~7\,
	combout => \Add7~8_combout\);

-- Location: LCCOMB_X11_Y15_N24
\hor[4]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \hor[4]~data_lut_combout\ = \hor[4]~latch_combout\ $ (((\day[2]~9_combout\ & (\Equal22~1_combout\ & \Add7~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \day[2]~9_combout\,
	datab => \hor[4]~latch_combout\,
	datac => \Equal22~1_combout\,
	datad => \Add7~8_combout\,
	combout => \hor[4]~data_lut_combout\);

-- Location: FF_X11_Y15_N11
\hor[4]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \hor[4]~data_lut_combout\,
	clrn => \ALT_INV_setflag~clkctrl_outclk\,
	sload => VCC,
	ena => \hor[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hor[4]~_emulated_q\);

-- Location: LCCOMB_X11_Y15_N10
\hor[4]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \hor[4]~head_lut_combout\ = (\setflag~combout\ & (\sethor[4]~head_lut_combout\)) # (!\setflag~combout\ & ((\hor[4]~_emulated_q\ $ (\hor[4]~latch_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sethor[4]~head_lut_combout\,
	datab => \setflag~combout\,
	datac => \hor[4]~_emulated_q\,
	datad => \hor[4]~latch_combout\,
	combout => \hor[4]~head_lut_combout\);

-- Location: LCCOMB_X11_Y15_N18
\Equal22~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Equal22~1_combout\ = (\Equal22~0_combout\) # (!\hor[4]~head_lut_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal22~0_combout\,
	datad => \hor[4]~head_lut_combout\,
	combout => \Equal22~1_combout\);

-- Location: LCCOMB_X10_Y16_N14
\setday[4]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setday[4]~latch_combout\ = (\sVALUE~input_o\ & (\setday[4]~latch_combout\)) # (!\sVALUE~input_o\ & ((\day[4]~head_lut_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setday[4]~latch_combout\,
	datac => \sVALUE~input_o\,
	datad => \day[4]~head_lut_combout\,
	combout => \setday[4]~latch_combout\);

-- Location: LCCOMB_X10_Y16_N22
\setday[4]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setday[4]~head_lut_combout\ = (\sVALUE~input_o\ & (\setday[4]~_emulated_q\ $ (((\setday[4]~latch_combout\))))) # (!\sVALUE~input_o\ & (((\day[4]~head_lut_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setday[4]~_emulated_q\,
	datab => \day[4]~head_lut_combout\,
	datac => \setday[4]~latch_combout\,
	datad => \sVALUE~input_o\,
	combout => \setday[4]~head_lut_combout\);

-- Location: LCCOMB_X10_Y18_N12
\day[4]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \day[4]~latch_combout\ = (GLOBAL(\setflag~clkctrl_outclk\) & ((\setday[4]~head_lut_combout\))) # (!GLOBAL(\setflag~clkctrl_outclk\) & (\day[4]~latch_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \day[4]~latch_combout\,
	datac => \setflag~clkctrl_outclk\,
	datad => \setday[4]~head_lut_combout\,
	combout => \day[4]~latch_combout\);

-- Location: LCCOMB_X10_Y18_N0
\day[4]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \day[4]~head_lut_combout\ = (\setflag~combout\ & (((\setday[4]~head_lut_combout\)))) # (!\setflag~combout\ & (\day[4]~_emulated_q\ $ (((\day[4]~latch_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \day[4]~_emulated_q\,
	datab => \setday[4]~head_lut_combout\,
	datac => \setflag~combout\,
	datad => \day[4]~latch_combout\,
	combout => \day[4]~head_lut_combout\);

-- Location: LCCOMB_X10_Y15_N22
\setday[3]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setday[3]~latch_combout\ = (\sVALUE~input_o\ & (\setday[3]~latch_combout\)) # (!\sVALUE~input_o\ & ((\day[3]~head_lut_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setday[3]~latch_combout\,
	datac => \sVALUE~input_o\,
	datad => \day[3]~head_lut_combout\,
	combout => \setday[3]~latch_combout\);

-- Location: LCCOMB_X11_Y16_N14
\setday[0]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setday[0]~latch_combout\ = (\sVALUE~input_o\ & (\setday[0]~latch_combout\)) # (!\sVALUE~input_o\ & ((\day[0]~head_lut_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setday[0]~latch_combout\,
	datac => \day[0]~head_lut_combout\,
	datad => \sVALUE~input_o\,
	combout => \setday[0]~latch_combout\);

-- Location: LCCOMB_X11_Y16_N28
\setday[0]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setday[0]~head_lut_combout\ = (\sVALUE~input_o\ & (\setday[0]~_emulated_q\ $ (((\setday[0]~latch_combout\))))) # (!\sVALUE~input_o\ & (((\day[0]~head_lut_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setday[0]~_emulated_q\,
	datab => \sVALUE~input_o\,
	datac => \day[0]~head_lut_combout\,
	datad => \setday[0]~latch_combout\,
	combout => \setday[0]~head_lut_combout\);

-- Location: LCCOMB_X10_Y15_N6
\Add8~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add8~0_combout\ = \day[0]~head_lut_combout\ $ (VCC)
-- \Add8~1\ = CARRY(\day[0]~head_lut_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \day[0]~head_lut_combout\,
	datad => VCC,
	combout => \Add8~0_combout\,
	cout => \Add8~1\);

-- Location: LCCOMB_X11_Y16_N8
\day[0]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \day[0]~latch_combout\ = (GLOBAL(\setflag~clkctrl_outclk\) & ((\setday[0]~head_lut_combout\))) # (!GLOBAL(\setflag~clkctrl_outclk\) & (\day[0]~latch_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \day[0]~latch_combout\,
	datac => \setflag~clkctrl_outclk\,
	datad => \setday[0]~head_lut_combout\,
	combout => \day[0]~latch_combout\);

-- Location: LCCOMB_X11_Y16_N2
\day[0]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \day[0]~data_lut_combout\ = \day[0]~latch_combout\ $ ((((\Add8~0_combout\) # (!\Equal23~1_combout\)) # (!\day[2]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \day[2]~10_combout\,
	datab => \Add8~0_combout\,
	datac => \Equal23~1_combout\,
	datad => \day[0]~latch_combout\,
	combout => \day[0]~data_lut_combout\);

-- Location: LCCOMB_X11_Y17_N22
\sethor[2]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \sethor[2]~latch_combout\ = (\sVALUE~input_o\ & (\sethor[2]~latch_combout\)) # (!\sVALUE~input_o\ & ((\hor[2]~head_lut_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sethor[2]~latch_combout\,
	datac => \hor[2]~head_lut_combout\,
	datad => \sVALUE~input_o\,
	combout => \sethor[2]~latch_combout\);

-- Location: LCCOMB_X11_Y17_N2
\Add18~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add18~2_combout\ = (\sethor[1]~head_lut_combout\ & (!\Add18~1\)) # (!\sethor[1]~head_lut_combout\ & ((\Add18~1\) # (GND)))
-- \Add18~3\ = CARRY((!\Add18~1\) # (!\sethor[1]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sethor[1]~head_lut_combout\,
	datad => VCC,
	cin => \Add18~1\,
	combout => \Add18~2_combout\,
	cout => \Add18~3\);

-- Location: LCCOMB_X11_Y17_N4
\Add18~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add18~4_combout\ = (\sethor[2]~head_lut_combout\ & (\Add18~3\ $ (GND))) # (!\sethor[2]~head_lut_combout\ & (!\Add18~3\ & VCC))
-- \Add18~5\ = CARRY((\sethor[2]~head_lut_combout\ & !\Add18~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sethor[2]~head_lut_combout\,
	datad => VCC,
	cin => \Add18~3\,
	combout => \Add18~4_combout\,
	cout => \Add18~5\);

-- Location: LCCOMB_X10_Y17_N16
\hor[1]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \hor[1]~latch_combout\ = (GLOBAL(\setflag~clkctrl_outclk\) & ((\sethor[1]~head_lut_combout\))) # (!GLOBAL(\setflag~clkctrl_outclk\) & (\hor[1]~latch_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hor[1]~latch_combout\,
	datac => \setflag~clkctrl_outclk\,
	datad => \sethor[1]~head_lut_combout\,
	combout => \hor[1]~latch_combout\);

-- Location: LCCOMB_X10_Y17_N8
\hor[1]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \hor[1]~data_lut_combout\ = \hor[1]~latch_combout\ $ (((\Add7~2_combout\ & (\Equal22~1_combout\ & \day[2]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add7~2_combout\,
	datab => \hor[1]~latch_combout\,
	datac => \Equal22~1_combout\,
	datad => \day[2]~9_combout\,
	combout => \hor[1]~data_lut_combout\);

-- Location: FF_X10_Y17_N19
\hor[1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \hor[1]~data_lut_combout\,
	clrn => \ALT_INV_setflag~clkctrl_outclk\,
	sload => VCC,
	ena => \hor[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hor[1]~_emulated_q\);

-- Location: LCCOMB_X10_Y17_N18
\hor[1]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \hor[1]~head_lut_combout\ = (\setflag~combout\ & (\sethor[1]~head_lut_combout\)) # (!\setflag~combout\ & ((\hor[1]~_emulated_q\ $ (\hor[1]~latch_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setflag~combout\,
	datab => \sethor[1]~head_lut_combout\,
	datac => \hor[1]~_emulated_q\,
	datad => \hor[1]~latch_combout\,
	combout => \hor[1]~head_lut_combout\);

-- Location: LCCOMB_X10_Y17_N4
\sethor[1]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \sethor[1]~latch_combout\ = (\sVALUE~input_o\ & (\sethor[1]~latch_combout\)) # (!\sVALUE~input_o\ & ((\hor[1]~head_lut_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sethor[1]~latch_combout\,
	datac => \hor[1]~head_lut_combout\,
	datad => \sVALUE~input_o\,
	combout => \sethor[1]~latch_combout\);

-- Location: LCCOMB_X11_Y21_N22
\Add19~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add19~2_combout\ = (\sethor[1]~head_lut_combout\ & (\Add19~1\ & VCC)) # (!\sethor[1]~head_lut_combout\ & (!\Add19~1\))
-- \Add19~3\ = CARRY((!\sethor[1]~head_lut_combout\ & !\Add19~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sethor[1]~head_lut_combout\,
	datad => VCC,
	cin => \Add19~1\,
	combout => \Add19~2_combout\,
	cout => \Add19~3\);

-- Location: LCCOMB_X10_Y17_N28
\sethor[1]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \sethor[1]~data_lut_combout\ = \sethor[1]~latch_combout\ $ (((\UPDOWN~input_o\ & ((\Add19~2_combout\))) # (!\UPDOWN~input_o\ & (\Add18~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UPDOWN~input_o\,
	datab => \sethor[1]~latch_combout\,
	datac => \Add18~2_combout\,
	datad => \Add19~2_combout\,
	combout => \sethor[1]~data_lut_combout\);

-- Location: FF_X10_Y17_N29
\sethor[1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mSELECT~input_o\,
	d => \sethor[1]~data_lut_combout\,
	clrn => \sVALUE~input_o\,
	ena => \sethor[4]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sethor[1]~_emulated_q\);

-- Location: LCCOMB_X10_Y17_N12
\sethor[1]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \sethor[1]~head_lut_combout\ = (\sVALUE~input_o\ & ((\sethor[1]~_emulated_q\ $ (\sethor[1]~latch_combout\)))) # (!\sVALUE~input_o\ & (\hor[1]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hor[1]~head_lut_combout\,
	datab => \sethor[1]~_emulated_q\,
	datac => \sethor[1]~latch_combout\,
	datad => \sVALUE~input_o\,
	combout => \sethor[1]~head_lut_combout\);

-- Location: LCCOMB_X11_Y17_N24
\sethor[2]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \sethor[2]~data_lut_combout\ = \sethor[2]~latch_combout\ $ (((\UPDOWN~input_o\ & ((\Add19~4_combout\))) # (!\UPDOWN~input_o\ & (\Add18~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UPDOWN~input_o\,
	datab => \sethor[2]~latch_combout\,
	datac => \Add18~4_combout\,
	datad => \Add19~4_combout\,
	combout => \sethor[2]~data_lut_combout\);

-- Location: FF_X11_Y17_N25
\sethor[2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mSELECT~input_o\,
	d => \sethor[2]~data_lut_combout\,
	clrn => \sVALUE~input_o\,
	ena => \sethor[4]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sethor[2]~_emulated_q\);

-- Location: LCCOMB_X11_Y17_N14
\sethor[2]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \sethor[2]~head_lut_combout\ = (\sVALUE~input_o\ & ((\sethor[2]~_emulated_q\ $ (\sethor[2]~latch_combout\)))) # (!\sVALUE~input_o\ & (\hor[2]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hor[2]~head_lut_combout\,
	datab => \sethor[2]~_emulated_q\,
	datac => \sethor[2]~latch_combout\,
	datad => \sVALUE~input_o\,
	combout => \sethor[2]~head_lut_combout\);

-- Location: LCCOMB_X11_Y17_N10
\hor[2]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \hor[2]~latch_combout\ = (GLOBAL(\setflag~clkctrl_outclk\) & ((\sethor[2]~head_lut_combout\))) # (!GLOBAL(\setflag~clkctrl_outclk\) & (\hor[2]~latch_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hor[2]~latch_combout\,
	datac => \sethor[2]~head_lut_combout\,
	datad => \setflag~clkctrl_outclk\,
	combout => \hor[2]~latch_combout\);

-- Location: LCCOMB_X10_Y17_N6
\hor[2]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \hor[2]~data_lut_combout\ = \hor[2]~latch_combout\ $ (((\Add7~4_combout\ & (\Equal22~1_combout\ & \day[2]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add7~4_combout\,
	datab => \hor[2]~latch_combout\,
	datac => \Equal22~1_combout\,
	datad => \day[2]~9_combout\,
	combout => \hor[2]~data_lut_combout\);

-- Location: FF_X11_Y17_N17
\hor[2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \hor[2]~data_lut_combout\,
	clrn => \ALT_INV_setflag~clkctrl_outclk\,
	sload => VCC,
	ena => \hor[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hor[2]~_emulated_q\);

-- Location: LCCOMB_X11_Y17_N16
\hor[2]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \hor[2]~head_lut_combout\ = (\setflag~combout\ & (\sethor[2]~head_lut_combout\)) # (!\setflag~combout\ & ((\hor[2]~_emulated_q\ $ (\hor[2]~latch_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sethor[2]~head_lut_combout\,
	datab => \setflag~combout\,
	datac => \hor[2]~_emulated_q\,
	datad => \hor[2]~latch_combout\,
	combout => \hor[2]~head_lut_combout\);

-- Location: LCCOMB_X10_Y18_N14
\Equal22~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Equal22~0_combout\ = (((\hor[3]~head_lut_combout\) # (!\hor[2]~head_lut_combout\)) # (!\hor[0]~head_lut_combout\)) # (!\hor[1]~head_lut_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hor[1]~head_lut_combout\,
	datab => \hor[0]~head_lut_combout\,
	datac => \hor[3]~head_lut_combout\,
	datad => \hor[2]~head_lut_combout\,
	combout => \Equal22~0_combout\);

-- Location: LCCOMB_X10_Y18_N26
\day[2]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \day[2]~11_combout\ = ((\hor[4]~head_lut_combout\ & (!\Equal22~0_combout\ & \day[2]~9_combout\))) # (!\rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~q\,
	datab => \hor[4]~head_lut_combout\,
	datac => \Equal22~0_combout\,
	datad => \day[2]~9_combout\,
	combout => \day[2]~11_combout\);

-- Location: FF_X11_Y16_N3
\day[0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \day[0]~data_lut_combout\,
	clrn => \ALT_INV_setflag~clkctrl_outclk\,
	ena => \day[2]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \day[0]~_emulated_q\);

-- Location: LCCOMB_X11_Y16_N4
\day[0]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \day[0]~head_lut_combout\ = (\setflag~combout\ & (\setday[0]~head_lut_combout\)) # (!\setflag~combout\ & ((\day[0]~_emulated_q\ $ (\day[0]~latch_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setflag~combout\,
	datab => \setday[0]~head_lut_combout\,
	datac => \day[0]~_emulated_q\,
	datad => \day[0]~latch_combout\,
	combout => \day[0]~head_lut_combout\);

-- Location: LCCOMB_X10_Y15_N10
\Add8~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add8~4_combout\ = (\day[2]~head_lut_combout\ & (\Add8~3\ $ (GND))) # (!\day[2]~head_lut_combout\ & (!\Add8~3\ & VCC))
-- \Add8~5\ = CARRY((\day[2]~head_lut_combout\ & !\Add8~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \day[2]~head_lut_combout\,
	datad => VCC,
	cin => \Add8~3\,
	combout => \Add8~4_combout\,
	cout => \Add8~5\);

-- Location: LCCOMB_X10_Y18_N8
\day[2]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \day[2]~10_combout\ = (!\Equal22~0_combout\ & (\hor[4]~head_lut_combout\ & \day[2]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal22~0_combout\,
	datac => \hor[4]~head_lut_combout\,
	datad => \day[2]~9_combout\,
	combout => \day[2]~10_combout\);

-- Location: LCCOMB_X9_Y14_N12
\day[2]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \day[2]~data_lut_combout\ = \day[2]~latch_combout\ $ (((\Add8~4_combout\ & (\Equal23~1_combout\ & \day[2]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \day[2]~latch_combout\,
	datab => \Add8~4_combout\,
	datac => \Equal23~1_combout\,
	datad => \day[2]~10_combout\,
	combout => \day[2]~data_lut_combout\);

-- Location: FF_X9_Y14_N13
\day[2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \day[2]~data_lut_combout\,
	clrn => \ALT_INV_setflag~clkctrl_outclk\,
	ena => \day[2]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \day[2]~_emulated_q\);

-- Location: LCCOMB_X9_Y14_N30
\day[2]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \day[2]~latch_combout\ = (GLOBAL(\setflag~clkctrl_outclk\) & ((\setday[2]~head_lut_combout\))) # (!GLOBAL(\setflag~clkctrl_outclk\) & (\day[2]~latch_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \day[2]~latch_combout\,
	datac => \setflag~clkctrl_outclk\,
	datad => \setday[2]~head_lut_combout\,
	combout => \day[2]~latch_combout\);

-- Location: LCCOMB_X9_Y14_N18
\day[2]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \day[2]~head_lut_combout\ = (\setflag~combout\ & (\setday[2]~head_lut_combout\)) # (!\setflag~combout\ & ((\day[2]~_emulated_q\ $ (\day[2]~latch_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setday[2]~head_lut_combout\,
	datab => \setflag~combout\,
	datac => \day[2]~_emulated_q\,
	datad => \day[2]~latch_combout\,
	combout => \day[2]~head_lut_combout\);

-- Location: LCCOMB_X10_Y15_N0
\Equal37~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Equal37~0_combout\ = (!\setday[4]~head_lut_combout\ & (!\setday[3]~head_lut_combout\ & (!\setday[1]~head_lut_combout\ & \setday[0]~head_lut_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setday[4]~head_lut_combout\,
	datab => \setday[3]~head_lut_combout\,
	datac => \setday[1]~head_lut_combout\,
	datad => \setday[0]~head_lut_combout\,
	combout => \Equal37~0_combout\);

-- Location: LCCOMB_X10_Y16_N20
\Add25~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add25~17_combout\ = (\Add25~7_combout\) # ((!\setday[2]~head_lut_combout\ & \Equal37~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add25~7_combout\,
	datab => \setday[2]~head_lut_combout\,
	datad => \Equal37~0_combout\,
	combout => \Add25~17_combout\);

-- Location: LCCOMB_X10_Y14_N16
\setmon[1]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setmon[1]~latch_combout\ = (\sVALUE~input_o\ & ((\setmon[1]~latch_combout\))) # (!\sVALUE~input_o\ & (\mon[1]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sVALUE~input_o\,
	datac => \mon[1]~head_lut_combout\,
	datad => \setmon[1]~latch_combout\,
	combout => \setmon[1]~latch_combout\);

-- Location: LCCOMB_X12_Y14_N14
\mon[0]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mon[0]~latch_combout\ = (GLOBAL(\setflag~clkctrl_outclk\) & ((\setmon[0]~head_lut_combout\))) # (!GLOBAL(\setflag~clkctrl_outclk\) & (\mon[0]~latch_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mon[0]~latch_combout\,
	datac => \setflag~clkctrl_outclk\,
	datad => \setmon[0]~head_lut_combout\,
	combout => \mon[0]~latch_combout\);

-- Location: LCCOMB_X12_Y14_N30
\Equal0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Equal0~0_combout\ = (\mon[2]~head_lut_combout\ & (!\mon[0]~head_lut_combout\ & (\mon[3]~head_lut_combout\ & !\mon[1]~head_lut_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mon[2]~head_lut_combout\,
	datab => \mon[0]~head_lut_combout\,
	datac => \mon[3]~head_lut_combout\,
	datad => \mon[1]~head_lut_combout\,
	combout => \Equal0~0_combout\);

-- Location: LCCOMB_X11_Y14_N14
\mon[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mon[3]~4_combout\ = (!\Equal22~0_combout\ & (\hor[4]~head_lut_combout\ & (\day[2]~9_combout\ & !\Equal23~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal22~0_combout\,
	datab => \hor[4]~head_lut_combout\,
	datac => \day[2]~9_combout\,
	datad => \Equal23~1_combout\,
	combout => \mon[3]~4_combout\);

-- Location: LCCOMB_X12_Y14_N6
\mon[0]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mon[0]~data_lut_combout\ = \mon[0]~latch_combout\ $ ((((\Equal0~0_combout\) # (!\mon[3]~4_combout\)) # (!\mon[0]~head_lut_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mon[0]~head_lut_combout\,
	datab => \mon[0]~latch_combout\,
	datac => \Equal0~0_combout\,
	datad => \mon[3]~4_combout\,
	combout => \mon[0]~data_lut_combout\);

-- Location: LCCOMB_X11_Y14_N22
\mon[3]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mon[3]~5_combout\ = ((!\Equal22~1_combout\ & (\day[2]~9_combout\ & !\Equal23~1_combout\))) # (!\rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~q\,
	datab => \Equal22~1_combout\,
	datac => \day[2]~9_combout\,
	datad => \Equal23~1_combout\,
	combout => \mon[3]~5_combout\);

-- Location: FF_X12_Y14_N7
\mon[0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mon[0]~data_lut_combout\,
	clrn => \ALT_INV_setflag~clkctrl_outclk\,
	ena => \mon[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mon[0]~_emulated_q\);

-- Location: LCCOMB_X12_Y14_N16
\mon[0]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mon[0]~head_lut_combout\ = (\setflag~combout\ & (\setmon[0]~head_lut_combout\)) # (!\setflag~combout\ & ((\mon[0]~_emulated_q\ $ (\mon[0]~latch_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setmon[0]~head_lut_combout\,
	datab => \mon[0]~_emulated_q\,
	datac => \mon[0]~latch_combout\,
	datad => \setflag~combout\,
	combout => \mon[0]~head_lut_combout\);

-- Location: LCCOMB_X12_Y14_N28
\setmon[0]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setmon[0]~latch_combout\ = (\sVALUE~input_o\ & ((\setmon[0]~latch_combout\))) # (!\sVALUE~input_o\ & (\mon[0]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sVALUE~input_o\,
	datab => \mon[0]~head_lut_combout\,
	datad => \setmon[0]~latch_combout\,
	combout => \setmon[0]~latch_combout\);

-- Location: LCCOMB_X12_Y14_N0
\setmon[0]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setmon[0]~data_lut_combout\ = \setmon[0]~head_lut_combout\ $ (!\setmon[0]~latch_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setmon[0]~head_lut_combout\,
	datad => \setmon[0]~latch_combout\,
	combout => \setmon[0]~data_lut_combout\);

-- Location: LCCOMB_X9_Y14_N2
\setmon[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setmon[3]~4_combout\ = (nMODE(1) & (!nMODE(0) & (!nMODE(2) & \almin[5]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nMODE(1),
	datab => nMODE(0),
	datac => nMODE(2),
	datad => \almin[5]~4_combout\,
	combout => \setmon[3]~4_combout\);

-- Location: FF_X12_Y14_N21
\setmon[0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mSELECT~input_o\,
	asdata => \setmon[0]~data_lut_combout\,
	clrn => \sVALUE~input_o\,
	sload => VCC,
	ena => \setmon[3]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setmon[0]~_emulated_q\);

-- Location: LCCOMB_X12_Y14_N20
\setmon[0]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setmon[0]~head_lut_combout\ = (\sVALUE~input_o\ & ((\setmon[0]~_emulated_q\ $ (\setmon[0]~latch_combout\)))) # (!\sVALUE~input_o\ & (\mon[0]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sVALUE~input_o\,
	datab => \mon[0]~head_lut_combout\,
	datac => \setmon[0]~_emulated_q\,
	datad => \setmon[0]~latch_combout\,
	combout => \setmon[0]~head_lut_combout\);

-- Location: LCCOMB_X10_Y14_N12
\setmon[1]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setmon[1]~data_lut_combout\ = \UPDOWN~input_o\ $ (\setmon[1]~latch_combout\ $ (\setmon[1]~head_lut_combout\ $ (\setmon[0]~head_lut_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UPDOWN~input_o\,
	datab => \setmon[1]~latch_combout\,
	datac => \setmon[1]~head_lut_combout\,
	datad => \setmon[0]~head_lut_combout\,
	combout => \setmon[1]~data_lut_combout\);

-- Location: FF_X10_Y14_N15
\setmon[1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mSELECT~input_o\,
	asdata => \setmon[1]~data_lut_combout\,
	clrn => \sVALUE~input_o\,
	sload => VCC,
	ena => \setmon[3]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setmon[1]~_emulated_q\);

-- Location: LCCOMB_X10_Y14_N14
\setmon[1]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setmon[1]~head_lut_combout\ = (\sVALUE~input_o\ & ((\setmon[1]~_emulated_q\ $ (\setmon[1]~latch_combout\)))) # (!\sVALUE~input_o\ & (\mon[1]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mon[1]~head_lut_combout\,
	datab => \sVALUE~input_o\,
	datac => \setmon[1]~_emulated_q\,
	datad => \setmon[1]~latch_combout\,
	combout => \setmon[1]~head_lut_combout\);

-- Location: LCCOMB_X10_Y14_N30
\setmon~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setmon~5_combout\ = (\setmon[2]~head_lut_combout\ & (((\setmon[3]~head_lut_combout\)))) # (!\setmon[2]~head_lut_combout\ & ((\setmon[1]~head_lut_combout\ & (\setmon[3]~head_lut_combout\)) # (!\setmon[1]~head_lut_combout\ & ((\setmon[0]~head_lut_combout\) 
-- # (!\setmon[3]~head_lut_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setmon[2]~head_lut_combout\,
	datab => \setmon[1]~head_lut_combout\,
	datac => \setmon[3]~head_lut_combout\,
	datad => \setmon[0]~head_lut_combout\,
	combout => \setmon~5_combout\);

-- Location: LCCOMB_X9_Y14_N0
\setmon~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setmon~7_combout\ = (!\UPDOWN~input_o\ & ((\setmon~6_combout\ & ((\setmon[3]~head_lut_combout\))) # (!\setmon~6_combout\ & (\setmon[1]~head_lut_combout\ & !\setmon[3]~head_lut_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setmon~6_combout\,
	datab => \UPDOWN~input_o\,
	datac => \setmon[1]~head_lut_combout\,
	datad => \setmon[3]~head_lut_combout\,
	combout => \setmon~7_combout\);

-- Location: LCCOMB_X9_Y14_N10
\setmon[3]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setmon[3]~data_lut_combout\ = \setmon[3]~latch_combout\ $ (((\setmon~7_combout\) # ((\UPDOWN~input_o\ & \setmon~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setmon[3]~latch_combout\,
	datab => \UPDOWN~input_o\,
	datac => \setmon~5_combout\,
	datad => \setmon~7_combout\,
	combout => \setmon[3]~data_lut_combout\);

-- Location: FF_X8_Y14_N11
\setmon[3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mSELECT~input_o\,
	asdata => \setmon[3]~data_lut_combout\,
	clrn => \sVALUE~input_o\,
	sload => VCC,
	ena => \setmon[3]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setmon[3]~_emulated_q\);

-- Location: LCCOMB_X8_Y14_N8
\setmon[3]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setmon[3]~latch_combout\ = (\sVALUE~input_o\ & ((\setmon[3]~latch_combout\))) # (!\sVALUE~input_o\ & (\mon[3]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sVALUE~input_o\,
	datac => \mon[3]~head_lut_combout\,
	datad => \setmon[3]~latch_combout\,
	combout => \setmon[3]~latch_combout\);

-- Location: LCCOMB_X8_Y14_N10
\setmon[3]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setmon[3]~head_lut_combout\ = (\sVALUE~input_o\ & ((\setmon[3]~_emulated_q\ $ (\setmon[3]~latch_combout\)))) # (!\sVALUE~input_o\ & (\mon[3]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mon[3]~head_lut_combout\,
	datab => \sVALUE~input_o\,
	datac => \setmon[3]~_emulated_q\,
	datad => \setmon[3]~latch_combout\,
	combout => \setmon[3]~head_lut_combout\);

-- Location: LCCOMB_X8_Y14_N14
\mon[3]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mon[3]~latch_combout\ = (GLOBAL(\setflag~clkctrl_outclk\) & ((\setmon[3]~head_lut_combout\))) # (!GLOBAL(\setflag~clkctrl_outclk\) & (\mon[3]~latch_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mon[3]~latch_combout\,
	datac => \setflag~clkctrl_outclk\,
	datad => \setmon[3]~head_lut_combout\,
	combout => \mon[3]~latch_combout\);

-- Location: LCCOMB_X12_Y14_N10
\Add9~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add9~1_combout\ = (\mon[1]~head_lut_combout\ & \mon[0]~head_lut_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mon[1]~head_lut_combout\,
	datad => \mon[0]~head_lut_combout\,
	combout => \Add9~1_combout\);

-- Location: LCCOMB_X11_Y14_N8
\mon[2]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mon[2]~data_lut_combout\ = \mon[2]~latch_combout\ $ (((!\mon[3]~6_combout\ & (\Add9~1_combout\ $ (\mon[2]~head_lut_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mon[2]~latch_combout\,
	datab => \Add9~1_combout\,
	datac => \mon[2]~head_lut_combout\,
	datad => \mon[3]~6_combout\,
	combout => \mon[2]~data_lut_combout\);

-- Location: FF_X11_Y14_N9
\mon[2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mon[2]~data_lut_combout\,
	clrn => \ALT_INV_setflag~clkctrl_outclk\,
	ena => \mon[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mon[2]~_emulated_q\);

-- Location: LCCOMB_X10_Y14_N0
\setmon~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setmon~9_combout\ = (!\UPDOWN~input_o\ & (\setmon[2]~head_lut_combout\ $ (((\setmon[1]~head_lut_combout\ & \setmon[0]~head_lut_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UPDOWN~input_o\,
	datab => \setmon[1]~head_lut_combout\,
	datac => \setmon[2]~head_lut_combout\,
	datad => \setmon[0]~head_lut_combout\,
	combout => \setmon~9_combout\);

-- Location: LCCOMB_X10_Y14_N18
\setmon~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setmon~10_combout\ = (\setmon~9_combout\ & ((\setmon[0]~head_lut_combout\) # ((\setmon[1]~head_lut_combout\) # (!\setmon[3]~head_lut_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setmon[0]~head_lut_combout\,
	datab => \setmon~9_combout\,
	datac => \setmon[3]~head_lut_combout\,
	datad => \setmon[1]~head_lut_combout\,
	combout => \setmon~10_combout\);

-- Location: LCCOMB_X10_Y14_N26
\setmon[2]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setmon[2]~latch_combout\ = (\sVALUE~input_o\ & (\setmon[2]~latch_combout\)) # (!\sVALUE~input_o\ & ((\mon[2]~head_lut_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setmon[2]~latch_combout\,
	datab => \sVALUE~input_o\,
	datad => \mon[2]~head_lut_combout\,
	combout => \setmon[2]~latch_combout\);

-- Location: LCCOMB_X10_Y14_N28
\setmon[2]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setmon[2]~data_lut_combout\ = \setmon[2]~latch_combout\ $ (((\setmon~10_combout\) # ((\setmon~8_combout\ & \UPDOWN~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setmon~8_combout\,
	datab => \setmon~10_combout\,
	datac => \setmon[2]~latch_combout\,
	datad => \UPDOWN~input_o\,
	combout => \setmon[2]~data_lut_combout\);

-- Location: FF_X10_Y14_N21
\setmon[2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mSELECT~input_o\,
	asdata => \setmon[2]~data_lut_combout\,
	clrn => \sVALUE~input_o\,
	sload => VCC,
	ena => \setmon[3]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setmon[2]~_emulated_q\);

-- Location: LCCOMB_X10_Y14_N20
\setmon[2]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setmon[2]~head_lut_combout\ = (\sVALUE~input_o\ & ((\setmon[2]~_emulated_q\ $ (\setmon[2]~latch_combout\)))) # (!\sVALUE~input_o\ & (\mon[2]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mon[2]~head_lut_combout\,
	datab => \sVALUE~input_o\,
	datac => \setmon[2]~_emulated_q\,
	datad => \setmon[2]~latch_combout\,
	combout => \setmon[2]~head_lut_combout\);

-- Location: LCCOMB_X11_Y14_N12
\mon[2]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mon[2]~latch_combout\ = (GLOBAL(\setflag~clkctrl_outclk\) & ((\setmon[2]~head_lut_combout\))) # (!GLOBAL(\setflag~clkctrl_outclk\) & (\mon[2]~latch_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mon[2]~latch_combout\,
	datac => \setflag~clkctrl_outclk\,
	datad => \setmon[2]~head_lut_combout\,
	combout => \mon[2]~latch_combout\);

-- Location: LCCOMB_X11_Y14_N26
\mon[2]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mon[2]~head_lut_combout\ = (\setflag~combout\ & (\setmon[2]~head_lut_combout\)) # (!\setflag~combout\ & ((\mon[2]~_emulated_q\ $ (\mon[2]~latch_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setmon[2]~head_lut_combout\,
	datab => \mon[2]~_emulated_q\,
	datac => \setflag~combout\,
	datad => \mon[2]~latch_combout\,
	combout => \mon[2]~head_lut_combout\);

-- Location: LCCOMB_X8_Y14_N28
\Add9~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add9~0_combout\ = (\mon[0]~head_lut_combout\ & (\mon[2]~head_lut_combout\ & \mon[1]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mon[0]~head_lut_combout\,
	datac => \mon[2]~head_lut_combout\,
	datad => \mon[1]~head_lut_combout\,
	combout => \Add9~0_combout\);

-- Location: LCCOMB_X8_Y14_N20
\mon[3]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mon[3]~data_lut_combout\ = \mon[3]~latch_combout\ $ (((!\mon[3]~6_combout\ & (\mon[3]~head_lut_combout\ $ (\Add9~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mon[3]~head_lut_combout\,
	datab => \Add9~0_combout\,
	datac => \mon[3]~latch_combout\,
	datad => \mon[3]~6_combout\,
	combout => \mon[3]~data_lut_combout\);

-- Location: FF_X8_Y14_N21
\mon[3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mon[3]~data_lut_combout\,
	clrn => \ALT_INV_setflag~clkctrl_outclk\,
	ena => \mon[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mon[3]~_emulated_q\);

-- Location: LCCOMB_X8_Y14_N2
\mon[3]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mon[3]~head_lut_combout\ = (\setflag~combout\ & (\setmon[3]~head_lut_combout\)) # (!\setflag~combout\ & ((\mon[3]~latch_combout\ $ (\mon[3]~_emulated_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setflag~combout\,
	datab => \setmon[3]~head_lut_combout\,
	datac => \mon[3]~latch_combout\,
	datad => \mon[3]~_emulated_q\,
	combout => \mon[3]~head_lut_combout\);

-- Location: LCCOMB_X8_Y14_N12
\comb~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comb~11_combout\ = (\mon[3]~head_lut_combout\ & (!\mon[2]~head_lut_combout\ & \mon[0]~head_lut_combout\)) # (!\mon[3]~head_lut_combout\ & (\mon[2]~head_lut_combout\ & !\mon[0]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mon[3]~head_lut_combout\,
	datac => \mon[2]~head_lut_combout\,
	datad => \mon[0]~head_lut_combout\,
	combout => \comb~11_combout\);

-- Location: LCCOMB_X10_Y14_N2
\comb~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comb~12_combout\ = (\mon[0]~head_lut_combout\ & (((!\mon[3]~head_lut_combout\)))) # (!\mon[0]~head_lut_combout\ & (\mon[3]~head_lut_combout\ & ((!\mon[2]~head_lut_combout\) # (!\mon[1]~head_lut_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mon[1]~head_lut_combout\,
	datab => \mon[0]~head_lut_combout\,
	datac => \mon[3]~head_lut_combout\,
	datad => \mon[2]~head_lut_combout\,
	combout => \comb~12_combout\);

-- Location: LCCOMB_X11_Y14_N18
\mday[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- mday(0) = (!\comb~11_combout\ & ((\mday[0]~14_combout\) # (\comb~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mday[0]~14_combout\,
	datac => \comb~11_combout\,
	datad => \comb~12_combout\,
	combout => mday(0));

-- Location: LCCOMB_X11_Y14_N0
\Equal36~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Equal36~0_combout\ = (mday(1) & (\setday[1]~head_lut_combout\ & (\setday[0]~head_lut_combout\ $ (!mday(0))))) # (!mday(1) & (!\setday[1]~head_lut_combout\ & (\setday[0]~head_lut_combout\ $ (!mday(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => mday(1),
	datab => \setday[1]~head_lut_combout\,
	datac => \setday[0]~head_lut_combout\,
	datad => mday(0),
	combout => \Equal36~0_combout\);

-- Location: LCCOMB_X10_Y16_N28
\Equal36~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Equal36~1_combout\ = (\setday[3]~head_lut_combout\ & (\setday[4]~head_lut_combout\ & \setday[2]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setday[3]~head_lut_combout\,
	datac => \setday[4]~head_lut_combout\,
	datad => \setday[2]~head_lut_combout\,
	combout => \Equal36~1_combout\);

-- Location: LCCOMB_X9_Y14_N28
\Add25~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add25~18_combout\ = (\Add24~5_combout\ & (!\UPDOWN~input_o\ & ((!\Equal36~1_combout\) # (!\Equal36~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add24~5_combout\,
	datab => \UPDOWN~input_o\,
	datac => \Equal36~0_combout\,
	datad => \Equal36~1_combout\,
	combout => \Add25~18_combout\);

-- Location: LCCOMB_X9_Y14_N4
\setday[2]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setday[2]~data_lut_combout\ = \setday[2]~latch_combout\ $ (((\Add25~18_combout\) # ((\Add25~17_combout\ & \UPDOWN~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setday[2]~latch_combout\,
	datab => \Add25~17_combout\,
	datac => \UPDOWN~input_o\,
	datad => \Add25~18_combout\,
	combout => \setday[2]~data_lut_combout\);

-- Location: LCCOMB_X10_Y16_N30
\setday[4]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setday[4]~5_combout\ = (!nMODE(2) & (nMODE(1) & (!nMODE(0) & \alhor[4]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nMODE(2),
	datab => nMODE(1),
	datac => nMODE(0),
	datad => \alhor[4]~7_combout\,
	combout => \setday[4]~5_combout\);

-- Location: FF_X9_Y14_N5
\setday[2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mSELECT~input_o\,
	d => \setday[2]~data_lut_combout\,
	clrn => \sVALUE~input_o\,
	ena => \setday[4]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setday[2]~_emulated_q\);

-- Location: LCCOMB_X9_Y14_N8
\setday[2]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setday[2]~latch_combout\ = (\sVALUE~input_o\ & ((\setday[2]~latch_combout\))) # (!\sVALUE~input_o\ & (\day[2]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \day[2]~head_lut_combout\,
	datac => \setday[2]~latch_combout\,
	datad => \sVALUE~input_o\,
	combout => \setday[2]~latch_combout\);

-- Location: LCCOMB_X9_Y14_N6
\setday[2]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setday[2]~head_lut_combout\ = (\sVALUE~input_o\ & ((\setday[2]~_emulated_q\ $ (\setday[2]~latch_combout\)))) # (!\sVALUE~input_o\ & (\day[2]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sVALUE~input_o\,
	datab => \day[2]~head_lut_combout\,
	datac => \setday[2]~_emulated_q\,
	datad => \setday[2]~latch_combout\,
	combout => \setday[2]~head_lut_combout\);

-- Location: LCCOMB_X10_Y16_N6
\Add25~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add25~3_combout\ = (\setday[1]~head_lut_combout\ & (\Add25~1\ & VCC)) # (!\setday[1]~head_lut_combout\ & (!\Add25~1\))
-- \Add25~4\ = CARRY((!\setday[1]~head_lut_combout\ & !\Add25~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \setday[1]~head_lut_combout\,
	datad => VCC,
	cin => \Add25~1\,
	combout => \Add25~3_combout\,
	cout => \Add25~4\);

-- Location: LCCOMB_X10_Y15_N2
\Add25~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add25~15_combout\ = (\Add25~9_combout\) # ((!\setday[2]~head_lut_combout\ & \Equal37~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setday[2]~head_lut_combout\,
	datac => \Add25~9_combout\,
	datad => \Equal37~0_combout\,
	combout => \Add25~15_combout\);

-- Location: LCCOMB_X10_Y13_N12
\Add24~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add24~3_combout\ = (\setday[1]~head_lut_combout\ & (!\Add24~1\)) # (!\setday[1]~head_lut_combout\ & ((\Add24~1\) # (GND)))
-- \Add24~4\ = CARRY((!\Add24~1\) # (!\setday[1]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \setday[1]~head_lut_combout\,
	datad => VCC,
	cin => \Add24~1\,
	combout => \Add24~3_combout\,
	cout => \Add24~4\);

-- Location: LCCOMB_X10_Y15_N20
\Add25~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add25~16_combout\ = (!\UPDOWN~input_o\ & (\Add24~7_combout\ & ((!\Equal36~0_combout\) # (!\Equal36~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UPDOWN~input_o\,
	datab => \Equal36~1_combout\,
	datac => \Add24~7_combout\,
	datad => \Equal36~0_combout\,
	combout => \Add25~16_combout\);

-- Location: LCCOMB_X10_Y15_N18
\setday[3]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setday[3]~data_lut_combout\ = \setday[3]~latch_combout\ $ (((\Add25~16_combout\) # ((\UPDOWN~input_o\ & \Add25~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UPDOWN~input_o\,
	datab => \setday[3]~latch_combout\,
	datac => \Add25~15_combout\,
	datad => \Add25~16_combout\,
	combout => \setday[3]~data_lut_combout\);

-- Location: FF_X10_Y15_N19
\setday[3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mSELECT~input_o\,
	d => \setday[3]~data_lut_combout\,
	clrn => \sVALUE~input_o\,
	ena => \setday[4]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setday[3]~_emulated_q\);

-- Location: LCCOMB_X10_Y15_N28
\setday[3]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setday[3]~head_lut_combout\ = (\sVALUE~input_o\ & ((\setday[3]~_emulated_q\ $ (\setday[3]~latch_combout\)))) # (!\sVALUE~input_o\ & (\day[3]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sVALUE~input_o\,
	datab => \day[3]~head_lut_combout\,
	datac => \setday[3]~_emulated_q\,
	datad => \setday[3]~latch_combout\,
	combout => \setday[3]~head_lut_combout\);

-- Location: LCCOMB_X10_Y15_N4
\day[3]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \day[3]~latch_combout\ = (GLOBAL(\setflag~clkctrl_outclk\) & ((\setday[3]~head_lut_combout\))) # (!GLOBAL(\setflag~clkctrl_outclk\) & (\day[3]~latch_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \day[3]~latch_combout\,
	datac => \setflag~clkctrl_outclk\,
	datad => \setday[3]~head_lut_combout\,
	combout => \day[3]~latch_combout\);

-- Location: LCCOMB_X10_Y15_N24
\day[3]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \day[3]~data_lut_combout\ = \day[3]~latch_combout\ $ (((\day[2]~10_combout\ & (\Add8~6_combout\ & \Equal23~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \day[2]~10_combout\,
	datab => \Add8~6_combout\,
	datac => \Equal23~1_combout\,
	datad => \day[3]~latch_combout\,
	combout => \day[3]~data_lut_combout\);

-- Location: FF_X10_Y15_N25
\day[3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \day[3]~data_lut_combout\,
	clrn => \ALT_INV_setflag~clkctrl_outclk\,
	ena => \day[2]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \day[3]~_emulated_q\);

-- Location: LCCOMB_X10_Y15_N26
\day[3]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \day[3]~head_lut_combout\ = (\setflag~combout\ & (\setday[3]~head_lut_combout\)) # (!\setflag~combout\ & ((\day[3]~_emulated_q\ $ (\day[3]~latch_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setflag~combout\,
	datab => \setday[3]~head_lut_combout\,
	datac => \day[3]~_emulated_q\,
	datad => \day[3]~latch_combout\,
	combout => \day[3]~head_lut_combout\);

-- Location: LCCOMB_X11_Y16_N20
\day[1]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \day[1]~latch_combout\ = (GLOBAL(\setflag~clkctrl_outclk\) & ((\setday[1]~head_lut_combout\))) # (!GLOBAL(\setflag~clkctrl_outclk\) & (\day[1]~latch_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \day[1]~latch_combout\,
	datac => \setflag~clkctrl_outclk\,
	datad => \setday[1]~head_lut_combout\,
	combout => \day[1]~latch_combout\);

-- Location: LCCOMB_X11_Y16_N16
\day[1]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \day[1]~head_lut_combout\ = (\setflag~combout\ & (((\setday[1]~head_lut_combout\)))) # (!\setflag~combout\ & (\day[1]~_emulated_q\ $ ((\day[1]~latch_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \day[1]~_emulated_q\,
	datab => \day[1]~latch_combout\,
	datac => \setday[1]~head_lut_combout\,
	datad => \setflag~combout\,
	combout => \day[1]~head_lut_combout\);

-- Location: LCCOMB_X11_Y14_N2
\Equal23~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Equal23~0_combout\ = (mday(1) & ((\day[0]~head_lut_combout\ $ (mday(0))) # (!\day[1]~head_lut_combout\))) # (!mday(1) & ((\day[1]~head_lut_combout\) # (\day[0]~head_lut_combout\ $ (mday(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => mday(1),
	datab => \day[0]~head_lut_combout\,
	datac => \day[1]~head_lut_combout\,
	datad => mday(0),
	combout => \Equal23~0_combout\);

-- Location: LCCOMB_X11_Y14_N28
\Equal23~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Equal23~1_combout\ = (((\Equal23~0_combout\) # (!\day[3]~head_lut_combout\)) # (!\day[4]~head_lut_combout\)) # (!\day[2]~head_lut_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \day[2]~head_lut_combout\,
	datab => \day[4]~head_lut_combout\,
	datac => \day[3]~head_lut_combout\,
	datad => \Equal23~0_combout\,
	combout => \Equal23~1_combout\);

-- Location: LCCOMB_X11_Y14_N20
\mon[3]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mon[3]~6_combout\ = (\Equal0~0_combout\) # ((\Equal22~1_combout\) # ((\Equal23~1_combout\) # (!\day[2]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal0~0_combout\,
	datab => \Equal22~1_combout\,
	datac => \day[2]~9_combout\,
	datad => \Equal23~1_combout\,
	combout => \mon[3]~6_combout\);

-- Location: LCCOMB_X11_Y14_N6
\mon[1]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mon[1]~latch_combout\ = (GLOBAL(\setflag~clkctrl_outclk\) & ((\setmon[1]~head_lut_combout\))) # (!GLOBAL(\setflag~clkctrl_outclk\) & (\mon[1]~latch_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mon[1]~latch_combout\,
	datac => \setflag~clkctrl_outclk\,
	datad => \setmon[1]~head_lut_combout\,
	combout => \mon[1]~latch_combout\);

-- Location: LCCOMB_X11_Y14_N4
\mon[1]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mon[1]~data_lut_combout\ = \mon[1]~latch_combout\ $ (((!\mon[3]~6_combout\ & (\mon[1]~head_lut_combout\ $ (\mon[0]~head_lut_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mon[1]~head_lut_combout\,
	datab => \mon[3]~6_combout\,
	datac => \mon[0]~head_lut_combout\,
	datad => \mon[1]~latch_combout\,
	combout => \mon[1]~data_lut_combout\);

-- Location: FF_X11_Y14_N5
\mon[1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mon[1]~data_lut_combout\,
	clrn => \ALT_INV_setflag~clkctrl_outclk\,
	ena => \mon[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mon[1]~_emulated_q\);

-- Location: LCCOMB_X11_Y14_N30
\mon[1]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mon[1]~head_lut_combout\ = (\setflag~combout\ & (\setmon[1]~head_lut_combout\)) # (!\setflag~combout\ & ((\mon[1]~_emulated_q\ $ (\mon[1]~latch_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setmon[1]~head_lut_combout\,
	datab => \setflag~combout\,
	datac => \mon[1]~_emulated_q\,
	datad => \mon[1]~latch_combout\,
	combout => \mon[1]~head_lut_combout\);

-- Location: LCCOMB_X8_Y14_N24
\comb~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comb~14_combout\ = (\mon[2]~head_lut_combout\ & (((!\mon[1]~head_lut_combout\ & !\mon[0]~head_lut_combout\)) # (!\mon[3]~head_lut_combout\))) # (!\mon[2]~head_lut_combout\ & (((\mon[3]~head_lut_combout\) # (\mon[0]~head_lut_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mon[2]~head_lut_combout\,
	datab => \mon[1]~head_lut_combout\,
	datac => \mon[3]~head_lut_combout\,
	datad => \mon[0]~head_lut_combout\,
	combout => \comb~14_combout\);

-- Location: LCCOMB_X8_Y14_N22
\comb~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comb~13_combout\ = (!\mon[2]~head_lut_combout\ & (\mon[1]~head_lut_combout\ & (!\mon[3]~head_lut_combout\ & !\mon[0]~head_lut_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mon[2]~head_lut_combout\,
	datab => \mon[1]~head_lut_combout\,
	datac => \mon[3]~head_lut_combout\,
	datad => \mon[0]~head_lut_combout\,
	combout => \comb~13_combout\);

-- Location: LCCOMB_X8_Y14_N0
\mday[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- mday(1) = (!\comb~13_combout\ & ((\comb~14_combout\) # (mday(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comb~14_combout\,
	datac => \comb~13_combout\,
	datad => mday(1),
	combout => mday(1));

-- Location: LCCOMB_X11_Y16_N10
\Add25~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add25~5_combout\ = (\Equal37~0_combout\ & ((\setday[2]~head_lut_combout\ & ((\Add25~3_combout\))) # (!\setday[2]~head_lut_combout\ & (mday(1))))) # (!\Equal37~0_combout\ & (((\Add25~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal37~0_combout\,
	datab => mday(1),
	datac => \Add25~3_combout\,
	datad => \setday[2]~head_lut_combout\,
	combout => \Add25~5_combout\);

-- Location: LCCOMB_X11_Y14_N16
\Add25~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add25~6_combout\ = (!\UPDOWN~input_o\ & (\Add24~3_combout\ & ((!\Equal36~0_combout\) # (!\Equal36~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal36~1_combout\,
	datab => \UPDOWN~input_o\,
	datac => \Add24~3_combout\,
	datad => \Equal36~0_combout\,
	combout => \Add25~6_combout\);

-- Location: LCCOMB_X11_Y16_N22
\setday[1]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setday[1]~data_lut_combout\ = \setday[1]~latch_combout\ $ (((\Add25~6_combout\) # ((\Add25~5_combout\ & \UPDOWN~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setday[1]~latch_combout\,
	datab => \Add25~5_combout\,
	datac => \UPDOWN~input_o\,
	datad => \Add25~6_combout\,
	combout => \setday[1]~data_lut_combout\);

-- Location: FF_X11_Y16_N23
\setday[1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mSELECT~input_o\,
	d => \setday[1]~data_lut_combout\,
	clrn => \sVALUE~input_o\,
	ena => \setday[4]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setday[1]~_emulated_q\);

-- Location: LCCOMB_X11_Y16_N26
\setday[1]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setday[1]~latch_combout\ = (\sVALUE~input_o\ & (\setday[1]~latch_combout\)) # (!\sVALUE~input_o\ & ((\day[1]~head_lut_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setday[1]~latch_combout\,
	datac => \sVALUE~input_o\,
	datad => \day[1]~head_lut_combout\,
	combout => \setday[1]~latch_combout\);

-- Location: LCCOMB_X11_Y16_N12
\setday[1]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setday[1]~head_lut_combout\ = (\sVALUE~input_o\ & ((\setday[1]~_emulated_q\ $ (\setday[1]~latch_combout\)))) # (!\sVALUE~input_o\ & (\day[1]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \day[1]~head_lut_combout\,
	datab => \sVALUE~input_o\,
	datac => \setday[1]~_emulated_q\,
	datad => \setday[1]~latch_combout\,
	combout => \setday[1]~head_lut_combout\);

-- Location: LCCOMB_X11_Y16_N30
\nday~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nday~1_combout\ = (\sVALUE~input_o\ & (\setday[1]~head_lut_combout\)) # (!\sVALUE~input_o\ & ((\day[1]~head_lut_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sVALUE~input_o\,
	datab => \setday[1]~head_lut_combout\,
	datac => \day[1]~head_lut_combout\,
	combout => \nday~1_combout\);

-- Location: LCCOMB_X19_Y18_N28
\process_2~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \process_2~2_combout\ = (!\STMODE~input_o\ & (!nMODE(0) & (nMODE(1) & !nMODE(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \STMODE~input_o\,
	datab => nMODE(0),
	datac => nMODE(1),
	datad => nMODE(2),
	combout => \process_2~2_combout\);

-- Location: CLKCTRL_G3
\process_2~2clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \process_2~2clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \process_2~2clkctrl_outclk\);

-- Location: LCCOMB_X11_Y16_N24
\nday[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- nday(1) = (GLOBAL(\process_2~2clkctrl_outclk\) & ((\nday~1_combout\))) # (!GLOBAL(\process_2~2clkctrl_outclk\) & (nday(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => nday(1),
	datac => \nday~1_combout\,
	datad => \process_2~2clkctrl_outclk\,
	combout => nday(1));

-- Location: LCCOMB_X12_Y14_N24
\nday~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nday~2_combout\ = (\sVALUE~input_o\ & ((\setday[4]~head_lut_combout\))) # (!\sVALUE~input_o\ & (\day[4]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \day[4]~head_lut_combout\,
	datab => \sVALUE~input_o\,
	datad => \setday[4]~head_lut_combout\,
	combout => \nday~2_combout\);

-- Location: LCCOMB_X12_Y14_N2
\nday[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- nday(4) = (GLOBAL(\process_2~2clkctrl_outclk\) & ((\nday~2_combout\))) # (!GLOBAL(\process_2~2clkctrl_outclk\) & (nday(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => nday(4),
	datac => \nday~2_combout\,
	datad => \process_2~2clkctrl_outclk\,
	combout => nday(4));

-- Location: LCCOMB_X12_Y13_N4
\Mod8|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod8|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = nday(2) $ (VCC)
-- \Mod8|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(nday(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nday(2),
	datad => VCC,
	combout => \Mod8|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Mod8|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X12_Y13_N8
\Mod8|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod8|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (nday(4) & (\Mod8|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!nday(4) & (!\Mod8|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \Mod8|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((nday(4) & !\Mod8|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => nday(4),
	datad => VCC,
	cin => \Mod8|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Mod8|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Mod8|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X12_Y13_N10
\Mod8|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod8|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Mod8|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod8|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Mod8|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X19_Y13_N28
\Mod8|auto_generated|divider|divider|StageOut[15]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod8|auto_generated|divider|divider|StageOut[15]~1_combout\ = (!\Mod8|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & nday(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod8|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => nday(1),
	combout => \Mod8|auto_generated|divider|divider|StageOut[15]~1_combout\);

-- Location: LCCOMB_X19_Y13_N0
\Mod8|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod8|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Mod8|auto_generated|divider|divider|StageOut[15]~0_combout\) # (\Mod8|auto_generated|divider|divider|StageOut[15]~1_combout\)))
-- \Mod8|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Mod8|auto_generated|divider|divider|StageOut[15]~0_combout\) # (\Mod8|auto_generated|divider|divider|StageOut[15]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod8|auto_generated|divider|divider|StageOut[15]~0_combout\,
	datab => \Mod8|auto_generated|divider|divider|StageOut[15]~1_combout\,
	datad => VCC,
	combout => \Mod8|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Mod8|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X12_Y13_N14
\Mod8|auto_generated|divider|divider|StageOut[18]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod8|auto_generated|divider|divider|StageOut[18]~3_combout\ = (\Mod8|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\Mod8|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod8|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \Mod8|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod8|auto_generated|divider|divider|StageOut[18]~3_combout\);

-- Location: LCCOMB_X12_Y13_N18
\Mod8|auto_generated|divider|divider|StageOut[17]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod8|auto_generated|divider|divider|StageOut[17]~5_combout\ = (\Mod8|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\Mod8|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod8|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \Mod8|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod8|auto_generated|divider|divider|StageOut[17]~5_combout\);

-- Location: LCCOMB_X19_Y13_N14
\Mod8|auto_generated|divider|divider|StageOut[16]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod8|auto_generated|divider|divider|StageOut[16]~7_combout\ = (!\Mod8|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Mod8|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod8|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod8|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \Mod8|auto_generated|divider|divider|StageOut[16]~7_combout\);

-- Location: LCCOMB_X19_Y13_N6
\Mod8|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod8|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\Mod8|auto_generated|divider|divider|StageOut[18]~2_combout\ & (!\Mod8|auto_generated|divider|divider|StageOut[18]~3_combout\ & 
-- !\Mod8|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod8|auto_generated|divider|divider|StageOut[18]~2_combout\,
	datab => \Mod8|auto_generated|divider|divider|StageOut[18]~3_combout\,
	datad => VCC,
	cin => \Mod8|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \Mod8|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X19_Y13_N8
\Mod8|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod8|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Mod8|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod8|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \Mod8|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X19_Y13_N24
\Mod8|auto_generated|divider|divider|StageOut[21]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod8|auto_generated|divider|divider|StageOut[21]~8_combout\ = (\Mod8|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (nday(1))) # (!\Mod8|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\Mod8|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => nday(1),
	datac => \Mod8|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Mod8|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod8|auto_generated|divider|divider|StageOut[21]~8_combout\);

-- Location: LCCOMB_X19_Y13_N22
\day1[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- day1(1) = (GLOBAL(\process_2~2clkctrl_outclk\) & (\Mod8|auto_generated|divider|divider|StageOut[21]~8_combout\)) # (!GLOBAL(\process_2~2clkctrl_outclk\) & ((day1(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod8|auto_generated|divider|divider|StageOut[21]~8_combout\,
	datac => day1(1),
	datad => \process_2~2clkctrl_outclk\,
	combout => day1(1));

-- Location: LCCOMB_X19_Y18_N14
\process_2~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \process_2~3_combout\ = (!\STMODE~input_o\ & (nMODE(0) & (nMODE(1) & !nMODE(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \STMODE~input_o\,
	datab => nMODE(0),
	datac => nMODE(1),
	datad => nMODE(2),
	combout => \process_2~3_combout\);

-- Location: CLKCTRL_G1
\process_2~3clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \process_2~3clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \process_2~3clkctrl_outclk\);

-- Location: LCCOMB_X14_Y14_N16
\year[11]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \year[11]~latch_combout\ = (GLOBAL(\setflag~clkctrl_outclk\) & ((\setyear[11]~head_lut_combout\))) # (!GLOBAL(\setflag~clkctrl_outclk\) & (\year[11]~latch_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \year[11]~latch_combout\,
	datac => \setyear[11]~head_lut_combout\,
	datad => \setflag~clkctrl_outclk\,
	combout => \year[11]~latch_combout\);

-- Location: LCCOMB_X16_Y18_N4
\setyear[8]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setyear[8]~latch_combout\ = (\sVALUE~input_o\ & ((\setyear[8]~latch_combout\))) # (!\sVALUE~input_o\ & (\year[8]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \year[8]~head_lut_combout\,
	datac => \setyear[8]~latch_combout\,
	datad => \sVALUE~input_o\,
	combout => \setyear[8]~latch_combout\);

-- Location: LCCOMB_X16_Y18_N28
\setyear[8]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setyear[8]~data_lut_combout\ = \Add28~17_combout\ $ (\setyear[8]~latch_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add28~17_combout\,
	datac => \setyear[8]~latch_combout\,
	combout => \setyear[8]~data_lut_combout\);

-- Location: LCCOMB_X19_Y18_N20
\setyear[11]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setyear[11]~12_combout\ = (nMODE(1) & (!nMODE(2) & (nMODE(0) & \sVALUE~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nMODE(1),
	datab => nMODE(2),
	datac => nMODE(0),
	datad => \sVALUE~input_o\,
	combout => \setyear[11]~12_combout\);

-- Location: FF_X16_Y18_N7
\setyear[8]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mSELECT~input_o\,
	asdata => \setyear[8]~data_lut_combout\,
	clrn => \sVALUE~input_o\,
	sload => VCC,
	ena => \setyear[11]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setyear[8]~_emulated_q\);

-- Location: LCCOMB_X16_Y18_N6
\setyear[8]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setyear[8]~head_lut_combout\ = (\sVALUE~input_o\ & ((\setyear[8]~_emulated_q\ $ (\setyear[8]~latch_combout\)))) # (!\sVALUE~input_o\ & (\year[8]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \year[8]~head_lut_combout\,
	datab => \sVALUE~input_o\,
	datac => \setyear[8]~_emulated_q\,
	datad => \setyear[8]~latch_combout\,
	combout => \setyear[8]~head_lut_combout\);

-- Location: LCCOMB_X17_Y14_N4
\year[2]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \year[2]~latch_combout\ = (GLOBAL(\setflag~clkctrl_outclk\) & ((\setyear[2]~head_lut_combout\))) # (!GLOBAL(\setflag~clkctrl_outclk\) & (\year[2]~latch_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \year[2]~latch_combout\,
	datac => \setflag~clkctrl_outclk\,
	datad => \setyear[2]~head_lut_combout\,
	combout => \year[2]~latch_combout\);

-- Location: LCCOMB_X17_Y14_N18
\year[2]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \year[2]~data_lut_combout\ = \year[2]~latch_combout\ $ (((\Add10~4_combout\) # ((!\mon[3]~4_combout\) # (!\Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add10~4_combout\,
	datab => \Equal0~0_combout\,
	datac => \year[2]~latch_combout\,
	datad => \mon[3]~4_combout\,
	combout => \year[2]~data_lut_combout\);

-- Location: LCCOMB_X7_Y21_N6
\year[11]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \year[11]~18_combout\ = (((\Equal20~0_combout\) # (\Equal19~1_combout\)) # (!\sec[0]~head_lut_combout\)) # (!\sec[1]~head_lut_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sec[1]~head_lut_combout\,
	datab => \sec[0]~head_lut_combout\,
	datac => \Equal20~0_combout\,
	datad => \Equal19~1_combout\,
	combout => \year[11]~18_combout\);

-- Location: LCCOMB_X10_Y21_N14
\Add16~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add16~0_combout\ = \setmin[0]~head_lut_combout\ $ (VCC)
-- \Add16~1\ = CARRY(\setmin[0]~head_lut_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setmin[0]~head_lut_combout\,
	datad => VCC,
	combout => \Add16~0_combout\,
	cout => \Add16~1\);

-- Location: LCCOMB_X9_Y21_N16
\Add17~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add17~0_combout\ = \setmin[0]~head_lut_combout\ $ (VCC)
-- \Add17~1\ = CARRY(\setmin[0]~head_lut_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setmin[0]~head_lut_combout\,
	datad => VCC,
	combout => \Add17~0_combout\,
	cout => \Add17~1\);

-- Location: LCCOMB_X12_Y21_N14
\setmin[0]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setmin[0]~data_lut_combout\ = \setmin[0]~latch_combout\ $ (((\UPDOWN~input_o\ & ((\Add17~0_combout\))) # (!\UPDOWN~input_o\ & (\Add16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setmin[0]~latch_combout\,
	datab => \UPDOWN~input_o\,
	datac => \Add16~0_combout\,
	datad => \Add17~0_combout\,
	combout => \setmin[0]~data_lut_combout\);

-- Location: LCCOMB_X11_Y21_N4
\setmin[5]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setmin[5]~15_combout\ = (!nMODE(1) & (!nMODE(0) & (!nMODE(2) & \alhor[4]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nMODE(1),
	datab => nMODE(0),
	datac => nMODE(2),
	datad => \alhor[4]~7_combout\,
	combout => \setmin[5]~15_combout\);

-- Location: FF_X12_Y21_N15
\setmin[0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mSELECT~input_o\,
	d => \setmin[0]~data_lut_combout\,
	clrn => \sVALUE~input_o\,
	ena => \setmin[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setmin[0]~_emulated_q\);

-- Location: LCCOMB_X12_Y21_N22
\setmin[0]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setmin[0]~latch_combout\ = (\sVALUE~input_o\ & ((\setmin[0]~latch_combout\))) # (!\sVALUE~input_o\ & (\min[0]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \min[0]~head_lut_combout\,
	datac => \setmin[0]~latch_combout\,
	datad => \sVALUE~input_o\,
	combout => \setmin[0]~latch_combout\);

-- Location: LCCOMB_X12_Y21_N4
\setmin[0]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setmin[0]~head_lut_combout\ = (\sVALUE~input_o\ & ((\setmin[0]~_emulated_q\ $ (\setmin[0]~latch_combout\)))) # (!\sVALUE~input_o\ & (\min[0]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sVALUE~input_o\,
	datab => \min[0]~head_lut_combout\,
	datac => \setmin[0]~_emulated_q\,
	datad => \setmin[0]~latch_combout\,
	combout => \setmin[0]~head_lut_combout\);

-- Location: LCCOMB_X9_Y25_N4
\Add6~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add6~0_combout\ = \min[0]~head_lut_combout\ $ (VCC)
-- \Add6~1\ = CARRY(\min[0]~head_lut_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \min[0]~head_lut_combout\,
	datad => VCC,
	combout => \Add6~0_combout\,
	cout => \Add6~1\);

-- Location: LCCOMB_X12_Y21_N20
\min[0]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \min[0]~latch_combout\ = (GLOBAL(\setflag~clkctrl_outclk\) & ((\setmin[0]~head_lut_combout\))) # (!GLOBAL(\setflag~clkctrl_outclk\) & (\min[0]~latch_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \min[0]~latch_combout\,
	datac => \setmin[0]~head_lut_combout\,
	datad => \setflag~clkctrl_outclk\,
	combout => \min[0]~latch_combout\);

-- Location: LCCOMB_X12_Y21_N10
\min[0]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \min[0]~data_lut_combout\ = \min[0]~latch_combout\ $ (((\min[5]~6_combout\ & (\Equal21~1_combout\ & \Add6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \min[5]~6_combout\,
	datab => \Equal21~1_combout\,
	datac => \Add6~0_combout\,
	datad => \min[0]~latch_combout\,
	combout => \min[0]~data_lut_combout\);

-- Location: LCCOMB_X8_Y21_N10
\min[5]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \min[5]~7_combout\ = ((\Equal14~5_combout\ & (!\Equal19~1_combout\ & !\Equal20~1_combout\))) # (!\rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~q\,
	datab => \Equal14~5_combout\,
	datac => \Equal19~1_combout\,
	datad => \Equal20~1_combout\,
	combout => \min[5]~7_combout\);

-- Location: FF_X12_Y21_N7
\min[0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \min[0]~data_lut_combout\,
	clrn => \ALT_INV_setflag~clkctrl_outclk\,
	sload => VCC,
	ena => \min[5]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \min[0]~_emulated_q\);

-- Location: LCCOMB_X12_Y21_N6
\min[0]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \min[0]~head_lut_combout\ = (\setflag~combout\ & (\setmin[0]~head_lut_combout\)) # (!\setflag~combout\ & ((\min[0]~_emulated_q\ $ (\min[0]~latch_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setflag~combout\,
	datab => \setmin[0]~head_lut_combout\,
	datac => \min[0]~_emulated_q\,
	datad => \min[0]~latch_combout\,
	combout => \min[0]~head_lut_combout\);

-- Location: LCCOMB_X9_Y21_N18
\Add17~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add17~2_combout\ = (\setmin[1]~head_lut_combout\ & (\Add17~1\ & VCC)) # (!\setmin[1]~head_lut_combout\ & (!\Add17~1\))
-- \Add17~3\ = CARRY((!\setmin[1]~head_lut_combout\ & !\Add17~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \setmin[1]~head_lut_combout\,
	datad => VCC,
	cin => \Add17~1\,
	combout => \Add17~2_combout\,
	cout => \Add17~3\);

-- Location: LCCOMB_X10_Y21_N16
\Add16~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add16~2_combout\ = (\setmin[1]~head_lut_combout\ & (!\Add16~1\)) # (!\setmin[1]~head_lut_combout\ & ((\Add16~1\) # (GND)))
-- \Add16~3\ = CARRY((!\Add16~1\) # (!\setmin[1]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \setmin[1]~head_lut_combout\,
	datad => VCC,
	cin => \Add16~1\,
	combout => \Add16~2_combout\,
	cout => \Add16~3\);

-- Location: LCCOMB_X12_Y21_N8
\setmin[1]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setmin[1]~data_lut_combout\ = \setmin[1]~latch_combout\ $ (((\UPDOWN~input_o\ & (\Add17~2_combout\)) # (!\UPDOWN~input_o\ & ((\Add16~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setmin[1]~latch_combout\,
	datab => \UPDOWN~input_o\,
	datac => \Add17~2_combout\,
	datad => \Add16~2_combout\,
	combout => \setmin[1]~data_lut_combout\);

-- Location: FF_X12_Y21_N9
\setmin[1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mSELECT~input_o\,
	d => \setmin[1]~data_lut_combout\,
	clrn => \sVALUE~input_o\,
	ena => \setmin[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setmin[1]~_emulated_q\);

-- Location: LCCOMB_X12_Y21_N30
\setmin[1]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setmin[1]~latch_combout\ = (\sVALUE~input_o\ & ((\setmin[1]~latch_combout\))) # (!\sVALUE~input_o\ & (\min[1]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \min[1]~head_lut_combout\,
	datac => \setmin[1]~latch_combout\,
	datad => \sVALUE~input_o\,
	combout => \setmin[1]~latch_combout\);

-- Location: LCCOMB_X12_Y21_N0
\setmin[1]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setmin[1]~head_lut_combout\ = (\sVALUE~input_o\ & ((\setmin[1]~_emulated_q\ $ (\setmin[1]~latch_combout\)))) # (!\sVALUE~input_o\ & (\min[1]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sVALUE~input_o\,
	datab => \min[1]~head_lut_combout\,
	datac => \setmin[1]~_emulated_q\,
	datad => \setmin[1]~latch_combout\,
	combout => \setmin[1]~head_lut_combout\);

-- Location: LCCOMB_X12_Y21_N16
\min[1]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \min[1]~latch_combout\ = (GLOBAL(\setflag~clkctrl_outclk\) & ((\setmin[1]~head_lut_combout\))) # (!GLOBAL(\setflag~clkctrl_outclk\) & (\min[1]~latch_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \min[1]~latch_combout\,
	datac => \setmin[1]~head_lut_combout\,
	datad => \setflag~clkctrl_outclk\,
	combout => \min[1]~latch_combout\);

-- Location: LCCOMB_X9_Y25_N6
\Add6~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add6~2_combout\ = (\min[1]~head_lut_combout\ & (!\Add6~1\)) # (!\min[1]~head_lut_combout\ & ((\Add6~1\) # (GND)))
-- \Add6~3\ = CARRY((!\Add6~1\) # (!\min[1]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \min[1]~head_lut_combout\,
	datad => VCC,
	cin => \Add6~1\,
	combout => \Add6~2_combout\,
	cout => \Add6~3\);

-- Location: LCCOMB_X12_Y21_N2
\min[1]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \min[1]~data_lut_combout\ = \min[1]~latch_combout\ $ (((\min[5]~6_combout\ & (\Add6~2_combout\ & \Equal21~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \min[5]~6_combout\,
	datab => \min[1]~latch_combout\,
	datac => \Add6~2_combout\,
	datad => \Equal21~1_combout\,
	combout => \min[1]~data_lut_combout\);

-- Location: FF_X12_Y21_N27
\min[1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \min[1]~data_lut_combout\,
	clrn => \ALT_INV_setflag~clkctrl_outclk\,
	sload => VCC,
	ena => \min[5]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \min[1]~_emulated_q\);

-- Location: LCCOMB_X12_Y21_N26
\min[1]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \min[1]~head_lut_combout\ = (\setflag~combout\ & (\setmin[1]~head_lut_combout\)) # (!\setflag~combout\ & ((\min[1]~_emulated_q\ $ (\min[1]~latch_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setmin[1]~head_lut_combout\,
	datab => \setflag~combout\,
	datac => \min[1]~_emulated_q\,
	datad => \min[1]~latch_combout\,
	combout => \min[1]~head_lut_combout\);

-- Location: LCCOMB_X9_Y25_N8
\Add6~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add6~4_combout\ = (\min[2]~head_lut_combout\ & (\Add6~3\ $ (GND))) # (!\min[2]~head_lut_combout\ & (!\Add6~3\ & VCC))
-- \Add6~5\ = CARRY((\min[2]~head_lut_combout\ & !\Add6~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \min[2]~head_lut_combout\,
	datad => VCC,
	cin => \Add6~3\,
	combout => \Add6~4_combout\,
	cout => \Add6~5\);

-- Location: LCCOMB_X8_Y24_N22
\setmin[2]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setmin[2]~latch_combout\ = (\sVALUE~input_o\ & ((\setmin[2]~latch_combout\))) # (!\sVALUE~input_o\ & (\min[2]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sVALUE~input_o\,
	datac => \min[2]~head_lut_combout\,
	datad => \setmin[2]~latch_combout\,
	combout => \setmin[2]~latch_combout\);

-- Location: LCCOMB_X10_Y21_N18
\Add16~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add16~4_combout\ = (\setmin[2]~head_lut_combout\ & (\Add16~3\ $ (GND))) # (!\setmin[2]~head_lut_combout\ & (!\Add16~3\ & VCC))
-- \Add16~5\ = CARRY((\setmin[2]~head_lut_combout\ & !\Add16~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setmin[2]~head_lut_combout\,
	datad => VCC,
	cin => \Add16~3\,
	combout => \Add16~4_combout\,
	cout => \Add16~5\);

-- Location: LCCOMB_X9_Y21_N6
\setmin[2]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setmin[2]~data_lut_combout\ = \setmin[2]~latch_combout\ $ (((\setmin~11_combout\) # ((\setmin~10_combout\ & \Add16~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setmin~11_combout\,
	datab => \setmin[2]~latch_combout\,
	datac => \setmin~10_combout\,
	datad => \Add16~4_combout\,
	combout => \setmin[2]~data_lut_combout\);

-- Location: FF_X9_Y21_N7
\setmin[2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mSELECT~input_o\,
	d => \setmin[2]~data_lut_combout\,
	clrn => \sVALUE~input_o\,
	ena => \setmin[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setmin[2]~_emulated_q\);

-- Location: LCCOMB_X8_Y24_N20
\setmin[2]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setmin[2]~head_lut_combout\ = (\sVALUE~input_o\ & ((\setmin[2]~latch_combout\ $ (\setmin[2]~_emulated_q\)))) # (!\sVALUE~input_o\ & (\min[2]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \min[2]~head_lut_combout\,
	datab => \sVALUE~input_o\,
	datac => \setmin[2]~latch_combout\,
	datad => \setmin[2]~_emulated_q\,
	combout => \setmin[2]~head_lut_combout\);

-- Location: LCCOMB_X8_Y24_N8
\min[2]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \min[2]~latch_combout\ = (GLOBAL(\setflag~clkctrl_outclk\) & ((\setmin[2]~head_lut_combout\))) # (!GLOBAL(\setflag~clkctrl_outclk\) & (\min[2]~latch_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \min[2]~latch_combout\,
	datac => \setflag~clkctrl_outclk\,
	datad => \setmin[2]~head_lut_combout\,
	combout => \min[2]~latch_combout\);

-- Location: LCCOMB_X8_Y24_N26
\min[2]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \min[2]~data_lut_combout\ = \min[2]~latch_combout\ $ (((\min[5]~6_combout\ & (\Add6~4_combout\ & \Equal21~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \min[5]~6_combout\,
	datab => \Add6~4_combout\,
	datac => \Equal21~1_combout\,
	datad => \min[2]~latch_combout\,
	combout => \min[2]~data_lut_combout\);

-- Location: FF_X8_Y24_N17
\min[2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \min[2]~data_lut_combout\,
	clrn => \ALT_INV_setflag~clkctrl_outclk\,
	sload => VCC,
	ena => \min[5]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \min[2]~_emulated_q\);

-- Location: LCCOMB_X8_Y24_N16
\min[2]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \min[2]~head_lut_combout\ = (\setflag~combout\ & (\setmin[2]~head_lut_combout\)) # (!\setflag~combout\ & ((\min[2]~_emulated_q\ $ (\min[2]~latch_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setmin[2]~head_lut_combout\,
	datab => \setflag~combout\,
	datac => \min[2]~_emulated_q\,
	datad => \min[2]~latch_combout\,
	combout => \min[2]~head_lut_combout\);

-- Location: LCCOMB_X9_Y25_N0
\Equal21~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Equal21~0_combout\ = (((\min[2]~head_lut_combout\) # (!\min[1]~head_lut_combout\)) # (!\min[0]~head_lut_combout\)) # (!\min[3]~head_lut_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \min[3]~head_lut_combout\,
	datab => \min[0]~head_lut_combout\,
	datac => \min[1]~head_lut_combout\,
	datad => \min[2]~head_lut_combout\,
	combout => \Equal21~0_combout\);

-- Location: LCCOMB_X9_Y25_N30
\Equal21~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Equal21~1_combout\ = ((\Equal21~0_combout\) # (!\min[4]~head_lut_combout\)) # (!\min[5]~head_lut_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \min[5]~head_lut_combout\,
	datac => \min[4]~head_lut_combout\,
	datad => \Equal21~0_combout\,
	combout => \Equal21~1_combout\);

-- Location: LCCOMB_X9_Y25_N12
\Add6~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add6~8_combout\ = (\min[4]~head_lut_combout\ & (\Add6~7\ $ (GND))) # (!\min[4]~head_lut_combout\ & (!\Add6~7\ & VCC))
-- \Add6~9\ = CARRY((\min[4]~head_lut_combout\ & !\Add6~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \min[4]~head_lut_combout\,
	datad => VCC,
	cin => \Add6~7\,
	combout => \Add6~8_combout\,
	cout => \Add6~9\);

-- Location: LCCOMB_X9_Y25_N14
\Add6~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add6~10_combout\ = \min[5]~head_lut_combout\ $ (\Add6~9\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \min[5]~head_lut_combout\,
	cin => \Add6~9\,
	combout => \Add6~10_combout\);

-- Location: LCCOMB_X8_Y21_N16
\min[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \min[5]~6_combout\ = (\Equal14~5_combout\ & (!\Equal19~1_combout\ & !\Equal20~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Equal14~5_combout\,
	datac => \Equal19~1_combout\,
	datad => \Equal20~1_combout\,
	combout => \min[5]~6_combout\);

-- Location: LCCOMB_X9_Y25_N20
\min[5]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \min[5]~data_lut_combout\ = \min[5]~latch_combout\ $ (((\Equal21~1_combout\ & (\Add6~10_combout\ & \min[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \min[5]~latch_combout\,
	datab => \Equal21~1_combout\,
	datac => \Add6~10_combout\,
	datad => \min[5]~6_combout\,
	combout => \min[5]~data_lut_combout\);

-- Location: FF_X10_Y18_N29
\min[5]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \min[5]~data_lut_combout\,
	clrn => \ALT_INV_setflag~clkctrl_outclk\,
	sload => VCC,
	ena => \min[5]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \min[5]~_emulated_q\);

-- Location: LCCOMB_X10_Y18_N6
\min[5]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \min[5]~latch_combout\ = (GLOBAL(\setflag~clkctrl_outclk\) & ((\setmin[5]~head_lut_combout\))) # (!GLOBAL(\setflag~clkctrl_outclk\) & (\min[5]~latch_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \min[5]~latch_combout\,
	datac => \setflag~clkctrl_outclk\,
	datad => \setmin[5]~head_lut_combout\,
	combout => \min[5]~latch_combout\);

-- Location: LCCOMB_X10_Y18_N28
\min[5]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \min[5]~head_lut_combout\ = (\setflag~combout\ & (\setmin[5]~head_lut_combout\)) # (!\setflag~combout\ & ((\min[5]~_emulated_q\ $ (\min[5]~latch_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setmin[5]~head_lut_combout\,
	datab => \setflag~combout\,
	datac => \min[5]~_emulated_q\,
	datad => \min[5]~latch_combout\,
	combout => \min[5]~head_lut_combout\);

-- Location: LCCOMB_X9_Y21_N28
\setmin[5]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setmin[5]~14_combout\ = (!\UPDOWN~input_o\) # (!\Add17~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add17~10_combout\,
	datac => \UPDOWN~input_o\,
	combout => \setmin[5]~14_combout\);

-- Location: LCCOMB_X9_Y21_N10
\setmin[5]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setmin[5]~latch_combout\ = (\sVALUE~input_o\ & (\setmin[5]~latch_combout\)) # (!\sVALUE~input_o\ & ((\min[5]~head_lut_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sVALUE~input_o\,
	datac => \setmin[5]~latch_combout\,
	datad => \min[5]~head_lut_combout\,
	combout => \setmin[5]~latch_combout\);

-- Location: LCCOMB_X9_Y21_N12
\setmin[5]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setmin[5]~data_lut_combout\ = \setmin[5]~latch_combout\ $ ((((\Add16~10_combout\ & \setmin~10_combout\)) # (!\setmin[5]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110010110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add16~10_combout\,
	datab => \setmin[5]~14_combout\,
	datac => \setmin~10_combout\,
	datad => \setmin[5]~latch_combout\,
	combout => \setmin[5]~data_lut_combout\);

-- Location: FF_X9_Y21_N13
\setmin[5]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mSELECT~input_o\,
	d => \setmin[5]~data_lut_combout\,
	clrn => \sVALUE~input_o\,
	ena => \setmin[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setmin[5]~_emulated_q\);

-- Location: LCCOMB_X9_Y21_N2
\setmin[5]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setmin[5]~head_lut_combout\ = (\sVALUE~input_o\ & ((\setmin[5]~_emulated_q\ $ (\setmin[5]~latch_combout\)))) # (!\sVALUE~input_o\ & (\min[5]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sVALUE~input_o\,
	datab => \min[5]~head_lut_combout\,
	datac => \setmin[5]~_emulated_q\,
	datad => \setmin[5]~latch_combout\,
	combout => \setmin[5]~head_lut_combout\);

-- Location: LCCOMB_X9_Y21_N4
\Equal28~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Equal28~0_combout\ = (\setmin[3]~head_lut_combout\ & (\setmin[1]~head_lut_combout\ & (\setmin[0]~head_lut_combout\ & !\setmin[2]~head_lut_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setmin[3]~head_lut_combout\,
	datab => \setmin[1]~head_lut_combout\,
	datac => \setmin[0]~head_lut_combout\,
	datad => \setmin[2]~head_lut_combout\,
	combout => \Equal28~0_combout\);

-- Location: LCCOMB_X9_Y21_N14
\setmin~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setmin~10_combout\ = (!\UPDOWN~input_o\ & (((!\Equal28~0_combout\) # (!\setmin[4]~head_lut_combout\)) # (!\setmin[5]~head_lut_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UPDOWN~input_o\,
	datab => \setmin[5]~head_lut_combout\,
	datac => \setmin[4]~head_lut_combout\,
	datad => \Equal28~0_combout\,
	combout => \setmin~10_combout\);

-- Location: LCCOMB_X8_Y21_N20
\min[3]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \min[3]~latch_combout\ = (GLOBAL(\setflag~clkctrl_outclk\) & ((\setmin[3]~head_lut_combout\))) # (!GLOBAL(\setflag~clkctrl_outclk\) & (\min[3]~latch_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \min[3]~latch_combout\,
	datac => \setmin[3]~head_lut_combout\,
	datad => \setflag~clkctrl_outclk\,
	combout => \min[3]~latch_combout\);

-- Location: LCCOMB_X8_Y21_N24
\min[3]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \min[3]~data_lut_combout\ = \min[3]~latch_combout\ $ (((\Add6~6_combout\ & (\min[5]~6_combout\ & \Equal21~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add6~6_combout\,
	datab => \min[5]~6_combout\,
	datac => \Equal21~1_combout\,
	datad => \min[3]~latch_combout\,
	combout => \min[3]~data_lut_combout\);

-- Location: FF_X8_Y21_N3
\min[3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \min[3]~data_lut_combout\,
	clrn => \ALT_INV_setflag~clkctrl_outclk\,
	sload => VCC,
	ena => \min[5]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \min[3]~_emulated_q\);

-- Location: LCCOMB_X8_Y21_N2
\min[3]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \min[3]~head_lut_combout\ = (\setflag~combout\ & (\setmin[3]~head_lut_combout\)) # (!\setflag~combout\ & ((\min[3]~_emulated_q\ $ (\min[3]~latch_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setflag~combout\,
	datab => \setmin[3]~head_lut_combout\,
	datac => \min[3]~_emulated_q\,
	datad => \min[3]~latch_combout\,
	combout => \min[3]~head_lut_combout\);

-- Location: LCCOMB_X8_Y21_N30
\setmin[3]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setmin[3]~latch_combout\ = (\sVALUE~input_o\ & ((\setmin[3]~latch_combout\))) # (!\sVALUE~input_o\ & (\min[3]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sVALUE~input_o\,
	datac => \min[3]~head_lut_combout\,
	datad => \setmin[3]~latch_combout\,
	combout => \setmin[3]~latch_combout\);

-- Location: LCCOMB_X8_Y21_N4
\setmin[3]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setmin[3]~head_lut_combout\ = (\sVALUE~input_o\ & (\setmin[3]~_emulated_q\ $ (((\setmin[3]~latch_combout\))))) # (!\sVALUE~input_o\ & (((\min[3]~head_lut_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setmin[3]~_emulated_q\,
	datab => \min[3]~head_lut_combout\,
	datac => \setmin[3]~latch_combout\,
	datad => \sVALUE~input_o\,
	combout => \setmin[3]~head_lut_combout\);

-- Location: LCCOMB_X10_Y21_N28
\setmin~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setmin~13_combout\ = (\setmin~10_combout\ & \Add16~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setmin~10_combout\,
	datac => \Add16~8_combout\,
	combout => \setmin~13_combout\);

-- Location: LCCOMB_X10_Y21_N2
\setmin[4]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setmin[4]~data_lut_combout\ = \setmin[4]~latch_combout\ $ (((\setmin~13_combout\) # ((\UPDOWN~input_o\ & \Add17~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setmin[4]~latch_combout\,
	datab => \setmin~13_combout\,
	datac => \UPDOWN~input_o\,
	datad => \Add17~8_combout\,
	combout => \setmin[4]~data_lut_combout\);

-- Location: FF_X10_Y21_N3
\setmin[4]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mSELECT~input_o\,
	d => \setmin[4]~data_lut_combout\,
	clrn => \sVALUE~input_o\,
	ena => \setmin[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setmin[4]~_emulated_q\);

-- Location: LCCOMB_X10_Y21_N4
\setmin[4]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setmin[4]~latch_combout\ = (\sVALUE~input_o\ & (\setmin[4]~latch_combout\)) # (!\sVALUE~input_o\ & ((\min[4]~head_lut_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setmin[4]~latch_combout\,
	datac => \min[4]~head_lut_combout\,
	datad => \sVALUE~input_o\,
	combout => \setmin[4]~latch_combout\);

-- Location: LCCOMB_X10_Y21_N8
\setmin[4]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setmin[4]~head_lut_combout\ = (\sVALUE~input_o\ & ((\setmin[4]~_emulated_q\ $ (\setmin[4]~latch_combout\)))) # (!\sVALUE~input_o\ & (\min[4]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sVALUE~input_o\,
	datab => \min[4]~head_lut_combout\,
	datac => \setmin[4]~_emulated_q\,
	datad => \setmin[4]~latch_combout\,
	combout => \setmin[4]~head_lut_combout\);

-- Location: LCCOMB_X10_Y21_N30
\min[4]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \min[4]~data_lut_combout\ = \min[4]~latch_combout\ $ (((\Equal21~1_combout\ & (\min[5]~6_combout\ & \Add6~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \min[4]~latch_combout\,
	datab => \Equal21~1_combout\,
	datac => \min[5]~6_combout\,
	datad => \Add6~8_combout\,
	combout => \min[4]~data_lut_combout\);

-- Location: FF_X10_Y21_N11
\min[4]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \min[4]~data_lut_combout\,
	clrn => \ALT_INV_setflag~clkctrl_outclk\,
	sload => VCC,
	ena => \min[5]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \min[4]~_emulated_q\);

-- Location: LCCOMB_X10_Y21_N6
\min[4]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \min[4]~latch_combout\ = (GLOBAL(\setflag~clkctrl_outclk\) & ((\setmin[4]~head_lut_combout\))) # (!GLOBAL(\setflag~clkctrl_outclk\) & (\min[4]~latch_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \min[4]~latch_combout\,
	datac => \setmin[4]~head_lut_combout\,
	datad => \setflag~clkctrl_outclk\,
	combout => \min[4]~latch_combout\);

-- Location: LCCOMB_X10_Y21_N10
\min[4]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \min[4]~head_lut_combout\ = (\setflag~combout\ & (\setmin[4]~head_lut_combout\)) # (!\setflag~combout\ & ((\min[4]~_emulated_q\ $ (\min[4]~latch_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setflag~combout\,
	datab => \setmin[4]~head_lut_combout\,
	datac => \min[4]~_emulated_q\,
	datad => \min[4]~latch_combout\,
	combout => \min[4]~head_lut_combout\);

-- Location: LCCOMB_X10_Y18_N30
\year[11]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \year[11]~14_combout\ = (((!\min[4]~head_lut_combout\) # (!\day[4]~head_lut_combout\)) # (!\hor[4]~head_lut_combout\)) # (!\min[5]~head_lut_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \min[5]~head_lut_combout\,
	datab => \hor[4]~head_lut_combout\,
	datac => \day[4]~head_lut_combout\,
	datad => \min[4]~head_lut_combout\,
	combout => \year[11]~14_combout\);

-- Location: LCCOMB_X11_Y14_N24
\year[11]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \year[11]~16_combout\ = (\year[11]~15_combout\) # ((\year[11]~14_combout\) # ((\Equal23~0_combout\) # (!\Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \year[11]~15_combout\,
	datab => \year[11]~14_combout\,
	datac => \Equal0~0_combout\,
	datad => \Equal23~0_combout\,
	combout => \year[11]~16_combout\);

-- Location: LCCOMB_X11_Y14_N10
\year[11]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \year[11]~17_combout\ = ((\Equal14~5_combout\ & (!\year[11]~18_combout\ & !\year[11]~16_combout\))) # (!\rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal14~5_combout\,
	datab => \year[11]~18_combout\,
	datac => \rst~q\,
	datad => \year[11]~16_combout\,
	combout => \year[11]~17_combout\);

-- Location: FF_X17_Y14_N19
\year[2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \year[2]~data_lut_combout\,
	clrn => \ALT_INV_setflag~clkctrl_outclk\,
	ena => \year[11]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \year[2]~_emulated_q\);

-- Location: LCCOMB_X17_Y14_N16
\year[2]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \year[2]~head_lut_combout\ = (\setflag~combout\ & (\setyear[2]~head_lut_combout\)) # (!\setflag~combout\ & ((\year[2]~_emulated_q\ $ (\year[2]~latch_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setyear[2]~head_lut_combout\,
	datab => \year[2]~_emulated_q\,
	datac => \year[2]~latch_combout\,
	datad => \setflag~combout\,
	combout => \year[2]~head_lut_combout\);

-- Location: LCCOMB_X15_Y17_N0
\Add28~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add28~1_combout\ = \setyear[0]~head_lut_combout\ $ (VCC)
-- \Add28~2\ = CARRY(\setyear[0]~head_lut_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setyear[0]~head_lut_combout\,
	datad => VCC,
	combout => \Add28~1_combout\,
	cout => \Add28~2\);

-- Location: LCCOMB_X12_Y17_N28
\setyear[0]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setyear[0]~data_lut_combout\ = \setyear[0]~latch_combout\ $ (\Add28~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setyear[0]~latch_combout\,
	datad => \Add28~1_combout\,
	combout => \setyear[0]~data_lut_combout\);

-- Location: FF_X12_Y17_N17
\setyear[0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mSELECT~input_o\,
	asdata => \setyear[0]~data_lut_combout\,
	clrn => \sVALUE~input_o\,
	sload => VCC,
	ena => \setyear[11]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setyear[0]~_emulated_q\);

-- Location: LCCOMB_X12_Y17_N4
\setyear[0]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setyear[0]~latch_combout\ = (\sVALUE~input_o\ & ((\setyear[0]~latch_combout\))) # (!\sVALUE~input_o\ & (\year[0]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \year[0]~head_lut_combout\,
	datab => \setyear[0]~latch_combout\,
	datac => \sVALUE~input_o\,
	combout => \setyear[0]~latch_combout\);

-- Location: LCCOMB_X12_Y17_N16
\setyear[0]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setyear[0]~head_lut_combout\ = (\sVALUE~input_o\ & ((\setyear[0]~_emulated_q\ $ (\setyear[0]~latch_combout\)))) # (!\sVALUE~input_o\ & (\year[0]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \year[0]~head_lut_combout\,
	datab => \sVALUE~input_o\,
	datac => \setyear[0]~_emulated_q\,
	datad => \setyear[0]~latch_combout\,
	combout => \setyear[0]~head_lut_combout\);

-- Location: LCCOMB_X15_Y17_N2
\Add28~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add28~3_combout\ = (\setyear[1]~head_lut_combout\ & ((\UPDOWN~input_o\ & (\Add28~2\ & VCC)) # (!\UPDOWN~input_o\ & (!\Add28~2\)))) # (!\setyear[1]~head_lut_combout\ & ((\UPDOWN~input_o\ & (!\Add28~2\)) # (!\UPDOWN~input_o\ & ((\Add28~2\) # (GND)))))
-- \Add28~4\ = CARRY((\setyear[1]~head_lut_combout\ & (!\UPDOWN~input_o\ & !\Add28~2\)) # (!\setyear[1]~head_lut_combout\ & ((!\Add28~2\) # (!\UPDOWN~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setyear[1]~head_lut_combout\,
	datab => \UPDOWN~input_o\,
	datad => VCC,
	cin => \Add28~2\,
	combout => \Add28~3_combout\,
	cout => \Add28~4\);

-- Location: LCCOMB_X15_Y17_N4
\Add28~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add28~5_combout\ = ((\UPDOWN~input_o\ $ (\setyear[2]~head_lut_combout\ $ (!\Add28~4\)))) # (GND)
-- \Add28~6\ = CARRY((\UPDOWN~input_o\ & ((\setyear[2]~head_lut_combout\) # (!\Add28~4\))) # (!\UPDOWN~input_o\ & (\setyear[2]~head_lut_combout\ & !\Add28~4\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UPDOWN~input_o\,
	datab => \setyear[2]~head_lut_combout\,
	datad => VCC,
	cin => \Add28~4\,
	combout => \Add28~5_combout\,
	cout => \Add28~6\);

-- Location: LCCOMB_X17_Y14_N26
\setyear[2]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setyear[2]~data_lut_combout\ = \setyear[2]~latch_combout\ $ (\Add28~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setyear[2]~latch_combout\,
	datac => \Add28~5_combout\,
	combout => \setyear[2]~data_lut_combout\);

-- Location: FF_X17_Y14_N25
\setyear[2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mSELECT~input_o\,
	asdata => \setyear[2]~data_lut_combout\,
	clrn => \sVALUE~input_o\,
	sload => VCC,
	ena => \setyear[11]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setyear[2]~_emulated_q\);

-- Location: LCCOMB_X17_Y14_N30
\setyear[2]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setyear[2]~latch_combout\ = (\sVALUE~input_o\ & (\setyear[2]~latch_combout\)) # (!\sVALUE~input_o\ & ((\year[2]~head_lut_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sVALUE~input_o\,
	datac => \setyear[2]~latch_combout\,
	datad => \year[2]~head_lut_combout\,
	combout => \setyear[2]~latch_combout\);

-- Location: LCCOMB_X17_Y14_N24
\setyear[2]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setyear[2]~head_lut_combout\ = (\sVALUE~input_o\ & ((\setyear[2]~_emulated_q\ $ (\setyear[2]~latch_combout\)))) # (!\sVALUE~input_o\ & (\year[2]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sVALUE~input_o\,
	datab => \year[2]~head_lut_combout\,
	datac => \setyear[2]~_emulated_q\,
	datad => \setyear[2]~latch_combout\,
	combout => \setyear[2]~head_lut_combout\);

-- Location: LCCOMB_X15_Y17_N10
\Add28~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add28~11_combout\ = (\setyear[5]~head_lut_combout\ & ((\UPDOWN~input_o\ & (\Add28~10\ & VCC)) # (!\UPDOWN~input_o\ & (!\Add28~10\)))) # (!\setyear[5]~head_lut_combout\ & ((\UPDOWN~input_o\ & (!\Add28~10\)) # (!\UPDOWN~input_o\ & ((\Add28~10\) # (GND)))))
-- \Add28~12\ = CARRY((\setyear[5]~head_lut_combout\ & (!\UPDOWN~input_o\ & !\Add28~10\)) # (!\setyear[5]~head_lut_combout\ & ((!\Add28~10\) # (!\UPDOWN~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setyear[5]~head_lut_combout\,
	datab => \UPDOWN~input_o\,
	datad => VCC,
	cin => \Add28~10\,
	combout => \Add28~11_combout\,
	cout => \Add28~12\);

-- Location: LCCOMB_X15_Y17_N18
\Add28~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add28~19_combout\ = (\setyear[9]~head_lut_combout\ & ((\UPDOWN~input_o\ & (\Add28~18\ & VCC)) # (!\UPDOWN~input_o\ & (!\Add28~18\)))) # (!\setyear[9]~head_lut_combout\ & ((\UPDOWN~input_o\ & (!\Add28~18\)) # (!\UPDOWN~input_o\ & ((\Add28~18\) # (GND)))))
-- \Add28~20\ = CARRY((\setyear[9]~head_lut_combout\ & (!\UPDOWN~input_o\ & !\Add28~18\)) # (!\setyear[9]~head_lut_combout\ & ((!\Add28~18\) # (!\UPDOWN~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setyear[9]~head_lut_combout\,
	datab => \UPDOWN~input_o\,
	datad => VCC,
	cin => \Add28~18\,
	combout => \Add28~19_combout\,
	cout => \Add28~20\);

-- Location: LCCOMB_X15_Y17_N20
\Add28~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add28~21_combout\ = ((\setyear[10]~head_lut_combout\ $ (\UPDOWN~input_o\ $ (!\Add28~20\)))) # (GND)
-- \Add28~22\ = CARRY((\setyear[10]~head_lut_combout\ & ((\UPDOWN~input_o\) # (!\Add28~20\))) # (!\setyear[10]~head_lut_combout\ & (\UPDOWN~input_o\ & !\Add28~20\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setyear[10]~head_lut_combout\,
	datab => \UPDOWN~input_o\,
	datad => VCC,
	cin => \Add28~20\,
	combout => \Add28~21_combout\,
	cout => \Add28~22\);

-- Location: LCCOMB_X15_Y16_N8
\setyear[10]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setyear[10]~latch_combout\ = (\sVALUE~input_o\ & (\setyear[10]~latch_combout\)) # (!\sVALUE~input_o\ & ((\year[10]~head_lut_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setyear[10]~latch_combout\,
	datac => \sVALUE~input_o\,
	datad => \year[10]~head_lut_combout\,
	combout => \setyear[10]~latch_combout\);

-- Location: LCCOMB_X15_Y16_N18
\setyear[10]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setyear[10]~data_lut_combout\ = \Add28~21_combout\ $ (\setyear[10]~latch_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add28~21_combout\,
	datad => \setyear[10]~latch_combout\,
	combout => \setyear[10]~data_lut_combout\);

-- Location: FF_X15_Y16_N29
\setyear[10]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mSELECT~input_o\,
	asdata => \setyear[10]~data_lut_combout\,
	clrn => \sVALUE~input_o\,
	sload => VCC,
	ena => \setyear[11]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setyear[10]~_emulated_q\);

-- Location: LCCOMB_X15_Y16_N28
\setyear[10]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setyear[10]~head_lut_combout\ = (\sVALUE~input_o\ & ((\setyear[10]~_emulated_q\ $ (\setyear[10]~latch_combout\)))) # (!\sVALUE~input_o\ & (\year[10]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sVALUE~input_o\,
	datab => \year[10]~head_lut_combout\,
	datac => \setyear[10]~_emulated_q\,
	datad => \setyear[10]~latch_combout\,
	combout => \setyear[10]~head_lut_combout\);

-- Location: LCCOMB_X15_Y16_N22
\year[10]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \year[10]~latch_combout\ = (GLOBAL(\setflag~clkctrl_outclk\) & ((\setyear[10]~head_lut_combout\))) # (!GLOBAL(\setflag~clkctrl_outclk\) & (\year[10]~latch_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \year[10]~latch_combout\,
	datac => \setflag~clkctrl_outclk\,
	datad => \setyear[10]~head_lut_combout\,
	combout => \year[10]~latch_combout\);

-- Location: LCCOMB_X15_Y14_N22
\year[10]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \year[10]~data_lut_combout\ = \year[10]~latch_combout\ $ (((\Add10~20_combout\) # ((!\mon[3]~4_combout\) # (!\Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add10~20_combout\,
	datab => \Equal0~0_combout\,
	datac => \year[10]~latch_combout\,
	datad => \mon[3]~4_combout\,
	combout => \year[10]~data_lut_combout\);

-- Location: FF_X15_Y14_N23
\year[10]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \year[10]~data_lut_combout\,
	clrn => \ALT_INV_setflag~clkctrl_outclk\,
	ena => \year[11]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \year[10]~_emulated_q\);

-- Location: LCCOMB_X15_Y18_N28
\year[10]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \year[10]~head_lut_combout\ = (\setflag~combout\ & (\setyear[10]~head_lut_combout\)) # (!\setflag~combout\ & ((\year[10]~latch_combout\ $ (\year[10]~_emulated_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setflag~combout\,
	datab => \setyear[10]~head_lut_combout\,
	datac => \year[10]~latch_combout\,
	datad => \year[10]~_emulated_q\,
	combout => \year[10]~head_lut_combout\);

-- Location: LCCOMB_X15_Y18_N0
\year[8]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \year[8]~latch_combout\ = (GLOBAL(\setflag~clkctrl_outclk\) & (\setyear[8]~head_lut_combout\)) # (!GLOBAL(\setflag~clkctrl_outclk\) & ((\year[8]~latch_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setyear[8]~head_lut_combout\,
	datab => \year[8]~latch_combout\,
	datad => \setflag~clkctrl_outclk\,
	combout => \year[8]~latch_combout\);

-- Location: LCCOMB_X12_Y17_N14
\year[0]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \year[0]~latch_combout\ = (GLOBAL(\setflag~clkctrl_outclk\) & ((\setyear[0]~head_lut_combout\))) # (!GLOBAL(\setflag~clkctrl_outclk\) & (\year[0]~latch_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \year[0]~latch_combout\,
	datac => \setflag~clkctrl_outclk\,
	datad => \setyear[0]~head_lut_combout\,
	combout => \year[0]~latch_combout\);

-- Location: LCCOMB_X12_Y17_N18
\year[0]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \year[0]~data_lut_combout\ = \year[0]~latch_combout\ $ (((\Add10~0_combout\ & (\Equal0~0_combout\ & \mon[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add10~0_combout\,
	datab => \Equal0~0_combout\,
	datac => \year[0]~latch_combout\,
	datad => \mon[3]~4_combout\,
	combout => \year[0]~data_lut_combout\);

-- Location: FF_X12_Y17_N19
\year[0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \year[0]~data_lut_combout\,
	clrn => \ALT_INV_setflag~clkctrl_outclk\,
	ena => \year[11]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \year[0]~_emulated_q\);

-- Location: LCCOMB_X12_Y17_N20
\year[0]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \year[0]~head_lut_combout\ = (\setflag~combout\ & (\setyear[0]~head_lut_combout\)) # (!\setflag~combout\ & ((\year[0]~_emulated_q\ $ (\year[0]~latch_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setyear[0]~head_lut_combout\,
	datab => \setflag~combout\,
	datac => \year[0]~_emulated_q\,
	datad => \year[0]~latch_combout\,
	combout => \year[0]~head_lut_combout\);

-- Location: LCCOMB_X16_Y17_N4
\Add10~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add10~2_combout\ = (\year[1]~head_lut_combout\ & (!\Add10~1\)) # (!\year[1]~head_lut_combout\ & ((\Add10~1\) # (GND)))
-- \Add10~3\ = CARRY((!\Add10~1\) # (!\year[1]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \year[1]~head_lut_combout\,
	datad => VCC,
	cin => \Add10~1\,
	combout => \Add10~2_combout\,
	cout => \Add10~3\);

-- Location: LCCOMB_X16_Y17_N12
\Add10~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add10~10_combout\ = (\year[5]~head_lut_combout\ & (!\Add10~9\)) # (!\year[5]~head_lut_combout\ & ((\Add10~9\) # (GND)))
-- \Add10~11\ = CARRY((!\Add10~9\) # (!\year[5]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \year[5]~head_lut_combout\,
	datad => VCC,
	cin => \Add10~9\,
	combout => \Add10~10_combout\,
	cout => \Add10~11\);

-- Location: LCCOMB_X16_Y17_N18
\Add10~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add10~16_combout\ = (\year[8]~head_lut_combout\ & (\Add10~15\ $ (GND))) # (!\year[8]~head_lut_combout\ & (!\Add10~15\ & VCC))
-- \Add10~17\ = CARRY((\year[8]~head_lut_combout\ & !\Add10~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \year[8]~head_lut_combout\,
	datad => VCC,
	cin => \Add10~15\,
	combout => \Add10~16_combout\,
	cout => \Add10~17\);

-- Location: LCCOMB_X15_Y18_N26
\year[8]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \year[8]~data_lut_combout\ = \year[8]~latch_combout\ $ ((((\Add10~16_combout\) # (!\mon[3]~4_combout\)) # (!\Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal0~0_combout\,
	datab => \year[8]~latch_combout\,
	datac => \Add10~16_combout\,
	datad => \mon[3]~4_combout\,
	combout => \year[8]~data_lut_combout\);

-- Location: FF_X15_Y18_N27
\year[8]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \year[8]~data_lut_combout\,
	clrn => \ALT_INV_setflag~clkctrl_outclk\,
	ena => \year[11]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \year[8]~_emulated_q\);

-- Location: LCCOMB_X15_Y18_N2
\year[8]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \year[8]~head_lut_combout\ = (\setflag~combout\ & (\setyear[8]~head_lut_combout\)) # (!\setflag~combout\ & ((\year[8]~_emulated_q\ $ (\year[8]~latch_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setyear[8]~head_lut_combout\,
	datab => \setflag~combout\,
	datac => \year[8]~_emulated_q\,
	datad => \year[8]~latch_combout\,
	combout => \year[8]~head_lut_combout\);

-- Location: LCCOMB_X16_Y17_N20
\Add10~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add10~18_combout\ = (\year[9]~head_lut_combout\ & (!\Add10~17\)) # (!\year[9]~head_lut_combout\ & ((\Add10~17\) # (GND)))
-- \Add10~19\ = CARRY((!\Add10~17\) # (!\year[9]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \year[9]~head_lut_combout\,
	datad => VCC,
	cin => \Add10~17\,
	combout => \Add10~18_combout\,
	cout => \Add10~19\);

-- Location: LCCOMB_X15_Y14_N14
\year[9]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \year[9]~data_lut_combout\ = \year[9]~latch_combout\ $ ((((\Add10~18_combout\) # (!\mon[3]~4_combout\)) # (!\Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \year[9]~latch_combout\,
	datab => \Equal0~0_combout\,
	datac => \Add10~18_combout\,
	datad => \mon[3]~4_combout\,
	combout => \year[9]~data_lut_combout\);

-- Location: FF_X15_Y14_N15
\year[9]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \year[9]~data_lut_combout\,
	clrn => \ALT_INV_setflag~clkctrl_outclk\,
	ena => \year[11]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \year[9]~_emulated_q\);

-- Location: LCCOMB_X15_Y14_N16
\setyear[9]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setyear[9]~latch_combout\ = (\sVALUE~input_o\ & (\setyear[9]~latch_combout\)) # (!\sVALUE~input_o\ & ((\year[9]~head_lut_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setyear[9]~latch_combout\,
	datac => \year[9]~head_lut_combout\,
	datad => \sVALUE~input_o\,
	combout => \setyear[9]~latch_combout\);

-- Location: LCCOMB_X16_Y14_N30
\setyear[9]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setyear[9]~data_lut_combout\ = \Add28~19_combout\ $ (\setyear[9]~latch_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add28~19_combout\,
	datac => \setyear[9]~latch_combout\,
	combout => \setyear[9]~data_lut_combout\);

-- Location: FF_X15_Y14_N5
\setyear[9]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mSELECT~input_o\,
	asdata => \setyear[9]~data_lut_combout\,
	clrn => \sVALUE~input_o\,
	sload => VCC,
	ena => \setyear[11]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setyear[9]~_emulated_q\);

-- Location: LCCOMB_X15_Y14_N4
\setyear[9]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setyear[9]~head_lut_combout\ = (\sVALUE~input_o\ & ((\setyear[9]~latch_combout\ $ (\setyear[9]~_emulated_q\)))) # (!\sVALUE~input_o\ & (\year[9]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \year[9]~head_lut_combout\,
	datab => \setyear[9]~latch_combout\,
	datac => \setyear[9]~_emulated_q\,
	datad => \sVALUE~input_o\,
	combout => \setyear[9]~head_lut_combout\);

-- Location: LCCOMB_X15_Y14_N10
\year[9]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \year[9]~latch_combout\ = (GLOBAL(\setflag~clkctrl_outclk\) & (\setyear[9]~head_lut_combout\)) # (!GLOBAL(\setflag~clkctrl_outclk\) & ((\year[9]~latch_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setyear[9]~head_lut_combout\,
	datac => \setflag~clkctrl_outclk\,
	datad => \year[9]~latch_combout\,
	combout => \year[9]~latch_combout\);

-- Location: LCCOMB_X15_Y14_N20
\year[9]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \year[9]~head_lut_combout\ = (\setflag~combout\ & (\setyear[9]~head_lut_combout\)) # (!\setflag~combout\ & ((\year[9]~_emulated_q\ $ (\year[9]~latch_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setyear[9]~head_lut_combout\,
	datab => \year[9]~_emulated_q\,
	datac => \setflag~combout\,
	datad => \year[9]~latch_combout\,
	combout => \year[9]~head_lut_combout\);

-- Location: LCCOMB_X16_Y17_N24
\Add10~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add10~22_combout\ = \year[11]~head_lut_combout\ $ (\Add10~21\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \year[11]~head_lut_combout\,
	cin => \Add10~21\,
	combout => \Add10~22_combout\);

-- Location: LCCOMB_X14_Y14_N26
\year[11]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \year[11]~data_lut_combout\ = \year[11]~latch_combout\ $ (((\Equal0~0_combout\ & (\Add10~22_combout\ & \mon[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal0~0_combout\,
	datab => \year[11]~latch_combout\,
	datac => \Add10~22_combout\,
	datad => \mon[3]~4_combout\,
	combout => \year[11]~data_lut_combout\);

-- Location: FF_X14_Y14_N27
\year[11]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \year[11]~data_lut_combout\,
	clrn => \ALT_INV_setflag~clkctrl_outclk\,
	ena => \year[11]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \year[11]~_emulated_q\);

-- Location: LCCOMB_X14_Y14_N24
\year[11]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \year[11]~head_lut_combout\ = (\setflag~combout\ & (\setyear[11]~head_lut_combout\)) # (!\setflag~combout\ & ((\year[11]~_emulated_q\ $ (\year[11]~latch_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setflag~combout\,
	datab => \setyear[11]~head_lut_combout\,
	datac => \year[11]~_emulated_q\,
	datad => \year[11]~latch_combout\,
	combout => \year[11]~head_lut_combout\);

-- Location: LCCOMB_X15_Y17_N22
\Add28~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add28~23_combout\ = \setyear[11]~head_lut_combout\ $ (\UPDOWN~input_o\ $ (\Add28~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setyear[11]~head_lut_combout\,
	datab => \UPDOWN~input_o\,
	cin => \Add28~22\,
	combout => \Add28~23_combout\);

-- Location: LCCOMB_X14_Y14_N18
\setyear[11]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setyear[11]~latch_combout\ = (\sVALUE~input_o\ & (\setyear[11]~latch_combout\)) # (!\sVALUE~input_o\ & ((\year[11]~head_lut_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setyear[11]~latch_combout\,
	datac => \year[11]~head_lut_combout\,
	datad => \sVALUE~input_o\,
	combout => \setyear[11]~latch_combout\);

-- Location: LCCOMB_X14_Y14_N12
\setyear[11]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setyear[11]~data_lut_combout\ = \Add28~23_combout\ $ (\setyear[11]~latch_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add28~23_combout\,
	datac => \setyear[11]~latch_combout\,
	combout => \setyear[11]~data_lut_combout\);

-- Location: FF_X14_Y14_N5
\setyear[11]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mSELECT~input_o\,
	asdata => \setyear[11]~data_lut_combout\,
	clrn => \sVALUE~input_o\,
	sload => VCC,
	ena => \setyear[11]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setyear[11]~_emulated_q\);

-- Location: LCCOMB_X14_Y14_N4
\setyear[11]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setyear[11]~head_lut_combout\ = (\sVALUE~input_o\ & ((\setyear[11]~_emulated_q\ $ (\setyear[11]~latch_combout\)))) # (!\sVALUE~input_o\ & (\year[11]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sVALUE~input_o\,
	datab => \year[11]~head_lut_combout\,
	datac => \setyear[11]~_emulated_q\,
	datad => \setyear[11]~latch_combout\,
	combout => \setyear[11]~head_lut_combout\);

-- Location: LCCOMB_X14_Y14_N0
\nyear~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nyear~1_combout\ = (\sVALUE~input_o\ & (\setyear[11]~head_lut_combout\)) # (!\sVALUE~input_o\ & ((\year[11]~head_lut_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sVALUE~input_o\,
	datac => \setyear[11]~head_lut_combout\,
	datad => \year[11]~head_lut_combout\,
	combout => \nyear~1_combout\);

-- Location: LCCOMB_X14_Y14_N20
\nyear[11]\ : cycloneiii_lcell_comb
-- Equation(s):
-- nyear(11) = (GLOBAL(\process_2~3clkctrl_outclk\) & (\nyear~1_combout\)) # (!GLOBAL(\process_2~3clkctrl_outclk\) & ((nyear(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nyear~1_combout\,
	datac => \process_2~3clkctrl_outclk\,
	datad => nyear(11),
	combout => nyear(11));

-- Location: LCCOMB_X15_Y16_N26
\nyear~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nyear~2_combout\ = (\sVALUE~input_o\ & (\setyear[10]~head_lut_combout\)) # (!\sVALUE~input_o\ & ((\year[10]~head_lut_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setyear[10]~head_lut_combout\,
	datac => \year[10]~head_lut_combout\,
	datad => \sVALUE~input_o\,
	combout => \nyear~2_combout\);

-- Location: LCCOMB_X15_Y16_N10
\nyear[10]\ : cycloneiii_lcell_comb
-- Equation(s):
-- nyear(10) = (GLOBAL(\process_2~3clkctrl_outclk\) & ((\nyear~2_combout\))) # (!GLOBAL(\process_2~3clkctrl_outclk\) & (nyear(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nyear(10),
	datac => \nyear~2_combout\,
	datad => \process_2~3clkctrl_outclk\,
	combout => nyear(10));

-- Location: LCCOMB_X14_Y12_N18
\nyear[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- nyear(6) = (GLOBAL(\process_2~3clkctrl_outclk\) & (\nyear~6_combout\)) # (!GLOBAL(\process_2~3clkctrl_outclk\) & ((nyear(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nyear~6_combout\,
	datab => nyear(6),
	datad => \process_2~3clkctrl_outclk\,
	combout => nyear(6));

-- Location: LCCOMB_X15_Y12_N8
\Mod10|auto_generated|divider|divider|add_sub_9_result_int[4]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\ = (nyear(6) & (\Mod10|auto_generated|divider|divider|add_sub_9_result_int[3]~1\ & VCC)) # (!nyear(6) & (!\Mod10|auto_generated|divider|divider|add_sub_9_result_int[3]~1\))
-- \Mod10|auto_generated|divider|divider|add_sub_9_result_int[4]~3\ = CARRY((!nyear(6) & !\Mod10|auto_generated|divider|divider|add_sub_9_result_int[3]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => nyear(6),
	datad => VCC,
	cin => \Mod10|auto_generated|divider|divider|add_sub_9_result_int[3]~1\,
	combout => \Mod10|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\,
	cout => \Mod10|auto_generated|divider|divider|add_sub_9_result_int[4]~3\);

-- Location: LCCOMB_X15_Y12_N10
\Mod10|auto_generated|divider|divider|add_sub_9_result_int[5]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\ = (nyear(7) & (\Mod10|auto_generated|divider|divider|add_sub_9_result_int[4]~3\ $ (GND))) # (!nyear(7) & (!\Mod10|auto_generated|divider|divider|add_sub_9_result_int[4]~3\ & VCC))
-- \Mod10|auto_generated|divider|divider|add_sub_9_result_int[5]~5\ = CARRY((nyear(7) & !\Mod10|auto_generated|divider|divider|add_sub_9_result_int[4]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => nyear(7),
	datad => VCC,
	cin => \Mod10|auto_generated|divider|divider|add_sub_9_result_int[4]~3\,
	combout => \Mod10|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\,
	cout => \Mod10|auto_generated|divider|divider|add_sub_9_result_int[5]~5\);

-- Location: LCCOMB_X15_Y12_N14
\Mod10|auto_generated|divider|divider|add_sub_9_result_int[7]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\ = (nyear(9) & (\Mod10|auto_generated|divider|divider|add_sub_9_result_int[6]~7\ $ (GND))) # (!nyear(9) & (!\Mod10|auto_generated|divider|divider|add_sub_9_result_int[6]~7\ & VCC))
-- \Mod10|auto_generated|divider|divider|add_sub_9_result_int[7]~9\ = CARRY((nyear(9) & !\Mod10|auto_generated|divider|divider|add_sub_9_result_int[6]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => nyear(9),
	datad => VCC,
	cin => \Mod10|auto_generated|divider|divider|add_sub_9_result_int[6]~7\,
	combout => \Mod10|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\,
	cout => \Mod10|auto_generated|divider|divider|add_sub_9_result_int[7]~9\);

-- Location: LCCOMB_X15_Y12_N16
\Mod10|auto_generated|divider|divider|add_sub_9_result_int[8]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\ = (nyear(10) & (!\Mod10|auto_generated|divider|divider|add_sub_9_result_int[7]~9\)) # (!nyear(10) & ((\Mod10|auto_generated|divider|divider|add_sub_9_result_int[7]~9\) # (GND)))
-- \Mod10|auto_generated|divider|divider|add_sub_9_result_int[8]~11\ = CARRY((!\Mod10|auto_generated|divider|divider|add_sub_9_result_int[7]~9\) # (!nyear(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => nyear(10),
	datad => VCC,
	cin => \Mod10|auto_generated|divider|divider|add_sub_9_result_int[7]~9\,
	combout => \Mod10|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\,
	cout => \Mod10|auto_generated|divider|divider|add_sub_9_result_int[8]~11\);

-- Location: LCCOMB_X15_Y12_N18
\Mod10|auto_generated|divider|divider|add_sub_9_result_int[9]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\ = (nyear(11) & (\Mod10|auto_generated|divider|divider|add_sub_9_result_int[8]~11\ $ (GND))) # (!nyear(11) & (!\Mod10|auto_generated|divider|divider|add_sub_9_result_int[8]~11\ & 
-- VCC))
-- \Mod10|auto_generated|divider|divider|add_sub_9_result_int[9]~13\ = CARRY((nyear(11) & !\Mod10|auto_generated|divider|divider|add_sub_9_result_int[8]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => nyear(11),
	datad => VCC,
	cin => \Mod10|auto_generated|divider|divider|add_sub_9_result_int[8]~11\,
	combout => \Mod10|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\,
	cout => \Mod10|auto_generated|divider|divider|add_sub_9_result_int[9]~13\);

-- Location: LCCOMB_X15_Y12_N20
\Mod10|auto_generated|divider|divider|add_sub_9_result_int[10]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ = !\Mod10|auto_generated|divider|divider|add_sub_9_result_int[9]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod10|auto_generated|divider|divider|add_sub_9_result_int[9]~13\,
	combout => \Mod10|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\);

-- Location: LCCOMB_X15_Y12_N4
\Mod10|auto_generated|divider|divider|StageOut[117]~95\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|StageOut[117]~95_combout\ = (\Mod10|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\ & !\Mod10|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod10|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\,
	datad => \Mod10|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \Mod10|auto_generated|divider|divider|StageOut[117]~95_combout\);

-- Location: LCCOMB_X15_Y12_N30
\Mod10|auto_generated|divider|divider|StageOut[116]~97\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|StageOut[116]~97_combout\ = (\Mod10|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\ & !\Mod10|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod10|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\,
	datad => \Mod10|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \Mod10|auto_generated|divider|divider|StageOut[116]~97_combout\);

-- Location: LCCOMB_X15_Y12_N24
\Mod10|auto_generated|divider|divider|StageOut[115]~99\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|StageOut[115]~99_combout\ = (\Mod10|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\ & !\Mod10|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod10|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\,
	datad => \Mod10|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \Mod10|auto_generated|divider|divider|StageOut[115]~99_combout\);

-- Location: LCCOMB_X15_Y12_N2
\Mod10|auto_generated|divider|divider|StageOut[114]~101\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|StageOut[114]~101_combout\ = (\Mod10|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\ & !\Mod10|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod10|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\,
	datad => \Mod10|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \Mod10|auto_generated|divider|divider|StageOut[114]~101_combout\);

-- Location: LCCOMB_X15_Y12_N28
\Mod10|auto_generated|divider|divider|StageOut[113]~103\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|StageOut[113]~103_combout\ = (\Mod10|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\ & !\Mod10|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod10|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\,
	datad => \Mod10|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \Mod10|auto_generated|divider|divider|StageOut[113]~103_combout\);

-- Location: LCCOMB_X15_Y12_N22
\Mod10|auto_generated|divider|divider|StageOut[112]~105\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|StageOut[112]~105_combout\ = (\Mod10|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\ & !\Mod10|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod10|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\,
	datad => \Mod10|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \Mod10|auto_generated|divider|divider|StageOut[112]~105_combout\);

-- Location: LCCOMB_X15_Y12_N0
\Mod10|auto_generated|divider|divider|StageOut[111]~107\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|StageOut[111]~107_combout\ = (\Mod10|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\ & !\Mod10|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod10|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\,
	datad => \Mod10|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \Mod10|auto_generated|divider|divider|StageOut[111]~107_combout\);

-- Location: LCCOMB_X16_Y14_N2
\nyear[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- nyear(4) = (GLOBAL(\process_2~3clkctrl_outclk\) & (\nyear~8_combout\)) # (!GLOBAL(\process_2~3clkctrl_outclk\) & ((nyear(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nyear~8_combout\,
	datac => nyear(4),
	datad => \process_2~3clkctrl_outclk\,
	combout => nyear(4));

-- Location: LCCOMB_X16_Y14_N8
\Mod10|auto_generated|divider|divider|StageOut[110]~108\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|StageOut[110]~108_combout\ = (\Mod10|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & nyear(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod10|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => nyear(4),
	combout => \Mod10|auto_generated|divider|divider|StageOut[110]~108_combout\);

-- Location: LCCOMB_X16_Y12_N10
\Mod10|auto_generated|divider|divider|add_sub_10_result_int[3]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\ = (((\Mod10|auto_generated|divider|divider|StageOut[110]~109_combout\) # (\Mod10|auto_generated|divider|divider|StageOut[110]~108_combout\)))
-- \Mod10|auto_generated|divider|divider|add_sub_10_result_int[3]~1\ = CARRY((\Mod10|auto_generated|divider|divider|StageOut[110]~109_combout\) # (\Mod10|auto_generated|divider|divider|StageOut[110]~108_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod10|auto_generated|divider|divider|StageOut[110]~109_combout\,
	datab => \Mod10|auto_generated|divider|divider|StageOut[110]~108_combout\,
	datad => VCC,
	combout => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\,
	cout => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[3]~1\);

-- Location: LCCOMB_X16_Y12_N14
\Mod10|auto_generated|divider|divider|add_sub_10_result_int[5]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\ = (\Mod10|auto_generated|divider|divider|add_sub_10_result_int[4]~3\ & (((\Mod10|auto_generated|divider|divider|StageOut[112]~104_combout\) # 
-- (\Mod10|auto_generated|divider|divider|StageOut[112]~105_combout\)))) # (!\Mod10|auto_generated|divider|divider|add_sub_10_result_int[4]~3\ & ((((\Mod10|auto_generated|divider|divider|StageOut[112]~104_combout\) # 
-- (\Mod10|auto_generated|divider|divider|StageOut[112]~105_combout\)))))
-- \Mod10|auto_generated|divider|divider|add_sub_10_result_int[5]~5\ = CARRY((!\Mod10|auto_generated|divider|divider|add_sub_10_result_int[4]~3\ & ((\Mod10|auto_generated|divider|divider|StageOut[112]~104_combout\) # 
-- (\Mod10|auto_generated|divider|divider|StageOut[112]~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod10|auto_generated|divider|divider|StageOut[112]~104_combout\,
	datab => \Mod10|auto_generated|divider|divider|StageOut[112]~105_combout\,
	datad => VCC,
	cin => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[4]~3\,
	combout => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\,
	cout => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[5]~5\);

-- Location: LCCOMB_X16_Y12_N18
\Mod10|auto_generated|divider|divider|add_sub_10_result_int[7]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\ = (\Mod10|auto_generated|divider|divider|add_sub_10_result_int[6]~7\ & (((\Mod10|auto_generated|divider|divider|StageOut[114]~100_combout\) # 
-- (\Mod10|auto_generated|divider|divider|StageOut[114]~101_combout\)))) # (!\Mod10|auto_generated|divider|divider|add_sub_10_result_int[6]~7\ & ((((\Mod10|auto_generated|divider|divider|StageOut[114]~100_combout\) # 
-- (\Mod10|auto_generated|divider|divider|StageOut[114]~101_combout\)))))
-- \Mod10|auto_generated|divider|divider|add_sub_10_result_int[7]~9\ = CARRY((!\Mod10|auto_generated|divider|divider|add_sub_10_result_int[6]~7\ & ((\Mod10|auto_generated|divider|divider|StageOut[114]~100_combout\) # 
-- (\Mod10|auto_generated|divider|divider|StageOut[114]~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod10|auto_generated|divider|divider|StageOut[114]~100_combout\,
	datab => \Mod10|auto_generated|divider|divider|StageOut[114]~101_combout\,
	datad => VCC,
	cin => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[6]~7\,
	combout => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\,
	cout => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[7]~9\);

-- Location: LCCOMB_X16_Y12_N20
\Mod10|auto_generated|divider|divider|add_sub_10_result_int[8]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\ = (\Mod10|auto_generated|divider|divider|StageOut[115]~98_combout\ & (((!\Mod10|auto_generated|divider|divider|add_sub_10_result_int[7]~9\)))) # 
-- (!\Mod10|auto_generated|divider|divider|StageOut[115]~98_combout\ & ((\Mod10|auto_generated|divider|divider|StageOut[115]~99_combout\ & (!\Mod10|auto_generated|divider|divider|add_sub_10_result_int[7]~9\)) # 
-- (!\Mod10|auto_generated|divider|divider|StageOut[115]~99_combout\ & ((\Mod10|auto_generated|divider|divider|add_sub_10_result_int[7]~9\) # (GND)))))
-- \Mod10|auto_generated|divider|divider|add_sub_10_result_int[8]~11\ = CARRY(((!\Mod10|auto_generated|divider|divider|StageOut[115]~98_combout\ & !\Mod10|auto_generated|divider|divider|StageOut[115]~99_combout\)) # 
-- (!\Mod10|auto_generated|divider|divider|add_sub_10_result_int[7]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod10|auto_generated|divider|divider|StageOut[115]~98_combout\,
	datab => \Mod10|auto_generated|divider|divider|StageOut[115]~99_combout\,
	datad => VCC,
	cin => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[7]~9\,
	combout => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\,
	cout => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[8]~11\);

-- Location: LCCOMB_X16_Y12_N26
\Mod10|auto_generated|divider|divider|add_sub_10_result_int[11]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ = \Mod10|auto_generated|divider|divider|add_sub_10_result_int[10]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[10]~15\,
	combout => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\);

-- Location: LCCOMB_X14_Y12_N10
\Mod10|auto_generated|divider|divider|StageOut[130]~150\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|StageOut[130]~150_combout\ = (\Mod10|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\Mod10|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & (nyear(11))) # 
-- (!\Mod10|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\Mod10|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nyear(11),
	datab => \Mod10|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\,
	datac => \Mod10|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \Mod10|auto_generated|divider|divider|StageOut[130]~150_combout\);

-- Location: LCCOMB_X19_Y12_N28
\Mod10|auto_generated|divider|divider|StageOut[129]~151\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|StageOut[129]~151_combout\ = (\Mod10|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\Mod10|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((nyear(10)))) # 
-- (!\Mod10|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & (\Mod10|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod10|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datab => \Mod10|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\,
	datac => nyear(10),
	datad => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \Mod10|auto_generated|divider|divider|StageOut[129]~151_combout\);

-- Location: LCCOMB_X19_Y12_N0
\Mod10|auto_generated|divider|divider|StageOut[128]~112\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|StageOut[128]~112_combout\ = (\Mod10|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\ & !\Mod10|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\,
	datad => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \Mod10|auto_generated|divider|divider|StageOut[128]~112_combout\);

-- Location: LCCOMB_X14_Y12_N2
\nyear~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nyear~4_combout\ = (\sVALUE~input_o\ & (\setyear[8]~head_lut_combout\)) # (!\sVALUE~input_o\ & ((\year[8]~head_lut_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sVALUE~input_o\,
	datab => \setyear[8]~head_lut_combout\,
	datad => \year[8]~head_lut_combout\,
	combout => \nyear~4_combout\);

-- Location: LCCOMB_X14_Y12_N26
\nyear[8]\ : cycloneiii_lcell_comb
-- Equation(s):
-- nyear(8) = (GLOBAL(\process_2~3clkctrl_outclk\) & ((\nyear~4_combout\))) # (!GLOBAL(\process_2~3clkctrl_outclk\) & (nyear(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nyear(8),
	datac => \nyear~4_combout\,
	datad => \process_2~3clkctrl_outclk\,
	combout => nyear(8));

-- Location: LCCOMB_X15_Y12_N26
\Mod10|auto_generated|divider|divider|StageOut[127]~153\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|StageOut[127]~153_combout\ = (\Mod10|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\Mod10|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((nyear(8)))) # 
-- (!\Mod10|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & (\Mod10|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod10|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\,
	datab => \Mod10|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datac => nyear(8),
	datad => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \Mod10|auto_generated|divider|divider|StageOut[127]~153_combout\);

-- Location: LCCOMB_X17_Y12_N22
\Mod10|auto_generated|divider|divider|StageOut[126]~154\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|StageOut[126]~154_combout\ = (\Mod10|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\Mod10|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & (nyear(7))) # 
-- (!\Mod10|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\Mod10|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nyear(7),
	datab => \Mod10|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\,
	datac => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \Mod10|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \Mod10|auto_generated|divider|divider|StageOut[126]~154_combout\);

-- Location: LCCOMB_X16_Y12_N4
\Mod10|auto_generated|divider|divider|StageOut[125]~115\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|StageOut[125]~115_combout\ = (!\Mod10|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \Mod10|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\,
	combout => \Mod10|auto_generated|divider|divider|StageOut[125]~115_combout\);

-- Location: LCCOMB_X15_Y14_N0
\year[5]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \year[5]~data_lut_combout\ = \year[5]~latch_combout\ $ (((\Equal0~0_combout\ & (\Add10~10_combout\ & \mon[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \year[5]~latch_combout\,
	datab => \Equal0~0_combout\,
	datac => \Add10~10_combout\,
	datad => \mon[3]~4_combout\,
	combout => \year[5]~data_lut_combout\);

-- Location: FF_X15_Y14_N1
\year[5]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \year[5]~data_lut_combout\,
	clrn => \ALT_INV_setflag~clkctrl_outclk\,
	ena => \year[11]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \year[5]~_emulated_q\);

-- Location: LCCOMB_X15_Y14_N26
\year[5]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \year[5]~latch_combout\ = (GLOBAL(\setflag~clkctrl_outclk\) & ((\setyear[5]~head_lut_combout\))) # (!GLOBAL(\setflag~clkctrl_outclk\) & (\year[5]~latch_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \year[5]~latch_combout\,
	datac => \setflag~clkctrl_outclk\,
	datad => \setyear[5]~head_lut_combout\,
	combout => \year[5]~latch_combout\);

-- Location: LCCOMB_X15_Y14_N6
\year[5]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \year[5]~head_lut_combout\ = (\setflag~combout\ & (\setyear[5]~head_lut_combout\)) # (!\setflag~combout\ & ((\year[5]~_emulated_q\ $ (\year[5]~latch_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setyear[5]~head_lut_combout\,
	datab => \setflag~combout\,
	datac => \year[5]~_emulated_q\,
	datad => \year[5]~latch_combout\,
	combout => \year[5]~head_lut_combout\);

-- Location: LCCOMB_X15_Y14_N12
\setyear[5]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setyear[5]~latch_combout\ = (\sVALUE~input_o\ & (\setyear[5]~latch_combout\)) # (!\sVALUE~input_o\ & ((\year[5]~head_lut_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setyear[5]~latch_combout\,
	datab => \year[5]~head_lut_combout\,
	datad => \sVALUE~input_o\,
	combout => \setyear[5]~latch_combout\);

-- Location: LCCOMB_X15_Y14_N8
\setyear[5]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setyear[5]~data_lut_combout\ = \setyear[5]~latch_combout\ $ (\Add28~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setyear[5]~latch_combout\,
	datad => \Add28~11_combout\,
	combout => \setyear[5]~data_lut_combout\);

-- Location: FF_X15_Y14_N19
\setyear[5]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mSELECT~input_o\,
	asdata => \setyear[5]~data_lut_combout\,
	clrn => \sVALUE~input_o\,
	sload => VCC,
	ena => \setyear[11]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setyear[5]~_emulated_q\);

-- Location: LCCOMB_X15_Y14_N18
\setyear[5]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setyear[5]~head_lut_combout\ = (\sVALUE~input_o\ & (\setyear[5]~latch_combout\ $ ((\setyear[5]~_emulated_q\)))) # (!\sVALUE~input_o\ & (((\year[5]~head_lut_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setyear[5]~latch_combout\,
	datab => \sVALUE~input_o\,
	datac => \setyear[5]~_emulated_q\,
	datad => \year[5]~head_lut_combout\,
	combout => \setyear[5]~head_lut_combout\);

-- Location: LCCOMB_X15_Y14_N28
\nyear~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nyear~7_combout\ = (\sVALUE~input_o\ & ((\setyear[5]~head_lut_combout\))) # (!\sVALUE~input_o\ & (\year[5]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \year[5]~head_lut_combout\,
	datac => \sVALUE~input_o\,
	datad => \setyear[5]~head_lut_combout\,
	combout => \nyear~7_combout\);

-- Location: LCCOMB_X15_Y14_N30
\nyear[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- nyear(5) = (GLOBAL(\process_2~3clkctrl_outclk\) & (\nyear~7_combout\)) # (!GLOBAL(\process_2~3clkctrl_outclk\) & ((nyear(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nyear~7_combout\,
	datac => nyear(5),
	datad => \process_2~3clkctrl_outclk\,
	combout => nyear(5));

-- Location: LCCOMB_X17_Y12_N4
\Mod10|auto_generated|divider|divider|StageOut[124]~156\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|StageOut[124]~156_combout\ = (\Mod10|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\Mod10|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((nyear(5)))) # 
-- (!\Mod10|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & (\Mod10|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod10|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\,
	datab => nyear(5),
	datac => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \Mod10|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \Mod10|auto_generated|divider|divider|StageOut[124]~156_combout\);

-- Location: LCCOMB_X17_Y12_N16
\Mod10|auto_generated|divider|divider|StageOut[123]~117\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|StageOut[123]~117_combout\ = (nyear(4) & \Mod10|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nyear(4),
	datac => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \Mod10|auto_generated|divider|divider|StageOut[123]~117_combout\);

-- Location: LCCOMB_X14_Y14_N22
\setyear[3]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setyear[3]~latch_combout\ = (\sVALUE~input_o\ & (\setyear[3]~latch_combout\)) # (!\sVALUE~input_o\ & ((\year[3]~head_lut_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setyear[3]~latch_combout\,
	datac => \year[3]~head_lut_combout\,
	datad => \sVALUE~input_o\,
	combout => \setyear[3]~latch_combout\);

-- Location: LCCOMB_X14_Y14_N10
\setyear[3]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setyear[3]~data_lut_combout\ = \Add28~7_combout\ $ (\setyear[3]~latch_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add28~7_combout\,
	datad => \setyear[3]~latch_combout\,
	combout => \setyear[3]~data_lut_combout\);

-- Location: FF_X14_Y14_N3
\setyear[3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mSELECT~input_o\,
	asdata => \setyear[3]~data_lut_combout\,
	clrn => \sVALUE~input_o\,
	sload => VCC,
	ena => \setyear[11]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setyear[3]~_emulated_q\);

-- Location: LCCOMB_X14_Y14_N2
\setyear[3]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setyear[3]~head_lut_combout\ = (\sVALUE~input_o\ & ((\setyear[3]~_emulated_q\ $ (\setyear[3]~latch_combout\)))) # (!\sVALUE~input_o\ & (\year[3]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \year[3]~head_lut_combout\,
	datab => \sVALUE~input_o\,
	datac => \setyear[3]~_emulated_q\,
	datad => \setyear[3]~latch_combout\,
	combout => \setyear[3]~head_lut_combout\);

-- Location: LCCOMB_X14_Y14_N8
\year[3]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \year[3]~latch_combout\ = (GLOBAL(\setflag~clkctrl_outclk\) & ((\setyear[3]~head_lut_combout\))) # (!GLOBAL(\setflag~clkctrl_outclk\) & (\year[3]~latch_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \year[3]~latch_combout\,
	datac => \setflag~clkctrl_outclk\,
	datad => \setyear[3]~head_lut_combout\,
	combout => \year[3]~latch_combout\);

-- Location: LCCOMB_X14_Y14_N28
\year[3]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \year[3]~data_lut_combout\ = \year[3]~latch_combout\ $ (((\Add10~6_combout\) # ((!\mon[3]~4_combout\) # (!\Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add10~6_combout\,
	datab => \year[3]~latch_combout\,
	datac => \Equal0~0_combout\,
	datad => \mon[3]~4_combout\,
	combout => \year[3]~data_lut_combout\);

-- Location: FF_X14_Y14_N29
\year[3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \year[3]~data_lut_combout\,
	clrn => \ALT_INV_setflag~clkctrl_outclk\,
	ena => \year[11]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \year[3]~_emulated_q\);

-- Location: LCCOMB_X14_Y14_N6
\year[3]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \year[3]~head_lut_combout\ = (\setflag~combout\ & (\setyear[3]~head_lut_combout\)) # (!\setflag~combout\ & ((\year[3]~latch_combout\ $ (\year[3]~_emulated_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setflag~combout\,
	datab => \setyear[3]~head_lut_combout\,
	datac => \year[3]~latch_combout\,
	datad => \year[3]~_emulated_q\,
	combout => \year[3]~head_lut_combout\);

-- Location: LCCOMB_X14_Y14_N30
\nyear~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nyear~9_combout\ = (\sVALUE~input_o\ & ((\setyear[3]~head_lut_combout\))) # (!\sVALUE~input_o\ & (\year[3]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \year[3]~head_lut_combout\,
	datac => \setyear[3]~head_lut_combout\,
	datad => \sVALUE~input_o\,
	combout => \nyear~9_combout\);

-- Location: LCCOMB_X17_Y11_N20
\nyear[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- nyear(3) = (GLOBAL(\process_2~3clkctrl_outclk\) & ((\nyear~9_combout\))) # (!GLOBAL(\process_2~3clkctrl_outclk\) & (nyear(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => nyear(3),
	datac => \nyear~9_combout\,
	datad => \process_2~3clkctrl_outclk\,
	combout => nyear(3));

-- Location: LCCOMB_X16_Y11_N8
\Mod10|auto_generated|divider|divider|StageOut[109]~120\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|StageOut[109]~120_combout\ = (nyear(3) & \Mod10|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => nyear(3),
	datad => \Mod10|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \Mod10|auto_generated|divider|divider|StageOut[109]~120_combout\);

-- Location: LCCOMB_X16_Y11_N18
\Mod10|auto_generated|divider|divider|StageOut[109]~121\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|StageOut[109]~121_combout\ = (nyear(3) & !\Mod10|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => nyear(3),
	datad => \Mod10|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \Mod10|auto_generated|divider|divider|StageOut[109]~121_combout\);

-- Location: LCCOMB_X16_Y11_N4
\Mod10|auto_generated|divider|divider|add_sub_10_result_int[2]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\ = (\Mod10|auto_generated|divider|divider|StageOut[109]~120_combout\) # (\Mod10|auto_generated|divider|divider|StageOut[109]~121_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod10|auto_generated|divider|divider|StageOut[109]~120_combout\,
	datad => \Mod10|auto_generated|divider|divider|StageOut[109]~121_combout\,
	combout => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\);

-- Location: LCCOMB_X16_Y11_N0
\Mod10|auto_generated|divider|divider|StageOut[122]~122\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|StageOut[122]~122_combout\ = (\Mod10|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\ & !\Mod10|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\,
	datad => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \Mod10|auto_generated|divider|divider|StageOut[122]~122_combout\);

-- Location: LCCOMB_X19_Y12_N4
\Mod10|auto_generated|divider|divider|add_sub_11_result_int[3]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\ = (((\Mod10|auto_generated|divider|divider|StageOut[122]~119_combout\) # (\Mod10|auto_generated|divider|divider|StageOut[122]~122_combout\)))
-- \Mod10|auto_generated|divider|divider|add_sub_11_result_int[3]~1\ = CARRY((\Mod10|auto_generated|divider|divider|StageOut[122]~119_combout\) # (\Mod10|auto_generated|divider|divider|StageOut[122]~122_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod10|auto_generated|divider|divider|StageOut[122]~119_combout\,
	datab => \Mod10|auto_generated|divider|divider|StageOut[122]~122_combout\,
	datad => VCC,
	combout => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\,
	cout => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[3]~1\);

-- Location: LCCOMB_X19_Y12_N6
\Mod10|auto_generated|divider|divider|add_sub_11_result_int[4]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\ = (\Mod10|auto_generated|divider|divider|add_sub_11_result_int[3]~1\ & (((\Mod10|auto_generated|divider|divider|StageOut[123]~118_combout\) # 
-- (\Mod10|auto_generated|divider|divider|StageOut[123]~117_combout\)))) # (!\Mod10|auto_generated|divider|divider|add_sub_11_result_int[3]~1\ & (!\Mod10|auto_generated|divider|divider|StageOut[123]~118_combout\ & 
-- (!\Mod10|auto_generated|divider|divider|StageOut[123]~117_combout\)))
-- \Mod10|auto_generated|divider|divider|add_sub_11_result_int[4]~3\ = CARRY((!\Mod10|auto_generated|divider|divider|StageOut[123]~118_combout\ & (!\Mod10|auto_generated|divider|divider|StageOut[123]~117_combout\ & 
-- !\Mod10|auto_generated|divider|divider|add_sub_11_result_int[3]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod10|auto_generated|divider|divider|StageOut[123]~118_combout\,
	datab => \Mod10|auto_generated|divider|divider|StageOut[123]~117_combout\,
	datad => VCC,
	cin => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[3]~1\,
	combout => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\,
	cout => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[4]~3\);

-- Location: LCCOMB_X19_Y12_N8
\Mod10|auto_generated|divider|divider|add_sub_11_result_int[5]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\ = (\Mod10|auto_generated|divider|divider|add_sub_11_result_int[4]~3\ & (((\Mod10|auto_generated|divider|divider|StageOut[124]~116_combout\) # 
-- (\Mod10|auto_generated|divider|divider|StageOut[124]~156_combout\)))) # (!\Mod10|auto_generated|divider|divider|add_sub_11_result_int[4]~3\ & ((((\Mod10|auto_generated|divider|divider|StageOut[124]~116_combout\) # 
-- (\Mod10|auto_generated|divider|divider|StageOut[124]~156_combout\)))))
-- \Mod10|auto_generated|divider|divider|add_sub_11_result_int[5]~5\ = CARRY((!\Mod10|auto_generated|divider|divider|add_sub_11_result_int[4]~3\ & ((\Mod10|auto_generated|divider|divider|StageOut[124]~116_combout\) # 
-- (\Mod10|auto_generated|divider|divider|StageOut[124]~156_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod10|auto_generated|divider|divider|StageOut[124]~116_combout\,
	datab => \Mod10|auto_generated|divider|divider|StageOut[124]~156_combout\,
	datad => VCC,
	cin => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[4]~3\,
	combout => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\,
	cout => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[5]~5\);

-- Location: LCCOMB_X19_Y12_N10
\Mod10|auto_generated|divider|divider|add_sub_11_result_int[6]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\ = (\Mod10|auto_generated|divider|divider|StageOut[125]~155_combout\ & (((!\Mod10|auto_generated|divider|divider|add_sub_11_result_int[5]~5\)))) # 
-- (!\Mod10|auto_generated|divider|divider|StageOut[125]~155_combout\ & ((\Mod10|auto_generated|divider|divider|StageOut[125]~115_combout\ & (!\Mod10|auto_generated|divider|divider|add_sub_11_result_int[5]~5\)) # 
-- (!\Mod10|auto_generated|divider|divider|StageOut[125]~115_combout\ & ((\Mod10|auto_generated|divider|divider|add_sub_11_result_int[5]~5\) # (GND)))))
-- \Mod10|auto_generated|divider|divider|add_sub_11_result_int[6]~7\ = CARRY(((!\Mod10|auto_generated|divider|divider|StageOut[125]~155_combout\ & !\Mod10|auto_generated|divider|divider|StageOut[125]~115_combout\)) # 
-- (!\Mod10|auto_generated|divider|divider|add_sub_11_result_int[5]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod10|auto_generated|divider|divider|StageOut[125]~155_combout\,
	datab => \Mod10|auto_generated|divider|divider|StageOut[125]~115_combout\,
	datad => VCC,
	cin => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[5]~5\,
	combout => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\,
	cout => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[6]~7\);

-- Location: LCCOMB_X19_Y12_N14
\Mod10|auto_generated|divider|divider|add_sub_11_result_int[8]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\ = (\Mod10|auto_generated|divider|divider|StageOut[127]~113_combout\ & (((!\Mod10|auto_generated|divider|divider|add_sub_11_result_int[7]~9\)))) # 
-- (!\Mod10|auto_generated|divider|divider|StageOut[127]~113_combout\ & ((\Mod10|auto_generated|divider|divider|StageOut[127]~153_combout\ & (!\Mod10|auto_generated|divider|divider|add_sub_11_result_int[7]~9\)) # 
-- (!\Mod10|auto_generated|divider|divider|StageOut[127]~153_combout\ & ((\Mod10|auto_generated|divider|divider|add_sub_11_result_int[7]~9\) # (GND)))))
-- \Mod10|auto_generated|divider|divider|add_sub_11_result_int[8]~11\ = CARRY(((!\Mod10|auto_generated|divider|divider|StageOut[127]~113_combout\ & !\Mod10|auto_generated|divider|divider|StageOut[127]~153_combout\)) # 
-- (!\Mod10|auto_generated|divider|divider|add_sub_11_result_int[7]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod10|auto_generated|divider|divider|StageOut[127]~113_combout\,
	datab => \Mod10|auto_generated|divider|divider|StageOut[127]~153_combout\,
	datad => VCC,
	cin => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[7]~9\,
	combout => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\,
	cout => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[8]~11\);

-- Location: LCCOMB_X19_Y12_N16
\Mod10|auto_generated|divider|divider|add_sub_11_result_int[9]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\ = (\Mod10|auto_generated|divider|divider|add_sub_11_result_int[8]~11\ & (((\Mod10|auto_generated|divider|divider|StageOut[128]~152_combout\) # 
-- (\Mod10|auto_generated|divider|divider|StageOut[128]~112_combout\)))) # (!\Mod10|auto_generated|divider|divider|add_sub_11_result_int[8]~11\ & ((((\Mod10|auto_generated|divider|divider|StageOut[128]~152_combout\) # 
-- (\Mod10|auto_generated|divider|divider|StageOut[128]~112_combout\)))))
-- \Mod10|auto_generated|divider|divider|add_sub_11_result_int[9]~13\ = CARRY((!\Mod10|auto_generated|divider|divider|add_sub_11_result_int[8]~11\ & ((\Mod10|auto_generated|divider|divider|StageOut[128]~152_combout\) # 
-- (\Mod10|auto_generated|divider|divider|StageOut[128]~112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod10|auto_generated|divider|divider|StageOut[128]~152_combout\,
	datab => \Mod10|auto_generated|divider|divider|StageOut[128]~112_combout\,
	datad => VCC,
	cin => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[8]~11\,
	combout => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\,
	cout => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[9]~13\);

-- Location: LCCOMB_X19_Y12_N18
\Mod10|auto_generated|divider|divider|add_sub_11_result_int[10]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|add_sub_11_result_int[10]~14_combout\ = (\Mod10|auto_generated|divider|divider|add_sub_11_result_int[9]~13\ & (((\Mod10|auto_generated|divider|divider|StageOut[129]~111_combout\) # 
-- (\Mod10|auto_generated|divider|divider|StageOut[129]~151_combout\)))) # (!\Mod10|auto_generated|divider|divider|add_sub_11_result_int[9]~13\ & (!\Mod10|auto_generated|divider|divider|StageOut[129]~111_combout\ & 
-- (!\Mod10|auto_generated|divider|divider|StageOut[129]~151_combout\)))
-- \Mod10|auto_generated|divider|divider|add_sub_11_result_int[10]~15\ = CARRY((!\Mod10|auto_generated|divider|divider|StageOut[129]~111_combout\ & (!\Mod10|auto_generated|divider|divider|StageOut[129]~151_combout\ & 
-- !\Mod10|auto_generated|divider|divider|add_sub_11_result_int[9]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod10|auto_generated|divider|divider|StageOut[129]~111_combout\,
	datab => \Mod10|auto_generated|divider|divider|StageOut[129]~151_combout\,
	datad => VCC,
	cin => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[9]~13\,
	combout => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[10]~14_combout\,
	cout => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[10]~15\);

-- Location: LCCOMB_X19_Y12_N20
\Mod10|auto_generated|divider|divider|add_sub_11_result_int[11]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ = (\Mod10|auto_generated|divider|divider|add_sub_11_result_int[10]~15\ & ((((\Mod10|auto_generated|divider|divider|StageOut[130]~110_combout\) # 
-- (\Mod10|auto_generated|divider|divider|StageOut[130]~150_combout\))))) # (!\Mod10|auto_generated|divider|divider|add_sub_11_result_int[10]~15\ & ((\Mod10|auto_generated|divider|divider|StageOut[130]~110_combout\) # 
-- ((\Mod10|auto_generated|divider|divider|StageOut[130]~150_combout\) # (GND))))
-- \Mod10|auto_generated|divider|divider|add_sub_11_result_int[11]~17\ = CARRY((\Mod10|auto_generated|divider|divider|StageOut[130]~110_combout\) # ((\Mod10|auto_generated|divider|divider|StageOut[130]~150_combout\) # 
-- (!\Mod10|auto_generated|divider|divider|add_sub_11_result_int[10]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod10|auto_generated|divider|divider|StageOut[130]~110_combout\,
	datab => \Mod10|auto_generated|divider|divider|StageOut[130]~150_combout\,
	datad => VCC,
	cin => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[10]~15\,
	combout => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	cout => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[11]~17\);

-- Location: LCCOMB_X19_Y12_N22
\Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ = !\Mod10|auto_generated|divider|divider|add_sub_11_result_int[11]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[11]~17\,
	combout => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\);

-- Location: LCCOMB_X19_Y12_N26
\Mod10|auto_generated|divider|divider|StageOut[143]~143\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|StageOut[143]~143_combout\ = (\Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & ((\Mod10|auto_generated|divider|divider|StageOut[130]~150_combout\) # 
-- ((\Mod10|auto_generated|divider|divider|add_sub_10_result_int[10]~14_combout\ & !\Mod10|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[10]~14_combout\,
	datab => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datad => \Mod10|auto_generated|divider|divider|StageOut[130]~150_combout\,
	combout => \Mod10|auto_generated|divider|divider|StageOut[143]~143_combout\);

-- Location: LCCOMB_X20_Y12_N16
\Mod10|auto_generated|divider|divider|StageOut[143]~123\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|StageOut[143]~123_combout\ = (\Mod10|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & !\Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	combout => \Mod10|auto_generated|divider|divider|StageOut[143]~123_combout\);

-- Location: LCCOMB_X19_Y12_N24
\Mod10|auto_generated|divider|divider|StageOut[142]~144\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|StageOut[142]~144_combout\ = (\Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & ((\Mod10|auto_generated|divider|divider|StageOut[129]~151_combout\) # 
-- ((\Mod10|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\ & !\Mod10|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\,
	datab => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datad => \Mod10|auto_generated|divider|divider|StageOut[129]~151_combout\,
	combout => \Mod10|auto_generated|divider|divider|StageOut[142]~144_combout\);

-- Location: LCCOMB_X20_Y12_N20
\Mod10|auto_generated|divider|divider|StageOut[141]~125\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|StageOut[141]~125_combout\ = (\Mod10|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\ & !\Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\,
	datad => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	combout => \Mod10|auto_generated|divider|divider|StageOut[141]~125_combout\);

-- Location: LCCOMB_X20_Y12_N2
\Mod10|auto_generated|divider|divider|StageOut[140]~126\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|StageOut[140]~126_combout\ = (\Mod10|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\ & !\Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\,
	datad => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	combout => \Mod10|auto_generated|divider|divider|StageOut[140]~126_combout\);

-- Location: LCCOMB_X20_Y12_N28
\Mod10|auto_generated|divider|divider|StageOut[139]~127\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|StageOut[139]~127_combout\ = (\Mod10|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\ & !\Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\,
	datad => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	combout => \Mod10|auto_generated|divider|divider|StageOut[139]~127_combout\);

-- Location: LCCOMB_X20_Y12_N4
\Mod11|auto_generated|divider|divider|add_sub_6_result_int[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ = (((\Mod10|auto_generated|divider|divider|StageOut[139]~147_combout\) # (\Mod10|auto_generated|divider|divider|StageOut[139]~127_combout\)))
-- \Mod11|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ = CARRY((\Mod10|auto_generated|divider|divider|StageOut[139]~147_combout\) # (\Mod10|auto_generated|divider|divider|StageOut[139]~127_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod10|auto_generated|divider|divider|StageOut[139]~147_combout\,
	datab => \Mod10|auto_generated|divider|divider|StageOut[139]~127_combout\,
	datad => VCC,
	combout => \Mod11|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	cout => \Mod11|auto_generated|divider|divider|add_sub_6_result_int[2]~1\);

-- Location: LCCOMB_X20_Y12_N6
\Mod11|auto_generated|divider|divider|add_sub_6_result_int[3]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & (((\Mod10|auto_generated|divider|divider|StageOut[140]~146_combout\) # 
-- (\Mod10|auto_generated|divider|divider|StageOut[140]~126_combout\)))) # (!\Mod11|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & (!\Mod10|auto_generated|divider|divider|StageOut[140]~146_combout\ & 
-- (!\Mod10|auto_generated|divider|divider|StageOut[140]~126_combout\)))
-- \Mod11|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ = CARRY((!\Mod10|auto_generated|divider|divider|StageOut[140]~146_combout\ & (!\Mod10|auto_generated|divider|divider|StageOut[140]~126_combout\ & 
-- !\Mod11|auto_generated|divider|divider|add_sub_6_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod10|auto_generated|divider|divider|StageOut[140]~146_combout\,
	datab => \Mod10|auto_generated|divider|divider|StageOut[140]~126_combout\,
	datad => VCC,
	cin => \Mod11|auto_generated|divider|divider|add_sub_6_result_int[2]~1\,
	combout => \Mod11|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	cout => \Mod11|auto_generated|divider|divider|add_sub_6_result_int[3]~3\);

-- Location: LCCOMB_X20_Y12_N8
\Mod11|auto_generated|divider|divider|add_sub_6_result_int[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ & ((((\Mod10|auto_generated|divider|divider|StageOut[141]~145_combout\) # 
-- (\Mod10|auto_generated|divider|divider|StageOut[141]~125_combout\))))) # (!\Mod11|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ & ((\Mod10|auto_generated|divider|divider|StageOut[141]~145_combout\) # 
-- ((\Mod10|auto_generated|divider|divider|StageOut[141]~125_combout\) # (GND))))
-- \Mod11|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ = CARRY((\Mod10|auto_generated|divider|divider|StageOut[141]~145_combout\) # ((\Mod10|auto_generated|divider|divider|StageOut[141]~125_combout\) # 
-- (!\Mod11|auto_generated|divider|divider|add_sub_6_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod10|auto_generated|divider|divider|StageOut[141]~145_combout\,
	datab => \Mod10|auto_generated|divider|divider|StageOut[141]~125_combout\,
	datad => VCC,
	cin => \Mod11|auto_generated|divider|divider|add_sub_6_result_int[3]~3\,
	combout => \Mod11|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	cout => \Mod11|auto_generated|divider|divider|add_sub_6_result_int[4]~5\);

-- Location: LCCOMB_X20_Y12_N10
\Mod11|auto_generated|divider|divider|add_sub_6_result_int[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ = (\Mod10|auto_generated|divider|divider|StageOut[142]~124_combout\ & (((!\Mod11|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)))) # 
-- (!\Mod10|auto_generated|divider|divider|StageOut[142]~124_combout\ & ((\Mod10|auto_generated|divider|divider|StageOut[142]~144_combout\ & (!\Mod11|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)) # 
-- (!\Mod10|auto_generated|divider|divider|StageOut[142]~144_combout\ & ((\Mod11|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (GND)))))
-- \Mod11|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ = CARRY(((!\Mod10|auto_generated|divider|divider|StageOut[142]~124_combout\ & !\Mod10|auto_generated|divider|divider|StageOut[142]~144_combout\)) # 
-- (!\Mod11|auto_generated|divider|divider|add_sub_6_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod10|auto_generated|divider|divider|StageOut[142]~124_combout\,
	datab => \Mod10|auto_generated|divider|divider|StageOut[142]~144_combout\,
	datad => VCC,
	cin => \Mod11|auto_generated|divider|divider|add_sub_6_result_int[4]~5\,
	combout => \Mod11|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	cout => \Mod11|auto_generated|divider|divider|add_sub_6_result_int[5]~7\);

-- Location: LCCOMB_X20_Y12_N12
\Mod11|auto_generated|divider|divider|add_sub_6_result_int[6]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & (((\Mod10|auto_generated|divider|divider|StageOut[143]~143_combout\) # 
-- (\Mod10|auto_generated|divider|divider|StageOut[143]~123_combout\)))) # (!\Mod11|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & ((((\Mod10|auto_generated|divider|divider|StageOut[143]~143_combout\) # 
-- (\Mod10|auto_generated|divider|divider|StageOut[143]~123_combout\)))))
-- \Mod11|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ = CARRY((!\Mod11|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & ((\Mod10|auto_generated|divider|divider|StageOut[143]~143_combout\) # 
-- (\Mod10|auto_generated|divider|divider|StageOut[143]~123_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod10|auto_generated|divider|divider|StageOut[143]~143_combout\,
	datab => \Mod10|auto_generated|divider|divider|StageOut[143]~123_combout\,
	datad => VCC,
	cin => \Mod11|auto_generated|divider|divider|add_sub_6_result_int[5]~7\,
	combout => \Mod11|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	cout => \Mod11|auto_generated|divider|divider|add_sub_6_result_int[6]~9\);

-- Location: LCCOMB_X20_Y12_N14
\Mod11|auto_generated|divider|divider|add_sub_6_result_int[7]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ = !\Mod11|auto_generated|divider|divider|add_sub_6_result_int[6]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod11|auto_generated|divider|divider|add_sub_6_result_int[6]~9\,
	combout => \Mod11|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\);

-- Location: LCCOMB_X21_Y12_N16
\Mod11|auto_generated|divider|divider|StageOut[78]~175\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[78]~175_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\Mod10|auto_generated|divider|divider|StageOut[143]~143_combout\) # 
-- ((\Mod10|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & !\Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datab => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datac => \Mod10|auto_generated|divider|divider|StageOut[143]~143_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[78]~175_combout\);

-- Location: LCCOMB_X21_Y12_N30
\Mod11|auto_generated|divider|divider|StageOut[77]~176\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[77]~176_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\Mod10|auto_generated|divider|divider|StageOut[142]~144_combout\) # 
-- ((\Mod10|auto_generated|divider|divider|add_sub_11_result_int[10]~14_combout\ & !\Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[10]~14_combout\,
	datab => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datac => \Mod10|auto_generated|divider|divider|StageOut[142]~144_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[77]~176_combout\);

-- Location: LCCOMB_X19_Y11_N8
\Mod11|auto_generated|divider|divider|StageOut[76]~120\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[76]~120_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ & !\Mod11|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod11|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[76]~120_combout\);

-- Location: LCCOMB_X19_Y11_N2
\Mod11|auto_generated|divider|divider|StageOut[75]~121\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[75]~121_combout\ = (!\Mod11|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \Mod11|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod11|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[75]~121_combout\);

-- Location: LCCOMB_X19_Y11_N0
\Mod11|auto_generated|divider|divider|StageOut[74]~122\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[74]~122_combout\ = (!\Mod11|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \Mod11|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod11|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[74]~122_combout\);

-- Location: LCCOMB_X14_Y12_N4
\Mod10|auto_generated|divider|divider|StageOut[125]~155\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|StageOut[125]~155_combout\ = (\Mod10|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\Mod10|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & (nyear(6))) # 
-- (!\Mod10|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\Mod10|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod10|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datab => nyear(6),
	datac => \Mod10|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\,
	datad => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \Mod10|auto_generated|divider|divider|StageOut[125]~155_combout\);

-- Location: LCCOMB_X19_Y10_N10
\Mod10|auto_generated|divider|divider|StageOut[138]~148\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|StageOut[138]~148_combout\ = (\Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & ((\Mod10|auto_generated|divider|divider|StageOut[125]~155_combout\) # 
-- ((!\Mod10|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \Mod10|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datab => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\,
	datac => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datad => \Mod10|auto_generated|divider|divider|StageOut[125]~155_combout\,
	combout => \Mod10|auto_generated|divider|divider|StageOut[138]~148_combout\);

-- Location: LCCOMB_X19_Y11_N16
\Mod11|auto_generated|divider|divider|StageOut[73]~180\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[73]~180_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\Mod10|auto_generated|divider|divider|StageOut[138]~148_combout\) # 
-- ((\Mod10|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\ & !\Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\,
	datab => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datac => \Mod10|auto_generated|divider|divider|StageOut[138]~148_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[73]~180_combout\);

-- Location: LCCOMB_X19_Y11_N18
\Mod11|auto_generated|divider|divider|add_sub_7_result_int[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ = (((\Mod11|auto_generated|divider|divider|StageOut[73]~123_combout\) # (\Mod11|auto_generated|divider|divider|StageOut[73]~180_combout\)))
-- \Mod11|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ = CARRY((\Mod11|auto_generated|divider|divider|StageOut[73]~123_combout\) # (\Mod11|auto_generated|divider|divider|StageOut[73]~180_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|StageOut[73]~123_combout\,
	datab => \Mod11|auto_generated|divider|divider|StageOut[73]~180_combout\,
	datad => VCC,
	combout => \Mod11|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	cout => \Mod11|auto_generated|divider|divider|add_sub_7_result_int[2]~1\);

-- Location: LCCOMB_X19_Y11_N20
\Mod11|auto_generated|divider|divider|add_sub_7_result_int[3]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (((\Mod11|auto_generated|divider|divider|StageOut[74]~179_combout\) # 
-- (\Mod11|auto_generated|divider|divider|StageOut[74]~122_combout\)))) # (!\Mod11|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (!\Mod11|auto_generated|divider|divider|StageOut[74]~179_combout\ & 
-- (!\Mod11|auto_generated|divider|divider|StageOut[74]~122_combout\)))
-- \Mod11|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ = CARRY((!\Mod11|auto_generated|divider|divider|StageOut[74]~179_combout\ & (!\Mod11|auto_generated|divider|divider|StageOut[74]~122_combout\ & 
-- !\Mod11|auto_generated|divider|divider|add_sub_7_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|StageOut[74]~179_combout\,
	datab => \Mod11|auto_generated|divider|divider|StageOut[74]~122_combout\,
	datad => VCC,
	cin => \Mod11|auto_generated|divider|divider|add_sub_7_result_int[2]~1\,
	combout => \Mod11|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	cout => \Mod11|auto_generated|divider|divider|add_sub_7_result_int[3]~3\);

-- Location: LCCOMB_X19_Y11_N22
\Mod11|auto_generated|divider|divider|add_sub_7_result_int[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((((\Mod11|auto_generated|divider|divider|StageOut[75]~178_combout\) # 
-- (\Mod11|auto_generated|divider|divider|StageOut[75]~121_combout\))))) # (!\Mod11|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((\Mod11|auto_generated|divider|divider|StageOut[75]~178_combout\) # 
-- ((\Mod11|auto_generated|divider|divider|StageOut[75]~121_combout\) # (GND))))
-- \Mod11|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ = CARRY((\Mod11|auto_generated|divider|divider|StageOut[75]~178_combout\) # ((\Mod11|auto_generated|divider|divider|StageOut[75]~121_combout\) # 
-- (!\Mod11|auto_generated|divider|divider|add_sub_7_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|StageOut[75]~178_combout\,
	datab => \Mod11|auto_generated|divider|divider|StageOut[75]~121_combout\,
	datad => VCC,
	cin => \Mod11|auto_generated|divider|divider|add_sub_7_result_int[3]~3\,
	combout => \Mod11|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	cout => \Mod11|auto_generated|divider|divider|add_sub_7_result_int[4]~5\);

-- Location: LCCOMB_X19_Y11_N24
\Mod11|auto_generated|divider|divider|add_sub_7_result_int[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ = (\Mod11|auto_generated|divider|divider|StageOut[76]~177_combout\ & (((!\Mod11|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)))) # 
-- (!\Mod11|auto_generated|divider|divider|StageOut[76]~177_combout\ & ((\Mod11|auto_generated|divider|divider|StageOut[76]~120_combout\ & (!\Mod11|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)) # 
-- (!\Mod11|auto_generated|divider|divider|StageOut[76]~120_combout\ & ((\Mod11|auto_generated|divider|divider|add_sub_7_result_int[4]~5\) # (GND)))))
-- \Mod11|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ = CARRY(((!\Mod11|auto_generated|divider|divider|StageOut[76]~177_combout\ & !\Mod11|auto_generated|divider|divider|StageOut[76]~120_combout\)) # 
-- (!\Mod11|auto_generated|divider|divider|add_sub_7_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|StageOut[76]~177_combout\,
	datab => \Mod11|auto_generated|divider|divider|StageOut[76]~120_combout\,
	datad => VCC,
	cin => \Mod11|auto_generated|divider|divider|add_sub_7_result_int[4]~5\,
	combout => \Mod11|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	cout => \Mod11|auto_generated|divider|divider|add_sub_7_result_int[5]~7\);

-- Location: LCCOMB_X19_Y11_N26
\Mod11|auto_generated|divider|divider|add_sub_7_result_int[6]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & (((\Mod11|auto_generated|divider|divider|StageOut[77]~119_combout\) # 
-- (\Mod11|auto_generated|divider|divider|StageOut[77]~176_combout\)))) # (!\Mod11|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((((\Mod11|auto_generated|divider|divider|StageOut[77]~119_combout\) # 
-- (\Mod11|auto_generated|divider|divider|StageOut[77]~176_combout\)))))
-- \Mod11|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ = CARRY((!\Mod11|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((\Mod11|auto_generated|divider|divider|StageOut[77]~119_combout\) # 
-- (\Mod11|auto_generated|divider|divider|StageOut[77]~176_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|StageOut[77]~119_combout\,
	datab => \Mod11|auto_generated|divider|divider|StageOut[77]~176_combout\,
	datad => VCC,
	cin => \Mod11|auto_generated|divider|divider|add_sub_7_result_int[5]~7\,
	combout => \Mod11|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	cout => \Mod11|auto_generated|divider|divider|add_sub_7_result_int[6]~9\);

-- Location: LCCOMB_X19_Y11_N28
\Mod11|auto_generated|divider|divider|add_sub_7_result_int[7]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ & (((\Mod11|auto_generated|divider|divider|StageOut[78]~118_combout\) # 
-- (\Mod11|auto_generated|divider|divider|StageOut[78]~175_combout\)))) # (!\Mod11|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ & (!\Mod11|auto_generated|divider|divider|StageOut[78]~118_combout\ & 
-- (!\Mod11|auto_generated|divider|divider|StageOut[78]~175_combout\)))
-- \Mod11|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ = CARRY((!\Mod11|auto_generated|divider|divider|StageOut[78]~118_combout\ & (!\Mod11|auto_generated|divider|divider|StageOut[78]~175_combout\ & 
-- !\Mod11|auto_generated|divider|divider|add_sub_7_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|StageOut[78]~118_combout\,
	datab => \Mod11|auto_generated|divider|divider|StageOut[78]~175_combout\,
	datad => VCC,
	cin => \Mod11|auto_generated|divider|divider|add_sub_7_result_int[6]~9\,
	combout => \Mod11|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	cout => \Mod11|auto_generated|divider|divider|add_sub_7_result_int[7]~11\);

-- Location: LCCOMB_X19_Y11_N30
\Mod11|auto_generated|divider|divider|add_sub_7_result_int[8]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ = \Mod11|auto_generated|divider|divider|add_sub_7_result_int[7]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod11|auto_generated|divider|divider|add_sub_7_result_int[7]~11\,
	combout => \Mod11|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\);

-- Location: LCCOMB_X21_Y12_N20
\Mod11|auto_generated|divider|divider|StageOut[91]~181\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[91]~181_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Mod11|auto_generated|divider|divider|StageOut[78]~175_combout\) # 
-- ((!\Mod11|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \Mod11|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \Mod11|auto_generated|divider|divider|StageOut[78]~175_combout\,
	datac => \Mod11|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[91]~181_combout\);

-- Location: LCCOMB_X20_Y11_N28
\Mod11|auto_generated|divider|divider|StageOut[91]~124\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[91]~124_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & !\Mod11|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod11|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[91]~124_combout\);

-- Location: LCCOMB_X21_Y12_N22
\Mod11|auto_generated|divider|divider|StageOut[90]~182\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[90]~182_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Mod11|auto_generated|divider|divider|StageOut[77]~176_combout\) # 
-- ((!\Mod11|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \Mod11|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \Mod11|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datac => \Mod11|auto_generated|divider|divider|StageOut[77]~176_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[90]~182_combout\);

-- Location: LCCOMB_X20_Y11_N24
\Mod11|auto_generated|divider|divider|StageOut[89]~126\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[89]~126_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ & !\Mod11|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod11|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[89]~126_combout\);

-- Location: LCCOMB_X20_Y12_N24
\Mod11|auto_generated|divider|divider|StageOut[75]~178\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[75]~178_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\Mod10|auto_generated|divider|divider|StageOut[140]~146_combout\) # 
-- ((!\Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & \Mod10|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod10|auto_generated|divider|divider|StageOut[140]~146_combout\,
	datab => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datac => \Mod11|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[75]~178_combout\);

-- Location: LCCOMB_X20_Y11_N16
\Mod11|auto_generated|divider|divider|StageOut[88]~184\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[88]~184_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Mod11|auto_generated|divider|divider|StageOut[75]~178_combout\) # 
-- ((!\Mod11|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \Mod11|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \Mod11|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	datac => \Mod11|auto_generated|divider|divider|StageOut[75]~178_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[88]~184_combout\);

-- Location: LCCOMB_X20_Y11_N20
\Mod11|auto_generated|divider|divider|StageOut[87]~128\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[87]~128_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ & !\Mod11|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod11|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[87]~128_combout\);

-- Location: LCCOMB_X20_Y11_N18
\Mod11|auto_generated|divider|divider|StageOut[86]~129\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[86]~129_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ & !\Mod11|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod11|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[86]~129_combout\);

-- Location: LCCOMB_X17_Y12_N8
\Mod10|auto_generated|divider|divider|StageOut[137]~149\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|StageOut[137]~149_combout\ = (\Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & ((\Mod10|auto_generated|divider|divider|StageOut[124]~156_combout\) # 
-- ((\Mod10|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\ & !\Mod10|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\,
	datab => \Mod10|auto_generated|divider|divider|StageOut[124]~156_combout\,
	datac => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	combout => \Mod10|auto_generated|divider|divider|StageOut[137]~149_combout\);

-- Location: LCCOMB_X17_Y12_N30
\Mod11|auto_generated|divider|divider|StageOut[72]~187\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[72]~187_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\Mod10|auto_generated|divider|divider|StageOut[137]~149_combout\) # 
-- ((!\Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & \Mod10|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datab => \Mod10|auto_generated|divider|divider|StageOut[137]~149_combout\,
	datac => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[72]~187_combout\);

-- Location: LCCOMB_X17_Y12_N26
\Mod10|auto_generated|divider|divider|StageOut[137]~129\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|StageOut[137]~129_combout\ = (\Mod10|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\ & !\Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\,
	datad => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	combout => \Mod10|auto_generated|divider|divider|StageOut[137]~129_combout\);

-- Location: LCCOMB_X17_Y12_N28
\Mod11|auto_generated|divider|divider|add_sub_6_result_int[0]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ = (\Mod10|auto_generated|divider|divider|StageOut[137]~149_combout\) # (\Mod10|auto_generated|divider|divider|StageOut[137]~129_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod10|auto_generated|divider|divider|StageOut[137]~149_combout\,
	datad => \Mod10|auto_generated|divider|divider|StageOut[137]~129_combout\,
	combout => \Mod11|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\);

-- Location: LCCOMB_X19_Y11_N4
\Mod11|auto_generated|divider|divider|StageOut[85]~189\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[85]~189_combout\ = (!\Mod11|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Mod11|auto_generated|divider|divider|StageOut[72]~187_combout\) # 
-- ((!\Mod11|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \Mod11|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \Mod11|auto_generated|divider|divider|StageOut[72]~187_combout\,
	datac => \Mod11|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[85]~189_combout\);

-- Location: LCCOMB_X20_Y11_N2
\Mod11|auto_generated|divider|divider|add_sub_8_result_int[3]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & (((\Mod11|auto_generated|divider|divider|StageOut[86]~186_combout\) # 
-- (\Mod11|auto_generated|divider|divider|StageOut[86]~129_combout\)))) # (!\Mod11|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & (!\Mod11|auto_generated|divider|divider|StageOut[86]~186_combout\ & 
-- (!\Mod11|auto_generated|divider|divider|StageOut[86]~129_combout\)))
-- \Mod11|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ = CARRY((!\Mod11|auto_generated|divider|divider|StageOut[86]~186_combout\ & (!\Mod11|auto_generated|divider|divider|StageOut[86]~129_combout\ & 
-- !\Mod11|auto_generated|divider|divider|add_sub_8_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|StageOut[86]~186_combout\,
	datab => \Mod11|auto_generated|divider|divider|StageOut[86]~129_combout\,
	datad => VCC,
	cin => \Mod11|auto_generated|divider|divider|add_sub_8_result_int[2]~1\,
	combout => \Mod11|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	cout => \Mod11|auto_generated|divider|divider|add_sub_8_result_int[3]~3\);

-- Location: LCCOMB_X20_Y11_N4
\Mod11|auto_generated|divider|divider|add_sub_8_result_int[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((((\Mod11|auto_generated|divider|divider|StageOut[87]~185_combout\) # 
-- (\Mod11|auto_generated|divider|divider|StageOut[87]~128_combout\))))) # (!\Mod11|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((\Mod11|auto_generated|divider|divider|StageOut[87]~185_combout\) # 
-- ((\Mod11|auto_generated|divider|divider|StageOut[87]~128_combout\) # (GND))))
-- \Mod11|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ = CARRY((\Mod11|auto_generated|divider|divider|StageOut[87]~185_combout\) # ((\Mod11|auto_generated|divider|divider|StageOut[87]~128_combout\) # 
-- (!\Mod11|auto_generated|divider|divider|add_sub_8_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|StageOut[87]~185_combout\,
	datab => \Mod11|auto_generated|divider|divider|StageOut[87]~128_combout\,
	datad => VCC,
	cin => \Mod11|auto_generated|divider|divider|add_sub_8_result_int[3]~3\,
	combout => \Mod11|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	cout => \Mod11|auto_generated|divider|divider|add_sub_8_result_int[4]~5\);

-- Location: LCCOMB_X20_Y11_N6
\Mod11|auto_generated|divider|divider|add_sub_8_result_int[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ = (\Mod11|auto_generated|divider|divider|StageOut[88]~127_combout\ & (((!\Mod11|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)))) # 
-- (!\Mod11|auto_generated|divider|divider|StageOut[88]~127_combout\ & ((\Mod11|auto_generated|divider|divider|StageOut[88]~184_combout\ & (!\Mod11|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)) # 
-- (!\Mod11|auto_generated|divider|divider|StageOut[88]~184_combout\ & ((\Mod11|auto_generated|divider|divider|add_sub_8_result_int[4]~5\) # (GND)))))
-- \Mod11|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ = CARRY(((!\Mod11|auto_generated|divider|divider|StageOut[88]~127_combout\ & !\Mod11|auto_generated|divider|divider|StageOut[88]~184_combout\)) # 
-- (!\Mod11|auto_generated|divider|divider|add_sub_8_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|StageOut[88]~127_combout\,
	datab => \Mod11|auto_generated|divider|divider|StageOut[88]~184_combout\,
	datad => VCC,
	cin => \Mod11|auto_generated|divider|divider|add_sub_8_result_int[4]~5\,
	combout => \Mod11|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	cout => \Mod11|auto_generated|divider|divider|add_sub_8_result_int[5]~7\);

-- Location: LCCOMB_X20_Y11_N10
\Mod11|auto_generated|divider|divider|add_sub_8_result_int[7]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ & (((\Mod11|auto_generated|divider|divider|StageOut[90]~125_combout\) # 
-- (\Mod11|auto_generated|divider|divider|StageOut[90]~182_combout\)))) # (!\Mod11|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ & (!\Mod11|auto_generated|divider|divider|StageOut[90]~125_combout\ & 
-- (!\Mod11|auto_generated|divider|divider|StageOut[90]~182_combout\)))
-- \Mod11|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ = CARRY((!\Mod11|auto_generated|divider|divider|StageOut[90]~125_combout\ & (!\Mod11|auto_generated|divider|divider|StageOut[90]~182_combout\ & 
-- !\Mod11|auto_generated|divider|divider|add_sub_8_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|StageOut[90]~125_combout\,
	datab => \Mod11|auto_generated|divider|divider|StageOut[90]~182_combout\,
	datad => VCC,
	cin => \Mod11|auto_generated|divider|divider|add_sub_8_result_int[6]~9\,
	combout => \Mod11|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	cout => \Mod11|auto_generated|divider|divider|add_sub_8_result_int[7]~11\);

-- Location: LCCOMB_X20_Y11_N14
\Mod11|auto_generated|divider|divider|add_sub_8_result_int[9]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ = !\Mod11|auto_generated|divider|divider|add_sub_8_result_int[8]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod11|auto_generated|divider|divider|add_sub_8_result_int[8]~13\,
	combout => \Mod11|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\);

-- Location: LCCOMB_X21_Y12_N24
\Mod11|auto_generated|divider|divider|StageOut[104]~190\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[104]~190_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\Mod11|auto_generated|divider|divider|StageOut[91]~181_combout\) # 
-- ((!\Mod11|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \Mod11|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \Mod11|auto_generated|divider|divider|StageOut[91]~181_combout\,
	datac => \Mod11|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[104]~190_combout\);

-- Location: LCCOMB_X21_Y12_N2
\Mod11|auto_generated|divider|divider|StageOut[103]~191\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[103]~191_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\Mod11|auto_generated|divider|divider|StageOut[90]~182_combout\) # 
-- ((\Mod11|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ & !\Mod11|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|StageOut[90]~182_combout\,
	datab => \Mod11|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	datac => \Mod11|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[103]~191_combout\);

-- Location: LCCOMB_X21_Y11_N28
\Mod11|auto_generated|divider|divider|StageOut[102]~132\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[102]~132_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ & !\Mod11|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[102]~132_combout\);

-- Location: LCCOMB_X22_Y11_N12
\Mod11|auto_generated|divider|divider|StageOut[101]~133\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[101]~133_combout\ = (!\Mod11|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \Mod11|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod11|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[101]~133_combout\);

-- Location: LCCOMB_X20_Y12_N0
\Mod10|auto_generated|divider|divider|StageOut[139]~147\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|StageOut[139]~147_combout\ = (\Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & ((\Mod10|auto_generated|divider|divider|StageOut[126]~154_combout\) # 
-- ((\Mod10|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\ & !\Mod10|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\,
	datab => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \Mod10|auto_generated|divider|divider|StageOut[126]~154_combout\,
	datad => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	combout => \Mod10|auto_generated|divider|divider|StageOut[139]~147_combout\);

-- Location: LCCOMB_X20_Y12_N18
\Mod11|auto_generated|divider|divider|StageOut[74]~179\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[74]~179_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\Mod10|auto_generated|divider|divider|StageOut[139]~147_combout\) # 
-- ((\Mod10|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\ & !\Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\,
	datab => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datac => \Mod11|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Mod10|auto_generated|divider|divider|StageOut[139]~147_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[74]~179_combout\);

-- Location: LCCOMB_X20_Y10_N18
\Mod11|auto_generated|divider|divider|StageOut[87]~185\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[87]~185_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Mod11|auto_generated|divider|divider|StageOut[74]~179_combout\) # 
-- ((\Mod11|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ & !\Mod11|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datab => \Mod11|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \Mod11|auto_generated|divider|divider|StageOut[74]~179_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[87]~185_combout\);

-- Location: LCCOMB_X20_Y10_N2
\Mod11|auto_generated|divider|divider|StageOut[100]~194\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[100]~194_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\Mod11|auto_generated|divider|divider|StageOut[87]~185_combout\) # 
-- ((!\Mod11|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \Mod11|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \Mod11|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	datac => \Mod11|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \Mod11|auto_generated|divider|divider|StageOut[87]~185_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[100]~194_combout\);

-- Location: LCCOMB_X21_Y11_N2
\Mod11|auto_generated|divider|divider|StageOut[99]~135\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[99]~135_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ & !\Mod11|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod11|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[99]~135_combout\);

-- Location: LCCOMB_X21_Y11_N4
\Mod11|auto_generated|divider|divider|StageOut[98]~136\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[98]~136_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\Mod11|auto_generated|divider|divider|StageOut[85]~188_combout\) # 
-- (\Mod11|auto_generated|divider|divider|StageOut[85]~189_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|StageOut[85]~188_combout\,
	datac => \Mod11|auto_generated|divider|divider|StageOut[85]~189_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[98]~136_combout\);

-- Location: LCCOMB_X20_Y13_N4
\Mod10|auto_generated|divider|divider|StageOut[136]~157\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|StageOut[136]~157_combout\ = (\Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & ((\Mod10|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & (nyear(4))) # 
-- (!\Mod10|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\Mod10|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nyear(4),
	datab => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\,
	datac => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datad => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \Mod10|auto_generated|divider|divider|StageOut[136]~157_combout\);

-- Location: LCCOMB_X20_Y13_N12
\Mod10|auto_generated|divider|divider|StageOut[136]~130\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|StageOut[136]~130_combout\ = (!\Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & \Mod10|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datad => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\,
	combout => \Mod10|auto_generated|divider|divider|StageOut[136]~130_combout\);

-- Location: LCCOMB_X20_Y13_N8
\Mod11|auto_generated|divider|divider|add_sub_7_result_int[0]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|add_sub_7_result_int[0]~14_combout\ = (\Mod10|auto_generated|divider|divider|StageOut[136]~157_combout\) # (\Mod10|auto_generated|divider|divider|StageOut[136]~130_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod10|auto_generated|divider|divider|StageOut[136]~157_combout\,
	datad => \Mod10|auto_generated|divider|divider|StageOut[136]~130_combout\,
	combout => \Mod11|auto_generated|divider|divider|add_sub_7_result_int[0]~14_combout\);

-- Location: LCCOMB_X20_Y13_N14
\Mod11|auto_generated|divider|divider|StageOut[84]~196\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[84]~196_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Mod10|auto_generated|divider|divider|StageOut[136]~157_combout\) # 
-- ((\Mod10|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\ & !\Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\,
	datab => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datac => \Mod10|auto_generated|divider|divider|StageOut[136]~157_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[84]~196_combout\);

-- Location: LCCOMB_X20_Y13_N16
\Mod11|auto_generated|divider|divider|StageOut[97]~197\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[97]~197_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\Mod11|auto_generated|divider|divider|StageOut[84]~196_combout\) # 
-- ((!\Mod11|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \Mod11|auto_generated|divider|divider|add_sub_7_result_int[0]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \Mod11|auto_generated|divider|divider|add_sub_7_result_int[0]~14_combout\,
	datac => \Mod11|auto_generated|divider|divider|StageOut[84]~196_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[97]~197_combout\);

-- Location: LCCOMB_X21_Y11_N8
\Mod11|auto_generated|divider|divider|add_sub_9_result_int[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ = (((\Mod11|auto_generated|divider|divider|StageOut[97]~139_combout\) # (\Mod11|auto_generated|divider|divider|StageOut[97]~197_combout\)))
-- \Mod11|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ = CARRY((\Mod11|auto_generated|divider|divider|StageOut[97]~139_combout\) # (\Mod11|auto_generated|divider|divider|StageOut[97]~197_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|StageOut[97]~139_combout\,
	datab => \Mod11|auto_generated|divider|divider|StageOut[97]~197_combout\,
	datad => VCC,
	combout => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	cout => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[2]~1\);

-- Location: LCCOMB_X21_Y11_N12
\Mod11|auto_generated|divider|divider|add_sub_9_result_int[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & ((((\Mod11|auto_generated|divider|divider|StageOut[99]~195_combout\) # 
-- (\Mod11|auto_generated|divider|divider|StageOut[99]~135_combout\))))) # (!\Mod11|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & ((\Mod11|auto_generated|divider|divider|StageOut[99]~195_combout\) # 
-- ((\Mod11|auto_generated|divider|divider|StageOut[99]~135_combout\) # (GND))))
-- \Mod11|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ = CARRY((\Mod11|auto_generated|divider|divider|StageOut[99]~195_combout\) # ((\Mod11|auto_generated|divider|divider|StageOut[99]~135_combout\) # 
-- (!\Mod11|auto_generated|divider|divider|add_sub_9_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|StageOut[99]~195_combout\,
	datab => \Mod11|auto_generated|divider|divider|StageOut[99]~135_combout\,
	datad => VCC,
	cin => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[3]~3\,
	combout => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	cout => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[4]~5\);

-- Location: LCCOMB_X21_Y11_N18
\Mod11|auto_generated|divider|divider|add_sub_9_result_int[7]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ & (((\Mod11|auto_generated|divider|divider|StageOut[102]~192_combout\) # 
-- (\Mod11|auto_generated|divider|divider|StageOut[102]~132_combout\)))) # (!\Mod11|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ & (!\Mod11|auto_generated|divider|divider|StageOut[102]~192_combout\ & 
-- (!\Mod11|auto_generated|divider|divider|StageOut[102]~132_combout\)))
-- \Mod11|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ = CARRY((!\Mod11|auto_generated|divider|divider|StageOut[102]~192_combout\ & (!\Mod11|auto_generated|divider|divider|StageOut[102]~132_combout\ & 
-- !\Mod11|auto_generated|divider|divider|add_sub_9_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|StageOut[102]~192_combout\,
	datab => \Mod11|auto_generated|divider|divider|StageOut[102]~132_combout\,
	datad => VCC,
	cin => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[6]~9\,
	combout => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	cout => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[7]~11\);

-- Location: LCCOMB_X21_Y11_N20
\Mod11|auto_generated|divider|divider|add_sub_9_result_int[8]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ & ((((\Mod11|auto_generated|divider|divider|StageOut[103]~131_combout\) # 
-- (\Mod11|auto_generated|divider|divider|StageOut[103]~191_combout\))))) # (!\Mod11|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ & ((\Mod11|auto_generated|divider|divider|StageOut[103]~131_combout\) # 
-- ((\Mod11|auto_generated|divider|divider|StageOut[103]~191_combout\) # (GND))))
-- \Mod11|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ = CARRY((\Mod11|auto_generated|divider|divider|StageOut[103]~131_combout\) # ((\Mod11|auto_generated|divider|divider|StageOut[103]~191_combout\) # 
-- (!\Mod11|auto_generated|divider|divider|add_sub_9_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|StageOut[103]~131_combout\,
	datab => \Mod11|auto_generated|divider|divider|StageOut[103]~191_combout\,
	datad => VCC,
	cin => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[7]~11\,
	combout => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	cout => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[8]~13\);

-- Location: LCCOMB_X21_Y11_N22
\Mod11|auto_generated|divider|divider|add_sub_9_result_int[9]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ & (((\Mod11|auto_generated|divider|divider|StageOut[104]~130_combout\) # 
-- (\Mod11|auto_generated|divider|divider|StageOut[104]~190_combout\)))) # (!\Mod11|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ & (!\Mod11|auto_generated|divider|divider|StageOut[104]~130_combout\ & 
-- (!\Mod11|auto_generated|divider|divider|StageOut[104]~190_combout\)))
-- \Mod11|auto_generated|divider|divider|add_sub_9_result_int[9]~15\ = CARRY((!\Mod11|auto_generated|divider|divider|StageOut[104]~130_combout\ & (!\Mod11|auto_generated|divider|divider|StageOut[104]~190_combout\ & 
-- !\Mod11|auto_generated|divider|divider|add_sub_9_result_int[8]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|StageOut[104]~130_combout\,
	datab => \Mod11|auto_generated|divider|divider|StageOut[104]~190_combout\,
	datad => VCC,
	cin => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[8]~13\,
	combout => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	cout => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[9]~15\);

-- Location: LCCOMB_X21_Y11_N24
\Mod11|auto_generated|divider|divider|add_sub_9_result_int[10]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ = \Mod11|auto_generated|divider|divider|add_sub_9_result_int[9]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[9]~15\,
	combout => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\);

-- Location: LCCOMB_X21_Y10_N24
\Mod11|auto_generated|divider|divider|StageOut[117]~140\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[117]~140_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & !\Mod11|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[117]~140_combout\);

-- Location: LCCOMB_X21_Y12_N18
\Mod11|auto_generated|divider|divider|StageOut[116]~199\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[116]~199_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\Mod11|auto_generated|divider|divider|StageOut[103]~191_combout\) # 
-- ((!\Mod11|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \Mod11|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datab => \Mod11|auto_generated|divider|divider|StageOut[103]~191_combout\,
	datac => \Mod11|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[116]~199_combout\);

-- Location: LCCOMB_X21_Y10_N28
\Mod11|auto_generated|divider|divider|StageOut[115]~142\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[115]~142_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ & !\Mod11|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[115]~142_combout\);

-- Location: LCCOMB_X22_Y11_N20
\Mod11|auto_generated|divider|divider|StageOut[101]~193\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[101]~193_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\Mod11|auto_generated|divider|divider|StageOut[88]~184_combout\) # 
-- ((!\Mod11|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \Mod11|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \Mod11|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datac => \Mod11|auto_generated|divider|divider|StageOut[88]~184_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[101]~193_combout\);

-- Location: LCCOMB_X22_Y11_N6
\Mod11|auto_generated|divider|divider|StageOut[114]~201\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[114]~201_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\Mod11|auto_generated|divider|divider|StageOut[101]~193_combout\) # 
-- ((\Mod11|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ & !\Mod11|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	datab => \Mod11|auto_generated|divider|divider|StageOut[101]~193_combout\,
	datac => \Mod11|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[114]~201_combout\);

-- Location: LCCOMB_X20_Y10_N4
\Mod11|auto_generated|divider|divider|StageOut[113]~202\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[113]~202_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\Mod11|auto_generated|divider|divider|StageOut[100]~194_combout\) # 
-- ((!\Mod11|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \Mod11|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datab => \Mod11|auto_generated|divider|divider|StageOut[100]~194_combout\,
	datac => \Mod11|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[113]~202_combout\);

-- Location: LCCOMB_X21_Y10_N20
\Mod11|auto_generated|divider|divider|StageOut[112]~145\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[112]~145_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ & !\Mod11|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[112]~145_combout\);

-- Location: LCCOMB_X22_Y11_N28
\Mod11|auto_generated|divider|divider|StageOut[111]~204\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[111]~204_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\Mod11|auto_generated|divider|divider|StageOut[98]~136_combout\) # 
-- ((\Mod11|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ & !\Mod11|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	datab => \Mod11|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \Mod11|auto_generated|divider|divider|StageOut[98]~136_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[111]~204_combout\);

-- Location: LCCOMB_X20_Y13_N10
\Mod11|auto_generated|divider|divider|StageOut[84]~138\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[84]~138_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_7_result_int[0]~14_combout\ & !\Mod11|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod11|auto_generated|divider|divider|add_sub_7_result_int[0]~14_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[84]~138_combout\);

-- Location: LCCOMB_X20_Y13_N22
\Mod11|auto_generated|divider|divider|add_sub_8_result_int[1]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\ = (\Mod11|auto_generated|divider|divider|StageOut[84]~196_combout\) # (\Mod11|auto_generated|divider|divider|StageOut[84]~138_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod11|auto_generated|divider|divider|StageOut[84]~196_combout\,
	datad => \Mod11|auto_generated|divider|divider|StageOut[84]~138_combout\,
	combout => \Mod11|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\);

-- Location: LCCOMB_X20_Y13_N6
\Mod11|auto_generated|divider|divider|StageOut[110]~205\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[110]~205_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\Mod11|auto_generated|divider|divider|StageOut[97]~197_combout\) # 
-- ((!\Mod11|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \Mod11|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datab => \Mod11|auto_generated|divider|divider|StageOut[97]~197_combout\,
	datac => \Mod11|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[110]~205_combout\);

-- Location: LCCOMB_X16_Y11_N14
\Mod10|auto_generated|divider|divider|StageOut[135]~158\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|StageOut[135]~158_combout\ = (\Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & ((\Mod10|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & (nyear(3))) # 
-- (!\Mod10|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\Mod10|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nyear(3),
	datab => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\,
	datac => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datad => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \Mod10|auto_generated|divider|divider|StageOut[135]~158_combout\);

-- Location: LCCOMB_X16_Y11_N10
\Mod10|auto_generated|divider|divider|StageOut[135]~131\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|StageOut[135]~131_combout\ = (!\Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & \Mod10|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datad => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\,
	combout => \Mod10|auto_generated|divider|divider|StageOut[135]~131_combout\);

-- Location: LCCOMB_X16_Y11_N30
\Mod11|auto_generated|divider|divider|add_sub_8_result_int[0]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\ = (\Mod10|auto_generated|divider|divider|StageOut[135]~158_combout\) # (\Mod10|auto_generated|divider|divider|StageOut[135]~131_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod10|auto_generated|divider|divider|StageOut[135]~158_combout\,
	datad => \Mod10|auto_generated|divider|divider|StageOut[135]~131_combout\,
	combout => \Mod11|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\);

-- Location: LCCOMB_X19_Y10_N4
\Mod11|auto_generated|divider|divider|StageOut[96]~148\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[96]~148_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\ & !\Mod11|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod11|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[96]~148_combout\);

-- Location: LCCOMB_X16_Y11_N24
\Mod11|auto_generated|divider|divider|StageOut[96]~206\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[96]~206_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\Mod10|auto_generated|divider|divider|StageOut[135]~158_combout\) # 
-- ((!\Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & \Mod10|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datab => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\,
	datac => \Mod10|auto_generated|divider|divider|StageOut[135]~158_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[96]~206_combout\);

-- Location: LCCOMB_X19_Y10_N14
\Mod11|auto_generated|divider|divider|add_sub_9_result_int[1]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\ = (\Mod11|auto_generated|divider|divider|StageOut[96]~148_combout\) # (\Mod11|auto_generated|divider|divider|StageOut[96]~206_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod11|auto_generated|divider|divider|StageOut[96]~148_combout\,
	datad => \Mod11|auto_generated|divider|divider|StageOut[96]~206_combout\,
	combout => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\);

-- Location: LCCOMB_X19_Y10_N18
\Mod11|auto_generated|divider|divider|StageOut[109]~149\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[109]~149_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\ & !\Mod11|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[109]~149_combout\);

-- Location: LCCOMB_X21_Y10_N0
\Mod11|auto_generated|divider|divider|add_sub_10_result_int[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ = (((\Mod11|auto_generated|divider|divider|StageOut[109]~207_combout\) # (\Mod11|auto_generated|divider|divider|StageOut[109]~149_combout\)))
-- \Mod11|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ = CARRY((\Mod11|auto_generated|divider|divider|StageOut[109]~207_combout\) # (\Mod11|auto_generated|divider|divider|StageOut[109]~149_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|StageOut[109]~207_combout\,
	datab => \Mod11|auto_generated|divider|divider|StageOut[109]~149_combout\,
	datad => VCC,
	combout => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	cout => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[2]~1\);

-- Location: LCCOMB_X21_Y10_N4
\Mod11|auto_generated|divider|divider|add_sub_10_result_int[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ & ((((\Mod11|auto_generated|divider|divider|StageOut[111]~146_combout\) # 
-- (\Mod11|auto_generated|divider|divider|StageOut[111]~204_combout\))))) # (!\Mod11|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ & ((\Mod11|auto_generated|divider|divider|StageOut[111]~146_combout\) # 
-- ((\Mod11|auto_generated|divider|divider|StageOut[111]~204_combout\) # (GND))))
-- \Mod11|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ = CARRY((\Mod11|auto_generated|divider|divider|StageOut[111]~146_combout\) # ((\Mod11|auto_generated|divider|divider|StageOut[111]~204_combout\) # 
-- (!\Mod11|auto_generated|divider|divider|add_sub_10_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|StageOut[111]~146_combout\,
	datab => \Mod11|auto_generated|divider|divider|StageOut[111]~204_combout\,
	datad => VCC,
	cin => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[3]~3\,
	combout => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	cout => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[4]~5\);

-- Location: LCCOMB_X21_Y10_N6
\Mod11|auto_generated|divider|divider|add_sub_10_result_int[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ = (\Mod11|auto_generated|divider|divider|StageOut[112]~203_combout\ & (((!\Mod11|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)))) # 
-- (!\Mod11|auto_generated|divider|divider|StageOut[112]~203_combout\ & ((\Mod11|auto_generated|divider|divider|StageOut[112]~145_combout\ & (!\Mod11|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)) # 
-- (!\Mod11|auto_generated|divider|divider|StageOut[112]~145_combout\ & ((\Mod11|auto_generated|divider|divider|add_sub_10_result_int[4]~5\) # (GND)))))
-- \Mod11|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ = CARRY(((!\Mod11|auto_generated|divider|divider|StageOut[112]~203_combout\ & !\Mod11|auto_generated|divider|divider|StageOut[112]~145_combout\)) # 
-- (!\Mod11|auto_generated|divider|divider|add_sub_10_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|StageOut[112]~203_combout\,
	datab => \Mod11|auto_generated|divider|divider|StageOut[112]~145_combout\,
	datad => VCC,
	cin => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[4]~5\,
	combout => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	cout => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[5]~7\);

-- Location: LCCOMB_X21_Y10_N8
\Mod11|auto_generated|divider|divider|add_sub_10_result_int[6]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & (((\Mod11|auto_generated|divider|divider|StageOut[113]~144_combout\) # 
-- (\Mod11|auto_generated|divider|divider|StageOut[113]~202_combout\)))) # (!\Mod11|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & ((((\Mod11|auto_generated|divider|divider|StageOut[113]~144_combout\) # 
-- (\Mod11|auto_generated|divider|divider|StageOut[113]~202_combout\)))))
-- \Mod11|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ = CARRY((!\Mod11|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & ((\Mod11|auto_generated|divider|divider|StageOut[113]~144_combout\) # 
-- (\Mod11|auto_generated|divider|divider|StageOut[113]~202_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|StageOut[113]~144_combout\,
	datab => \Mod11|auto_generated|divider|divider|StageOut[113]~202_combout\,
	datad => VCC,
	cin => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[5]~7\,
	combout => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	cout => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[6]~9\);

-- Location: LCCOMB_X21_Y10_N10
\Mod11|auto_generated|divider|divider|add_sub_10_result_int[7]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ & (((\Mod11|auto_generated|divider|divider|StageOut[114]~143_combout\) # 
-- (\Mod11|auto_generated|divider|divider|StageOut[114]~201_combout\)))) # (!\Mod11|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ & (!\Mod11|auto_generated|divider|divider|StageOut[114]~143_combout\ & 
-- (!\Mod11|auto_generated|divider|divider|StageOut[114]~201_combout\)))
-- \Mod11|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ = CARRY((!\Mod11|auto_generated|divider|divider|StageOut[114]~143_combout\ & (!\Mod11|auto_generated|divider|divider|StageOut[114]~201_combout\ & 
-- !\Mod11|auto_generated|divider|divider|add_sub_10_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|StageOut[114]~143_combout\,
	datab => \Mod11|auto_generated|divider|divider|StageOut[114]~201_combout\,
	datad => VCC,
	cin => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[6]~9\,
	combout => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	cout => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[7]~11\);

-- Location: LCCOMB_X21_Y10_N16
\Mod11|auto_generated|divider|divider|add_sub_10_result_int[10]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_10_result_int[9]~15\ & ((((\Mod11|auto_generated|divider|divider|StageOut[117]~198_combout\) # 
-- (\Mod11|auto_generated|divider|divider|StageOut[117]~140_combout\))))) # (!\Mod11|auto_generated|divider|divider|add_sub_10_result_int[9]~15\ & ((\Mod11|auto_generated|divider|divider|StageOut[117]~198_combout\) # 
-- ((\Mod11|auto_generated|divider|divider|StageOut[117]~140_combout\) # (GND))))
-- \Mod11|auto_generated|divider|divider|add_sub_10_result_int[10]~17\ = CARRY((\Mod11|auto_generated|divider|divider|StageOut[117]~198_combout\) # ((\Mod11|auto_generated|divider|divider|StageOut[117]~140_combout\) # 
-- (!\Mod11|auto_generated|divider|divider|add_sub_10_result_int[9]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|StageOut[117]~198_combout\,
	datab => \Mod11|auto_generated|divider|divider|StageOut[117]~140_combout\,
	datad => VCC,
	cin => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[9]~15\,
	combout => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\,
	cout => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[10]~17\);

-- Location: LCCOMB_X21_Y10_N18
\Mod11|auto_generated|divider|divider|add_sub_10_result_int[11]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ = !\Mod11|auto_generated|divider|divider|add_sub_10_result_int[10]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[10]~17\,
	combout => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\);

-- Location: LCCOMB_X20_Y10_N24
\Mod11|auto_generated|divider|divider|StageOut[130]~150\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[130]~150_combout\ = (!\Mod11|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \Mod11|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[130]~150_combout\);

-- Location: LCCOMB_X22_Y10_N28
\Mod11|auto_generated|divider|divider|StageOut[129]~151\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[129]~151_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & !\Mod11|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[129]~151_combout\);

-- Location: LCCOMB_X22_Y10_N2
\Mod11|auto_generated|divider|divider|StageOut[128]~152\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[128]~152_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & !\Mod11|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[128]~152_combout\);

-- Location: LCCOMB_X20_Y10_N6
\Mod11|auto_generated|divider|divider|StageOut[127]~153\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[127]~153_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\ & !\Mod11|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[127]~153_combout\);

-- Location: LCCOMB_X22_Y10_N26
\Mod11|auto_generated|divider|divider|StageOut[126]~154\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[126]~154_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ & !\Mod11|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[126]~154_combout\);

-- Location: LCCOMB_X22_Y10_N0
\Mod11|auto_generated|divider|divider|StageOut[125]~155\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[125]~155_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ & !\Mod11|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[125]~155_combout\);

-- Location: LCCOMB_X22_Y11_N8
\Mod11|auto_generated|divider|divider|StageOut[124]~214\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[124]~214_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\Mod11|auto_generated|divider|divider|StageOut[111]~204_combout\) # 
-- ((\Mod11|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ & !\Mod11|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	datab => \Mod11|auto_generated|divider|divider|StageOut[111]~204_combout\,
	datac => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[124]~214_combout\);

-- Location: LCCOMB_X21_Y13_N4
\Mod11|auto_generated|divider|divider|StageOut[123]~215\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[123]~215_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\Mod11|auto_generated|divider|divider|StageOut[110]~205_combout\) # 
-- ((!\Mod11|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \Mod11|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datab => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	datac => \Mod11|auto_generated|divider|divider|StageOut[110]~205_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[123]~215_combout\);

-- Location: LCCOMB_X19_Y10_N28
\Mod11|auto_generated|divider|divider|StageOut[109]~207\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[109]~207_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\Mod11|auto_generated|divider|divider|StageOut[96]~206_combout\) # 
-- ((!\Mod11|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \Mod11|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|StageOut[96]~206_combout\,
	datab => \Mod11|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \Mod11|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[109]~207_combout\);

-- Location: LCCOMB_X19_Y10_N26
\Mod11|auto_generated|divider|divider|StageOut[122]~216\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[122]~216_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\Mod11|auto_generated|divider|divider|StageOut[109]~207_combout\) # 
-- ((\Mod11|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\ & !\Mod11|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\,
	datab => \Mod11|auto_generated|divider|divider|StageOut[109]~207_combout\,
	datac => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[122]~216_combout\);

-- Location: LCCOMB_X17_Y14_N12
\nyear[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- nyear(2) = (GLOBAL(\process_2~3clkctrl_outclk\) & (\nyear~10_combout\)) # (!GLOBAL(\process_2~3clkctrl_outclk\) & ((nyear(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nyear~10_combout\,
	datac => \process_2~3clkctrl_outclk\,
	datad => nyear(2),
	combout => nyear(2));

-- Location: LCCOMB_X15_Y13_N0
\Mod10|auto_generated|divider|divider|StageOut[108]~134\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|StageOut[108]~134_combout\ = (nyear(2) & !\Mod10|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => nyear(2),
	datad => \Mod10|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \Mod10|auto_generated|divider|divider|StageOut[108]~134_combout\);

-- Location: LCCOMB_X15_Y13_N14
\Mod10|auto_generated|divider|divider|StageOut[108]~133\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|StageOut[108]~133_combout\ = (nyear(2) & \Mod10|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => nyear(2),
	datad => \Mod10|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \Mod10|auto_generated|divider|divider|StageOut[108]~133_combout\);

-- Location: LCCOMB_X16_Y13_N28
\Mod10|auto_generated|divider|divider|add_sub_10_result_int[1]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\ = (\Mod10|auto_generated|divider|divider|StageOut[108]~134_combout\) # (\Mod10|auto_generated|divider|divider|StageOut[108]~133_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod10|auto_generated|divider|divider|StageOut[108]~134_combout\,
	datad => \Mod10|auto_generated|divider|divider|StageOut[108]~133_combout\,
	combout => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\);

-- Location: LCCOMB_X17_Y10_N4
\Mod10|auto_generated|divider|divider|StageOut[121]~135\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|StageOut[121]~135_combout\ = (!\Mod10|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \Mod10|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\,
	combout => \Mod10|auto_generated|divider|divider|StageOut[121]~135_combout\);

-- Location: LCCOMB_X17_Y10_N2
\Mod10|auto_generated|divider|divider|StageOut[121]~132\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|StageOut[121]~132_combout\ = (nyear(2) & \Mod10|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => nyear(2),
	datad => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \Mod10|auto_generated|divider|divider|StageOut[121]~132_combout\);

-- Location: LCCOMB_X17_Y10_N0
\Mod10|auto_generated|divider|divider|add_sub_11_result_int[2]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|add_sub_11_result_int[2]~20_combout\ = (\Mod10|auto_generated|divider|divider|StageOut[121]~135_combout\) # (\Mod10|auto_generated|divider|divider|StageOut[121]~132_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod10|auto_generated|divider|divider|StageOut[121]~135_combout\,
	datad => \Mod10|auto_generated|divider|divider|StageOut[121]~132_combout\,
	combout => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[2]~20_combout\);

-- Location: LCCOMB_X17_Y10_N26
\Mod10|auto_generated|divider|divider|StageOut[134]~159\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|StageOut[134]~159_combout\ = (\Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & ((\Mod10|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & (nyear(2))) # 
-- (!\Mod10|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\Mod10|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nyear(2),
	datab => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datad => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\,
	combout => \Mod10|auto_generated|divider|divider|StageOut[134]~159_combout\);

-- Location: LCCOMB_X17_Y10_N22
\Mod11|auto_generated|divider|divider|StageOut[108]~217\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[108]~217_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\Mod10|auto_generated|divider|divider|StageOut[134]~159_combout\) # 
-- ((!\Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & \Mod10|auto_generated|divider|divider|add_sub_11_result_int[2]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datab => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[2]~20_combout\,
	datac => \Mod10|auto_generated|divider|divider|StageOut[134]~159_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[108]~217_combout\);

-- Location: LCCOMB_X17_Y10_N28
\Mod11|auto_generated|divider|divider|StageOut[121]~218\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[121]~218_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\Mod11|auto_generated|divider|divider|StageOut[108]~217_combout\) # 
-- ((\Mod11|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\ & !\Mod11|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\,
	datab => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \Mod11|auto_generated|divider|divider|StageOut[108]~217_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[121]~218_combout\);

-- Location: LCCOMB_X22_Y10_N4
\Mod11|auto_generated|divider|divider|add_sub_11_result_int[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ = (((\Mod11|auto_generated|divider|divider|StageOut[121]~160_combout\) # (\Mod11|auto_generated|divider|divider|StageOut[121]~218_combout\)))
-- \Mod11|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ = CARRY((\Mod11|auto_generated|divider|divider|StageOut[121]~160_combout\) # (\Mod11|auto_generated|divider|divider|StageOut[121]~218_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|StageOut[121]~160_combout\,
	datab => \Mod11|auto_generated|divider|divider|StageOut[121]~218_combout\,
	datad => VCC,
	combout => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	cout => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[2]~1\);

-- Location: LCCOMB_X22_Y10_N6
\Mod11|auto_generated|divider|divider|add_sub_11_result_int[3]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ & (((\Mod11|auto_generated|divider|divider|StageOut[122]~158_combout\) # 
-- (\Mod11|auto_generated|divider|divider|StageOut[122]~216_combout\)))) # (!\Mod11|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ & (!\Mod11|auto_generated|divider|divider|StageOut[122]~158_combout\ & 
-- (!\Mod11|auto_generated|divider|divider|StageOut[122]~216_combout\)))
-- \Mod11|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ = CARRY((!\Mod11|auto_generated|divider|divider|StageOut[122]~158_combout\ & (!\Mod11|auto_generated|divider|divider|StageOut[122]~216_combout\ & 
-- !\Mod11|auto_generated|divider|divider|add_sub_11_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|StageOut[122]~158_combout\,
	datab => \Mod11|auto_generated|divider|divider|StageOut[122]~216_combout\,
	datad => VCC,
	cin => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[2]~1\,
	combout => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	cout => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[3]~3\);

-- Location: LCCOMB_X22_Y10_N8
\Mod11|auto_generated|divider|divider|add_sub_11_result_int[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ & ((((\Mod11|auto_generated|divider|divider|StageOut[123]~157_combout\) # 
-- (\Mod11|auto_generated|divider|divider|StageOut[123]~215_combout\))))) # (!\Mod11|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ & ((\Mod11|auto_generated|divider|divider|StageOut[123]~157_combout\) # 
-- ((\Mod11|auto_generated|divider|divider|StageOut[123]~215_combout\) # (GND))))
-- \Mod11|auto_generated|divider|divider|add_sub_11_result_int[4]~5\ = CARRY((\Mod11|auto_generated|divider|divider|StageOut[123]~157_combout\) # ((\Mod11|auto_generated|divider|divider|StageOut[123]~215_combout\) # 
-- (!\Mod11|auto_generated|divider|divider|add_sub_11_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|StageOut[123]~157_combout\,
	datab => \Mod11|auto_generated|divider|divider|StageOut[123]~215_combout\,
	datad => VCC,
	cin => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[3]~3\,
	combout => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	cout => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[4]~5\);

-- Location: LCCOMB_X22_Y10_N12
\Mod11|auto_generated|divider|divider|add_sub_11_result_int[6]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & (((\Mod11|auto_generated|divider|divider|StageOut[125]~213_combout\) # 
-- (\Mod11|auto_generated|divider|divider|StageOut[125]~155_combout\)))) # (!\Mod11|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & ((((\Mod11|auto_generated|divider|divider|StageOut[125]~213_combout\) # 
-- (\Mod11|auto_generated|divider|divider|StageOut[125]~155_combout\)))))
-- \Mod11|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ = CARRY((!\Mod11|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & ((\Mod11|auto_generated|divider|divider|StageOut[125]~213_combout\) # 
-- (\Mod11|auto_generated|divider|divider|StageOut[125]~155_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|StageOut[125]~213_combout\,
	datab => \Mod11|auto_generated|divider|divider|StageOut[125]~155_combout\,
	datad => VCC,
	cin => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[5]~7\,
	combout => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\,
	cout => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[6]~9\);

-- Location: LCCOMB_X22_Y10_N14
\Mod11|auto_generated|divider|divider|add_sub_11_result_int[7]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ & (((\Mod11|auto_generated|divider|divider|StageOut[126]~212_combout\) # 
-- (\Mod11|auto_generated|divider|divider|StageOut[126]~154_combout\)))) # (!\Mod11|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ & (!\Mod11|auto_generated|divider|divider|StageOut[126]~212_combout\ & 
-- (!\Mod11|auto_generated|divider|divider|StageOut[126]~154_combout\)))
-- \Mod11|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ = CARRY((!\Mod11|auto_generated|divider|divider|StageOut[126]~212_combout\ & (!\Mod11|auto_generated|divider|divider|StageOut[126]~154_combout\ & 
-- !\Mod11|auto_generated|divider|divider|add_sub_11_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|StageOut[126]~212_combout\,
	datab => \Mod11|auto_generated|divider|divider|StageOut[126]~154_combout\,
	datad => VCC,
	cin => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[6]~9\,
	combout => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\,
	cout => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[7]~11\);

-- Location: LCCOMB_X22_Y10_N16
\Mod11|auto_generated|divider|divider|add_sub_11_result_int[8]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ & ((((\Mod11|auto_generated|divider|divider|StageOut[127]~211_combout\) # 
-- (\Mod11|auto_generated|divider|divider|StageOut[127]~153_combout\))))) # (!\Mod11|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ & ((\Mod11|auto_generated|divider|divider|StageOut[127]~211_combout\) # 
-- ((\Mod11|auto_generated|divider|divider|StageOut[127]~153_combout\) # (GND))))
-- \Mod11|auto_generated|divider|divider|add_sub_11_result_int[8]~13\ = CARRY((\Mod11|auto_generated|divider|divider|StageOut[127]~211_combout\) # ((\Mod11|auto_generated|divider|divider|StageOut[127]~153_combout\) # 
-- (!\Mod11|auto_generated|divider|divider|add_sub_11_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|StageOut[127]~211_combout\,
	datab => \Mod11|auto_generated|divider|divider|StageOut[127]~153_combout\,
	datad => VCC,
	cin => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[7]~11\,
	combout => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	cout => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[8]~13\);

-- Location: LCCOMB_X22_Y10_N18
\Mod11|auto_generated|divider|divider|add_sub_11_result_int[9]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_11_result_int[8]~13\ & (((\Mod11|auto_generated|divider|divider|StageOut[128]~210_combout\) # 
-- (\Mod11|auto_generated|divider|divider|StageOut[128]~152_combout\)))) # (!\Mod11|auto_generated|divider|divider|add_sub_11_result_int[8]~13\ & (!\Mod11|auto_generated|divider|divider|StageOut[128]~210_combout\ & 
-- (!\Mod11|auto_generated|divider|divider|StageOut[128]~152_combout\)))
-- \Mod11|auto_generated|divider|divider|add_sub_11_result_int[9]~15\ = CARRY((!\Mod11|auto_generated|divider|divider|StageOut[128]~210_combout\ & (!\Mod11|auto_generated|divider|divider|StageOut[128]~152_combout\ & 
-- !\Mod11|auto_generated|divider|divider|add_sub_11_result_int[8]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|StageOut[128]~210_combout\,
	datab => \Mod11|auto_generated|divider|divider|StageOut[128]~152_combout\,
	datad => VCC,
	cin => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[8]~13\,
	combout => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	cout => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[9]~15\);

-- Location: LCCOMB_X22_Y10_N20
\Mod11|auto_generated|divider|divider|add_sub_11_result_int[10]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_11_result_int[9]~15\ & ((((\Mod11|auto_generated|divider|divider|StageOut[129]~209_combout\) # 
-- (\Mod11|auto_generated|divider|divider|StageOut[129]~151_combout\))))) # (!\Mod11|auto_generated|divider|divider|add_sub_11_result_int[9]~15\ & ((\Mod11|auto_generated|divider|divider|StageOut[129]~209_combout\) # 
-- ((\Mod11|auto_generated|divider|divider|StageOut[129]~151_combout\) # (GND))))
-- \Mod11|auto_generated|divider|divider|add_sub_11_result_int[10]~17\ = CARRY((\Mod11|auto_generated|divider|divider|StageOut[129]~209_combout\) # ((\Mod11|auto_generated|divider|divider|StageOut[129]~151_combout\) # 
-- (!\Mod11|auto_generated|divider|divider|add_sub_11_result_int[9]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|StageOut[129]~209_combout\,
	datab => \Mod11|auto_generated|divider|divider|StageOut[129]~151_combout\,
	datad => VCC,
	cin => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[9]~15\,
	combout => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\,
	cout => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[10]~17\);

-- Location: LCCOMB_X22_Y10_N22
\Mod11|auto_generated|divider|divider|add_sub_11_result_int[11]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_11_result_int[10]~17\ & (((\Mod11|auto_generated|divider|divider|StageOut[130]~208_combout\) # 
-- (\Mod11|auto_generated|divider|divider|StageOut[130]~150_combout\)))) # (!\Mod11|auto_generated|divider|divider|add_sub_11_result_int[10]~17\ & (!\Mod11|auto_generated|divider|divider|StageOut[130]~208_combout\ & 
-- (!\Mod11|auto_generated|divider|divider|StageOut[130]~150_combout\)))
-- \Mod11|auto_generated|divider|divider|add_sub_11_result_int[11]~19\ = CARRY((!\Mod11|auto_generated|divider|divider|StageOut[130]~208_combout\ & (!\Mod11|auto_generated|divider|divider|StageOut[130]~150_combout\ & 
-- !\Mod11|auto_generated|divider|divider|add_sub_11_result_int[10]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|StageOut[130]~208_combout\,
	datab => \Mod11|auto_generated|divider|divider|StageOut[130]~150_combout\,
	datad => VCC,
	cin => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[10]~17\,
	combout => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\,
	cout => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[11]~19\);

-- Location: LCCOMB_X22_Y10_N24
\Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ = \Mod11|auto_generated|divider|divider|add_sub_11_result_int[11]~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[11]~19\,
	combout => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\);

-- Location: LCCOMB_X12_Y17_N0
\year[1]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \year[1]~data_lut_combout\ = \year[1]~latch_combout\ $ (((\Equal0~0_combout\ & (\Add10~2_combout\ & \mon[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \year[1]~latch_combout\,
	datab => \Equal0~0_combout\,
	datac => \Add10~2_combout\,
	datad => \mon[3]~4_combout\,
	combout => \year[1]~data_lut_combout\);

-- Location: FF_X12_Y17_N1
\year[1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \year[1]~data_lut_combout\,
	clrn => \ALT_INV_setflag~clkctrl_outclk\,
	ena => \year[11]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \year[1]~_emulated_q\);

-- Location: LCCOMB_X12_Y17_N8
\setyear[1]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setyear[1]~latch_combout\ = (\sVALUE~input_o\ & ((\setyear[1]~latch_combout\))) # (!\sVALUE~input_o\ & (\year[1]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \year[1]~head_lut_combout\,
	datac => \sVALUE~input_o\,
	datad => \setyear[1]~latch_combout\,
	combout => \setyear[1]~latch_combout\);

-- Location: LCCOMB_X12_Y17_N30
\setyear[1]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setyear[1]~data_lut_combout\ = \setyear[1]~latch_combout\ $ (\Add28~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setyear[1]~latch_combout\,
	datac => \Add28~3_combout\,
	combout => \setyear[1]~data_lut_combout\);

-- Location: FF_X12_Y17_N3
\setyear[1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mSELECT~input_o\,
	asdata => \setyear[1]~data_lut_combout\,
	clrn => \sVALUE~input_o\,
	sload => VCC,
	ena => \setyear[11]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setyear[1]~_emulated_q\);

-- Location: LCCOMB_X12_Y17_N2
\setyear[1]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \setyear[1]~head_lut_combout\ = (\sVALUE~input_o\ & ((\setyear[1]~_emulated_q\ $ (\setyear[1]~latch_combout\)))) # (!\sVALUE~input_o\ & (\year[1]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \year[1]~head_lut_combout\,
	datab => \sVALUE~input_o\,
	datac => \setyear[1]~_emulated_q\,
	datad => \setyear[1]~latch_combout\,
	combout => \setyear[1]~head_lut_combout\);

-- Location: LCCOMB_X12_Y17_N26
\year[1]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \year[1]~latch_combout\ = (GLOBAL(\setflag~clkctrl_outclk\) & ((\setyear[1]~head_lut_combout\))) # (!GLOBAL(\setflag~clkctrl_outclk\) & (\year[1]~latch_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \year[1]~latch_combout\,
	datac => \setflag~clkctrl_outclk\,
	datad => \setyear[1]~head_lut_combout\,
	combout => \year[1]~latch_combout\);

-- Location: LCCOMB_X12_Y17_N10
\year[1]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \year[1]~head_lut_combout\ = (\setflag~combout\ & (\setyear[1]~head_lut_combout\)) # (!\setflag~combout\ & ((\year[1]~_emulated_q\ $ (\year[1]~latch_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setyear[1]~head_lut_combout\,
	datab => \year[1]~_emulated_q\,
	datac => \year[1]~latch_combout\,
	datad => \setflag~combout\,
	combout => \year[1]~head_lut_combout\);

-- Location: LCCOMB_X12_Y17_N6
\nyear~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nyear~11_combout\ = (\sVALUE~input_o\ & (\setyear[1]~head_lut_combout\)) # (!\sVALUE~input_o\ & ((\year[1]~head_lut_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setyear[1]~head_lut_combout\,
	datab => \year[1]~head_lut_combout\,
	datad => \sVALUE~input_o\,
	combout => \nyear~11_combout\);

-- Location: LCCOMB_X12_Y17_N22
\nyear[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- nyear(1) = (GLOBAL(\process_2~3clkctrl_outclk\) & ((\nyear~11_combout\))) # (!GLOBAL(\process_2~3clkctrl_outclk\) & (nyear(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nyear(1),
	datac => \nyear~11_combout\,
	datad => \process_2~3clkctrl_outclk\,
	combout => nyear(1));

-- Location: LCCOMB_X20_Y8_N26
\Mod10|auto_generated|divider|divider|StageOut[133]~139\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|StageOut[133]~139_combout\ = (\Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & nyear(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datad => nyear(1),
	combout => \Mod10|auto_generated|divider|divider|StageOut[133]~139_combout\);

-- Location: LCCOMB_X20_Y8_N20
\Mod10|auto_generated|divider|divider|StageOut[120]~140\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|StageOut[120]~140_combout\ = (\Mod10|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & nyear(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => nyear(1),
	combout => \Mod10|auto_generated|divider|divider|StageOut[120]~140_combout\);

-- Location: LCCOMB_X20_Y8_N10
\Mod10|auto_generated|divider|divider|StageOut[120]~141\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|StageOut[120]~141_combout\ = (!\Mod10|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & nyear(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => nyear(1),
	combout => \Mod10|auto_generated|divider|divider|StageOut[120]~141_combout\);

-- Location: LCCOMB_X20_Y8_N24
\Mod10|auto_generated|divider|divider|add_sub_11_result_int[1]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\ = (\Mod10|auto_generated|divider|divider|StageOut[120]~140_combout\) # (\Mod10|auto_generated|divider|divider|StageOut[120]~141_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod10|auto_generated|divider|divider|StageOut[120]~140_combout\,
	datad => \Mod10|auto_generated|divider|divider|StageOut[120]~141_combout\,
	combout => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\);

-- Location: LCCOMB_X20_Y8_N12
\Mod10|auto_generated|divider|divider|StageOut[133]~142\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|StageOut[133]~142_combout\ = (!\Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & \Mod10|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datad => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\,
	combout => \Mod10|auto_generated|divider|divider|StageOut[133]~142_combout\);

-- Location: LCCOMB_X20_Y8_N22
\Mod11|auto_generated|divider|divider|add_sub_10_result_int[0]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\ = (\Mod10|auto_generated|divider|divider|StageOut[133]~139_combout\) # (\Mod10|auto_generated|divider|divider|StageOut[133]~142_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod10|auto_generated|divider|divider|StageOut[133]~139_combout\,
	datad => \Mod10|auto_generated|divider|divider|StageOut[133]~142_combout\,
	combout => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\);

-- Location: LCCOMB_X20_Y8_N14
\Mod11|auto_generated|divider|divider|StageOut[120]~173\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[120]~173_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\ & !\Mod11|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[120]~173_combout\);

-- Location: LCCOMB_X20_Y8_N18
\Mod11|auto_generated|divider|divider|StageOut[120]~230\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[120]~230_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & ((nyear(1)))) # 
-- (!\Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & (\Mod10|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datab => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\,
	datac => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datad => nyear(1),
	combout => \Mod11|auto_generated|divider|divider|StageOut[120]~230_combout\);

-- Location: LCCOMB_X20_Y8_N8
\Mod11|auto_generated|divider|divider|add_sub_11_result_int[1]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|add_sub_11_result_int[1]~24_combout\ = (\Mod11|auto_generated|divider|divider|StageOut[120]~173_combout\) # (\Mod11|auto_generated|divider|divider|StageOut[120]~230_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod11|auto_generated|divider|divider|StageOut[120]~173_combout\,
	datad => \Mod11|auto_generated|divider|divider|StageOut[120]~230_combout\,
	combout => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[1]~24_combout\);

-- Location: LCCOMB_X21_Y12_N12
\Mod11|auto_generated|divider|divider|StageOut[130]~208\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[130]~208_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\Mod11|auto_generated|divider|divider|StageOut[117]~198_combout\) # 
-- ((!\Mod11|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \Mod11|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|StageOut[117]~198_combout\,
	datab => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[130]~208_combout\);

-- Location: LCCOMB_X21_Y12_N28
\Mod11|auto_generated|divider|divider|StageOut[143]~219\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[143]~219_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\Mod11|auto_generated|divider|divider|StageOut[130]~208_combout\) # 
-- ((!\Mod11|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \Mod11|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datab => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\,
	datac => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \Mod11|auto_generated|divider|divider|StageOut[130]~208_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[143]~219_combout\);

-- Location: LCCOMB_X23_Y9_N20
\Mod11|auto_generated|divider|divider|StageOut[143]~163\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[143]~163_combout\ = (!\Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \Mod11|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[143]~163_combout\);

-- Location: LCCOMB_X23_Y9_N14
\Mod11|auto_generated|divider|divider|StageOut[142]~164\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[142]~164_combout\ = (!\Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \Mod11|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[142]~164_combout\);

-- Location: LCCOMB_X20_Y10_N8
\Mod11|auto_generated|divider|divider|StageOut[128]~210\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[128]~210_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\Mod11|auto_generated|divider|divider|StageOut[115]~200_combout\) # 
-- ((!\Mod11|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \Mod11|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|StageOut[115]~200_combout\,
	datab => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[128]~210_combout\);

-- Location: LCCOMB_X20_Y10_N20
\Mod11|auto_generated|divider|divider|StageOut[141]~221\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[141]~221_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\Mod11|auto_generated|divider|divider|StageOut[128]~210_combout\) # 
-- ((\Mod11|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & !\Mod11|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datab => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \Mod11|auto_generated|divider|divider|StageOut[128]~210_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[141]~221_combout\);

-- Location: LCCOMB_X23_Y9_N24
\Mod12|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & (((\Mod11|auto_generated|divider|divider|StageOut[142]~220_combout\) # 
-- (\Mod11|auto_generated|divider|divider|StageOut[142]~164_combout\)))) # (!\Mod12|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & (!\Mod11|auto_generated|divider|divider|StageOut[142]~220_combout\ & 
-- (!\Mod11|auto_generated|divider|divider|StageOut[142]~164_combout\)))
-- \Mod12|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\Mod11|auto_generated|divider|divider|StageOut[142]~220_combout\ & (!\Mod11|auto_generated|divider|divider|StageOut[142]~164_combout\ & 
-- !\Mod12|auto_generated|divider|divider|add_sub_3_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|StageOut[142]~220_combout\,
	datab => \Mod11|auto_generated|divider|divider|StageOut[142]~164_combout\,
	datad => VCC,
	cin => \Mod12|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Mod12|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Mod12|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X23_Y9_N26
\Mod12|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & (((\Mod11|auto_generated|divider|divider|StageOut[143]~219_combout\) # 
-- (\Mod11|auto_generated|divider|divider|StageOut[143]~163_combout\)))) # (!\Mod12|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((((\Mod11|auto_generated|divider|divider|StageOut[143]~219_combout\) # 
-- (\Mod11|auto_generated|divider|divider|StageOut[143]~163_combout\)))))
-- \Mod12|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((!\Mod12|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((\Mod11|auto_generated|divider|divider|StageOut[143]~219_combout\) # 
-- (\Mod11|auto_generated|divider|divider|StageOut[143]~163_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|StageOut[143]~219_combout\,
	datab => \Mod11|auto_generated|divider|divider|StageOut[143]~163_combout\,
	datad => VCC,
	cin => \Mod12|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Mod12|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Mod12|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X23_Y9_N28
\Mod12|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Mod12|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod12|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Mod12|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X23_Y10_N0
\Mod12|auto_generated|divider|divider|StageOut[39]~184\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[39]~184_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod11|auto_generated|divider|divider|StageOut[143]~219_combout\) # 
-- ((\Mod11|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\ & !\Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\,
	datab => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \Mod11|auto_generated|divider|divider|StageOut[143]~219_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[39]~184_combout\);

-- Location: LCCOMB_X21_Y12_N26
\Mod11|auto_generated|divider|divider|StageOut[129]~209\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[129]~209_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\Mod11|auto_generated|divider|divider|StageOut[116]~199_combout\) # 
-- ((!\Mod11|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \Mod11|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datab => \Mod11|auto_generated|divider|divider|StageOut[116]~199_combout\,
	datac => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[129]~209_combout\);

-- Location: LCCOMB_X22_Y10_N30
\Mod11|auto_generated|divider|divider|StageOut[142]~220\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[142]~220_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\Mod11|auto_generated|divider|divider|StageOut[129]~209_combout\) # 
-- ((\Mod11|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & !\Mod11|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datab => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \Mod11|auto_generated|divider|divider|StageOut[129]~209_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[142]~220_combout\);

-- Location: LCCOMB_X23_Y10_N2
\Mod12|auto_generated|divider|divider|StageOut[38]~185\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[38]~185_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod11|auto_generated|divider|divider|StageOut[142]~220_combout\) # 
-- ((\Mod11|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\ & !\Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\,
	datab => \Mod11|auto_generated|divider|divider|StageOut[142]~220_combout\,
	datac => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[38]~185_combout\);

-- Location: LCCOMB_X23_Y10_N20
\Mod12|auto_generated|divider|divider|StageOut[37]~186\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[37]~186_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod11|auto_generated|divider|divider|StageOut[141]~221_combout\) # 
-- ((!\Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \Mod11|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|StageOut[141]~221_combout\,
	datab => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[37]~186_combout\);

-- Location: LCCOMB_X22_Y11_N30
\Mod11|auto_generated|divider|divider|StageOut[127]~211\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[127]~211_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\Mod11|auto_generated|divider|divider|StageOut[114]~201_combout\) # 
-- ((\Mod11|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ & !\Mod11|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	datab => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \Mod11|auto_generated|divider|divider|StageOut[114]~201_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[127]~211_combout\);

-- Location: LCCOMB_X22_Y11_N22
\Mod11|auto_generated|divider|divider|StageOut[140]~222\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[140]~222_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\Mod11|auto_generated|divider|divider|StageOut[127]~211_combout\) # 
-- ((\Mod11|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\ & !\Mod11|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	datab => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \Mod11|auto_generated|divider|divider|StageOut[127]~211_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[140]~222_combout\);

-- Location: LCCOMB_X22_Y11_N24
\Mod11|auto_generated|divider|divider|StageOut[140]~166\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[140]~166_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & !\Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[140]~166_combout\);

-- Location: LCCOMB_X22_Y11_N4
\Mod12|auto_generated|divider|divider|add_sub_3_result_int[0]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ = (\Mod11|auto_generated|divider|divider|StageOut[140]~222_combout\) # (\Mod11|auto_generated|divider|divider|StageOut[140]~166_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod11|auto_generated|divider|divider|StageOut[140]~222_combout\,
	datad => \Mod11|auto_generated|divider|divider|StageOut[140]~166_combout\,
	combout => \Mod12|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\);

-- Location: LCCOMB_X23_Y10_N28
\Mod12|auto_generated|divider|divider|StageOut[36]~123\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[36]~123_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ & !\Mod12|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod12|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[36]~123_combout\);

-- Location: LCCOMB_X23_Y10_N6
\Mod12|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Mod12|auto_generated|divider|divider|StageOut[36]~187_combout\) # (\Mod12|auto_generated|divider|divider|StageOut[36]~123_combout\)))
-- \Mod12|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Mod12|auto_generated|divider|divider|StageOut[36]~187_combout\) # (\Mod12|auto_generated|divider|divider|StageOut[36]~123_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|StageOut[36]~187_combout\,
	datab => \Mod12|auto_generated|divider|divider|StageOut[36]~123_combout\,
	datad => VCC,
	combout => \Mod12|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Mod12|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X23_Y10_N12
\Mod12|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (((\Mod12|auto_generated|divider|divider|StageOut[39]~120_combout\) # 
-- (\Mod12|auto_generated|divider|divider|StageOut[39]~184_combout\)))) # (!\Mod12|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (!\Mod12|auto_generated|divider|divider|StageOut[39]~120_combout\ & 
-- (!\Mod12|auto_generated|divider|divider|StageOut[39]~184_combout\)))
-- \Mod12|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY((!\Mod12|auto_generated|divider|divider|StageOut[39]~120_combout\ & (!\Mod12|auto_generated|divider|divider|StageOut[39]~184_combout\ & 
-- !\Mod12|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|StageOut[39]~120_combout\,
	datab => \Mod12|auto_generated|divider|divider|StageOut[39]~184_combout\,
	datad => VCC,
	cin => \Mod12|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \Mod12|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \Mod12|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X23_Y10_N14
\Mod12|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Mod12|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod12|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \Mod12|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X24_Y10_N4
\Mod12|auto_generated|divider|divider|StageOut[52]~188\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[52]~188_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod12|auto_generated|divider|divider|StageOut[39]~184_combout\) # 
-- ((\Mod12|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\Mod12|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|StageOut[39]~184_combout\,
	datab => \Mod12|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datac => \Mod12|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[52]~188_combout\);

-- Location: LCCOMB_X24_Y10_N2
\Mod12|auto_generated|divider|divider|StageOut[51]~125\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[51]~125_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Mod12|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[51]~125_combout\);

-- Location: LCCOMB_X24_Y10_N8
\Mod12|auto_generated|divider|divider|StageOut[50]~126\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[50]~126_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Mod12|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[50]~126_combout\);

-- Location: LCCOMB_X23_Y10_N30
\Mod12|auto_generated|divider|divider|StageOut[36]~187\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[36]~187_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod11|auto_generated|divider|divider|StageOut[140]~222_combout\) # 
-- ((\Mod11|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & !\Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datab => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \Mod11|auto_generated|divider|divider|StageOut[140]~222_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[36]~187_combout\);

-- Location: LCCOMB_X24_Y10_N0
\Mod12|auto_generated|divider|divider|StageOut[49]~191\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[49]~191_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod12|auto_generated|divider|divider|StageOut[36]~187_combout\) # 
-- ((\Mod12|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ & !\Mod12|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	datab => \Mod12|auto_generated|divider|divider|StageOut[36]~187_combout\,
	datac => \Mod12|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[49]~191_combout\);

-- Location: LCCOMB_X22_Y13_N8
\Mod11|auto_generated|divider|divider|StageOut[139]~223\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[139]~223_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\Mod11|auto_generated|divider|divider|StageOut[126]~212_combout\) # 
-- ((\Mod11|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ & !\Mod11|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|StageOut[126]~212_combout\,
	datab => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	datac => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[139]~223_combout\);

-- Location: LCCOMB_X23_Y10_N18
\Mod12|auto_generated|divider|divider|StageOut[48]~192\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[48]~192_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod11|auto_generated|divider|divider|StageOut[139]~223_combout\) # 
-- ((\Mod11|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\ & !\Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\,
	datab => \Mod11|auto_generated|divider|divider|StageOut[139]~223_combout\,
	datac => \Mod12|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[48]~192_combout\);

-- Location: LCCOMB_X24_Y10_N16
\Mod12|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Mod12|auto_generated|divider|divider|StageOut[48]~128_combout\) # (\Mod12|auto_generated|divider|divider|StageOut[48]~192_combout\)))
-- \Mod12|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Mod12|auto_generated|divider|divider|StageOut[48]~128_combout\) # (\Mod12|auto_generated|divider|divider|StageOut[48]~192_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|StageOut[48]~128_combout\,
	datab => \Mod12|auto_generated|divider|divider|StageOut[48]~192_combout\,
	datad => VCC,
	combout => \Mod12|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Mod12|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X24_Y10_N18
\Mod12|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Mod12|auto_generated|divider|divider|StageOut[49]~127_combout\) # 
-- (\Mod12|auto_generated|divider|divider|StageOut[49]~191_combout\)))) # (!\Mod12|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Mod12|auto_generated|divider|divider|StageOut[49]~127_combout\ & 
-- (!\Mod12|auto_generated|divider|divider|StageOut[49]~191_combout\)))
-- \Mod12|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Mod12|auto_generated|divider|divider|StageOut[49]~127_combout\ & (!\Mod12|auto_generated|divider|divider|StageOut[49]~191_combout\ & 
-- !\Mod12|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|StageOut[49]~127_combout\,
	datab => \Mod12|auto_generated|divider|divider|StageOut[49]~191_combout\,
	datad => VCC,
	cin => \Mod12|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Mod12|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Mod12|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X24_Y10_N20
\Mod12|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Mod12|auto_generated|divider|divider|StageOut[50]~190_combout\) # 
-- (\Mod12|auto_generated|divider|divider|StageOut[50]~126_combout\)))) # (!\Mod12|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Mod12|auto_generated|divider|divider|StageOut[50]~190_combout\) # 
-- (\Mod12|auto_generated|divider|divider|StageOut[50]~126_combout\)))))
-- \Mod12|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Mod12|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Mod12|auto_generated|divider|divider|StageOut[50]~190_combout\) # 
-- (\Mod12|auto_generated|divider|divider|StageOut[50]~126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|StageOut[50]~190_combout\,
	datab => \Mod12|auto_generated|divider|divider|StageOut[50]~126_combout\,
	datad => VCC,
	cin => \Mod12|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Mod12|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Mod12|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X24_Y10_N26
\Mod12|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\Mod12|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod12|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \Mod12|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X27_Y10_N10
\Mod12|auto_generated|divider|divider|StageOut[65]~193\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[65]~193_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod12|auto_generated|divider|divider|StageOut[52]~188_combout\) # 
-- ((!\Mod12|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod12|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Mod12|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datac => \Mod12|auto_generated|divider|divider|StageOut[52]~188_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[65]~193_combout\);

-- Location: LCCOMB_X23_Y10_N16
\Mod12|auto_generated|divider|divider|StageOut[51]~189\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[51]~189_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod12|auto_generated|divider|divider|StageOut[38]~185_combout\) # 
-- ((!\Mod12|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Mod12|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Mod12|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datac => \Mod12|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod12|auto_generated|divider|divider|StageOut[38]~185_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[51]~189_combout\);

-- Location: LCCOMB_X26_Y10_N4
\Mod12|auto_generated|divider|divider|StageOut[64]~194\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[64]~194_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod12|auto_generated|divider|divider|StageOut[51]~189_combout\) # 
-- ((\Mod12|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Mod12|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datab => \Mod12|auto_generated|divider|divider|StageOut[51]~189_combout\,
	datac => \Mod12|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[64]~194_combout\);

-- Location: LCCOMB_X26_Y10_N0
\Mod12|auto_generated|divider|divider|StageOut[63]~131\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[63]~131_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Mod12|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod12|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[63]~131_combout\);

-- Location: LCCOMB_X26_Y10_N14
\Mod12|auto_generated|divider|divider|StageOut[62]~132\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[62]~132_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Mod12|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod12|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[62]~132_combout\);

-- Location: LCCOMB_X26_Y10_N8
\Mod12|auto_generated|divider|divider|StageOut[61]~133\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[61]~133_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\Mod12|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod12|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[61]~133_combout\);

-- Location: LCCOMB_X24_Y13_N0
\Mod11|auto_generated|divider|divider|StageOut[138]~168\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[138]~168_combout\ = (!\Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \Mod11|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[138]~168_combout\);

-- Location: LCCOMB_X19_Y10_N22
\Mod10|auto_generated|divider|divider|StageOut[138]~128\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|StageOut[138]~128_combout\ = (!\Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & \Mod10|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datac => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\,
	combout => \Mod10|auto_generated|divider|divider|StageOut[138]~128_combout\);

-- Location: LCCOMB_X19_Y10_N0
\Mod11|auto_generated|divider|divider|add_sub_6_result_int[1]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\ = (\Mod10|auto_generated|divider|divider|StageOut[138]~128_combout\) # (\Mod10|auto_generated|divider|divider|StageOut[138]~148_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod10|auto_generated|divider|divider|StageOut[138]~128_combout\,
	datad => \Mod10|auto_generated|divider|divider|StageOut[138]~148_combout\,
	combout => \Mod11|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\);

-- Location: LCCOMB_X19_Y11_N14
\Mod11|auto_generated|divider|divider|StageOut[86]~186\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[86]~186_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Mod11|auto_generated|divider|divider|StageOut[73]~180_combout\) # 
-- ((!\Mod11|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \Mod11|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \Mod11|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\,
	datac => \Mod11|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Mod11|auto_generated|divider|divider|StageOut[73]~180_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[86]~186_combout\);

-- Location: LCCOMB_X20_Y10_N0
\Mod11|auto_generated|divider|divider|StageOut[99]~195\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[99]~195_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\Mod11|auto_generated|divider|divider|StageOut[86]~186_combout\) # 
-- ((\Mod11|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ & !\Mod11|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datab => \Mod11|auto_generated|divider|divider|StageOut[86]~186_combout\,
	datac => \Mod11|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[99]~195_combout\);

-- Location: LCCOMB_X20_Y10_N26
\Mod11|auto_generated|divider|divider|StageOut[112]~203\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[112]~203_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\Mod11|auto_generated|divider|divider|StageOut[99]~195_combout\) # 
-- ((\Mod11|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ & !\Mod11|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	datab => \Mod11|auto_generated|divider|divider|StageOut[99]~195_combout\,
	datac => \Mod11|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[112]~203_combout\);

-- Location: LCCOMB_X20_Y10_N30
\Mod11|auto_generated|divider|divider|StageOut[125]~213\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[125]~213_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\Mod11|auto_generated|divider|divider|StageOut[112]~203_combout\) # 
-- ((!\Mod11|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \Mod11|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datab => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	datac => \Mod11|auto_generated|divider|divider|StageOut[112]~203_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[125]~213_combout\);

-- Location: LCCOMB_X20_Y10_N22
\Mod11|auto_generated|divider|divider|StageOut[138]~224\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[138]~224_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\Mod11|auto_generated|divider|divider|StageOut[125]~213_combout\) # 
-- ((\Mod11|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ & !\Mod11|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	datab => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \Mod11|auto_generated|divider|divider|StageOut[125]~213_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[138]~224_combout\);

-- Location: LCCOMB_X24_Y13_N24
\Mod12|auto_generated|divider|divider|add_sub_5_result_int[0]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\ = (\Mod11|auto_generated|divider|divider|StageOut[138]~168_combout\) # (\Mod11|auto_generated|divider|divider|StageOut[138]~224_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod11|auto_generated|divider|divider|StageOut[138]~168_combout\,
	datad => \Mod11|auto_generated|divider|divider|StageOut[138]~224_combout\,
	combout => \Mod12|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\);

-- Location: LCCOMB_X26_Y10_N2
\Mod12|auto_generated|divider|divider|StageOut[60]~134\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[60]~134_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\ & !\Mod12|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod12|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[60]~134_combout\);

-- Location: LCCOMB_X26_Y10_N18
\Mod12|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Mod12|auto_generated|divider|divider|StageOut[61]~197_combout\) # 
-- (\Mod12|auto_generated|divider|divider|StageOut[61]~133_combout\)))) # (!\Mod12|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Mod12|auto_generated|divider|divider|StageOut[61]~197_combout\ & 
-- (!\Mod12|auto_generated|divider|divider|StageOut[61]~133_combout\)))
-- \Mod12|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Mod12|auto_generated|divider|divider|StageOut[61]~197_combout\ & (!\Mod12|auto_generated|divider|divider|StageOut[61]~133_combout\ & 
-- !\Mod12|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|StageOut[61]~197_combout\,
	datab => \Mod12|auto_generated|divider|divider|StageOut[61]~133_combout\,
	datad => VCC,
	cin => \Mod12|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Mod12|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Mod12|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X26_Y10_N22
\Mod12|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (((\Mod12|auto_generated|divider|divider|StageOut[63]~195_combout\) # 
-- (\Mod12|auto_generated|divider|divider|StageOut[63]~131_combout\)))) # (!\Mod12|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (!\Mod12|auto_generated|divider|divider|StageOut[63]~195_combout\ & 
-- (!\Mod12|auto_generated|divider|divider|StageOut[63]~131_combout\)))
-- \Mod12|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY((!\Mod12|auto_generated|divider|divider|StageOut[63]~195_combout\ & (!\Mod12|auto_generated|divider|divider|StageOut[63]~131_combout\ & 
-- !\Mod12|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|StageOut[63]~195_combout\,
	datab => \Mod12|auto_generated|divider|divider|StageOut[63]~131_combout\,
	datad => VCC,
	cin => \Mod12|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \Mod12|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \Mod12|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X26_Y10_N26
\Mod12|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (((\Mod12|auto_generated|divider|divider|StageOut[65]~129_combout\) # 
-- (\Mod12|auto_generated|divider|divider|StageOut[65]~193_combout\)))) # (!\Mod12|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (!\Mod12|auto_generated|divider|divider|StageOut[65]~129_combout\ & 
-- (!\Mod12|auto_generated|divider|divider|StageOut[65]~193_combout\)))
-- \Mod12|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ = CARRY((!\Mod12|auto_generated|divider|divider|StageOut[65]~129_combout\ & (!\Mod12|auto_generated|divider|divider|StageOut[65]~193_combout\ & 
-- !\Mod12|auto_generated|divider|divider|add_sub_6_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|StageOut[65]~129_combout\,
	datab => \Mod12|auto_generated|divider|divider|StageOut[65]~193_combout\,
	datad => VCC,
	cin => \Mod12|auto_generated|divider|divider|add_sub_6_result_int[5]~9\,
	combout => \Mod12|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	cout => \Mod12|auto_generated|divider|divider|add_sub_6_result_int[6]~11\);

-- Location: LCCOMB_X26_Y10_N28
\Mod12|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \Mod12|auto_generated|divider|divider|add_sub_6_result_int[6]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod12|auto_generated|divider|divider|add_sub_6_result_int[6]~11\,
	combout => \Mod12|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X29_Y10_N28
\Mod12|auto_generated|divider|divider|StageOut[78]~135\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[78]~135_combout\ = (!\Mod12|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod12|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod12|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[78]~135_combout\);

-- Location: LCCOMB_X27_Y10_N30
\Mod12|auto_generated|divider|divider|StageOut[77]~200\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[77]~200_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod12|auto_generated|divider|divider|StageOut[64]~194_combout\) # 
-- ((\Mod12|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & !\Mod12|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datab => \Mod12|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod12|auto_generated|divider|divider|StageOut[64]~194_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[77]~200_combout\);

-- Location: LCCOMB_X29_Y10_N24
\Mod12|auto_generated|divider|divider|StageOut[76]~137\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[76]~137_combout\ = (!\Mod12|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod12|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod12|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[76]~137_combout\);

-- Location: LCCOMB_X24_Y10_N28
\Mod12|auto_generated|divider|divider|StageOut[62]~196\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[62]~196_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod12|auto_generated|divider|divider|StageOut[49]~191_combout\) # 
-- ((!\Mod12|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod12|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Mod12|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datac => \Mod12|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod12|auto_generated|divider|divider|StageOut[49]~191_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[62]~196_combout\);

-- Location: LCCOMB_X28_Y10_N20
\Mod12|auto_generated|divider|divider|StageOut[75]~202\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[75]~202_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod12|auto_generated|divider|divider|StageOut[62]~196_combout\) # 
-- ((\Mod12|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Mod12|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datab => \Mod12|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod12|auto_generated|divider|divider|StageOut[62]~196_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[75]~202_combout\);

-- Location: LCCOMB_X29_Y10_N4
\Mod12|auto_generated|divider|divider|StageOut[74]~139\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[74]~139_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\Mod12|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod12|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[74]~139_combout\);

-- Location: LCCOMB_X29_Y10_N2
\Mod12|auto_generated|divider|divider|StageOut[73]~204\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[73]~204_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod12|auto_generated|divider|divider|StageOut[60]~198_combout\) # 
-- ((\Mod12|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\ & !\Mod12|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|StageOut[60]~198_combout\,
	datab => \Mod12|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\,
	datac => \Mod12|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[73]~204_combout\);

-- Location: LCCOMB_X23_Y11_N30
\Mod11|auto_generated|divider|divider|StageOut[137]~225\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[137]~225_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\Mod11|auto_generated|divider|divider|StageOut[124]~214_combout\) # 
-- ((!\Mod11|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \Mod11|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datab => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	datac => \Mod11|auto_generated|divider|divider|StageOut[124]~214_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[137]~225_combout\);

-- Location: LCCOMB_X26_Y10_N6
\Mod12|auto_generated|divider|divider|StageOut[72]~205\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[72]~205_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod11|auto_generated|divider|divider|StageOut[137]~225_combout\) # 
-- ((\Mod11|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ & !\Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	datab => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \Mod11|auto_generated|divider|divider|StageOut[137]~225_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[72]~205_combout\);

-- Location: LCCOMB_X29_Y10_N6
\Mod12|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\Mod12|auto_generated|divider|divider|StageOut[72]~141_combout\) # (\Mod12|auto_generated|divider|divider|StageOut[72]~205_combout\)))
-- \Mod12|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\Mod12|auto_generated|divider|divider|StageOut[72]~141_combout\) # (\Mod12|auto_generated|divider|divider|StageOut[72]~205_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|StageOut[72]~141_combout\,
	datab => \Mod12|auto_generated|divider|divider|StageOut[72]~205_combout\,
	datad => VCC,
	combout => \Mod12|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \Mod12|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X29_Y10_N12
\Mod12|auto_generated|divider|divider|add_sub_7_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (((\Mod12|auto_generated|divider|divider|StageOut[75]~138_combout\) # 
-- (\Mod12|auto_generated|divider|divider|StageOut[75]~202_combout\)))) # (!\Mod12|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (!\Mod12|auto_generated|divider|divider|StageOut[75]~138_combout\ & 
-- (!\Mod12|auto_generated|divider|divider|StageOut[75]~202_combout\)))
-- \Mod12|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ = CARRY((!\Mod12|auto_generated|divider|divider|StageOut[75]~138_combout\ & (!\Mod12|auto_generated|divider|divider|StageOut[75]~202_combout\ & 
-- !\Mod12|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|StageOut[75]~138_combout\,
	datab => \Mod12|auto_generated|divider|divider|StageOut[75]~202_combout\,
	datad => VCC,
	cin => \Mod12|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	combout => \Mod12|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	cout => \Mod12|auto_generated|divider|divider|add_sub_7_result_int[4]~7\);

-- Location: LCCOMB_X29_Y10_N14
\Mod12|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((((\Mod12|auto_generated|divider|divider|StageOut[76]~201_combout\) # 
-- (\Mod12|auto_generated|divider|divider|StageOut[76]~137_combout\))))) # (!\Mod12|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((\Mod12|auto_generated|divider|divider|StageOut[76]~201_combout\) # 
-- ((\Mod12|auto_generated|divider|divider|StageOut[76]~137_combout\) # (GND))))
-- \Mod12|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ = CARRY((\Mod12|auto_generated|divider|divider|StageOut[76]~201_combout\) # ((\Mod12|auto_generated|divider|divider|StageOut[76]~137_combout\) # 
-- (!\Mod12|auto_generated|divider|divider|add_sub_7_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|StageOut[76]~201_combout\,
	datab => \Mod12|auto_generated|divider|divider|StageOut[76]~137_combout\,
	datad => VCC,
	cin => \Mod12|auto_generated|divider|divider|add_sub_7_result_int[4]~7\,
	combout => \Mod12|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	cout => \Mod12|auto_generated|divider|divider|add_sub_7_result_int[5]~9\);

-- Location: LCCOMB_X29_Y10_N16
\Mod12|auto_generated|divider|divider|add_sub_7_result_int[6]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (((\Mod12|auto_generated|divider|divider|StageOut[77]~136_combout\) # 
-- (\Mod12|auto_generated|divider|divider|StageOut[77]~200_combout\)))) # (!\Mod12|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (!\Mod12|auto_generated|divider|divider|StageOut[77]~136_combout\ & 
-- (!\Mod12|auto_generated|divider|divider|StageOut[77]~200_combout\)))
-- \Mod12|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ = CARRY((!\Mod12|auto_generated|divider|divider|StageOut[77]~136_combout\ & (!\Mod12|auto_generated|divider|divider|StageOut[77]~200_combout\ & 
-- !\Mod12|auto_generated|divider|divider|add_sub_7_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|StageOut[77]~136_combout\,
	datab => \Mod12|auto_generated|divider|divider|StageOut[77]~200_combout\,
	datad => VCC,
	cin => \Mod12|auto_generated|divider|divider|add_sub_7_result_int[5]~9\,
	combout => \Mod12|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	cout => \Mod12|auto_generated|divider|divider|add_sub_7_result_int[6]~11\);

-- Location: LCCOMB_X29_Y10_N20
\Mod12|auto_generated|divider|divider|add_sub_7_result_int[8]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ = !\Mod12|auto_generated|divider|divider|add_sub_7_result_int[7]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod12|auto_generated|divider|divider|add_sub_7_result_int[7]~13\,
	combout => \Mod12|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\);

-- Location: LCCOMB_X27_Y10_N28
\Mod12|auto_generated|divider|divider|StageOut[91]~206\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[91]~206_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod12|auto_generated|divider|divider|StageOut[78]~199_combout\) # 
-- ((!\Mod12|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod12|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|StageOut[78]~199_combout\,
	datab => \Mod12|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \Mod12|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[91]~206_combout\);

-- Location: LCCOMB_X28_Y11_N24
\Mod12|auto_generated|divider|divider|StageOut[90]~143\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[90]~143_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & !\Mod12|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod12|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[90]~143_combout\);

-- Location: LCCOMB_X28_Y10_N4
\Mod12|auto_generated|divider|divider|StageOut[89]~208\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[89]~208_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod12|auto_generated|divider|divider|StageOut[76]~201_combout\) # 
-- ((\Mod12|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ & !\Mod12|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|StageOut[76]~201_combout\,
	datab => \Mod12|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datac => \Mod12|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[89]~208_combout\);

-- Location: LCCOMB_X28_Y10_N2
\Mod12|auto_generated|divider|divider|StageOut[88]~209\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[88]~209_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod12|auto_generated|divider|divider|StageOut[75]~202_combout\) # 
-- ((\Mod12|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\Mod12|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datab => \Mod12|auto_generated|divider|divider|StageOut[75]~202_combout\,
	datac => \Mod12|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[88]~209_combout\);

-- Location: LCCOMB_X22_Y13_N0
\Mod11|auto_generated|divider|divider|StageOut[139]~167\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[139]~167_combout\ = (!\Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \Mod11|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[139]~167_combout\);

-- Location: LCCOMB_X22_Y13_N28
\Mod12|auto_generated|divider|divider|add_sub_4_result_int[0]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ = (\Mod11|auto_generated|divider|divider|StageOut[139]~223_combout\) # (\Mod11|auto_generated|divider|divider|StageOut[139]~167_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod11|auto_generated|divider|divider|StageOut[139]~223_combout\,
	datad => \Mod11|auto_generated|divider|divider|StageOut[139]~167_combout\,
	combout => \Mod12|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\);

-- Location: LCCOMB_X26_Y10_N10
\Mod12|auto_generated|divider|divider|StageOut[61]~197\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[61]~197_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod12|auto_generated|divider|divider|StageOut[48]~192_combout\) # 
-- ((!\Mod12|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod12|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Mod12|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	datac => \Mod12|auto_generated|divider|divider|StageOut[48]~192_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[61]~197_combout\);

-- Location: LCCOMB_X28_Y10_N14
\Mod12|auto_generated|divider|divider|StageOut[74]~203\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[74]~203_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod12|auto_generated|divider|divider|StageOut[61]~197_combout\) # 
-- ((\Mod12|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\Mod12|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datab => \Mod12|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod12|auto_generated|divider|divider|StageOut[61]~197_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[74]~203_combout\);

-- Location: LCCOMB_X28_Y10_N0
\Mod12|auto_generated|divider|divider|StageOut[87]~210\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[87]~210_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod12|auto_generated|divider|divider|StageOut[74]~203_combout\) # 
-- ((\Mod12|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\Mod12|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datab => \Mod12|auto_generated|divider|divider|StageOut[74]~203_combout\,
	datac => \Mod12|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[87]~210_combout\);

-- Location: LCCOMB_X26_Y11_N28
\Mod12|auto_generated|divider|divider|StageOut[86]~211\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[86]~211_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod12|auto_generated|divider|divider|StageOut[73]~204_combout\) # 
-- ((\Mod12|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\Mod12|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datab => \Mod12|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \Mod12|auto_generated|divider|divider|StageOut[73]~204_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[86]~211_combout\);

-- Location: LCCOMB_X28_Y11_N28
\Mod12|auto_generated|divider|divider|StageOut[85]~148\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[85]~148_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ & !\Mod12|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod12|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[85]~148_combout\);

-- Location: LCCOMB_X21_Y13_N30
\Mod11|auto_generated|divider|divider|StageOut[136]~226\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[136]~226_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\Mod11|auto_generated|divider|divider|StageOut[123]~215_combout\) # 
-- ((\Mod11|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ & !\Mod11|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	datab => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \Mod11|auto_generated|divider|divider|StageOut[123]~215_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[136]~226_combout\);

-- Location: LCCOMB_X28_Y12_N8
\Mod12|auto_generated|divider|divider|StageOut[84]~213\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[84]~213_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod11|auto_generated|divider|divider|StageOut[136]~226_combout\) # 
-- ((!\Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \Mod11|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datab => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	datac => \Mod11|auto_generated|divider|divider|StageOut[136]~226_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[84]~213_combout\);

-- Location: LCCOMB_X28_Y11_N2
\Mod12|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\Mod12|auto_generated|divider|divider|StageOut[85]~212_combout\) # 
-- (\Mod12|auto_generated|divider|divider|StageOut[85]~148_combout\)))) # (!\Mod12|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\Mod12|auto_generated|divider|divider|StageOut[85]~212_combout\ & 
-- (!\Mod12|auto_generated|divider|divider|StageOut[85]~148_combout\)))
-- \Mod12|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\Mod12|auto_generated|divider|divider|StageOut[85]~212_combout\ & (!\Mod12|auto_generated|divider|divider|StageOut[85]~148_combout\ & 
-- !\Mod12|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|StageOut[85]~212_combout\,
	datab => \Mod12|auto_generated|divider|divider|StageOut[85]~148_combout\,
	datad => VCC,
	cin => \Mod12|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \Mod12|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \Mod12|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X28_Y11_N6
\Mod12|auto_generated|divider|divider|add_sub_8_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (((\Mod12|auto_generated|divider|divider|StageOut[87]~146_combout\) # 
-- (\Mod12|auto_generated|divider|divider|StageOut[87]~210_combout\)))) # (!\Mod12|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (!\Mod12|auto_generated|divider|divider|StageOut[87]~146_combout\ & 
-- (!\Mod12|auto_generated|divider|divider|StageOut[87]~210_combout\)))
-- \Mod12|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ = CARRY((!\Mod12|auto_generated|divider|divider|StageOut[87]~146_combout\ & (!\Mod12|auto_generated|divider|divider|StageOut[87]~210_combout\ & 
-- !\Mod12|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|StageOut[87]~146_combout\,
	datab => \Mod12|auto_generated|divider|divider|StageOut[87]~210_combout\,
	datad => VCC,
	cin => \Mod12|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	combout => \Mod12|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	cout => \Mod12|auto_generated|divider|divider|add_sub_8_result_int[4]~7\);

-- Location: LCCOMB_X28_Y11_N8
\Mod12|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & ((((\Mod12|auto_generated|divider|divider|StageOut[88]~145_combout\) # 
-- (\Mod12|auto_generated|divider|divider|StageOut[88]~209_combout\))))) # (!\Mod12|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & ((\Mod12|auto_generated|divider|divider|StageOut[88]~145_combout\) # 
-- ((\Mod12|auto_generated|divider|divider|StageOut[88]~209_combout\) # (GND))))
-- \Mod12|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ = CARRY((\Mod12|auto_generated|divider|divider|StageOut[88]~145_combout\) # ((\Mod12|auto_generated|divider|divider|StageOut[88]~209_combout\) # 
-- (!\Mod12|auto_generated|divider|divider|add_sub_8_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|StageOut[88]~145_combout\,
	datab => \Mod12|auto_generated|divider|divider|StageOut[88]~209_combout\,
	datad => VCC,
	cin => \Mod12|auto_generated|divider|divider|add_sub_8_result_int[4]~7\,
	combout => \Mod12|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	cout => \Mod12|auto_generated|divider|divider|add_sub_8_result_int[5]~9\);

-- Location: LCCOMB_X28_Y11_N10
\Mod12|auto_generated|divider|divider|add_sub_8_result_int[6]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & (((\Mod12|auto_generated|divider|divider|StageOut[89]~144_combout\) # 
-- (\Mod12|auto_generated|divider|divider|StageOut[89]~208_combout\)))) # (!\Mod12|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & (!\Mod12|auto_generated|divider|divider|StageOut[89]~144_combout\ & 
-- (!\Mod12|auto_generated|divider|divider|StageOut[89]~208_combout\)))
-- \Mod12|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ = CARRY((!\Mod12|auto_generated|divider|divider|StageOut[89]~144_combout\ & (!\Mod12|auto_generated|divider|divider|StageOut[89]~208_combout\ & 
-- !\Mod12|auto_generated|divider|divider|add_sub_8_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|StageOut[89]~144_combout\,
	datab => \Mod12|auto_generated|divider|divider|StageOut[89]~208_combout\,
	datad => VCC,
	cin => \Mod12|auto_generated|divider|divider|add_sub_8_result_int[5]~9\,
	combout => \Mod12|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	cout => \Mod12|auto_generated|divider|divider|add_sub_8_result_int[6]~11\);

-- Location: LCCOMB_X28_Y11_N12
\Mod12|auto_generated|divider|divider|add_sub_8_result_int[7]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & ((((\Mod12|auto_generated|divider|divider|StageOut[90]~207_combout\) # 
-- (\Mod12|auto_generated|divider|divider|StageOut[90]~143_combout\))))) # (!\Mod12|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & ((\Mod12|auto_generated|divider|divider|StageOut[90]~207_combout\) # 
-- ((\Mod12|auto_generated|divider|divider|StageOut[90]~143_combout\) # (GND))))
-- \Mod12|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ = CARRY((\Mod12|auto_generated|divider|divider|StageOut[90]~207_combout\) # ((\Mod12|auto_generated|divider|divider|StageOut[90]~143_combout\) # 
-- (!\Mod12|auto_generated|divider|divider|add_sub_8_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|StageOut[90]~207_combout\,
	datab => \Mod12|auto_generated|divider|divider|StageOut[90]~143_combout\,
	datad => VCC,
	cin => \Mod12|auto_generated|divider|divider|add_sub_8_result_int[6]~11\,
	combout => \Mod12|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	cout => \Mod12|auto_generated|divider|divider|add_sub_8_result_int[7]~13\);

-- Location: LCCOMB_X28_Y11_N16
\Mod12|auto_generated|divider|divider|add_sub_8_result_int[9]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ = \Mod12|auto_generated|divider|divider|add_sub_8_result_int[8]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod12|auto_generated|divider|divider|add_sub_8_result_int[8]~15\,
	combout => \Mod12|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\);

-- Location: LCCOMB_X27_Y10_N0
\Mod12|auto_generated|divider|divider|StageOut[104]~214\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[104]~214_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod12|auto_generated|divider|divider|StageOut[91]~206_combout\) # 
-- ((\Mod12|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ & !\Mod12|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	datab => \Mod12|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Mod12|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod12|auto_generated|divider|divider|StageOut[91]~206_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[104]~214_combout\);

-- Location: LCCOMB_X27_Y10_N2
\Mod12|auto_generated|divider|divider|StageOut[90]~207\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[90]~207_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod12|auto_generated|divider|divider|StageOut[77]~200_combout\) # 
-- ((\Mod12|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & !\Mod12|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \Mod12|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \Mod12|auto_generated|divider|divider|StageOut[77]~200_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[90]~207_combout\);

-- Location: LCCOMB_X27_Y10_N26
\Mod12|auto_generated|divider|divider|StageOut[103]~215\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[103]~215_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod12|auto_generated|divider|divider|StageOut[90]~207_combout\) # 
-- ((\Mod12|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & !\Mod12|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datab => \Mod12|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Mod12|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod12|auto_generated|divider|divider|StageOut[90]~207_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[103]~215_combout\);

-- Location: LCCOMB_X28_Y10_N22
\Mod12|auto_generated|divider|divider|StageOut[102]~216\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[102]~216_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod12|auto_generated|divider|divider|StageOut[89]~208_combout\) # 
-- ((!\Mod12|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod12|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \Mod12|auto_generated|divider|divider|StageOut[89]~208_combout\,
	datac => \Mod12|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[102]~216_combout\);

-- Location: LCCOMB_X27_Y11_N2
\Mod12|auto_generated|divider|divider|StageOut[101]~153\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[101]~153_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & !\Mod12|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod12|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[101]~153_combout\);

-- Location: LCCOMB_X27_Y11_N4
\Mod12|auto_generated|divider|divider|StageOut[100]~154\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[100]~154_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ & !\Mod12|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod12|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[100]~154_combout\);

-- Location: LCCOMB_X26_Y11_N20
\Mod12|auto_generated|divider|divider|StageOut[99]~219\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[99]~219_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod12|auto_generated|divider|divider|StageOut[86]~211_combout\) # 
-- ((\Mod12|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\Mod12|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datab => \Mod12|auto_generated|divider|divider|StageOut[86]~211_combout\,
	datac => \Mod12|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[99]~219_combout\);

-- Location: LCCOMB_X26_Y11_N6
\Mod12|auto_generated|divider|divider|StageOut[98]~156\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[98]~156_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & !\Mod12|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod12|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[98]~156_combout\);

-- Location: LCCOMB_X28_Y12_N12
\Mod11|auto_generated|divider|divider|StageOut[136]~170\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[136]~170_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ & !\Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[136]~170_combout\);

-- Location: LCCOMB_X28_Y12_N4
\Mod12|auto_generated|divider|divider|add_sub_7_result_int[0]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ = (\Mod11|auto_generated|divider|divider|StageOut[136]~226_combout\) # (\Mod11|auto_generated|divider|divider|StageOut[136]~170_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod11|auto_generated|divider|divider|StageOut[136]~226_combout\,
	datad => \Mod11|auto_generated|divider|divider|StageOut[136]~170_combout\,
	combout => \Mod12|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\);

-- Location: LCCOMB_X28_Y12_N30
\Mod12|auto_generated|divider|divider|StageOut[97]~221\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[97]~221_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod12|auto_generated|divider|divider|StageOut[84]~213_combout\) # 
-- ((!\Mod12|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod12|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \Mod12|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\,
	datac => \Mod12|auto_generated|divider|divider|StageOut[84]~213_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[97]~221_combout\);

-- Location: LCCOMB_X19_Y10_N8
\Mod11|auto_generated|divider|divider|StageOut[135]~227\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[135]~227_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\Mod11|auto_generated|divider|divider|StageOut[122]~216_combout\) # 
-- ((!\Mod11|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \Mod11|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|StageOut[122]~216_combout\,
	datab => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[135]~227_combout\);

-- Location: LCCOMB_X27_Y12_N6
\Mod11|auto_generated|divider|divider|StageOut[135]~171\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[135]~171_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ & !\Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[135]~171_combout\);

-- Location: LCCOMB_X27_Y12_N12
\Mod12|auto_generated|divider|divider|add_sub_8_result_int[0]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\ = (\Mod11|auto_generated|divider|divider|StageOut[135]~227_combout\) # (\Mod11|auto_generated|divider|divider|StageOut[135]~171_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod11|auto_generated|divider|divider|StageOut[135]~227_combout\,
	datad => \Mod11|auto_generated|divider|divider|StageOut[135]~171_combout\,
	combout => \Mod12|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\);

-- Location: LCCOMB_X27_Y12_N4
\Mod12|auto_generated|divider|divider|StageOut[96]~158\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[96]~158_combout\ = (!\Mod12|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod12|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod12|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[96]~158_combout\);

-- Location: LCCOMB_X27_Y11_N12
\Mod12|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\Mod12|auto_generated|divider|divider|StageOut[96]~222_combout\) # (\Mod12|auto_generated|divider|divider|StageOut[96]~158_combout\)))
-- \Mod12|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\Mod12|auto_generated|divider|divider|StageOut[96]~222_combout\) # (\Mod12|auto_generated|divider|divider|StageOut[96]~158_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|StageOut[96]~222_combout\,
	datab => \Mod12|auto_generated|divider|divider|StageOut[96]~158_combout\,
	datad => VCC,
	combout => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X27_Y11_N14
\Mod12|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\Mod12|auto_generated|divider|divider|StageOut[97]~157_combout\) # 
-- (\Mod12|auto_generated|divider|divider|StageOut[97]~221_combout\)))) # (!\Mod12|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\Mod12|auto_generated|divider|divider|StageOut[97]~157_combout\ & 
-- (!\Mod12|auto_generated|divider|divider|StageOut[97]~221_combout\)))
-- \Mod12|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\Mod12|auto_generated|divider|divider|StageOut[97]~157_combout\ & (!\Mod12|auto_generated|divider|divider|StageOut[97]~221_combout\ & 
-- !\Mod12|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|StageOut[97]~157_combout\,
	datab => \Mod12|auto_generated|divider|divider|StageOut[97]~221_combout\,
	datad => VCC,
	cin => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X27_Y11_N16
\Mod12|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\Mod12|auto_generated|divider|divider|StageOut[98]~220_combout\) # 
-- (\Mod12|auto_generated|divider|divider|StageOut[98]~156_combout\)))) # (!\Mod12|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\Mod12|auto_generated|divider|divider|StageOut[98]~220_combout\) # 
-- (\Mod12|auto_generated|divider|divider|StageOut[98]~156_combout\)))))
-- \Mod12|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\Mod12|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\Mod12|auto_generated|divider|divider|StageOut[98]~220_combout\) # 
-- (\Mod12|auto_generated|divider|divider|StageOut[98]~156_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|StageOut[98]~220_combout\,
	datab => \Mod12|auto_generated|divider|divider|StageOut[98]~156_combout\,
	datad => VCC,
	cin => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X27_Y11_N20
\Mod12|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((((\Mod12|auto_generated|divider|divider|StageOut[100]~218_combout\) # 
-- (\Mod12|auto_generated|divider|divider|StageOut[100]~154_combout\))))) # (!\Mod12|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((\Mod12|auto_generated|divider|divider|StageOut[100]~218_combout\) # 
-- ((\Mod12|auto_generated|divider|divider|StageOut[100]~154_combout\) # (GND))))
-- \Mod12|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ = CARRY((\Mod12|auto_generated|divider|divider|StageOut[100]~218_combout\) # ((\Mod12|auto_generated|divider|divider|StageOut[100]~154_combout\) # 
-- (!\Mod12|auto_generated|divider|divider|add_sub_9_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|StageOut[100]~218_combout\,
	datab => \Mod12|auto_generated|divider|divider|StageOut[100]~154_combout\,
	datad => VCC,
	cin => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[4]~7\,
	combout => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	cout => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[5]~9\);

-- Location: LCCOMB_X27_Y11_N22
\Mod12|auto_generated|divider|divider|add_sub_9_result_int[6]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & (((\Mod12|auto_generated|divider|divider|StageOut[101]~217_combout\) # 
-- (\Mod12|auto_generated|divider|divider|StageOut[101]~153_combout\)))) # (!\Mod12|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & (!\Mod12|auto_generated|divider|divider|StageOut[101]~217_combout\ & 
-- (!\Mod12|auto_generated|divider|divider|StageOut[101]~153_combout\)))
-- \Mod12|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ = CARRY((!\Mod12|auto_generated|divider|divider|StageOut[101]~217_combout\ & (!\Mod12|auto_generated|divider|divider|StageOut[101]~153_combout\ & 
-- !\Mod12|auto_generated|divider|divider|add_sub_9_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|StageOut[101]~217_combout\,
	datab => \Mod12|auto_generated|divider|divider|StageOut[101]~153_combout\,
	datad => VCC,
	cin => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[5]~9\,
	combout => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	cout => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[6]~11\);

-- Location: LCCOMB_X27_Y11_N24
\Mod12|auto_generated|divider|divider|add_sub_9_result_int[7]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((((\Mod12|auto_generated|divider|divider|StageOut[102]~152_combout\) # 
-- (\Mod12|auto_generated|divider|divider|StageOut[102]~216_combout\))))) # (!\Mod12|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((\Mod12|auto_generated|divider|divider|StageOut[102]~152_combout\) # 
-- ((\Mod12|auto_generated|divider|divider|StageOut[102]~216_combout\) # (GND))))
-- \Mod12|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ = CARRY((\Mod12|auto_generated|divider|divider|StageOut[102]~152_combout\) # ((\Mod12|auto_generated|divider|divider|StageOut[102]~216_combout\) # 
-- (!\Mod12|auto_generated|divider|divider|add_sub_9_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|StageOut[102]~152_combout\,
	datab => \Mod12|auto_generated|divider|divider|StageOut[102]~216_combout\,
	datad => VCC,
	cin => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[6]~11\,
	combout => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	cout => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[7]~13\);

-- Location: LCCOMB_X27_Y11_N30
\Mod12|auto_generated|divider|divider|add_sub_9_result_int[10]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ = !\Mod12|auto_generated|divider|divider|add_sub_9_result_int[9]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[9]~17\,
	combout => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\);

-- Location: LCCOMB_X27_Y10_N8
\Mod12|auto_generated|divider|divider|StageOut[117]~223\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[117]~223_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod12|auto_generated|divider|divider|StageOut[104]~214_combout\) # 
-- ((\Mod12|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ & !\Mod12|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	datab => \Mod12|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod12|auto_generated|divider|divider|StageOut[104]~214_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[117]~223_combout\);

-- Location: LCCOMB_X27_Y10_N14
\Mod12|auto_generated|divider|divider|StageOut[116]~224\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[116]~224_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod12|auto_generated|divider|divider|StageOut[103]~215_combout\) # 
-- ((!\Mod12|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod12|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|StageOut[103]~215_combout\,
	datab => \Mod12|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[116]~224_combout\);

-- Location: LCCOMB_X26_Y13_N0
\Mod12|auto_generated|divider|divider|StageOut[115]~161\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[115]~161_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ & !\Mod12|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[115]~161_combout\);

-- Location: LCCOMB_X26_Y13_N28
\Mod12|auto_generated|divider|divider|StageOut[114]~162\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[114]~162_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & !\Mod12|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[114]~162_combout\);

-- Location: LCCOMB_X28_Y10_N12
\Mod12|auto_generated|divider|divider|StageOut[113]~227\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[113]~227_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod12|auto_generated|divider|divider|StageOut[100]~218_combout\) # 
-- ((\Mod12|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ & !\Mod12|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|StageOut[100]~218_combout\,
	datab => \Mod12|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	datac => \Mod12|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[113]~227_combout\);

-- Location: LCCOMB_X26_Y11_N24
\Mod12|auto_generated|divider|divider|StageOut[112]~228\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[112]~228_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod12|auto_generated|divider|divider|StageOut[99]~219_combout\) # 
-- ((\Mod12|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ & !\Mod12|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datab => \Mod12|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod12|auto_generated|divider|divider|StageOut[99]~219_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[112]~228_combout\);

-- Location: LCCOMB_X26_Y11_N0
\Mod12|auto_generated|divider|divider|StageOut[111]~165\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[111]~165_combout\ = (!\Mod12|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod12|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[111]~165_combout\);

-- Location: LCCOMB_X26_Y11_N30
\Mod12|auto_generated|divider|divider|StageOut[110]~166\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[110]~166_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\Mod12|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datac => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[110]~166_combout\);

-- Location: LCCOMB_X27_Y11_N10
\Mod12|auto_generated|divider|divider|StageOut[96]~222\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[96]~222_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod11|auto_generated|divider|divider|StageOut[135]~227_combout\) # 
-- ((\Mod11|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ & !\Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|StageOut[135]~227_combout\,
	datab => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	datac => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[96]~222_combout\);

-- Location: LCCOMB_X27_Y12_N18
\Mod12|auto_generated|divider|divider|StageOut[109]~231\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[109]~231_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod12|auto_generated|divider|divider|StageOut[96]~222_combout\) # 
-- ((\Mod12|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\ & !\Mod12|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\,
	datab => \Mod12|auto_generated|divider|divider|StageOut[96]~222_combout\,
	datac => \Mod12|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[109]~231_combout\);

-- Location: LCCOMB_X17_Y10_N10
\Mod10|auto_generated|divider|divider|StageOut[134]~136\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|StageOut[134]~136_combout\ = (!\Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & \Mod10|auto_generated|divider|divider|add_sub_11_result_int[2]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datad => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[2]~20_combout\,
	combout => \Mod10|auto_generated|divider|divider|StageOut[134]~136_combout\);

-- Location: LCCOMB_X17_Y10_N30
\Mod11|auto_generated|divider|divider|add_sub_9_result_int[0]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\ = (\Mod10|auto_generated|divider|divider|StageOut[134]~159_combout\) # (\Mod10|auto_generated|divider|divider|StageOut[134]~136_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod10|auto_generated|divider|divider|StageOut[134]~159_combout\,
	datad => \Mod10|auto_generated|divider|divider|StageOut[134]~136_combout\,
	combout => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\);

-- Location: LCCOMB_X17_Y10_N20
\Mod11|auto_generated|divider|divider|StageOut[108]~159\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[108]~159_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\ & !\Mod11|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[108]~159_combout\);

-- Location: LCCOMB_X17_Y10_N8
\Mod11|auto_generated|divider|divider|add_sub_10_result_int[1]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\ = (\Mod11|auto_generated|divider|divider|StageOut[108]~217_combout\) # (\Mod11|auto_generated|divider|divider|StageOut[108]~159_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod11|auto_generated|divider|divider|StageOut[108]~217_combout\,
	datad => \Mod11|auto_generated|divider|divider|StageOut[108]~159_combout\,
	combout => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\);

-- Location: LCCOMB_X19_Y10_N30
\Mod11|auto_generated|divider|divider|StageOut[134]~228\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[134]~228_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\Mod11|auto_generated|divider|divider|StageOut[121]~218_combout\) # 
-- ((!\Mod11|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \Mod11|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|StageOut[121]~218_combout\,
	datab => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \Mod11|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[134]~228_combout\);

-- Location: LCCOMB_X26_Y12_N10
\Mod11|auto_generated|divider|divider|StageOut[134]~172\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[134]~172_combout\ = (!\Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \Mod11|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[134]~172_combout\);

-- Location: LCCOMB_X27_Y12_N10
\Mod12|auto_generated|divider|divider|add_sub_9_result_int[0]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\ = (\Mod11|auto_generated|divider|divider|StageOut[134]~228_combout\) # (\Mod11|auto_generated|divider|divider|StageOut[134]~172_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod11|auto_generated|divider|divider|StageOut[134]~228_combout\,
	datad => \Mod11|auto_generated|divider|divider|StageOut[134]~172_combout\,
	combout => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\);

-- Location: LCCOMB_X26_Y13_N24
\Mod12|auto_generated|divider|divider|StageOut[108]~168\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[108]~168_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\ & !\Mod12|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[108]~168_combout\);

-- Location: LCCOMB_X26_Y13_N4
\Mod12|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\Mod12|auto_generated|divider|divider|StageOut[109]~167_combout\) # 
-- (\Mod12|auto_generated|divider|divider|StageOut[109]~231_combout\)))) # (!\Mod12|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\Mod12|auto_generated|divider|divider|StageOut[109]~167_combout\ & 
-- (!\Mod12|auto_generated|divider|divider|StageOut[109]~231_combout\)))
-- \Mod12|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\Mod12|auto_generated|divider|divider|StageOut[109]~167_combout\ & (!\Mod12|auto_generated|divider|divider|StageOut[109]~231_combout\ & 
-- !\Mod12|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|StageOut[109]~167_combout\,
	datab => \Mod12|auto_generated|divider|divider|StageOut[109]~231_combout\,
	datad => VCC,
	cin => \Mod12|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \Mod12|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \Mod12|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X26_Y13_N18
\Mod12|auto_generated|divider|divider|add_sub_10_result_int[9]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ & ((((\Mod12|auto_generated|divider|divider|StageOut[116]~160_combout\) # 
-- (\Mod12|auto_generated|divider|divider|StageOut[116]~224_combout\))))) # (!\Mod12|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ & ((\Mod12|auto_generated|divider|divider|StageOut[116]~160_combout\) # 
-- ((\Mod12|auto_generated|divider|divider|StageOut[116]~224_combout\) # (GND))))
-- \Mod12|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ = CARRY((\Mod12|auto_generated|divider|divider|StageOut[116]~160_combout\) # ((\Mod12|auto_generated|divider|divider|StageOut[116]~224_combout\) # 
-- (!\Mod12|auto_generated|divider|divider|add_sub_10_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|StageOut[116]~160_combout\,
	datab => \Mod12|auto_generated|divider|divider|StageOut[116]~224_combout\,
	datad => VCC,
	cin => \Mod12|auto_generated|divider|divider|add_sub_10_result_int[8]~15\,
	combout => \Mod12|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	cout => \Mod12|auto_generated|divider|divider|add_sub_10_result_int[9]~17\);

-- Location: LCCOMB_X26_Y13_N20
\Mod12|auto_generated|divider|divider|add_sub_10_result_int[10]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ & (((\Mod12|auto_generated|divider|divider|StageOut[117]~159_combout\) # 
-- (\Mod12|auto_generated|divider|divider|StageOut[117]~223_combout\)))) # (!\Mod12|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ & (!\Mod12|auto_generated|divider|divider|StageOut[117]~159_combout\ & 
-- (!\Mod12|auto_generated|divider|divider|StageOut[117]~223_combout\)))
-- \Mod12|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ = CARRY((!\Mod12|auto_generated|divider|divider|StageOut[117]~159_combout\ & (!\Mod12|auto_generated|divider|divider|StageOut[117]~223_combout\ & 
-- !\Mod12|auto_generated|divider|divider|add_sub_10_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|StageOut[117]~159_combout\,
	datab => \Mod12|auto_generated|divider|divider|StageOut[117]~223_combout\,
	datad => VCC,
	cin => \Mod12|auto_generated|divider|divider|add_sub_10_result_int[9]~17\,
	combout => \Mod12|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	cout => \Mod12|auto_generated|divider|divider|add_sub_10_result_int[10]~19\);

-- Location: LCCOMB_X26_Y13_N22
\Mod12|auto_generated|divider|divider|add_sub_10_result_int[11]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ = \Mod12|auto_generated|divider|divider|add_sub_10_result_int[10]~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod12|auto_generated|divider|divider|add_sub_10_result_int[10]~19\,
	combout => \Mod12|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\);

-- Location: LCCOMB_X27_Y13_N20
\Mod12|auto_generated|divider|divider|StageOut[120]~243\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[120]~243_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod11|auto_generated|divider|divider|StageOut[133]~229_combout\) # 
-- ((!\Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \Mod11|auto_generated|divider|divider|add_sub_11_result_int[1]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|StageOut[133]~229_combout\,
	datab => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[1]~24_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[120]~243_combout\);

-- Location: LCCOMB_X28_Y13_N2
\Mod12|auto_generated|divider|divider|add_sub_11_result_int[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\ = (((\Mod12|auto_generated|divider|divider|StageOut[120]~179_combout\) # (\Mod12|auto_generated|divider|divider|StageOut[120]~243_combout\)))
-- \Mod12|auto_generated|divider|divider|add_sub_11_result_int[1]~3\ = CARRY((\Mod12|auto_generated|divider|divider|StageOut[120]~179_combout\) # (\Mod12|auto_generated|divider|divider|StageOut[120]~243_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|StageOut[120]~179_combout\,
	datab => \Mod12|auto_generated|divider|divider|StageOut[120]~243_combout\,
	datad => VCC,
	combout => \Mod12|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\,
	cout => \Mod12|auto_generated|divider|divider|add_sub_11_result_int[1]~3\);

-- Location: LCCOMB_X27_Y13_N30
\Mod12|auto_generated|divider|divider|StageOut[130]~169\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[130]~169_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ & !\Mod12|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod12|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[130]~169_combout\);

-- Location: LCCOMB_X27_Y13_N24
\Mod12|auto_generated|divider|divider|StageOut[129]~170\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[129]~170_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ & !\Mod12|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod12|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[129]~170_combout\);

-- Location: LCCOMB_X28_Y10_N28
\Mod12|auto_generated|divider|divider|StageOut[115]~225\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[115]~225_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod12|auto_generated|divider|divider|StageOut[102]~216_combout\) # 
-- ((\Mod12|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & !\Mod12|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|StageOut[102]~216_combout\,
	datab => \Mod12|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datac => \Mod12|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[115]~225_combout\);

-- Location: LCCOMB_X28_Y10_N18
\Mod12|auto_generated|divider|divider|StageOut[128]~235\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[128]~235_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod12|auto_generated|divider|divider|StageOut[115]~225_combout\) # 
-- ((!\Mod12|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod12|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \Mod12|auto_generated|divider|divider|StageOut[115]~225_combout\,
	datac => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[128]~235_combout\);

-- Location: LCCOMB_X28_Y10_N24
\Mod12|auto_generated|divider|divider|StageOut[101]~217\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[101]~217_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod12|auto_generated|divider|divider|StageOut[88]~209_combout\) # 
-- ((!\Mod12|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod12|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \Mod12|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	datac => \Mod12|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod12|auto_generated|divider|divider|StageOut[88]~209_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[101]~217_combout\);

-- Location: LCCOMB_X28_Y10_N30
\Mod12|auto_generated|divider|divider|StageOut[114]~226\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[114]~226_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod12|auto_generated|divider|divider|StageOut[101]~217_combout\) # 
-- ((\Mod12|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & !\Mod12|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datab => \Mod12|auto_generated|divider|divider|StageOut[101]~217_combout\,
	datac => \Mod12|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[114]~226_combout\);

-- Location: LCCOMB_X28_Y10_N8
\Mod12|auto_generated|divider|divider|StageOut[127]~236\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[127]~236_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod12|auto_generated|divider|divider|StageOut[114]~226_combout\) # 
-- ((!\Mod12|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod12|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datac => \Mod12|auto_generated|divider|divider|StageOut[114]~226_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[127]~236_combout\);

-- Location: LCCOMB_X28_Y10_N6
\Mod12|auto_generated|divider|divider|StageOut[126]~237\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[126]~237_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod12|auto_generated|divider|divider|StageOut[113]~227_combout\) # 
-- ((!\Mod12|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod12|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|StageOut[113]~227_combout\,
	datab => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[126]~237_combout\);

-- Location: LCCOMB_X27_Y13_N4
\Mod12|auto_generated|divider|divider|StageOut[125]~174\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[125]~174_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & !\Mod12|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[125]~174_combout\);

-- Location: LCCOMB_X27_Y13_N18
\Mod12|auto_generated|divider|divider|StageOut[124]~175\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[124]~175_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ & !\Mod12|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[124]~175_combout\);

-- Location: LCCOMB_X26_Y11_N2
\Mod12|auto_generated|divider|divider|StageOut[123]~240\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[123]~240_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod12|auto_generated|divider|divider|StageOut[110]~230_combout\) # 
-- ((\Mod12|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\Mod12|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|StageOut[110]~230_combout\,
	datab => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datac => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[123]~240_combout\);

-- Location: LCCOMB_X28_Y13_N0
\Mod12|auto_generated|divider|divider|StageOut[122]~177\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[122]~177_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ & !\Mod12|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod12|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[122]~177_combout\);

-- Location: LCCOMB_X27_Y13_N22
\Mod12|auto_generated|divider|divider|StageOut[121]~178\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[121]~178_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ & !\Mod12|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[121]~178_combout\);

-- Location: LCCOMB_X28_Y13_N8
\Mod12|auto_generated|divider|divider|add_sub_11_result_int[4]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_11_result_int[4]~9_cout\ = CARRY((!\Mod12|auto_generated|divider|divider|StageOut[123]~176_combout\ & (!\Mod12|auto_generated|divider|divider|StageOut[123]~240_combout\ & 
-- !\Mod12|auto_generated|divider|divider|add_sub_11_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|StageOut[123]~176_combout\,
	datab => \Mod12|auto_generated|divider|divider|StageOut[123]~240_combout\,
	datad => VCC,
	cin => \Mod12|auto_generated|divider|divider|add_sub_11_result_int[3]~7\,
	cout => \Mod12|auto_generated|divider|divider|add_sub_11_result_int[4]~9_cout\);

-- Location: LCCOMB_X28_Y13_N10
\Mod12|auto_generated|divider|divider|add_sub_11_result_int[5]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_11_result_int[5]~11_cout\ = CARRY((\Mod12|auto_generated|divider|divider|StageOut[124]~239_combout\) # ((\Mod12|auto_generated|divider|divider|StageOut[124]~175_combout\) # 
-- (!\Mod12|auto_generated|divider|divider|add_sub_11_result_int[4]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|StageOut[124]~239_combout\,
	datab => \Mod12|auto_generated|divider|divider|StageOut[124]~175_combout\,
	datad => VCC,
	cin => \Mod12|auto_generated|divider|divider|add_sub_11_result_int[4]~9_cout\,
	cout => \Mod12|auto_generated|divider|divider|add_sub_11_result_int[5]~11_cout\);

-- Location: LCCOMB_X28_Y13_N12
\Mod12|auto_generated|divider|divider|add_sub_11_result_int[6]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_11_result_int[6]~13_cout\ = CARRY((!\Mod12|auto_generated|divider|divider|StageOut[125]~238_combout\ & (!\Mod12|auto_generated|divider|divider|StageOut[125]~174_combout\ & 
-- !\Mod12|auto_generated|divider|divider|add_sub_11_result_int[5]~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|StageOut[125]~238_combout\,
	datab => \Mod12|auto_generated|divider|divider|StageOut[125]~174_combout\,
	datad => VCC,
	cin => \Mod12|auto_generated|divider|divider|add_sub_11_result_int[5]~11_cout\,
	cout => \Mod12|auto_generated|divider|divider|add_sub_11_result_int[6]~13_cout\);

-- Location: LCCOMB_X28_Y13_N14
\Mod12|auto_generated|divider|divider|add_sub_11_result_int[7]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_11_result_int[7]~15_cout\ = CARRY((\Mod12|auto_generated|divider|divider|StageOut[126]~173_combout\) # ((\Mod12|auto_generated|divider|divider|StageOut[126]~237_combout\) # 
-- (!\Mod12|auto_generated|divider|divider|add_sub_11_result_int[6]~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|StageOut[126]~173_combout\,
	datab => \Mod12|auto_generated|divider|divider|StageOut[126]~237_combout\,
	datad => VCC,
	cin => \Mod12|auto_generated|divider|divider|add_sub_11_result_int[6]~13_cout\,
	cout => \Mod12|auto_generated|divider|divider|add_sub_11_result_int[7]~15_cout\);

-- Location: LCCOMB_X28_Y13_N16
\Mod12|auto_generated|divider|divider|add_sub_11_result_int[8]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_11_result_int[8]~17_cout\ = CARRY((!\Mod12|auto_generated|divider|divider|StageOut[127]~172_combout\ & (!\Mod12|auto_generated|divider|divider|StageOut[127]~236_combout\ & 
-- !\Mod12|auto_generated|divider|divider|add_sub_11_result_int[7]~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|StageOut[127]~172_combout\,
	datab => \Mod12|auto_generated|divider|divider|StageOut[127]~236_combout\,
	datad => VCC,
	cin => \Mod12|auto_generated|divider|divider|add_sub_11_result_int[7]~15_cout\,
	cout => \Mod12|auto_generated|divider|divider|add_sub_11_result_int[8]~17_cout\);

-- Location: LCCOMB_X28_Y13_N18
\Mod12|auto_generated|divider|divider|add_sub_11_result_int[9]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_11_result_int[9]~19_cout\ = CARRY((\Mod12|auto_generated|divider|divider|StageOut[128]~171_combout\) # ((\Mod12|auto_generated|divider|divider|StageOut[128]~235_combout\) # 
-- (!\Mod12|auto_generated|divider|divider|add_sub_11_result_int[8]~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|StageOut[128]~171_combout\,
	datab => \Mod12|auto_generated|divider|divider|StageOut[128]~235_combout\,
	datad => VCC,
	cin => \Mod12|auto_generated|divider|divider|add_sub_11_result_int[8]~17_cout\,
	cout => \Mod12|auto_generated|divider|divider|add_sub_11_result_int[9]~19_cout\);

-- Location: LCCOMB_X28_Y13_N20
\Mod12|auto_generated|divider|divider|add_sub_11_result_int[10]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_11_result_int[10]~21_cout\ = CARRY((!\Mod12|auto_generated|divider|divider|StageOut[129]~234_combout\ & (!\Mod12|auto_generated|divider|divider|StageOut[129]~170_combout\ & 
-- !\Mod12|auto_generated|divider|divider|add_sub_11_result_int[9]~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|StageOut[129]~234_combout\,
	datab => \Mod12|auto_generated|divider|divider|StageOut[129]~170_combout\,
	datad => VCC,
	cin => \Mod12|auto_generated|divider|divider|add_sub_11_result_int[9]~19_cout\,
	cout => \Mod12|auto_generated|divider|divider|add_sub_11_result_int[10]~21_cout\);

-- Location: LCCOMB_X28_Y13_N22
\Mod12|auto_generated|divider|divider|add_sub_11_result_int[11]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_11_result_int[11]~23_cout\ = CARRY((\Mod12|auto_generated|divider|divider|StageOut[130]~233_combout\) # ((\Mod12|auto_generated|divider|divider|StageOut[130]~169_combout\) # 
-- (!\Mod12|auto_generated|divider|divider|add_sub_11_result_int[10]~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|StageOut[130]~233_combout\,
	datab => \Mod12|auto_generated|divider|divider|StageOut[130]~169_combout\,
	datad => VCC,
	cin => \Mod12|auto_generated|divider|divider|add_sub_11_result_int[10]~21_cout\,
	cout => \Mod12|auto_generated|divider|divider|add_sub_11_result_int[11]~23_cout\);

-- Location: LCCOMB_X28_Y13_N24
\Mod12|auto_generated|divider|divider|add_sub_11_result_int[12]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ = !\Mod12|auto_generated|divider|divider|add_sub_11_result_int[11]~23_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod12|auto_generated|divider|divider|add_sub_11_result_int[11]~23_cout\,
	combout => \Mod12|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\);

-- Location: LCCOMB_X28_Y13_N28
\Mod12|auto_generated|divider|divider|StageOut[133]~181\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[133]~181_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\Mod12|auto_generated|divider|divider|StageOut[120]~179_combout\) # 
-- ((\Mod12|auto_generated|divider|divider|StageOut[120]~243_combout\)))) # (!\Mod12|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (((\Mod12|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|StageOut[120]~179_combout\,
	datab => \Mod12|auto_generated|divider|divider|StageOut[120]~243_combout\,
	datac => \Mod12|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[133]~181_combout\);

-- Location: LCCOMB_X29_Y13_N4
\year1[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- year1(1) = (GLOBAL(\process_2~3clkctrl_outclk\) & ((\Mod12|auto_generated|divider|divider|StageOut[133]~181_combout\))) # (!GLOBAL(\process_2~3clkctrl_outclk\) & (year1(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => year1(1),
	datac => \process_2~3clkctrl_outclk\,
	datad => \Mod12|auto_generated|divider|divider|StageOut[133]~181_combout\,
	combout => year1(1));

-- Location: LCCOMB_X7_Y23_N6
\nms~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nms~2_combout\ = (\sVALUE~input_o\ & (\setms[6]~head_lut_combout\)) # (!\sVALUE~input_o\ & ((\ms[6]~head_lut_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sVALUE~input_o\,
	datac => \setms[6]~head_lut_combout\,
	datad => \ms[6]~head_lut_combout\,
	combout => \nms~2_combout\);

-- Location: LCCOMB_X19_Y18_N8
\process_2~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \process_2~4_combout\ = (!\STMODE~input_o\ & (nMODE(0) & (!nMODE(1) & !nMODE(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \STMODE~input_o\,
	datab => nMODE(0),
	datac => nMODE(1),
	datad => nMODE(2),
	combout => \process_2~4_combout\);

-- Location: CLKCTRL_G4
\process_2~4clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \process_2~4clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \process_2~4clkctrl_outclk\);

-- Location: LCCOMB_X7_Y23_N14
\nms[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- nms(6) = (GLOBAL(\process_2~4clkctrl_outclk\) & ((\nms~2_combout\))) # (!GLOBAL(\process_2~4clkctrl_outclk\) & (nms(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nms(6),
	datab => \nms~2_combout\,
	datad => \process_2~4clkctrl_outclk\,
	combout => nms(6));

-- Location: LCCOMB_X11_Y23_N16
\nms~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nms~4_combout\ = (\sVALUE~input_o\ & ((\setms[4]~head_lut_combout\))) # (!\sVALUE~input_o\ & (\ms[4]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ms[4]~head_lut_combout\,
	datac => \sVALUE~input_o\,
	datad => \setms[4]~head_lut_combout\,
	combout => \nms~4_combout\);

-- Location: LCCOMB_X11_Y23_N22
\nms[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- nms(4) = (GLOBAL(\process_2~4clkctrl_outclk\) & ((\nms~4_combout\))) # (!GLOBAL(\process_2~4clkctrl_outclk\) & (nms(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nms(4),
	datac => \nms~4_combout\,
	datad => \process_2~4clkctrl_outclk\,
	combout => nms(4));

-- Location: LCCOMB_X11_Y27_N14
\Mod6|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = nms(4) $ (VCC)
-- \Mod6|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(nms(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => nms(4),
	datad => VCC,
	combout => \Mod6|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Mod6|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X11_Y27_N18
\Mod6|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (nms(6) & (\Mod6|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!nms(6) & (!\Mod6|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \Mod6|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((nms(6) & !\Mod6|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => nms(6),
	datad => VCC,
	cin => \Mod6|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Mod6|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Mod6|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X11_Y27_N20
\Mod6|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Mod6|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod6|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Mod6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X10_Y27_N8
\Mod6|auto_generated|divider|divider|StageOut[24]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|StageOut[24]~38_combout\ = (\Mod6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & nms(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => nms(6),
	combout => \Mod6|auto_generated|divider|divider|StageOut[24]~38_combout\);

-- Location: LCCOMB_X7_Y23_N4
\nms[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- nms(5) = (GLOBAL(\process_2~4clkctrl_outclk\) & (\nms~3_combout\)) # (!GLOBAL(\process_2~4clkctrl_outclk\) & ((nms(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nms~3_combout\,
	datac => nms(5),
	datad => \process_2~4clkctrl_outclk\,
	combout => nms(5));

-- Location: LCCOMB_X10_Y27_N0
\Mod6|auto_generated|divider|divider|StageOut[23]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|StageOut[23]~40_combout\ = (nms(5) & \Mod6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => nms(5),
	datac => \Mod6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod6|auto_generated|divider|divider|StageOut[23]~40_combout\);

-- Location: LCCOMB_X10_Y27_N14
\Mod6|auto_generated|divider|divider|StageOut[22]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|StageOut[22]~42_combout\ = (nms(4) & \Mod6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nms(4),
	datac => \Mod6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod6|auto_generated|divider|divider|StageOut[22]~42_combout\);

-- Location: LCCOMB_X10_Y23_N16
\nms~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nms~5_combout\ = (\sVALUE~input_o\ & ((\setms[3]~head_lut_combout\))) # (!\sVALUE~input_o\ & (\ms[3]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ms[3]~head_lut_combout\,
	datac => \setms[3]~head_lut_combout\,
	datad => \sVALUE~input_o\,
	combout => \nms~5_combout\);

-- Location: LCCOMB_X11_Y23_N26
\nms[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- nms(3) = (GLOBAL(\process_2~4clkctrl_outclk\) & (\nms~5_combout\)) # (!GLOBAL(\process_2~4clkctrl_outclk\) & ((nms(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nms~5_combout\,
	datac => nms(3),
	datad => \process_2~4clkctrl_outclk\,
	combout => nms(3));

-- Location: LCCOMB_X10_Y27_N16
\Mod6|auto_generated|divider|divider|StageOut[21]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|StageOut[21]~44_combout\ = (\Mod6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & nms(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => nms(3),
	combout => \Mod6|auto_generated|divider|divider|StageOut[21]~44_combout\);

-- Location: LCCOMB_X10_Y27_N20
\Mod6|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Mod6|auto_generated|divider|divider|StageOut[21]~45_combout\) # (\Mod6|auto_generated|divider|divider|StageOut[21]~44_combout\)))
-- \Mod6|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Mod6|auto_generated|divider|divider|StageOut[21]~45_combout\) # (\Mod6|auto_generated|divider|divider|StageOut[21]~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod6|auto_generated|divider|divider|StageOut[21]~45_combout\,
	datab => \Mod6|auto_generated|divider|divider|StageOut[21]~44_combout\,
	datad => VCC,
	combout => \Mod6|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Mod6|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X10_Y27_N24
\Mod6|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Mod6|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Mod6|auto_generated|divider|divider|StageOut[23]~41_combout\) # 
-- (\Mod6|auto_generated|divider|divider|StageOut[23]~40_combout\)))) # (!\Mod6|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Mod6|auto_generated|divider|divider|StageOut[23]~41_combout\) # 
-- (\Mod6|auto_generated|divider|divider|StageOut[23]~40_combout\)))))
-- \Mod6|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Mod6|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Mod6|auto_generated|divider|divider|StageOut[23]~41_combout\) # 
-- (\Mod6|auto_generated|divider|divider|StageOut[23]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod6|auto_generated|divider|divider|StageOut[23]~41_combout\,
	datab => \Mod6|auto_generated|divider|divider|StageOut[23]~40_combout\,
	datad => VCC,
	cin => \Mod6|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Mod6|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Mod6|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X10_Y27_N28
\Mod6|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Mod6|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod6|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \Mod6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X10_Y27_N12
\Mod6|auto_generated|divider|divider|StageOut[32]~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|StageOut[32]~67_combout\ = (\Mod6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((nms(6)))) # 
-- (!\Mod6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Mod6|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Mod6|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datac => nms(6),
	datad => \Mod6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod6|auto_generated|divider|divider|StageOut[32]~67_combout\);

-- Location: LCCOMB_X10_Y27_N10
\Mod6|auto_generated|divider|divider|StageOut[31]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|StageOut[31]~47_combout\ = (\Mod6|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Mod6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod6|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Mod6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod6|auto_generated|divider|divider|StageOut[31]~47_combout\);

-- Location: LCCOMB_X10_Y27_N18
\Mod6|auto_generated|divider|divider|StageOut[30]~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|StageOut[30]~69_combout\ = (\Mod6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((nms(4)))) # 
-- (!\Mod6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Mod6|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Mod6|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datac => nms(4),
	datad => \Mod6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod6|auto_generated|divider|divider|StageOut[30]~69_combout\);

-- Location: LCCOMB_X9_Y27_N0
\Mod6|auto_generated|divider|divider|StageOut[29]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|StageOut[29]~50_combout\ = (\Mod6|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\Mod6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod6|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Mod6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod6|auto_generated|divider|divider|StageOut[29]~50_combout\);

-- Location: LCCOMB_X7_Y23_N0
\nms~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nms~6_combout\ = (\sVALUE~input_o\ & (\setms[2]~head_lut_combout\)) # (!\sVALUE~input_o\ & ((\ms[2]~head_lut_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sVALUE~input_o\,
	datac => \setms[2]~head_lut_combout\,
	datad => \ms[2]~head_lut_combout\,
	combout => \nms~6_combout\);

-- Location: LCCOMB_X7_Y23_N2
\nms[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- nms(2) = (GLOBAL(\process_2~4clkctrl_outclk\) & ((\nms~6_combout\))) # (!GLOBAL(\process_2~4clkctrl_outclk\) & (nms(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => nms(2),
	datac => \nms~6_combout\,
	datad => \process_2~4clkctrl_outclk\,
	combout => nms(2));

-- Location: LCCOMB_X9_Y27_N8
\Mod6|auto_generated|divider|divider|StageOut[28]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|StageOut[28]~52_combout\ = (nms(2) & !\Mod6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => nms(2),
	datad => \Mod6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod6|auto_generated|divider|divider|StageOut[28]~52_combout\);

-- Location: LCCOMB_X9_Y27_N22
\Mod6|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\Mod6|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (((\Mod6|auto_generated|divider|divider|StageOut[31]~68_combout\) # 
-- (\Mod6|auto_generated|divider|divider|StageOut[31]~47_combout\)))) # (!\Mod6|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\Mod6|auto_generated|divider|divider|StageOut[31]~68_combout\ & 
-- (!\Mod6|auto_generated|divider|divider|StageOut[31]~47_combout\)))
-- \Mod6|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\Mod6|auto_generated|divider|divider|StageOut[31]~68_combout\ & (!\Mod6|auto_generated|divider|divider|StageOut[31]~47_combout\ & 
-- !\Mod6|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod6|auto_generated|divider|divider|StageOut[31]~68_combout\,
	datab => \Mod6|auto_generated|divider|divider|StageOut[31]~47_combout\,
	datad => VCC,
	cin => \Mod6|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \Mod6|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \Mod6|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X9_Y27_N24
\Mod6|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = (\Mod6|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((((\Mod6|auto_generated|divider|divider|StageOut[32]~46_combout\) # 
-- (\Mod6|auto_generated|divider|divider|StageOut[32]~67_combout\))))) # (!\Mod6|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((\Mod6|auto_generated|divider|divider|StageOut[32]~46_combout\) # 
-- ((\Mod6|auto_generated|divider|divider|StageOut[32]~67_combout\) # (GND))))
-- \Mod6|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY((\Mod6|auto_generated|divider|divider|StageOut[32]~46_combout\) # ((\Mod6|auto_generated|divider|divider|StageOut[32]~67_combout\) # 
-- (!\Mod6|auto_generated|divider|divider|add_sub_5_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod6|auto_generated|divider|divider|StageOut[32]~46_combout\,
	datab => \Mod6|auto_generated|divider|divider|StageOut[32]~67_combout\,
	datad => VCC,
	cin => \Mod6|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \Mod6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \Mod6|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X9_Y27_N26
\Mod6|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\Mod6|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod6|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \Mod6|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X8_Y27_N8
\Mod6|auto_generated|divider|divider|StageOut[35]~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|StageOut[35]~53_combout\ = (nms(1) & \Mod6|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nms(1),
	datac => \Mod6|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod6|auto_generated|divider|divider|StageOut[35]~53_combout\);

-- Location: LCCOMB_X8_Y27_N16
\Mod6|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Mod6|auto_generated|divider|divider|StageOut[35]~54_combout\) # (\Mod6|auto_generated|divider|divider|StageOut[35]~53_combout\)))
-- \Mod6|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Mod6|auto_generated|divider|divider|StageOut[35]~54_combout\) # (\Mod6|auto_generated|divider|divider|StageOut[35]~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod6|auto_generated|divider|divider|StageOut[35]~54_combout\,
	datab => \Mod6|auto_generated|divider|divider|StageOut[35]~53_combout\,
	datad => VCC,
	combout => \Mod6|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Mod6|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X8_Y27_N0
\Mod6|auto_generated|divider|divider|StageOut[40]~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|StageOut[40]~55_combout\ = (!\Mod6|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod6|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Mod6|auto_generated|divider|divider|StageOut[40]~55_combout\);

-- Location: LCCOMB_X9_Y27_N14
\Mod6|auto_generated|divider|divider|StageOut[39]~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|StageOut[39]~56_combout\ = (!\Mod6|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod6|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod6|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod6|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	combout => \Mod6|auto_generated|divider|divider|StageOut[39]~56_combout\);

-- Location: LCCOMB_X9_Y27_N28
\Mod6|auto_generated|divider|divider|StageOut[38]~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|StageOut[38]~66_combout\ = (\Mod6|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod6|auto_generated|divider|divider|StageOut[30]~69_combout\) # 
-- ((\Mod6|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Mod6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod6|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datab => \Mod6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Mod6|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod6|auto_generated|divider|divider|StageOut[30]~69_combout\,
	combout => \Mod6|auto_generated|divider|divider|StageOut[38]~66_combout\);

-- Location: LCCOMB_X9_Y27_N10
\Mod6|auto_generated|divider|divider|StageOut[37]~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|StageOut[37]~70_combout\ = (\Mod6|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((nms(3)))) # 
-- (!\Mod6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Mod6|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod6|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datab => \Mod6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Mod6|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => nms(3),
	combout => \Mod6|auto_generated|divider|divider|StageOut[37]~70_combout\);

-- Location: LCCOMB_X7_Y27_N24
\Mod6|auto_generated|divider|divider|StageOut[36]~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|StageOut[36]~59_combout\ = (nms(2) & \Mod6|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => nms(2),
	datad => \Mod6|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod6|auto_generated|divider|divider|StageOut[36]~59_combout\);

-- Location: LCCOMB_X8_Y27_N18
\Mod6|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Mod6|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Mod6|auto_generated|divider|divider|StageOut[36]~60_combout\) # 
-- (\Mod6|auto_generated|divider|divider|StageOut[36]~59_combout\)))) # (!\Mod6|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Mod6|auto_generated|divider|divider|StageOut[36]~60_combout\ & 
-- (!\Mod6|auto_generated|divider|divider|StageOut[36]~59_combout\)))
-- \Mod6|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Mod6|auto_generated|divider|divider|StageOut[36]~60_combout\ & (!\Mod6|auto_generated|divider|divider|StageOut[36]~59_combout\ & 
-- !\Mod6|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod6|auto_generated|divider|divider|StageOut[36]~60_combout\,
	datab => \Mod6|auto_generated|divider|divider|StageOut[36]~59_combout\,
	datad => VCC,
	cin => \Mod6|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Mod6|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Mod6|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X8_Y27_N22
\Mod6|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\Mod6|auto_generated|divider|divider|StageOut[38]~57_combout\ & (!\Mod6|auto_generated|divider|divider|StageOut[38]~66_combout\ & 
-- !\Mod6|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod6|auto_generated|divider|divider|StageOut[38]~57_combout\,
	datab => \Mod6|auto_generated|divider|divider|StageOut[38]~66_combout\,
	datad => VCC,
	cin => \Mod6|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \Mod6|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X8_Y27_N24
\Mod6|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\ = CARRY((\Mod6|auto_generated|divider|divider|StageOut[39]~65_combout\) # ((\Mod6|auto_generated|divider|divider|StageOut[39]~56_combout\) # 
-- (!\Mod6|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod6|auto_generated|divider|divider|StageOut[39]~65_combout\,
	datab => \Mod6|auto_generated|divider|divider|StageOut[39]~56_combout\,
	datad => VCC,
	cin => \Mod6|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	cout => \Mod6|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\);

-- Location: LCCOMB_X8_Y27_N26
\Mod6|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\ = CARRY((!\Mod6|auto_generated|divider|divider|StageOut[40]~64_combout\ & (!\Mod6|auto_generated|divider|divider|StageOut[40]~55_combout\ & 
-- !\Mod6|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod6|auto_generated|divider|divider|StageOut[40]~64_combout\,
	datab => \Mod6|auto_generated|divider|divider|StageOut[40]~55_combout\,
	datad => VCC,
	cin => \Mod6|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\,
	cout => \Mod6|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\);

-- Location: LCCOMB_X8_Y27_N28
\Mod6|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \Mod6|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod6|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\,
	combout => \Mod6|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X8_Y27_N4
\Mod6|auto_generated|divider|divider|StageOut[43]~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|StageOut[43]~61_combout\ = (\Mod6|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (nms(1))) # (!\Mod6|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((\Mod6|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nms(1),
	datac => \Mod6|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \Mod6|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod6|auto_generated|divider|divider|StageOut[43]~61_combout\);

-- Location: LCCOMB_X15_Y20_N18
\ms1[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- ms1(1) = (GLOBAL(\process_2~4clkctrl_outclk\) & ((\Mod6|auto_generated|divider|divider|StageOut[43]~61_combout\))) # (!GLOBAL(\process_2~4clkctrl_outclk\) & (ms1(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ms1(1),
	datac => \Mod6|auto_generated|divider|divider|StageOut[43]~61_combout\,
	datad => \process_2~4clkctrl_outclk\,
	combout => ms1(1));

-- Location: LCCOMB_X19_Y18_N30
\process_2~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \process_2~5_combout\ = (!\STMODE~input_o\ & (!nMODE(0) & (!nMODE(1) & !nMODE(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \STMODE~input_o\,
	datab => nMODE(0),
	datac => nMODE(1),
	datad => nMODE(2),
	combout => \process_2~5_combout\);

-- Location: LCCOMB_X10_Y21_N12
\nmin~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nmin~4_combout\ = (\sVALUE~input_o\ & ((\setmin[4]~head_lut_combout\))) # (!\sVALUE~input_o\ & (\min[4]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \min[4]~head_lut_combout\,
	datac => \sVALUE~input_o\,
	datad => \setmin[4]~head_lut_combout\,
	combout => \nmin~4_combout\);

-- Location: LCCOMB_X9_Y24_N4
\nmin[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- nmin(4) = (\process_2~5_combout\ & ((\nmin~4_combout\))) # (!\process_2~5_combout\ & (nmin(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => nmin(4),
	datac => \process_2~5_combout\,
	datad => \nmin~4_combout\,
	combout => nmin(4));

-- Location: LCCOMB_X9_Y24_N30
\nmin[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- nmin(3) = (\process_2~5_combout\ & (\nmin~3_combout\)) # (!\process_2~5_combout\ & ((nmin(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nmin~3_combout\,
	datac => \process_2~5_combout\,
	datad => nmin(3),
	combout => nmin(3));

-- Location: LCCOMB_X9_Y24_N20
\Mod4|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = nmin(3) $ (VCC)
-- \Mod4|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(nmin(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => nmin(3),
	datad => VCC,
	combout => \Mod4|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X9_Y24_N22
\Mod4|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (nmin(4) & (\Mod4|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!nmin(4) & (!\Mod4|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Mod4|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!nmin(4) & !\Mod4|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => nmin(4),
	datad => VCC,
	cin => \Mod4|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X9_Y24_N24
\Mod4|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (nmin(5) & (\Mod4|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!nmin(5) & (!\Mod4|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \Mod4|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((nmin(5) & !\Mod4|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => nmin(5),
	datad => VCC,
	cin => \Mod4|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X9_Y24_N26
\Mod4|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Mod4|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod4|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X9_Y24_N18
\Mod4|auto_generated|divider|divider|StageOut[21]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[21]~25_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\Mod4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod4|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[21]~25_combout\);

-- Location: LCCOMB_X9_Y24_N14
\Mod4|auto_generated|divider|divider|StageOut[20]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[20]~27_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\Mod4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod4|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datac => \Mod4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[20]~27_combout\);

-- Location: LCCOMB_X14_Y24_N24
\Mod4|auto_generated|divider|divider|StageOut[19]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[19]~29_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\Mod4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod4|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[19]~29_combout\);

-- Location: LCCOMB_X8_Y24_N18
\nmin~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nmin~2_combout\ = (\sVALUE~input_o\ & (\setmin[2]~head_lut_combout\)) # (!\sVALUE~input_o\ & ((\min[2]~head_lut_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sVALUE~input_o\,
	datac => \setmin[2]~head_lut_combout\,
	datad => \min[2]~head_lut_combout\,
	combout => \nmin~2_combout\);

-- Location: LCCOMB_X8_Y24_N6
\nmin[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- nmin(2) = (\process_2~5_combout\ & ((\nmin~2_combout\))) # (!\process_2~5_combout\ & (nmin(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nmin(2),
	datac => \process_2~5_combout\,
	datad => \nmin~2_combout\,
	combout => nmin(2));

-- Location: LCCOMB_X14_Y24_N28
\Mod4|auto_generated|divider|divider|StageOut[18]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[18]~31_combout\ = (nmin(2) & !\Mod4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => nmin(2),
	datad => \Mod4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[18]~31_combout\);

-- Location: LCCOMB_X14_Y24_N0
\Mod4|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Mod4|auto_generated|divider|divider|StageOut[18]~30_combout\) # (\Mod4|auto_generated|divider|divider|StageOut[18]~31_combout\)))
-- \Mod4|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Mod4|auto_generated|divider|divider|StageOut[18]~30_combout\) # (\Mod4|auto_generated|divider|divider|StageOut[18]~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[18]~30_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[18]~31_combout\,
	datad => VCC,
	combout => \Mod4|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X14_Y24_N2
\Mod4|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Mod4|auto_generated|divider|divider|StageOut[19]~28_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[19]~29_combout\)))) # (!\Mod4|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Mod4|auto_generated|divider|divider|StageOut[19]~28_combout\ & 
-- (!\Mod4|auto_generated|divider|divider|StageOut[19]~29_combout\)))
-- \Mod4|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Mod4|auto_generated|divider|divider|StageOut[19]~28_combout\ & (!\Mod4|auto_generated|divider|divider|StageOut[19]~29_combout\ & 
-- !\Mod4|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[19]~28_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[19]~29_combout\,
	datad => VCC,
	cin => \Mod4|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X14_Y24_N4
\Mod4|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Mod4|auto_generated|divider|divider|StageOut[20]~26_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[20]~27_combout\)))) # (!\Mod4|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Mod4|auto_generated|divider|divider|StageOut[20]~26_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[20]~27_combout\)))))
-- \Mod4|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Mod4|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Mod4|auto_generated|divider|divider|StageOut[20]~26_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[20]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[20]~26_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[20]~27_combout\,
	datad => VCC,
	cin => \Mod4|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X14_Y24_N6
\Mod4|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (((\Mod4|auto_generated|divider|divider|StageOut[21]~24_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[21]~25_combout\)))) # (!\Mod4|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (!\Mod4|auto_generated|divider|divider|StageOut[21]~24_combout\ & 
-- (!\Mod4|auto_generated|divider|divider|StageOut[21]~25_combout\)))
-- \Mod4|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY((!\Mod4|auto_generated|divider|divider|StageOut[21]~24_combout\ & (!\Mod4|auto_generated|divider|divider|StageOut[21]~25_combout\ & 
-- !\Mod4|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[21]~24_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[21]~25_combout\,
	datad => VCC,
	cin => \Mod4|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X14_Y24_N8
\Mod4|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Mod4|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod4|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X14_Y24_N22
\Mod4|auto_generated|divider|divider|StageOut[28]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[28]~34_combout\ = (!\Mod4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod4|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[28]~34_combout\);

-- Location: LCCOMB_X14_Y24_N12
\Mod4|auto_generated|divider|divider|StageOut[27]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[27]~35_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Mod4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod4|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datac => \Mod4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[27]~35_combout\);

-- Location: LCCOMB_X15_Y24_N28
\Mod4|auto_generated|divider|divider|StageOut[26]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[26]~44_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((nmin(3)))) # 
-- (!\Mod4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Mod4|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Mod4|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datac => \Mod4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => nmin(3),
	combout => \Mod4|auto_generated|divider|divider|StageOut[26]~44_combout\);

-- Location: LCCOMB_X14_Y24_N20
\Mod4|auto_generated|divider|divider|StageOut[25]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[25]~37_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & nmin(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => nmin(2),
	combout => \Mod4|auto_generated|divider|divider|StageOut[25]~37_combout\);

-- Location: LCCOMB_X12_Y21_N18
\nmin~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nmin~1_combout\ = (\sVALUE~input_o\ & ((\setmin[1]~head_lut_combout\))) # (!\sVALUE~input_o\ & (\min[1]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \min[1]~head_lut_combout\,
	datac => \setmin[1]~head_lut_combout\,
	datad => \sVALUE~input_o\,
	combout => \nmin~1_combout\);

-- Location: LCCOMB_X12_Y21_N12
\nmin[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- nmin(1) = (\process_2~5_combout\ & ((\nmin~1_combout\))) # (!\process_2~5_combout\ & (nmin(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nmin(1),
	datac => \nmin~1_combout\,
	datad => \process_2~5_combout\,
	combout => nmin(1));

-- Location: LCCOMB_X15_Y24_N22
\Mod4|auto_generated|divider|divider|StageOut[24]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[24]~33_combout\ = (nmin(1) & !\Mod4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => nmin(1),
	datad => \Mod4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[24]~33_combout\);

-- Location: LCCOMB_X15_Y24_N6
\Mod4|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Mod4|auto_generated|divider|divider|StageOut[25]~38_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[25]~37_combout\)))) # (!\Mod4|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Mod4|auto_generated|divider|divider|StageOut[25]~38_combout\ & 
-- (!\Mod4|auto_generated|divider|divider|StageOut[25]~37_combout\)))
-- \Mod4|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Mod4|auto_generated|divider|divider|StageOut[25]~38_combout\ & (!\Mod4|auto_generated|divider|divider|StageOut[25]~37_combout\ & 
-- !\Mod4|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[25]~38_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[25]~37_combout\,
	datad => VCC,
	cin => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X15_Y24_N10
\Mod4|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\Mod4|auto_generated|divider|divider|StageOut[27]~43_combout\ & (!\Mod4|auto_generated|divider|divider|StageOut[27]~35_combout\ & 
-- !\Mod4|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[27]~43_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[27]~35_combout\,
	datad => VCC,
	cin => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X15_Y24_N12
\Mod4|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\ = CARRY((\Mod4|auto_generated|divider|divider|StageOut[28]~42_combout\) # ((\Mod4|auto_generated|divider|divider|StageOut[28]~34_combout\) # 
-- (!\Mod4|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[28]~42_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[28]~34_combout\,
	datad => VCC,
	cin => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\);

-- Location: LCCOMB_X15_Y24_N14
\Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\Mod4|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X15_Y24_N24
\Mod4|auto_generated|divider|divider|StageOut[31]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[31]~39_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((nmin(1)))) # (!\Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- (\Mod4|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datab => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => nmin(1),
	combout => \Mod4|auto_generated|divider|divider|StageOut[31]~39_combout\);

-- Location: LCCOMB_X19_Y20_N18
\Equal44~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Equal44~0_combout\ = (!nMODE(0) & !nMODE(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => nMODE(0),
	datad => nMODE(1),
	combout => \Equal44~0_combout\);

-- Location: LCCOMB_X8_Y20_N2
\nFND4[2]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND4[2]~4_combout\ = (almin(2) & (nmin(2) & (almin(3) $ (!nmin(3))))) # (!almin(2) & (!nmin(2) & (almin(3) $ (!nmin(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => almin(2),
	datab => nmin(2),
	datac => almin(3),
	datad => nmin(3),
	combout => \nFND4[2]~4_combout\);

-- Location: LCCOMB_X12_Y21_N24
\nmin[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- nmin(0) = (\process_2~5_combout\ & (\nmin~0_combout\)) # (!\process_2~5_combout\ & ((nmin(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nmin~0_combout\,
	datab => nmin(0),
	datad => \process_2~5_combout\,
	combout => nmin(0));

-- Location: LCCOMB_X11_Y20_N26
\nFND4[2]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND4[2]~3_combout\ = (almin(1) & (nmin(1) & (nmin(0) $ (!almin(0))))) # (!almin(1) & (!nmin(1) & (nmin(0) $ (!almin(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => almin(1),
	datab => nmin(1),
	datac => nmin(0),
	datad => almin(0),
	combout => \nFND4[2]~3_combout\);

-- Location: LCCOMB_X10_Y23_N14
\LessThan0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \LessThan0~0_combout\ = (\ms[5]~head_lut_combout\ & ((\ms[3]~head_lut_combout\) # ((\ms[1]~head_lut_combout\) # (\ms[2]~head_lut_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ms[5]~head_lut_combout\,
	datab => \ms[3]~head_lut_combout\,
	datac => \ms[1]~head_lut_combout\,
	datad => \ms[2]~head_lut_combout\,
	combout => \LessThan0~0_combout\);

-- Location: LCCOMB_X11_Y20_N28
\nFND4[2]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND4[2]~5_combout\ = (\nFND4[2]~4_combout\ & (\nFND4[2]~3_combout\ & ((!\LessThan0~0_combout\) # (!\ms[4]~head_lut_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ms[4]~head_lut_combout\,
	datab => \nFND4[2]~4_combout\,
	datac => \nFND4[2]~3_combout\,
	datad => \LessThan0~0_combout\,
	combout => \nFND4[2]~5_combout\);

-- Location: LCCOMB_X11_Y21_N14
\sethor[3]~latch\ : cycloneiii_lcell_comb
-- Equation(s):
-- \sethor[3]~latch_combout\ = (\sVALUE~input_o\ & (\sethor[3]~latch_combout\)) # (!\sVALUE~input_o\ & ((\hor[3]~head_lut_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sethor[3]~latch_combout\,
	datab => \hor[3]~head_lut_combout\,
	datad => \sVALUE~input_o\,
	combout => \sethor[3]~latch_combout\);

-- Location: LCCOMB_X11_Y21_N0
\Equal30~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Equal30~0_combout\ = (!\sethor[3]~head_lut_combout\ & (\sethor[1]~head_lut_combout\ & (\sethor[2]~head_lut_combout\ & \sethor[0]~head_lut_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sethor[3]~head_lut_combout\,
	datab => \sethor[1]~head_lut_combout\,
	datac => \sethor[2]~head_lut_combout\,
	datad => \sethor[0]~head_lut_combout\,
	combout => \Equal30~0_combout\);

-- Location: LCCOMB_X11_Y21_N10
\sethor~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \sethor~10_combout\ = (!\UPDOWN~input_o\ & ((!\sethor[4]~head_lut_combout\) # (!\Equal30~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UPDOWN~input_o\,
	datab => \Equal30~0_combout\,
	datad => \sethor[4]~head_lut_combout\,
	combout => \sethor~10_combout\);

-- Location: LCCOMB_X11_Y21_N30
\sethor[3]~data_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \sethor[3]~data_lut_combout\ = \sethor[3]~latch_combout\ $ (((\sethor~11_combout\) # ((\Add18~6_combout\ & \sethor~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sethor~11_combout\,
	datab => \sethor[3]~latch_combout\,
	datac => \Add18~6_combout\,
	datad => \sethor~10_combout\,
	combout => \sethor[3]~data_lut_combout\);

-- Location: FF_X11_Y21_N31
\sethor[3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mSELECT~input_o\,
	d => \sethor[3]~data_lut_combout\,
	clrn => \sVALUE~input_o\,
	ena => \sethor[4]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sethor[3]~_emulated_q\);

-- Location: LCCOMB_X11_Y21_N12
\sethor[3]~head_lut\ : cycloneiii_lcell_comb
-- Equation(s):
-- \sethor[3]~head_lut_combout\ = (\sVALUE~input_o\ & ((\sethor[3]~latch_combout\ $ (\sethor[3]~_emulated_q\)))) # (!\sVALUE~input_o\ & (\hor[3]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hor[3]~head_lut_combout\,
	datab => \sethor[3]~latch_combout\,
	datac => \sethor[3]~_emulated_q\,
	datad => \sVALUE~input_o\,
	combout => \sethor[3]~head_lut_combout\);

-- Location: LCCOMB_X11_Y21_N8
\nhor~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nhor~4_combout\ = (\sVALUE~input_o\ & ((\sethor[3]~head_lut_combout\))) # (!\sVALUE~input_o\ & (\hor[3]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sVALUE~input_o\,
	datac => \hor[3]~head_lut_combout\,
	datad => \sethor[3]~head_lut_combout\,
	combout => \nhor~4_combout\);

-- Location: LCCOMB_X10_Y19_N26
\nhor[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- nhor(3) = (\process_2~5_combout\ & ((\nhor~4_combout\))) # (!\process_2~5_combout\ & (nhor(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nhor(3),
	datac => \process_2~5_combout\,
	datad => \nhor~4_combout\,
	combout => nhor(3));

-- Location: LCCOMB_X11_Y17_N28
\nhor[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- nhor(2) = (\process_2~5_combout\ & (\nhor~3_combout\)) # (!\process_2~5_combout\ & ((nhor(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nhor~3_combout\,
	datac => \process_2~5_combout\,
	datad => nhor(2),
	combout => nhor(2));

-- Location: LCCOMB_X7_Y22_N20
\Add30~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add30~2_combout\ = (alhor(1) & (!\Add30~1\)) # (!alhor(1) & ((\Add30~1\) # (GND)))
-- \Add30~3\ = CARRY((!\Add30~1\) # (!alhor(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => alhor(1),
	datad => VCC,
	cin => \Add30~1\,
	combout => \Add30~2_combout\,
	cout => \Add30~3\);

-- Location: LCCOMB_X7_Y22_N22
\Add30~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add30~4_combout\ = (alhor(2) & (\Add30~3\ $ (GND))) # (!alhor(2) & (!\Add30~3\ & VCC))
-- \Add30~5\ = CARRY((alhor(2) & !\Add30~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => alhor(2),
	datad => VCC,
	cin => \Add30~3\,
	combout => \Add30~4_combout\,
	cout => \Add30~5\);

-- Location: LCCOMB_X7_Y22_N6
\Add31~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add31~0_combout\ = alhor(0) $ (VCC)
-- \Add31~1\ = CARRY(alhor(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => alhor(0),
	datad => VCC,
	combout => \Add31~0_combout\,
	cout => \Add31~1\);

-- Location: LCCOMB_X7_Y22_N10
\Add31~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add31~4_combout\ = (alhor(2) & ((GND) # (!\Add31~3\))) # (!alhor(2) & (\Add31~3\ $ (GND)))
-- \Add31~5\ = CARRY((alhor(2)) # (!\Add31~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => alhor(2),
	datad => VCC,
	cin => \Add31~3\,
	combout => \Add31~4_combout\,
	cout => \Add31~5\);

-- Location: LCCOMB_X8_Y22_N28
\Add30~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add30~12_combout\ = (\UPDOWN~input_o\ & ((\Add31~4_combout\))) # (!\UPDOWN~input_o\ & (\Add30~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add30~4_combout\,
	datac => \UPDOWN~input_o\,
	datad => \Add31~4_combout\,
	combout => \Add30~12_combout\);

-- Location: LCCOMB_X7_Y22_N30
\alhor[4]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alhor[4]~10_combout\ = (!nMODE(0) & (!nMODE(1) & (nMODE(2) & \alhor[4]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nMODE(0),
	datab => nMODE(1),
	datac => nMODE(2),
	datad => \alhor[4]~7_combout\,
	combout => \alhor[4]~10_combout\);

-- Location: FF_X8_Y22_N29
\alhor[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mSELECT~input_o\,
	d => \Add30~12_combout\,
	ena => \alhor[4]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => alhor(2));

-- Location: LCCOMB_X11_Y20_N14
\Add30~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add30~11_combout\ = (\UPDOWN~input_o\ & (\Add31~2_combout\)) # (!\UPDOWN~input_o\ & ((\Add30~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add31~2_combout\,
	datab => \UPDOWN~input_o\,
	datad => \Add30~2_combout\,
	combout => \Add30~11_combout\);

-- Location: FF_X11_Y20_N15
\alhor[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mSELECT~input_o\,
	d => \Add30~11_combout\,
	ena => \alhor[4]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => alhor(1));

-- Location: LCCOMB_X7_Y22_N2
\alhor[0]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alhor[0]~4_combout\ = (alhor(0) & (!alhor(3) & (alhor(2) & alhor(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => alhor(0),
	datab => alhor(3),
	datac => alhor(2),
	datad => alhor(1),
	combout => \alhor[0]~4_combout\);

-- Location: LCCOMB_X7_Y22_N4
\alhor[0]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alhor[0]~5_combout\ = (alhor(4) & (!\UPDOWN~input_o\ & \alhor[0]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => alhor(4),
	datac => \UPDOWN~input_o\,
	datad => \alhor[0]~4_combout\,
	combout => \alhor[0]~5_combout\);

-- Location: LCCOMB_X7_Y22_N24
\Add30~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add30~6_combout\ = (alhor(3) & (!\Add30~5\)) # (!alhor(3) & ((\Add30~5\) # (GND)))
-- \Add30~7\ = CARRY((!\Add30~5\) # (!alhor(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => alhor(3),
	datad => VCC,
	cin => \Add30~5\,
	combout => \Add30~6_combout\,
	cout => \Add30~7\);

-- Location: LCCOMB_X7_Y22_N16
\alhor~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alhor~9_combout\ = (!\alhor[0]~5_combout\ & ((\alhor~8_combout\) # ((!\UPDOWN~input_o\ & \Add30~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alhor~8_combout\,
	datab => \alhor[0]~5_combout\,
	datac => \UPDOWN~input_o\,
	datad => \Add30~6_combout\,
	combout => \alhor~9_combout\);

-- Location: FF_X7_Y22_N17
\alhor[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mSELECT~input_o\,
	d => \alhor~9_combout\,
	ena => \alhor[4]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => alhor(3));

-- Location: LCCOMB_X11_Y20_N8
\nFND4[2]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND4[2]~9_combout\ = (alhor(2) & (nhor(2) & (nhor(3) $ (!alhor(3))))) # (!alhor(2) & (!nhor(2) & (nhor(3) $ (!alhor(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => alhor(2),
	datab => nhor(3),
	datac => nhor(2),
	datad => alhor(3),
	combout => \nFND4[2]~9_combout\);

-- Location: LCCOMB_X11_Y20_N24
\Add30~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add30~10_combout\ = (\UPDOWN~input_o\ & ((\Add31~0_combout\))) # (!\UPDOWN~input_o\ & (\Add30~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add30~0_combout\,
	datab => \UPDOWN~input_o\,
	datad => \Add31~0_combout\,
	combout => \Add30~10_combout\);

-- Location: FF_X11_Y20_N25
\alhor[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mSELECT~input_o\,
	d => \Add30~10_combout\,
	ena => \alhor[4]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => alhor(0));

-- Location: LCCOMB_X10_Y17_N24
\nhor[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- nhor(0) = (\process_2~5_combout\ & (\nhor~1_combout\)) # (!\process_2~5_combout\ & ((nhor(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nhor~1_combout\,
	datab => nhor(0),
	datad => \process_2~5_combout\,
	combout => nhor(0));

-- Location: LCCOMB_X12_Y20_N18
\nFND4[2]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND4[2]~7_combout\ = (nmin(5) & (almin(5) & (nmin(4) $ (!almin(4))))) # (!nmin(5) & (!almin(5) & (nmin(4) $ (!almin(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nmin(5),
	datab => nmin(4),
	datac => almin(5),
	datad => almin(4),
	combout => \nFND4[2]~7_combout\);

-- Location: LCCOMB_X11_Y20_N20
\nFND4[2]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND4[2]~8_combout\ = (!\Equal46~0_combout\ & (\nFND4[2]~7_combout\ & (alhor(0) $ (!nhor(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal46~0_combout\,
	datab => alhor(0),
	datac => nhor(0),
	datad => \nFND4[2]~7_combout\,
	combout => \nFND4[2]~8_combout\);

-- Location: LCCOMB_X11_Y20_N18
\nFND4[2]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND4[2]~13_combout\ = (\nFND4[2]~6_combout\ & (\nFND4[2]~5_combout\ & (\nFND4[2]~9_combout\ & \nFND4[2]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nFND4[2]~6_combout\,
	datab => \nFND4[2]~5_combout\,
	datac => \nFND4[2]~9_combout\,
	datad => \nFND4[2]~8_combout\,
	combout => \nFND4[2]~13_combout\);

-- Location: LCCOMB_X19_Y20_N6
\hor2[0]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \hor2[0]~4_combout\ = (!\STMODE~input_o\ & (\Equal44~0_combout\ & (!nMODE(2) & !\nFND4[2]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \STMODE~input_o\,
	datab => \Equal44~0_combout\,
	datac => nMODE(2),
	datad => \nFND4[2]~13_combout\,
	combout => \hor2[0]~4_combout\);

-- Location: CLKCTRL_G19
\hor2[0]~4clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \hor2[0]~4clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \hor2[0]~4clkctrl_outclk\);

-- Location: LCCOMB_X15_Y24_N30
\min1[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- min1(1) = (GLOBAL(\hor2[0]~4clkctrl_outclk\) & (\Mod4|auto_generated|divider|divider|StageOut[31]~39_combout\)) # (!GLOBAL(\hor2[0]~4clkctrl_outclk\) & ((min1(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod4|auto_generated|divider|divider|StageOut[31]~39_combout\,
	datac => min1(1),
	datad => \hor2[0]~4clkctrl_outclk\,
	combout => min1(1));

-- Location: LCCOMB_X16_Y20_N18
\nFND1[1]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND1[1]~30_combout\ = (\nFND4[2]~11_combout\ & ((nMODE(0) & (ms1(1))) # (!nMODE(0) & ((min1(1)))))) # (!\nFND4[2]~11_combout\ & (((!nMODE(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nFND4[2]~11_combout\,
	datab => ms1(1),
	datac => nMODE(0),
	datad => min1(1),
	combout => \nFND1[1]~30_combout\);

-- Location: LCCOMB_X16_Y20_N24
\nFND1[1]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND1[1]~31_combout\ = (nMODE(1) & ((\nFND1[1]~30_combout\ & (day1(1))) # (!\nFND1[1]~30_combout\ & ((year1(1)))))) # (!nMODE(1) & (((\nFND1[1]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nMODE(1),
	datab => day1(1),
	datac => year1(1),
	datad => \nFND1[1]~30_combout\,
	combout => \nFND1[1]~31_combout\);

-- Location: LCCOMB_X16_Y20_N28
\nFND1[1]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND1[1]~10_combout\ = (\nFND4[2]~1_combout\ & ((\nFND1[1]~9_combout\) # ((\nFND4[2]~2_combout\)))) # (!\nFND4[2]~1_combout\ & (((!\nFND4[2]~2_combout\ & \nFND1[1]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nFND4[2]~1_combout\,
	datab => \nFND1[1]~9_combout\,
	datac => \nFND4[2]~2_combout\,
	datad => \nFND1[1]~31_combout\,
	combout => \nFND1[1]~10_combout\);

-- Location: LCCOMB_X17_Y20_N6
\nFND1[1]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND1[1]~13_combout\ = (\nFND4[2]~2_combout\ & ((\nFND1[1]~10_combout\ & (\nFND1[1]~12_combout\)) # (!\nFND1[1]~10_combout\ & ((almin1(1)))))) # (!\nFND4[2]~2_combout\ & (((\nFND1[1]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nFND1[1]~12_combout\,
	datab => almin1(1),
	datac => \nFND4[2]~2_combout\,
	datad => \nFND1[1]~10_combout\,
	combout => \nFND1[1]~13_combout\);

-- Location: LCCOMB_X17_Y20_N20
\nFND1[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- nFND1(1) = (GLOBAL(\nFND4[0]~12clkctrl_outclk\) & ((\nFND1[1]~13_combout\))) # (!GLOBAL(\nFND4[0]~12clkctrl_outclk\) & (nFND1(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => nFND1(1),
	datac => \nFND4[0]~12clkctrl_outclk\,
	datad => \nFND1[1]~13_combout\,
	combout => nFND1(1));

-- Location: LCCOMB_X12_Y23_N22
\ms1[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- ms1(3) = (GLOBAL(\process_2~4clkctrl_outclk\) & (\Mod6|auto_generated|divider|divider|StageOut[45]~63_combout\)) # (!GLOBAL(\process_2~4clkctrl_outclk\) & ((ms1(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod6|auto_generated|divider|divider|StageOut[45]~63_combout\,
	datac => ms1(3),
	datad => \process_2~4clkctrl_outclk\,
	combout => ms1(3));

-- Location: LCCOMB_X14_Y24_N10
\Mod4|auto_generated|divider|divider|StageOut[26]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[26]~36_combout\ = (!\Mod4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod4|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Mod4|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[26]~36_combout\);

-- Location: LCCOMB_X15_Y24_N20
\Mod4|auto_generated|divider|divider|StageOut[33]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[33]~41_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (((\Mod4|auto_generated|divider|divider|StageOut[26]~36_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[26]~44_combout\)))) # (!\Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\Mod4|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datab => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod4|auto_generated|divider|divider|StageOut[26]~36_combout\,
	datad => \Mod4|auto_generated|divider|divider|StageOut[26]~44_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[33]~41_combout\);

-- Location: LCCOMB_X15_Y24_N26
\min1[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- min1(3) = (GLOBAL(\hor2[0]~4clkctrl_outclk\) & (\Mod4|auto_generated|divider|divider|StageOut[33]~41_combout\)) # (!GLOBAL(\hor2[0]~4clkctrl_outclk\) & ((min1(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod4|auto_generated|divider|divider|StageOut[33]~41_combout\,
	datac => min1(3),
	datad => \hor2[0]~4clkctrl_outclk\,
	combout => min1(3));

-- Location: LCCOMB_X16_Y20_N0
\nFND1[3]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND1[3]~28_combout\ = (\nFND4[2]~11_combout\ & ((nMODE(0) & (ms1(3))) # (!nMODE(0) & ((min1(3)))))) # (!\nFND4[2]~11_combout\ & (((!nMODE(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nFND4[2]~11_combout\,
	datab => ms1(3),
	datac => nMODE(0),
	datad => min1(3),
	combout => \nFND1[3]~28_combout\);

-- Location: LCCOMB_X27_Y12_N0
\Mod12|auto_generated|divider|divider|StageOut[122]~241\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[122]~241_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod12|auto_generated|divider|divider|StageOut[109]~231_combout\) # 
-- ((!\Mod12|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod12|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \Mod12|auto_generated|divider|divider|StageOut[109]~231_combout\,
	datac => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[122]~241_combout\);

-- Location: LCCOMB_X28_Y13_N30
\Mod12|auto_generated|divider|divider|StageOut[135]~183\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[135]~183_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (((\Mod12|auto_generated|divider|divider|StageOut[122]~177_combout\) # 
-- (\Mod12|auto_generated|divider|divider|StageOut[122]~241_combout\)))) # (!\Mod12|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\Mod12|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\,
	datab => \Mod12|auto_generated|divider|divider|StageOut[122]~177_combout\,
	datac => \Mod12|auto_generated|divider|divider|StageOut[122]~241_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[135]~183_combout\);

-- Location: LCCOMB_X29_Y13_N14
\year1[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- year1(3) = (GLOBAL(\process_2~3clkctrl_outclk\) & ((\Mod12|auto_generated|divider|divider|StageOut[135]~183_combout\))) # (!GLOBAL(\process_2~3clkctrl_outclk\) & (year1(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => year1(3),
	datac => \process_2~3clkctrl_outclk\,
	datad => \Mod12|auto_generated|divider|divider|StageOut[135]~183_combout\,
	combout => year1(3));

-- Location: LCCOMB_X17_Y20_N8
\nFND1[3]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND1[3]~29_combout\ = (nMODE(1) & ((\nFND1[3]~28_combout\ & (day1(3))) # (!\nFND1[3]~28_combout\ & ((year1(3)))))) # (!nMODE(1) & (((\nFND1[3]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => day1(3),
	datab => nMODE(1),
	datac => \nFND1[3]~28_combout\,
	datad => year1(3),
	combout => \nFND1[3]~29_combout\);

-- Location: LCCOMB_X21_Y16_N8
\Mod23|auto_generated|divider|divider|StageOut[45]~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod23|auto_generated|divider|divider|StageOut[45]~45_combout\ = (\Mod23|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod23|auto_generated|divider|divider|StageOut[37]~49_combout\) # 
-- ((\Mod23|auto_generated|divider|divider|StageOut[37]~40_combout\)))) # (!\Mod23|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (((\Mod23|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod23|auto_generated|divider|divider|StageOut[37]~49_combout\,
	datab => \Mod23|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datac => \Mod23|auto_generated|divider|divider|StageOut[37]~40_combout\,
	datad => \Mod23|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod23|auto_generated|divider|divider|StageOut[45]~45_combout\);

-- Location: LCCOMB_X21_Y16_N6
\lapmin11[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- lapmin11(3) = (GLOBAL(\laphor12[0]~0clkctrl_outclk\) & ((\Mod23|auto_generated|divider|divider|StageOut[45]~45_combout\))) # (!GLOBAL(\laphor12[0]~0clkctrl_outclk\) & (lapmin11(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapmin11(3),
	datac => \Mod23|auto_generated|divider|divider|StageOut[45]~45_combout\,
	datad => \laphor12[0]~0clkctrl_outclk\,
	combout => lapmin11(3));

-- Location: LCCOMB_X22_Y21_N18
\lapmin2[5]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \lapmin2[5]~0_combout\ = (\STSTART~input_o\ & (lapcnt(0) & (\STMODE~input_o\ & !lapcnt(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \STSTART~input_o\,
	datab => lapcnt(0),
	datac => \STMODE~input_o\,
	datad => lapcnt(1),
	combout => \lapmin2[5]~0_combout\);

-- Location: FF_X26_Y22_N21
\lapmin2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mENTER~input_o\,
	asdata => stmin(5),
	sload => VCC,
	ena => \lapmin2[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => lapmin2(5));

-- Location: LCCOMB_X26_Y22_N0
\lapmin2[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \lapmin2[3]~feeder_combout\ = stmin(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => stmin(3),
	combout => \lapmin2[3]~feeder_combout\);

-- Location: FF_X26_Y22_N1
\lapmin2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mENTER~input_o\,
	d => \lapmin2[3]~feeder_combout\,
	ena => \lapmin2[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => lapmin2(3));

-- Location: LCCOMB_X26_Y22_N24
\Mod25|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod25|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (lapmin2(4) & (\Mod25|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & VCC)) # (!lapmin2(4) & (!\Mod25|auto_generated|divider|divider|add_sub_4_result_int[1]~1\))
-- \Mod25|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!lapmin2(4) & !\Mod25|auto_generated|divider|divider|add_sub_4_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => lapmin2(4),
	datad => VCC,
	cin => \Mod25|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Mod25|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Mod25|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X26_Y22_N26
\Mod25|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod25|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (lapmin2(5) & (\Mod25|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ $ (GND))) # (!lapmin2(5) & (!\Mod25|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & 
-- VCC))
-- \Mod25|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((lapmin2(5) & !\Mod25|auto_generated|divider|divider|add_sub_4_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => lapmin2(5),
	datad => VCC,
	cin => \Mod25|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Mod25|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Mod25|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X26_Y22_N28
\Mod25|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod25|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = !\Mod25|auto_generated|divider|divider|add_sub_4_result_int[3]~5\
-- \Mod25|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY(!\Mod25|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Mod25|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \Mod25|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \Mod25|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X26_Y22_N30
\Mod25|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod25|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Mod25|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod25|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \Mod25|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X26_Y22_N6
\Mod25|auto_generated|divider|divider|StageOut[31]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod25|auto_generated|divider|divider|StageOut[31]~28_combout\ = (\Mod25|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Mod25|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod25|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Mod25|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod25|auto_generated|divider|divider|StageOut[31]~28_combout\);

-- Location: LCCOMB_X26_Y22_N18
\Mod25|auto_generated|divider|divider|StageOut[30]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod25|auto_generated|divider|divider|StageOut[30]~30_combout\ = (!\Mod25|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod25|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod25|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod25|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \Mod25|auto_generated|divider|divider|StageOut[30]~30_combout\);

-- Location: LCCOMB_X26_Y22_N4
\Mod25|auto_generated|divider|divider|StageOut[29]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod25|auto_generated|divider|divider|StageOut[29]~31_combout\ = (\Mod25|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & lapmin2(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod25|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => lapmin2(3),
	combout => \Mod25|auto_generated|divider|divider|StageOut[29]~31_combout\);

-- Location: FF_X27_Y22_N9
\lapmin2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mENTER~input_o\,
	asdata => stmin(2),
	sload => VCC,
	ena => \lapmin2[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => lapmin2(2));

-- Location: LCCOMB_X27_Y22_N10
\Mod25|auto_generated|divider|divider|StageOut[28]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod25|auto_generated|divider|divider|StageOut[28]~33_combout\ = (lapmin2(2) & \Mod25|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => lapmin2(2),
	datad => \Mod25|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod25|auto_generated|divider|divider|StageOut[28]~33_combout\);

-- Location: LCCOMB_X27_Y22_N24
\Mod25|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod25|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Mod25|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Mod25|auto_generated|divider|divider|StageOut[30]~29_combout\) # 
-- (\Mod25|auto_generated|divider|divider|StageOut[30]~30_combout\)))) # (!\Mod25|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Mod25|auto_generated|divider|divider|StageOut[30]~29_combout\) # 
-- (\Mod25|auto_generated|divider|divider|StageOut[30]~30_combout\)))))
-- \Mod25|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Mod25|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Mod25|auto_generated|divider|divider|StageOut[30]~29_combout\) # 
-- (\Mod25|auto_generated|divider|divider|StageOut[30]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod25|auto_generated|divider|divider|StageOut[30]~29_combout\,
	datab => \Mod25|auto_generated|divider|divider|StageOut[30]~30_combout\,
	datad => VCC,
	cin => \Mod25|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Mod25|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Mod25|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X27_Y22_N30
\Mod25|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod25|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\Mod25|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod25|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \Mod25|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X27_Y22_N6
\Mod25|auto_generated|divider|divider|StageOut[37]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod25|auto_generated|divider|divider|StageOut[37]~40_combout\ = (\Mod25|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Mod25|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod25|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datac => \Mod25|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod25|auto_generated|divider|divider|StageOut[37]~40_combout\);

-- Location: LCCOMB_X28_Y22_N8
\Mod25|auto_generated|divider|divider|StageOut[36]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod25|auto_generated|divider|divider|StageOut[36]~41_combout\ = (lapmin2(2) & \Mod25|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => lapmin2(2),
	datad => \Mod25|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod25|auto_generated|divider|divider|StageOut[36]~41_combout\);

-- Location: LCCOMB_X23_Y22_N18
\lapmin2[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \lapmin2[1]~feeder_combout\ = stmin(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stmin(1),
	combout => \lapmin2[1]~feeder_combout\);

-- Location: FF_X23_Y22_N19
\lapmin2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mENTER~input_o\,
	d => \lapmin2[1]~feeder_combout\,
	ena => \lapmin2[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => lapmin2(1));

-- Location: LCCOMB_X27_Y22_N18
\Mod25|auto_generated|divider|divider|StageOut[35]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod25|auto_generated|divider|divider|StageOut[35]~36_combout\ = (!\Mod25|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & lapmin2(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod25|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => lapmin2(1),
	combout => \Mod25|auto_generated|divider|divider|StageOut[35]~36_combout\);

-- Location: LCCOMB_X28_Y22_N20
\Mod25|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod25|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Mod25|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Mod25|auto_generated|divider|divider|StageOut[37]~49_combout\) # 
-- (\Mod25|auto_generated|divider|divider|StageOut[37]~40_combout\)))) # (!\Mod25|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Mod25|auto_generated|divider|divider|StageOut[37]~49_combout\) # 
-- (\Mod25|auto_generated|divider|divider|StageOut[37]~40_combout\)))))
-- \Mod25|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Mod25|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Mod25|auto_generated|divider|divider|StageOut[37]~49_combout\) # 
-- (\Mod25|auto_generated|divider|divider|StageOut[37]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod25|auto_generated|divider|divider|StageOut[37]~49_combout\,
	datab => \Mod25|auto_generated|divider|divider|StageOut[37]~40_combout\,
	datad => VCC,
	cin => \Mod25|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Mod25|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Mod25|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X28_Y22_N0
\Mod25|auto_generated|divider|divider|StageOut[40]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod25|auto_generated|divider|divider|StageOut[40]~46_combout\ = (!\Mod25|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Mod25|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & 
-- \Mod25|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod25|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Mod25|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datad => \Mod25|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod25|auto_generated|divider|divider|StageOut[40]~46_combout\);

-- Location: LCCOMB_X26_Y22_N12
\Mod25|auto_generated|divider|divider|StageOut[39]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod25|auto_generated|divider|divider|StageOut[39]~47_combout\ = (\Mod25|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod25|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((lapmin2(5)))) # 
-- (!\Mod25|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Mod25|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod25|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datab => lapmin2(5),
	datac => \Mod25|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod25|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod25|auto_generated|divider|divider|StageOut[39]~47_combout\);

-- Location: LCCOMB_X27_Y22_N4
\Mod25|auto_generated|divider|divider|StageOut[38]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod25|auto_generated|divider|divider|StageOut[38]~39_combout\ = (!\Mod25|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod25|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod25|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod25|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \Mod25|auto_generated|divider|divider|StageOut[38]~39_combout\);

-- Location: LCCOMB_X28_Y22_N22
\Mod25|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod25|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\Mod25|auto_generated|divider|divider|StageOut[38]~48_combout\ & (!\Mod25|auto_generated|divider|divider|StageOut[38]~39_combout\ & 
-- !\Mod25|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod25|auto_generated|divider|divider|StageOut[38]~48_combout\,
	datab => \Mod25|auto_generated|divider|divider|StageOut[38]~39_combout\,
	datad => VCC,
	cin => \Mod25|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \Mod25|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X28_Y22_N24
\Mod25|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod25|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\ = CARRY((\Mod25|auto_generated|divider|divider|StageOut[39]~38_combout\) # ((\Mod25|auto_generated|divider|divider|StageOut[39]~47_combout\) # 
-- (!\Mod25|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod25|auto_generated|divider|divider|StageOut[39]~38_combout\,
	datab => \Mod25|auto_generated|divider|divider|StageOut[39]~47_combout\,
	datad => VCC,
	cin => \Mod25|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	cout => \Mod25|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\);

-- Location: LCCOMB_X28_Y22_N26
\Mod25|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod25|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\ = CARRY((!\Mod25|auto_generated|divider|divider|StageOut[40]~37_combout\ & (!\Mod25|auto_generated|divider|divider|StageOut[40]~46_combout\ & 
-- !\Mod25|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod25|auto_generated|divider|divider|StageOut[40]~37_combout\,
	datab => \Mod25|auto_generated|divider|divider|StageOut[40]~46_combout\,
	datad => VCC,
	cin => \Mod25|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\,
	cout => \Mod25|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\);

-- Location: LCCOMB_X28_Y22_N28
\Mod25|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod25|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \Mod25|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod25|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\,
	combout => \Mod25|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X28_Y22_N10
\Mod25|auto_generated|divider|divider|StageOut[45]~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod25|auto_generated|divider|divider|StageOut[45]~45_combout\ = (\Mod25|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod25|auto_generated|divider|divider|StageOut[37]~49_combout\) # 
-- ((\Mod25|auto_generated|divider|divider|StageOut[37]~40_combout\)))) # (!\Mod25|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (((\Mod25|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod25|auto_generated|divider|divider|StageOut[37]~49_combout\,
	datab => \Mod25|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datac => \Mod25|auto_generated|divider|divider|StageOut[37]~40_combout\,
	datad => \Mod25|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod25|auto_generated|divider|divider|StageOut[45]~45_combout\);

-- Location: LCCOMB_X20_Y22_N24
\laphor22[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \laphor22[0]~0_combout\ = (\LAPTIME2~input_o\ & (!\LAPTIME1~input_o\ & (nMODE(0) & \STMODE~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LAPTIME2~input_o\,
	datab => \LAPTIME1~input_o\,
	datac => nMODE(0),
	datad => \STMODE~input_o\,
	combout => \laphor22[0]~0_combout\);

-- Location: CLKCTRL_G12
\laphor22[0]~0clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \laphor22[0]~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \laphor22[0]~0clkctrl_outclk\);

-- Location: LCCOMB_X28_Y22_N6
\lapmin21[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- lapmin21(3) = (GLOBAL(\laphor22[0]~0clkctrl_outclk\) & ((\Mod25|auto_generated|divider|divider|StageOut[45]~45_combout\))) # (!GLOBAL(\laphor22[0]~0clkctrl_outclk\) & (lapmin21(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapmin21(3),
	datac => \Mod25|auto_generated|divider|divider|StageOut[45]~45_combout\,
	datad => \laphor22[0]~0clkctrl_outclk\,
	combout => lapmin21(3));

-- Location: LCCOMB_X20_Y22_N6
\nFND1[3]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND1[3]~23_combout\ = (\nFND1[3]~22_combout\ & ((\stsec2[0]~4_combout\) # ((lapmin11(3))))) # (!\nFND1[3]~22_combout\ & (!\stsec2[0]~4_combout\ & ((lapmin21(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nFND1[3]~22_combout\,
	datab => \stsec2[0]~4_combout\,
	datac => lapmin11(3),
	datad => lapmin21(3),
	combout => \nFND1[3]~23_combout\);

-- Location: LCCOMB_X17_Y20_N26
\nFND1[3]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND1[3]~27_combout\ = (\nFND1[3]~26_combout\ & ((\nFND4[2]~2_combout\) # ((\nFND1[3]~23_combout\)))) # (!\nFND1[3]~26_combout\ & (!\nFND4[2]~2_combout\ & (\nFND1[3]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nFND1[3]~26_combout\,
	datab => \nFND4[2]~2_combout\,
	datac => \nFND1[3]~29_combout\,
	datad => \nFND1[3]~23_combout\,
	combout => \nFND1[3]~27_combout\);

-- Location: LCCOMB_X17_Y20_N2
\nFND1[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- nFND1(3) = (GLOBAL(\nFND4[0]~12clkctrl_outclk\) & ((\nFND1[3]~27_combout\))) # (!GLOBAL(\nFND4[0]~12clkctrl_outclk\) & (nFND1(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => nFND1(3),
	datac => \nFND1[3]~27_combout\,
	datad => \nFND4[0]~12clkctrl_outclk\,
	combout => nFND1(3));

-- Location: LCCOMB_X23_Y21_N10
\lapmin1[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \lapmin1[0]~feeder_combout\ = stmin(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => stmin(0),
	combout => \lapmin1[0]~feeder_combout\);

-- Location: FF_X23_Y21_N11
\lapmin1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mENTER~input_o\,
	d => \lapmin1[0]~feeder_combout\,
	ena => \lapmin1[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => lapmin1(0));

-- Location: LCCOMB_X23_Y22_N28
\lapmin11[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- lapmin11(0) = (GLOBAL(\laphor12[0]~0clkctrl_outclk\) & (lapmin1(0))) # (!GLOBAL(\laphor12[0]~0clkctrl_outclk\) & ((lapmin11(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => lapmin1(0),
	datac => \laphor12[0]~0clkctrl_outclk\,
	datad => lapmin11(0),
	combout => lapmin11(0));

-- Location: LCCOMB_X23_Y22_N8
\lapmin2[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \lapmin2[0]~feeder_combout\ = stmin(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => stmin(0),
	combout => \lapmin2[0]~feeder_combout\);

-- Location: FF_X23_Y22_N9
\lapmin2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mENTER~input_o\,
	d => \lapmin2[0]~feeder_combout\,
	ena => \lapmin2[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => lapmin2(0));

-- Location: LCCOMB_X23_Y22_N26
\lapmin21[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- lapmin21(0) = (GLOBAL(\laphor22[0]~0clkctrl_outclk\) & ((lapmin2(0)))) # (!GLOBAL(\laphor22[0]~0clkctrl_outclk\) & (lapmin21(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapmin21(0),
	datac => lapmin2(0),
	datad => \laphor22[0]~0clkctrl_outclk\,
	combout => lapmin21(0));

-- Location: FF_X22_Y24_N5
\lapmin3[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mENTER~input_o\,
	asdata => stmin(0),
	sload => VCC,
	ena => \lapmin3[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => lapmin3(0));

-- Location: LCCOMB_X22_Y24_N26
\lapmin31[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- lapmin31(0) = (GLOBAL(\lapmin32[0]~0clkctrl_outclk\) & (lapmin3(0))) # (!GLOBAL(\lapmin32[0]~0clkctrl_outclk\) & ((lapmin31(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => lapmin3(0),
	datac => lapmin31(0),
	datad => \lapmin32[0]~0clkctrl_outclk\,
	combout => lapmin31(0));

-- Location: LCCOMB_X20_Y24_N12
\stmin1[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- stmin1(0) = (GLOBAL(\stmin1[3]~0clkctrl_outclk\) & (stmin(0))) # (!GLOBAL(\stmin1[3]~0clkctrl_outclk\) & ((stmin1(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => stmin(0),
	datac => \stmin1[3]~0clkctrl_outclk\,
	datad => stmin1(0),
	combout => stmin1(0));

-- Location: LCCOMB_X23_Y24_N28
\nFND1[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND1[0]~0_combout\ = (\stsec2[0]~4_combout\ & ((\nFND4[2]~0_combout\ & (lapmin31(0))) # (!\nFND4[2]~0_combout\ & ((stmin1(0)))))) # (!\stsec2[0]~4_combout\ & (\nFND4[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stsec2[0]~4_combout\,
	datab => \nFND4[2]~0_combout\,
	datac => lapmin31(0),
	datad => stmin1(0),
	combout => \nFND1[0]~0_combout\);

-- Location: LCCOMB_X23_Y22_N20
\nFND1[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND1[0]~1_combout\ = (\stsec2[0]~4_combout\ & (((\nFND1[0]~0_combout\)))) # (!\stsec2[0]~4_combout\ & ((\nFND1[0]~0_combout\ & (lapmin11(0))) # (!\nFND1[0]~0_combout\ & ((lapmin21(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stsec2[0]~4_combout\,
	datab => lapmin11(0),
	datac => lapmin21(0),
	datad => \nFND1[0]~0_combout\,
	combout => \nFND1[0]~1_combout\);

-- Location: LCCOMB_X16_Y20_N16
\nFND4[2]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND4[2]~1_combout\ = (\STMODE~input_o\) # ((nMODE(2) & ((nMODE(1)) # (nMODE(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nMODE(1),
	datab => nMODE(2),
	datac => nMODE(0),
	datad => \STMODE~input_o\,
	combout => \nFND4[2]~1_combout\);

-- Location: LCCOMB_X12_Y20_N24
\almin1[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- almin1(0) = (GLOBAL(\process_2~1clkctrl_outclk\) & ((almin(0)))) # (!GLOBAL(\process_2~1clkctrl_outclk\) & (almin1(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => almin1(0),
	datac => almin(0),
	datad => \process_2~1clkctrl_outclk\,
	combout => almin1(0));

-- Location: LCCOMB_X12_Y17_N12
\nyear[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- nyear(0) = (GLOBAL(\process_2~3clkctrl_outclk\) & (\nyear~0_combout\)) # (!GLOBAL(\process_2~3clkctrl_outclk\) & ((nyear(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nyear~0_combout\,
	datac => \process_2~3clkctrl_outclk\,
	datad => nyear(0),
	combout => nyear(0));

-- Location: LCCOMB_X24_Y13_N16
\Mod11|auto_generated|divider|divider|StageOut[132]~161\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[132]~161_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & nyear(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => nyear(0),
	combout => \Mod11|auto_generated|divider|divider|StageOut[132]~161_combout\);

-- Location: LCCOMB_X24_Y13_N22
\Mod10|auto_generated|divider|divider|StageOut[132]~137\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|StageOut[132]~137_combout\ = (\Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & nyear(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datad => nyear(0),
	combout => \Mod10|auto_generated|divider|divider|StageOut[132]~137_combout\);

-- Location: LCCOMB_X24_Y13_N28
\Mod11|auto_generated|divider|divider|add_sub_11_result_int[0]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|add_sub_11_result_int[0]~22_combout\ = (\Mod10|auto_generated|divider|divider|StageOut[132]~138_combout\) # (\Mod10|auto_generated|divider|divider|StageOut[132]~137_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod10|auto_generated|divider|divider|StageOut[132]~138_combout\,
	datac => \Mod10|auto_generated|divider|divider|StageOut[132]~137_combout\,
	combout => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[0]~22_combout\);

-- Location: LCCOMB_X24_Y13_N10
\Mod11|auto_generated|divider|divider|StageOut[132]~162\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[132]~162_combout\ = (\Mod11|auto_generated|divider|divider|add_sub_11_result_int[0]~22_combout\ & !\Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[0]~22_combout\,
	datac => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[132]~162_combout\);

-- Location: LCCOMB_X24_Y13_N18
\Mod12|auto_generated|divider|divider|add_sub_11_result_int[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\ = (\Mod11|auto_generated|divider|divider|StageOut[132]~161_combout\) # (\Mod11|auto_generated|divider|divider|StageOut[132]~162_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod11|auto_generated|divider|divider|StageOut[132]~161_combout\,
	datad => \Mod11|auto_generated|divider|divider|StageOut[132]~162_combout\,
	combout => \Mod12|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\);

-- Location: LCCOMB_X24_Y13_N6
\Mod12|auto_generated|divider|divider|StageOut[132]~180\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[132]~180_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\Mod11|auto_generated|divider|divider|StageOut[132]~162_combout\) # 
-- ((\Mod11|auto_generated|divider|divider|StageOut[132]~161_combout\)))) # (!\Mod12|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (((\Mod12|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|StageOut[132]~162_combout\,
	datab => \Mod12|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\,
	datac => \Mod12|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	datad => \Mod11|auto_generated|divider|divider|StageOut[132]~161_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[132]~180_combout\);

-- Location: LCCOMB_X24_Y13_N8
\year1[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- year1(0) = (GLOBAL(\process_2~3clkctrl_outclk\) & ((\Mod12|auto_generated|divider|divider|StageOut[132]~180_combout\))) # (!GLOBAL(\process_2~3clkctrl_outclk\) & (year1(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => year1(0),
	datac => \process_2~3clkctrl_outclk\,
	datad => \Mod12|auto_generated|divider|divider|StageOut[132]~180_combout\,
	combout => year1(0));

-- Location: LCCOMB_X9_Y14_N24
\day1[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- day1(0) = (GLOBAL(\process_2~2clkctrl_outclk\) & (nday(0))) # (!GLOBAL(\process_2~2clkctrl_outclk\) & ((day1(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nday(0),
	datab => day1(0),
	datad => \process_2~2clkctrl_outclk\,
	combout => day1(0));

-- Location: IOIBUF_X0_Y26_N8
\ALRAM~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ALRAM,
	o => \ALRAM~input_o\);

-- Location: LCCOMB_X7_Y22_N26
\Add30~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add30~8_combout\ = alhor(4) $ (!\Add30~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => alhor(4),
	cin => \Add30~7\,
	combout => \Add30~8_combout\);

-- Location: LCCOMB_X7_Y22_N14
\Add31~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add31~8_combout\ = alhor(4) $ (\Add31~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => alhor(4),
	cin => \Add31~7\,
	combout => \Add31~8_combout\);

-- Location: LCCOMB_X8_Y22_N30
\alhor~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alhor~6_combout\ = (!\alhor[0]~5_combout\ & ((\UPDOWN~input_o\ & ((\Add31~8_combout\))) # (!\UPDOWN~input_o\ & (\Add30~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UPDOWN~input_o\,
	datab => \alhor[0]~5_combout\,
	datac => \Add30~8_combout\,
	datad => \Add31~8_combout\,
	combout => \alhor~6_combout\);

-- Location: FF_X8_Y22_N31
\alhor[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mSELECT~input_o\,
	d => \alhor~6_combout\,
	ena => \alhor[4]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => alhor(4));

-- Location: LCCOMB_X11_Y20_N12
\nFND4[2]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND4[2]~6_combout\ = (\ALRAM~input_o\ & (!\ms[6]~head_lut_combout\ & (nhor(4) $ (!alhor(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nhor(4),
	datab => \ALRAM~input_o\,
	datac => alhor(4),
	datad => \ms[6]~head_lut_combout\,
	combout => \nFND4[2]~6_combout\);

-- Location: LCCOMB_X11_Y20_N22
\nFND4[2]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND4[2]~10_combout\ = (nMODE(0)) # ((!\nFND4[2]~8_combout\) # (!\nFND4[2]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => nMODE(0),
	datac => \nFND4[2]~9_combout\,
	datad => \nFND4[2]~8_combout\,
	combout => \nFND4[2]~10_combout\);

-- Location: LCCOMB_X11_Y20_N30
\nFND4[2]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND4[2]~11_combout\ = (!nMODE(1) & (((\nFND4[2]~10_combout\) # (!\nFND4[2]~5_combout\)) # (!\nFND4[2]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nMODE(1),
	datab => \nFND4[2]~6_combout\,
	datac => \nFND4[2]~10_combout\,
	datad => \nFND4[2]~5_combout\,
	combout => \nFND4[2]~11_combout\);

-- Location: LCCOMB_X5_Y23_N8
\nms[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- nms(0) = (GLOBAL(\process_2~4clkctrl_outclk\) & (\nms~0_combout\)) # (!GLOBAL(\process_2~4clkctrl_outclk\) & ((nms(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nms~0_combout\,
	datac => nms(0),
	datad => \process_2~4clkctrl_outclk\,
	combout => nms(0));

-- Location: LCCOMB_X5_Y23_N30
\ms1[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- ms1(0) = (GLOBAL(\process_2~4clkctrl_outclk\) & ((nms(0)))) # (!GLOBAL(\process_2~4clkctrl_outclk\) & (ms1(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ms1(0),
	datac => nms(0),
	datad => \process_2~4clkctrl_outclk\,
	combout => ms1(0));

-- Location: LCCOMB_X11_Y20_N0
\min1[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- min1(0) = (GLOBAL(\hor2[0]~4clkctrl_outclk\) & (nmin(0))) # (!GLOBAL(\hor2[0]~4clkctrl_outclk\) & ((min1(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => nmin(0),
	datac => \hor2[0]~4clkctrl_outclk\,
	datad => min1(0),
	combout => min1(0));

-- Location: LCCOMB_X11_Y20_N16
\nFND1[0]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND1[0]~2_combout\ = (nMODE(0) & (((ms1(0))) # (!\nFND4[2]~11_combout\))) # (!nMODE(0) & (\nFND4[2]~11_combout\ & ((min1(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nMODE(0),
	datab => \nFND4[2]~11_combout\,
	datac => ms1(0),
	datad => min1(0),
	combout => \nFND1[0]~2_combout\);

-- Location: LCCOMB_X16_Y20_N12
\nFND1[0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND1[0]~3_combout\ = (nMODE(1) & ((\nFND1[0]~2_combout\ & (year1(0))) # (!\nFND1[0]~2_combout\ & ((day1(0)))))) # (!nMODE(1) & (((\nFND1[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nMODE(1),
	datab => year1(0),
	datac => day1(0),
	datad => \nFND1[0]~2_combout\,
	combout => \nFND1[0]~3_combout\);

-- Location: LCCOMB_X16_Y20_N14
\nFND1[0]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND1[0]~4_combout\ = (\nFND4[2]~1_combout\ & (((\nFND4[2]~2_combout\)))) # (!\nFND4[2]~1_combout\ & ((\nFND4[2]~2_combout\ & (almin1(0))) # (!\nFND4[2]~2_combout\ & ((\nFND1[0]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nFND4[2]~1_combout\,
	datab => almin1(0),
	datac => \nFND4[2]~2_combout\,
	datad => \nFND1[0]~3_combout\,
	combout => \nFND1[0]~4_combout\);

-- Location: LCCOMB_X17_Y20_N0
\nFND1[0]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND1[0]~7_combout\ = (\nFND4[2]~1_combout\ & ((\nFND1[0]~4_combout\ & (\nFND1[0]~6_combout\)) # (!\nFND1[0]~4_combout\ & ((\nFND1[0]~1_combout\))))) # (!\nFND4[2]~1_combout\ & (((\nFND1[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nFND1[0]~6_combout\,
	datab => \nFND1[0]~1_combout\,
	datac => \nFND4[2]~1_combout\,
	datad => \nFND1[0]~4_combout\,
	combout => \nFND1[0]~7_combout\);

-- Location: LCCOMB_X17_Y20_N14
\nFND1[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- nFND1(0) = (GLOBAL(\nFND4[0]~12clkctrl_outclk\) & ((\nFND1[0]~7_combout\))) # (!GLOBAL(\nFND4[0]~12clkctrl_outclk\) & (nFND1(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => nFND1(0),
	datac => \nFND4[0]~12clkctrl_outclk\,
	datad => \nFND1[0]~7_combout\,
	combout => nFND1(0));

-- Location: LCCOMB_X8_Y27_N14
\Mod6|auto_generated|divider|divider|StageOut[44]~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|StageOut[44]~62_combout\ = (\Mod6|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod6|auto_generated|divider|divider|StageOut[36]~60_combout\) # 
-- ((\Mod6|auto_generated|divider|divider|StageOut[36]~59_combout\)))) # (!\Mod6|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (((\Mod6|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod6|auto_generated|divider|divider|StageOut[36]~60_combout\,
	datab => \Mod6|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \Mod6|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \Mod6|auto_generated|divider|divider|StageOut[36]~59_combout\,
	combout => \Mod6|auto_generated|divider|divider|StageOut[44]~62_combout\);

-- Location: LCCOMB_X12_Y23_N8
\ms1[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- ms1(2) = (GLOBAL(\process_2~4clkctrl_outclk\) & (\Mod6|auto_generated|divider|divider|StageOut[44]~62_combout\)) # (!GLOBAL(\process_2~4clkctrl_outclk\) & ((ms1(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod6|auto_generated|divider|divider|StageOut[44]~62_combout\,
	datac => ms1(2),
	datad => \process_2~4clkctrl_outclk\,
	combout => ms1(2));

-- Location: LCCOMB_X14_Y24_N30
\Mod4|auto_generated|divider|divider|StageOut[25]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[25]~38_combout\ = (!\Mod4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod4|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Mod4|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[25]~38_combout\);

-- Location: LCCOMB_X15_Y24_N2
\Mod4|auto_generated|divider|divider|StageOut[32]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[32]~40_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod4|auto_generated|divider|divider|StageOut[25]~37_combout\) # 
-- ((\Mod4|auto_generated|divider|divider|StageOut[25]~38_combout\)))) # (!\Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (((\Mod4|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[25]~37_combout\,
	datab => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \Mod4|auto_generated|divider|divider|StageOut[25]~38_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[32]~40_combout\);

-- Location: LCCOMB_X15_Y24_N16
\min1[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- min1(2) = (GLOBAL(\hor2[0]~4clkctrl_outclk\) & (\Mod4|auto_generated|divider|divider|StageOut[32]~40_combout\)) # (!GLOBAL(\hor2[0]~4clkctrl_outclk\) & ((min1(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod4|auto_generated|divider|divider|StageOut[32]~40_combout\,
	datac => min1(2),
	datad => \hor2[0]~4clkctrl_outclk\,
	combout => min1(2));

-- Location: LCCOMB_X15_Y20_N8
\nFND1[2]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND1[2]~16_combout\ = (\nFND4[2]~11_combout\ & ((nMODE(0) & (ms1(2))) # (!nMODE(0) & ((min1(2)))))) # (!\nFND4[2]~11_combout\ & (nMODE(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nFND4[2]~11_combout\,
	datab => nMODE(0),
	datac => ms1(2),
	datad => min1(2),
	combout => \nFND1[2]~16_combout\);

-- Location: LCCOMB_X26_Y13_N26
\Mod12|auto_generated|divider|divider|StageOut[108]~232\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[108]~232_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod11|auto_generated|divider|divider|StageOut[134]~228_combout\) # 
-- ((!\Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \Mod11|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|StageOut[134]~228_combout\,
	datab => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[108]~232_combout\);

-- Location: LCCOMB_X27_Y13_N26
\Mod12|auto_generated|divider|divider|StageOut[121]~242\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[121]~242_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod12|auto_generated|divider|divider|StageOut[108]~232_combout\) # 
-- ((!\Mod12|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod12|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \Mod12|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\,
	datac => \Mod12|auto_generated|divider|divider|StageOut[108]~232_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[121]~242_combout\);

-- Location: LCCOMB_X27_Y13_N28
\Mod12|auto_generated|divider|divider|StageOut[134]~182\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod12|auto_generated|divider|divider|StageOut[134]~182_combout\ = (\Mod12|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (((\Mod12|auto_generated|divider|divider|StageOut[121]~242_combout\) # 
-- (\Mod12|auto_generated|divider|divider|StageOut[121]~178_combout\)))) # (!\Mod12|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\Mod12|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod12|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\,
	datab => \Mod12|auto_generated|divider|divider|StageOut[121]~242_combout\,
	datac => \Mod12|auto_generated|divider|divider|StageOut[121]~178_combout\,
	datad => \Mod12|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \Mod12|auto_generated|divider|divider|StageOut[134]~182_combout\);

-- Location: LCCOMB_X27_Y13_N6
\year1[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- year1(2) = (GLOBAL(\process_2~3clkctrl_outclk\) & ((\Mod12|auto_generated|divider|divider|StageOut[134]~182_combout\))) # (!GLOBAL(\process_2~3clkctrl_outclk\) & (year1(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => year1(2),
	datac => \process_2~3clkctrl_outclk\,
	datad => \Mod12|auto_generated|divider|divider|StageOut[134]~182_combout\,
	combout => year1(2));

-- Location: LCCOMB_X15_Y20_N26
\nFND1[2]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND1[2]~17_combout\ = (nMODE(1) & ((\nFND1[2]~16_combout\ & ((year1(2)))) # (!\nFND1[2]~16_combout\ & (day1(2))))) # (!nMODE(1) & (((\nFND1[2]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => day1(2),
	datab => nMODE(1),
	datac => \nFND1[2]~16_combout\,
	datad => year1(2),
	combout => \nFND1[2]~17_combout\);

-- Location: LCCOMB_X7_Y20_N2
\Mod13|auto_generated|divider|divider|StageOut[25]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod13|auto_generated|divider|divider|StageOut[25]~38_combout\ = (\Mod13|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\Mod13|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod13|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datac => \Mod13|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod13|auto_generated|divider|divider|StageOut[25]~38_combout\);

-- Location: LCCOMB_X6_Y20_N22
\Mod13|auto_generated|divider|divider|StageOut[32]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod13|auto_generated|divider|divider|StageOut[32]~40_combout\ = (\Mod13|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (((\Mod13|auto_generated|divider|divider|StageOut[25]~38_combout\) # 
-- (\Mod13|auto_generated|divider|divider|StageOut[25]~37_combout\)))) # (!\Mod13|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\Mod13|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod13|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datab => \Mod13|auto_generated|divider|divider|StageOut[25]~38_combout\,
	datac => \Mod13|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod13|auto_generated|divider|divider|StageOut[25]~37_combout\,
	combout => \Mod13|auto_generated|divider|divider|StageOut[32]~40_combout\);

-- Location: LCCOMB_X6_Y20_N30
\almin1[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- almin1(2) = (GLOBAL(\process_2~1clkctrl_outclk\) & ((\Mod13|auto_generated|divider|divider|StageOut[32]~40_combout\))) # (!GLOBAL(\process_2~1clkctrl_outclk\) & (almin1(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => almin1(2),
	datac => \Mod13|auto_generated|divider|divider|StageOut[32]~40_combout\,
	datad => \process_2~1clkctrl_outclk\,
	combout => almin1(2));

-- Location: LCCOMB_X15_Y20_N4
\nFND1[2]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND1[2]~18_combout\ = (\nFND4[2]~1_combout\ & (\nFND4[2]~2_combout\)) # (!\nFND4[2]~1_combout\ & ((\nFND4[2]~2_combout\ & ((almin1(2)))) # (!\nFND4[2]~2_combout\ & (\nFND1[2]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nFND4[2]~1_combout\,
	datab => \nFND4[2]~2_combout\,
	datac => \nFND1[2]~17_combout\,
	datad => almin1(2),
	combout => \nFND1[2]~18_combout\);

-- Location: LCCOMB_X19_Y25_N24
\process_2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \process_2~0_combout\ = (!nMODE(0) & \STMODE~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => nMODE(0),
	datad => \STMODE~input_o\,
	combout => \process_2~0_combout\);

-- Location: LCCOMB_X19_Y25_N4
\lapsec32[0]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \lapsec32[0]~4_combout\ = (!\LAPTIME1~input_o\ & (!\LAPTIME2~input_o\ & (\LAPTIME3~input_o\ & \process_2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LAPTIME1~input_o\,
	datab => \LAPTIME2~input_o\,
	datac => \LAPTIME3~input_o\,
	datad => \process_2~0_combout\,
	combout => \lapsec32[0]~4_combout\);

-- Location: CLKCTRL_G10
\lapsec32[0]~4clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \lapsec32[0]~4clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \lapsec32[0]~4clkctrl_outclk\);

-- Location: FF_X28_Y20_N9
\lapms3[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mENTER~input_o\,
	asdata => stms(2),
	sload => VCC,
	ena => \lapmin3[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => lapms3(2));

-- Location: LCCOMB_X24_Y22_N22
\Add1~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add1~6_combout\ = (stms(3) & (!\Add1~5\)) # (!stms(3) & ((\Add1~5\) # (GND)))
-- \Add1~7\ = CARRY((!\Add1~5\) # (!stms(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => stms(3),
	datad => VCC,
	cin => \Add1~5\,
	combout => \Add1~6_combout\,
	cout => \Add1~7\);

-- Location: LCCOMB_X24_Y22_N24
\Add1~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add1~8_combout\ = (stms(4) & (\Add1~7\ $ (GND))) # (!stms(4) & (!\Add1~7\ & VCC))
-- \Add1~9\ = CARRY((stms(4) & !\Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => stms(4),
	datad => VCC,
	cin => \Add1~7\,
	combout => \Add1~8_combout\,
	cout => \Add1~9\);

-- Location: FF_X29_Y20_N23
\stms[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add1~8_combout\,
	clrn => \ALT_INV_stflag~q\,
	sload => VCC,
	ena => \stsec[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => stms(4));

-- Location: LCCOMB_X24_Y22_N26
\Add1~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add1~10_combout\ = (stms(5) & (!\Add1~9\)) # (!stms(5) & ((\Add1~9\) # (GND)))
-- \Add1~11\ = CARRY((!\Add1~9\) # (!stms(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => stms(5),
	datad => VCC,
	cin => \Add1~9\,
	combout => \Add1~10_combout\,
	cout => \Add1~11\);

-- Location: LCCOMB_X24_Y22_N28
\Add1~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add1~12_combout\ = stms(6) $ (!\Add1~11\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => stms(6),
	cin => \Add1~11\,
	combout => \Add1~12_combout\);

-- Location: LCCOMB_X24_Y22_N2
\stms~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stms~0_combout\ = (!\Equal15~1_combout\ & \Add1~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal15~1_combout\,
	datad => \Add1~12_combout\,
	combout => \stms~0_combout\);

-- Location: FF_X29_Y20_N7
\stms[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \stms~0_combout\,
	clrn => \ALT_INV_stflag~q\,
	sload => VCC,
	ena => \stsec[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => stms(6));

-- Location: FF_X29_Y20_N21
\lapms3[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mENTER~input_o\,
	asdata => stms(6),
	sload => VCC,
	ena => \lapmin3[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => lapms3(6));

-- Location: LCCOMB_X24_Y22_N14
\stms~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stms~1_combout\ = (\Add1~10_combout\ & !\Equal15~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add1~10_combout\,
	datad => \Equal15~1_combout\,
	combout => \stms~1_combout\);

-- Location: FF_X29_Y20_N5
\stms[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \stms~1_combout\,
	clrn => \ALT_INV_stflag~q\,
	sload => VCC,
	ena => \stsec[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => stms(5));

-- Location: FF_X29_Y20_N9
\lapms3[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mENTER~input_o\,
	asdata => stms(5),
	sload => VCC,
	ena => \lapmin3[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => lapms3(5));

-- Location: FF_X29_Y20_N1
\lapms3[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mENTER~input_o\,
	asdata => stms(4),
	sload => VCC,
	ena => \lapmin3[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => lapms3(4));

-- Location: LCCOMB_X29_Y20_N24
\Mod19|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod19|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = lapms3(4) $ (VCC)
-- \Mod19|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(lapms3(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => lapms3(4),
	datad => VCC,
	combout => \Mod19|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Mod19|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X29_Y20_N28
\Mod19|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod19|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (lapms3(6) & (\Mod19|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!lapms3(6) & (!\Mod19|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \Mod19|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((lapms3(6) & !\Mod19|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => lapms3(6),
	datad => VCC,
	cin => \Mod19|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Mod19|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Mod19|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X29_Y20_N30
\Mod19|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod19|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Mod19|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod19|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Mod19|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X29_Y20_N0
\Mod19|auto_generated|divider|divider|StageOut[24]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod19|auto_generated|divider|divider|StageOut[24]~39_combout\ = (!\Mod19|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Mod19|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod19|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod19|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \Mod19|auto_generated|divider|divider|StageOut[24]~39_combout\);

-- Location: LCCOMB_X29_Y20_N22
\Mod19|auto_generated|divider|divider|StageOut[23]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod19|auto_generated|divider|divider|StageOut[23]~40_combout\ = (\Mod19|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & lapms3(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod19|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => lapms3(5),
	combout => \Mod19|auto_generated|divider|divider|StageOut[23]~40_combout\);

-- Location: LCCOMB_X29_Y20_N8
\Mod19|auto_generated|divider|divider|StageOut[22]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod19|auto_generated|divider|divider|StageOut[22]~43_combout\ = (!\Mod19|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Mod19|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod19|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod19|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \Mod19|auto_generated|divider|divider|StageOut[22]~43_combout\);

-- Location: FF_X24_Y20_N13
\stms[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add1~6_combout\,
	clrn => \ALT_INV_stflag~q\,
	sload => VCC,
	ena => \stsec[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => stms(3));

-- Location: FF_X28_Y20_N25
\lapms3[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mENTER~input_o\,
	asdata => stms(3),
	sload => VCC,
	ena => \lapmin3[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => lapms3(3));

-- Location: LCCOMB_X28_Y20_N24
\Mod19|auto_generated|divider|divider|StageOut[21]~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod19|auto_generated|divider|divider|StageOut[21]~45_combout\ = (lapms3(3) & !\Mod19|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => lapms3(3),
	datad => \Mod19|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod19|auto_generated|divider|divider|StageOut[21]~45_combout\);

-- Location: LCCOMB_X28_Y20_N14
\Mod19|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod19|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Mod19|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Mod19|auto_generated|divider|divider|StageOut[22]~42_combout\) # 
-- (\Mod19|auto_generated|divider|divider|StageOut[22]~43_combout\)))) # (!\Mod19|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Mod19|auto_generated|divider|divider|StageOut[22]~42_combout\ & 
-- (!\Mod19|auto_generated|divider|divider|StageOut[22]~43_combout\)))
-- \Mod19|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Mod19|auto_generated|divider|divider|StageOut[22]~42_combout\ & (!\Mod19|auto_generated|divider|divider|StageOut[22]~43_combout\ & 
-- !\Mod19|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod19|auto_generated|divider|divider|StageOut[22]~42_combout\,
	datab => \Mod19|auto_generated|divider|divider|StageOut[22]~43_combout\,
	datad => VCC,
	cin => \Mod19|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Mod19|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Mod19|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X28_Y20_N16
\Mod19|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod19|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Mod19|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Mod19|auto_generated|divider|divider|StageOut[23]~41_combout\) # 
-- (\Mod19|auto_generated|divider|divider|StageOut[23]~40_combout\)))) # (!\Mod19|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Mod19|auto_generated|divider|divider|StageOut[23]~41_combout\) # 
-- (\Mod19|auto_generated|divider|divider|StageOut[23]~40_combout\)))))
-- \Mod19|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Mod19|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Mod19|auto_generated|divider|divider|StageOut[23]~41_combout\) # 
-- (\Mod19|auto_generated|divider|divider|StageOut[23]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod19|auto_generated|divider|divider|StageOut[23]~41_combout\,
	datab => \Mod19|auto_generated|divider|divider|StageOut[23]~40_combout\,
	datad => VCC,
	cin => \Mod19|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Mod19|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Mod19|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X28_Y20_N18
\Mod19|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod19|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = (\Mod19|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (((\Mod19|auto_generated|divider|divider|StageOut[24]~38_combout\) # 
-- (\Mod19|auto_generated|divider|divider|StageOut[24]~39_combout\)))) # (!\Mod19|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (!\Mod19|auto_generated|divider|divider|StageOut[24]~38_combout\ & 
-- (!\Mod19|auto_generated|divider|divider|StageOut[24]~39_combout\)))
-- \Mod19|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY((!\Mod19|auto_generated|divider|divider|StageOut[24]~38_combout\ & (!\Mod19|auto_generated|divider|divider|StageOut[24]~39_combout\ & 
-- !\Mod19|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod19|auto_generated|divider|divider|StageOut[24]~38_combout\,
	datab => \Mod19|auto_generated|divider|divider|StageOut[24]~39_combout\,
	datad => VCC,
	cin => \Mod19|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \Mod19|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \Mod19|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X28_Y20_N20
\Mod19|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod19|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Mod19|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod19|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \Mod19|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X28_Y20_N0
\Mod19|auto_generated|divider|divider|StageOut[32]~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod19|auto_generated|divider|divider|StageOut[32]~67_combout\ = (\Mod19|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod19|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (lapms3(6))) # 
-- (!\Mod19|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod19|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapms3(6),
	datab => \Mod19|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datac => \Mod19|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod19|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod19|auto_generated|divider|divider|StageOut[32]~67_combout\);

-- Location: LCCOMB_X28_Y20_N22
\Mod19|auto_generated|divider|divider|StageOut[31]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod19|auto_generated|divider|divider|StageOut[31]~47_combout\ = (\Mod19|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Mod19|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod19|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Mod19|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod19|auto_generated|divider|divider|StageOut[31]~47_combout\);

-- Location: LCCOMB_X28_Y20_N28
\Mod19|auto_generated|divider|divider|StageOut[30]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod19|auto_generated|divider|divider|StageOut[30]~48_combout\ = (\Mod19|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Mod19|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod19|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Mod19|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod19|auto_generated|divider|divider|StageOut[30]~48_combout\);

-- Location: LCCOMB_X28_Y20_N26
\Mod19|auto_generated|divider|divider|StageOut[29]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod19|auto_generated|divider|divider|StageOut[29]~49_combout\ = (lapms3(3) & \Mod19|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => lapms3(3),
	datad => \Mod19|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod19|auto_generated|divider|divider|StageOut[29]~49_combout\);

-- Location: LCCOMB_X28_Y20_N8
\Mod19|auto_generated|divider|divider|StageOut[28]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod19|auto_generated|divider|divider|StageOut[28]~52_combout\ = (lapms3(2) & !\Mod19|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => lapms3(2),
	datad => \Mod19|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod19|auto_generated|divider|divider|StageOut[28]~52_combout\);

-- Location: LCCOMB_X27_Y20_N10
\Mod19|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod19|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Mod19|auto_generated|divider|divider|StageOut[28]~51_combout\) # (\Mod19|auto_generated|divider|divider|StageOut[28]~52_combout\)))
-- \Mod19|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Mod19|auto_generated|divider|divider|StageOut[28]~51_combout\) # (\Mod19|auto_generated|divider|divider|StageOut[28]~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod19|auto_generated|divider|divider|StageOut[28]~51_combout\,
	datab => \Mod19|auto_generated|divider|divider|StageOut[28]~52_combout\,
	datad => VCC,
	combout => \Mod19|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Mod19|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X27_Y20_N12
\Mod19|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod19|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Mod19|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Mod19|auto_generated|divider|divider|StageOut[29]~50_combout\) # 
-- (\Mod19|auto_generated|divider|divider|StageOut[29]~49_combout\)))) # (!\Mod19|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Mod19|auto_generated|divider|divider|StageOut[29]~50_combout\ & 
-- (!\Mod19|auto_generated|divider|divider|StageOut[29]~49_combout\)))
-- \Mod19|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Mod19|auto_generated|divider|divider|StageOut[29]~50_combout\ & (!\Mod19|auto_generated|divider|divider|StageOut[29]~49_combout\ & 
-- !\Mod19|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod19|auto_generated|divider|divider|StageOut[29]~50_combout\,
	datab => \Mod19|auto_generated|divider|divider|StageOut[29]~49_combout\,
	datad => VCC,
	cin => \Mod19|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Mod19|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Mod19|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X27_Y20_N14
\Mod19|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod19|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Mod19|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Mod19|auto_generated|divider|divider|StageOut[30]~69_combout\) # 
-- (\Mod19|auto_generated|divider|divider|StageOut[30]~48_combout\)))) # (!\Mod19|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Mod19|auto_generated|divider|divider|StageOut[30]~69_combout\) # 
-- (\Mod19|auto_generated|divider|divider|StageOut[30]~48_combout\)))))
-- \Mod19|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Mod19|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Mod19|auto_generated|divider|divider|StageOut[30]~69_combout\) # 
-- (\Mod19|auto_generated|divider|divider|StageOut[30]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod19|auto_generated|divider|divider|StageOut[30]~69_combout\,
	datab => \Mod19|auto_generated|divider|divider|StageOut[30]~48_combout\,
	datad => VCC,
	cin => \Mod19|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Mod19|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Mod19|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X27_Y20_N16
\Mod19|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod19|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\Mod19|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (((\Mod19|auto_generated|divider|divider|StageOut[31]~68_combout\) # 
-- (\Mod19|auto_generated|divider|divider|StageOut[31]~47_combout\)))) # (!\Mod19|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\Mod19|auto_generated|divider|divider|StageOut[31]~68_combout\ & 
-- (!\Mod19|auto_generated|divider|divider|StageOut[31]~47_combout\)))
-- \Mod19|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\Mod19|auto_generated|divider|divider|StageOut[31]~68_combout\ & (!\Mod19|auto_generated|divider|divider|StageOut[31]~47_combout\ & 
-- !\Mod19|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod19|auto_generated|divider|divider|StageOut[31]~68_combout\,
	datab => \Mod19|auto_generated|divider|divider|StageOut[31]~47_combout\,
	datad => VCC,
	cin => \Mod19|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \Mod19|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \Mod19|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X27_Y20_N20
\Mod19|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod19|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\Mod19|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod19|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \Mod19|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X26_Y20_N24
\Mod19|auto_generated|divider|divider|StageOut[36]~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod19|auto_generated|divider|divider|StageOut[36]~59_combout\ = (lapms3(2) & \Mod19|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => lapms3(2),
	datac => \Mod19|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod19|auto_generated|divider|divider|StageOut[36]~59_combout\);

-- Location: FF_X21_Y22_N5
\lapms3[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mENTER~input_o\,
	asdata => stms(1),
	sload => VCC,
	ena => \lapmin3[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => lapms3(1));

-- Location: LCCOMB_X27_Y20_N8
\Mod19|auto_generated|divider|divider|StageOut[35]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod19|auto_generated|divider|divider|StageOut[35]~54_combout\ = (lapms3(1) & !\Mod19|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => lapms3(1),
	datad => \Mod19|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod19|auto_generated|divider|divider|StageOut[35]~54_combout\);

-- Location: LCCOMB_X26_Y20_N2
\Mod19|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod19|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Mod19|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Mod19|auto_generated|divider|divider|StageOut[36]~60_combout\) # 
-- (\Mod19|auto_generated|divider|divider|StageOut[36]~59_combout\)))) # (!\Mod19|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Mod19|auto_generated|divider|divider|StageOut[36]~60_combout\ & 
-- (!\Mod19|auto_generated|divider|divider|StageOut[36]~59_combout\)))
-- \Mod19|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Mod19|auto_generated|divider|divider|StageOut[36]~60_combout\ & (!\Mod19|auto_generated|divider|divider|StageOut[36]~59_combout\ & 
-- !\Mod19|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod19|auto_generated|divider|divider|StageOut[36]~60_combout\,
	datab => \Mod19|auto_generated|divider|divider|StageOut[36]~59_combout\,
	datad => VCC,
	cin => \Mod19|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Mod19|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Mod19|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X26_Y20_N26
\Mod19|auto_generated|divider|divider|StageOut[36]~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod19|auto_generated|divider|divider|StageOut[36]~60_combout\ = (\Mod19|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\Mod19|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod19|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datac => \Mod19|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod19|auto_generated|divider|divider|StageOut[36]~60_combout\);

-- Location: LCCOMB_X27_Y20_N26
\Mod19|auto_generated|divider|divider|StageOut[40]~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod19|auto_generated|divider|divider|StageOut[40]~64_combout\ = (\Mod19|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod19|auto_generated|divider|divider|StageOut[32]~67_combout\) # 
-- ((!\Mod19|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod19|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod19|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Mod19|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datac => \Mod19|auto_generated|divider|divider|StageOut[32]~67_combout\,
	datad => \Mod19|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod19|auto_generated|divider|divider|StageOut[40]~64_combout\);

-- Location: LCCOMB_X27_Y20_N28
\Mod19|auto_generated|divider|divider|StageOut[39]~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod19|auto_generated|divider|divider|StageOut[39]~56_combout\ = (\Mod19|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & !\Mod19|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod19|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datad => \Mod19|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod19|auto_generated|divider|divider|StageOut[39]~56_combout\);

-- Location: LCCOMB_X27_Y20_N22
\Mod19|auto_generated|divider|divider|StageOut[38]~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod19|auto_generated|divider|divider|StageOut[38]~57_combout\ = (\Mod19|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Mod19|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod19|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Mod19|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod19|auto_generated|divider|divider|StageOut[38]~57_combout\);

-- Location: LCCOMB_X27_Y20_N0
\Mod19|auto_generated|divider|divider|StageOut[37]~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod19|auto_generated|divider|divider|StageOut[37]~58_combout\ = (!\Mod19|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod19|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod19|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod19|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \Mod19|auto_generated|divider|divider|StageOut[37]~58_combout\);

-- Location: LCCOMB_X26_Y20_N6
\Mod19|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod19|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\Mod19|auto_generated|divider|divider|StageOut[38]~66_combout\ & (!\Mod19|auto_generated|divider|divider|StageOut[38]~57_combout\ & 
-- !\Mod19|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod19|auto_generated|divider|divider|StageOut[38]~66_combout\,
	datab => \Mod19|auto_generated|divider|divider|StageOut[38]~57_combout\,
	datad => VCC,
	cin => \Mod19|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \Mod19|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X26_Y20_N8
\Mod19|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod19|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\ = CARRY((\Mod19|auto_generated|divider|divider|StageOut[39]~65_combout\) # ((\Mod19|auto_generated|divider|divider|StageOut[39]~56_combout\) # 
-- (!\Mod19|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod19|auto_generated|divider|divider|StageOut[39]~65_combout\,
	datab => \Mod19|auto_generated|divider|divider|StageOut[39]~56_combout\,
	datad => VCC,
	cin => \Mod19|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	cout => \Mod19|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\);

-- Location: LCCOMB_X26_Y20_N10
\Mod19|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod19|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\ = CARRY((!\Mod19|auto_generated|divider|divider|StageOut[40]~55_combout\ & (!\Mod19|auto_generated|divider|divider|StageOut[40]~64_combout\ & 
-- !\Mod19|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod19|auto_generated|divider|divider|StageOut[40]~55_combout\,
	datab => \Mod19|auto_generated|divider|divider|StageOut[40]~64_combout\,
	datad => VCC,
	cin => \Mod19|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\,
	cout => \Mod19|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\);

-- Location: LCCOMB_X26_Y20_N12
\Mod19|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod19|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \Mod19|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod19|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\,
	combout => \Mod19|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X26_Y20_N18
\Mod19|auto_generated|divider|divider|StageOut[44]~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod19|auto_generated|divider|divider|StageOut[44]~62_combout\ = (\Mod19|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod19|auto_generated|divider|divider|StageOut[36]~59_combout\) # 
-- ((\Mod19|auto_generated|divider|divider|StageOut[36]~60_combout\)))) # (!\Mod19|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (((\Mod19|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod19|auto_generated|divider|divider|StageOut[36]~59_combout\,
	datab => \Mod19|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datac => \Mod19|auto_generated|divider|divider|StageOut[36]~60_combout\,
	datad => \Mod19|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod19|auto_generated|divider|divider|StageOut[44]~62_combout\);

-- Location: LCCOMB_X26_Y20_N20
\lapms31[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- lapms31(2) = (GLOBAL(\lapsec32[0]~4clkctrl_outclk\) & ((\Mod19|auto_generated|divider|divider|StageOut[44]~62_combout\))) # (!GLOBAL(\lapsec32[0]~4clkctrl_outclk\) & (lapms31(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => lapms31(2),
	datac => \lapsec32[0]~4clkctrl_outclk\,
	datad => \Mod19|auto_generated|divider|divider|StageOut[44]~62_combout\,
	combout => lapms31(2));

-- Location: FF_X23_Y20_N15
\lapms1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mENTER~input_o\,
	asdata => stms(2),
	sload => VCC,
	ena => \lapmin1[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => lapms1(2));

-- Location: LCCOMB_X24_Y20_N14
\lapms1[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \lapms1[6]~feeder_combout\ = stms(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => stms(6),
	combout => \lapms1[6]~feeder_combout\);

-- Location: FF_X24_Y20_N15
\lapms1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mENTER~input_o\,
	d => \lapms1[6]~feeder_combout\,
	ena => \lapmin1[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => lapms1(6));

-- Location: FF_X24_Y20_N1
\lapms1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mENTER~input_o\,
	asdata => stms(4),
	sload => VCC,
	ena => \lapmin1[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => lapms1(4));

-- Location: LCCOMB_X24_Y20_N24
\Mod15|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod15|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = lapms1(4) $ (VCC)
-- \Mod15|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(lapms1(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => lapms1(4),
	datad => VCC,
	combout => \Mod15|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Mod15|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X24_Y20_N28
\Mod15|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod15|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (lapms1(6) & (\Mod15|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!lapms1(6) & (!\Mod15|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \Mod15|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((lapms1(6) & !\Mod15|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => lapms1(6),
	datad => VCC,
	cin => \Mod15|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Mod15|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Mod15|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X24_Y20_N0
\Mod15|auto_generated|divider|divider|StageOut[24]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod15|auto_generated|divider|divider|StageOut[24]~39_combout\ = (!\Mod15|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Mod15|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod15|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod15|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \Mod15|auto_generated|divider|divider|StageOut[24]~39_combout\);

-- Location: LCCOMB_X24_Y20_N30
\Mod15|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod15|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Mod15|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod15|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Mod15|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X24_Y20_N8
\Mod15|auto_generated|divider|divider|StageOut[23]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod15|auto_generated|divider|divider|StageOut[23]~41_combout\ = (\Mod15|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\Mod15|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod15|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \Mod15|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod15|auto_generated|divider|divider|StageOut[23]~41_combout\);

-- Location: LCCOMB_X24_Y20_N6
\Mod15|auto_generated|divider|divider|StageOut[22]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod15|auto_generated|divider|divider|StageOut[22]~42_combout\ = (\Mod15|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & lapms1(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod15|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => lapms1(4),
	combout => \Mod15|auto_generated|divider|divider|StageOut[22]~42_combout\);

-- Location: FF_X24_Y20_N9
\lapms1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mENTER~input_o\,
	asdata => stms(3),
	sload => VCC,
	ena => \lapmin1[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => lapms1(3));

-- Location: LCCOMB_X24_Y20_N16
\Mod15|auto_generated|divider|divider|StageOut[21]~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod15|auto_generated|divider|divider|StageOut[21]~45_combout\ = (!\Mod15|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & lapms1(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod15|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => lapms1(3),
	combout => \Mod15|auto_generated|divider|divider|StageOut[21]~45_combout\);

-- Location: LCCOMB_X23_Y20_N20
\Mod15|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod15|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Mod15|auto_generated|divider|divider|StageOut[21]~44_combout\) # (\Mod15|auto_generated|divider|divider|StageOut[21]~45_combout\)))
-- \Mod15|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Mod15|auto_generated|divider|divider|StageOut[21]~44_combout\) # (\Mod15|auto_generated|divider|divider|StageOut[21]~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod15|auto_generated|divider|divider|StageOut[21]~44_combout\,
	datab => \Mod15|auto_generated|divider|divider|StageOut[21]~45_combout\,
	datad => VCC,
	combout => \Mod15|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Mod15|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X23_Y20_N22
\Mod15|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod15|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Mod15|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Mod15|auto_generated|divider|divider|StageOut[22]~43_combout\) # 
-- (\Mod15|auto_generated|divider|divider|StageOut[22]~42_combout\)))) # (!\Mod15|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Mod15|auto_generated|divider|divider|StageOut[22]~43_combout\ & 
-- (!\Mod15|auto_generated|divider|divider|StageOut[22]~42_combout\)))
-- \Mod15|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Mod15|auto_generated|divider|divider|StageOut[22]~43_combout\ & (!\Mod15|auto_generated|divider|divider|StageOut[22]~42_combout\ & 
-- !\Mod15|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod15|auto_generated|divider|divider|StageOut[22]~43_combout\,
	datab => \Mod15|auto_generated|divider|divider|StageOut[22]~42_combout\,
	datad => VCC,
	cin => \Mod15|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Mod15|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Mod15|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X23_Y20_N26
\Mod15|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod15|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = (\Mod15|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (((\Mod15|auto_generated|divider|divider|StageOut[24]~38_combout\) # 
-- (\Mod15|auto_generated|divider|divider|StageOut[24]~39_combout\)))) # (!\Mod15|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (!\Mod15|auto_generated|divider|divider|StageOut[24]~38_combout\ & 
-- (!\Mod15|auto_generated|divider|divider|StageOut[24]~39_combout\)))
-- \Mod15|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY((!\Mod15|auto_generated|divider|divider|StageOut[24]~38_combout\ & (!\Mod15|auto_generated|divider|divider|StageOut[24]~39_combout\ & 
-- !\Mod15|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod15|auto_generated|divider|divider|StageOut[24]~38_combout\,
	datab => \Mod15|auto_generated|divider|divider|StageOut[24]~39_combout\,
	datad => VCC,
	cin => \Mod15|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \Mod15|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \Mod15|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X23_Y20_N28
\Mod15|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod15|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Mod15|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod15|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \Mod15|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X23_Y20_N10
\Mod15|auto_generated|divider|divider|StageOut[32]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod15|auto_generated|divider|divider|StageOut[32]~46_combout\ = (\Mod15|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & !\Mod15|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod15|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datad => \Mod15|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod15|auto_generated|divider|divider|StageOut[32]~46_combout\);

-- Location: LCCOMB_X24_Y20_N22
\lapms1[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \lapms1[5]~feeder_combout\ = stms(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => stms(5),
	combout => \lapms1[5]~feeder_combout\);

-- Location: FF_X24_Y20_N23
\lapms1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mENTER~input_o\,
	d => \lapms1[5]~feeder_combout\,
	ena => \lapmin1[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => lapms1(5));

-- Location: LCCOMB_X23_Y20_N16
\Mod15|auto_generated|divider|divider|StageOut[31]~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod15|auto_generated|divider|divider|StageOut[31]~68_combout\ = (\Mod15|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod15|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((lapms1(5)))) # 
-- (!\Mod15|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Mod15|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod15|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datab => lapms1(5),
	datac => \Mod15|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod15|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod15|auto_generated|divider|divider|StageOut[31]~68_combout\);

-- Location: LCCOMB_X23_Y20_N18
\Mod15|auto_generated|divider|divider|StageOut[30]~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod15|auto_generated|divider|divider|StageOut[30]~69_combout\ = (\Mod15|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod15|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((lapms1(4)))) # 
-- (!\Mod15|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Mod15|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod15|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Mod15|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datac => lapms1(4),
	datad => \Mod15|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod15|auto_generated|divider|divider|StageOut[30]~69_combout\);

-- Location: LCCOMB_X23_Y20_N8
\Mod15|auto_generated|divider|divider|StageOut[29]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod15|auto_generated|divider|divider|StageOut[29]~50_combout\ = (\Mod15|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\Mod15|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod15|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Mod15|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod15|auto_generated|divider|divider|StageOut[29]~50_combout\);

-- Location: LCCOMB_X23_Y20_N0
\Mod15|auto_generated|divider|divider|StageOut[28]~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod15|auto_generated|divider|divider|StageOut[28]~51_combout\ = (lapms1(2) & \Mod15|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapms1(2),
	datad => \Mod15|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod15|auto_generated|divider|divider|StageOut[28]~51_combout\);

-- Location: LCCOMB_X22_Y20_N18
\Mod15|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod15|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Mod15|auto_generated|divider|divider|StageOut[28]~52_combout\) # (\Mod15|auto_generated|divider|divider|StageOut[28]~51_combout\)))
-- \Mod15|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Mod15|auto_generated|divider|divider|StageOut[28]~52_combout\) # (\Mod15|auto_generated|divider|divider|StageOut[28]~51_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod15|auto_generated|divider|divider|StageOut[28]~52_combout\,
	datab => \Mod15|auto_generated|divider|divider|StageOut[28]~51_combout\,
	datad => VCC,
	combout => \Mod15|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Mod15|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X22_Y20_N20
\Mod15|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod15|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Mod15|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Mod15|auto_generated|divider|divider|StageOut[29]~49_combout\) # 
-- (\Mod15|auto_generated|divider|divider|StageOut[29]~50_combout\)))) # (!\Mod15|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Mod15|auto_generated|divider|divider|StageOut[29]~49_combout\ & 
-- (!\Mod15|auto_generated|divider|divider|StageOut[29]~50_combout\)))
-- \Mod15|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Mod15|auto_generated|divider|divider|StageOut[29]~49_combout\ & (!\Mod15|auto_generated|divider|divider|StageOut[29]~50_combout\ & 
-- !\Mod15|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod15|auto_generated|divider|divider|StageOut[29]~49_combout\,
	datab => \Mod15|auto_generated|divider|divider|StageOut[29]~50_combout\,
	datad => VCC,
	cin => \Mod15|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Mod15|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Mod15|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X22_Y20_N24
\Mod15|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod15|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\Mod15|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (((\Mod15|auto_generated|divider|divider|StageOut[31]~47_combout\) # 
-- (\Mod15|auto_generated|divider|divider|StageOut[31]~68_combout\)))) # (!\Mod15|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\Mod15|auto_generated|divider|divider|StageOut[31]~47_combout\ & 
-- (!\Mod15|auto_generated|divider|divider|StageOut[31]~68_combout\)))
-- \Mod15|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\Mod15|auto_generated|divider|divider|StageOut[31]~47_combout\ & (!\Mod15|auto_generated|divider|divider|StageOut[31]~68_combout\ & 
-- !\Mod15|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod15|auto_generated|divider|divider|StageOut[31]~47_combout\,
	datab => \Mod15|auto_generated|divider|divider|StageOut[31]~68_combout\,
	datad => VCC,
	cin => \Mod15|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \Mod15|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \Mod15|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X22_Y20_N26
\Mod15|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod15|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = (\Mod15|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((((\Mod15|auto_generated|divider|divider|StageOut[32]~67_combout\) # 
-- (\Mod15|auto_generated|divider|divider|StageOut[32]~46_combout\))))) # (!\Mod15|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((\Mod15|auto_generated|divider|divider|StageOut[32]~67_combout\) # 
-- ((\Mod15|auto_generated|divider|divider|StageOut[32]~46_combout\) # (GND))))
-- \Mod15|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY((\Mod15|auto_generated|divider|divider|StageOut[32]~67_combout\) # ((\Mod15|auto_generated|divider|divider|StageOut[32]~46_combout\) # 
-- (!\Mod15|auto_generated|divider|divider|add_sub_5_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod15|auto_generated|divider|divider|StageOut[32]~67_combout\,
	datab => \Mod15|auto_generated|divider|divider|StageOut[32]~46_combout\,
	datad => VCC,
	cin => \Mod15|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \Mod15|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \Mod15|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X22_Y20_N28
\Mod15|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod15|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\Mod15|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod15|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \Mod15|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X21_Y20_N8
\Mod15|auto_generated|divider|divider|StageOut[36]~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod15|auto_generated|divider|divider|StageOut[36]~59_combout\ = (lapms1(2) & \Mod15|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => lapms1(2),
	datad => \Mod15|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod15|auto_generated|divider|divider|StageOut[36]~59_combout\);

-- Location: LCCOMB_X23_Y22_N22
\lapms1[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \lapms1[1]~feeder_combout\ = stms(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => stms(1),
	combout => \lapms1[1]~feeder_combout\);

-- Location: FF_X23_Y22_N23
\lapms1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mENTER~input_o\,
	d => \lapms1[1]~feeder_combout\,
	ena => \lapmin1[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => lapms1(1));

-- Location: LCCOMB_X21_Y20_N10
\Mod15|auto_generated|divider|divider|StageOut[35]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod15|auto_generated|divider|divider|StageOut[35]~54_combout\ = (lapms1(1) & !\Mod15|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => lapms1(1),
	datad => \Mod15|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod15|auto_generated|divider|divider|StageOut[35]~54_combout\);

-- Location: LCCOMB_X21_Y20_N14
\Mod15|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod15|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Mod15|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Mod15|auto_generated|divider|divider|StageOut[36]~60_combout\) # 
-- (\Mod15|auto_generated|divider|divider|StageOut[36]~59_combout\)))) # (!\Mod15|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Mod15|auto_generated|divider|divider|StageOut[36]~60_combout\ & 
-- (!\Mod15|auto_generated|divider|divider|StageOut[36]~59_combout\)))
-- \Mod15|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Mod15|auto_generated|divider|divider|StageOut[36]~60_combout\ & (!\Mod15|auto_generated|divider|divider|StageOut[36]~59_combout\ & 
-- !\Mod15|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod15|auto_generated|divider|divider|StageOut[36]~60_combout\,
	datab => \Mod15|auto_generated|divider|divider|StageOut[36]~59_combout\,
	datad => VCC,
	cin => \Mod15|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Mod15|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Mod15|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X22_Y20_N30
\Mod15|auto_generated|divider|divider|StageOut[36]~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod15|auto_generated|divider|divider|StageOut[36]~60_combout\ = (\Mod15|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\Mod15|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod15|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \Mod15|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod15|auto_generated|divider|divider|StageOut[36]~60_combout\);

-- Location: LCCOMB_X22_Y20_N14
\Mod15|auto_generated|divider|divider|StageOut[40]~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod15|auto_generated|divider|divider|StageOut[40]~55_combout\ = (\Mod15|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & !\Mod15|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod15|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Mod15|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod15|auto_generated|divider|divider|StageOut[40]~55_combout\);

-- Location: LCCOMB_X22_Y20_N12
\Mod15|auto_generated|divider|divider|StageOut[39]~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod15|auto_generated|divider|divider|StageOut[39]~56_combout\ = (\Mod15|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & !\Mod15|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod15|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datad => \Mod15|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod15|auto_generated|divider|divider|StageOut[39]~56_combout\);

-- Location: LCCOMB_X22_Y20_N8
\Mod15|auto_generated|divider|divider|StageOut[38]~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod15|auto_generated|divider|divider|StageOut[38]~66_combout\ = (\Mod15|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod15|auto_generated|divider|divider|StageOut[30]~69_combout\) # 
-- ((!\Mod15|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod15|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod15|auto_generated|divider|divider|StageOut[30]~69_combout\,
	datab => \Mod15|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Mod15|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Mod15|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod15|auto_generated|divider|divider|StageOut[38]~66_combout\);

-- Location: LCCOMB_X22_Y20_N0
\Mod15|auto_generated|divider|divider|StageOut[37]~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod15|auto_generated|divider|divider|StageOut[37]~58_combout\ = (\Mod15|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Mod15|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod15|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \Mod15|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod15|auto_generated|divider|divider|StageOut[37]~58_combout\);

-- Location: LCCOMB_X21_Y20_N18
\Mod15|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod15|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\Mod15|auto_generated|divider|divider|StageOut[38]~57_combout\ & (!\Mod15|auto_generated|divider|divider|StageOut[38]~66_combout\ & 
-- !\Mod15|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod15|auto_generated|divider|divider|StageOut[38]~57_combout\,
	datab => \Mod15|auto_generated|divider|divider|StageOut[38]~66_combout\,
	datad => VCC,
	cin => \Mod15|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \Mod15|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X21_Y20_N20
\Mod15|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod15|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\ = CARRY((\Mod15|auto_generated|divider|divider|StageOut[39]~65_combout\) # ((\Mod15|auto_generated|divider|divider|StageOut[39]~56_combout\) # 
-- (!\Mod15|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod15|auto_generated|divider|divider|StageOut[39]~65_combout\,
	datab => \Mod15|auto_generated|divider|divider|StageOut[39]~56_combout\,
	datad => VCC,
	cin => \Mod15|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	cout => \Mod15|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\);

-- Location: LCCOMB_X21_Y20_N22
\Mod15|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod15|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\ = CARRY((!\Mod15|auto_generated|divider|divider|StageOut[40]~64_combout\ & (!\Mod15|auto_generated|divider|divider|StageOut[40]~55_combout\ & 
-- !\Mod15|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod15|auto_generated|divider|divider|StageOut[40]~64_combout\,
	datab => \Mod15|auto_generated|divider|divider|StageOut[40]~55_combout\,
	datad => VCC,
	cin => \Mod15|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\,
	cout => \Mod15|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\);

-- Location: LCCOMB_X21_Y20_N24
\Mod15|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod15|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \Mod15|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod15|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\,
	combout => \Mod15|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X21_Y20_N4
\Mod15|auto_generated|divider|divider|StageOut[44]~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod15|auto_generated|divider|divider|StageOut[44]~62_combout\ = (\Mod15|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod15|auto_generated|divider|divider|StageOut[36]~59_combout\) # 
-- ((\Mod15|auto_generated|divider|divider|StageOut[36]~60_combout\)))) # (!\Mod15|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (((\Mod15|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod15|auto_generated|divider|divider|StageOut[36]~59_combout\,
	datab => \Mod15|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datac => \Mod15|auto_generated|divider|divider|StageOut[36]~60_combout\,
	datad => \Mod15|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod15|auto_generated|divider|divider|StageOut[44]~62_combout\);

-- Location: LCCOMB_X19_Y18_N26
\lapsec12[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \lapsec12[0]~0_combout\ = (\LAPTIME1~input_o\ & (\STMODE~input_o\ & !nMODE(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LAPTIME1~input_o\,
	datac => \STMODE~input_o\,
	datad => nMODE(0),
	combout => \lapsec12[0]~0_combout\);

-- Location: CLKCTRL_G16
\lapsec12[0]~0clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \lapsec12[0]~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \lapsec12[0]~0clkctrl_outclk\);

-- Location: LCCOMB_X21_Y20_N0
\lapms11[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- lapms11(2) = (GLOBAL(\lapsec12[0]~0clkctrl_outclk\) & ((\Mod15|auto_generated|divider|divider|StageOut[44]~62_combout\))) # (!GLOBAL(\lapsec12[0]~0clkctrl_outclk\) & (lapms11(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => lapms11(2),
	datac => \Mod15|auto_generated|divider|divider|StageOut[44]~62_combout\,
	datad => \lapsec12[0]~0clkctrl_outclk\,
	combout => lapms11(2));

-- Location: LCCOMB_X20_Y22_N12
\lapsec22[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \lapsec22[0]~0_combout\ = (\LAPTIME2~input_o\ & (!\LAPTIME1~input_o\ & (!nMODE(0) & \STMODE~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LAPTIME2~input_o\,
	datab => \LAPTIME1~input_o\,
	datac => nMODE(0),
	datad => \STMODE~input_o\,
	combout => \lapsec22[0]~0_combout\);

-- Location: CLKCTRL_G11
\lapsec22[0]~0clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \lapsec22[0]~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \lapsec22[0]~0clkctrl_outclk\);

-- Location: FF_X32_Y18_N1
\lapms2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mENTER~input_o\,
	asdata => stms(2),
	sload => VCC,
	ena => \lapmin2[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => lapms2(2));

-- Location: LCCOMB_X33_Y18_N16
\lapms2[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \lapms2[6]~feeder_combout\ = stms(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => stms(6),
	combout => \lapms2[6]~feeder_combout\);

-- Location: FF_X33_Y18_N17
\lapms2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mENTER~input_o\,
	d => \lapms2[6]~feeder_combout\,
	ena => \lapmin2[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => lapms2(6));

-- Location: LCCOMB_X33_Y18_N2
\lapms2[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \lapms2[5]~feeder_combout\ = stms(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => stms(5),
	combout => \lapms2[5]~feeder_combout\);

-- Location: FF_X33_Y18_N3
\lapms2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mENTER~input_o\,
	d => \lapms2[5]~feeder_combout\,
	ena => \lapmin2[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => lapms2(5));

-- Location: LCCOMB_X33_Y18_N0
\lapms2[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \lapms2[4]~feeder_combout\ = stms(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => stms(4),
	combout => \lapms2[4]~feeder_combout\);

-- Location: FF_X33_Y18_N1
\lapms2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mENTER~input_o\,
	d => \lapms2[4]~feeder_combout\,
	ena => \lapmin2[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => lapms2(4));

-- Location: LCCOMB_X33_Y18_N12
\Mod17|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod17|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (lapms2(6) & (\Mod17|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!lapms2(6) & (!\Mod17|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \Mod17|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((lapms2(6) & !\Mod17|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => lapms2(6),
	datad => VCC,
	cin => \Mod17|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Mod17|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Mod17|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X33_Y18_N14
\Mod17|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod17|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Mod17|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod17|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Mod17|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X33_Y18_N28
\Mod17|auto_generated|divider|divider|StageOut[24]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod17|auto_generated|divider|divider|StageOut[24]~39_combout\ = (!\Mod17|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Mod17|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod17|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod17|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \Mod17|auto_generated|divider|divider|StageOut[24]~39_combout\);

-- Location: LCCOMB_X33_Y18_N26
\Mod17|auto_generated|divider|divider|StageOut[23]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod17|auto_generated|divider|divider|StageOut[23]~40_combout\ = (\Mod17|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & lapms2(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod17|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => lapms2(5),
	combout => \Mod17|auto_generated|divider|divider|StageOut[23]~40_combout\);

-- Location: LCCOMB_X33_Y18_N22
\Mod17|auto_generated|divider|divider|StageOut[22]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod17|auto_generated|divider|divider|StageOut[22]~42_combout\ = (\Mod17|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & lapms2(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod17|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => lapms2(4),
	combout => \Mod17|auto_generated|divider|divider|StageOut[22]~42_combout\);

-- Location: FF_X32_Y18_N13
\lapms2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mENTER~input_o\,
	asdata => stms(3),
	sload => VCC,
	ena => \lapmin2[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => lapms2(3));

-- Location: LCCOMB_X32_Y18_N14
\Mod17|auto_generated|divider|divider|StageOut[21]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod17|auto_generated|divider|divider|StageOut[21]~44_combout\ = (\Mod17|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & lapms2(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod17|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => lapms2(3),
	combout => \Mod17|auto_generated|divider|divider|StageOut[21]~44_combout\);

-- Location: LCCOMB_X32_Y18_N20
\Mod17|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod17|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Mod17|auto_generated|divider|divider|StageOut[21]~45_combout\) # (\Mod17|auto_generated|divider|divider|StageOut[21]~44_combout\)))
-- \Mod17|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Mod17|auto_generated|divider|divider|StageOut[21]~45_combout\) # (\Mod17|auto_generated|divider|divider|StageOut[21]~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod17|auto_generated|divider|divider|StageOut[21]~45_combout\,
	datab => \Mod17|auto_generated|divider|divider|StageOut[21]~44_combout\,
	datad => VCC,
	combout => \Mod17|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Mod17|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X32_Y18_N22
\Mod17|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod17|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Mod17|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Mod17|auto_generated|divider|divider|StageOut[22]~43_combout\) # 
-- (\Mod17|auto_generated|divider|divider|StageOut[22]~42_combout\)))) # (!\Mod17|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Mod17|auto_generated|divider|divider|StageOut[22]~43_combout\ & 
-- (!\Mod17|auto_generated|divider|divider|StageOut[22]~42_combout\)))
-- \Mod17|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Mod17|auto_generated|divider|divider|StageOut[22]~43_combout\ & (!\Mod17|auto_generated|divider|divider|StageOut[22]~42_combout\ & 
-- !\Mod17|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod17|auto_generated|divider|divider|StageOut[22]~43_combout\,
	datab => \Mod17|auto_generated|divider|divider|StageOut[22]~42_combout\,
	datad => VCC,
	cin => \Mod17|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Mod17|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Mod17|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X32_Y18_N24
\Mod17|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod17|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Mod17|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Mod17|auto_generated|divider|divider|StageOut[23]~41_combout\) # 
-- (\Mod17|auto_generated|divider|divider|StageOut[23]~40_combout\)))) # (!\Mod17|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Mod17|auto_generated|divider|divider|StageOut[23]~41_combout\) # 
-- (\Mod17|auto_generated|divider|divider|StageOut[23]~40_combout\)))))
-- \Mod17|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Mod17|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Mod17|auto_generated|divider|divider|StageOut[23]~41_combout\) # 
-- (\Mod17|auto_generated|divider|divider|StageOut[23]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod17|auto_generated|divider|divider|StageOut[23]~41_combout\,
	datab => \Mod17|auto_generated|divider|divider|StageOut[23]~40_combout\,
	datad => VCC,
	cin => \Mod17|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Mod17|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Mod17|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X32_Y18_N28
\Mod17|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod17|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Mod17|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod17|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \Mod17|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X32_Y18_N8
\Mod17|auto_generated|divider|divider|StageOut[32]~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod17|auto_generated|divider|divider|StageOut[32]~67_combout\ = (\Mod17|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod17|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (lapms2(6))) # 
-- (!\Mod17|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod17|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapms2(6),
	datab => \Mod17|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Mod17|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \Mod17|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod17|auto_generated|divider|divider|StageOut[32]~67_combout\);

-- Location: LCCOMB_X32_Y18_N10
\Mod17|auto_generated|divider|divider|StageOut[31]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod17|auto_generated|divider|divider|StageOut[31]~47_combout\ = (\Mod17|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Mod17|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod17|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Mod17|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod17|auto_generated|divider|divider|StageOut[31]~47_combout\);

-- Location: LCCOMB_X32_Y18_N16
\Mod17|auto_generated|divider|divider|StageOut[30]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod17|auto_generated|divider|divider|StageOut[30]~48_combout\ = (\Mod17|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Mod17|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod17|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Mod17|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod17|auto_generated|divider|divider|StageOut[30]~48_combout\);

-- Location: LCCOMB_X32_Y18_N18
\Mod17|auto_generated|divider|divider|StageOut[29]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod17|auto_generated|divider|divider|StageOut[29]~50_combout\ = (\Mod17|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\Mod17|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod17|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Mod17|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod17|auto_generated|divider|divider|StageOut[29]~50_combout\);

-- Location: LCCOMB_X32_Y18_N0
\Mod17|auto_generated|divider|divider|StageOut[28]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod17|auto_generated|divider|divider|StageOut[28]~52_combout\ = (lapms2(2) & !\Mod17|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => lapms2(2),
	datad => \Mod17|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod17|auto_generated|divider|divider|StageOut[28]~52_combout\);

-- Location: LCCOMB_X31_Y18_N20
\Mod17|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod17|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Mod17|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Mod17|auto_generated|divider|divider|StageOut[30]~69_combout\) # 
-- (\Mod17|auto_generated|divider|divider|StageOut[30]~48_combout\)))) # (!\Mod17|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Mod17|auto_generated|divider|divider|StageOut[30]~69_combout\) # 
-- (\Mod17|auto_generated|divider|divider|StageOut[30]~48_combout\)))))
-- \Mod17|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Mod17|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Mod17|auto_generated|divider|divider|StageOut[30]~69_combout\) # 
-- (\Mod17|auto_generated|divider|divider|StageOut[30]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod17|auto_generated|divider|divider|StageOut[30]~69_combout\,
	datab => \Mod17|auto_generated|divider|divider|StageOut[30]~48_combout\,
	datad => VCC,
	cin => \Mod17|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Mod17|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Mod17|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X31_Y18_N22
\Mod17|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod17|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\Mod17|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (((\Mod17|auto_generated|divider|divider|StageOut[31]~68_combout\) # 
-- (\Mod17|auto_generated|divider|divider|StageOut[31]~47_combout\)))) # (!\Mod17|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\Mod17|auto_generated|divider|divider|StageOut[31]~68_combout\ & 
-- (!\Mod17|auto_generated|divider|divider|StageOut[31]~47_combout\)))
-- \Mod17|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\Mod17|auto_generated|divider|divider|StageOut[31]~68_combout\ & (!\Mod17|auto_generated|divider|divider|StageOut[31]~47_combout\ & 
-- !\Mod17|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod17|auto_generated|divider|divider|StageOut[31]~68_combout\,
	datab => \Mod17|auto_generated|divider|divider|StageOut[31]~47_combout\,
	datad => VCC,
	cin => \Mod17|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \Mod17|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \Mod17|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X31_Y18_N26
\Mod17|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod17|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\Mod17|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod17|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \Mod17|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X30_Y18_N18
\Mod17|auto_generated|divider|divider|StageOut[36]~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod17|auto_generated|divider|divider|StageOut[36]~59_combout\ = (lapms2(2) & \Mod17|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => lapms2(2),
	datad => \Mod17|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod17|auto_generated|divider|divider|StageOut[36]~59_combout\);

-- Location: LCCOMB_X30_Y18_N0
\Mod17|auto_generated|divider|divider|StageOut[35]~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod17|auto_generated|divider|divider|StageOut[35]~53_combout\ = (lapms2(1) & \Mod17|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapms2(1),
	datad => \Mod17|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod17|auto_generated|divider|divider|StageOut[35]~53_combout\);

-- Location: LCCOMB_X30_Y18_N4
\Mod17|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod17|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Mod17|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Mod17|auto_generated|divider|divider|StageOut[36]~60_combout\) # 
-- (\Mod17|auto_generated|divider|divider|StageOut[36]~59_combout\)))) # (!\Mod17|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Mod17|auto_generated|divider|divider|StageOut[36]~60_combout\ & 
-- (!\Mod17|auto_generated|divider|divider|StageOut[36]~59_combout\)))
-- \Mod17|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Mod17|auto_generated|divider|divider|StageOut[36]~60_combout\ & (!\Mod17|auto_generated|divider|divider|StageOut[36]~59_combout\ & 
-- !\Mod17|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod17|auto_generated|divider|divider|StageOut[36]~60_combout\,
	datab => \Mod17|auto_generated|divider|divider|StageOut[36]~59_combout\,
	datad => VCC,
	cin => \Mod17|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Mod17|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Mod17|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X31_Y18_N28
\Mod17|auto_generated|divider|divider|StageOut[40]~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod17|auto_generated|divider|divider|StageOut[40]~64_combout\ = (\Mod17|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod17|auto_generated|divider|divider|StageOut[32]~67_combout\) # 
-- ((\Mod17|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & !\Mod17|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod17|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datab => \Mod17|auto_generated|divider|divider|StageOut[32]~67_combout\,
	datac => \Mod17|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod17|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod17|auto_generated|divider|divider|StageOut[40]~64_combout\);

-- Location: LCCOMB_X31_Y18_N8
\Mod17|auto_generated|divider|divider|StageOut[39]~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod17|auto_generated|divider|divider|StageOut[39]~56_combout\ = (!\Mod17|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod17|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod17|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod17|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	combout => \Mod17|auto_generated|divider|divider|StageOut[39]~56_combout\);

-- Location: LCCOMB_X31_Y18_N14
\Mod17|auto_generated|divider|divider|StageOut[38]~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod17|auto_generated|divider|divider|StageOut[38]~57_combout\ = (!\Mod17|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod17|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod17|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod17|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \Mod17|auto_generated|divider|divider|StageOut[38]~57_combout\);

-- Location: LCCOMB_X30_Y18_N28
\Mod17|auto_generated|divider|divider|StageOut[37]~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod17|auto_generated|divider|divider|StageOut[37]~70_combout\ = (\Mod17|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod17|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((lapms2(3)))) # 
-- (!\Mod17|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Mod17|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod17|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datab => lapms2(3),
	datac => \Mod17|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod17|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod17|auto_generated|divider|divider|StageOut[37]~70_combout\);

-- Location: LCCOMB_X30_Y18_N8
\Mod17|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod17|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\Mod17|auto_generated|divider|divider|StageOut[38]~66_combout\ & (!\Mod17|auto_generated|divider|divider|StageOut[38]~57_combout\ & 
-- !\Mod17|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod17|auto_generated|divider|divider|StageOut[38]~66_combout\,
	datab => \Mod17|auto_generated|divider|divider|StageOut[38]~57_combout\,
	datad => VCC,
	cin => \Mod17|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \Mod17|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X30_Y18_N10
\Mod17|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod17|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\ = CARRY((\Mod17|auto_generated|divider|divider|StageOut[39]~65_combout\) # ((\Mod17|auto_generated|divider|divider|StageOut[39]~56_combout\) # 
-- (!\Mod17|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod17|auto_generated|divider|divider|StageOut[39]~65_combout\,
	datab => \Mod17|auto_generated|divider|divider|StageOut[39]~56_combout\,
	datad => VCC,
	cin => \Mod17|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	cout => \Mod17|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\);

-- Location: LCCOMB_X30_Y18_N12
\Mod17|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod17|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\ = CARRY((!\Mod17|auto_generated|divider|divider|StageOut[40]~55_combout\ & (!\Mod17|auto_generated|divider|divider|StageOut[40]~64_combout\ & 
-- !\Mod17|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod17|auto_generated|divider|divider|StageOut[40]~55_combout\,
	datab => \Mod17|auto_generated|divider|divider|StageOut[40]~64_combout\,
	datad => VCC,
	cin => \Mod17|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\,
	cout => \Mod17|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\);

-- Location: LCCOMB_X30_Y18_N14
\Mod17|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod17|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \Mod17|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod17|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\,
	combout => \Mod17|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X30_Y18_N26
\Mod17|auto_generated|divider|divider|StageOut[44]~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod17|auto_generated|divider|divider|StageOut[44]~62_combout\ = (\Mod17|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod17|auto_generated|divider|divider|StageOut[36]~60_combout\) # 
-- ((\Mod17|auto_generated|divider|divider|StageOut[36]~59_combout\)))) # (!\Mod17|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (((\Mod17|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod17|auto_generated|divider|divider|StageOut[36]~60_combout\,
	datab => \Mod17|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datac => \Mod17|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod17|auto_generated|divider|divider|StageOut[36]~59_combout\,
	combout => \Mod17|auto_generated|divider|divider|StageOut[44]~62_combout\);

-- Location: LCCOMB_X29_Y18_N4
\lapms21[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- lapms21(2) = (GLOBAL(\lapsec22[0]~0clkctrl_outclk\) & ((\Mod17|auto_generated|divider|divider|StageOut[44]~62_combout\))) # (!GLOBAL(\lapsec22[0]~0clkctrl_outclk\) & (lapms21(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => lapms21(2),
	datac => \lapsec22[0]~0clkctrl_outclk\,
	datad => \Mod17|auto_generated|divider|divider|StageOut[44]~62_combout\,
	combout => lapms21(2));

-- Location: LCCOMB_X19_Y25_N12
\stsec2[0]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stsec2[0]~5_combout\ = (!\LAPTIME1~input_o\ & (!\LAPTIME2~input_o\ & (!\LAPTIME3~input_o\ & \process_2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LAPTIME1~input_o\,
	datab => \LAPTIME2~input_o\,
	datac => \LAPTIME3~input_o\,
	datad => \process_2~0_combout\,
	combout => \stsec2[0]~5_combout\);

-- Location: CLKCTRL_G13
\stsec2[0]~5clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \stsec2[0]~5clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \stsec2[0]~5clkctrl_outclk\);

-- Location: LCCOMB_X29_Y20_N16
\Mod21|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod21|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Mod21|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod21|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Mod21|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X32_Y20_N20
\Mod21|auto_generated|divider|divider|StageOut[24]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod21|auto_generated|divider|divider|StageOut[24]~38_combout\ = (stms(6) & \Mod21|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => stms(6),
	datad => \Mod21|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod21|auto_generated|divider|divider|StageOut[24]~38_combout\);

-- Location: LCCOMB_X32_Y20_N2
\Mod21|auto_generated|divider|divider|StageOut[23]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod21|auto_generated|divider|divider|StageOut[23]~40_combout\ = (stms(5) & \Mod21|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => stms(5),
	datad => \Mod21|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod21|auto_generated|divider|divider|StageOut[23]~40_combout\);

-- Location: LCCOMB_X32_Y20_N4
\Mod21|auto_generated|divider|divider|StageOut[22]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod21|auto_generated|divider|divider|StageOut[22]~42_combout\ = (stms(4) & \Mod21|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => stms(4),
	datad => \Mod21|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod21|auto_generated|divider|divider|StageOut[22]~42_combout\);

-- Location: LCCOMB_X32_Y20_N28
\Mod21|auto_generated|divider|divider|StageOut[21]~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod21|auto_generated|divider|divider|StageOut[21]~45_combout\ = (stms(3) & !\Mod21|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => stms(3),
	datad => \Mod21|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod21|auto_generated|divider|divider|StageOut[21]~45_combout\);

-- Location: LCCOMB_X32_Y20_N8
\Mod21|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod21|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Mod21|auto_generated|divider|divider|StageOut[21]~44_combout\) # (\Mod21|auto_generated|divider|divider|StageOut[21]~45_combout\)))
-- \Mod21|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Mod21|auto_generated|divider|divider|StageOut[21]~44_combout\) # (\Mod21|auto_generated|divider|divider|StageOut[21]~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod21|auto_generated|divider|divider|StageOut[21]~44_combout\,
	datab => \Mod21|auto_generated|divider|divider|StageOut[21]~45_combout\,
	datad => VCC,
	combout => \Mod21|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Mod21|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X32_Y20_N12
\Mod21|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod21|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Mod21|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Mod21|auto_generated|divider|divider|StageOut[23]~41_combout\) # 
-- (\Mod21|auto_generated|divider|divider|StageOut[23]~40_combout\)))) # (!\Mod21|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Mod21|auto_generated|divider|divider|StageOut[23]~41_combout\) # 
-- (\Mod21|auto_generated|divider|divider|StageOut[23]~40_combout\)))))
-- \Mod21|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Mod21|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Mod21|auto_generated|divider|divider|StageOut[23]~41_combout\) # 
-- (\Mod21|auto_generated|divider|divider|StageOut[23]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod21|auto_generated|divider|divider|StageOut[23]~41_combout\,
	datab => \Mod21|auto_generated|divider|divider|StageOut[23]~40_combout\,
	datad => VCC,
	cin => \Mod21|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Mod21|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Mod21|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X32_Y20_N14
\Mod21|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod21|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = (\Mod21|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (((\Mod21|auto_generated|divider|divider|StageOut[24]~39_combout\) # 
-- (\Mod21|auto_generated|divider|divider|StageOut[24]~38_combout\)))) # (!\Mod21|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (!\Mod21|auto_generated|divider|divider|StageOut[24]~39_combout\ & 
-- (!\Mod21|auto_generated|divider|divider|StageOut[24]~38_combout\)))
-- \Mod21|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY((!\Mod21|auto_generated|divider|divider|StageOut[24]~39_combout\ & (!\Mod21|auto_generated|divider|divider|StageOut[24]~38_combout\ & 
-- !\Mod21|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod21|auto_generated|divider|divider|StageOut[24]~39_combout\,
	datab => \Mod21|auto_generated|divider|divider|StageOut[24]~38_combout\,
	datad => VCC,
	cin => \Mod21|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \Mod21|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \Mod21|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X32_Y20_N16
\Mod21|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod21|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Mod21|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod21|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \Mod21|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X32_Y21_N24
\Mod21|auto_generated|divider|divider|StageOut[28]~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod21|auto_generated|divider|divider|StageOut[28]~51_combout\ = (stms(2) & \Mod21|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stms(2),
	datad => \Mod21|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod21|auto_generated|divider|divider|StageOut[28]~51_combout\);

-- Location: LCCOMB_X32_Y21_N8
\Mod21|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod21|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Mod21|auto_generated|divider|divider|StageOut[28]~52_combout\) # (\Mod21|auto_generated|divider|divider|StageOut[28]~51_combout\)))
-- \Mod21|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Mod21|auto_generated|divider|divider|StageOut[28]~52_combout\) # (\Mod21|auto_generated|divider|divider|StageOut[28]~51_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod21|auto_generated|divider|divider|StageOut[28]~52_combout\,
	datab => \Mod21|auto_generated|divider|divider|StageOut[28]~51_combout\,
	datad => VCC,
	combout => \Mod21|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Mod21|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X32_Y20_N22
\Mod21|auto_generated|divider|divider|StageOut[32]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod21|auto_generated|divider|divider|StageOut[32]~46_combout\ = (\Mod21|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & !\Mod21|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod21|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datad => \Mod21|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod21|auto_generated|divider|divider|StageOut[32]~46_combout\);

-- Location: LCCOMB_X32_Y21_N4
\Mod21|auto_generated|divider|divider|StageOut[31]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod21|auto_generated|divider|divider|StageOut[31]~47_combout\ = (!\Mod21|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod21|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod21|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod21|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \Mod21|auto_generated|divider|divider|StageOut[31]~47_combout\);

-- Location: LCCOMB_X32_Y20_N0
\Mod21|auto_generated|divider|divider|StageOut[30]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod21|auto_generated|divider|divider|StageOut[30]~48_combout\ = (\Mod21|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Mod21|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod21|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Mod21|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod21|auto_generated|divider|divider|StageOut[30]~48_combout\);

-- Location: LCCOMB_X32_Y20_N18
\Mod21|auto_generated|divider|divider|StageOut[29]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod21|auto_generated|divider|divider|StageOut[29]~50_combout\ = (\Mod21|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\Mod21|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod21|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Mod21|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod21|auto_generated|divider|divider|StageOut[29]~50_combout\);

-- Location: LCCOMB_X32_Y21_N10
\Mod21|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod21|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Mod21|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Mod21|auto_generated|divider|divider|StageOut[29]~49_combout\) # 
-- (\Mod21|auto_generated|divider|divider|StageOut[29]~50_combout\)))) # (!\Mod21|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Mod21|auto_generated|divider|divider|StageOut[29]~49_combout\ & 
-- (!\Mod21|auto_generated|divider|divider|StageOut[29]~50_combout\)))
-- \Mod21|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Mod21|auto_generated|divider|divider|StageOut[29]~49_combout\ & (!\Mod21|auto_generated|divider|divider|StageOut[29]~50_combout\ & 
-- !\Mod21|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod21|auto_generated|divider|divider|StageOut[29]~49_combout\,
	datab => \Mod21|auto_generated|divider|divider|StageOut[29]~50_combout\,
	datad => VCC,
	cin => \Mod21|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Mod21|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Mod21|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X32_Y21_N16
\Mod21|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod21|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = (\Mod21|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((((\Mod21|auto_generated|divider|divider|StageOut[32]~67_combout\) # 
-- (\Mod21|auto_generated|divider|divider|StageOut[32]~46_combout\))))) # (!\Mod21|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((\Mod21|auto_generated|divider|divider|StageOut[32]~67_combout\) # 
-- ((\Mod21|auto_generated|divider|divider|StageOut[32]~46_combout\) # (GND))))
-- \Mod21|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY((\Mod21|auto_generated|divider|divider|StageOut[32]~67_combout\) # ((\Mod21|auto_generated|divider|divider|StageOut[32]~46_combout\) # 
-- (!\Mod21|auto_generated|divider|divider|add_sub_5_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod21|auto_generated|divider|divider|StageOut[32]~67_combout\,
	datab => \Mod21|auto_generated|divider|divider|StageOut[32]~46_combout\,
	datad => VCC,
	cin => \Mod21|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \Mod21|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \Mod21|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X32_Y21_N18
\Mod21|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod21|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\Mod21|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod21|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \Mod21|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X31_Y21_N8
\Mod21|auto_generated|divider|divider|StageOut[36]~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod21|auto_generated|divider|divider|StageOut[36]~60_combout\ = (\Mod21|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\Mod21|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod21|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \Mod21|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod21|auto_generated|divider|divider|StageOut[36]~60_combout\);

-- Location: LCCOMB_X31_Y21_N4
\Mod21|auto_generated|divider|divider|StageOut[35]~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod21|auto_generated|divider|divider|StageOut[35]~53_combout\ = (stms(1) & \Mod21|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => stms(1),
	datad => \Mod21|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod21|auto_generated|divider|divider|StageOut[35]~53_combout\);

-- Location: LCCOMB_X31_Y21_N14
\Mod21|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod21|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Mod21|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Mod21|auto_generated|divider|divider|StageOut[36]~59_combout\) # 
-- (\Mod21|auto_generated|divider|divider|StageOut[36]~60_combout\)))) # (!\Mod21|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Mod21|auto_generated|divider|divider|StageOut[36]~59_combout\ & 
-- (!\Mod21|auto_generated|divider|divider|StageOut[36]~60_combout\)))
-- \Mod21|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Mod21|auto_generated|divider|divider|StageOut[36]~59_combout\ & (!\Mod21|auto_generated|divider|divider|StageOut[36]~60_combout\ & 
-- !\Mod21|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod21|auto_generated|divider|divider|StageOut[36]~59_combout\,
	datab => \Mod21|auto_generated|divider|divider|StageOut[36]~60_combout\,
	datad => VCC,
	cin => \Mod21|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Mod21|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Mod21|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X32_Y21_N0
\Mod21|auto_generated|divider|divider|StageOut[40]~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod21|auto_generated|divider|divider|StageOut[40]~55_combout\ = (!\Mod21|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod21|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod21|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod21|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Mod21|auto_generated|divider|divider|StageOut[40]~55_combout\);

-- Location: LCCOMB_X32_Y21_N26
\Mod21|auto_generated|divider|divider|StageOut[31]~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod21|auto_generated|divider|divider|StageOut[31]~68_combout\ = (\Mod21|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod21|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((stms(5)))) # 
-- (!\Mod21|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Mod21|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod21|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datab => \Mod21|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => stms(5),
	datad => \Mod21|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod21|auto_generated|divider|divider|StageOut[31]~68_combout\);

-- Location: LCCOMB_X32_Y21_N22
\Mod21|auto_generated|divider|divider|StageOut[39]~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod21|auto_generated|divider|divider|StageOut[39]~65_combout\ = (\Mod21|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod21|auto_generated|divider|divider|StageOut[31]~68_combout\) # 
-- ((\Mod21|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Mod21|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod21|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datab => \Mod21|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Mod21|auto_generated|divider|divider|StageOut[31]~68_combout\,
	datad => \Mod21|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod21|auto_generated|divider|divider|StageOut[39]~65_combout\);

-- Location: LCCOMB_X32_Y21_N28
\Mod21|auto_generated|divider|divider|StageOut[38]~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod21|auto_generated|divider|divider|StageOut[38]~57_combout\ = (\Mod21|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Mod21|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod21|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Mod21|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod21|auto_generated|divider|divider|StageOut[38]~57_combout\);

-- Location: LCCOMB_X31_Y21_N28
\Mod21|auto_generated|divider|divider|StageOut[37]~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod21|auto_generated|divider|divider|StageOut[37]~58_combout\ = (\Mod21|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Mod21|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod21|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \Mod21|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod21|auto_generated|divider|divider|StageOut[37]~58_combout\);

-- Location: LCCOMB_X31_Y21_N18
\Mod21|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod21|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\Mod21|auto_generated|divider|divider|StageOut[38]~66_combout\ & (!\Mod21|auto_generated|divider|divider|StageOut[38]~57_combout\ & 
-- !\Mod21|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod21|auto_generated|divider|divider|StageOut[38]~66_combout\,
	datab => \Mod21|auto_generated|divider|divider|StageOut[38]~57_combout\,
	datad => VCC,
	cin => \Mod21|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \Mod21|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X31_Y21_N20
\Mod21|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod21|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\ = CARRY((\Mod21|auto_generated|divider|divider|StageOut[39]~56_combout\) # ((\Mod21|auto_generated|divider|divider|StageOut[39]~65_combout\) # 
-- (!\Mod21|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod21|auto_generated|divider|divider|StageOut[39]~56_combout\,
	datab => \Mod21|auto_generated|divider|divider|StageOut[39]~65_combout\,
	datad => VCC,
	cin => \Mod21|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	cout => \Mod21|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\);

-- Location: LCCOMB_X31_Y21_N22
\Mod21|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod21|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\ = CARRY((!\Mod21|auto_generated|divider|divider|StageOut[40]~64_combout\ & (!\Mod21|auto_generated|divider|divider|StageOut[40]~55_combout\ & 
-- !\Mod21|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod21|auto_generated|divider|divider|StageOut[40]~64_combout\,
	datab => \Mod21|auto_generated|divider|divider|StageOut[40]~55_combout\,
	datad => VCC,
	cin => \Mod21|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\,
	cout => \Mod21|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\);

-- Location: LCCOMB_X31_Y21_N24
\Mod21|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod21|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \Mod21|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod21|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\,
	combout => \Mod21|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X31_Y21_N6
\Mod21|auto_generated|divider|divider|StageOut[44]~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod21|auto_generated|divider|divider|StageOut[44]~62_combout\ = (\Mod21|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod21|auto_generated|divider|divider|StageOut[36]~59_combout\) # 
-- ((\Mod21|auto_generated|divider|divider|StageOut[36]~60_combout\)))) # (!\Mod21|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (((\Mod21|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod21|auto_generated|divider|divider|StageOut[36]~59_combout\,
	datab => \Mod21|auto_generated|divider|divider|StageOut[36]~60_combout\,
	datac => \Mod21|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \Mod21|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod21|auto_generated|divider|divider|StageOut[44]~62_combout\);

-- Location: LCCOMB_X30_Y21_N30
\stms1[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- stms1(2) = (GLOBAL(\stsec2[0]~5clkctrl_outclk\) & ((\Mod21|auto_generated|divider|divider|StageOut[44]~62_combout\))) # (!GLOBAL(\stsec2[0]~5clkctrl_outclk\) & (stms1(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stms1(2),
	datac => \stsec2[0]~5clkctrl_outclk\,
	datad => \Mod21|auto_generated|divider|divider|StageOut[44]~62_combout\,
	combout => stms1(2));

-- Location: LCCOMB_X29_Y18_N10
\nFND1[2]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND1[2]~19_combout\ = (\stsec2[0]~4_combout\ & (!\nFND4[2]~0_combout\ & ((stms1(2))))) # (!\stsec2[0]~4_combout\ & ((\nFND4[2]~0_combout\) # ((lapms21(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stsec2[0]~4_combout\,
	datab => \nFND4[2]~0_combout\,
	datac => lapms21(2),
	datad => stms1(2),
	combout => \nFND1[2]~19_combout\);

-- Location: LCCOMB_X22_Y19_N0
\nFND1[2]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND1[2]~20_combout\ = (\nFND4[2]~0_combout\ & ((\nFND1[2]~19_combout\ & ((lapms11(2)))) # (!\nFND1[2]~19_combout\ & (lapms31(2))))) # (!\nFND4[2]~0_combout\ & (((\nFND1[2]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nFND4[2]~0_combout\,
	datab => lapms31(2),
	datac => lapms11(2),
	datad => \nFND1[2]~19_combout\,
	combout => \nFND1[2]~20_combout\);

-- Location: LCCOMB_X15_Y20_N14
\nFND1[2]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND1[2]~21_combout\ = (\nFND4[2]~1_combout\ & ((\nFND1[2]~18_combout\ & ((\nFND1[2]~20_combout\))) # (!\nFND1[2]~18_combout\ & (\nFND1[2]~15_combout\)))) # (!\nFND4[2]~1_combout\ & (((\nFND1[2]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nFND1[2]~15_combout\,
	datab => \nFND4[2]~1_combout\,
	datac => \nFND1[2]~18_combout\,
	datad => \nFND1[2]~20_combout\,
	combout => \nFND1[2]~21_combout\);

-- Location: LCCOMB_X15_Y20_N0
\nFND1[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- nFND1(2) = (GLOBAL(\nFND4[0]~12clkctrl_outclk\) & ((\nFND1[2]~21_combout\))) # (!GLOBAL(\nFND4[0]~12clkctrl_outclk\) & (nFND1(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => nFND1(2),
	datac => \nFND1[2]~21_combout\,
	datad => \nFND4[0]~12clkctrl_outclk\,
	combout => nFND1(2));

-- Location: LCCOMB_X21_Y15_N0
\Mux6~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mux6~0_combout\ = (nFND1(1) & (nFND1(3) & (!nFND1(0) & !nFND1(2)))) # (!nFND1(1) & (!nFND1(3) & (nFND1(0) $ (nFND1(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nFND1(1),
	datab => nFND1(3),
	datac => nFND1(0),
	datad => nFND1(2),
	combout => \Mux6~0_combout\);

-- Location: LCCOMB_X21_Y15_N2
\Mux5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mux5~0_combout\ = (nFND1(1) & (!nFND1(0) & (nFND1(3) $ (nFND1(2))))) # (!nFND1(1) & (!nFND1(3) & (nFND1(0) & nFND1(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nFND1(1),
	datab => nFND1(3),
	datac => nFND1(0),
	datad => nFND1(2),
	combout => \Mux5~0_combout\);

-- Location: LCCOMB_X21_Y15_N12
\Mux4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mux4~0_combout\ = (nFND1(1) & (!nFND1(0) & !nFND1(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nFND1(1),
	datac => nFND1(0),
	datad => nFND1(2),
	combout => \Mux4~0_combout\);

-- Location: LCCOMB_X21_Y15_N22
\Mux3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mux3~0_combout\ = (nFND1(2) & (!nFND1(3) & (nFND1(1) $ (!nFND1(0))))) # (!nFND1(2) & ((nFND1(1) & (nFND1(3) & !nFND1(0))) # (!nFND1(1) & ((nFND1(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000101011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nFND1(1),
	datab => nFND1(3),
	datac => nFND1(0),
	datad => nFND1(2),
	combout => \Mux3~0_combout\);

-- Location: LCCOMB_X21_Y15_N8
\Mux2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mux2~0_combout\ = (nFND1(0)) # ((nFND1(1) & (nFND1(3) & !nFND1(2))) # (!nFND1(1) & (!nFND1(3) & nFND1(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nFND1(1),
	datab => nFND1(3),
	datac => nFND1(0),
	datad => nFND1(2),
	combout => \Mux2~0_combout\);

-- Location: LCCOMB_X21_Y15_N10
\Mux1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mux1~0_combout\ = (!nFND1(2) & ((nFND1(0) & ((!nFND1(3)))) # (!nFND1(0) & (nFND1(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nFND1(1),
	datab => nFND1(3),
	datac => nFND1(0),
	datad => nFND1(2),
	combout => \Mux1~0_combout\);

-- Location: LCCOMB_X21_Y15_N24
\Mux0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mux0~0_combout\ = (nFND1(0) & ((nFND1(3)) # (nFND1(1) $ (nFND1(2))))) # (!nFND1(0) & ((nFND1(2)) # (nFND1(1) $ (nFND1(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nFND1(1),
	datab => nFND1(3),
	datac => nFND1(0),
	datad => nFND1(2),
	combout => \Mux0~0_combout\);

-- Location: LCCOMB_X23_Y9_N12
\Mod11|auto_generated|divider|divider|StageOut[141]~165\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod11|auto_generated|divider|divider|StageOut[141]~165_combout\ = (!\Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \Mod11|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	combout => \Mod11|auto_generated|divider|divider|StageOut[141]~165_combout\);

-- Location: LCCOMB_X22_Y9_N2
\Div9|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = (((\Mod11|auto_generated|divider|divider|StageOut[141]~221_combout\) # (\Mod11|auto_generated|divider|divider|StageOut[141]~165_combout\)))
-- \Div9|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY((\Mod11|auto_generated|divider|divider|StageOut[141]~221_combout\) # (\Mod11|auto_generated|divider|divider|StageOut[141]~165_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|StageOut[141]~221_combout\,
	datab => \Mod11|auto_generated|divider|divider|StageOut[141]~165_combout\,
	datad => VCC,
	combout => \Div9|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Div9|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X22_Y9_N4
\Div9|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\Div9|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & (((\Mod11|auto_generated|divider|divider|StageOut[142]~220_combout\) # 
-- (\Mod11|auto_generated|divider|divider|StageOut[142]~164_combout\)))) # (!\Div9|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & (!\Mod11|auto_generated|divider|divider|StageOut[142]~220_combout\ & 
-- (!\Mod11|auto_generated|divider|divider|StageOut[142]~164_combout\)))
-- \Div9|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\Mod11|auto_generated|divider|divider|StageOut[142]~220_combout\ & (!\Mod11|auto_generated|divider|divider|StageOut[142]~164_combout\ & 
-- !\Div9|auto_generated|divider|divider|add_sub_3_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|StageOut[142]~220_combout\,
	datab => \Mod11|auto_generated|divider|divider|StageOut[142]~164_combout\,
	datad => VCC,
	cin => \Div9|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Div9|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Div9|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X22_Y9_N6
\Div9|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\Div9|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & (((\Mod11|auto_generated|divider|divider|StageOut[143]~163_combout\) # 
-- (\Mod11|auto_generated|divider|divider|StageOut[143]~219_combout\)))) # (!\Div9|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((((\Mod11|auto_generated|divider|divider|StageOut[143]~163_combout\) # 
-- (\Mod11|auto_generated|divider|divider|StageOut[143]~219_combout\)))))
-- \Div9|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((!\Div9|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((\Mod11|auto_generated|divider|divider|StageOut[143]~163_combout\) # 
-- (\Mod11|auto_generated|divider|divider|StageOut[143]~219_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|StageOut[143]~163_combout\,
	datab => \Mod11|auto_generated|divider|divider|StageOut[143]~219_combout\,
	datad => VCC,
	cin => \Div9|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Div9|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Div9|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X22_Y9_N8
\Div9|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Div9|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div9|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Div9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X22_Y9_N28
\Div9|auto_generated|divider|divider|StageOut[18]~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[18]~64_combout\ = (!\Div9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div9|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div9|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[18]~64_combout\);

-- Location: LCCOMB_X22_Y9_N24
\Div9|auto_generated|divider|divider|StageOut[17]~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[17]~65_combout\ = (\Div9|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\Div9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div9|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \Div9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[17]~65_combout\);

-- Location: LCCOMB_X22_Y9_N22
\Div9|auto_generated|divider|divider|StageOut[16]~98\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[16]~98_combout\ = (\Div9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod11|auto_generated|divider|divider|StageOut[141]~221_combout\) # 
-- ((\Mod11|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & !\Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datab => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \Div9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod11|auto_generated|divider|divider|StageOut[141]~221_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[16]~98_combout\);

-- Location: LCCOMB_X22_Y11_N26
\Div9|auto_generated|divider|divider|add_sub_3_result_int[0]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ = (\Mod11|auto_generated|divider|divider|StageOut[140]~222_combout\) # (\Mod11|auto_generated|divider|divider|StageOut[140]~166_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod11|auto_generated|divider|divider|StageOut[140]~222_combout\,
	datad => \Mod11|auto_generated|divider|divider|StageOut[140]~166_combout\,
	combout => \Div9|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\);

-- Location: LCCOMB_X22_Y11_N14
\Div9|auto_generated|divider|divider|StageOut[15]~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[15]~67_combout\ = (\Div9|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ & !\Div9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div9|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	datad => \Div9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[15]~67_combout\);

-- Location: LCCOMB_X22_Y9_N10
\Div9|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Div9|auto_generated|divider|divider|StageOut[15]~99_combout\) # (\Div9|auto_generated|divider|divider|StageOut[15]~67_combout\)))
-- \Div9|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Div9|auto_generated|divider|divider|StageOut[15]~99_combout\) # (\Div9|auto_generated|divider|divider|StageOut[15]~67_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|StageOut[15]~99_combout\,
	datab => \Div9|auto_generated|divider|divider|StageOut[15]~67_combout\,
	datad => VCC,
	combout => \Div9|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Div9|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X22_Y9_N16
\Div9|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\Div9|auto_generated|divider|divider|StageOut[18]~96_combout\ & (!\Div9|auto_generated|divider|divider|StageOut[18]~64_combout\ & 
-- !\Div9|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|StageOut[18]~96_combout\,
	datab => \Div9|auto_generated|divider|divider|StageOut[18]~64_combout\,
	datad => VCC,
	cin => \Div9|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \Div9|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X22_Y9_N18
\Div9|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Div9|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div9|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \Div9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X22_Y13_N18
\Div9|auto_generated|divider|divider|StageOut[20]~103\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[20]~103_combout\ = (\Div9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod11|auto_generated|divider|divider|StageOut[139]~223_combout\) # 
-- ((\Mod11|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\ & !\Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\,
	datab => \Mod11|auto_generated|divider|divider|StageOut[139]~223_combout\,
	datac => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \Div9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[20]~103_combout\);

-- Location: LCCOMB_X23_Y13_N4
\Div9|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Div9|auto_generated|divider|divider|StageOut[20]~71_combout\) # (\Div9|auto_generated|divider|divider|StageOut[20]~103_combout\)))
-- \Div9|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Div9|auto_generated|divider|divider|StageOut[20]~71_combout\) # (\Div9|auto_generated|divider|divider|StageOut[20]~103_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|StageOut[20]~71_combout\,
	datab => \Div9|auto_generated|divider|divider|StageOut[20]~103_combout\,
	datad => VCC,
	combout => \Div9|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Div9|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X22_Y9_N20
\Div9|auto_generated|divider|divider|StageOut[23]~100\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[23]~100_combout\ = (\Div9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div9|auto_generated|divider|divider|StageOut[17]~97_combout\) # 
-- ((\Div9|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\Div9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|StageOut[17]~97_combout\,
	datab => \Div9|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datac => \Div9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[23]~100_combout\);

-- Location: LCCOMB_X22_Y9_N30
\Div9|auto_generated|divider|divider|StageOut[22]~101\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[22]~101_combout\ = (\Div9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div9|auto_generated|divider|divider|StageOut[16]~98_combout\) # 
-- ((\Div9|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\Div9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|StageOut[16]~98_combout\,
	datab => \Div9|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datac => \Div9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[22]~101_combout\);

-- Location: LCCOMB_X22_Y11_N16
\Div9|auto_generated|divider|divider|StageOut[15]~99\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[15]~99_combout\ = (\Div9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod11|auto_generated|divider|divider|StageOut[140]~222_combout\) # 
-- ((\Mod11|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & !\Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datab => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \Mod11|auto_generated|divider|divider|StageOut[140]~222_combout\,
	datad => \Div9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[15]~99_combout\);

-- Location: LCCOMB_X22_Y11_N18
\Div9|auto_generated|divider|divider|StageOut[21]~102\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[21]~102_combout\ = (\Div9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div9|auto_generated|divider|divider|StageOut[15]~99_combout\) # 
-- ((\Div9|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ & !\Div9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	datab => \Div9|auto_generated|divider|divider|StageOut[15]~99_combout\,
	datac => \Div9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[21]~102_combout\);

-- Location: LCCOMB_X23_Y13_N8
\Div9|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Div9|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Div9|auto_generated|divider|divider|StageOut[22]~69_combout\) # 
-- (\Div9|auto_generated|divider|divider|StageOut[22]~101_combout\)))) # (!\Div9|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Div9|auto_generated|divider|divider|StageOut[22]~69_combout\) # 
-- (\Div9|auto_generated|divider|divider|StageOut[22]~101_combout\)))))
-- \Div9|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Div9|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Div9|auto_generated|divider|divider|StageOut[22]~69_combout\) # 
-- (\Div9|auto_generated|divider|divider|StageOut[22]~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|StageOut[22]~69_combout\,
	datab => \Div9|auto_generated|divider|divider|StageOut[22]~101_combout\,
	datad => VCC,
	cin => \Div9|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Div9|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Div9|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X23_Y13_N10
\Div9|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\Div9|auto_generated|divider|divider|StageOut[23]~68_combout\ & (!\Div9|auto_generated|divider|divider|StageOut[23]~100_combout\ & 
-- !\Div9|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|StageOut[23]~68_combout\,
	datab => \Div9|auto_generated|divider|divider|StageOut[23]~100_combout\,
	datad => VCC,
	cin => \Div9|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \Div9|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X23_Y13_N12
\Div9|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \Div9|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div9|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \Div9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X23_Y13_N2
\Div9|auto_generated|divider|divider|StageOut[26]~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[26]~74_combout\ = (\Div9|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\Div9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div9|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \Div9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[26]~74_combout\);

-- Location: LCCOMB_X23_Y13_N14
\Div9|auto_generated|divider|divider|StageOut[25]~107\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[25]~107_combout\ = (\Div9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Mod11|auto_generated|divider|divider|StageOut[138]~224_combout\) # 
-- ((\Mod11|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ & !\Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|StageOut[138]~224_combout\,
	datab => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\,
	datac => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \Div9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[25]~107_combout\);

-- Location: LCCOMB_X23_Y13_N22
\Div9|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Div9|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Div9|auto_generated|divider|divider|StageOut[26]~106_combout\) # 
-- (\Div9|auto_generated|divider|divider|StageOut[26]~74_combout\)))) # (!\Div9|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Div9|auto_generated|divider|divider|StageOut[26]~106_combout\ & 
-- (!\Div9|auto_generated|divider|divider|StageOut[26]~74_combout\)))
-- \Div9|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Div9|auto_generated|divider|divider|StageOut[26]~106_combout\ & (!\Div9|auto_generated|divider|divider|StageOut[26]~74_combout\ & 
-- !\Div9|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|StageOut[26]~106_combout\,
	datab => \Div9|auto_generated|divider|divider|StageOut[26]~74_combout\,
	datad => VCC,
	cin => \Div9|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Div9|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Div9|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X22_Y13_N26
\Div9|auto_generated|divider|divider|StageOut[26]~106\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[26]~106_combout\ = (\Div9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Div9|auto_generated|divider|divider|StageOut[20]~103_combout\) # 
-- ((\Div9|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ & !\Div9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	datab => \Div9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Div9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div9|auto_generated|divider|divider|StageOut[20]~103_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[26]~106_combout\);

-- Location: LCCOMB_X23_Y13_N0
\Div9|auto_generated|divider|divider|StageOut[28]~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[28]~72_combout\ = (\Div9|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Div9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div9|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Div9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[28]~72_combout\);

-- Location: LCCOMB_X23_Y13_N16
\Div9|auto_generated|divider|divider|StageOut[27]~105\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[27]~105_combout\ = (\Div9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Div9|auto_generated|divider|divider|StageOut[21]~102_combout\) # 
-- ((!\Div9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div9|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Div9|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datac => \Div9|auto_generated|divider|divider|StageOut[21]~102_combout\,
	datad => \Div9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[27]~105_combout\);

-- Location: LCCOMB_X23_Y13_N26
\Div9|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\Div9|auto_generated|divider|divider|StageOut[28]~104_combout\ & (!\Div9|auto_generated|divider|divider|StageOut[28]~72_combout\ & 
-- !\Div9|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|StageOut[28]~104_combout\,
	datab => \Div9|auto_generated|divider|divider|StageOut[28]~72_combout\,
	datad => VCC,
	cin => \Div9|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \Div9|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X23_Y13_N28
\Div9|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \Div9|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div9|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \Div9|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X22_Y13_N20
\Div9|auto_generated|divider|divider|StageOut[32]~109\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[32]~109_combout\ = (\Div9|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Div9|auto_generated|divider|divider|StageOut[26]~106_combout\) # 
-- ((\Div9|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\Div9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datab => \Div9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \Div9|auto_generated|divider|divider|StageOut[26]~106_combout\,
	datad => \Div9|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[32]~109_combout\);

-- Location: LCCOMB_X23_Y13_N30
\Div9|auto_generated|divider|divider|StageOut[33]~108\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[33]~108_combout\ = (\Div9|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Div9|auto_generated|divider|divider|StageOut[27]~105_combout\) # 
-- ((\Div9|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Div9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datab => \Div9|auto_generated|divider|divider|StageOut[27]~105_combout\,
	datac => \Div9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div9|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[33]~108_combout\);

-- Location: LCCOMB_X22_Y12_N4
\Div9|auto_generated|divider|divider|StageOut[32]~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[32]~77_combout\ = (!\Div9|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \Div9|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div9|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Div9|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[32]~77_combout\);

-- Location: LCCOMB_X24_Y13_N2
\Div9|auto_generated|divider|divider|add_sub_5_result_int[0]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\ = (\Mod11|auto_generated|divider|divider|StageOut[138]~224_combout\) # (\Mod11|auto_generated|divider|divider|StageOut[138]~168_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod11|auto_generated|divider|divider|StageOut[138]~224_combout\,
	datad => \Mod11|auto_generated|divider|divider|StageOut[138]~168_combout\,
	combout => \Div9|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\);

-- Location: LCCOMB_X24_Y13_N30
\Div9|auto_generated|divider|divider|StageOut[31]~110\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[31]~110_combout\ = (\Div9|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Div9|auto_generated|divider|divider|StageOut[25]~107_combout\) # 
-- ((\Div9|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\ & !\Div9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|StageOut[25]~107_combout\,
	datab => \Div9|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\,
	datac => \Div9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div9|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[31]~110_combout\);

-- Location: LCCOMB_X23_Y11_N0
\Div9|auto_generated|divider|divider|StageOut[30]~111\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[30]~111_combout\ = (\Div9|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Mod11|auto_generated|divider|divider|StageOut[137]~225_combout\) # 
-- ((\Mod11|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ & !\Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	datab => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \Mod11|auto_generated|divider|divider|StageOut[137]~225_combout\,
	datad => \Div9|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[30]~111_combout\);

-- Location: LCCOMB_X22_Y12_N16
\Div9|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\Div9|auto_generated|divider|divider|StageOut[30]~79_combout\) # (\Div9|auto_generated|divider|divider|StageOut[30]~111_combout\)))
-- \Div9|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\Div9|auto_generated|divider|divider|StageOut[30]~79_combout\) # (\Div9|auto_generated|divider|divider|StageOut[30]~111_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|StageOut[30]~79_combout\,
	datab => \Div9|auto_generated|divider|divider|StageOut[30]~111_combout\,
	datad => VCC,
	combout => \Div9|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \Div9|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X22_Y12_N22
\Div9|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\Div9|auto_generated|divider|divider|StageOut[33]~76_combout\ & (!\Div9|auto_generated|divider|divider|StageOut[33]~108_combout\ & 
-- !\Div9|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|StageOut[33]~76_combout\,
	datab => \Div9|auto_generated|divider|divider|StageOut[33]~108_combout\,
	datad => VCC,
	cin => \Div9|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	cout => \Div9|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X22_Y12_N24
\Div9|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \Div9|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div9|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	combout => \Div9|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\);

-- Location: LCCOMB_X22_Y12_N28
\Div9|auto_generated|divider|divider|StageOut[38]~112\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[38]~112_combout\ = (\Div9|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\Div9|auto_generated|divider|divider|StageOut[32]~109_combout\) # 
-- ((!\Div9|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \Div9|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \Div9|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datac => \Div9|auto_generated|divider|divider|StageOut[32]~109_combout\,
	datad => \Div9|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[38]~112_combout\);

-- Location: LCCOMB_X22_Y12_N30
\Div9|auto_generated|divider|divider|StageOut[37]~113\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[37]~113_combout\ = (\Div9|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\Div9|auto_generated|divider|divider|StageOut[31]~110_combout\) # 
-- ((\Div9|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\Div9|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datab => \Div9|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \Div9|auto_generated|divider|divider|StageOut[31]~110_combout\,
	datad => \Div9|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[37]~113_combout\);

-- Location: LCCOMB_X22_Y12_N6
\Div9|auto_generated|divider|divider|StageOut[36]~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[36]~82_combout\ = (\Div9|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ & !\Div9|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div9|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \Div9|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[36]~82_combout\);

-- Location: LCCOMB_X28_Y12_N26
\Div9|auto_generated|divider|divider|add_sub_7_result_int[0]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\ = (\Mod11|auto_generated|divider|divider|StageOut[136]~226_combout\) # (\Mod11|auto_generated|divider|divider|StageOut[136]~170_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod11|auto_generated|divider|divider|StageOut[136]~226_combout\,
	datad => \Mod11|auto_generated|divider|divider|StageOut[136]~170_combout\,
	combout => \Div9|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\);

-- Location: LCCOMB_X28_Y12_N10
\Div9|auto_generated|divider|divider|StageOut[35]~83\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[35]~83_combout\ = (\Div9|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\ & !\Div9|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div9|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\,
	datad => \Div9|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[35]~83_combout\);

-- Location: LCCOMB_X23_Y12_N24
\Div9|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\Div9|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\Div9|auto_generated|divider|divider|StageOut[36]~114_combout\) # 
-- (\Div9|auto_generated|divider|divider|StageOut[36]~82_combout\)))) # (!\Div9|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\Div9|auto_generated|divider|divider|StageOut[36]~114_combout\ & 
-- (!\Div9|auto_generated|divider|divider|StageOut[36]~82_combout\)))
-- \Div9|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\Div9|auto_generated|divider|divider|StageOut[36]~114_combout\ & (!\Div9|auto_generated|divider|divider|StageOut[36]~82_combout\ & 
-- !\Div9|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|StageOut[36]~114_combout\,
	datab => \Div9|auto_generated|divider|divider|StageOut[36]~82_combout\,
	datad => VCC,
	cin => \Div9|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \Div9|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \Div9|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X23_Y12_N26
\Div9|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\Div9|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\Div9|auto_generated|divider|divider|StageOut[37]~81_combout\) # 
-- (\Div9|auto_generated|divider|divider|StageOut[37]~113_combout\)))) # (!\Div9|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\Div9|auto_generated|divider|divider|StageOut[37]~81_combout\) # 
-- (\Div9|auto_generated|divider|divider|StageOut[37]~113_combout\)))))
-- \Div9|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\Div9|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\Div9|auto_generated|divider|divider|StageOut[37]~81_combout\) # 
-- (\Div9|auto_generated|divider|divider|StageOut[37]~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|StageOut[37]~81_combout\,
	datab => \Div9|auto_generated|divider|divider|StageOut[37]~113_combout\,
	datad => VCC,
	cin => \Div9|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \Div9|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \Div9|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X23_Y12_N28
\Div9|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ = CARRY((!\Div9|auto_generated|divider|divider|StageOut[38]~80_combout\ & (!\Div9|auto_generated|divider|divider|StageOut[38]~112_combout\ & 
-- !\Div9|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|StageOut[38]~80_combout\,
	datab => \Div9|auto_generated|divider|divider|StageOut[38]~112_combout\,
	datad => VCC,
	cin => \Div9|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	cout => \Div9|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\);

-- Location: LCCOMB_X23_Y12_N30
\Div9|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = \Div9|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div9|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\,
	combout => \Div9|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\);

-- Location: LCCOMB_X22_Y13_N30
\year2[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- year2(3) = (GLOBAL(\process_2~3clkctrl_outclk\) & (!\Div9|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)) # (!GLOBAL(\process_2~3clkctrl_outclk\) & ((year2(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div9|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => year2(3),
	datad => \process_2~3clkctrl_outclk\,
	combout => year2(3));

-- Location: LCCOMB_X14_Y20_N4
\nFND2[3]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND2[3]~23_combout\ = (\nFND2[3]~22_combout\ & ((!nMODE(1)))) # (!\nFND2[3]~22_combout\ & (year2(3) & nMODE(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nFND2[3]~22_combout\,
	datac => year2(3),
	datad => nMODE(1),
	combout => \nFND2[3]~23_combout\);

-- Location: LCCOMB_X14_Y20_N30
\nFND2[3]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND2[3]~24_combout\ = (\nFND4[2]~1_combout\ & (((\process_2~0_combout\)))) # (!\nFND4[2]~1_combout\ & (!nMODE(2) & (\nFND2[3]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nFND4[2]~1_combout\,
	datab => nMODE(2),
	datac => \nFND2[3]~23_combout\,
	datad => \process_2~0_combout\,
	combout => \nFND2[3]~24_combout\);

-- Location: LCCOMB_X29_Y21_N8
\lapms12[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- lapms12(3) = (GLOBAL(\lapsec12[0]~0clkctrl_outclk\) & (!\Div12|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)) # (!GLOBAL(\lapsec12[0]~0clkctrl_outclk\) & ((lapms12(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div12|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => lapms12(3),
	datad => \lapsec12[0]~0clkctrl_outclk\,
	combout => lapms12(3));

-- Location: LCCOMB_X28_Y18_N20
\Div16|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div16|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (lapms3(5) & (\Div16|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!lapms3(5) & (!\Div16|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Div16|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!lapms3(5) & !\Div16|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => lapms3(5),
	datad => VCC,
	cin => \Div16|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Div16|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Div16|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X28_Y18_N22
\Div16|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div16|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (lapms3(6) & (\Div16|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!lapms3(6) & (!\Div16|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \Div16|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((lapms3(6) & !\Div16|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => lapms3(6),
	datad => VCC,
	cin => \Div16|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Div16|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Div16|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X28_Y18_N24
\Div16|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div16|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Div16|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div16|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Div16|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X29_Y17_N12
\lapms32[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- lapms32(3) = (GLOBAL(\lapsec32[0]~4clkctrl_outclk\) & (!\Div16|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)) # (!GLOBAL(\lapsec32[0]~4clkctrl_outclk\) & ((lapms32(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div16|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \lapsec32[0]~4clkctrl_outclk\,
	datad => lapms32(3),
	combout => lapms32(3));

-- Location: LCCOMB_X30_Y20_N0
\Div18|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div18|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = stms(4) $ (VCC)
-- \Div18|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(stms(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stms(4),
	datad => VCC,
	combout => \Div18|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Div18|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X30_Y20_N4
\Div18|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div18|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (stms(6) & (\Div18|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!stms(6) & (!\Div18|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \Div18|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((stms(6) & !\Div18|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => stms(6),
	datad => VCC,
	cin => \Div18|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Div18|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Div18|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X30_Y20_N6
\Div18|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div18|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Div18|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div18|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Div18|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X33_Y20_N30
\stms2[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- stms2(3) = (GLOBAL(\stsec2[0]~5clkctrl_outclk\) & (!\Div18|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)) # (!GLOBAL(\stsec2[0]~5clkctrl_outclk\) & ((stms2(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div18|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => stms2(3),
	datad => \stsec2[0]~5clkctrl_outclk\,
	combout => stms2(3));

-- Location: LCCOMB_X33_Y19_N10
\nFND2[3]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND2[3]~25_combout\ = (\stsec2[0]~4_combout\ & (((!\nFND4[2]~0_combout\ & stms2(3))))) # (!\stsec2[0]~4_combout\ & ((lapms22(3)) # ((\nFND4[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapms22(3),
	datab => \stsec2[0]~4_combout\,
	datac => \nFND4[2]~0_combout\,
	datad => stms2(3),
	combout => \nFND2[3]~25_combout\);

-- Location: LCCOMB_X29_Y19_N4
\nFND2[3]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND2[3]~26_combout\ = (\nFND4[2]~0_combout\ & ((\nFND2[3]~25_combout\ & (lapms12(3))) # (!\nFND2[3]~25_combout\ & ((lapms32(3)))))) # (!\nFND4[2]~0_combout\ & (((\nFND2[3]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nFND4[2]~0_combout\,
	datab => lapms12(3),
	datac => lapms32(3),
	datad => \nFND2[3]~25_combout\,
	combout => \nFND2[3]~26_combout\);

-- Location: LCCOMB_X14_Y20_N8
\nFND2[3]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND2[3]~27_combout\ = (\nFND2[3]~24_combout\ & ((\nFND2[3]~26_combout\) # (!\nFND4[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nFND4[2]~2_combout\,
	datac => \nFND2[3]~24_combout\,
	datad => \nFND2[3]~26_combout\,
	combout => \nFND2[3]~27_combout\);

-- Location: LCCOMB_X14_Y20_N12
\nFND2[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- nFND2(3) = (GLOBAL(\nFND4[0]~12clkctrl_outclk\) & ((\nFND2[3]~27_combout\))) # (!GLOBAL(\nFND4[0]~12clkctrl_outclk\) & (nFND2(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nFND2(3),
	datac => \nFND2[3]~27_combout\,
	datad => \nFND4[0]~12clkctrl_outclk\,
	combout => nFND2(3));

-- Location: LCCOMB_X28_Y21_N16
\Div12|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = lapms1(4) $ (VCC)
-- \Div12|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(lapms1(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => lapms1(4),
	datad => VCC,
	combout => \Div12|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Div12|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X28_Y21_N18
\Div12|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (lapms1(5) & (\Div12|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!lapms1(5) & (!\Div12|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Div12|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!lapms1(5) & !\Div12|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => lapms1(5),
	datad => VCC,
	cin => \Div12|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Div12|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Div12|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X28_Y21_N22
\Div12|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Div12|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div12|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Div12|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X28_Y21_N0
\Div12|auto_generated|divider|divider|StageOut[18]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|StageOut[18]~26_combout\ = (\Div12|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & lapms1(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div12|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => lapms1(6),
	combout => \Div12|auto_generated|divider|divider|StageOut[18]~26_combout\);

-- Location: LCCOMB_X28_Y21_N24
\Div12|auto_generated|divider|divider|StageOut[17]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|StageOut[17]~29_combout\ = (!\Div12|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div12|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div12|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div12|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \Div12|auto_generated|divider|divider|StageOut[17]~29_combout\);

-- Location: LCCOMB_X28_Y21_N14
\Div12|auto_generated|divider|divider|StageOut[16]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|StageOut[16]~31_combout\ = (!\Div12|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div12|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div12|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div12|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \Div12|auto_generated|divider|divider|StageOut[16]~31_combout\);

-- Location: LCCOMB_X28_Y21_N28
\Div12|auto_generated|divider|divider|StageOut[15]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|StageOut[15]~32_combout\ = (\Div12|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & lapms1(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div12|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => lapms1(3),
	combout => \Div12|auto_generated|divider|divider|StageOut[15]~32_combout\);

-- Location: LCCOMB_X28_Y21_N2
\Div12|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Div12|auto_generated|divider|divider|StageOut[15]~33_combout\) # (\Div12|auto_generated|divider|divider|StageOut[15]~32_combout\)))
-- \Div12|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Div12|auto_generated|divider|divider|StageOut[15]~33_combout\) # (\Div12|auto_generated|divider|divider|StageOut[15]~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div12|auto_generated|divider|divider|StageOut[15]~33_combout\,
	datab => \Div12|auto_generated|divider|divider|StageOut[15]~32_combout\,
	datad => VCC,
	combout => \Div12|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Div12|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X28_Y21_N4
\Div12|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Div12|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Div12|auto_generated|divider|divider|StageOut[16]~30_combout\) # 
-- (\Div12|auto_generated|divider|divider|StageOut[16]~31_combout\)))) # (!\Div12|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Div12|auto_generated|divider|divider|StageOut[16]~30_combout\ & 
-- (!\Div12|auto_generated|divider|divider|StageOut[16]~31_combout\)))
-- \Div12|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Div12|auto_generated|divider|divider|StageOut[16]~30_combout\ & (!\Div12|auto_generated|divider|divider|StageOut[16]~31_combout\ & 
-- !\Div12|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div12|auto_generated|divider|divider|StageOut[16]~30_combout\,
	datab => \Div12|auto_generated|divider|divider|StageOut[16]~31_combout\,
	datad => VCC,
	cin => \Div12|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Div12|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Div12|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X28_Y21_N8
\Div12|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\Div12|auto_generated|divider|divider|StageOut[18]~27_combout\ & (!\Div12|auto_generated|divider|divider|StageOut[18]~26_combout\ & 
-- !\Div12|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div12|auto_generated|divider|divider|StageOut[18]~27_combout\,
	datab => \Div12|auto_generated|divider|divider|StageOut[18]~26_combout\,
	datad => VCC,
	cin => \Div12|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \Div12|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X28_Y21_N10
\Div12|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Div12|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div12|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \Div12|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X27_Y21_N16
\Div12|auto_generated|divider|divider|StageOut[23]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|StageOut[23]~47_combout\ = (\Div12|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div12|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (lapms1(5))) # 
-- (!\Div12|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Div12|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapms1(5),
	datab => \Div12|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datac => \Div12|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div12|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div12|auto_generated|divider|divider|StageOut[23]~47_combout\);

-- Location: LCCOMB_X27_Y21_N14
\Div12|auto_generated|divider|divider|StageOut[22]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|StageOut[22]~48_combout\ = (\Div12|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div12|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (lapms1(4))) # 
-- (!\Div12|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Div12|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapms1(4),
	datab => \Div12|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datac => \Div12|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div12|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div12|auto_generated|divider|divider|StageOut[22]~48_combout\);

-- Location: LCCOMB_X27_Y21_N8
\Div12|auto_generated|divider|divider|StageOut[21]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|StageOut[21]~37_combout\ = (!\Div12|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div12|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div12|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div12|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \Div12|auto_generated|divider|divider|StageOut[21]~37_combout\);

-- Location: LCCOMB_X27_Y21_N4
\Div12|auto_generated|divider|divider|StageOut[20]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|StageOut[20]~39_combout\ = (lapms1(2) & !\Div12|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => lapms1(2),
	datac => \Div12|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div12|auto_generated|divider|divider|StageOut[20]~39_combout\);

-- Location: LCCOMB_X27_Y21_N18
\Div12|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Div12|auto_generated|divider|divider|StageOut[20]~38_combout\) # (\Div12|auto_generated|divider|divider|StageOut[20]~39_combout\)))
-- \Div12|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Div12|auto_generated|divider|divider|StageOut[20]~38_combout\) # (\Div12|auto_generated|divider|divider|StageOut[20]~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div12|auto_generated|divider|divider|StageOut[20]~38_combout\,
	datab => \Div12|auto_generated|divider|divider|StageOut[20]~39_combout\,
	datad => VCC,
	combout => \Div12|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Div12|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X27_Y21_N20
\Div12|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Div12|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Div12|auto_generated|divider|divider|StageOut[21]~36_combout\) # 
-- (\Div12|auto_generated|divider|divider|StageOut[21]~37_combout\)))) # (!\Div12|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Div12|auto_generated|divider|divider|StageOut[21]~36_combout\ & 
-- (!\Div12|auto_generated|divider|divider|StageOut[21]~37_combout\)))
-- \Div12|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Div12|auto_generated|divider|divider|StageOut[21]~36_combout\ & (!\Div12|auto_generated|divider|divider|StageOut[21]~37_combout\ & 
-- !\Div12|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div12|auto_generated|divider|divider|StageOut[21]~36_combout\,
	datab => \Div12|auto_generated|divider|divider|StageOut[21]~37_combout\,
	datad => VCC,
	cin => \Div12|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Div12|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Div12|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X27_Y21_N24
\Div12|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\Div12|auto_generated|divider|divider|StageOut[23]~34_combout\ & (!\Div12|auto_generated|divider|divider|StageOut[23]~47_combout\ & 
-- !\Div12|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div12|auto_generated|divider|divider|StageOut[23]~34_combout\,
	datab => \Div12|auto_generated|divider|divider|StageOut[23]~47_combout\,
	datad => VCC,
	cin => \Div12|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \Div12|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X27_Y21_N26
\Div12|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \Div12|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div12|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \Div12|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X26_Y21_N22
\lapms12[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- lapms12(1) = (GLOBAL(\lapsec12[0]~0clkctrl_outclk\) & (!\Div12|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)) # (!GLOBAL(\lapsec12[0]~0clkctrl_outclk\) & ((lapms12(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div12|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => lapms12(1),
	datad => \lapsec12[0]~0clkctrl_outclk\,
	combout => lapms12(1));

-- Location: LCCOMB_X28_Y18_N0
\Div16|auto_generated|divider|divider|StageOut[18]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div16|auto_generated|divider|divider|StageOut[18]~27_combout\ = (\Div16|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\Div16|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div16|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \Div16|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div16|auto_generated|divider|divider|StageOut[18]~27_combout\);

-- Location: LCCOMB_X28_Y18_N2
\Div16|auto_generated|divider|divider|StageOut[17]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div16|auto_generated|divider|divider|StageOut[17]~29_combout\ = (\Div16|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\Div16|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div16|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \Div16|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div16|auto_generated|divider|divider|StageOut[17]~29_combout\);

-- Location: LCCOMB_X28_Y18_N16
\Div16|auto_generated|divider|divider|StageOut[16]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div16|auto_generated|divider|divider|StageOut[16]~30_combout\ = (lapms3(4) & \Div16|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => lapms3(4),
	datad => \Div16|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div16|auto_generated|divider|divider|StageOut[16]~30_combout\);

-- Location: LCCOMB_X28_Y18_N28
\Div16|auto_generated|divider|divider|StageOut[15]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div16|auto_generated|divider|divider|StageOut[15]~32_combout\ = (lapms3(3) & \Div16|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => lapms3(3),
	datad => \Div16|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div16|auto_generated|divider|divider|StageOut[15]~32_combout\);

-- Location: LCCOMB_X28_Y18_N4
\Div16|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div16|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Div16|auto_generated|divider|divider|StageOut[15]~33_combout\) # (\Div16|auto_generated|divider|divider|StageOut[15]~32_combout\)))
-- \Div16|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Div16|auto_generated|divider|divider|StageOut[15]~33_combout\) # (\Div16|auto_generated|divider|divider|StageOut[15]~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div16|auto_generated|divider|divider|StageOut[15]~33_combout\,
	datab => \Div16|auto_generated|divider|divider|StageOut[15]~32_combout\,
	datad => VCC,
	combout => \Div16|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Div16|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X28_Y18_N6
\Div16|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div16|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Div16|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Div16|auto_generated|divider|divider|StageOut[16]~31_combout\) # 
-- (\Div16|auto_generated|divider|divider|StageOut[16]~30_combout\)))) # (!\Div16|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Div16|auto_generated|divider|divider|StageOut[16]~31_combout\ & 
-- (!\Div16|auto_generated|divider|divider|StageOut[16]~30_combout\)))
-- \Div16|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Div16|auto_generated|divider|divider|StageOut[16]~31_combout\ & (!\Div16|auto_generated|divider|divider|StageOut[16]~30_combout\ & 
-- !\Div16|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div16|auto_generated|divider|divider|StageOut[16]~31_combout\,
	datab => \Div16|auto_generated|divider|divider|StageOut[16]~30_combout\,
	datad => VCC,
	cin => \Div16|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Div16|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Div16|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X28_Y18_N10
\Div16|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div16|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\Div16|auto_generated|divider|divider|StageOut[18]~26_combout\ & (!\Div16|auto_generated|divider|divider|StageOut[18]~27_combout\ & 
-- !\Div16|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div16|auto_generated|divider|divider|StageOut[18]~26_combout\,
	datab => \Div16|auto_generated|divider|divider|StageOut[18]~27_combout\,
	datad => VCC,
	cin => \Div16|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \Div16|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X28_Y18_N12
\Div16|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div16|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Div16|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div16|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \Div16|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X28_Y17_N16
\Div16|auto_generated|divider|divider|StageOut[23]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div16|auto_generated|divider|divider|StageOut[23]~47_combout\ = (\Div16|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div16|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((lapms3(5)))) # 
-- (!\Div16|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Div16|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div16|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datab => lapms3(5),
	datac => \Div16|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div16|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div16|auto_generated|divider|divider|StageOut[23]~47_combout\);

-- Location: LCCOMB_X28_Y17_N24
\Div16|auto_generated|divider|divider|StageOut[22]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div16|auto_generated|divider|divider|StageOut[22]~35_combout\ = (\Div16|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Div16|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div16|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Div16|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div16|auto_generated|divider|divider|StageOut[22]~35_combout\);

-- Location: LCCOMB_X28_Y17_N28
\Div16|auto_generated|divider|divider|StageOut[21]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div16|auto_generated|divider|divider|StageOut[21]~37_combout\ = (\Div16|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\Div16|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div16|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Div16|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div16|auto_generated|divider|divider|StageOut[21]~37_combout\);

-- Location: LCCOMB_X28_Y17_N18
\Div16|auto_generated|divider|divider|StageOut[20]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div16|auto_generated|divider|divider|StageOut[20]~38_combout\ = (lapms3(2) & \Div16|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapms3(2),
	datad => \Div16|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div16|auto_generated|divider|divider|StageOut[20]~38_combout\);

-- Location: LCCOMB_X28_Y17_N8
\Div16|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div16|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\Div16|auto_generated|divider|divider|StageOut[23]~34_combout\ & (!\Div16|auto_generated|divider|divider|StageOut[23]~47_combout\ & 
-- !\Div16|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div16|auto_generated|divider|divider|StageOut[23]~34_combout\,
	datab => \Div16|auto_generated|divider|divider|StageOut[23]~47_combout\,
	datad => VCC,
	cin => \Div16|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \Div16|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X28_Y17_N10
\Div16|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div16|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \Div16|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div16|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \Div16|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X27_Y17_N0
\lapms32[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- lapms32(1) = (GLOBAL(\lapsec32[0]~4clkctrl_outclk\) & (!\Div16|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)) # (!GLOBAL(\lapsec32[0]~4clkctrl_outclk\) & ((lapms32(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div16|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \lapsec32[0]~4clkctrl_outclk\,
	datad => lapms32(1),
	combout => lapms32(1));

-- Location: LCCOMB_X30_Y20_N8
\Div18|auto_generated|divider|divider|StageOut[17]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div18|auto_generated|divider|divider|StageOut[17]~28_combout\ = (stms(5) & \Div18|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => stms(5),
	datad => \Div18|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div18|auto_generated|divider|divider|StageOut[17]~28_combout\);

-- Location: LCCOMB_X30_Y20_N16
\Div18|auto_generated|divider|divider|StageOut[16]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div18|auto_generated|divider|divider|StageOut[16]~31_combout\ = (\Div18|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\Div18|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div18|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \Div18|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div18|auto_generated|divider|divider|StageOut[16]~31_combout\);

-- Location: LCCOMB_X30_Y20_N14
\Div18|auto_generated|divider|divider|StageOut[15]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div18|auto_generated|divider|divider|StageOut[15]~33_combout\ = (stms(3) & !\Div18|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => stms(3),
	datad => \Div18|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div18|auto_generated|divider|divider|StageOut[15]~33_combout\);

-- Location: LCCOMB_X30_Y20_N20
\Div18|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div18|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Div18|auto_generated|divider|divider|StageOut[15]~32_combout\) # (\Div18|auto_generated|divider|divider|StageOut[15]~33_combout\)))
-- \Div18|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Div18|auto_generated|divider|divider|StageOut[15]~32_combout\) # (\Div18|auto_generated|divider|divider|StageOut[15]~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div18|auto_generated|divider|divider|StageOut[15]~32_combout\,
	datab => \Div18|auto_generated|divider|divider|StageOut[15]~33_combout\,
	datad => VCC,
	combout => \Div18|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Div18|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X30_Y20_N24
\Div18|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div18|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Div18|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Div18|auto_generated|divider|divider|StageOut[17]~29_combout\) # 
-- (\Div18|auto_generated|divider|divider|StageOut[17]~28_combout\)))) # (!\Div18|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Div18|auto_generated|divider|divider|StageOut[17]~29_combout\) # 
-- (\Div18|auto_generated|divider|divider|StageOut[17]~28_combout\)))))
-- \Div18|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Div18|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Div18|auto_generated|divider|divider|StageOut[17]~29_combout\) # 
-- (\Div18|auto_generated|divider|divider|StageOut[17]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div18|auto_generated|divider|divider|StageOut[17]~29_combout\,
	datab => \Div18|auto_generated|divider|divider|StageOut[17]~28_combout\,
	datad => VCC,
	cin => \Div18|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Div18|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Div18|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X30_Y20_N18
\Div18|auto_generated|divider|divider|StageOut[18]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div18|auto_generated|divider|divider|StageOut[18]~27_combout\ = (\Div18|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\Div18|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div18|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \Div18|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div18|auto_generated|divider|divider|StageOut[18]~27_combout\);

-- Location: LCCOMB_X30_Y20_N26
\Div18|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div18|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\Div18|auto_generated|divider|divider|StageOut[18]~26_combout\ & (!\Div18|auto_generated|divider|divider|StageOut[18]~27_combout\ & 
-- !\Div18|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div18|auto_generated|divider|divider|StageOut[18]~26_combout\,
	datab => \Div18|auto_generated|divider|divider|StageOut[18]~27_combout\,
	datad => VCC,
	cin => \Div18|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \Div18|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X30_Y20_N28
\Div18|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div18|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Div18|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div18|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \Div18|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X31_Y20_N2
\Div18|auto_generated|divider|divider|StageOut[23]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div18|auto_generated|divider|divider|StageOut[23]~34_combout\ = (\Div18|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Div18|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div18|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Div18|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div18|auto_generated|divider|divider|StageOut[23]~34_combout\);

-- Location: LCCOMB_X31_Y20_N14
\Div18|auto_generated|divider|divider|StageOut[22]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div18|auto_generated|divider|divider|StageOut[22]~48_combout\ = (\Div18|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div18|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((stms(4)))) # 
-- (!\Div18|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Div18|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div18|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datab => stms(4),
	datac => \Div18|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div18|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div18|auto_generated|divider|divider|StageOut[22]~48_combout\);

-- Location: LCCOMB_X31_Y20_N0
\Div18|auto_generated|divider|divider|StageOut[21]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div18|auto_generated|divider|divider|StageOut[21]~37_combout\ = (\Div18|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\Div18|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div18|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Div18|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div18|auto_generated|divider|divider|StageOut[21]~37_combout\);

-- Location: LCCOMB_X31_Y20_N28
\Div18|auto_generated|divider|divider|StageOut[20]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div18|auto_generated|divider|divider|StageOut[20]~39_combout\ = (stms(2) & !\Div18|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => stms(2),
	datad => \Div18|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div18|auto_generated|divider|divider|StageOut[20]~39_combout\);

-- Location: LCCOMB_X31_Y20_N20
\Div18|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div18|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Div18|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Div18|auto_generated|divider|divider|StageOut[22]~35_combout\) # 
-- (\Div18|auto_generated|divider|divider|StageOut[22]~48_combout\)))) # (!\Div18|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Div18|auto_generated|divider|divider|StageOut[22]~35_combout\) # 
-- (\Div18|auto_generated|divider|divider|StageOut[22]~48_combout\)))))
-- \Div18|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Div18|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Div18|auto_generated|divider|divider|StageOut[22]~35_combout\) # 
-- (\Div18|auto_generated|divider|divider|StageOut[22]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div18|auto_generated|divider|divider|StageOut[22]~35_combout\,
	datab => \Div18|auto_generated|divider|divider|StageOut[22]~48_combout\,
	datad => VCC,
	cin => \Div18|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Div18|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Div18|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X31_Y20_N22
\Div18|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div18|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\Div18|auto_generated|divider|divider|StageOut[23]~47_combout\ & (!\Div18|auto_generated|divider|divider|StageOut[23]~34_combout\ & 
-- !\Div18|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div18|auto_generated|divider|divider|StageOut[23]~47_combout\,
	datab => \Div18|auto_generated|divider|divider|StageOut[23]~34_combout\,
	datad => VCC,
	cin => \Div18|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \Div18|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X31_Y20_N24
\Div18|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div18|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \Div18|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div18|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \Div18|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X30_Y19_N14
\stms2[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- stms2(1) = (GLOBAL(\stsec2[0]~5clkctrl_outclk\) & (!\Div18|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)) # (!GLOBAL(\stsec2[0]~5clkctrl_outclk\) & ((stms2(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div18|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => stms2(1),
	datad => \stsec2[0]~5clkctrl_outclk\,
	combout => stms2(1));

-- Location: LCCOMB_X33_Y19_N14
\Div14|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div14|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = lapms2(4) $ (VCC)
-- \Div14|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(lapms2(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => lapms2(4),
	datad => VCC,
	combout => \Div14|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Div14|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X33_Y19_N20
\Div14|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div14|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Div14|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div14|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Div14|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X33_Y19_N12
\Div14|auto_generated|divider|divider|StageOut[17]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div14|auto_generated|divider|divider|StageOut[17]~28_combout\ = (lapms2(5) & \Div14|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => lapms2(5),
	datad => \Div14|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div14|auto_generated|divider|divider|StageOut[17]~28_combout\);

-- Location: LCCOMB_X33_Y19_N28
\Div14|auto_generated|divider|divider|StageOut[16]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div14|auto_generated|divider|divider|StageOut[16]~30_combout\ = (lapms2(4) & \Div14|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => lapms2(4),
	datad => \Div14|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div14|auto_generated|divider|divider|StageOut[16]~30_combout\);

-- Location: LCCOMB_X32_Y19_N24
\Div14|auto_generated|divider|divider|StageOut[15]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div14|auto_generated|divider|divider|StageOut[15]~33_combout\ = (!\Div14|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & lapms2(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div14|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => lapms2(3),
	combout => \Div14|auto_generated|divider|divider|StageOut[15]~33_combout\);

-- Location: LCCOMB_X32_Y19_N4
\Div14|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div14|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Div14|auto_generated|divider|divider|StageOut[15]~32_combout\) # (\Div14|auto_generated|divider|divider|StageOut[15]~33_combout\)))
-- \Div14|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Div14|auto_generated|divider|divider|StageOut[15]~32_combout\) # (\Div14|auto_generated|divider|divider|StageOut[15]~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div14|auto_generated|divider|divider|StageOut[15]~32_combout\,
	datab => \Div14|auto_generated|divider|divider|StageOut[15]~33_combout\,
	datad => VCC,
	combout => \Div14|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Div14|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X32_Y19_N8
\Div14|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div14|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Div14|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Div14|auto_generated|divider|divider|StageOut[17]~29_combout\) # 
-- (\Div14|auto_generated|divider|divider|StageOut[17]~28_combout\)))) # (!\Div14|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Div14|auto_generated|divider|divider|StageOut[17]~29_combout\) # 
-- (\Div14|auto_generated|divider|divider|StageOut[17]~28_combout\)))))
-- \Div14|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Div14|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Div14|auto_generated|divider|divider|StageOut[17]~29_combout\) # 
-- (\Div14|auto_generated|divider|divider|StageOut[17]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div14|auto_generated|divider|divider|StageOut[17]~29_combout\,
	datab => \Div14|auto_generated|divider|divider|StageOut[17]~28_combout\,
	datad => VCC,
	cin => \Div14|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Div14|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Div14|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X33_Y19_N0
\Div14|auto_generated|divider|divider|StageOut[18]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div14|auto_generated|divider|divider|StageOut[18]~26_combout\ = (lapms2(6) & \Div14|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapms2(6),
	datad => \Div14|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div14|auto_generated|divider|divider|StageOut[18]~26_combout\);

-- Location: LCCOMB_X32_Y19_N10
\Div14|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div14|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\Div14|auto_generated|divider|divider|StageOut[18]~27_combout\ & (!\Div14|auto_generated|divider|divider|StageOut[18]~26_combout\ & 
-- !\Div14|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div14|auto_generated|divider|divider|StageOut[18]~27_combout\,
	datab => \Div14|auto_generated|divider|divider|StageOut[18]~26_combout\,
	datad => VCC,
	cin => \Div14|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \Div14|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X32_Y19_N12
\Div14|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div14|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Div14|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div14|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \Div14|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X32_Y19_N26
\Div14|auto_generated|divider|divider|StageOut[23]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div14|auto_generated|divider|divider|StageOut[23]~34_combout\ = (\Div14|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Div14|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div14|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Div14|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div14|auto_generated|divider|divider|StageOut[23]~34_combout\);

-- Location: LCCOMB_X32_Y19_N14
\Div14|auto_generated|divider|divider|StageOut[22]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div14|auto_generated|divider|divider|StageOut[22]~48_combout\ = (\Div14|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div14|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (lapms2(4))) # 
-- (!\Div14|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Div14|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapms2(4),
	datab => \Div14|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datac => \Div14|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div14|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div14|auto_generated|divider|divider|StageOut[22]~48_combout\);

-- Location: LCCOMB_X32_Y19_N22
\Div14|auto_generated|divider|divider|StageOut[21]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div14|auto_generated|divider|divider|StageOut[21]~37_combout\ = (\Div14|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\Div14|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div14|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Div14|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div14|auto_generated|divider|divider|StageOut[21]~37_combout\);

-- Location: LCCOMB_X32_Y19_N0
\Div14|auto_generated|divider|divider|StageOut[20]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div14|auto_generated|divider|divider|StageOut[20]~38_combout\ = (lapms2(2) & \Div14|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => lapms2(2),
	datad => \Div14|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div14|auto_generated|divider|divider|StageOut[20]~38_combout\);

-- Location: LCCOMB_X31_Y19_N22
\Div14|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div14|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Div14|auto_generated|divider|divider|StageOut[20]~39_combout\) # (\Div14|auto_generated|divider|divider|StageOut[20]~38_combout\)))
-- \Div14|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Div14|auto_generated|divider|divider|StageOut[20]~39_combout\) # (\Div14|auto_generated|divider|divider|StageOut[20]~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div14|auto_generated|divider|divider|StageOut[20]~39_combout\,
	datab => \Div14|auto_generated|divider|divider|StageOut[20]~38_combout\,
	datad => VCC,
	combout => \Div14|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Div14|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X31_Y19_N26
\Div14|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div14|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Div14|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Div14|auto_generated|divider|divider|StageOut[22]~35_combout\) # 
-- (\Div14|auto_generated|divider|divider|StageOut[22]~48_combout\)))) # (!\Div14|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Div14|auto_generated|divider|divider|StageOut[22]~35_combout\) # 
-- (\Div14|auto_generated|divider|divider|StageOut[22]~48_combout\)))))
-- \Div14|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Div14|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Div14|auto_generated|divider|divider|StageOut[22]~35_combout\) # 
-- (\Div14|auto_generated|divider|divider|StageOut[22]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div14|auto_generated|divider|divider|StageOut[22]~35_combout\,
	datab => \Div14|auto_generated|divider|divider|StageOut[22]~48_combout\,
	datad => VCC,
	cin => \Div14|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Div14|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Div14|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X31_Y19_N28
\Div14|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div14|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\Div14|auto_generated|divider|divider|StageOut[23]~47_combout\ & (!\Div14|auto_generated|divider|divider|StageOut[23]~34_combout\ & 
-- !\Div14|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div14|auto_generated|divider|divider|StageOut[23]~47_combout\,
	datab => \Div14|auto_generated|divider|divider|StageOut[23]~34_combout\,
	datad => VCC,
	cin => \Div14|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \Div14|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X31_Y19_N30
\Div14|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div14|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \Div14|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div14|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \Div14|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X32_Y19_N18
\lapms22[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- lapms22(1) = (GLOBAL(\lapsec22[0]~0clkctrl_outclk\) & (!\Div14|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)) # (!GLOBAL(\lapsec22[0]~0clkctrl_outclk\) & ((lapms22(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div14|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \lapsec22[0]~0clkctrl_outclk\,
	datad => lapms22(1),
	combout => lapms22(1));

-- Location: LCCOMB_X30_Y19_N2
\nFND2[1]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND2[1]~11_combout\ = (\stsec2[0]~4_combout\ & (stms2(1) & (!\nFND4[2]~0_combout\))) # (!\stsec2[0]~4_combout\ & (((\nFND4[2]~0_combout\) # (lapms22(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stsec2[0]~4_combout\,
	datab => stms2(1),
	datac => \nFND4[2]~0_combout\,
	datad => lapms22(1),
	combout => \nFND2[1]~11_combout\);

-- Location: LCCOMB_X26_Y19_N2
\nFND2[1]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND2[1]~12_combout\ = (\nFND4[2]~0_combout\ & ((\nFND2[1]~11_combout\ & (lapms12(1))) # (!\nFND2[1]~11_combout\ & ((lapms32(1)))))) # (!\nFND4[2]~0_combout\ & (((\nFND2[1]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nFND4[2]~0_combout\,
	datab => lapms12(1),
	datac => lapms32(1),
	datad => \nFND2[1]~11_combout\,
	combout => \nFND2[1]~12_combout\);

-- Location: LCCOMB_X23_Y22_N16
\lapmin12[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- lapmin12(1) = (GLOBAL(\laphor12[0]~0clkctrl_outclk\) & (!\Div20|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)) # (!GLOBAL(\laphor12[0]~0clkctrl_outclk\) & ((lapmin12(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div20|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \laphor12[0]~0clkctrl_outclk\,
	datad => lapmin12(1),
	combout => lapmin12(1));

-- Location: LCCOMB_X28_Y24_N2
\lapmin22[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- lapmin22(1) = (GLOBAL(\laphor22[0]~0clkctrl_outclk\) & (!\Div22|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)) # (!GLOBAL(\laphor22[0]~0clkctrl_outclk\) & ((lapmin22(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div22|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \laphor22[0]~0clkctrl_outclk\,
	datad => lapmin22(1),
	combout => lapmin22(1));

-- Location: LCCOMB_X26_Y23_N8
\Div24|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div24|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = lapmin3(3) $ (VCC)
-- \Div24|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY(lapmin3(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapmin3(3),
	datad => VCC,
	combout => \Div24|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Div24|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X26_Y23_N14
\Div24|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div24|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY(!\Div24|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Div24|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \Div24|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X26_Y23_N16
\Div24|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div24|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Div24|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div24|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \Div24|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X26_Y23_N0
\Div24|auto_generated|divider|divider|StageOut[23]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div24|auto_generated|divider|divider|StageOut[23]~16_combout\ = (lapmin3(5) & \Div24|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => lapmin3(5),
	datad => \Div24|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div24|auto_generated|divider|divider|StageOut[23]~16_combout\);

-- Location: LCCOMB_X26_Y23_N4
\Div24|auto_generated|divider|divider|StageOut[22]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div24|auto_generated|divider|divider|StageOut[22]~18_combout\ = (lapmin3(4) & \Div24|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapmin3(4),
	datad => \Div24|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div24|auto_generated|divider|divider|StageOut[22]~18_combout\);

-- Location: LCCOMB_X26_Y23_N18
\Div24|auto_generated|divider|divider|StageOut[21]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div24|auto_generated|divider|divider|StageOut[21]~21_combout\ = (\Div24|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\Div24|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div24|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Div24|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div24|auto_generated|divider|divider|StageOut[21]~21_combout\);

-- Location: LCCOMB_X27_Y23_N12
\Div24|auto_generated|divider|divider|StageOut[20]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div24|auto_generated|divider|divider|StageOut[20]~22_combout\ = (lapmin3(2) & \Div24|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapmin3(2),
	datac => \Div24|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div24|auto_generated|divider|divider|StageOut[20]~22_combout\);

-- Location: LCCOMB_X26_Y23_N22
\Div24|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div24|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Div24|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Div24|auto_generated|divider|divider|StageOut[21]~20_combout\) # 
-- (\Div24|auto_generated|divider|divider|StageOut[21]~21_combout\)))) # (!\Div24|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Div24|auto_generated|divider|divider|StageOut[21]~20_combout\ & 
-- (!\Div24|auto_generated|divider|divider|StageOut[21]~21_combout\)))
-- \Div24|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Div24|auto_generated|divider|divider|StageOut[21]~20_combout\ & (!\Div24|auto_generated|divider|divider|StageOut[21]~21_combout\ & 
-- !\Div24|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div24|auto_generated|divider|divider|StageOut[21]~20_combout\,
	datab => \Div24|auto_generated|divider|divider|StageOut[21]~21_combout\,
	datad => VCC,
	cin => \Div24|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Div24|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Div24|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X26_Y23_N24
\Div24|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div24|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Div24|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Div24|auto_generated|divider|divider|StageOut[22]~19_combout\) # 
-- (\Div24|auto_generated|divider|divider|StageOut[22]~18_combout\)))) # (!\Div24|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Div24|auto_generated|divider|divider|StageOut[22]~19_combout\) # 
-- (\Div24|auto_generated|divider|divider|StageOut[22]~18_combout\)))))
-- \Div24|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Div24|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Div24|auto_generated|divider|divider|StageOut[22]~19_combout\) # 
-- (\Div24|auto_generated|divider|divider|StageOut[22]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div24|auto_generated|divider|divider|StageOut[22]~19_combout\,
	datab => \Div24|auto_generated|divider|divider|StageOut[22]~18_combout\,
	datad => VCC,
	cin => \Div24|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Div24|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Div24|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X26_Y23_N26
\Div24|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div24|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\Div24|auto_generated|divider|divider|StageOut[23]~17_combout\ & (!\Div24|auto_generated|divider|divider|StageOut[23]~16_combout\ & 
-- !\Div24|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div24|auto_generated|divider|divider|StageOut[23]~17_combout\,
	datab => \Div24|auto_generated|divider|divider|StageOut[23]~16_combout\,
	datad => VCC,
	cin => \Div24|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \Div24|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X26_Y23_N28
\Div24|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div24|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \Div24|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div24|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \Div24|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X20_Y22_N28
\lapmin32[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- lapmin32(1) = (GLOBAL(\lapmin32[0]~0clkctrl_outclk\) & ((!\Div24|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))) # (!GLOBAL(\lapmin32[0]~0clkctrl_outclk\) & (lapmin32(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => lapmin32(1),
	datac => \Div24|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \lapmin32[0]~0clkctrl_outclk\,
	combout => lapmin32(1));

-- Location: LCCOMB_X23_Y26_N12
\Div26|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div26|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Div26|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div26|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Div26|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X23_Y26_N28
\Div26|auto_generated|divider|divider|StageOut[18]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div26|auto_generated|divider|divider|StageOut[18]~16_combout\ = (stmin(5) & \Div26|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => stmin(5),
	datad => \Div26|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div26|auto_generated|divider|divider|StageOut[18]~16_combout\);

-- Location: LCCOMB_X23_Y26_N0
\Div26|auto_generated|divider|divider|StageOut[17]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div26|auto_generated|divider|divider|StageOut[17]~18_combout\ = (stmin(4) & \Div26|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stmin(4),
	datad => \Div26|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div26|auto_generated|divider|divider|StageOut[17]~18_combout\);

-- Location: LCCOMB_X23_Y26_N26
\Div26|auto_generated|divider|divider|StageOut[16]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div26|auto_generated|divider|divider|StageOut[16]~20_combout\ = (stmin(3) & \Div26|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => stmin(3),
	datad => \Div26|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div26|auto_generated|divider|divider|StageOut[16]~20_combout\);

-- Location: LCCOMB_X23_Y26_N30
\Div26|auto_generated|divider|divider|StageOut[15]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div26|auto_generated|divider|divider|StageOut[15]~23_combout\ = (stmin(2) & !\Div26|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => stmin(2),
	datad => \Div26|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div26|auto_generated|divider|divider|StageOut[15]~23_combout\);

-- Location: LCCOMB_X23_Y26_N14
\Div26|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div26|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Div26|auto_generated|divider|divider|StageOut[15]~22_combout\) # (\Div26|auto_generated|divider|divider|StageOut[15]~23_combout\)))
-- \Div26|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Div26|auto_generated|divider|divider|StageOut[15]~22_combout\) # (\Div26|auto_generated|divider|divider|StageOut[15]~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div26|auto_generated|divider|divider|StageOut[15]~22_combout\,
	datab => \Div26|auto_generated|divider|divider|StageOut[15]~23_combout\,
	datad => VCC,
	combout => \Div26|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Div26|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X23_Y26_N16
\Div26|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div26|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Div26|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Div26|auto_generated|divider|divider|StageOut[16]~21_combout\) # 
-- (\Div26|auto_generated|divider|divider|StageOut[16]~20_combout\)))) # (!\Div26|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Div26|auto_generated|divider|divider|StageOut[16]~21_combout\ & 
-- (!\Div26|auto_generated|divider|divider|StageOut[16]~20_combout\)))
-- \Div26|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Div26|auto_generated|divider|divider|StageOut[16]~21_combout\ & (!\Div26|auto_generated|divider|divider|StageOut[16]~20_combout\ & 
-- !\Div26|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div26|auto_generated|divider|divider|StageOut[16]~21_combout\,
	datab => \Div26|auto_generated|divider|divider|StageOut[16]~20_combout\,
	datad => VCC,
	cin => \Div26|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Div26|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Div26|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X23_Y26_N20
\Div26|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div26|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\Div26|auto_generated|divider|divider|StageOut[18]~17_combout\ & (!\Div26|auto_generated|divider|divider|StageOut[18]~16_combout\ & 
-- !\Div26|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div26|auto_generated|divider|divider|StageOut[18]~17_combout\,
	datab => \Div26|auto_generated|divider|divider|StageOut[18]~16_combout\,
	datad => VCC,
	cin => \Div26|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \Div26|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X23_Y26_N22
\Div26|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div26|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Div26|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div26|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \Div26|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X22_Y26_N30
\stmin2[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- stmin2(1) = (GLOBAL(\stmin1[3]~0clkctrl_outclk\) & (!\Div26|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)) # (!GLOBAL(\stmin1[3]~0clkctrl_outclk\) & ((stmin2(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div26|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => stmin2(1),
	datad => \stmin1[3]~0clkctrl_outclk\,
	combout => stmin2(1));

-- Location: LCCOMB_X23_Y22_N12
\nFND2[1]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND2[1]~6_combout\ = (\stsec2[0]~4_combout\ & ((\nFND4[2]~0_combout\ & (lapmin32(1))) # (!\nFND4[2]~0_combout\ & ((stmin2(1)))))) # (!\stsec2[0]~4_combout\ & (\nFND4[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stsec2[0]~4_combout\,
	datab => \nFND4[2]~0_combout\,
	datac => lapmin32(1),
	datad => stmin2(1),
	combout => \nFND2[1]~6_combout\);

-- Location: LCCOMB_X23_Y22_N14
\nFND2[1]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND2[1]~7_combout\ = (\stsec2[0]~4_combout\ & (((\nFND2[1]~6_combout\)))) # (!\stsec2[0]~4_combout\ & ((\nFND2[1]~6_combout\ & (lapmin12(1))) # (!\nFND2[1]~6_combout\ & ((lapmin22(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stsec2[0]~4_combout\,
	datab => lapmin12(1),
	datac => lapmin22(1),
	datad => \nFND2[1]~6_combout\,
	combout => \nFND2[1]~7_combout\);

-- Location: LCCOMB_X12_Y14_N22
\day2[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- day2(1) = (GLOBAL(\process_2~2clkctrl_outclk\) & (!\Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)) # (!GLOBAL(\process_2~2clkctrl_outclk\) & ((day2(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => day2(1),
	datad => \process_2~2clkctrl_outclk\,
	combout => day2(1));

-- Location: LCCOMB_X23_Y12_N20
\Div9|auto_generated|divider|divider|StageOut[43]~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[43]~84_combout\ = (!\Div9|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \Div9|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div9|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Div9|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[43]~84_combout\);

-- Location: LCCOMB_X23_Y12_N2
\Div9|auto_generated|divider|divider|StageOut[42]~85\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[42]~85_combout\ = (!\Div9|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \Div9|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div9|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Div9|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[42]~85_combout\);

-- Location: LCCOMB_X21_Y12_N8
\Div9|auto_generated|divider|divider|StageOut[35]~115\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[35]~115_combout\ = (\Div9|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\Mod11|auto_generated|divider|divider|StageOut[136]~226_combout\) # 
-- ((!\Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \Mod11|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datab => \Mod11|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	datac => \Mod11|auto_generated|divider|divider|StageOut[136]~226_combout\,
	datad => \Div9|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[35]~115_combout\);

-- Location: LCCOMB_X23_Y12_N0
\Div9|auto_generated|divider|divider|StageOut[41]~118\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[41]~118_combout\ = (\Div9|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\Div9|auto_generated|divider|divider|StageOut[35]~115_combout\) # 
-- ((\Div9|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\ & !\Div9|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\,
	datab => \Div9|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \Div9|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Div9|auto_generated|divider|divider|StageOut[35]~115_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[41]~118_combout\);

-- Location: LCCOMB_X27_Y12_N20
\Div9|auto_generated|divider|divider|add_sub_8_result_int[0]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\ = (\Mod11|auto_generated|divider|divider|StageOut[135]~227_combout\) # (\Mod11|auto_generated|divider|divider|StageOut[135]~171_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod11|auto_generated|divider|divider|StageOut[135]~227_combout\,
	datad => \Mod11|auto_generated|divider|divider|StageOut[135]~171_combout\,
	combout => \Div9|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\);

-- Location: LCCOMB_X26_Y12_N6
\Div9|auto_generated|divider|divider|StageOut[40]~87\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[40]~87_combout\ = (\Div9|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\ & !\Div9|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div9|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\,
	datad => \Div9|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[40]~87_combout\);

-- Location: LCCOMB_X23_Y12_N4
\Div9|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\Div9|auto_generated|divider|divider|StageOut[40]~119_combout\) # (\Div9|auto_generated|divider|divider|StageOut[40]~87_combout\)))
-- \Div9|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\Div9|auto_generated|divider|divider|StageOut[40]~119_combout\) # (\Div9|auto_generated|divider|divider|StageOut[40]~87_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|StageOut[40]~119_combout\,
	datab => \Div9|auto_generated|divider|divider|StageOut[40]~87_combout\,
	datad => VCC,
	combout => \Div9|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \Div9|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X23_Y12_N6
\Div9|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\Div9|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\Div9|auto_generated|divider|divider|StageOut[41]~86_combout\) # 
-- (\Div9|auto_generated|divider|divider|StageOut[41]~118_combout\)))) # (!\Div9|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\Div9|auto_generated|divider|divider|StageOut[41]~86_combout\ & 
-- (!\Div9|auto_generated|divider|divider|StageOut[41]~118_combout\)))
-- \Div9|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\Div9|auto_generated|divider|divider|StageOut[41]~86_combout\ & (!\Div9|auto_generated|divider|divider|StageOut[41]~118_combout\ & 
-- !\Div9|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|StageOut[41]~86_combout\,
	datab => \Div9|auto_generated|divider|divider|StageOut[41]~118_combout\,
	datad => VCC,
	cin => \Div9|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \Div9|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \Div9|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X23_Y12_N10
\Div9|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ = CARRY((!\Div9|auto_generated|divider|divider|StageOut[43]~116_combout\ & (!\Div9|auto_generated|divider|divider|StageOut[43]~84_combout\ & 
-- !\Div9|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|StageOut[43]~116_combout\,
	datab => \Div9|auto_generated|divider|divider|StageOut[43]~84_combout\,
	datad => VCC,
	cin => \Div9|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	cout => \Div9|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\);

-- Location: LCCOMB_X23_Y12_N12
\Div9|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = \Div9|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div9|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\,
	combout => \Div9|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\);

-- Location: LCCOMB_X24_Y12_N14
\Div9|auto_generated|divider|divider|StageOut[48]~88\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[48]~88_combout\ = (\Div9|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & !\Div9|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datad => \Div9|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[48]~88_combout\);

-- Location: LCCOMB_X24_Y12_N8
\Div9|auto_generated|divider|divider|StageOut[47]~89\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[47]~89_combout\ = (\Div9|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\Div9|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div9|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datad => \Div9|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[47]~89_combout\);

-- Location: LCCOMB_X24_Y12_N2
\Div9|auto_generated|divider|divider|StageOut[46]~90\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[46]~90_combout\ = (\Div9|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ & !\Div9|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div9|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datad => \Div9|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[46]~90_combout\);

-- Location: LCCOMB_X24_Y12_N0
\Div9|auto_generated|divider|divider|add_sub_9_result_int[0]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\ = (\Mod11|auto_generated|divider|divider|StageOut[134]~228_combout\) # (\Mod11|auto_generated|divider|divider|StageOut[134]~172_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod11|auto_generated|divider|divider|StageOut[134]~228_combout\,
	datad => \Mod11|auto_generated|divider|divider|StageOut[134]~172_combout\,
	combout => \Div9|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\);

-- Location: LCCOMB_X24_Y12_N4
\Div9|auto_generated|divider|divider|StageOut[45]~91\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[45]~91_combout\ = (\Div9|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\ & !\Div9|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div9|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\,
	datad => \Div9|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[45]~91_combout\);

-- Location: LCCOMB_X24_Y12_N24
\Div9|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ = CARRY((!\Div9|auto_generated|divider|divider|StageOut[48]~120_combout\ & (!\Div9|auto_generated|divider|divider|StageOut[48]~88_combout\ & 
-- !\Div9|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|StageOut[48]~120_combout\,
	datab => \Div9|auto_generated|divider|divider|StageOut[48]~88_combout\,
	datad => VCC,
	cin => \Div9|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	cout => \Div9|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\);

-- Location: LCCOMB_X24_Y12_N26
\Div9|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = \Div9|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div9|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\,
	combout => \Div9|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\);

-- Location: LCCOMB_X24_Y12_N30
\year2[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- year2(1) = (GLOBAL(\process_2~3clkctrl_outclk\) & ((!\Div9|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\))) # (!GLOBAL(\process_2~3clkctrl_outclk\) & (year2(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => year2(1),
	datac => \Div9|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \process_2~3clkctrl_outclk\,
	combout => year2(1));

-- Location: LCCOMB_X15_Y20_N20
\min2[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- min2(1) = (GLOBAL(\hor2[0]~4clkctrl_outclk\) & (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)) # (!GLOBAL(\hor2[0]~4clkctrl_outclk\) & ((min2(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \hor2[0]~4clkctrl_outclk\,
	datad => min2(1),
	combout => min2(1));

-- Location: LCCOMB_X15_Y20_N24
\nFND2[1]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND2[1]~8_combout\ = (nMODE(0) & (ms2(1) & (\nFND4[2]~11_combout\))) # (!nMODE(0) & (((min2(1)) # (!\nFND4[2]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ms2(1),
	datab => nMODE(0),
	datac => \nFND4[2]~11_combout\,
	datad => min2(1),
	combout => \nFND2[1]~8_combout\);

-- Location: LCCOMB_X16_Y20_N20
\nFND2[1]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND2[1]~9_combout\ = (nMODE(1) & ((\nFND2[1]~8_combout\ & (day2(1))) # (!\nFND2[1]~8_combout\ & ((year2(1)))))) # (!nMODE(1) & (((\nFND2[1]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nMODE(1),
	datab => day2(1),
	datac => year2(1),
	datad => \nFND2[1]~8_combout\,
	combout => \nFND2[1]~9_combout\);

-- Location: LCCOMB_X16_Y20_N2
\nFND2[1]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND2[1]~10_combout\ = (\nFND4[2]~2_combout\ & (((\nFND4[2]~1_combout\)))) # (!\nFND4[2]~2_combout\ & ((\nFND4[2]~1_combout\ & (\nFND2[1]~7_combout\)) # (!\nFND4[2]~1_combout\ & ((\nFND2[1]~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nFND4[2]~2_combout\,
	datab => \nFND2[1]~7_combout\,
	datac => \nFND4[2]~1_combout\,
	datad => \nFND2[1]~9_combout\,
	combout => \nFND2[1]~10_combout\);

-- Location: LCCOMB_X12_Y20_N2
\nFND2[1]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND2[1]~13_combout\ = (\nFND4[2]~2_combout\ & ((\nFND2[1]~10_combout\ & ((\nFND2[1]~12_combout\))) # (!\nFND2[1]~10_combout\ & (almin2(1))))) # (!\nFND4[2]~2_combout\ & (((\nFND2[1]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => almin2(1),
	datab => \nFND4[2]~2_combout\,
	datac => \nFND2[1]~12_combout\,
	datad => \nFND2[1]~10_combout\,
	combout => \nFND2[1]~13_combout\);

-- Location: LCCOMB_X12_Y20_N30
\nFND2[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- nFND2(1) = (GLOBAL(\nFND4[0]~12clkctrl_outclk\) & ((\nFND2[1]~13_combout\))) # (!GLOBAL(\nFND4[0]~12clkctrl_outclk\) & (nFND2(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nFND2(1),
	datac => \nFND4[0]~12clkctrl_outclk\,
	datad => \nFND2[1]~13_combout\,
	combout => nFND2(1));

-- Location: LCCOMB_X27_Y24_N14
\Div22|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div22|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (lapmin2(5) & (\Div22|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ $ (GND))) # (!lapmin2(5) & (!\Div22|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & 
-- VCC))
-- \Div22|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((lapmin2(5) & !\Div22|auto_generated|divider|divider|add_sub_4_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => lapmin2(5),
	datad => VCC,
	cin => \Div22|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Div22|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Div22|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X27_Y24_N16
\Div22|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div22|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY(!\Div22|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Div22|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \Div22|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X27_Y24_N18
\Div22|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div22|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Div22|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div22|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \Div22|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X26_Y22_N10
\lapmin2[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \lapmin2[4]~feeder_combout\ = stmin(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => stmin(4),
	combout => \lapmin2[4]~feeder_combout\);

-- Location: FF_X26_Y22_N11
\lapmin2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mENTER~input_o\,
	d => \lapmin2[4]~feeder_combout\,
	ena => \lapmin2[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => lapmin2(4));

-- Location: LCCOMB_X27_Y24_N4
\Div22|auto_generated|divider|divider|StageOut[23]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div22|auto_generated|divider|divider|StageOut[23]~17_combout\ = (\Div22|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Div22|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div22|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Div22|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div22|auto_generated|divider|divider|StageOut[23]~17_combout\);

-- Location: LCCOMB_X27_Y24_N0
\Div22|auto_generated|divider|divider|StageOut[22]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div22|auto_generated|divider|divider|StageOut[22]~19_combout\ = (\Div22|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Div22|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div22|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Div22|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div22|auto_generated|divider|divider|StageOut[22]~19_combout\);

-- Location: LCCOMB_X26_Y24_N6
\Div22|auto_generated|divider|divider|StageOut[21]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div22|auto_generated|divider|divider|StageOut[21]~20_combout\ = (lapmin2(3) & \Div22|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => lapmin2(3),
	datad => \Div22|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div22|auto_generated|divider|divider|StageOut[21]~20_combout\);

-- Location: LCCOMB_X27_Y24_N8
\Div22|auto_generated|divider|divider|StageOut[20]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div22|auto_generated|divider|divider|StageOut[20]~23_combout\ = (lapmin2(2) & !\Div22|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => lapmin2(2),
	datad => \Div22|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div22|auto_generated|divider|divider|StageOut[20]~23_combout\);

-- Location: LCCOMB_X27_Y24_N28
\Div22|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div22|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\Div22|auto_generated|divider|divider|StageOut[23]~16_combout\ & (!\Div22|auto_generated|divider|divider|StageOut[23]~17_combout\ & 
-- !\Div22|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div22|auto_generated|divider|divider|StageOut[23]~16_combout\,
	datab => \Div22|auto_generated|divider|divider|StageOut[23]~17_combout\,
	datad => VCC,
	cin => \Div22|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \Div22|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X27_Y24_N30
\Div22|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div22|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \Div22|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div22|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \Div22|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X28_Y24_N0
\Div22|auto_generated|divider|divider|StageOut[28]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div22|auto_generated|divider|divider|StageOut[28]~30_combout\ = (\Div22|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Div22|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((lapmin2(4)))) # 
-- (!\Div22|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Div22|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div22|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datab => \Div22|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => lapmin2(4),
	datad => \Div22|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div22|auto_generated|divider|divider|StageOut[28]~30_combout\);

-- Location: LCCOMB_X28_Y24_N14
\Div22|auto_generated|divider|divider|StageOut[27]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div22|auto_generated|divider|divider|StageOut[27]~31_combout\ = (\Div22|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Div22|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((lapmin2(3)))) # 
-- (!\Div22|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Div22|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div22|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datab => \Div22|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => lapmin2(3),
	datad => \Div22|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div22|auto_generated|divider|divider|StageOut[27]~31_combout\);

-- Location: LCCOMB_X28_Y24_N8
\Div22|auto_generated|divider|divider|StageOut[26]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div22|auto_generated|divider|divider|StageOut[26]~26_combout\ = (lapmin2(2) & \Div22|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => lapmin2(2),
	datad => \Div22|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div22|auto_generated|divider|divider|StageOut[26]~26_combout\);

-- Location: LCCOMB_X28_Y24_N4
\Div22|auto_generated|divider|divider|StageOut[25]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div22|auto_generated|divider|divider|StageOut[25]~28_combout\ = (lapmin2(1) & \Div22|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => lapmin2(1),
	datad => \Div22|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div22|auto_generated|divider|divider|StageOut[25]~28_combout\);

-- Location: LCCOMB_X28_Y24_N20
\Div22|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div22|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\ = CARRY((\Div22|auto_generated|divider|divider|StageOut[25]~29_combout\) # (\Div22|auto_generated|divider|divider|StageOut[25]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div22|auto_generated|divider|divider|StageOut[25]~29_combout\,
	datab => \Div22|auto_generated|divider|divider|StageOut[25]~28_combout\,
	datad => VCC,
	cout => \Div22|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\);

-- Location: LCCOMB_X28_Y24_N22
\Div22|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div22|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\ = CARRY((!\Div22|auto_generated|divider|divider|StageOut[26]~27_combout\ & (!\Div22|auto_generated|divider|divider|StageOut[26]~26_combout\ & 
-- !\Div22|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div22|auto_generated|divider|divider|StageOut[26]~27_combout\,
	datab => \Div22|auto_generated|divider|divider|StageOut[26]~26_combout\,
	datad => VCC,
	cin => \Div22|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\,
	cout => \Div22|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\);

-- Location: LCCOMB_X28_Y24_N24
\Div22|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div22|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\ = CARRY((!\Div22|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\ & ((\Div22|auto_generated|divider|divider|StageOut[27]~25_combout\) # 
-- (\Div22|auto_generated|divider|divider|StageOut[27]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div22|auto_generated|divider|divider|StageOut[27]~25_combout\,
	datab => \Div22|auto_generated|divider|divider|StageOut[27]~31_combout\,
	datad => VCC,
	cin => \Div22|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\,
	cout => \Div22|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\);

-- Location: LCCOMB_X28_Y24_N26
\Div22|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div22|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\Div22|auto_generated|divider|divider|StageOut[28]~24_combout\ & (!\Div22|auto_generated|divider|divider|StageOut[28]~30_combout\ & 
-- !\Div22|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div22|auto_generated|divider|divider|StageOut[28]~24_combout\,
	datab => \Div22|auto_generated|divider|divider|StageOut[28]~30_combout\,
	datad => VCC,
	cin => \Div22|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\,
	cout => \Div22|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X28_Y24_N28
\Div22|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div22|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \Div22|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div22|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \Div22|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X28_Y24_N16
\lapmin22[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- lapmin22(0) = (GLOBAL(\laphor22[0]~0clkctrl_outclk\) & (!\Div22|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)) # (!GLOBAL(\laphor22[0]~0clkctrl_outclk\) & ((lapmin22(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div22|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \laphor22[0]~0clkctrl_outclk\,
	datad => lapmin22(0),
	combout => lapmin22(0));

-- Location: LCCOMB_X22_Y22_N2
\Div20|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div20|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = lapmin1(3) $ (VCC)
-- \Div20|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY(lapmin1(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapmin1(3),
	datad => VCC,
	combout => \Div20|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Div20|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X22_Y22_N4
\Div20|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div20|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (lapmin1(4) & (\Div20|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & VCC)) # (!lapmin1(4) & (!\Div20|auto_generated|divider|divider|add_sub_4_result_int[1]~1\))
-- \Div20|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!lapmin1(4) & !\Div20|auto_generated|divider|divider|add_sub_4_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => lapmin1(4),
	datad => VCC,
	cin => \Div20|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Div20|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Div20|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X22_Y22_N8
\Div20|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div20|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY(!\Div20|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Div20|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \Div20|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X22_Y22_N10
\Div20|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div20|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Div20|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div20|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \Div20|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X23_Y22_N0
\Div20|auto_generated|divider|divider|StageOut[23]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div20|auto_generated|divider|divider|StageOut[23]~16_combout\ = (lapmin1(5) & \Div20|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapmin1(5),
	datad => \Div20|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div20|auto_generated|divider|divider|StageOut[23]~16_combout\);

-- Location: LCCOMB_X22_Y22_N0
\Div20|auto_generated|divider|divider|StageOut[22]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div20|auto_generated|divider|divider|StageOut[22]~19_combout\ = (\Div20|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Div20|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div20|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Div20|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div20|auto_generated|divider|divider|StageOut[22]~19_combout\);

-- Location: LCCOMB_X22_Y22_N28
\Div20|auto_generated|divider|divider|StageOut[21]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div20|auto_generated|divider|divider|StageOut[21]~21_combout\ = (\Div20|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\Div20|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div20|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Div20|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div20|auto_generated|divider|divider|StageOut[21]~21_combout\);

-- Location: LCCOMB_X22_Y22_N16
\Div20|auto_generated|divider|divider|StageOut[20]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div20|auto_generated|divider|divider|StageOut[20]~22_combout\ = (lapmin1(2) & \Div20|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => lapmin1(2),
	datad => \Div20|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div20|auto_generated|divider|divider|StageOut[20]~22_combout\);

-- Location: LCCOMB_X22_Y22_N18
\Div20|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div20|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Div20|auto_generated|divider|divider|StageOut[20]~23_combout\) # (\Div20|auto_generated|divider|divider|StageOut[20]~22_combout\)))
-- \Div20|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Div20|auto_generated|divider|divider|StageOut[20]~23_combout\) # (\Div20|auto_generated|divider|divider|StageOut[20]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div20|auto_generated|divider|divider|StageOut[20]~23_combout\,
	datab => \Div20|auto_generated|divider|divider|StageOut[20]~22_combout\,
	datad => VCC,
	combout => \Div20|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Div20|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X22_Y22_N24
\Div20|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div20|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\Div20|auto_generated|divider|divider|StageOut[23]~17_combout\ & (!\Div20|auto_generated|divider|divider|StageOut[23]~16_combout\ & 
-- !\Div20|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div20|auto_generated|divider|divider|StageOut[23]~17_combout\,
	datab => \Div20|auto_generated|divider|divider|StageOut[23]~16_combout\,
	datad => VCC,
	cin => \Div20|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \Div20|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X22_Y22_N26
\Div20|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div20|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \Div20|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div20|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \Div20|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X21_Y22_N18
\Div20|auto_generated|divider|divider|StageOut[28]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div20|auto_generated|divider|divider|StageOut[28]~30_combout\ = (\Div20|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Div20|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (lapmin1(4))) # 
-- (!\Div20|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div20|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapmin1(4),
	datab => \Div20|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datac => \Div20|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div20|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div20|auto_generated|divider|divider|StageOut[28]~30_combout\);

-- Location: LCCOMB_X21_Y22_N0
\Div20|auto_generated|divider|divider|StageOut[27]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div20|auto_generated|divider|divider|StageOut[27]~31_combout\ = (\Div20|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Div20|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((lapmin1(3)))) # 
-- (!\Div20|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Div20|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div20|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datab => lapmin1(3),
	datac => \Div20|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div20|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div20|auto_generated|divider|divider|StageOut[27]~31_combout\);

-- Location: LCCOMB_X21_Y22_N14
\Div20|auto_generated|divider|divider|StageOut[26]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div20|auto_generated|divider|divider|StageOut[26]~27_combout\ = (\Div20|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\Div20|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div20|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \Div20|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div20|auto_generated|divider|divider|StageOut[26]~27_combout\);

-- Location: LCCOMB_X21_Y22_N24
\Div20|auto_generated|divider|divider|StageOut[25]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div20|auto_generated|divider|divider|StageOut[25]~28_combout\ = (lapmin1(1) & \Div20|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => lapmin1(1),
	datad => \Div20|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div20|auto_generated|divider|divider|StageOut[25]~28_combout\);

-- Location: LCCOMB_X21_Y22_N2
\Div20|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div20|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\ = CARRY((\Div20|auto_generated|divider|divider|StageOut[25]~29_combout\) # (\Div20|auto_generated|divider|divider|StageOut[25]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div20|auto_generated|divider|divider|StageOut[25]~29_combout\,
	datab => \Div20|auto_generated|divider|divider|StageOut[25]~28_combout\,
	datad => VCC,
	cout => \Div20|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\);

-- Location: LCCOMB_X21_Y22_N4
\Div20|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div20|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\ = CARRY((!\Div20|auto_generated|divider|divider|StageOut[26]~26_combout\ & (!\Div20|auto_generated|divider|divider|StageOut[26]~27_combout\ & 
-- !\Div20|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div20|auto_generated|divider|divider|StageOut[26]~26_combout\,
	datab => \Div20|auto_generated|divider|divider|StageOut[26]~27_combout\,
	datad => VCC,
	cin => \Div20|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\,
	cout => \Div20|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\);

-- Location: LCCOMB_X21_Y22_N6
\Div20|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div20|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\ = CARRY((!\Div20|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\ & ((\Div20|auto_generated|divider|divider|StageOut[27]~25_combout\) # 
-- (\Div20|auto_generated|divider|divider|StageOut[27]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div20|auto_generated|divider|divider|StageOut[27]~25_combout\,
	datab => \Div20|auto_generated|divider|divider|StageOut[27]~31_combout\,
	datad => VCC,
	cin => \Div20|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\,
	cout => \Div20|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\);

-- Location: LCCOMB_X21_Y22_N8
\Div20|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div20|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\Div20|auto_generated|divider|divider|StageOut[28]~24_combout\ & (!\Div20|auto_generated|divider|divider|StageOut[28]~30_combout\ & 
-- !\Div20|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div20|auto_generated|divider|divider|StageOut[28]~24_combout\,
	datab => \Div20|auto_generated|divider|divider|StageOut[28]~30_combout\,
	datad => VCC,
	cin => \Div20|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\,
	cout => \Div20|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X21_Y22_N10
\Div20|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div20|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \Div20|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div20|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \Div20|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X21_Y22_N26
\lapmin12[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- lapmin12(0) = (GLOBAL(\laphor12[0]~0clkctrl_outclk\) & ((!\Div20|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))) # (!GLOBAL(\laphor12[0]~0clkctrl_outclk\) & (lapmin12(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapmin12(0),
	datac => \laphor12[0]~0clkctrl_outclk\,
	datad => \Div20|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => lapmin12(0));

-- Location: LCCOMB_X22_Y26_N2
\Div26|auto_generated|divider|divider|StageOut[23]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div26|auto_generated|divider|divider|StageOut[23]~30_combout\ = (\Div26|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div26|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((stmin(4)))) # 
-- (!\Div26|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Div26|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div26|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datab => stmin(4),
	datac => \Div26|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div26|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div26|auto_generated|divider|divider|StageOut[23]~30_combout\);

-- Location: LCCOMB_X22_Y26_N0
\Div26|auto_generated|divider|divider|StageOut[22]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div26|auto_generated|divider|divider|StageOut[22]~25_combout\ = (\Div26|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Div26|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div26|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Div26|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div26|auto_generated|divider|divider|StageOut[22]~25_combout\);

-- Location: LCCOMB_X22_Y26_N16
\Div26|auto_generated|divider|divider|StageOut[21]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div26|auto_generated|divider|divider|StageOut[21]~27_combout\ = (\Div26|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\Div26|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div26|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Div26|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div26|auto_generated|divider|divider|StageOut[21]~27_combout\);

-- Location: LCCOMB_X22_Y26_N4
\Div26|auto_generated|divider|divider|StageOut[20]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div26|auto_generated|divider|divider|StageOut[20]~29_combout\ = (stmin(1) & !\Div26|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => stmin(1),
	datad => \Div26|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div26|auto_generated|divider|divider|StageOut[20]~29_combout\);

-- Location: LCCOMB_X22_Y26_N18
\Div26|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div26|auto_generated|divider|divider|add_sub_5_result_int[1]~1_cout\ = CARRY((\Div26|auto_generated|divider|divider|StageOut[20]~28_combout\) # (\Div26|auto_generated|divider|divider|StageOut[20]~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div26|auto_generated|divider|divider|StageOut[20]~28_combout\,
	datab => \Div26|auto_generated|divider|divider|StageOut[20]~29_combout\,
	datad => VCC,
	cout => \Div26|auto_generated|divider|divider|add_sub_5_result_int[1]~1_cout\);

-- Location: LCCOMB_X22_Y26_N20
\Div26|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div26|auto_generated|divider|divider|add_sub_5_result_int[2]~3_cout\ = CARRY((!\Div26|auto_generated|divider|divider|StageOut[21]~26_combout\ & (!\Div26|auto_generated|divider|divider|StageOut[21]~27_combout\ & 
-- !\Div26|auto_generated|divider|divider|add_sub_5_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div26|auto_generated|divider|divider|StageOut[21]~26_combout\,
	datab => \Div26|auto_generated|divider|divider|StageOut[21]~27_combout\,
	datad => VCC,
	cin => \Div26|auto_generated|divider|divider|add_sub_5_result_int[1]~1_cout\,
	cout => \Div26|auto_generated|divider|divider|add_sub_5_result_int[2]~3_cout\);

-- Location: LCCOMB_X22_Y26_N22
\Div26|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div26|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout\ = CARRY((!\Div26|auto_generated|divider|divider|add_sub_5_result_int[2]~3_cout\ & ((\Div26|auto_generated|divider|divider|StageOut[22]~31_combout\) # 
-- (\Div26|auto_generated|divider|divider|StageOut[22]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div26|auto_generated|divider|divider|StageOut[22]~31_combout\,
	datab => \Div26|auto_generated|divider|divider|StageOut[22]~25_combout\,
	datad => VCC,
	cin => \Div26|auto_generated|divider|divider|add_sub_5_result_int[2]~3_cout\,
	cout => \Div26|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout\);

-- Location: LCCOMB_X22_Y26_N24
\Div26|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div26|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\Div26|auto_generated|divider|divider|StageOut[23]~24_combout\ & (!\Div26|auto_generated|divider|divider|StageOut[23]~30_combout\ & 
-- !\Div26|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div26|auto_generated|divider|divider|StageOut[23]~24_combout\,
	datab => \Div26|auto_generated|divider|divider|StageOut[23]~30_combout\,
	datad => VCC,
	cin => \Div26|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout\,
	cout => \Div26|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X22_Y26_N26
\Div26|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div26|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \Div26|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div26|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \Div26|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X22_Y26_N28
\stmin2[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- stmin2(0) = (GLOBAL(\stmin1[3]~0clkctrl_outclk\) & ((!\Div26|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))) # (!GLOBAL(\stmin1[3]~0clkctrl_outclk\) & (stmin2(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => stmin2(0),
	datac => \Div26|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \stmin1[3]~0clkctrl_outclk\,
	combout => stmin2(0));

-- Location: LCCOMB_X27_Y23_N20
\Div24|auto_generated|divider|divider|StageOut[28]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div24|auto_generated|divider|divider|StageOut[28]~24_combout\ = (\Div24|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Div24|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div24|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Div24|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div24|auto_generated|divider|divider|StageOut[28]~24_combout\);

-- Location: LCCOMB_X27_Y23_N14
\Div24|auto_generated|divider|divider|StageOut[27]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div24|auto_generated|divider|divider|StageOut[27]~25_combout\ = (\Div24|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Div24|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div24|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \Div24|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div24|auto_generated|divider|divider|StageOut[27]~25_combout\);

-- Location: LCCOMB_X27_Y23_N24
\Div24|auto_generated|divider|divider|StageOut[26]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div24|auto_generated|divider|divider|StageOut[26]~26_combout\ = (lapmin3(2) & \Div24|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => lapmin3(2),
	datad => \Div24|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div24|auto_generated|divider|divider|StageOut[26]~26_combout\);

-- Location: LCCOMB_X27_Y23_N0
\Div24|auto_generated|divider|divider|StageOut[25]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div24|auto_generated|divider|divider|StageOut[25]~28_combout\ = (lapmin3(1) & \Div24|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => lapmin3(1),
	datad => \Div24|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div24|auto_generated|divider|divider|StageOut[25]~28_combout\);

-- Location: LCCOMB_X27_Y23_N2
\Div24|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div24|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\ = CARRY((\Div24|auto_generated|divider|divider|StageOut[25]~29_combout\) # (\Div24|auto_generated|divider|divider|StageOut[25]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div24|auto_generated|divider|divider|StageOut[25]~29_combout\,
	datab => \Div24|auto_generated|divider|divider|StageOut[25]~28_combout\,
	datad => VCC,
	cout => \Div24|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\);

-- Location: LCCOMB_X27_Y23_N4
\Div24|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div24|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\ = CARRY((!\Div24|auto_generated|divider|divider|StageOut[26]~27_combout\ & (!\Div24|auto_generated|divider|divider|StageOut[26]~26_combout\ & 
-- !\Div24|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div24|auto_generated|divider|divider|StageOut[26]~27_combout\,
	datab => \Div24|auto_generated|divider|divider|StageOut[26]~26_combout\,
	datad => VCC,
	cin => \Div24|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\,
	cout => \Div24|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\);

-- Location: LCCOMB_X27_Y23_N6
\Div24|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div24|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\ = CARRY((!\Div24|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\ & ((\Div24|auto_generated|divider|divider|StageOut[27]~31_combout\) # 
-- (\Div24|auto_generated|divider|divider|StageOut[27]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div24|auto_generated|divider|divider|StageOut[27]~31_combout\,
	datab => \Div24|auto_generated|divider|divider|StageOut[27]~25_combout\,
	datad => VCC,
	cin => \Div24|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\,
	cout => \Div24|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\);

-- Location: LCCOMB_X27_Y23_N8
\Div24|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div24|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\Div24|auto_generated|divider|divider|StageOut[28]~30_combout\ & (!\Div24|auto_generated|divider|divider|StageOut[28]~24_combout\ & 
-- !\Div24|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div24|auto_generated|divider|divider|StageOut[28]~30_combout\,
	datab => \Div24|auto_generated|divider|divider|StageOut[28]~24_combout\,
	datad => VCC,
	cin => \Div24|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\,
	cout => \Div24|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X27_Y23_N10
\Div24|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div24|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \Div24|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div24|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \Div24|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X27_Y23_N30
\lapmin32[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- lapmin32(0) = (GLOBAL(\lapmin32[0]~0clkctrl_outclk\) & (!\Div24|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)) # (!GLOBAL(\lapmin32[0]~0clkctrl_outclk\) & ((lapmin32(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div24|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => lapmin32(0),
	datad => \lapmin32[0]~0clkctrl_outclk\,
	combout => lapmin32(0));

-- Location: LCCOMB_X19_Y24_N0
\nFND2[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND2[0]~0_combout\ = (\stsec2[0]~4_combout\ & ((\nFND4[2]~0_combout\ & ((lapmin32(0)))) # (!\nFND4[2]~0_combout\ & (stmin2(0))))) # (!\stsec2[0]~4_combout\ & (\nFND4[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stsec2[0]~4_combout\,
	datab => \nFND4[2]~0_combout\,
	datac => stmin2(0),
	datad => lapmin32(0),
	combout => \nFND2[0]~0_combout\);

-- Location: LCCOMB_X19_Y24_N26
\nFND2[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND2[0]~1_combout\ = (\stsec2[0]~4_combout\ & (((\nFND2[0]~0_combout\)))) # (!\stsec2[0]~4_combout\ & ((\nFND2[0]~0_combout\ & ((lapmin12(0)))) # (!\nFND2[0]~0_combout\ & (lapmin22(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stsec2[0]~4_combout\,
	datab => lapmin22(0),
	datac => lapmin12(0),
	datad => \nFND2[0]~0_combout\,
	combout => \nFND2[0]~1_combout\);

-- Location: LCCOMB_X28_Y17_N14
\Div16|auto_generated|divider|divider|StageOut[28]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div16|auto_generated|divider|divider|StageOut[28]~40_combout\ = (\Div16|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Div16|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div16|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Div16|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div16|auto_generated|divider|divider|StageOut[28]~40_combout\);

-- Location: LCCOMB_X27_Y17_N8
\Div16|auto_generated|divider|divider|StageOut[27]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div16|auto_generated|divider|divider|StageOut[27]~49_combout\ = (\Div16|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Div16|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (lapms3(3))) # 
-- (!\Div16|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div16|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapms3(3),
	datab => \Div16|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datac => \Div16|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div16|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div16|auto_generated|divider|divider|StageOut[27]~49_combout\);

-- Location: LCCOMB_X27_Y17_N16
\Div16|auto_generated|divider|divider|StageOut[26]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div16|auto_generated|divider|divider|StageOut[26]~42_combout\ = (\Div16|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & lapms3(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div16|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => lapms3(2),
	combout => \Div16|auto_generated|divider|divider|StageOut[26]~42_combout\);

-- Location: LCCOMB_X27_Y17_N4
\Div16|auto_generated|divider|divider|StageOut[25]~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div16|auto_generated|divider|divider|StageOut[25]~45_combout\ = (!\Div16|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & lapms3(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div16|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => lapms3(1),
	combout => \Div16|auto_generated|divider|divider|StageOut[25]~45_combout\);

-- Location: LCCOMB_X27_Y17_N20
\Div16|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div16|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\ = CARRY((\Div16|auto_generated|divider|divider|StageOut[25]~44_combout\) # (\Div16|auto_generated|divider|divider|StageOut[25]~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div16|auto_generated|divider|divider|StageOut[25]~44_combout\,
	datab => \Div16|auto_generated|divider|divider|StageOut[25]~45_combout\,
	datad => VCC,
	cout => \Div16|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\);

-- Location: LCCOMB_X27_Y17_N22
\Div16|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div16|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\ = CARRY((!\Div16|auto_generated|divider|divider|StageOut[26]~43_combout\ & (!\Div16|auto_generated|divider|divider|StageOut[26]~42_combout\ & 
-- !\Div16|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div16|auto_generated|divider|divider|StageOut[26]~43_combout\,
	datab => \Div16|auto_generated|divider|divider|StageOut[26]~42_combout\,
	datad => VCC,
	cin => \Div16|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\,
	cout => \Div16|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\);

-- Location: LCCOMB_X27_Y17_N24
\Div16|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div16|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\ = CARRY((!\Div16|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\ & ((\Div16|auto_generated|divider|divider|StageOut[27]~41_combout\) # 
-- (\Div16|auto_generated|divider|divider|StageOut[27]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div16|auto_generated|divider|divider|StageOut[27]~41_combout\,
	datab => \Div16|auto_generated|divider|divider|StageOut[27]~49_combout\,
	datad => VCC,
	cin => \Div16|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\,
	cout => \Div16|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\);

-- Location: LCCOMB_X27_Y17_N26
\Div16|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div16|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\Div16|auto_generated|divider|divider|StageOut[28]~46_combout\ & (!\Div16|auto_generated|divider|divider|StageOut[28]~40_combout\ & 
-- !\Div16|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div16|auto_generated|divider|divider|StageOut[28]~46_combout\,
	datab => \Div16|auto_generated|divider|divider|StageOut[28]~40_combout\,
	datad => VCC,
	cin => \Div16|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\,
	cout => \Div16|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X27_Y17_N28
\Div16|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div16|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \Div16|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div16|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \Div16|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X27_Y17_N14
\lapms32[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- lapms32(0) = (GLOBAL(\lapsec32[0]~4clkctrl_outclk\) & ((!\Div16|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))) # (!GLOBAL(\lapsec32[0]~4clkctrl_outclk\) & (lapms32(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => lapms32(0),
	datac => \lapsec32[0]~4clkctrl_outclk\,
	datad => \Div16|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => lapms32(0));

-- Location: LCCOMB_X31_Y19_N0
\Div14|auto_generated|divider|divider|StageOut[28]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div14|auto_generated|divider|divider|StageOut[28]~40_combout\ = (\Div14|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Div14|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div14|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Div14|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div14|auto_generated|divider|divider|StageOut[28]~40_combout\);

-- Location: LCCOMB_X32_Y19_N28
\Div14|auto_generated|divider|divider|StageOut[27]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div14|auto_generated|divider|divider|StageOut[27]~49_combout\ = (\Div14|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Div14|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (lapms2(3))) # 
-- (!\Div14|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div14|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div14|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => lapms2(3),
	datac => \Div14|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Div14|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div14|auto_generated|divider|divider|StageOut[27]~49_combout\);

-- Location: LCCOMB_X31_Y19_N4
\Div14|auto_generated|divider|divider|StageOut[26]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div14|auto_generated|divider|divider|StageOut[26]~43_combout\ = (\Div14|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\Div14|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div14|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \Div14|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div14|auto_generated|divider|divider|StageOut[26]~43_combout\);

-- Location: LCCOMB_X23_Y22_N24
\lapms2[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \lapms2[1]~feeder_combout\ = stms(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => stms(1),
	combout => \lapms2[1]~feeder_combout\);

-- Location: FF_X23_Y22_N25
\lapms2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mENTER~input_o\,
	d => \lapms2[1]~feeder_combout\,
	ena => \lapmin2[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => lapms2(1));

-- Location: LCCOMB_X31_Y19_N18
\Div14|auto_generated|divider|divider|StageOut[25]~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div14|auto_generated|divider|divider|StageOut[25]~45_combout\ = (lapms2(1) & !\Div14|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => lapms2(1),
	datad => \Div14|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div14|auto_generated|divider|divider|StageOut[25]~45_combout\);

-- Location: LCCOMB_X31_Y19_N6
\Div14|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div14|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\ = CARRY((\Div14|auto_generated|divider|divider|StageOut[25]~44_combout\) # (\Div14|auto_generated|divider|divider|StageOut[25]~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div14|auto_generated|divider|divider|StageOut[25]~44_combout\,
	datab => \Div14|auto_generated|divider|divider|StageOut[25]~45_combout\,
	datad => VCC,
	cout => \Div14|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\);

-- Location: LCCOMB_X31_Y19_N8
\Div14|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div14|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\ = CARRY((!\Div14|auto_generated|divider|divider|StageOut[26]~42_combout\ & (!\Div14|auto_generated|divider|divider|StageOut[26]~43_combout\ & 
-- !\Div14|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div14|auto_generated|divider|divider|StageOut[26]~42_combout\,
	datab => \Div14|auto_generated|divider|divider|StageOut[26]~43_combout\,
	datad => VCC,
	cin => \Div14|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\,
	cout => \Div14|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\);

-- Location: LCCOMB_X31_Y19_N10
\Div14|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div14|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\ = CARRY((!\Div14|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\ & ((\Div14|auto_generated|divider|divider|StageOut[27]~41_combout\) # 
-- (\Div14|auto_generated|divider|divider|StageOut[27]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div14|auto_generated|divider|divider|StageOut[27]~41_combout\,
	datab => \Div14|auto_generated|divider|divider|StageOut[27]~49_combout\,
	datad => VCC,
	cin => \Div14|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\,
	cout => \Div14|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\);

-- Location: LCCOMB_X31_Y19_N12
\Div14|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div14|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\Div14|auto_generated|divider|divider|StageOut[28]~46_combout\ & (!\Div14|auto_generated|divider|divider|StageOut[28]~40_combout\ & 
-- !\Div14|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div14|auto_generated|divider|divider|StageOut[28]~46_combout\,
	datab => \Div14|auto_generated|divider|divider|StageOut[28]~40_combout\,
	datad => VCC,
	cin => \Div14|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\,
	cout => \Div14|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X31_Y19_N14
\Div14|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div14|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \Div14|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div14|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \Div14|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X30_Y19_N18
\lapms22[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- lapms22(0) = (GLOBAL(\lapsec22[0]~0clkctrl_outclk\) & ((!\Div14|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))) # (!GLOBAL(\lapsec22[0]~0clkctrl_outclk\) & (lapms22(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => lapms22(0),
	datac => \Div14|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \lapsec22[0]~0clkctrl_outclk\,
	combout => lapms22(0));

-- Location: LCCOMB_X31_Y20_N30
\Div18|auto_generated|divider|divider|StageOut[28]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div18|auto_generated|divider|divider|StageOut[28]~40_combout\ = (\Div18|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Div18|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div18|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Div18|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div18|auto_generated|divider|divider|StageOut[28]~40_combout\);

-- Location: LCCOMB_X30_Y19_N0
\Div18|auto_generated|divider|divider|StageOut[27]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div18|auto_generated|divider|divider|StageOut[27]~49_combout\ = (\Div18|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Div18|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (stms(3))) # 
-- (!\Div18|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div18|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stms(3),
	datab => \Div18|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Div18|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Div18|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div18|auto_generated|divider|divider|StageOut[27]~49_combout\);

-- Location: LCCOMB_X30_Y19_N20
\Div18|auto_generated|divider|divider|StageOut[26]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div18|auto_generated|divider|divider|StageOut[26]~43_combout\ = (\Div18|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\Div18|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div18|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \Div18|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div18|auto_generated|divider|divider|StageOut[26]~43_combout\);

-- Location: LCCOMB_X30_Y19_N24
\Div18|auto_generated|divider|divider|StageOut[25]~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div18|auto_generated|divider|divider|StageOut[25]~45_combout\ = (stms(1) & !\Div18|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => stms(1),
	datad => \Div18|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div18|auto_generated|divider|divider|StageOut[25]~45_combout\);

-- Location: LCCOMB_X30_Y19_N4
\Div18|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div18|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\ = CARRY((\Div18|auto_generated|divider|divider|StageOut[25]~44_combout\) # (\Div18|auto_generated|divider|divider|StageOut[25]~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div18|auto_generated|divider|divider|StageOut[25]~44_combout\,
	datab => \Div18|auto_generated|divider|divider|StageOut[25]~45_combout\,
	datad => VCC,
	cout => \Div18|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\);

-- Location: LCCOMB_X30_Y19_N6
\Div18|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div18|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\ = CARRY((!\Div18|auto_generated|divider|divider|StageOut[26]~42_combout\ & (!\Div18|auto_generated|divider|divider|StageOut[26]~43_combout\ & 
-- !\Div18|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div18|auto_generated|divider|divider|StageOut[26]~42_combout\,
	datab => \Div18|auto_generated|divider|divider|StageOut[26]~43_combout\,
	datad => VCC,
	cin => \Div18|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\,
	cout => \Div18|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\);

-- Location: LCCOMB_X30_Y19_N8
\Div18|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div18|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\ = CARRY((!\Div18|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\ & ((\Div18|auto_generated|divider|divider|StageOut[27]~41_combout\) # 
-- (\Div18|auto_generated|divider|divider|StageOut[27]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div18|auto_generated|divider|divider|StageOut[27]~41_combout\,
	datab => \Div18|auto_generated|divider|divider|StageOut[27]~49_combout\,
	datad => VCC,
	cin => \Div18|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\,
	cout => \Div18|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\);

-- Location: LCCOMB_X30_Y19_N10
\Div18|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div18|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\Div18|auto_generated|divider|divider|StageOut[28]~46_combout\ & (!\Div18|auto_generated|divider|divider|StageOut[28]~40_combout\ & 
-- !\Div18|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div18|auto_generated|divider|divider|StageOut[28]~46_combout\,
	datab => \Div18|auto_generated|divider|divider|StageOut[28]~40_combout\,
	datad => VCC,
	cin => \Div18|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\,
	cout => \Div18|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X30_Y19_N12
\Div18|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div18|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \Div18|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div18|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \Div18|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X30_Y19_N28
\stms2[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- stms2(0) = (GLOBAL(\stsec2[0]~5clkctrl_outclk\) & ((!\Div18|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))) # (!GLOBAL(\stsec2[0]~5clkctrl_outclk\) & (stms2(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => stms2(0),
	datac => \stsec2[0]~5clkctrl_outclk\,
	datad => \Div18|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => stms2(0));

-- Location: LCCOMB_X30_Y19_N16
\nFND2[0]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND2[0]~2_combout\ = (\stsec2[0]~4_combout\ & (((!\nFND4[2]~0_combout\ & stms2(0))))) # (!\stsec2[0]~4_combout\ & ((lapms22(0)) # ((\nFND4[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stsec2[0]~4_combout\,
	datab => lapms22(0),
	datac => \nFND4[2]~0_combout\,
	datad => stms2(0),
	combout => \nFND2[0]~2_combout\);

-- Location: LCCOMB_X26_Y21_N20
\Div12|auto_generated|divider|divider|StageOut[28]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|StageOut[28]~46_combout\ = (\Div12|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Div12|auto_generated|divider|divider|StageOut[22]~48_combout\) # 
-- ((!\Div12|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div12|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div12|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Div12|auto_generated|divider|divider|StageOut[22]~48_combout\,
	datac => \Div12|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Div12|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div12|auto_generated|divider|divider|StageOut[28]~46_combout\);

-- Location: LCCOMB_X27_Y21_N28
\Div12|auto_generated|divider|divider|StageOut[27]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|StageOut[27]~41_combout\ = (!\Div12|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Div12|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div12|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div12|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \Div12|auto_generated|divider|divider|StageOut[27]~41_combout\);

-- Location: LCCOMB_X26_Y21_N24
\Div12|auto_generated|divider|divider|StageOut[26]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|StageOut[26]~43_combout\ = (\Div12|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\Div12|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div12|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \Div12|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div12|auto_generated|divider|divider|StageOut[26]~43_combout\);

-- Location: LCCOMB_X26_Y21_N18
\Div12|auto_generated|divider|divider|StageOut[25]~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|StageOut[25]~45_combout\ = (lapms1(1) & !\Div12|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => lapms1(1),
	datad => \Div12|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div12|auto_generated|divider|divider|StageOut[25]~45_combout\);

-- Location: LCCOMB_X26_Y21_N8
\Div12|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\ = CARRY((\Div12|auto_generated|divider|divider|StageOut[25]~44_combout\) # (\Div12|auto_generated|divider|divider|StageOut[25]~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div12|auto_generated|divider|divider|StageOut[25]~44_combout\,
	datab => \Div12|auto_generated|divider|divider|StageOut[25]~45_combout\,
	datad => VCC,
	cout => \Div12|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\);

-- Location: LCCOMB_X26_Y21_N10
\Div12|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\ = CARRY((!\Div12|auto_generated|divider|divider|StageOut[26]~42_combout\ & (!\Div12|auto_generated|divider|divider|StageOut[26]~43_combout\ & 
-- !\Div12|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div12|auto_generated|divider|divider|StageOut[26]~42_combout\,
	datab => \Div12|auto_generated|divider|divider|StageOut[26]~43_combout\,
	datad => VCC,
	cin => \Div12|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\,
	cout => \Div12|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\);

-- Location: LCCOMB_X26_Y21_N12
\Div12|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\ = CARRY((!\Div12|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\ & ((\Div12|auto_generated|divider|divider|StageOut[27]~49_combout\) # 
-- (\Div12|auto_generated|divider|divider|StageOut[27]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div12|auto_generated|divider|divider|StageOut[27]~49_combout\,
	datab => \Div12|auto_generated|divider|divider|StageOut[27]~41_combout\,
	datad => VCC,
	cin => \Div12|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\,
	cout => \Div12|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\);

-- Location: LCCOMB_X26_Y21_N14
\Div12|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\Div12|auto_generated|divider|divider|StageOut[28]~40_combout\ & (!\Div12|auto_generated|divider|divider|StageOut[28]~46_combout\ & 
-- !\Div12|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div12|auto_generated|divider|divider|StageOut[28]~40_combout\,
	datab => \Div12|auto_generated|divider|divider|StageOut[28]~46_combout\,
	datad => VCC,
	cin => \Div12|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\,
	cout => \Div12|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X26_Y21_N16
\Div12|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \Div12|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div12|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \Div12|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X26_Y21_N28
\lapms12[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- lapms12(0) = (GLOBAL(\lapsec12[0]~0clkctrl_outclk\) & (!\Div12|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)) # (!GLOBAL(\lapsec12[0]~0clkctrl_outclk\) & ((lapms12(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div12|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => lapms12(0),
	datad => \lapsec12[0]~0clkctrl_outclk\,
	combout => lapms12(0));

-- Location: LCCOMB_X27_Y19_N0
\nFND2[0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND2[0]~3_combout\ = (\nFND4[2]~0_combout\ & ((\nFND2[0]~2_combout\ & ((lapms12(0)))) # (!\nFND2[0]~2_combout\ & (lapms32(0))))) # (!\nFND4[2]~0_combout\ & (((\nFND2[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nFND4[2]~0_combout\,
	datab => lapms32(0),
	datac => \nFND2[0]~2_combout\,
	datad => lapms12(0),
	combout => \nFND2[0]~3_combout\);

-- Location: LCCOMB_X16_Y20_N10
\nFND2[0]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND2[0]~4_combout\ = (\nFND4[2]~1_combout\ & (((\nFND2[0]~3_combout\) # (!\nFND4[2]~2_combout\)))) # (!\nFND4[2]~1_combout\ & (almin2(0) & ((\nFND4[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => almin2(0),
	datab => \nFND4[2]~1_combout\,
	datac => \nFND2[0]~3_combout\,
	datad => \nFND4[2]~2_combout\,
	combout => \nFND2[0]~4_combout\);

-- Location: LCCOMB_X12_Y24_N20
\nFND2[0]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND2[0]~5_combout\ = (\nFND4[2]~2_combout\ & (((\nFND2[0]~4_combout\)))) # (!\nFND4[2]~2_combout\ & ((\nFND2[0]~4_combout\ & ((\nFND2[0]~1_combout\))) # (!\nFND2[0]~4_combout\ & (\nFND2[0]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nFND2[0]~29_combout\,
	datab => \nFND2[0]~1_combout\,
	datac => \nFND4[2]~2_combout\,
	datad => \nFND2[0]~4_combout\,
	combout => \nFND2[0]~5_combout\);

-- Location: LCCOMB_X12_Y24_N4
\nFND2[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- nFND2(0) = (GLOBAL(\nFND4[0]~12clkctrl_outclk\) & ((\nFND2[0]~5_combout\))) # (!GLOBAL(\nFND4[0]~12clkctrl_outclk\) & (nFND2(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => nFND2(0),
	datac => \nFND4[0]~12clkctrl_outclk\,
	datad => \nFND2[0]~5_combout\,
	combout => nFND2(0));

-- Location: LCCOMB_X23_Y22_N10
\lapmin12[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- lapmin12(2) = (GLOBAL(\laphor12[0]~0clkctrl_outclk\) & (!\Div20|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)) # (!GLOBAL(\laphor12[0]~0clkctrl_outclk\) & ((lapmin12(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div20|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \laphor12[0]~0clkctrl_outclk\,
	datad => lapmin12(2),
	combout => lapmin12(2));

-- Location: LCCOMB_X19_Y24_N2
\stmin2[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- stmin2(2) = (GLOBAL(\stmin1[3]~0clkctrl_outclk\) & (!\Div26|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)) # (!GLOBAL(\stmin1[3]~0clkctrl_outclk\) & ((stmin2(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div26|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \stmin1[3]~0clkctrl_outclk\,
	datad => stmin2(2),
	combout => stmin2(2));

-- Location: LCCOMB_X22_Y24_N10
\lapmin32[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- lapmin32(2) = (GLOBAL(\lapmin32[0]~0clkctrl_outclk\) & ((!\Div24|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))) # (!GLOBAL(\lapmin32[0]~0clkctrl_outclk\) & (lapmin32(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapmin32(2),
	datab => \Div24|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \lapmin32[0]~0clkctrl_outclk\,
	combout => lapmin32(2));

-- Location: LCCOMB_X19_Y24_N4
\nFND2[2]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND2[2]~14_combout\ = (\stsec2[0]~4_combout\ & ((\nFND4[2]~0_combout\ & ((lapmin32(2)))) # (!\nFND4[2]~0_combout\ & (stmin2(2))))) # (!\stsec2[0]~4_combout\ & (((\nFND4[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stsec2[0]~4_combout\,
	datab => stmin2(2),
	datac => lapmin32(2),
	datad => \nFND4[2]~0_combout\,
	combout => \nFND2[2]~14_combout\);

-- Location: LCCOMB_X20_Y22_N8
\nFND2[2]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND2[2]~15_combout\ = (\stsec2[0]~4_combout\ & (((\nFND2[2]~14_combout\)))) # (!\stsec2[0]~4_combout\ & ((\nFND2[2]~14_combout\ & ((lapmin12(2)))) # (!\nFND2[2]~14_combout\ & (lapmin22(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapmin22(2),
	datab => \stsec2[0]~4_combout\,
	datac => lapmin12(2),
	datad => \nFND2[2]~14_combout\,
	combout => \nFND2[2]~15_combout\);

-- Location: LCCOMB_X11_Y23_N28
\ms2[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- ms2(2) = (GLOBAL(\process_2~4clkctrl_outclk\) & (!\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)) # (!GLOBAL(\process_2~4clkctrl_outclk\) & ((ms2(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => ms2(2),
	datad => \process_2~4clkctrl_outclk\,
	combout => ms2(2));

-- Location: LCCOMB_X10_Y24_N10
\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X14_Y22_N6
\min2[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- min2(2) = (GLOBAL(\hor2[0]~4clkctrl_outclk\) & ((!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))) # (!GLOBAL(\hor2[0]~4clkctrl_outclk\) & (min2(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => min2(2),
	datab => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \hor2[0]~4clkctrl_outclk\,
	combout => min2(2));

-- Location: LCCOMB_X14_Y22_N8
\nFND2[2]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND2[2]~16_combout\ = (nMODE(0) & ((ms2(2)) # ((!\nFND4[2]~11_combout\)))) # (!nMODE(0) & (((\nFND4[2]~11_combout\ & min2(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nMODE(0),
	datab => ms2(2),
	datac => \nFND4[2]~11_combout\,
	datad => min2(2),
	combout => \nFND2[2]~16_combout\);

-- Location: LCCOMB_X22_Y14_N4
\year2[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- year2(2) = (GLOBAL(\process_2~3clkctrl_outclk\) & (!\Div9|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)) # (!GLOBAL(\process_2~3clkctrl_outclk\) & ((year2(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => year2(2),
	datad => \process_2~3clkctrl_outclk\,
	combout => year2(2));

-- Location: LCCOMB_X14_Y22_N26
\nFND2[2]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND2[2]~17_combout\ = (\nFND2[2]~16_combout\ & ((year2(2)) # (!nMODE(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nMODE(1),
	datac => \nFND2[2]~16_combout\,
	datad => year2(2),
	combout => \nFND2[2]~17_combout\);

-- Location: LCCOMB_X12_Y20_N0
\almin2[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- almin2(2) = (GLOBAL(\process_2~1clkctrl_outclk\) & (!\Div10|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)) # (!GLOBAL(\process_2~1clkctrl_outclk\) & ((almin2(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div10|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => almin2(2),
	datad => \process_2~1clkctrl_outclk\,
	combout => almin2(2));

-- Location: LCCOMB_X14_Y22_N4
\nFND2[2]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND2[2]~18_combout\ = (\nFND4[2]~1_combout\ & (\nFND4[2]~2_combout\)) # (!\nFND4[2]~1_combout\ & ((\nFND4[2]~2_combout\ & ((almin2(2)))) # (!\nFND4[2]~2_combout\ & (\nFND2[2]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nFND4[2]~1_combout\,
	datab => \nFND4[2]~2_combout\,
	datac => \nFND2[2]~17_combout\,
	datad => almin2(2),
	combout => \nFND2[2]~18_combout\);

-- Location: LCCOMB_X14_Y22_N10
\nFND2[2]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND2[2]~21_combout\ = (\nFND2[2]~18_combout\ & ((\nFND2[2]~20_combout\) # ((!\nFND4[2]~1_combout\)))) # (!\nFND2[2]~18_combout\ & (((\nFND2[2]~15_combout\ & \nFND4[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nFND2[2]~20_combout\,
	datab => \nFND2[2]~15_combout\,
	datac => \nFND2[2]~18_combout\,
	datad => \nFND4[2]~1_combout\,
	combout => \nFND2[2]~21_combout\);

-- Location: LCCOMB_X14_Y22_N28
\nFND2[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- nFND2(2) = (GLOBAL(\nFND4[0]~12clkctrl_outclk\) & ((\nFND2[2]~21_combout\))) # (!GLOBAL(\nFND4[0]~12clkctrl_outclk\) & (nFND2(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => nFND2(2),
	datac => \nFND4[0]~12clkctrl_outclk\,
	datad => \nFND2[2]~21_combout\,
	combout => nFND2(2));

-- Location: LCCOMB_X22_Y28_N16
\Mux13~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mux13~0_combout\ = (nFND2(3) & (nFND2(1) & (!nFND2(0) & !nFND2(2)))) # (!nFND2(3) & (!nFND2(1) & (nFND2(0) $ (nFND2(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nFND2(3),
	datab => nFND2(1),
	datac => nFND2(0),
	datad => nFND2(2),
	combout => \Mux13~0_combout\);

-- Location: LCCOMB_X22_Y28_N10
\Mux12~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mux12~0_combout\ = (nFND2(3) & (nFND2(1) & (!nFND2(0) & !nFND2(2)))) # (!nFND2(3) & (nFND2(2) & (nFND2(1) $ (nFND2(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nFND2(3),
	datab => nFND2(1),
	datac => nFND2(0),
	datad => nFND2(2),
	combout => \Mux12~0_combout\);

-- Location: LCCOMB_X22_Y28_N12
\Mux11~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mux11~0_combout\ = (nFND2(1) & (!nFND2(0) & !nFND2(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => nFND2(1),
	datac => nFND2(0),
	datad => nFND2(2),
	combout => \Mux11~0_combout\);

-- Location: LCCOMB_X22_Y28_N22
\Mux10~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mux10~0_combout\ = (nFND2(2) & (!nFND2(3) & (nFND2(1) $ (!nFND2(0))))) # (!nFND2(2) & ((nFND2(1) & (nFND2(3) & !nFND2(0))) # (!nFND2(1) & ((nFND2(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nFND2(3),
	datab => nFND2(1),
	datac => nFND2(0),
	datad => nFND2(2),
	combout => \Mux10~0_combout\);

-- Location: LCCOMB_X22_Y28_N4
\Mux9~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mux9~0_combout\ = (nFND2(0)) # ((nFND2(3) & (nFND2(1) & !nFND2(2))) # (!nFND2(3) & (!nFND2(1) & nFND2(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nFND2(3),
	datab => nFND2(1),
	datac => nFND2(0),
	datad => nFND2(2),
	combout => \Mux9~0_combout\);

-- Location: LCCOMB_X22_Y28_N6
\Mux8~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mux8~0_combout\ = (!nFND2(2) & ((nFND2(0) & (!nFND2(3))) # (!nFND2(0) & ((nFND2(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nFND2(3),
	datab => nFND2(1),
	datac => nFND2(0),
	datad => nFND2(2),
	combout => \Mux8~0_combout\);

-- Location: LCCOMB_X22_Y28_N8
\Mux7~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mux7~0_combout\ = (nFND2(0) & ((nFND2(3)) # (nFND2(1) $ (nFND2(2))))) # (!nFND2(0) & ((nFND2(2)) # (nFND2(3) $ (nFND2(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nFND2(3),
	datab => nFND2(1),
	datac => nFND2(0),
	datad => nFND2(2),
	combout => \Mux7~0_combout\);

-- Location: FF_X21_Y23_N5
\lapsec2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mENTER~input_o\,
	asdata => stsec(3),
	sload => VCC,
	ena => \lapmin2[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => lapsec2(3));

-- Location: LCCOMB_X21_Y23_N22
\Mod18|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod18|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = !\Mod18|auto_generated|divider|divider|add_sub_4_result_int[3]~5\
-- \Mod18|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY(!\Mod18|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Mod18|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \Mod18|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \Mod18|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X21_Y23_N24
\Mod18|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod18|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Mod18|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod18|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \Mod18|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X21_Y23_N12
\Mod18|auto_generated|divider|divider|StageOut[32]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod18|auto_generated|divider|divider|StageOut[32]~26_combout\ = (\Mod18|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & !\Mod18|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod18|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datad => \Mod18|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod18|auto_generated|divider|divider|StageOut[32]~26_combout\);

-- Location: FF_X21_Y23_N13
\lapsec2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mENTER~input_o\,
	asdata => stsec(5),
	sload => VCC,
	ena => \lapmin2[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => lapsec2(5));

-- Location: LCCOMB_X20_Y23_N24
\Mod18|auto_generated|divider|divider|StageOut[31]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod18|auto_generated|divider|divider|StageOut[31]~27_combout\ = (lapsec2(5) & \Mod18|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => lapsec2(5),
	datad => \Mod18|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod18|auto_generated|divider|divider|StageOut[31]~27_combout\);

-- Location: FF_X21_Y23_N27
\lapsec2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mENTER~input_o\,
	asdata => stsec(4),
	sload => VCC,
	ena => \lapmin2[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => lapsec2(4));

-- Location: LCCOMB_X21_Y23_N28
\Mod18|auto_generated|divider|divider|StageOut[30]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod18|auto_generated|divider|divider|StageOut[30]~29_combout\ = (lapsec2(4) & \Mod18|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => lapsec2(4),
	datad => \Mod18|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod18|auto_generated|divider|divider|StageOut[30]~29_combout\);

-- Location: LCCOMB_X21_Y23_N10
\Mod18|auto_generated|divider|divider|StageOut[29]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod18|auto_generated|divider|divider|StageOut[29]~31_combout\ = (lapsec2(3) & \Mod18|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapsec2(3),
	datad => \Mod18|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod18|auto_generated|divider|divider|StageOut[29]~31_combout\);

-- Location: LCCOMB_X21_Y23_N0
\Mod18|auto_generated|divider|divider|StageOut[28]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod18|auto_generated|divider|divider|StageOut[28]~33_combout\ = (lapsec2(2) & \Mod18|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapsec2(2),
	datad => \Mod18|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod18|auto_generated|divider|divider|StageOut[28]~33_combout\);

-- Location: LCCOMB_X20_Y23_N16
\Mod18|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod18|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\Mod18|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (((\Mod18|auto_generated|divider|divider|StageOut[31]~28_combout\) # 
-- (\Mod18|auto_generated|divider|divider|StageOut[31]~27_combout\)))) # (!\Mod18|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\Mod18|auto_generated|divider|divider|StageOut[31]~28_combout\ & 
-- (!\Mod18|auto_generated|divider|divider|StageOut[31]~27_combout\)))
-- \Mod18|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\Mod18|auto_generated|divider|divider|StageOut[31]~28_combout\ & (!\Mod18|auto_generated|divider|divider|StageOut[31]~27_combout\ & 
-- !\Mod18|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod18|auto_generated|divider|divider|StageOut[31]~28_combout\,
	datab => \Mod18|auto_generated|divider|divider|StageOut[31]~27_combout\,
	datad => VCC,
	cin => \Mod18|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \Mod18|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \Mod18|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X20_Y23_N20
\Mod18|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod18|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\Mod18|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod18|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \Mod18|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X20_Y23_N0
\Mod18|auto_generated|divider|divider|StageOut[37]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod18|auto_generated|divider|divider|StageOut[37]~40_combout\ = (\Mod18|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Mod18|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod18|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \Mod18|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod18|auto_generated|divider|divider|StageOut[37]~40_combout\);

-- Location: LCCOMB_X19_Y23_N0
\Mod18|auto_generated|divider|divider|StageOut[40]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod18|auto_generated|divider|divider|StageOut[40]~46_combout\ = (!\Mod18|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Mod18|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- \Mod18|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod18|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Mod18|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod18|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	combout => \Mod18|auto_generated|divider|divider|StageOut[40]~46_combout\);

-- Location: LCCOMB_X20_Y23_N8
\Mod18|auto_generated|divider|divider|StageOut[39]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod18|auto_generated|divider|divider|StageOut[39]~38_combout\ = (\Mod18|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & !\Mod18|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod18|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datad => \Mod18|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod18|auto_generated|divider|divider|StageOut[39]~38_combout\);

-- Location: LCCOMB_X20_Y23_N28
\Mod18|auto_generated|divider|divider|StageOut[38]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod18|auto_generated|divider|divider|StageOut[38]~48_combout\ = (\Mod18|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod18|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((lapsec2(4)))) # 
-- (!\Mod18|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Mod18|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod18|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datab => \Mod18|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => lapsec2(4),
	datad => \Mod18|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod18|auto_generated|divider|divider|StageOut[38]~48_combout\);

-- Location: LCCOMB_X20_Y23_N22
\Mod18|auto_generated|divider|divider|StageOut[36]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod18|auto_generated|divider|divider|StageOut[36]~41_combout\ = (lapsec2(2) & \Mod18|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapsec2(2),
	datad => \Mod18|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod18|auto_generated|divider|divider|StageOut[36]~41_combout\);

-- Location: FF_X23_Y23_N11
\lapsec2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mENTER~input_o\,
	asdata => stsec(1),
	sload => VCC,
	ena => \lapmin2[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => lapsec2(1));

-- Location: LCCOMB_X19_Y23_N8
\Mod18|auto_generated|divider|divider|StageOut[35]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod18|auto_generated|divider|divider|StageOut[35]~35_combout\ = (\Mod18|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & lapsec2(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod18|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => lapsec2(1),
	combout => \Mod18|auto_generated|divider|divider|StageOut[35]~35_combout\);

-- Location: LCCOMB_X19_Y23_N12
\Mod18|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod18|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Mod18|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Mod18|auto_generated|divider|divider|StageOut[36]~42_combout\) # 
-- (\Mod18|auto_generated|divider|divider|StageOut[36]~41_combout\)))) # (!\Mod18|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Mod18|auto_generated|divider|divider|StageOut[36]~42_combout\ & 
-- (!\Mod18|auto_generated|divider|divider|StageOut[36]~41_combout\)))
-- \Mod18|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Mod18|auto_generated|divider|divider|StageOut[36]~42_combout\ & (!\Mod18|auto_generated|divider|divider|StageOut[36]~41_combout\ & 
-- !\Mod18|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod18|auto_generated|divider|divider|StageOut[36]~42_combout\,
	datab => \Mod18|auto_generated|divider|divider|StageOut[36]~41_combout\,
	datad => VCC,
	cin => \Mod18|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Mod18|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Mod18|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X19_Y23_N14
\Mod18|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod18|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Mod18|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Mod18|auto_generated|divider|divider|StageOut[37]~49_combout\) # 
-- (\Mod18|auto_generated|divider|divider|StageOut[37]~40_combout\)))) # (!\Mod18|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Mod18|auto_generated|divider|divider|StageOut[37]~49_combout\) # 
-- (\Mod18|auto_generated|divider|divider|StageOut[37]~40_combout\)))))
-- \Mod18|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Mod18|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Mod18|auto_generated|divider|divider|StageOut[37]~49_combout\) # 
-- (\Mod18|auto_generated|divider|divider|StageOut[37]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod18|auto_generated|divider|divider|StageOut[37]~49_combout\,
	datab => \Mod18|auto_generated|divider|divider|StageOut[37]~40_combout\,
	datad => VCC,
	cin => \Mod18|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Mod18|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Mod18|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X19_Y23_N16
\Mod18|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod18|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\Mod18|auto_generated|divider|divider|StageOut[38]~39_combout\ & (!\Mod18|auto_generated|divider|divider|StageOut[38]~48_combout\ & 
-- !\Mod18|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod18|auto_generated|divider|divider|StageOut[38]~39_combout\,
	datab => \Mod18|auto_generated|divider|divider|StageOut[38]~48_combout\,
	datad => VCC,
	cin => \Mod18|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \Mod18|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X19_Y23_N18
\Mod18|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod18|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\ = CARRY((\Mod18|auto_generated|divider|divider|StageOut[39]~47_combout\) # ((\Mod18|auto_generated|divider|divider|StageOut[39]~38_combout\) # 
-- (!\Mod18|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod18|auto_generated|divider|divider|StageOut[39]~47_combout\,
	datab => \Mod18|auto_generated|divider|divider|StageOut[39]~38_combout\,
	datad => VCC,
	cin => \Mod18|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	cout => \Mod18|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\);

-- Location: LCCOMB_X19_Y23_N20
\Mod18|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod18|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\ = CARRY((!\Mod18|auto_generated|divider|divider|StageOut[40]~37_combout\ & (!\Mod18|auto_generated|divider|divider|StageOut[40]~46_combout\ & 
-- !\Mod18|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod18|auto_generated|divider|divider|StageOut[40]~37_combout\,
	datab => \Mod18|auto_generated|divider|divider|StageOut[40]~46_combout\,
	datad => VCC,
	cin => \Mod18|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\,
	cout => \Mod18|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\);

-- Location: LCCOMB_X19_Y23_N22
\Mod18|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod18|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \Mod18|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod18|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\,
	combout => \Mod18|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X19_Y23_N4
\Mod18|auto_generated|divider|divider|StageOut[45]~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod18|auto_generated|divider|divider|StageOut[45]~45_combout\ = (\Mod18|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod18|auto_generated|divider|divider|StageOut[37]~49_combout\) # 
-- ((\Mod18|auto_generated|divider|divider|StageOut[37]~40_combout\)))) # (!\Mod18|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (((\Mod18|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod18|auto_generated|divider|divider|StageOut[37]~49_combout\,
	datab => \Mod18|auto_generated|divider|divider|StageOut[37]~40_combout\,
	datac => \Mod18|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod18|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \Mod18|auto_generated|divider|divider|StageOut[45]~45_combout\);

-- Location: LCCOMB_X19_Y23_N6
\lapsec21[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- lapsec21(3) = (GLOBAL(\lapsec22[0]~0clkctrl_outclk\) & ((\Mod18|auto_generated|divider|divider|StageOut[45]~45_combout\))) # (!GLOBAL(\lapsec22[0]~0clkctrl_outclk\) & (lapsec21(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapsec21(3),
	datac => \Mod18|auto_generated|divider|divider|StageOut[45]~45_combout\,
	datad => \lapsec22[0]~0clkctrl_outclk\,
	combout => lapsec21(3));

-- Location: LCCOMB_X23_Y15_N14
\stsec1[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- stsec1(3) = (GLOBAL(\stsec2[0]~5clkctrl_outclk\) & (\Mod22|auto_generated|divider|divider|StageOut[33]~41_combout\)) # (!GLOBAL(\stsec2[0]~5clkctrl_outclk\) & ((stsec1(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod22|auto_generated|divider|divider|StageOut[33]~41_combout\,
	datac => stsec1(3),
	datad => \stsec2[0]~5clkctrl_outclk\,
	combout => stsec1(3));

-- Location: LCCOMB_X21_Y21_N14
\nFND3[3]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND3[3]~27_combout\ = (\nFND4[2]~0_combout\ & (((!\stsec2[0]~4_combout\)))) # (!\nFND4[2]~0_combout\ & ((\stsec2[0]~4_combout\ & ((stsec1(3)))) # (!\stsec2[0]~4_combout\ & (lapsec21(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nFND4[2]~0_combout\,
	datab => lapsec21(3),
	datac => stsec1(3),
	datad => \stsec2[0]~4_combout\,
	combout => \nFND3[3]~27_combout\);

-- Location: FF_X21_Y19_N21
\lapsec3[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mENTER~input_o\,
	asdata => stsec(5),
	sload => VCC,
	ena => \lapmin3[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => lapsec3(5));

-- Location: FF_X21_Y19_N1
\lapsec3[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mENTER~input_o\,
	asdata => stsec(3),
	sload => VCC,
	ena => \lapmin3[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => lapsec3(3));

-- Location: LCCOMB_X21_Y19_N24
\Mod20|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod20|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (lapsec3(4) & (\Mod20|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & VCC)) # (!lapsec3(4) & (!\Mod20|auto_generated|divider|divider|add_sub_4_result_int[1]~1\))
-- \Mod20|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!lapsec3(4) & !\Mod20|auto_generated|divider|divider|add_sub_4_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => lapsec3(4),
	datad => VCC,
	cin => \Mod20|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Mod20|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Mod20|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X21_Y19_N28
\Mod20|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod20|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = !\Mod20|auto_generated|divider|divider|add_sub_4_result_int[3]~5\
-- \Mod20|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY(!\Mod20|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Mod20|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \Mod20|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \Mod20|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X21_Y19_N18
\Mod20|auto_generated|divider|divider|StageOut[32]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod20|auto_generated|divider|divider|StageOut[32]~26_combout\ = (!\Mod20|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod20|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod20|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod20|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	combout => \Mod20|auto_generated|divider|divider|StageOut[32]~26_combout\);

-- Location: LCCOMB_X21_Y19_N30
\Mod20|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod20|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Mod20|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod20|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \Mod20|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X21_Y19_N10
\Mod20|auto_generated|divider|divider|StageOut[31]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod20|auto_generated|divider|divider|StageOut[31]~27_combout\ = (lapsec3(5) & \Mod20|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => lapsec3(5),
	datad => \Mod20|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod20|auto_generated|divider|divider|StageOut[31]~27_combout\);

-- Location: LCCOMB_X21_Y19_N0
\Mod20|auto_generated|divider|divider|StageOut[30]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod20|auto_generated|divider|divider|StageOut[30]~30_combout\ = (!\Mod20|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod20|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod20|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Mod20|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \Mod20|auto_generated|divider|divider|StageOut[30]~30_combout\);

-- Location: LCCOMB_X21_Y19_N12
\Mod20|auto_generated|divider|divider|StageOut[29]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod20|auto_generated|divider|divider|StageOut[29]~31_combout\ = (\Mod20|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & lapsec3(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod20|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => lapsec3(3),
	combout => \Mod20|auto_generated|divider|divider|StageOut[29]~31_combout\);

-- Location: LCCOMB_X22_Y19_N30
\stsec~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stsec~5_combout\ = (\Add2~4_combout\ & (((!\Equal16~0_combout\) # (!stsec(1))) # (!stsec(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stsec(0),
	datab => stsec(1),
	datac => \Equal16~0_combout\,
	datad => \Add2~4_combout\,
	combout => \stsec~5_combout\);

-- Location: FF_X22_Y19_N31
\stsec[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \stsec~5_combout\,
	clrn => \ALT_INV_stflag~q\,
	ena => \stsec[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => stsec(2));

-- Location: FF_X20_Y19_N27
\lapsec3[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mENTER~input_o\,
	asdata => stsec(2),
	sload => VCC,
	ena => \lapmin3[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => lapsec3(2));

-- Location: LCCOMB_X20_Y19_N24
\Mod20|auto_generated|divider|divider|StageOut[28]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod20|auto_generated|divider|divider|StageOut[28]~33_combout\ = (lapsec3(2) & \Mod20|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => lapsec3(2),
	datad => \Mod20|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod20|auto_generated|divider|divider|StageOut[28]~33_combout\);

-- Location: LCCOMB_X20_Y19_N0
\Mod20|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod20|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Mod20|auto_generated|divider|divider|StageOut[28]~34_combout\) # (\Mod20|auto_generated|divider|divider|StageOut[28]~33_combout\)))
-- \Mod20|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Mod20|auto_generated|divider|divider|StageOut[28]~34_combout\) # (\Mod20|auto_generated|divider|divider|StageOut[28]~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod20|auto_generated|divider|divider|StageOut[28]~34_combout\,
	datab => \Mod20|auto_generated|divider|divider|StageOut[28]~33_combout\,
	datad => VCC,
	combout => \Mod20|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Mod20|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X20_Y19_N2
\Mod20|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod20|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Mod20|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Mod20|auto_generated|divider|divider|StageOut[29]~32_combout\) # 
-- (\Mod20|auto_generated|divider|divider|StageOut[29]~31_combout\)))) # (!\Mod20|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Mod20|auto_generated|divider|divider|StageOut[29]~32_combout\ & 
-- (!\Mod20|auto_generated|divider|divider|StageOut[29]~31_combout\)))
-- \Mod20|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Mod20|auto_generated|divider|divider|StageOut[29]~32_combout\ & (!\Mod20|auto_generated|divider|divider|StageOut[29]~31_combout\ & 
-- !\Mod20|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod20|auto_generated|divider|divider|StageOut[29]~32_combout\,
	datab => \Mod20|auto_generated|divider|divider|StageOut[29]~31_combout\,
	datad => VCC,
	cin => \Mod20|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Mod20|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Mod20|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X20_Y19_N4
\Mod20|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod20|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Mod20|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Mod20|auto_generated|divider|divider|StageOut[30]~29_combout\) # 
-- (\Mod20|auto_generated|divider|divider|StageOut[30]~30_combout\)))) # (!\Mod20|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Mod20|auto_generated|divider|divider|StageOut[30]~29_combout\) # 
-- (\Mod20|auto_generated|divider|divider|StageOut[30]~30_combout\)))))
-- \Mod20|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Mod20|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Mod20|auto_generated|divider|divider|StageOut[30]~29_combout\) # 
-- (\Mod20|auto_generated|divider|divider|StageOut[30]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod20|auto_generated|divider|divider|StageOut[30]~29_combout\,
	datab => \Mod20|auto_generated|divider|divider|StageOut[30]~30_combout\,
	datad => VCC,
	cin => \Mod20|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Mod20|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Mod20|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X20_Y19_N10
\Mod20|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod20|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\Mod20|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod20|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \Mod20|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X19_Y19_N14
\Mod20|auto_generated|divider|divider|StageOut[37]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod20|auto_generated|divider|divider|StageOut[37]~40_combout\ = (!\Mod20|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod20|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod20|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod20|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \Mod20|auto_generated|divider|divider|StageOut[37]~40_combout\);

-- Location: LCCOMB_X20_Y19_N14
\Mod20|auto_generated|divider|divider|StageOut[36]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod20|auto_generated|divider|divider|StageOut[36]~42_combout\ = (\Mod20|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\Mod20|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod20|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \Mod20|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod20|auto_generated|divider|divider|StageOut[36]~42_combout\);

-- Location: FF_X22_Y23_N21
\lapsec3[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mENTER~input_o\,
	asdata => stsec(1),
	sload => VCC,
	ena => \lapmin3[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => lapsec3(1));

-- Location: LCCOMB_X19_Y19_N0
\Mod20|auto_generated|divider|divider|StageOut[35]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod20|auto_generated|divider|divider|StageOut[35]~35_combout\ = (lapsec3(1) & \Mod20|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => lapsec3(1),
	datac => \Mod20|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod20|auto_generated|divider|divider|StageOut[35]~35_combout\);

-- Location: LCCOMB_X19_Y19_N20
\Mod20|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod20|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Mod20|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Mod20|auto_generated|divider|divider|StageOut[37]~49_combout\) # 
-- (\Mod20|auto_generated|divider|divider|StageOut[37]~40_combout\)))) # (!\Mod20|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Mod20|auto_generated|divider|divider|StageOut[37]~49_combout\) # 
-- (\Mod20|auto_generated|divider|divider|StageOut[37]~40_combout\)))))
-- \Mod20|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Mod20|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Mod20|auto_generated|divider|divider|StageOut[37]~49_combout\) # 
-- (\Mod20|auto_generated|divider|divider|StageOut[37]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod20|auto_generated|divider|divider|StageOut[37]~49_combout\,
	datab => \Mod20|auto_generated|divider|divider|StageOut[37]~40_combout\,
	datad => VCC,
	cin => \Mod20|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Mod20|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Mod20|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X19_Y19_N8
\Mod20|auto_generated|divider|divider|StageOut[40]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod20|auto_generated|divider|divider|StageOut[40]~46_combout\ = (\Mod20|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & (!\Mod20|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \Mod20|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod20|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datab => \Mod20|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Mod20|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod20|auto_generated|divider|divider|StageOut[40]~46_combout\);

-- Location: LCCOMB_X20_Y19_N18
\Mod20|auto_generated|divider|divider|StageOut[39]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod20|auto_generated|divider|divider|StageOut[39]~38_combout\ = (\Mod20|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & !\Mod20|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod20|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datad => \Mod20|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod20|auto_generated|divider|divider|StageOut[39]~38_combout\);

-- Location: LCCOMB_X20_Y19_N28
\Mod20|auto_generated|divider|divider|StageOut[38]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod20|auto_generated|divider|divider|StageOut[38]~39_combout\ = (\Mod20|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Mod20|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod20|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Mod20|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod20|auto_generated|divider|divider|StageOut[38]~39_combout\);

-- Location: LCCOMB_X19_Y19_N22
\Mod20|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod20|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\Mod20|auto_generated|divider|divider|StageOut[38]~48_combout\ & (!\Mod20|auto_generated|divider|divider|StageOut[38]~39_combout\ & 
-- !\Mod20|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod20|auto_generated|divider|divider|StageOut[38]~48_combout\,
	datab => \Mod20|auto_generated|divider|divider|StageOut[38]~39_combout\,
	datad => VCC,
	cin => \Mod20|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \Mod20|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X19_Y19_N24
\Mod20|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod20|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\ = CARRY((\Mod20|auto_generated|divider|divider|StageOut[39]~47_combout\) # ((\Mod20|auto_generated|divider|divider|StageOut[39]~38_combout\) # 
-- (!\Mod20|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod20|auto_generated|divider|divider|StageOut[39]~47_combout\,
	datab => \Mod20|auto_generated|divider|divider|StageOut[39]~38_combout\,
	datad => VCC,
	cin => \Mod20|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	cout => \Mod20|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\);

-- Location: LCCOMB_X19_Y19_N26
\Mod20|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod20|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\ = CARRY((!\Mod20|auto_generated|divider|divider|StageOut[40]~37_combout\ & (!\Mod20|auto_generated|divider|divider|StageOut[40]~46_combout\ & 
-- !\Mod20|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod20|auto_generated|divider|divider|StageOut[40]~37_combout\,
	datab => \Mod20|auto_generated|divider|divider|StageOut[40]~46_combout\,
	datad => VCC,
	cin => \Mod20|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\,
	cout => \Mod20|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\);

-- Location: LCCOMB_X19_Y19_N28
\Mod20|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod20|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \Mod20|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod20|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\,
	combout => \Mod20|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X19_Y19_N30
\Mod20|auto_generated|divider|divider|StageOut[45]~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod20|auto_generated|divider|divider|StageOut[45]~45_combout\ = (\Mod20|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod20|auto_generated|divider|divider|StageOut[37]~49_combout\) # 
-- ((\Mod20|auto_generated|divider|divider|StageOut[37]~40_combout\)))) # (!\Mod20|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (((\Mod20|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod20|auto_generated|divider|divider|StageOut[37]~49_combout\,
	datab => \Mod20|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datac => \Mod20|auto_generated|divider|divider|StageOut[37]~40_combout\,
	datad => \Mod20|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod20|auto_generated|divider|divider|StageOut[45]~45_combout\);

-- Location: LCCOMB_X20_Y20_N12
\lapsec31[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- lapsec31(3) = (GLOBAL(\lapsec32[0]~4clkctrl_outclk\) & ((\Mod20|auto_generated|divider|divider|StageOut[45]~45_combout\))) # (!GLOBAL(\lapsec32[0]~4clkctrl_outclk\) & (lapsec31(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapsec31(3),
	datac => \Mod20|auto_generated|divider|divider|StageOut[45]~45_combout\,
	datad => \lapsec32[0]~4clkctrl_outclk\,
	combout => lapsec31(3));

-- Location: LCCOMB_X21_Y21_N16
\nFND3[3]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND3[3]~28_combout\ = (\nFND4[2]~0_combout\ & ((\nFND3[3]~27_combout\ & (lapsec11(3))) # (!\nFND3[3]~27_combout\ & ((lapsec31(3)))))) # (!\nFND4[2]~0_combout\ & (((\nFND3[3]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapsec11(3),
	datab => \nFND4[2]~0_combout\,
	datac => \nFND3[3]~27_combout\,
	datad => lapsec31(3),
	combout => \nFND3[3]~28_combout\);

-- Location: LCCOMB_X17_Y12_N14
\year3[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- year3(3) = (GLOBAL(\process_2~3clkctrl_outclk\) & (!\Div8|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)) # (!GLOBAL(\process_2~3clkctrl_outclk\) & ((year3(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datac => year3(3),
	datad => \process_2~3clkctrl_outclk\,
	combout => year3(3));

-- Location: LCCOMB_X11_Y15_N4
\nhor~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nhor~0_combout\ = (\sVALUE~input_o\ & (\sethor[4]~head_lut_combout\)) # (!\sVALUE~input_o\ & ((\hor[4]~head_lut_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sVALUE~input_o\,
	datac => \sethor[4]~head_lut_combout\,
	datad => \hor[4]~head_lut_combout\,
	combout => \nhor~0_combout\);

-- Location: LCCOMB_X10_Y19_N30
\nhor[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- nhor(4) = (\process_2~5_combout\ & ((\nhor~0_combout\))) # (!\process_2~5_combout\ & (nhor(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => nhor(4),
	datac => \process_2~5_combout\,
	datad => \nhor~0_combout\,
	combout => nhor(4));

-- Location: LCCOMB_X12_Y18_N4
\Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = nhor(2) $ (VCC)
-- \Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(nhor(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nhor(2),
	datad => VCC,
	combout => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X12_Y18_N10
\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X11_Y18_N18
\Mod5|auto_generated|divider|divider|StageOut[18]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[18]~2_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & nhor(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => nhor(4),
	combout => \Mod5|auto_generated|divider|divider|StageOut[18]~2_combout\);

-- Location: LCCOMB_X12_Y18_N12
\Mod5|auto_generated|divider|divider|StageOut[17]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[17]~4_combout\ = (nhor(3) & \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => nhor(3),
	datad => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[17]~4_combout\);

-- Location: LCCOMB_X12_Y18_N16
\Mod5|auto_generated|divider|divider|StageOut[16]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[16]~6_combout\ = (nhor(2) & \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nhor(2),
	datab => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[16]~6_combout\);

-- Location: LCCOMB_X10_Y17_N30
\nhor[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- nhor(1) = (\process_2~5_combout\ & (\nhor~2_combout\)) # (!\process_2~5_combout\ & ((nhor(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nhor~2_combout\,
	datac => nhor(1),
	datad => \process_2~5_combout\,
	combout => nhor(1));

-- Location: LCCOMB_X11_Y18_N24
\Mod5|auto_generated|divider|divider|StageOut[15]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[15]~0_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & nhor(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => nhor(1),
	combout => \Mod5|auto_generated|divider|divider|StageOut[15]~0_combout\);

-- Location: LCCOMB_X12_Y18_N22
\Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Mod5|auto_generated|divider|divider|StageOut[16]~7_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[16]~6_combout\)))) # (!\Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Mod5|auto_generated|divider|divider|StageOut[16]~7_combout\ & 
-- (!\Mod5|auto_generated|divider|divider|StageOut[16]~6_combout\)))
-- \Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Mod5|auto_generated|divider|divider|StageOut[16]~7_combout\ & (!\Mod5|auto_generated|divider|divider|StageOut[16]~6_combout\ & 
-- !\Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[16]~7_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[16]~6_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X12_Y18_N26
\Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\Mod5|auto_generated|divider|divider|StageOut[18]~3_combout\ & (!\Mod5|auto_generated|divider|divider|StageOut[18]~2_combout\ & 
-- !\Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[18]~3_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[18]~2_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X12_Y18_N28
\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X12_Y18_N14
\Mod5|auto_generated|divider|divider|StageOut[17]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[17]~5_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[17]~5_combout\);

-- Location: LCCOMB_X12_Y18_N18
\hor1[3]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \hor1[3]~10_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (((\Mod5|auto_generated|divider|divider|StageOut[17]~5_combout\) # (\Mod5|auto_generated|divider|divider|StageOut[17]~4_combout\)))) # 
-- (!\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datab => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Mod5|auto_generated|divider|divider|StageOut[17]~5_combout\,
	datad => \Mod5|auto_generated|divider|divider|StageOut[17]~4_combout\,
	combout => \hor1[3]~10_combout\);

-- Location: LCCOMB_X10_Y19_N20
\Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~2_combout\ = (nhor(4) & (!\Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~1\)) # (!nhor(4) & ((\Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~1\) # (GND)))
-- \Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~3\ = CARRY((!\Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~1\) # (!nhor(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => nhor(4),
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~1\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~2_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~3\);

-- Location: LCCOMB_X10_Y19_N22
\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~4_combout\ = \Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~3\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~3\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~4_combout\);

-- Location: LCCOMB_X10_Y19_N8
\Mod3|auto_generated|divider|divider|StageOut[18]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[18]~16_combout\ = (nhor(4) & \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => nhor(4),
	datad => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~4_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[18]~16_combout\);

-- Location: LCCOMB_X10_Y19_N16
\Mod3|auto_generated|divider|divider|StageOut[17]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[17]~18_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~4_combout\ & nhor(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~4_combout\,
	datad => nhor(3),
	combout => \Mod3|auto_generated|divider|divider|StageOut[17]~18_combout\);

-- Location: LCCOMB_X10_Y19_N14
\Mod3|auto_generated|divider|divider|StageOut[16]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[16]~20_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~4_combout\ & nhor(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~4_combout\,
	datad => nhor(2),
	combout => \Mod3|auto_generated|divider|divider|StageOut[16]~20_combout\);

-- Location: LCCOMB_X10_Y19_N0
\Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~0_combout\ = (((\Mod3|auto_generated|divider|divider|StageOut[16]~21_combout\) # (\Mod3|auto_generated|divider|divider|StageOut[16]~20_combout\)))
-- \Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~1\ = CARRY((\Mod3|auto_generated|divider|divider|StageOut[16]~21_combout\) # (\Mod3|auto_generated|divider|divider|StageOut[16]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[16]~21_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[16]~20_combout\,
	datad => VCC,
	combout => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~0_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~1\);

-- Location: LCCOMB_X10_Y19_N2
\Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~2_combout\ = (\Mod3|auto_generated|divider|divider|StageOut[17]~19_combout\ & (((!\Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~1\)))) # 
-- (!\Mod3|auto_generated|divider|divider|StageOut[17]~19_combout\ & ((\Mod3|auto_generated|divider|divider|StageOut[17]~18_combout\ & (!\Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~1\)) # 
-- (!\Mod3|auto_generated|divider|divider|StageOut[17]~18_combout\ & ((\Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~1\) # (GND)))))
-- \Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~3\ = CARRY(((!\Mod3|auto_generated|divider|divider|StageOut[17]~19_combout\ & !\Mod3|auto_generated|divider|divider|StageOut[17]~18_combout\)) # 
-- (!\Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[17]~19_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[17]~18_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~1\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~2_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~3\);

-- Location: LCCOMB_X10_Y19_N6
\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\ = !\Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~5\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\);

-- Location: LCCOMB_X10_Y19_N24
\Mod3|auto_generated|divider|divider|StageOut[24]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[24]~32_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\ & ((\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~4_combout\ & ((nhor(4)))) # 
-- (!\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~4_combout\ & (\Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~4_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~2_combout\,
	datad => nhor(4),
	combout => \Mod3|auto_generated|divider|divider|StageOut[24]~32_combout\);

-- Location: LCCOMB_X11_Y19_N4
\Mod3|auto_generated|divider|divider|StageOut[23]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[23]~25_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~2_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~2_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[23]~25_combout\);

-- Location: LCCOMB_X11_Y19_N0
\Mod3|auto_generated|divider|divider|StageOut[22]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[22]~27_combout\ = (!\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\ & \Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~0_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[22]~27_combout\);

-- Location: LCCOMB_X11_Y19_N8
\Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = (((\Mod3|auto_generated|divider|divider|StageOut[22]~26_combout\) # (\Mod3|auto_generated|divider|divider|StageOut[22]~27_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY((\Mod3|auto_generated|divider|divider|StageOut[22]~26_combout\) # (\Mod3|auto_generated|divider|divider|StageOut[22]~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[22]~26_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[22]~27_combout\,
	datad => VCC,
	combout => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X11_Y19_N10
\Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & (((\Mod3|auto_generated|divider|divider|StageOut[23]~33_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[23]~25_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & (!\Mod3|auto_generated|divider|divider|StageOut[23]~33_combout\ & 
-- (!\Mod3|auto_generated|divider|divider|StageOut[23]~25_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\Mod3|auto_generated|divider|divider|StageOut[23]~33_combout\ & (!\Mod3|auto_generated|divider|divider|StageOut[23]~25_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[23]~33_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[23]~25_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X11_Y19_N14
\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X11_Y19_N16
\Mod2|auto_generated|divider|divider|StageOut[17]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[17]~25_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod3|auto_generated|divider|divider|StageOut[23]~33_combout\) # 
-- ((!\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\ & \Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[23]~33_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~2_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[17]~25_combout\);

-- Location: LCCOMB_X11_Y19_N28
\Mod2|auto_generated|divider|divider|StageOut[17]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[17]~21_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[17]~21_combout\);

-- Location: LCCOMB_X15_Y20_N28
\hor1[3]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \hor1[3]~11_combout\ = (\hor1[1]~4_combout\ & (\hor1[3]~10_combout\)) # (!\hor1[1]~4_combout\ & (((\Mod2|auto_generated|divider|divider|StageOut[17]~25_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[17]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hor1[1]~4_combout\,
	datab => \hor1[3]~10_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[17]~25_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[17]~21_combout\,
	combout => \hor1[3]~11_combout\);

-- Location: LCCOMB_X11_Y19_N18
\Mod2|auto_generated|divider|divider|StageOut[18]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[18]~20_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[18]~20_combout\);

-- Location: LCCOMB_X11_Y19_N24
\Mod2|auto_generated|divider|divider|StageOut[16]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[16]~26_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\ & (nhor(2))) # 
-- (!\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\ & ((\Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nhor(2),
	datab => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~0_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[16]~26_combout\);

-- Location: LCCOMB_X11_Y18_N16
\Mod3|auto_generated|divider|divider|StageOut[15]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[15]~30_combout\ = (nhor(1) & !\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nhor(1),
	datac => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~4_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[15]~30_combout\);

-- Location: LCCOMB_X11_Y18_N22
\Mod3|auto_generated|divider|divider|StageOut[15]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[15]~29_combout\ = (nhor(1) & \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nhor(1),
	datac => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~4_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[15]~29_combout\);

-- Location: LCCOMB_X11_Y18_N28
\Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~8_combout\ = (\Mod3|auto_generated|divider|divider|StageOut[15]~30_combout\) # (\Mod3|auto_generated|divider|divider|StageOut[15]~29_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|StageOut[15]~30_combout\,
	datad => \Mod3|auto_generated|divider|divider|StageOut[15]~29_combout\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~8_combout\);

-- Location: LCCOMB_X11_Y18_N14
\Mod3|auto_generated|divider|divider|StageOut[21]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[21]~31_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~8_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~8_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[21]~31_combout\);

-- Location: LCCOMB_X11_Y18_N4
\Mod3|auto_generated|divider|divider|StageOut[21]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[21]~28_combout\ = (nhor(1) & \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nhor(1),
	datac => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[21]~28_combout\);

-- Location: LCCOMB_X11_Y18_N26
\Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ = (\Mod3|auto_generated|divider|divider|StageOut[21]~31_combout\) # (\Mod3|auto_generated|divider|divider|StageOut[21]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|StageOut[21]~31_combout\,
	datad => \Mod3|auto_generated|divider|divider|StageOut[21]~28_combout\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\);

-- Location: LCCOMB_X12_Y19_N28
\Mod2|auto_generated|divider|divider|StageOut[15]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[15]~23_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[15]~23_combout\);

-- Location: LCCOMB_X12_Y19_N12
\Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\ = (((\Mod2|auto_generated|divider|divider|StageOut[15]~27_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[15]~23_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~3\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[15]~27_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[15]~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[15]~27_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[15]~23_combout\,
	datad => VCC,
	combout => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~3\);

-- Location: LCCOMB_X12_Y19_N16
\Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~5\ & (((\Mod2|auto_generated|divider|divider|StageOut[17]~25_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[17]~21_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~5\ & ((((\Mod2|auto_generated|divider|divider|StageOut[17]~25_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[17]~21_combout\)))))
-- \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~7\ = CARRY((!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~5\ & ((\Mod2|auto_generated|divider|divider|StageOut[17]~25_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[17]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[17]~25_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[17]~21_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~5\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~7\);

-- Location: LCCOMB_X12_Y19_N18
\Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~9_cout\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[18]~24_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[18]~20_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[18]~24_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[18]~20_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~7\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~9_cout\);

-- Location: LCCOMB_X12_Y19_N20
\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ = \Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~9_cout\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\);

-- Location: LCCOMB_X15_Y20_N10
\hor1[3]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \hor1[3]~12_combout\ = (\hor1[1]~4_combout\ & (\hor1[3]~11_combout\)) # (!\hor1[1]~4_combout\ & ((\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (\hor1[3]~11_combout\)) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & ((\Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hor1[1]~4_combout\,
	datab => \hor1[3]~11_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\,
	combout => \hor1[3]~12_combout\);

-- Location: LCCOMB_X15_Y20_N12
\hor1[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- hor1(3) = (GLOBAL(\hor2[0]~4clkctrl_outclk\) & ((\hor1[3]~12_combout\))) # (!GLOBAL(\hor2[0]~4clkctrl_outclk\) & (hor1(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => hor1(3),
	datac => \hor2[0]~4clkctrl_outclk\,
	datad => \hor1[3]~12_combout\,
	combout => hor1(3));

-- Location: LCCOMB_X15_Y20_N6
\nFND3[3]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND3[3]~24_combout\ = (nMODE(0) & (sec1(3) & (\nFND4[2]~11_combout\))) # (!nMODE(0) & (((hor1(3)) # (!\nFND4[2]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => sec1(3),
	datab => nMODE(0),
	datac => \nFND4[2]~11_combout\,
	datad => hor1(3),
	combout => \nFND3[3]~24_combout\);

-- Location: LCCOMB_X8_Y14_N16
\nmon~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nmon~2_combout\ = (\sVALUE~input_o\ & ((\setmon[3]~head_lut_combout\))) # (!\sVALUE~input_o\ & (\mon[3]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mon[3]~head_lut_combout\,
	datab => \setmon[3]~head_lut_combout\,
	datad => \sVALUE~input_o\,
	combout => \nmon~2_combout\);

-- Location: LCCOMB_X8_Y14_N26
\nmon[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- nmon(3) = (GLOBAL(\process_2~2clkctrl_outclk\) & (\nmon~2_combout\)) # (!GLOBAL(\process_2~2clkctrl_outclk\) & ((nmon(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nmon~2_combout\,
	datac => nmon(3),
	datad => \process_2~2clkctrl_outclk\,
	combout => nmon(3));

-- Location: LCCOMB_X7_Y14_N18
\Mod9|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod9|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (nmon(3) & (\Mod9|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!nmon(3) & (!\Mod9|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \Mod9|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((nmon(3) & !\Mod9|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => nmon(3),
	datad => VCC,
	cin => \Mod9|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Mod9|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Mod9|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X7_Y14_N20
\Mod9|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Mod9|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod9|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Mod9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X7_Y14_N4
\Mod9|auto_generated|divider|divider|StageOut[15]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod9|auto_generated|divider|divider|StageOut[15]~2_combout\ = (\Mod9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (nmon(3))) # (!\Mod9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((\Mod9|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => nmon(3),
	datac => \Mod9|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \Mod9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod9|auto_generated|divider|divider|StageOut[15]~2_combout\);

-- Location: LCCOMB_X8_Y14_N30
\mon1[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- mon1(3) = (GLOBAL(\process_2~2clkctrl_outclk\) & (\Mod9|auto_generated|divider|divider|StageOut[15]~2_combout\)) # (!GLOBAL(\process_2~2clkctrl_outclk\) & ((mon1(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod9|auto_generated|divider|divider|StageOut[15]~2_combout\,
	datac => mon1(3),
	datad => \process_2~2clkctrl_outclk\,
	combout => mon1(3));

-- Location: LCCOMB_X16_Y20_N4
\nFND3[3]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND3[3]~25_combout\ = (nMODE(1) & ((\nFND3[3]~24_combout\ & ((mon1(3)))) # (!\nFND3[3]~24_combout\ & (year3(3))))) # (!nMODE(1) & (((\nFND3[3]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nMODE(1),
	datab => year3(3),
	datac => \nFND3[3]~24_combout\,
	datad => mon1(3),
	combout => \nFND3[3]~25_combout\);

-- Location: LCCOMB_X16_Y22_N6
\Add4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add4~0_combout\ = sthor(0) $ (VCC)
-- \Add4~1\ = CARRY(sthor(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => sthor(0),
	datad => VCC,
	combout => \Add4~0_combout\,
	cout => \Add4~1\);

-- Location: LCCOMB_X23_Y21_N14
\sthor[4]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \sthor[4]~0_combout\ = (\stmin[5]~0_combout\ & (stmin(0) & (stmin(1) & \Equal17~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stmin[5]~0_combout\,
	datab => stmin(0),
	datac => stmin(1),
	datad => \Equal17~0_combout\,
	combout => \sthor[4]~0_combout\);

-- Location: FF_X16_Y22_N5
\sthor[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add4~0_combout\,
	clrn => \ALT_INV_stflag~q\,
	sload => VCC,
	ena => \sthor[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sthor(0));

-- Location: LCCOMB_X16_Y22_N8
\Add4~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add4~2_combout\ = (sthor(1) & (!\Add4~1\)) # (!sthor(1) & ((\Add4~1\) # (GND)))
-- \Add4~3\ = CARRY((!\Add4~1\) # (!sthor(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => sthor(1),
	datad => VCC,
	cin => \Add4~1\,
	combout => \Add4~2_combout\,
	cout => \Add4~3\);

-- Location: FF_X16_Y22_N25
\sthor[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add4~2_combout\,
	clrn => \ALT_INV_stflag~q\,
	sload => VCC,
	ena => \sthor[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sthor(1));

-- Location: LCCOMB_X16_Y22_N24
\Equal18~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Equal18~0_combout\ = (sthor(2) & (!sthor(3) & (sthor(1) & sthor(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => sthor(2),
	datab => sthor(3),
	datac => sthor(1),
	datad => sthor(4),
	combout => \Equal18~0_combout\);

-- Location: LCCOMB_X16_Y22_N10
\Add4~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add4~4_combout\ = (sthor(2) & (\Add4~3\ $ (GND))) # (!sthor(2) & (!\Add4~3\ & VCC))
-- \Add4~5\ = CARRY((sthor(2) & !\Add4~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => sthor(2),
	datad => VCC,
	cin => \Add4~3\,
	combout => \Add4~4_combout\,
	cout => \Add4~5\);

-- Location: FF_X17_Y23_N13
\sthor[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add4~4_combout\,
	clrn => \ALT_INV_stflag~q\,
	sload => VCC,
	ena => \sthor[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sthor(2));

-- Location: LCCOMB_X16_Y22_N12
\Add4~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add4~6_combout\ = (sthor(3) & (!\Add4~5\)) # (!sthor(3) & ((\Add4~5\) # (GND)))
-- \Add4~7\ = CARRY((!\Add4~5\) # (!sthor(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => sthor(3),
	datad => VCC,
	cin => \Add4~5\,
	combout => \Add4~6_combout\,
	cout => \Add4~7\);

-- Location: LCCOMB_X16_Y22_N20
\sthor~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \sthor~2_combout\ = (\Add4~6_combout\ & ((!sthor(0)) # (!\Equal18~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Equal18~0_combout\,
	datac => sthor(0),
	datad => \Add4~6_combout\,
	combout => \sthor~2_combout\);

-- Location: FF_X17_Y23_N31
\sthor[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \sthor~2_combout\,
	clrn => \ALT_INV_stflag~q\,
	sload => VCC,
	ena => \sthor[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sthor(3));

-- Location: LCCOMB_X16_Y22_N14
\Add4~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add4~8_combout\ = \Add4~7\ $ (!sthor(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => sthor(4),
	cin => \Add4~7\,
	combout => \Add4~8_combout\);

-- Location: LCCOMB_X16_Y22_N4
\sthor~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \sthor~1_combout\ = (\Add4~8_combout\ & ((!\Equal18~0_combout\) # (!sthor(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add4~8_combout\,
	datac => sthor(0),
	datad => \Equal18~0_combout\,
	combout => \sthor~1_combout\);

-- Location: FF_X17_Y23_N15
\sthor[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \sthor~1_combout\,
	clrn => \ALT_INV_stflag~q\,
	sload => VCC,
	ena => \sthor[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sthor(4));

-- Location: FF_X22_Y23_N1
\laphor1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mENTER~input_o\,
	asdata => sthor(4),
	sload => VCC,
	ena => \lapmin1[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => laphor1(4));

-- Location: FF_X22_Y23_N15
\laphor1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mENTER~input_o\,
	asdata => sthor(3),
	sload => VCC,
	ena => \lapmin1[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => laphor1(3));

-- Location: FF_X22_Y23_N17
\laphor1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mENTER~input_o\,
	asdata => sthor(2),
	sload => VCC,
	ena => \lapmin1[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => laphor1(2));

-- Location: LCCOMB_X22_Y23_N2
\Mod24|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod24|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = laphor1(2) $ (VCC)
-- \Mod24|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY(laphor1(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => laphor1(2),
	datad => VCC,
	combout => \Mod24|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Mod24|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X22_Y23_N4
\Mod24|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod24|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (laphor1(3) & (\Mod24|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & VCC)) # (!laphor1(3) & (!\Mod24|auto_generated|divider|divider|add_sub_5_result_int[1]~1\))
-- \Mod24|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!laphor1(3) & !\Mod24|auto_generated|divider|divider|add_sub_5_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => laphor1(3),
	datad => VCC,
	cin => \Mod24|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Mod24|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Mod24|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X22_Y23_N12
\Mod24|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod24|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\Mod24|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod24|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \Mod24|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X23_Y23_N30
\Mod24|auto_generated|divider|divider|StageOut[37]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod24|auto_generated|divider|divider|StageOut[37]~6_combout\ = (laphor1(3) & \Mod24|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => laphor1(3),
	datad => \Mod24|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod24|auto_generated|divider|divider|StageOut[37]~6_combout\);

-- Location: LCCOMB_X23_Y23_N28
\Mod24|auto_generated|divider|divider|StageOut[38]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod24|auto_generated|divider|divider|StageOut[38]~4_combout\ = (laphor1(4) & \Mod24|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => laphor1(4),
	datad => \Mod24|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod24|auto_generated|divider|divider|StageOut[38]~4_combout\);

-- Location: LCCOMB_X22_Y23_N18
\Mod24|auto_generated|divider|divider|StageOut[37]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod24|auto_generated|divider|divider|StageOut[37]~7_combout\ = (\Mod24|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Mod24|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod24|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \Mod24|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod24|auto_generated|divider|divider|StageOut[37]~7_combout\);

-- Location: LCCOMB_X22_Y23_N20
\Mod24|auto_generated|divider|divider|StageOut[36]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod24|auto_generated|divider|divider|StageOut[36]~9_combout\ = (!\Mod24|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod24|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod24|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod24|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \Mod24|auto_generated|divider|divider|StageOut[36]~9_combout\);

-- Location: LCCOMB_X23_Y23_N24
\Mod24|auto_generated|divider|divider|StageOut[35]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod24|auto_generated|divider|divider|StageOut[35]~0_combout\ = (laphor1(1) & \Mod24|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => laphor1(1),
	datad => \Mod24|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod24|auto_generated|divider|divider|StageOut[35]~0_combout\);

-- Location: LCCOMB_X23_Y23_N8
\Mod24|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod24|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\Mod24|auto_generated|divider|divider|StageOut[38]~5_combout\ & (!\Mod24|auto_generated|divider|divider|StageOut[38]~4_combout\ & 
-- !\Mod24|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod24|auto_generated|divider|divider|StageOut[38]~5_combout\,
	datab => \Mod24|auto_generated|divider|divider|StageOut[38]~4_combout\,
	datad => VCC,
	cin => \Mod24|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \Mod24|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X23_Y23_N10
\Mod24|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod24|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\ = CARRY((\Mod24|auto_generated|divider|divider|StageOut[39]~3_combout\) # (!\Mod24|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod24|auto_generated|divider|divider|StageOut[39]~3_combout\,
	datad => VCC,
	cin => \Mod24|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	cout => \Mod24|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\);

-- Location: LCCOMB_X23_Y23_N12
\Mod24|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod24|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\ = CARRY((!\Mod24|auto_generated|divider|divider|StageOut[40]~2_combout\ & !\Mod24|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod24|auto_generated|divider|divider|StageOut[40]~2_combout\,
	datad => VCC,
	cin => \Mod24|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\,
	cout => \Mod24|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\);

-- Location: LCCOMB_X23_Y23_N14
\Mod24|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod24|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \Mod24|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod24|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\,
	combout => \Mod24|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X23_Y23_N22
\Mod24|auto_generated|divider|divider|StageOut[45]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod24|auto_generated|divider|divider|StageOut[45]~12_combout\ = (\Mod24|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (((\Mod24|auto_generated|divider|divider|StageOut[37]~6_combout\) # 
-- (\Mod24|auto_generated|divider|divider|StageOut[37]~7_combout\)))) # (!\Mod24|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (\Mod24|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod24|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datab => \Mod24|auto_generated|divider|divider|StageOut[37]~6_combout\,
	datac => \Mod24|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod24|auto_generated|divider|divider|StageOut[37]~7_combout\,
	combout => \Mod24|auto_generated|divider|divider|StageOut[45]~12_combout\);

-- Location: LCCOMB_X23_Y23_N26
\laphor11[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- laphor11(3) = (GLOBAL(\laphor12[0]~0clkctrl_outclk\) & ((\Mod24|auto_generated|divider|divider|StageOut[45]~12_combout\))) # (!GLOBAL(\laphor12[0]~0clkctrl_outclk\) & (laphor11(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => laphor11(3),
	datac => \Mod24|auto_generated|divider|divider|StageOut[45]~12_combout\,
	datad => \laphor12[0]~0clkctrl_outclk\,
	combout => laphor11(3));

-- Location: FF_X16_Y21_N11
\laphor2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mENTER~input_o\,
	asdata => sthor(3),
	sload => VCC,
	ena => \lapmin2[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => laphor2(3));

-- Location: FF_X16_Y21_N29
\laphor2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mENTER~input_o\,
	asdata => sthor(4),
	sload => VCC,
	ena => \lapmin2[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => laphor2(4));

-- Location: FF_X16_Y21_N5
\laphor2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mENTER~input_o\,
	asdata => sthor(2),
	sload => VCC,
	ena => \lapmin2[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => laphor2(2));

-- Location: LCCOMB_X16_Y21_N12
\Mod26|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod26|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = laphor2(2) $ (VCC)
-- \Mod26|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY(laphor2(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => laphor2(2),
	datad => VCC,
	combout => \Mod26|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Mod26|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X16_Y21_N14
\Mod26|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod26|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (laphor2(3) & (\Mod26|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & VCC)) # (!laphor2(3) & (!\Mod26|auto_generated|divider|divider|add_sub_5_result_int[1]~1\))
-- \Mod26|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!laphor2(3) & !\Mod26|auto_generated|divider|divider|add_sub_5_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => laphor2(3),
	datad => VCC,
	cin => \Mod26|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Mod26|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Mod26|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X16_Y21_N16
\Mod26|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod26|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (laphor2(4) & (\Mod26|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ $ (GND))) # (!laphor2(4) & (!\Mod26|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & 
-- VCC))
-- \Mod26|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((laphor2(4) & !\Mod26|auto_generated|divider|divider|add_sub_5_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => laphor2(4),
	datad => VCC,
	cin => \Mod26|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Mod26|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Mod26|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X16_Y21_N18
\Mod26|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod26|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = !\Mod26|auto_generated|divider|divider|add_sub_5_result_int[3]~5\
-- \Mod26|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY(!\Mod26|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Mod26|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \Mod26|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \Mod26|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X16_Y21_N22
\Mod26|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod26|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\Mod26|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod26|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \Mod26|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X16_Y21_N0
\Mod26|auto_generated|divider|divider|StageOut[37]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod26|auto_generated|divider|divider|StageOut[37]~6_combout\ = (laphor2(3) & \Mod26|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => laphor2(3),
	datac => \Mod26|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod26|auto_generated|divider|divider|StageOut[37]~6_combout\);

-- Location: LCCOMB_X16_Y21_N30
\Mod26|auto_generated|divider|divider|StageOut[37]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod26|auto_generated|divider|divider|StageOut[37]~7_combout\ = (\Mod26|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Mod26|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod26|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \Mod26|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod26|auto_generated|divider|divider|StageOut[37]~7_combout\);

-- Location: LCCOMB_X16_Y21_N28
\Mod26|auto_generated|divider|divider|StageOut[39]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod26|auto_generated|divider|divider|StageOut[39]~3_combout\ = (!\Mod26|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod26|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod26|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod26|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	combout => \Mod26|auto_generated|divider|divider|StageOut[39]~3_combout\);

-- Location: LCCOMB_X16_Y21_N10
\Mod26|auto_generated|divider|divider|StageOut[38]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod26|auto_generated|divider|divider|StageOut[38]~5_combout\ = (!\Mod26|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod26|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod26|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod26|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \Mod26|auto_generated|divider|divider|StageOut[38]~5_combout\);

-- Location: LCCOMB_X15_Y21_N0
\Mod26|auto_generated|divider|divider|StageOut[36]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod26|auto_generated|divider|divider|StageOut[36]~9_combout\ = (\Mod26|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\Mod26|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod26|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \Mod26|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod26|auto_generated|divider|divider|StageOut[36]~9_combout\);

-- Location: FF_X15_Y21_N5
\laphor2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mENTER~input_o\,
	asdata => sthor(1),
	sload => VCC,
	ena => \lapmin2[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => laphor2(1));

-- Location: LCCOMB_X15_Y21_N4
\Mod26|auto_generated|divider|divider|StageOut[35]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod26|auto_generated|divider|divider|StageOut[35]~1_combout\ = (laphor2(1) & !\Mod26|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => laphor2(1),
	datad => \Mod26|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod26|auto_generated|divider|divider|StageOut[35]~1_combout\);

-- Location: LCCOMB_X15_Y21_N12
\Mod26|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod26|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\Mod26|auto_generated|divider|divider|StageOut[38]~4_combout\ & (!\Mod26|auto_generated|divider|divider|StageOut[38]~5_combout\ & 
-- !\Mod26|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod26|auto_generated|divider|divider|StageOut[38]~4_combout\,
	datab => \Mod26|auto_generated|divider|divider|StageOut[38]~5_combout\,
	datad => VCC,
	cin => \Mod26|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \Mod26|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X15_Y21_N14
\Mod26|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod26|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\ = CARRY((\Mod26|auto_generated|divider|divider|StageOut[39]~3_combout\) # (!\Mod26|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mod26|auto_generated|divider|divider|StageOut[39]~3_combout\,
	datad => VCC,
	cin => \Mod26|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	cout => \Mod26|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\);

-- Location: LCCOMB_X15_Y21_N16
\Mod26|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod26|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\ = CARRY((!\Mod26|auto_generated|divider|divider|StageOut[40]~2_combout\ & !\Mod26|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod26|auto_generated|divider|divider|StageOut[40]~2_combout\,
	datad => VCC,
	cin => \Mod26|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\,
	cout => \Mod26|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\);

-- Location: LCCOMB_X15_Y21_N18
\Mod26|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod26|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \Mod26|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod26|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\,
	combout => \Mod26|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X15_Y21_N24
\Mod26|auto_generated|divider|divider|StageOut[45]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod26|auto_generated|divider|divider|StageOut[45]~12_combout\ = (\Mod26|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (((\Mod26|auto_generated|divider|divider|StageOut[37]~6_combout\) # 
-- (\Mod26|auto_generated|divider|divider|StageOut[37]~7_combout\)))) # (!\Mod26|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (\Mod26|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod26|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datab => \Mod26|auto_generated|divider|divider|StageOut[37]~6_combout\,
	datac => \Mod26|auto_generated|divider|divider|StageOut[37]~7_combout\,
	datad => \Mod26|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod26|auto_generated|divider|divider|StageOut[45]~12_combout\);

-- Location: LCCOMB_X15_Y21_N26
\laphor21[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- laphor21(3) = (GLOBAL(\laphor22[0]~0clkctrl_outclk\) & ((\Mod26|auto_generated|divider|divider|StageOut[45]~12_combout\))) # (!GLOBAL(\laphor22[0]~0clkctrl_outclk\) & (laphor21(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => laphor21(3),
	datac => \Mod26|auto_generated|divider|divider|StageOut[45]~12_combout\,
	datad => \laphor22[0]~0clkctrl_outclk\,
	combout => laphor21(3));

-- Location: LCCOMB_X15_Y23_N0
\nFND3[3]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND3[3]~23_combout\ = (\nFND3[3]~22_combout\ & ((\stsec2[0]~4_combout\) # ((laphor11(3))))) # (!\nFND3[3]~22_combout\ & (!\stsec2[0]~4_combout\ & ((laphor21(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nFND3[3]~22_combout\,
	datab => \stsec2[0]~4_combout\,
	datac => laphor11(3),
	datad => laphor21(3),
	combout => \nFND3[3]~23_combout\);

-- Location: LCCOMB_X16_Y20_N22
\nFND3[3]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND3[3]~26_combout\ = (\nFND4[2]~1_combout\ & ((\nFND4[2]~2_combout\) # ((\nFND3[3]~23_combout\)))) # (!\nFND4[2]~1_combout\ & (!\nFND4[2]~2_combout\ & (\nFND3[3]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nFND4[2]~1_combout\,
	datab => \nFND4[2]~2_combout\,
	datac => \nFND3[3]~25_combout\,
	datad => \nFND3[3]~23_combout\,
	combout => \nFND3[3]~26_combout\);

-- Location: LCCOMB_X8_Y22_N16
\Mod14|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod14|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (alhor(3) & (\Mod14|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!alhor(3) & (!\Mod14|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Mod14|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!alhor(3) & !\Mod14|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => alhor(3),
	datad => VCC,
	cin => \Mod14|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Mod14|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Mod14|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X8_Y22_N20
\Mod14|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod14|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Mod14|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod14|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Mod14|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X9_Y22_N0
\Mod14|auto_generated|divider|divider|StageOut[17]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod14|auto_generated|divider|divider|StageOut[17]~5_combout\ = (\Mod14|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\Mod14|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod14|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \Mod14|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod14|auto_generated|divider|divider|StageOut[17]~5_combout\);

-- Location: LCCOMB_X9_Y22_N28
\Mod14|auto_generated|divider|divider|StageOut[16]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod14|auto_generated|divider|divider|StageOut[16]~6_combout\ = (alhor(2) & \Mod14|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => alhor(2),
	datad => \Mod14|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod14|auto_generated|divider|divider|StageOut[16]~6_combout\);

-- Location: LCCOMB_X9_Y22_N4
\Mod14|auto_generated|divider|divider|StageOut[15]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod14|auto_generated|divider|divider|StageOut[15]~0_combout\ = (alhor(1) & \Mod14|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => alhor(1),
	datad => \Mod14|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod14|auto_generated|divider|divider|StageOut[15]~0_combout\);

-- Location: LCCOMB_X9_Y22_N10
\Mod14|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod14|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Mod14|auto_generated|divider|divider|StageOut[15]~1_combout\) # (\Mod14|auto_generated|divider|divider|StageOut[15]~0_combout\)))
-- \Mod14|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Mod14|auto_generated|divider|divider|StageOut[15]~1_combout\) # (\Mod14|auto_generated|divider|divider|StageOut[15]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod14|auto_generated|divider|divider|StageOut[15]~1_combout\,
	datab => \Mod14|auto_generated|divider|divider|StageOut[15]~0_combout\,
	datad => VCC,
	combout => \Mod14|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Mod14|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X9_Y22_N14
\Mod14|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod14|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Mod14|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Mod14|auto_generated|divider|divider|StageOut[17]~4_combout\) # 
-- (\Mod14|auto_generated|divider|divider|StageOut[17]~5_combout\)))) # (!\Mod14|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Mod14|auto_generated|divider|divider|StageOut[17]~4_combout\) # 
-- (\Mod14|auto_generated|divider|divider|StageOut[17]~5_combout\)))))
-- \Mod14|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Mod14|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Mod14|auto_generated|divider|divider|StageOut[17]~4_combout\) # 
-- (\Mod14|auto_generated|divider|divider|StageOut[17]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod14|auto_generated|divider|divider|StageOut[17]~4_combout\,
	datab => \Mod14|auto_generated|divider|divider|StageOut[17]~5_combout\,
	datad => VCC,
	cin => \Mod14|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Mod14|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Mod14|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X9_Y22_N8
\Mod14|auto_generated|divider|divider|StageOut[18]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod14|auto_generated|divider|divider|StageOut[18]~2_combout\ = (alhor(4) & \Mod14|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => alhor(4),
	datad => \Mod14|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod14|auto_generated|divider|divider|StageOut[18]~2_combout\);

-- Location: LCCOMB_X9_Y22_N16
\Mod14|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod14|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\Mod14|auto_generated|divider|divider|StageOut[18]~3_combout\ & (!\Mod14|auto_generated|divider|divider|StageOut[18]~2_combout\ & 
-- !\Mod14|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod14|auto_generated|divider|divider|StageOut[18]~3_combout\,
	datab => \Mod14|auto_generated|divider|divider|StageOut[18]~2_combout\,
	datad => VCC,
	cin => \Mod14|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \Mod14|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X9_Y22_N18
\Mod14|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod14|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Mod14|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod14|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \Mod14|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X9_Y22_N30
\Mod14|auto_generated|divider|divider|StageOut[17]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod14|auto_generated|divider|divider|StageOut[17]~4_combout\ = (alhor(3) & \Mod14|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => alhor(3),
	datad => \Mod14|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod14|auto_generated|divider|divider|StageOut[17]~4_combout\);

-- Location: LCCOMB_X9_Y22_N2
\Mod14|auto_generated|divider|divider|StageOut[23]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod14|auto_generated|divider|divider|StageOut[23]~10_combout\ = (\Mod14|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod14|auto_generated|divider|divider|StageOut[17]~5_combout\) # 
-- ((\Mod14|auto_generated|divider|divider|StageOut[17]~4_combout\)))) # (!\Mod14|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (((\Mod14|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod14|auto_generated|divider|divider|StageOut[17]~5_combout\,
	datab => \Mod14|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datac => \Mod14|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod14|auto_generated|divider|divider|StageOut[17]~4_combout\,
	combout => \Mod14|auto_generated|divider|divider|StageOut[23]~10_combout\);

-- Location: LCCOMB_X9_Y22_N6
\alhor1[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- alhor1(3) = (GLOBAL(\process_2~1clkctrl_outclk\) & ((\Mod14|auto_generated|divider|divider|StageOut[23]~10_combout\))) # (!GLOBAL(\process_2~1clkctrl_outclk\) & (alhor1(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => alhor1(3),
	datac => \Mod14|auto_generated|divider|divider|StageOut[23]~10_combout\,
	datad => \process_2~1clkctrl_outclk\,
	combout => alhor1(3));

-- Location: LCCOMB_X16_Y20_N8
\nFND3[3]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND3[3]~29_combout\ = (\nFND4[2]~2_combout\ & ((\nFND3[3]~26_combout\ & (\nFND3[3]~28_combout\)) # (!\nFND3[3]~26_combout\ & ((alhor1(3)))))) # (!\nFND4[2]~2_combout\ & (((\nFND3[3]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nFND4[2]~2_combout\,
	datab => \nFND3[3]~28_combout\,
	datac => \nFND3[3]~26_combout\,
	datad => alhor1(3),
	combout => \nFND3[3]~29_combout\);

-- Location: LCCOMB_X16_Y20_N26
\nFND3[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- nFND3(3) = (GLOBAL(\nFND4[0]~12clkctrl_outclk\) & ((\nFND3[3]~29_combout\))) # (!GLOBAL(\nFND4[0]~12clkctrl_outclk\) & (nFND3(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nFND3(3),
	datac => \nFND3[3]~29_combout\,
	datad => \nFND4[0]~12clkctrl_outclk\,
	combout => nFND3(3));

-- Location: FF_X22_Y21_N17
\lapsec1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mENTER~input_o\,
	asdata => stsec(5),
	sload => VCC,
	ena => \lapmin1[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => lapsec1(5));

-- Location: FF_X22_Y21_N21
\lapsec1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mENTER~input_o\,
	asdata => stsec(3),
	sload => VCC,
	ena => \lapmin1[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => lapsec1(3));

-- Location: LCCOMB_X22_Y21_N2
\Mod16|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod16|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = lapsec1(3) $ (VCC)
-- \Mod16|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY(lapsec1(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => lapsec1(3),
	datad => VCC,
	combout => \Mod16|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Mod16|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X22_Y21_N4
\Mod16|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod16|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (lapsec1(4) & (\Mod16|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & VCC)) # (!lapsec1(4) & (!\Mod16|auto_generated|divider|divider|add_sub_4_result_int[1]~1\))
-- \Mod16|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!lapsec1(4) & !\Mod16|auto_generated|divider|divider|add_sub_4_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => lapsec1(4),
	datad => VCC,
	cin => \Mod16|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Mod16|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Mod16|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X22_Y21_N6
\Mod16|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod16|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (lapsec1(5) & (\Mod16|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ $ (GND))) # (!lapsec1(5) & (!\Mod16|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & 
-- VCC))
-- \Mod16|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((lapsec1(5) & !\Mod16|auto_generated|divider|divider|add_sub_4_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => lapsec1(5),
	datad => VCC,
	cin => \Mod16|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Mod16|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Mod16|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X22_Y21_N8
\Mod16|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod16|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = !\Mod16|auto_generated|divider|divider|add_sub_4_result_int[3]~5\
-- \Mod16|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY(!\Mod16|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Mod16|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \Mod16|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \Mod16|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X22_Y21_N10
\Mod16|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod16|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Mod16|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod16|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \Mod16|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X19_Y21_N20
\Mod16|auto_generated|divider|divider|StageOut[32]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod16|auto_generated|divider|divider|StageOut[32]~26_combout\ = (\Mod16|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & !\Mod16|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod16|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datad => \Mod16|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod16|auto_generated|divider|divider|StageOut[32]~26_combout\);

-- Location: LCCOMB_X19_Y21_N2
\Mod16|auto_generated|divider|divider|StageOut[31]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod16|auto_generated|divider|divider|StageOut[31]~27_combout\ = (lapsec1(5) & \Mod16|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => lapsec1(5),
	datad => \Mod16|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod16|auto_generated|divider|divider|StageOut[31]~27_combout\);

-- Location: LCCOMB_X19_Y21_N4
\Mod16|auto_generated|divider|divider|StageOut[30]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod16|auto_generated|divider|divider|StageOut[30]~30_combout\ = (\Mod16|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Mod16|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod16|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Mod16|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod16|auto_generated|divider|divider|StageOut[30]~30_combout\);

-- Location: LCCOMB_X19_Y21_N24
\Mod16|auto_generated|divider|divider|StageOut[29]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod16|auto_generated|divider|divider|StageOut[29]~32_combout\ = (\Mod16|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\Mod16|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod16|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Mod16|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod16|auto_generated|divider|divider|StageOut[29]~32_combout\);

-- Location: LCCOMB_X22_Y21_N16
\Mod16|auto_generated|divider|divider|StageOut[28]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod16|auto_generated|divider|divider|StageOut[28]~34_combout\ = (lapsec1(2) & !\Mod16|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapsec1(2),
	datad => \Mod16|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod16|auto_generated|divider|divider|StageOut[28]~34_combout\);

-- Location: LCCOMB_X19_Y21_N14
\Mod16|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod16|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = (\Mod16|auto_generated|divider|divider|StageOut[32]~26_combout\ & ((GND) # (!\Mod16|auto_generated|divider|divider|add_sub_5_result_int[4]~7\))) # 
-- (!\Mod16|auto_generated|divider|divider|StageOut[32]~26_combout\ & (\Mod16|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ $ (GND)))
-- \Mod16|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY((\Mod16|auto_generated|divider|divider|StageOut[32]~26_combout\) # (!\Mod16|auto_generated|divider|divider|add_sub_5_result_int[4]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mod16|auto_generated|divider|divider|StageOut[32]~26_combout\,
	datad => VCC,
	cin => \Mod16|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \Mod16|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \Mod16|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X19_Y21_N16
\Mod16|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod16|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\Mod16|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod16|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \Mod16|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X19_Y21_N18
\Mod16|auto_generated|divider|divider|StageOut[40]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod16|auto_generated|divider|divider|StageOut[40]~37_combout\ = (\Mod16|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & !\Mod16|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod16|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Mod16|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod16|auto_generated|divider|divider|StageOut[40]~37_combout\);

-- Location: LCCOMB_X20_Y21_N30
\Mod16|auto_generated|divider|divider|StageOut[39]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod16|auto_generated|divider|divider|StageOut[39]~47_combout\ = (\Mod16|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod16|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (lapsec1(5))) # 
-- (!\Mod16|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod16|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapsec1(5),
	datab => \Mod16|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datac => \Mod16|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod16|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod16|auto_generated|divider|divider|StageOut[39]~47_combout\);

-- Location: LCCOMB_X20_Y21_N4
\Mod16|auto_generated|divider|divider|StageOut[38]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod16|auto_generated|divider|divider|StageOut[38]~48_combout\ = (\Mod16|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod16|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (lapsec1(4))) # 
-- (!\Mod16|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod16|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapsec1(4),
	datab => \Mod16|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datac => \Mod16|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod16|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod16|auto_generated|divider|divider|StageOut[38]~48_combout\);

-- Location: LCCOMB_X20_Y21_N2
\Mod16|auto_generated|divider|divider|StageOut[37]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod16|auto_generated|divider|divider|StageOut[37]~40_combout\ = (\Mod16|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Mod16|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod16|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datac => \Mod16|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod16|auto_generated|divider|divider|StageOut[37]~40_combout\);

-- Location: FF_X22_Y21_N27
\lapsec1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mENTER~input_o\,
	asdata => stsec(2),
	sload => VCC,
	ena => \lapmin1[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => lapsec1(2));

-- Location: LCCOMB_X20_Y21_N8
\Mod16|auto_generated|divider|divider|StageOut[36]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod16|auto_generated|divider|divider|StageOut[36]~41_combout\ = (lapsec1(2) & \Mod16|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => lapsec1(2),
	datac => \Mod16|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod16|auto_generated|divider|divider|StageOut[36]~41_combout\);

-- Location: FF_X22_Y21_N9
\lapsec1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mENTER~input_o\,
	asdata => stsec(1),
	sload => VCC,
	ena => \lapmin1[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => lapsec1(1));

-- Location: LCCOMB_X19_Y21_N28
\Mod16|auto_generated|divider|divider|StageOut[35]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod16|auto_generated|divider|divider|StageOut[35]~36_combout\ = (lapsec1(1) & !\Mod16|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => lapsec1(1),
	datad => \Mod16|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod16|auto_generated|divider|divider|StageOut[35]~36_combout\);

-- Location: LCCOMB_X20_Y21_N14
\Mod16|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod16|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Mod16|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Mod16|auto_generated|divider|divider|StageOut[36]~42_combout\) # 
-- (\Mod16|auto_generated|divider|divider|StageOut[36]~41_combout\)))) # (!\Mod16|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Mod16|auto_generated|divider|divider|StageOut[36]~42_combout\ & 
-- (!\Mod16|auto_generated|divider|divider|StageOut[36]~41_combout\)))
-- \Mod16|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Mod16|auto_generated|divider|divider|StageOut[36]~42_combout\ & (!\Mod16|auto_generated|divider|divider|StageOut[36]~41_combout\ & 
-- !\Mod16|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod16|auto_generated|divider|divider|StageOut[36]~42_combout\,
	datab => \Mod16|auto_generated|divider|divider|StageOut[36]~41_combout\,
	datad => VCC,
	cin => \Mod16|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Mod16|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Mod16|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X20_Y21_N18
\Mod16|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod16|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\Mod16|auto_generated|divider|divider|StageOut[38]~39_combout\ & (!\Mod16|auto_generated|divider|divider|StageOut[38]~48_combout\ & 
-- !\Mod16|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod16|auto_generated|divider|divider|StageOut[38]~39_combout\,
	datab => \Mod16|auto_generated|divider|divider|StageOut[38]~48_combout\,
	datad => VCC,
	cin => \Mod16|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \Mod16|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X20_Y21_N20
\Mod16|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod16|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\ = CARRY((\Mod16|auto_generated|divider|divider|StageOut[39]~38_combout\) # ((\Mod16|auto_generated|divider|divider|StageOut[39]~47_combout\) # 
-- (!\Mod16|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod16|auto_generated|divider|divider|StageOut[39]~38_combout\,
	datab => \Mod16|auto_generated|divider|divider|StageOut[39]~47_combout\,
	datad => VCC,
	cin => \Mod16|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	cout => \Mod16|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\);

-- Location: LCCOMB_X20_Y21_N22
\Mod16|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod16|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\ = CARRY((!\Mod16|auto_generated|divider|divider|StageOut[40]~46_combout\ & (!\Mod16|auto_generated|divider|divider|StageOut[40]~37_combout\ & 
-- !\Mod16|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod16|auto_generated|divider|divider|StageOut[40]~46_combout\,
	datab => \Mod16|auto_generated|divider|divider|StageOut[40]~37_combout\,
	datad => VCC,
	cin => \Mod16|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\,
	cout => \Mod16|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\);

-- Location: LCCOMB_X20_Y21_N24
\Mod16|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod16|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \Mod16|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod16|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\,
	combout => \Mod16|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X20_Y21_N0
\Mod16|auto_generated|divider|divider|StageOut[44]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod16|auto_generated|divider|divider|StageOut[44]~44_combout\ = (\Mod16|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod16|auto_generated|divider|divider|StageOut[36]~42_combout\) # 
-- ((\Mod16|auto_generated|divider|divider|StageOut[36]~41_combout\)))) # (!\Mod16|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (((\Mod16|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod16|auto_generated|divider|divider|StageOut[36]~42_combout\,
	datab => \Mod16|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \Mod16|auto_generated|divider|divider|StageOut[36]~41_combout\,
	datad => \Mod16|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \Mod16|auto_generated|divider|divider|StageOut[44]~44_combout\);

-- Location: LCCOMB_X21_Y21_N4
\lapsec11[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- lapsec11(2) = (GLOBAL(\lapsec12[0]~0clkctrl_outclk\) & (\Mod16|auto_generated|divider|divider|StageOut[44]~44_combout\)) # (!GLOBAL(\lapsec12[0]~0clkctrl_outclk\) & ((lapsec11(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod16|auto_generated|divider|divider|StageOut[44]~44_combout\,
	datac => lapsec11(2),
	datad => \lapsec12[0]~0clkctrl_outclk\,
	combout => lapsec11(2));

-- Location: LCCOMB_X19_Y23_N2
\Mod18|auto_generated|divider|divider|StageOut[44]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod18|auto_generated|divider|divider|StageOut[44]~44_combout\ = (\Mod18|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod18|auto_generated|divider|divider|StageOut[36]~42_combout\) # 
-- ((\Mod18|auto_generated|divider|divider|StageOut[36]~41_combout\)))) # (!\Mod18|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (((\Mod18|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod18|auto_generated|divider|divider|StageOut[36]~42_combout\,
	datab => \Mod18|auto_generated|divider|divider|StageOut[36]~41_combout\,
	datac => \Mod18|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod18|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \Mod18|auto_generated|divider|divider|StageOut[44]~44_combout\);

-- Location: LCCOMB_X19_Y23_N28
\lapsec21[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- lapsec21(2) = (GLOBAL(\lapsec22[0]~0clkctrl_outclk\) & ((\Mod18|auto_generated|divider|divider|StageOut[44]~44_combout\))) # (!GLOBAL(\lapsec22[0]~0clkctrl_outclk\) & (lapsec21(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => lapsec21(2),
	datac => \Mod18|auto_generated|divider|divider|StageOut[44]~44_combout\,
	datad => \lapsec22[0]~0clkctrl_outclk\,
	combout => lapsec21(2));

-- Location: LCCOMB_X23_Y15_N0
\stsec1[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- stsec1(2) = (GLOBAL(\stsec2[0]~5clkctrl_outclk\) & (\Mod22|auto_generated|divider|divider|StageOut[32]~40_combout\)) # (!GLOBAL(\stsec2[0]~5clkctrl_outclk\) & ((stsec1(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod22|auto_generated|divider|divider|StageOut[32]~40_combout\,
	datab => stsec1(2),
	datad => \stsec2[0]~5clkctrl_outclk\,
	combout => stsec1(2));

-- Location: LCCOMB_X21_Y21_N2
\nFND3[2]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND3[2]~19_combout\ = (\stsec2[0]~4_combout\ & (((!\nFND4[2]~0_combout\ & stsec1(2))))) # (!\stsec2[0]~4_combout\ & ((lapsec21(2)) # ((\nFND4[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stsec2[0]~4_combout\,
	datab => lapsec21(2),
	datac => \nFND4[2]~0_combout\,
	datad => stsec1(2),
	combout => \nFND3[2]~19_combout\);

-- Location: LCCOMB_X21_Y21_N28
\nFND3[2]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND3[2]~20_combout\ = (\nFND4[2]~0_combout\ & ((\nFND3[2]~19_combout\ & ((lapsec11(2)))) # (!\nFND3[2]~19_combout\ & (lapsec31(2))))) # (!\nFND4[2]~0_combout\ & (((\nFND3[2]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapsec31(2),
	datab => lapsec11(2),
	datac => \nFND4[2]~0_combout\,
	datad => \nFND3[2]~19_combout\,
	combout => \nFND3[2]~20_combout\);

-- Location: LCCOMB_X20_Y12_N22
\Mod10|auto_generated|divider|divider|StageOut[140]~146\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|StageOut[140]~146_combout\ = (\Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & ((\Mod10|auto_generated|divider|divider|StageOut[127]~153_combout\) # 
-- ((!\Mod10|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \Mod10|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datab => \Mod10|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\,
	datac => \Mod10|auto_generated|divider|divider|StageOut[127]~153_combout\,
	datad => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	combout => \Mod10|auto_generated|divider|divider|StageOut[140]~146_combout\);

-- Location: LCCOMB_X20_Y9_N8
\Div8|auto_generated|divider|divider|add_sub_6_result_int[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ = (((\Mod10|auto_generated|divider|divider|StageOut[139]~127_combout\) # (\Mod10|auto_generated|divider|divider|StageOut[139]~147_combout\)))
-- \Div8|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ = CARRY((\Mod10|auto_generated|divider|divider|StageOut[139]~127_combout\) # (\Mod10|auto_generated|divider|divider|StageOut[139]~147_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod10|auto_generated|divider|divider|StageOut[139]~127_combout\,
	datab => \Mod10|auto_generated|divider|divider|StageOut[139]~147_combout\,
	datad => VCC,
	combout => \Div8|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	cout => \Div8|auto_generated|divider|divider|add_sub_6_result_int[2]~1\);

-- Location: LCCOMB_X20_Y9_N10
\Div8|auto_generated|divider|divider|add_sub_6_result_int[3]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ = (\Div8|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & (((\Mod10|auto_generated|divider|divider|StageOut[140]~126_combout\) # 
-- (\Mod10|auto_generated|divider|divider|StageOut[140]~146_combout\)))) # (!\Div8|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & (!\Mod10|auto_generated|divider|divider|StageOut[140]~126_combout\ & 
-- (!\Mod10|auto_generated|divider|divider|StageOut[140]~146_combout\)))
-- \Div8|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ = CARRY((!\Mod10|auto_generated|divider|divider|StageOut[140]~126_combout\ & (!\Mod10|auto_generated|divider|divider|StageOut[140]~146_combout\ & 
-- !\Div8|auto_generated|divider|divider|add_sub_6_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod10|auto_generated|divider|divider|StageOut[140]~126_combout\,
	datab => \Mod10|auto_generated|divider|divider|StageOut[140]~146_combout\,
	datad => VCC,
	cin => \Div8|auto_generated|divider|divider|add_sub_6_result_int[2]~1\,
	combout => \Div8|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	cout => \Div8|auto_generated|divider|divider|add_sub_6_result_int[3]~3\);

-- Location: LCCOMB_X20_Y9_N12
\Div8|auto_generated|divider|divider|add_sub_6_result_int[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ = (\Div8|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ & ((((\Mod10|auto_generated|divider|divider|StageOut[141]~145_combout\) # 
-- (\Mod10|auto_generated|divider|divider|StageOut[141]~125_combout\))))) # (!\Div8|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ & ((\Mod10|auto_generated|divider|divider|StageOut[141]~145_combout\) # 
-- ((\Mod10|auto_generated|divider|divider|StageOut[141]~125_combout\) # (GND))))
-- \Div8|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ = CARRY((\Mod10|auto_generated|divider|divider|StageOut[141]~145_combout\) # ((\Mod10|auto_generated|divider|divider|StageOut[141]~125_combout\) # 
-- (!\Div8|auto_generated|divider|divider|add_sub_6_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod10|auto_generated|divider|divider|StageOut[141]~145_combout\,
	datab => \Mod10|auto_generated|divider|divider|StageOut[141]~125_combout\,
	datad => VCC,
	cin => \Div8|auto_generated|divider|divider|add_sub_6_result_int[3]~3\,
	combout => \Div8|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	cout => \Div8|auto_generated|divider|divider|add_sub_6_result_int[4]~5\);

-- Location: LCCOMB_X20_Y12_N26
\Mod10|auto_generated|divider|divider|StageOut[142]~124\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod10|auto_generated|divider|divider|StageOut[142]~124_combout\ = (\Mod10|auto_generated|divider|divider|add_sub_11_result_int[10]~14_combout\ & !\Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[10]~14_combout\,
	datad => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	combout => \Mod10|auto_generated|divider|divider|StageOut[142]~124_combout\);

-- Location: LCCOMB_X20_Y9_N14
\Div8|auto_generated|divider|divider|add_sub_6_result_int[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ = (\Mod10|auto_generated|divider|divider|StageOut[142]~144_combout\ & (((!\Div8|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)))) # 
-- (!\Mod10|auto_generated|divider|divider|StageOut[142]~144_combout\ & ((\Mod10|auto_generated|divider|divider|StageOut[142]~124_combout\ & (!\Div8|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)) # 
-- (!\Mod10|auto_generated|divider|divider|StageOut[142]~124_combout\ & ((\Div8|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (GND)))))
-- \Div8|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ = CARRY(((!\Mod10|auto_generated|divider|divider|StageOut[142]~144_combout\ & !\Mod10|auto_generated|divider|divider|StageOut[142]~124_combout\)) # 
-- (!\Div8|auto_generated|divider|divider|add_sub_6_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod10|auto_generated|divider|divider|StageOut[142]~144_combout\,
	datab => \Mod10|auto_generated|divider|divider|StageOut[142]~124_combout\,
	datad => VCC,
	cin => \Div8|auto_generated|divider|divider|add_sub_6_result_int[4]~5\,
	combout => \Div8|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	cout => \Div8|auto_generated|divider|divider|add_sub_6_result_int[5]~7\);

-- Location: LCCOMB_X20_Y9_N16
\Div8|auto_generated|divider|divider|add_sub_6_result_int[6]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ = (\Div8|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & (((\Mod10|auto_generated|divider|divider|StageOut[143]~143_combout\) # 
-- (\Mod10|auto_generated|divider|divider|StageOut[143]~123_combout\)))) # (!\Div8|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & ((((\Mod10|auto_generated|divider|divider|StageOut[143]~143_combout\) # 
-- (\Mod10|auto_generated|divider|divider|StageOut[143]~123_combout\)))))
-- \Div8|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ = CARRY((!\Div8|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & ((\Mod10|auto_generated|divider|divider|StageOut[143]~143_combout\) # 
-- (\Mod10|auto_generated|divider|divider|StageOut[143]~123_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod10|auto_generated|divider|divider|StageOut[143]~143_combout\,
	datab => \Mod10|auto_generated|divider|divider|StageOut[143]~123_combout\,
	datad => VCC,
	cin => \Div8|auto_generated|divider|divider|add_sub_6_result_int[5]~7\,
	combout => \Div8|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	cout => \Div8|auto_generated|divider|divider|add_sub_6_result_int[6]~9\);

-- Location: LCCOMB_X20_Y9_N18
\Div8|auto_generated|divider|divider|add_sub_6_result_int[7]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ = !\Div8|auto_generated|divider|divider|add_sub_6_result_int[6]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div8|auto_generated|divider|divider|add_sub_6_result_int[6]~9\,
	combout => \Div8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\);

-- Location: LCCOMB_X20_Y9_N0
\Div8|auto_generated|divider|divider|StageOut[54]~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[54]~68_combout\ = (!\Div8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \Div8|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Div8|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[54]~68_combout\);

-- Location: LCCOMB_X19_Y9_N18
\Div8|auto_generated|divider|divider|StageOut[53]~103\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[53]~103_combout\ = (\Div8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\Mod10|auto_generated|divider|divider|StageOut[142]~144_combout\) # 
-- ((\Mod10|auto_generated|divider|divider|add_sub_11_result_int[10]~14_combout\ & !\Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[10]~14_combout\,
	datab => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datac => \Mod10|auto_generated|divider|divider|StageOut[142]~144_combout\,
	datad => \Div8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[53]~103_combout\);

-- Location: LCCOMB_X19_Y9_N20
\Div8|auto_generated|divider|divider|StageOut[52]~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[52]~70_combout\ = (\Div8|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ & !\Div8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div8|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datad => \Div8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[52]~70_combout\);

-- Location: LCCOMB_X20_Y9_N28
\Div8|auto_generated|divider|divider|StageOut[51]~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[51]~71_combout\ = (!\Div8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \Div8|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Div8|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[51]~71_combout\);

-- Location: LCCOMB_X20_Y9_N22
\Div8|auto_generated|divider|divider|StageOut[50]~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[50]~72_combout\ = (\Div8|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ & !\Div8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div8|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datad => \Div8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[50]~72_combout\);

-- Location: LCCOMB_X19_Y9_N0
\Div8|auto_generated|divider|divider|StageOut[49]~107\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[49]~107_combout\ = (\Div8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\Mod10|auto_generated|divider|divider|StageOut[138]~148_combout\) # 
-- ((\Mod10|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\ & !\Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod10|auto_generated|divider|divider|StageOut[138]~148_combout\,
	datab => \Div8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\,
	datad => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[49]~107_combout\);

-- Location: LCCOMB_X19_Y9_N6
\Div8|auto_generated|divider|divider|add_sub_7_result_int[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ = (\Div8|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((((\Div8|auto_generated|divider|divider|StageOut[51]~105_combout\) # 
-- (\Div8|auto_generated|divider|divider|StageOut[51]~71_combout\))))) # (!\Div8|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((\Div8|auto_generated|divider|divider|StageOut[51]~105_combout\) # 
-- ((\Div8|auto_generated|divider|divider|StageOut[51]~71_combout\) # (GND))))
-- \Div8|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ = CARRY((\Div8|auto_generated|divider|divider|StageOut[51]~105_combout\) # ((\Div8|auto_generated|divider|divider|StageOut[51]~71_combout\) # 
-- (!\Div8|auto_generated|divider|divider|add_sub_7_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|StageOut[51]~105_combout\,
	datab => \Div8|auto_generated|divider|divider|StageOut[51]~71_combout\,
	datad => VCC,
	cin => \Div8|auto_generated|divider|divider|add_sub_7_result_int[3]~3\,
	combout => \Div8|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	cout => \Div8|auto_generated|divider|divider|add_sub_7_result_int[4]~5\);

-- Location: LCCOMB_X19_Y9_N8
\Div8|auto_generated|divider|divider|add_sub_7_result_int[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ = (\Div8|auto_generated|divider|divider|StageOut[52]~104_combout\ & (((!\Div8|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)))) # 
-- (!\Div8|auto_generated|divider|divider|StageOut[52]~104_combout\ & ((\Div8|auto_generated|divider|divider|StageOut[52]~70_combout\ & (!\Div8|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)) # 
-- (!\Div8|auto_generated|divider|divider|StageOut[52]~70_combout\ & ((\Div8|auto_generated|divider|divider|add_sub_7_result_int[4]~5\) # (GND)))))
-- \Div8|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ = CARRY(((!\Div8|auto_generated|divider|divider|StageOut[52]~104_combout\ & !\Div8|auto_generated|divider|divider|StageOut[52]~70_combout\)) # 
-- (!\Div8|auto_generated|divider|divider|add_sub_7_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|StageOut[52]~104_combout\,
	datab => \Div8|auto_generated|divider|divider|StageOut[52]~70_combout\,
	datad => VCC,
	cin => \Div8|auto_generated|divider|divider|add_sub_7_result_int[4]~5\,
	combout => \Div8|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	cout => \Div8|auto_generated|divider|divider|add_sub_7_result_int[5]~7\);

-- Location: LCCOMB_X19_Y9_N12
\Div8|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\ = CARRY((!\Div8|auto_generated|divider|divider|StageOut[54]~102_combout\ & (!\Div8|auto_generated|divider|divider|StageOut[54]~68_combout\ & 
-- !\Div8|auto_generated|divider|divider|add_sub_7_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|StageOut[54]~102_combout\,
	datab => \Div8|auto_generated|divider|divider|StageOut[54]~68_combout\,
	datad => VCC,
	cin => \Div8|auto_generated|divider|divider|add_sub_7_result_int[6]~9\,
	cout => \Div8|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\);

-- Location: LCCOMB_X19_Y9_N14
\Div8|auto_generated|divider|divider|add_sub_7_result_int[8]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ = \Div8|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div8|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\,
	combout => \Div8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\);

-- Location: LCCOMB_X19_Y9_N24
\Div8|auto_generated|divider|divider|StageOut[61]~109\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[61]~109_combout\ = (\Div8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Div8|auto_generated|divider|divider|StageOut[52]~104_combout\) # 
-- ((\Div8|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ & !\Div8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|StageOut[52]~104_combout\,
	datab => \Div8|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datac => \Div8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Div8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[61]~109_combout\);

-- Location: LCCOMB_X19_Y9_N30
\Div8|auto_generated|divider|divider|StageOut[62]~108\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[62]~108_combout\ = (\Div8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Div8|auto_generated|divider|divider|StageOut[53]~103_combout\) # 
-- ((\Div8|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ & !\Div8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \Div8|auto_generated|divider|divider|StageOut[53]~103_combout\,
	datac => \Div8|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datad => \Div8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[62]~108_combout\);

-- Location: LCCOMB_X17_Y9_N28
\Div8|auto_generated|divider|divider|StageOut[61]~75\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[61]~75_combout\ = (\Div8|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ & !\Div8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div8|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datad => \Div8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[61]~75_combout\);

-- Location: LCCOMB_X20_Y9_N2
\Div8|auto_generated|divider|divider|StageOut[51]~105\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[51]~105_combout\ = (\Div8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\Mod10|auto_generated|divider|divider|StageOut[140]~146_combout\) # 
-- ((\Mod10|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\ & !\Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\,
	datab => \Div8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datad => \Mod10|auto_generated|divider|divider|StageOut[140]~146_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[51]~105_combout\);

-- Location: LCCOMB_X20_Y9_N26
\Div8|auto_generated|divider|divider|StageOut[60]~110\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[60]~110_combout\ = (\Div8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Div8|auto_generated|divider|divider|StageOut[51]~105_combout\) # 
-- ((!\Div8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \Div8|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \Div8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \Div8|auto_generated|divider|divider|StageOut[51]~105_combout\,
	datad => \Div8|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[60]~110_combout\);

-- Location: LCCOMB_X20_Y9_N4
\Div8|auto_generated|divider|divider|StageOut[50]~106\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[50]~106_combout\ = (\Div8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\Mod10|auto_generated|divider|divider|StageOut[139]~147_combout\) # 
-- ((\Mod10|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\ & !\Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\,
	datab => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datac => \Mod10|auto_generated|divider|divider|StageOut[139]~147_combout\,
	datad => \Div8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[50]~106_combout\);

-- Location: LCCOMB_X20_Y9_N24
\Div8|auto_generated|divider|divider|StageOut[59]~111\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[59]~111_combout\ = (\Div8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Div8|auto_generated|divider|divider|StageOut[50]~106_combout\) # 
-- ((\Div8|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ & !\Div8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \Div8|auto_generated|divider|divider|StageOut[50]~106_combout\,
	datac => \Div8|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datad => \Div8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[59]~111_combout\);

-- Location: LCCOMB_X19_Y10_N24
\Div8|auto_generated|divider|divider|add_sub_6_result_int[1]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\ = (\Mod10|auto_generated|divider|divider|StageOut[138]~128_combout\) # (\Mod10|auto_generated|divider|divider|StageOut[138]~148_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod10|auto_generated|divider|divider|StageOut[138]~128_combout\,
	datad => \Mod10|auto_generated|divider|divider|StageOut[138]~148_combout\,
	combout => \Div8|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\);

-- Location: LCCOMB_X19_Y9_N26
\Div8|auto_generated|divider|divider|StageOut[58]~112\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[58]~112_combout\ = (\Div8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Div8|auto_generated|divider|divider|StageOut[49]~107_combout\) # 
-- ((\Div8|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\ & !\Div8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \Div8|auto_generated|divider|divider|StageOut[49]~107_combout\,
	datac => \Div8|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\,
	datad => \Div8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[58]~112_combout\);

-- Location: LCCOMB_X17_Y12_N12
\Div8|auto_generated|divider|divider|StageOut[48]~113\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[48]~113_combout\ = (\Div8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\Mod10|auto_generated|divider|divider|StageOut[137]~149_combout\) # 
-- ((!\Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & \Mod10|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod10|auto_generated|divider|divider|StageOut[137]~149_combout\,
	datab => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datac => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\,
	datad => \Div8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[48]~113_combout\);

-- Location: LCCOMB_X17_Y12_N10
\Div8|auto_generated|divider|divider|StageOut[57]~114\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[57]~114_combout\ = (\Div8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Div8|auto_generated|divider|divider|StageOut[48]~113_combout\) # 
-- ((\Div8|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ & !\Div8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\,
	datab => \Div8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \Div8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Div8|auto_generated|divider|divider|StageOut[48]~113_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[57]~114_combout\);

-- Location: LCCOMB_X17_Y9_N10
\Div8|auto_generated|divider|divider|add_sub_8_result_int[3]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ = (\Div8|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & (((\Div8|auto_generated|divider|divider|StageOut[58]~78_combout\) # 
-- (\Div8|auto_generated|divider|divider|StageOut[58]~112_combout\)))) # (!\Div8|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & (!\Div8|auto_generated|divider|divider|StageOut[58]~78_combout\ & 
-- (!\Div8|auto_generated|divider|divider|StageOut[58]~112_combout\)))
-- \Div8|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ = CARRY((!\Div8|auto_generated|divider|divider|StageOut[58]~78_combout\ & (!\Div8|auto_generated|divider|divider|StageOut[58]~112_combout\ & 
-- !\Div8|auto_generated|divider|divider|add_sub_8_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|StageOut[58]~78_combout\,
	datab => \Div8|auto_generated|divider|divider|StageOut[58]~112_combout\,
	datad => VCC,
	cin => \Div8|auto_generated|divider|divider|add_sub_8_result_int[2]~1\,
	combout => \Div8|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	cout => \Div8|auto_generated|divider|divider|add_sub_8_result_int[3]~3\);

-- Location: LCCOMB_X17_Y9_N12
\Div8|auto_generated|divider|divider|add_sub_8_result_int[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ = (\Div8|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((((\Div8|auto_generated|divider|divider|StageOut[59]~77_combout\) # 
-- (\Div8|auto_generated|divider|divider|StageOut[59]~111_combout\))))) # (!\Div8|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((\Div8|auto_generated|divider|divider|StageOut[59]~77_combout\) # 
-- ((\Div8|auto_generated|divider|divider|StageOut[59]~111_combout\) # (GND))))
-- \Div8|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ = CARRY((\Div8|auto_generated|divider|divider|StageOut[59]~77_combout\) # ((\Div8|auto_generated|divider|divider|StageOut[59]~111_combout\) # 
-- (!\Div8|auto_generated|divider|divider|add_sub_8_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|StageOut[59]~77_combout\,
	datab => \Div8|auto_generated|divider|divider|StageOut[59]~111_combout\,
	datad => VCC,
	cin => \Div8|auto_generated|divider|divider|add_sub_8_result_int[3]~3\,
	combout => \Div8|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	cout => \Div8|auto_generated|divider|divider|add_sub_8_result_int[4]~5\);

-- Location: LCCOMB_X17_Y9_N18
\Div8|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\ = CARRY((!\Div8|auto_generated|divider|divider|StageOut[62]~74_combout\ & (!\Div8|auto_generated|divider|divider|StageOut[62]~108_combout\ & 
-- !\Div8|auto_generated|divider|divider|add_sub_8_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|StageOut[62]~74_combout\,
	datab => \Div8|auto_generated|divider|divider|StageOut[62]~108_combout\,
	datad => VCC,
	cin => \Div8|auto_generated|divider|divider|add_sub_8_result_int[6]~9\,
	cout => \Div8|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\);

-- Location: LCCOMB_X17_Y9_N20
\Div8|auto_generated|divider|divider|add_sub_8_result_int[8]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ = \Div8|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div8|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\,
	combout => \Div8|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\);

-- Location: LCCOMB_X17_Y9_N24
\Div8|auto_generated|divider|divider|StageOut[70]~115\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[70]~115_combout\ = (\Div8|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\Div8|auto_generated|divider|divider|StageOut[61]~109_combout\) # 
-- ((!\Div8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \Div8|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \Div8|auto_generated|divider|divider|StageOut[61]~109_combout\,
	datac => \Div8|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datad => \Div8|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[70]~115_combout\);

-- Location: LCCOMB_X17_Y9_N6
\Div8|auto_generated|divider|divider|StageOut[69]~116\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[69]~116_combout\ = (\Div8|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\Div8|auto_generated|divider|divider|StageOut[60]~110_combout\) # 
-- ((!\Div8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \Div8|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \Div8|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datac => \Div8|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datad => \Div8|auto_generated|divider|divider|StageOut[60]~110_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[69]~116_combout\);

-- Location: LCCOMB_X17_Y13_N2
\Div8|auto_generated|divider|divider|StageOut[68]~83\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[68]~83_combout\ = (!\Div8|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \Div8|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div8|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \Div8|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[68]~83_combout\);

-- Location: LCCOMB_X17_Y13_N24
\Div8|auto_generated|divider|divider|StageOut[67]~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[67]~84_combout\ = (\Div8|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ & !\Div8|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div8|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	datac => \Div8|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[67]~84_combout\);

-- Location: LCCOMB_X17_Y12_N18
\Div8|auto_generated|divider|divider|add_sub_6_result_int[0]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ = (\Mod10|auto_generated|divider|divider|StageOut[137]~129_combout\) # (\Mod10|auto_generated|divider|divider|StageOut[137]~149_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod10|auto_generated|divider|divider|StageOut[137]~129_combout\,
	datad => \Mod10|auto_generated|divider|divider|StageOut[137]~149_combout\,
	combout => \Div8|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\);

-- Location: LCCOMB_X17_Y12_N20
\Div8|auto_generated|divider|divider|StageOut[48]~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[48]~79_combout\ = (\Div8|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ & !\Div8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div8|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\,
	datad => \Div8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[48]~79_combout\);

-- Location: LCCOMB_X17_Y12_N24
\Div8|auto_generated|divider|divider|add_sub_7_result_int[1]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ = (\Div8|auto_generated|divider|divider|StageOut[48]~113_combout\) # (\Div8|auto_generated|divider|divider|StageOut[48]~79_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|StageOut[48]~113_combout\,
	datad => \Div8|auto_generated|divider|divider|StageOut[48]~79_combout\,
	combout => \Div8|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\);

-- Location: LCCOMB_X17_Y12_N0
\Div8|auto_generated|divider|divider|StageOut[66]~119\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[66]~119_combout\ = (\Div8|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\Div8|auto_generated|divider|divider|StageOut[57]~114_combout\) # 
-- ((\Div8|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ & !\Div8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datab => \Div8|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	datac => \Div8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Div8|auto_generated|divider|divider|StageOut[57]~114_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[66]~119_combout\);

-- Location: LCCOMB_X20_Y13_N20
\Div8|auto_generated|divider|divider|add_sub_7_result_int[0]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ = (\Mod10|auto_generated|divider|divider|StageOut[136]~157_combout\) # (\Mod10|auto_generated|divider|divider|StageOut[136]~130_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod10|auto_generated|divider|divider|StageOut[136]~157_combout\,
	datad => \Mod10|auto_generated|divider|divider|StageOut[136]~130_combout\,
	combout => \Div8|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\);

-- Location: LCCOMB_X20_Y13_N28
\Div8|auto_generated|divider|divider|StageOut[56]~120\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[56]~120_combout\ = (\Div8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Mod10|auto_generated|divider|divider|StageOut[136]~157_combout\) # 
-- ((!\Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & \Mod10|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datac => \Mod10|auto_generated|divider|divider|StageOut[136]~157_combout\,
	datad => \Mod10|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[56]~120_combout\);

-- Location: LCCOMB_X20_Y13_N26
\Div8|auto_generated|divider|divider|StageOut[65]~121\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[65]~121_combout\ = (\Div8|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\Div8|auto_generated|divider|divider|StageOut[56]~120_combout\) # 
-- ((!\Div8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \Div8|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \Div8|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\,
	datac => \Div8|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \Div8|auto_generated|divider|divider|StageOut[56]~120_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[65]~121_combout\);

-- Location: LCCOMB_X17_Y13_N18
\Div8|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\ = CARRY((!\Div8|auto_generated|divider|divider|StageOut[70]~81_combout\ & (!\Div8|auto_generated|divider|divider|StageOut[70]~115_combout\ & 
-- !\Div8|auto_generated|divider|divider|add_sub_9_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|StageOut[70]~81_combout\,
	datab => \Div8|auto_generated|divider|divider|StageOut[70]~115_combout\,
	datad => VCC,
	cin => \Div8|auto_generated|divider|divider|add_sub_9_result_int[6]~9\,
	cout => \Div8|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\);

-- Location: LCCOMB_X17_Y13_N20
\Div8|auto_generated|divider|divider|add_sub_9_result_int[8]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ = \Div8|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div8|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\,
	combout => \Div8|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\);

-- Location: LCCOMB_X17_Y11_N6
\year3[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- year3(2) = (GLOBAL(\process_2~3clkctrl_outclk\) & (!\Div8|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)) # (!GLOBAL(\process_2~3clkctrl_outclk\) & ((year3(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div8|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datac => \process_2~3clkctrl_outclk\,
	datad => year3(2),
	combout => year3(2));

-- Location: LCCOMB_X5_Y21_N12
\nsec~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nsec~2_combout\ = (\sVALUE~input_o\ & (\setsec[5]~head_lut_combout\)) # (!\sVALUE~input_o\ & ((\sec[5]~head_lut_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sVALUE~input_o\,
	datac => \setsec[5]~head_lut_combout\,
	datad => \sec[5]~head_lut_combout\,
	combout => \nsec~2_combout\);

-- Location: LCCOMB_X5_Y21_N14
\nsec[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- nsec(5) = (GLOBAL(\process_2~4clkctrl_outclk\) & (\nsec~2_combout\)) # (!GLOBAL(\process_2~4clkctrl_outclk\) & ((nsec(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nsec~2_combout\,
	datac => nsec(5),
	datad => \process_2~4clkctrl_outclk\,
	combout => nsec(5));

-- Location: LCCOMB_X4_Y21_N2
\nsec[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- nsec(4) = (GLOBAL(\process_2~4clkctrl_outclk\) & (\nsec~3_combout\)) # (!GLOBAL(\process_2~4clkctrl_outclk\) & ((nsec(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nsec~3_combout\,
	datac => \process_2~4clkctrl_outclk\,
	datad => nsec(4),
	combout => nsec(4));

-- Location: LCCOMB_X5_Y21_N4
\nsec[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- nsec(3) = (GLOBAL(\process_2~4clkctrl_outclk\) & (\nsec~4_combout\)) # (!GLOBAL(\process_2~4clkctrl_outclk\) & ((nsec(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nsec~4_combout\,
	datac => nsec(3),
	datad => \process_2~4clkctrl_outclk\,
	combout => nsec(3));

-- Location: LCCOMB_X5_Y23_N20
\Mod7|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = nsec(3) $ (VCC)
-- \Mod7|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(nsec(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => nsec(3),
	datad => VCC,
	combout => \Mod7|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Mod7|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X5_Y23_N24
\Mod7|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (nsec(5) & (\Mod7|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!nsec(5) & (!\Mod7|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \Mod7|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((nsec(5) & !\Mod7|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => nsec(5),
	datad => VCC,
	cin => \Mod7|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Mod7|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Mod7|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X5_Y23_N26
\Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Mod7|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod7|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X4_Y23_N16
\Mod7|auto_generated|divider|divider|StageOut[21]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|StageOut[21]~25_combout\ = (!\Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Mod7|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod7|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \Mod7|auto_generated|divider|divider|StageOut[21]~25_combout\);

-- Location: LCCOMB_X4_Y24_N24
\Mod7|auto_generated|divider|divider|StageOut[20]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|StageOut[20]~26_combout\ = (nsec(4) & \Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => nsec(4),
	datac => \Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod7|auto_generated|divider|divider|StageOut[20]~26_combout\);

-- Location: LCCOMB_X4_Y23_N12
\Mod7|auto_generated|divider|divider|StageOut[19]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|StageOut[19]~29_combout\ = (\Mod7|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod7|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod7|auto_generated|divider|divider|StageOut[19]~29_combout\);

-- Location: LCCOMB_X1_Y21_N4
\nsec~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nsec~5_combout\ = (\sVALUE~input_o\ & ((\setsec[2]~head_lut_combout\))) # (!\sVALUE~input_o\ & (\sec[2]~head_lut_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sec[2]~head_lut_combout\,
	datab => \setsec[2]~head_lut_combout\,
	datad => \sVALUE~input_o\,
	combout => \nsec~5_combout\);

-- Location: LCCOMB_X2_Y21_N30
\nsec[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- nsec(2) = (GLOBAL(\process_2~4clkctrl_outclk\) & ((\nsec~5_combout\))) # (!GLOBAL(\process_2~4clkctrl_outclk\) & (nsec(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nsec(2),
	datac => \nsec~5_combout\,
	datad => \process_2~4clkctrl_outclk\,
	combout => nsec(2));

-- Location: LCCOMB_X4_Y24_N20
\Mod7|auto_generated|divider|divider|StageOut[18]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|StageOut[18]~30_combout\ = (\Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & nsec(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => nsec(2),
	combout => \Mod7|auto_generated|divider|divider|StageOut[18]~30_combout\);

-- Location: LCCOMB_X4_Y24_N0
\Mod7|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Mod7|auto_generated|divider|divider|StageOut[18]~31_combout\) # (\Mod7|auto_generated|divider|divider|StageOut[18]~30_combout\)))
-- \Mod7|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Mod7|auto_generated|divider|divider|StageOut[18]~31_combout\) # (\Mod7|auto_generated|divider|divider|StageOut[18]~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod7|auto_generated|divider|divider|StageOut[18]~31_combout\,
	datab => \Mod7|auto_generated|divider|divider|StageOut[18]~30_combout\,
	datad => VCC,
	combout => \Mod7|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Mod7|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X4_Y24_N8
\Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Mod7|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod7|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X3_Y23_N24
\Mod7|auto_generated|divider|divider|StageOut[25]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|StageOut[25]~37_combout\ = (\Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & nsec(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => nsec(2),
	combout => \Mod7|auto_generated|divider|divider|StageOut[25]~37_combout\);

-- Location: LCCOMB_X4_Y23_N22
\Mod7|auto_generated|divider|divider|StageOut[25]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|StageOut[25]~38_combout\ = (\Mod7|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod7|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod7|auto_generated|divider|divider|StageOut[25]~38_combout\);

-- Location: LCCOMB_X4_Y23_N20
\Mod7|auto_generated|divider|divider|StageOut[24]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|StageOut[24]~33_combout\ = (nsec(1) & !\Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nsec(1),
	datad => \Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod7|auto_generated|divider|divider|StageOut[24]~33_combout\);

-- Location: LCCOMB_X4_Y23_N18
\Mod7|auto_generated|divider|divider|StageOut[32]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|StageOut[32]~40_combout\ = (\Mod7|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod7|auto_generated|divider|divider|StageOut[25]~37_combout\) # 
-- ((\Mod7|auto_generated|divider|divider|StageOut[25]~38_combout\)))) # (!\Mod7|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (((\Mod7|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod7|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \Mod7|auto_generated|divider|divider|StageOut[25]~37_combout\,
	datac => \Mod7|auto_generated|divider|divider|StageOut[25]~38_combout\,
	datad => \Mod7|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \Mod7|auto_generated|divider|divider|StageOut[32]~40_combout\);

-- Location: LCCOMB_X4_Y23_N30
\sec1[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- sec1(2) = (GLOBAL(\process_2~4clkctrl_outclk\) & (\Mod7|auto_generated|divider|divider|StageOut[32]~40_combout\)) # (!GLOBAL(\process_2~4clkctrl_outclk\) & ((sec1(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod7|auto_generated|divider|divider|StageOut[32]~40_combout\,
	datac => sec1(2),
	datad => \process_2~4clkctrl_outclk\,
	combout => sec1(2));

-- Location: LCCOMB_X12_Y18_N30
\Mod5|auto_generated|divider|divider|StageOut[16]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[16]~7_combout\ = (!\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[16]~7_combout\);

-- Location: LCCOMB_X11_Y18_N12
\hor1[2]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \hor1[2]~8_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod5|auto_generated|divider|divider|StageOut[16]~6_combout\) # ((\Mod5|auto_generated|divider|divider|StageOut[16]~7_combout\)))) # 
-- (!\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (((\Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[16]~6_combout\,
	datac => \Mod5|auto_generated|divider|divider|StageOut[16]~7_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \hor1[2]~8_combout\);

-- Location: LCCOMB_X11_Y19_N2
\Mod2|auto_generated|divider|divider|StageOut[16]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[16]~22_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[16]~22_combout\);

-- Location: LCCOMB_X12_Y19_N26
\hor1[2]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \hor1[2]~9_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (((\Mod2|auto_generated|divider|divider|StageOut[16]~22_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[16]~26_combout\)))) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (\Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[16]~22_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[16]~26_combout\,
	combout => \hor1[2]~9_combout\);

-- Location: IOIBUF_X0_Y26_N1
\DIS24~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DIS24,
	o => \DIS24~input_o\);

-- Location: LCCOMB_X12_Y19_N30
\hor1[2]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \hor1[2]~14_combout\ = (\ALRAM~input_o\ & (\hor1[2]~8_combout\)) # (!\ALRAM~input_o\ & ((\DIS24~input_o\ & ((\hor1[2]~9_combout\))) # (!\DIS24~input_o\ & (\hor1[2]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALRAM~input_o\,
	datab => \hor1[2]~8_combout\,
	datac => \hor1[2]~9_combout\,
	datad => \DIS24~input_o\,
	combout => \hor1[2]~14_combout\);

-- Location: LCCOMB_X12_Y19_N6
\hor1[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- hor1(2) = (GLOBAL(\hor2[0]~4clkctrl_outclk\) & ((\hor1[2]~14_combout\))) # (!GLOBAL(\hor2[0]~4clkctrl_outclk\) & (hor1(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => hor1(2),
	datac => \hor2[0]~4clkctrl_outclk\,
	datad => \hor1[2]~14_combout\,
	combout => hor1(2));

-- Location: LCCOMB_X11_Y20_N2
\nFND3[2]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND3[2]~16_combout\ = (nMODE(0) & (((sec1(2))) # (!\nFND4[2]~11_combout\))) # (!nMODE(0) & (\nFND4[2]~11_combout\ & ((hor1(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nMODE(0),
	datab => \nFND4[2]~11_combout\,
	datac => sec1(2),
	datad => hor1(2),
	combout => \nFND3[2]~16_combout\);

-- Location: LCCOMB_X10_Y20_N16
\nFND3[2]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND3[2]~17_combout\ = (nMODE(1) & ((\nFND3[2]~16_combout\ & ((year3(2)))) # (!\nFND3[2]~16_combout\ & (mon1(2))))) # (!nMODE(1) & (((\nFND3[2]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => mon1(2),
	datab => nMODE(1),
	datac => year3(2),
	datad => \nFND3[2]~16_combout\,
	combout => \nFND3[2]~17_combout\);

-- Location: LCCOMB_X10_Y20_N12
\nFND3[2]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND3[2]~18_combout\ = (\nFND4[2]~2_combout\ & ((alhor1(2)) # ((\nFND4[2]~1_combout\)))) # (!\nFND4[2]~2_combout\ & (((!\nFND4[2]~1_combout\ & \nFND3[2]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => alhor1(2),
	datab => \nFND4[2]~2_combout\,
	datac => \nFND4[2]~1_combout\,
	datad => \nFND3[2]~17_combout\,
	combout => \nFND3[2]~18_combout\);

-- Location: LCCOMB_X10_Y20_N20
\nFND3[2]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND3[2]~21_combout\ = (\nFND4[2]~1_combout\ & ((\nFND3[2]~18_combout\ & ((\nFND3[2]~20_combout\))) # (!\nFND3[2]~18_combout\ & (\nFND3[2]~15_combout\)))) # (!\nFND4[2]~1_combout\ & (((\nFND3[2]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nFND3[2]~15_combout\,
	datab => \nFND3[2]~20_combout\,
	datac => \nFND4[2]~1_combout\,
	datad => \nFND3[2]~18_combout\,
	combout => \nFND3[2]~21_combout\);

-- Location: LCCOMB_X10_Y20_N14
\nFND3[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- nFND3(2) = (GLOBAL(\nFND4[0]~12clkctrl_outclk\) & ((\nFND3[2]~21_combout\))) # (!GLOBAL(\nFND4[0]~12clkctrl_outclk\) & (nFND3(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => nFND3(2),
	datac => \nFND4[0]~12clkctrl_outclk\,
	datad => \nFND3[2]~21_combout\,
	combout => nFND3(2));

-- Location: LCCOMB_X14_Y20_N28
\laphor11[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- laphor11(0) = (GLOBAL(\laphor12[0]~0clkctrl_outclk\) & (laphor1(0))) # (!GLOBAL(\laphor12[0]~0clkctrl_outclk\) & ((laphor11(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => laphor1(0),
	datab => laphor11(0),
	datac => \laphor12[0]~0clkctrl_outclk\,
	combout => laphor11(0));

-- Location: FF_X15_Y21_N9
\laphor2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mENTER~input_o\,
	asdata => sthor(0),
	sload => VCC,
	ena => \lapmin2[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => laphor2(0));

-- Location: LCCOMB_X14_Y21_N28
\laphor21[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- laphor21(0) = (GLOBAL(\laphor22[0]~0clkctrl_outclk\) & (laphor2(0))) # (!GLOBAL(\laphor22[0]~0clkctrl_outclk\) & ((laphor21(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => laphor2(0),
	datac => \laphor22[0]~0clkctrl_outclk\,
	datad => laphor21(0),
	combout => laphor21(0));

-- Location: LCCOMB_X15_Y22_N30
\sthor1[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- sthor1(0) = (GLOBAL(\stmin1[3]~0clkctrl_outclk\) & (sthor(0))) # (!GLOBAL(\stmin1[3]~0clkctrl_outclk\) & ((sthor1(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => sthor(0),
	datac => sthor1(0),
	datad => \stmin1[3]~0clkctrl_outclk\,
	combout => sthor1(0));

-- Location: FF_X16_Y22_N13
\laphor3[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mENTER~input_o\,
	asdata => sthor(0),
	sload => VCC,
	ena => \lapmin3[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => laphor3(0));

-- Location: LCCOMB_X16_Y22_N2
\laphor31[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- laphor31(0) = (GLOBAL(\lapmin32[0]~0clkctrl_outclk\) & ((laphor3(0)))) # (!GLOBAL(\lapmin32[0]~0clkctrl_outclk\) & (laphor31(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => laphor31(0),
	datac => laphor3(0),
	datad => \lapmin32[0]~0clkctrl_outclk\,
	combout => laphor31(0));

-- Location: LCCOMB_X15_Y22_N8
\nFND3[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND3[0]~0_combout\ = (\stsec2[0]~4_combout\ & ((\nFND4[2]~0_combout\ & ((laphor31(0)))) # (!\nFND4[2]~0_combout\ & (sthor1(0))))) # (!\stsec2[0]~4_combout\ & (\nFND4[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stsec2[0]~4_combout\,
	datab => \nFND4[2]~0_combout\,
	datac => sthor1(0),
	datad => laphor31(0),
	combout => \nFND3[0]~0_combout\);

-- Location: LCCOMB_X14_Y20_N26
\nFND3[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND3[0]~1_combout\ = (\stsec2[0]~4_combout\ & (((\nFND3[0]~0_combout\)))) # (!\stsec2[0]~4_combout\ & ((\nFND3[0]~0_combout\ & (laphor11(0))) # (!\nFND3[0]~0_combout\ & ((laphor21(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stsec2[0]~4_combout\,
	datab => laphor11(0),
	datac => laphor21(0),
	datad => \nFND3[0]~0_combout\,
	combout => \nFND3[0]~1_combout\);

-- Location: LCCOMB_X11_Y20_N6
\alhor1[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- alhor1(0) = (GLOBAL(\process_2~1clkctrl_outclk\) & ((alhor(0)))) # (!GLOBAL(\process_2~1clkctrl_outclk\) & (alhor1(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => alhor1(0),
	datac => alhor(0),
	datad => \process_2~1clkctrl_outclk\,
	combout => alhor1(0));

-- Location: LCCOMB_X12_Y14_N18
\nmon~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nmon~0_combout\ = (\sVALUE~input_o\ & (\setmon[0]~head_lut_combout\)) # (!\sVALUE~input_o\ & ((\mon[0]~head_lut_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setmon[0]~head_lut_combout\,
	datac => \mon[0]~head_lut_combout\,
	datad => \sVALUE~input_o\,
	combout => \nmon~0_combout\);

-- Location: LCCOMB_X12_Y14_N26
\nmon[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- nmon(0) = (GLOBAL(\process_2~2clkctrl_outclk\) & ((\nmon~0_combout\))) # (!GLOBAL(\process_2~2clkctrl_outclk\) & (nmon(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nmon(0),
	datac => \nmon~0_combout\,
	datad => \process_2~2clkctrl_outclk\,
	combout => nmon(0));

-- Location: LCCOMB_X12_Y14_N12
\mon1[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- mon1(0) = (GLOBAL(\process_2~2clkctrl_outclk\) & ((nmon(0)))) # (!GLOBAL(\process_2~2clkctrl_outclk\) & (mon1(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => mon1(0),
	datac => nmon(0),
	datad => \process_2~2clkctrl_outclk\,
	combout => mon1(0));

-- Location: LCCOMB_X7_Y21_N24
\nsec~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nsec~0_combout\ = (\sVALUE~input_o\ & (\setsec[0]~head_lut_combout\)) # (!\sVALUE~input_o\ & ((\sec[0]~head_lut_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setsec[0]~head_lut_combout\,
	datac => \sVALUE~input_o\,
	datad => \sec[0]~head_lut_combout\,
	combout => \nsec~0_combout\);

-- Location: LCCOMB_X7_Y21_N14
\nsec[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- nsec(0) = (GLOBAL(\process_2~4clkctrl_outclk\) & ((\nsec~0_combout\))) # (!GLOBAL(\process_2~4clkctrl_outclk\) & (nsec(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => nsec(0),
	datac => \nsec~0_combout\,
	datad => \process_2~4clkctrl_outclk\,
	combout => nsec(0));

-- Location: LCCOMB_X7_Y21_N16
\sec1[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- sec1(0) = (GLOBAL(\process_2~4clkctrl_outclk\) & ((nsec(0)))) # (!GLOBAL(\process_2~4clkctrl_outclk\) & (sec1(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => sec1(0),
	datac => nsec(0),
	datad => \process_2~4clkctrl_outclk\,
	combout => sec1(0));

-- Location: LCCOMB_X15_Y19_N28
\hor1[1]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \hor1[1]~4_combout\ = (\ALRAM~input_o\) # (!\DIS24~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DIS24~input_o\,
	datac => \ALRAM~input_o\,
	combout => \hor1[1]~4_combout\);

-- Location: LCCOMB_X12_Y19_N10
\Mod3|auto_generated|divider|divider|StageOut[20]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[20]~23_combout\ = (nhor(0) & !\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => nhor(0),
	datad => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[20]~23_combout\);

-- Location: LCCOMB_X11_Y19_N20
\Mod3|auto_generated|divider|divider|StageOut[20]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[20]~22_combout\ = (nhor(0) & \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => nhor(0),
	datac => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[20]~22_combout\);

-- Location: LCCOMB_X12_Y19_N24
\Mod2|auto_generated|divider|divider|add_sub_4_result_int[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\ = (\Mod3|auto_generated|divider|divider|StageOut[20]~23_combout\) # (\Mod3|auto_generated|divider|divider|StageOut[20]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod3|auto_generated|divider|divider|StageOut[20]~23_combout\,
	datad => \Mod3|auto_generated|divider|divider|StageOut[20]~22_combout\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\);

-- Location: LCCOMB_X12_Y20_N8
\hor1[0]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \hor1[0]~5_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (nhor(0))) # (!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & ((\hor1[1]~4_combout\ & (nhor(0))) # (!\hor1[1]~4_combout\ & 
-- ((\Mod2|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	datab => nhor(0),
	datac => \hor1[1]~4_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\,
	combout => \hor1[0]~5_combout\);

-- Location: LCCOMB_X12_Y20_N6
\hor1[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- hor1(0) = (GLOBAL(\hor2[0]~4clkctrl_outclk\) & ((\hor1[0]~5_combout\))) # (!GLOBAL(\hor2[0]~4clkctrl_outclk\) & (hor1(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => hor1(0),
	datac => \hor2[0]~4clkctrl_outclk\,
	datad => \hor1[0]~5_combout\,
	combout => hor1(0));

-- Location: LCCOMB_X12_Y20_N22
\nFND3[0]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND3[0]~2_combout\ = (nMODE(0) & (((sec1(0))) # (!\nFND4[2]~11_combout\))) # (!nMODE(0) & (\nFND4[2]~11_combout\ & ((hor1(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nMODE(0),
	datab => \nFND4[2]~11_combout\,
	datac => sec1(0),
	datad => hor1(0),
	combout => \nFND3[0]~2_combout\);

-- Location: LCCOMB_X17_Y20_N16
\nFND3[0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND3[0]~3_combout\ = (nMODE(1) & ((\nFND3[0]~2_combout\ & (year3(0))) # (!\nFND3[0]~2_combout\ & ((mon1(0)))))) # (!nMODE(1) & (((\nFND3[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => year3(0),
	datab => nMODE(1),
	datac => mon1(0),
	datad => \nFND3[0]~2_combout\,
	combout => \nFND3[0]~3_combout\);

-- Location: LCCOMB_X17_Y20_N22
\nFND3[0]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND3[0]~4_combout\ = (\nFND4[2]~1_combout\ & (\nFND4[2]~2_combout\)) # (!\nFND4[2]~1_combout\ & ((\nFND4[2]~2_combout\ & (alhor1(0))) # (!\nFND4[2]~2_combout\ & ((\nFND3[0]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nFND4[2]~1_combout\,
	datab => \nFND4[2]~2_combout\,
	datac => alhor1(0),
	datad => \nFND3[0]~3_combout\,
	combout => \nFND3[0]~4_combout\);

-- Location: FF_X22_Y21_N3
\lapsec1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mENTER~input_o\,
	asdata => stsec(0),
	sload => VCC,
	ena => \lapmin1[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => lapsec1(0));

-- Location: LCCOMB_X21_Y21_N8
\lapsec11[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- lapsec11(0) = (GLOBAL(\lapsec12[0]~0clkctrl_outclk\) & (lapsec1(0))) # (!GLOBAL(\lapsec12[0]~0clkctrl_outclk\) & ((lapsec11(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => lapsec1(0),
	datac => lapsec11(0),
	datad => \lapsec12[0]~0clkctrl_outclk\,
	combout => lapsec11(0));

-- Location: LCCOMB_X21_Y24_N30
\lapsec2[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \lapsec2[0]~feeder_combout\ = stsec(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => stsec(0),
	combout => \lapsec2[0]~feeder_combout\);

-- Location: FF_X21_Y24_N31
\lapsec2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mENTER~input_o\,
	d => \lapsec2[0]~feeder_combout\,
	ena => \lapmin2[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => lapsec2(0));

-- Location: LCCOMB_X21_Y24_N16
\lapsec21[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- lapsec21(0) = (GLOBAL(\lapsec22[0]~0clkctrl_outclk\) & ((lapsec2(0)))) # (!GLOBAL(\lapsec22[0]~0clkctrl_outclk\) & (lapsec21(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => lapsec21(0),
	datac => lapsec2(0),
	datad => \lapsec22[0]~0clkctrl_outclk\,
	combout => lapsec21(0));

-- Location: LCCOMB_X21_Y24_N2
\stsec1[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- stsec1(0) = (GLOBAL(\stsec2[0]~5clkctrl_outclk\) & (stsec(0))) # (!GLOBAL(\stsec2[0]~5clkctrl_outclk\) & ((stsec1(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => stsec(0),
	datac => \stsec2[0]~5clkctrl_outclk\,
	datad => stsec1(0),
	combout => stsec1(0));

-- Location: LCCOMB_X21_Y24_N0
\nFND3[0]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND3[0]~5_combout\ = (\nFND4[2]~0_combout\ & (((!\stsec2[0]~4_combout\)))) # (!\nFND4[2]~0_combout\ & ((\stsec2[0]~4_combout\ & ((stsec1(0)))) # (!\stsec2[0]~4_combout\ & (lapsec21(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nFND4[2]~0_combout\,
	datab => lapsec21(0),
	datac => \stsec2[0]~4_combout\,
	datad => stsec1(0),
	combout => \nFND3[0]~5_combout\);

-- Location: LCCOMB_X21_Y21_N24
\nFND3[0]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND3[0]~6_combout\ = (\nFND4[2]~0_combout\ & ((\nFND3[0]~5_combout\ & ((lapsec11(0)))) # (!\nFND3[0]~5_combout\ & (lapsec31(0))))) # (!\nFND4[2]~0_combout\ & (((\nFND3[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => lapsec31(0),
	datab => lapsec11(0),
	datac => \nFND4[2]~0_combout\,
	datad => \nFND3[0]~5_combout\,
	combout => \nFND3[0]~6_combout\);

-- Location: LCCOMB_X17_Y20_N4
\nFND3[0]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND3[0]~7_combout\ = (\nFND4[2]~1_combout\ & ((\nFND3[0]~4_combout\ & ((\nFND3[0]~6_combout\))) # (!\nFND3[0]~4_combout\ & (\nFND3[0]~1_combout\)))) # (!\nFND4[2]~1_combout\ & (((\nFND3[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nFND4[2]~1_combout\,
	datab => \nFND3[0]~1_combout\,
	datac => \nFND3[0]~4_combout\,
	datad => \nFND3[0]~6_combout\,
	combout => \nFND3[0]~7_combout\);

-- Location: LCCOMB_X17_Y20_N24
\nFND3[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- nFND3(0) = (GLOBAL(\nFND4[0]~12clkctrl_outclk\) & ((\nFND3[0]~7_combout\))) # (!GLOBAL(\nFND4[0]~12clkctrl_outclk\) & (nFND3(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => nFND3(0),
	datac => \nFND3[0]~7_combout\,
	datad => \nFND4[0]~12clkctrl_outclk\,
	combout => nFND3(0));

-- Location: LCCOMB_X9_Y22_N20
\Mod14|auto_generated|divider|divider|StageOut[21]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod14|auto_generated|divider|divider|StageOut[21]~8_combout\ = (\Mod14|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (alhor(1))) # (!\Mod14|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\Mod14|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => alhor(1),
	datab => \Mod14|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Mod14|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \Mod14|auto_generated|divider|divider|StageOut[21]~8_combout\);

-- Location: LCCOMB_X9_Y22_N24
\alhor1[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- alhor1(1) = (GLOBAL(\process_2~1clkctrl_outclk\) & ((\Mod14|auto_generated|divider|divider|StageOut[21]~8_combout\))) # (!GLOBAL(\process_2~1clkctrl_outclk\) & (alhor1(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => alhor1(1),
	datac => \Mod14|auto_generated|divider|divider|StageOut[21]~8_combout\,
	datad => \process_2~1clkctrl_outclk\,
	combout => alhor1(1));

-- Location: LCCOMB_X17_Y23_N28
\Mod30|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod30|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Mod30|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod30|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Mod30|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X17_Y24_N24
\Mod30|auto_generated|divider|divider|StageOut[15]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod30|auto_generated|divider|divider|StageOut[15]~1_combout\ = (sthor(1) & !\Mod30|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => sthor(1),
	datad => \Mod30|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod30|auto_generated|divider|divider|StageOut[15]~1_combout\);

-- Location: LCCOMB_X17_Y24_N0
\Mod30|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod30|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Mod30|auto_generated|divider|divider|StageOut[15]~0_combout\) # (\Mod30|auto_generated|divider|divider|StageOut[15]~1_combout\)))
-- \Mod30|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Mod30|auto_generated|divider|divider|StageOut[15]~0_combout\) # (\Mod30|auto_generated|divider|divider|StageOut[15]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod30|auto_generated|divider|divider|StageOut[15]~0_combout\,
	datab => \Mod30|auto_generated|divider|divider|StageOut[15]~1_combout\,
	datad => VCC,
	combout => \Mod30|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Mod30|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X17_Y24_N26
\Mod30|auto_generated|divider|divider|StageOut[18]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod30|auto_generated|divider|divider|StageOut[18]~2_combout\ = (sthor(4) & \Mod30|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => sthor(4),
	datad => \Mod30|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod30|auto_generated|divider|divider|StageOut[18]~2_combout\);

-- Location: LCCOMB_X17_Y24_N16
\Mod30|auto_generated|divider|divider|StageOut[17]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod30|auto_generated|divider|divider|StageOut[17]~4_combout\ = (sthor(3) & \Mod30|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => sthor(3),
	datad => \Mod30|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod30|auto_generated|divider|divider|StageOut[17]~4_combout\);

-- Location: LCCOMB_X17_Y23_N16
\Mod30|auto_generated|divider|divider|StageOut[16]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod30|auto_generated|divider|divider|StageOut[16]~7_combout\ = (\Mod30|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\Mod30|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod30|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datab => \Mod30|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod30|auto_generated|divider|divider|StageOut[16]~7_combout\);

-- Location: LCCOMB_X17_Y24_N6
\Mod30|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod30|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\Mod30|auto_generated|divider|divider|StageOut[18]~3_combout\ & (!\Mod30|auto_generated|divider|divider|StageOut[18]~2_combout\ & 
-- !\Mod30|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod30|auto_generated|divider|divider|StageOut[18]~3_combout\,
	datab => \Mod30|auto_generated|divider|divider|StageOut[18]~2_combout\,
	datad => VCC,
	cin => \Mod30|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \Mod30|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X17_Y24_N8
\Mod30|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod30|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Mod30|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod30|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \Mod30|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X17_Y24_N18
\Mod30|auto_generated|divider|divider|StageOut[21]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod30|auto_generated|divider|divider|StageOut[21]~8_combout\ = (\Mod30|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (sthor(1))) # (!\Mod30|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\Mod30|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => sthor(1),
	datac => \Mod30|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Mod30|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod30|auto_generated|divider|divider|StageOut[21]~8_combout\);

-- Location: LCCOMB_X17_Y24_N20
\sthor1[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- sthor1(1) = (GLOBAL(\stmin1[3]~0clkctrl_outclk\) & (\Mod30|auto_generated|divider|divider|StageOut[21]~8_combout\)) # (!GLOBAL(\stmin1[3]~0clkctrl_outclk\) & ((sthor1(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod30|auto_generated|divider|divider|StageOut[21]~8_combout\,
	datac => \stmin1[3]~0clkctrl_outclk\,
	datad => sthor1(1),
	combout => sthor1(1));

-- Location: LCCOMB_X15_Y23_N4
\nFND3[1]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND3[1]~8_combout\ = (\nFND4[2]~0_combout\ & ((laphor31(1)) # ((!\stsec2[0]~4_combout\)))) # (!\nFND4[2]~0_combout\ & (((\stsec2[0]~4_combout\ & sthor1(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => laphor31(1),
	datab => \nFND4[2]~0_combout\,
	datac => \stsec2[0]~4_combout\,
	datad => sthor1(1),
	combout => \nFND3[1]~8_combout\);

-- Location: LCCOMB_X15_Y21_N20
\Mod26|auto_generated|divider|divider|StageOut[43]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod26|auto_generated|divider|divider|StageOut[43]~10_combout\ = (\Mod26|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((laphor2(1)))) # (!\Mod26|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- (\Mod26|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod26|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datac => laphor2(1),
	datad => \Mod26|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod26|auto_generated|divider|divider|StageOut[43]~10_combout\);

-- Location: LCCOMB_X15_Y21_N2
\laphor21[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- laphor21(1) = (GLOBAL(\laphor22[0]~0clkctrl_outclk\) & ((\Mod26|auto_generated|divider|divider|StageOut[43]~10_combout\))) # (!GLOBAL(\laphor22[0]~0clkctrl_outclk\) & (laphor21(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => laphor21(1),
	datac => \Mod26|auto_generated|divider|divider|StageOut[43]~10_combout\,
	datad => \laphor22[0]~0clkctrl_outclk\,
	combout => laphor21(1));

-- Location: LCCOMB_X15_Y23_N14
\nFND3[1]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND3[1]~9_combout\ = (\stsec2[0]~4_combout\ & (((\nFND3[1]~8_combout\)))) # (!\stsec2[0]~4_combout\ & ((\nFND3[1]~8_combout\ & (laphor11(1))) # (!\nFND3[1]~8_combout\ & ((laphor21(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => laphor11(1),
	datab => \stsec2[0]~4_combout\,
	datac => \nFND3[1]~8_combout\,
	datad => laphor21(1),
	combout => \nFND3[1]~9_combout\);

-- Location: LCCOMB_X9_Y14_N26
\mon1[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- mon1(1) = (GLOBAL(\process_2~2clkctrl_outclk\) & (\Mod9|auto_generated|divider|divider|StageOut[13]~0_combout\)) # (!GLOBAL(\process_2~2clkctrl_outclk\) & ((mon1(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod9|auto_generated|divider|divider|StageOut[13]~0_combout\,
	datac => mon1(1),
	datad => \process_2~2clkctrl_outclk\,
	combout => mon1(1));

-- Location: LCCOMB_X12_Y19_N4
\hor1[1]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \hor1[1]~7_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[15]~27_combout\) # ((\Mod2|auto_generated|divider|divider|StageOut[15]~23_combout\)))) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (((\Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[15]~27_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[15]~23_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\,
	combout => \hor1[1]~7_combout\);

-- Location: LCCOMB_X12_Y19_N22
\hor1[1]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \hor1[1]~6_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((nhor(1)))) # (!\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (\Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => nhor(1),
	combout => \hor1[1]~6_combout\);

-- Location: LCCOMB_X12_Y19_N8
\hor1[1]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \hor1[1]~13_combout\ = (\ALRAM~input_o\ & (((\hor1[1]~6_combout\)))) # (!\ALRAM~input_o\ & ((\DIS24~input_o\ & (\hor1[1]~7_combout\)) # (!\DIS24~input_o\ & ((\hor1[1]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALRAM~input_o\,
	datab => \DIS24~input_o\,
	datac => \hor1[1]~7_combout\,
	datad => \hor1[1]~6_combout\,
	combout => \hor1[1]~13_combout\);

-- Location: LCCOMB_X12_Y19_N0
\hor1[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- hor1(1) = (GLOBAL(\hor2[0]~4clkctrl_outclk\) & ((\hor1[1]~13_combout\))) # (!GLOBAL(\hor2[0]~4clkctrl_outclk\) & (hor1(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => hor1(1),
	datac => \hor2[0]~4clkctrl_outclk\,
	datad => \hor1[1]~13_combout\,
	combout => hor1(1));

-- Location: LCCOMB_X12_Y20_N20
\nFND3[1]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND3[1]~30_combout\ = (\nFND4[2]~11_combout\ & ((nMODE(0) & (sec1(1))) # (!nMODE(0) & ((hor1(1)))))) # (!\nFND4[2]~11_combout\ & (((!nMODE(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => sec1(1),
	datab => \nFND4[2]~11_combout\,
	datac => nMODE(0),
	datad => hor1(1),
	combout => \nFND3[1]~30_combout\);

-- Location: LCCOMB_X17_Y20_N18
\nFND3[1]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND3[1]~31_combout\ = (nMODE(1) & ((\nFND3[1]~30_combout\ & ((mon1(1)))) # (!\nFND3[1]~30_combout\ & (year3(1))))) # (!nMODE(1) & (((\nFND3[1]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => year3(1),
	datab => nMODE(1),
	datac => mon1(1),
	datad => \nFND3[1]~30_combout\,
	combout => \nFND3[1]~31_combout\);

-- Location: LCCOMB_X17_Y20_N10
\nFND3[1]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND3[1]~10_combout\ = (\nFND4[2]~1_combout\ & ((\nFND3[1]~9_combout\) # ((\nFND4[2]~2_combout\)))) # (!\nFND4[2]~1_combout\ & (((!\nFND4[2]~2_combout\ & \nFND3[1]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nFND4[2]~1_combout\,
	datab => \nFND3[1]~9_combout\,
	datac => \nFND4[2]~2_combout\,
	datad => \nFND3[1]~31_combout\,
	combout => \nFND3[1]~10_combout\);

-- Location: LCCOMB_X17_Y20_N28
\nFND3[1]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND3[1]~13_combout\ = (\nFND4[2]~2_combout\ & ((\nFND3[1]~10_combout\ & (\nFND3[1]~12_combout\)) # (!\nFND3[1]~10_combout\ & ((alhor1(1)))))) # (!\nFND4[2]~2_combout\ & (((\nFND3[1]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nFND3[1]~12_combout\,
	datab => alhor1(1),
	datac => \nFND4[2]~2_combout\,
	datad => \nFND3[1]~10_combout\,
	combout => \nFND3[1]~13_combout\);

-- Location: LCCOMB_X17_Y20_N30
\nFND3[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- nFND3(1) = (GLOBAL(\nFND4[0]~12clkctrl_outclk\) & ((\nFND3[1]~13_combout\))) # (!GLOBAL(\nFND4[0]~12clkctrl_outclk\) & (nFND3(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nFND3(1),
	datac => \nFND4[0]~12clkctrl_outclk\,
	datad => \nFND3[1]~13_combout\,
	combout => nFND3(1));

-- Location: LCCOMB_X14_Y20_N0
\Mux20~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mux20~0_combout\ = (nFND3(3) & (!nFND3(2) & (!nFND3(0) & nFND3(1)))) # (!nFND3(3) & (!nFND3(1) & (nFND3(2) $ (nFND3(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nFND3(3),
	datab => nFND3(2),
	datac => nFND3(0),
	datad => nFND3(1),
	combout => \Mux20~0_combout\);

-- Location: LCCOMB_X14_Y20_N18
\Mux19~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mux19~0_combout\ = (nFND3(3) & (!nFND3(2) & (!nFND3(0) & nFND3(1)))) # (!nFND3(3) & (nFND3(2) & (nFND3(0) $ (nFND3(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nFND3(3),
	datab => nFND3(2),
	datac => nFND3(0),
	datad => nFND3(1),
	combout => \Mux19~0_combout\);

-- Location: LCCOMB_X14_Y20_N24
\Mux18~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mux18~0_combout\ = (!nFND3(0) & (!nFND3(2) & nFND3(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nFND3(0),
	datac => nFND3(2),
	datad => nFND3(1),
	combout => \Mux18~0_combout\);

-- Location: LCCOMB_X14_Y20_N6
\Mux17~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mux17~0_combout\ = (nFND3(2) & (!nFND3(3) & (nFND3(0) $ (!nFND3(1))))) # (!nFND3(2) & ((nFND3(0) & ((!nFND3(1)))) # (!nFND3(0) & (nFND3(3) & nFND3(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nFND3(3),
	datab => nFND3(2),
	datac => nFND3(0),
	datad => nFND3(1),
	combout => \Mux17~0_combout\);

-- Location: LCCOMB_X14_Y20_N16
\Mux16~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mux16~0_combout\ = (nFND3(0)) # ((nFND3(3) & (!nFND3(2) & nFND3(1))) # (!nFND3(3) & (nFND3(2) & !nFND3(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nFND3(3),
	datab => nFND3(2),
	datac => nFND3(0),
	datad => nFND3(1),
	combout => \Mux16~0_combout\);

-- Location: LCCOMB_X14_Y20_N14
\Mux15~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mux15~0_combout\ = (!nFND3(2) & ((nFND3(0) & (!nFND3(3))) # (!nFND3(0) & ((nFND3(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nFND3(3),
	datab => nFND3(2),
	datac => nFND3(0),
	datad => nFND3(1),
	combout => \Mux15~0_combout\);

-- Location: LCCOMB_X14_Y20_N20
\Mux14~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mux14~0_combout\ = (nFND3(0) & ((nFND3(3)) # (nFND3(2) $ (nFND3(1))))) # (!nFND3(0) & ((nFND3(2)) # (nFND3(3) $ (nFND3(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nFND3(3),
	datab => nFND3(2),
	datac => nFND3(0),
	datad => nFND3(1),
	combout => \Mux14~0_combout\);

-- Location: LCCOMB_X5_Y22_N20
\Div11|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = alhor(2) $ (VCC)
-- \Div11|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(alhor(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => alhor(2),
	datad => VCC,
	combout => \Div11|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Div11|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X5_Y22_N26
\Div11|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Div11|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div11|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Div11|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X5_Y22_N4
\Div11|auto_generated|divider|divider|StageOut[18]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|StageOut[18]~0_combout\ = (alhor(4) & \Div11|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => alhor(4),
	datac => \Div11|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div11|auto_generated|divider|divider|StageOut[18]~0_combout\);

-- Location: LCCOMB_X8_Y22_N22
\Div11|auto_generated|divider|divider|StageOut[17]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|StageOut[17]~2_combout\ = (alhor(3) & \Div11|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => alhor(3),
	datad => \Div11|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div11|auto_generated|divider|divider|StageOut[17]~2_combout\);

-- Location: LCCOMB_X5_Y22_N2
\Div11|auto_generated|divider|divider|StageOut[16]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|StageOut[16]~5_combout\ = (!\Div11|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div11|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div11|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div11|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \Div11|auto_generated|divider|divider|StageOut[16]~5_combout\);

-- Location: LCCOMB_X5_Y22_N12
\Div11|auto_generated|divider|divider|StageOut[15]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|StageOut[15]~6_combout\ = (alhor(1) & \Div11|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => alhor(1),
	datad => \Div11|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div11|auto_generated|divider|divider|StageOut[15]~6_combout\);

-- Location: LCCOMB_X8_Y22_N0
\Div11|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|add_sub_4_result_int[1]~1_cout\ = CARRY((\Div11|auto_generated|divider|divider|StageOut[15]~7_combout\) # (\Div11|auto_generated|divider|divider|StageOut[15]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div11|auto_generated|divider|divider|StageOut[15]~7_combout\,
	datab => \Div11|auto_generated|divider|divider|StageOut[15]~6_combout\,
	datad => VCC,
	cout => \Div11|auto_generated|divider|divider|add_sub_4_result_int[1]~1_cout\);

-- Location: LCCOMB_X8_Y22_N2
\Div11|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|add_sub_4_result_int[2]~3_cout\ = CARRY((!\Div11|auto_generated|divider|divider|StageOut[16]~4_combout\ & (!\Div11|auto_generated|divider|divider|StageOut[16]~5_combout\ & 
-- !\Div11|auto_generated|divider|divider|add_sub_4_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div11|auto_generated|divider|divider|StageOut[16]~4_combout\,
	datab => \Div11|auto_generated|divider|divider|StageOut[16]~5_combout\,
	datad => VCC,
	cin => \Div11|auto_generated|divider|divider|add_sub_4_result_int[1]~1_cout\,
	cout => \Div11|auto_generated|divider|divider|add_sub_4_result_int[2]~3_cout\);

-- Location: LCCOMB_X8_Y22_N4
\Div11|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|add_sub_4_result_int[3]~5_cout\ = CARRY((!\Div11|auto_generated|divider|divider|add_sub_4_result_int[2]~3_cout\ & ((\Div11|auto_generated|divider|divider|StageOut[17]~3_combout\) # 
-- (\Div11|auto_generated|divider|divider|StageOut[17]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div11|auto_generated|divider|divider|StageOut[17]~3_combout\,
	datab => \Div11|auto_generated|divider|divider|StageOut[17]~2_combout\,
	datad => VCC,
	cin => \Div11|auto_generated|divider|divider|add_sub_4_result_int[2]~3_cout\,
	cout => \Div11|auto_generated|divider|divider|add_sub_4_result_int[3]~5_cout\);

-- Location: LCCOMB_X8_Y22_N6
\Div11|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\Div11|auto_generated|divider|divider|StageOut[18]~1_combout\ & (!\Div11|auto_generated|divider|divider|StageOut[18]~0_combout\ & 
-- !\Div11|auto_generated|divider|divider|add_sub_4_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div11|auto_generated|divider|divider|StageOut[18]~1_combout\,
	datab => \Div11|auto_generated|divider|divider|StageOut[18]~0_combout\,
	datad => VCC,
	cin => \Div11|auto_generated|divider|divider|add_sub_4_result_int[3]~5_cout\,
	cout => \Div11|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X8_Y22_N8
\Div11|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Div11|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div11|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \Div11|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X8_Y22_N12
\alhor2[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- alhor2(0) = (GLOBAL(\process_2~1clkctrl_outclk\) & ((!\Div11|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))) # (!GLOBAL(\process_2~1clkctrl_outclk\) & (alhor2(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => alhor2(0),
	datac => \Div11|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \process_2~1clkctrl_outclk\,
	combout => alhor2(0));

-- Location: LCCOMB_X16_Y20_N30
\nFND4[0]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND4[0]~18_combout\ = (\nFND4[2]~1_combout\ & ((\nFND4[0]~17_combout\) # ((!\nFND4[2]~2_combout\)))) # (!\nFND4[2]~1_combout\ & (((\nFND4[2]~2_combout\ & alhor2(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nFND4[0]~17_combout\,
	datab => \nFND4[2]~1_combout\,
	datac => \nFND4[2]~2_combout\,
	datad => alhor2(0),
	combout => \nFND4[0]~18_combout\);

-- Location: LCCOMB_X17_Y21_N0
\Div23|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div23|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = laphor2(2) $ (VCC)
-- \Div23|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY(laphor2(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => laphor2(2),
	datad => VCC,
	combout => \Div23|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Div23|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X17_Y21_N6
\Div23|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div23|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY(!\Div23|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Div23|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \Div23|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X17_Y21_N8
\Div23|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div23|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \Div23|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div23|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \Div23|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X17_Y21_N14
\Div23|auto_generated|divider|divider|StageOut[28]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div23|auto_generated|divider|divider|StageOut[28]~0_combout\ = (laphor2(4) & \Div23|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => laphor2(4),
	datad => \Div23|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div23|auto_generated|divider|divider|StageOut[28]~0_combout\);

-- Location: LCCOMB_X16_Y21_N6
\Div23|auto_generated|divider|divider|StageOut[27]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div23|auto_generated|divider|divider|StageOut[27]~2_combout\ = (laphor2(3) & \Div23|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => laphor2(3),
	datad => \Div23|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div23|auto_generated|divider|divider|StageOut[27]~2_combout\);

-- Location: LCCOMB_X17_Y21_N28
\Div23|auto_generated|divider|divider|StageOut[26]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div23|auto_generated|divider|divider|StageOut[26]~5_combout\ = (!\Div23|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Div23|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div23|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div23|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \Div23|auto_generated|divider|divider|StageOut[26]~5_combout\);

-- Location: LCCOMB_X17_Y21_N16
\Div23|auto_generated|divider|divider|StageOut[25]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div23|auto_generated|divider|divider|StageOut[25]~6_combout\ = (laphor2(1) & \Div23|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => laphor2(1),
	datac => \Div23|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div23|auto_generated|divider|divider|StageOut[25]~6_combout\);

-- Location: LCCOMB_X17_Y21_N18
\Div23|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div23|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\ = CARRY((\Div23|auto_generated|divider|divider|StageOut[25]~7_combout\) # (\Div23|auto_generated|divider|divider|StageOut[25]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div23|auto_generated|divider|divider|StageOut[25]~7_combout\,
	datab => \Div23|auto_generated|divider|divider|StageOut[25]~6_combout\,
	datad => VCC,
	cout => \Div23|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\);

-- Location: LCCOMB_X17_Y21_N20
\Div23|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div23|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\ = CARRY((!\Div23|auto_generated|divider|divider|StageOut[26]~4_combout\ & (!\Div23|auto_generated|divider|divider|StageOut[26]~5_combout\ & 
-- !\Div23|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div23|auto_generated|divider|divider|StageOut[26]~4_combout\,
	datab => \Div23|auto_generated|divider|divider|StageOut[26]~5_combout\,
	datad => VCC,
	cin => \Div23|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\,
	cout => \Div23|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\);

-- Location: LCCOMB_X17_Y21_N22
\Div23|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div23|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\ = CARRY((!\Div23|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\ & ((\Div23|auto_generated|divider|divider|StageOut[27]~3_combout\) # 
-- (\Div23|auto_generated|divider|divider|StageOut[27]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div23|auto_generated|divider|divider|StageOut[27]~3_combout\,
	datab => \Div23|auto_generated|divider|divider|StageOut[27]~2_combout\,
	datad => VCC,
	cin => \Div23|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\,
	cout => \Div23|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\);

-- Location: LCCOMB_X17_Y21_N24
\Div23|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div23|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\Div23|auto_generated|divider|divider|StageOut[28]~1_combout\ & (!\Div23|auto_generated|divider|divider|StageOut[28]~0_combout\ & 
-- !\Div23|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div23|auto_generated|divider|divider|StageOut[28]~1_combout\,
	datab => \Div23|auto_generated|divider|divider|StageOut[28]~0_combout\,
	datad => VCC,
	cin => \Div23|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\,
	cout => \Div23|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X17_Y21_N26
\Div23|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div23|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \Div23|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div23|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \Div23|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X16_Y22_N0
\laphor22[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- laphor22(0) = (GLOBAL(\laphor22[0]~0clkctrl_outclk\) & ((!\Div23|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))) # (!GLOBAL(\laphor22[0]~0clkctrl_outclk\) & (laphor22(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => laphor22(0),
	datac => \Div23|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \laphor22[0]~0clkctrl_outclk\,
	combout => laphor22(0));

-- Location: LCCOMB_X22_Y23_N26
\Div21|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div21|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (laphor1(4) & (\Div21|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ $ (GND))) # (!laphor1(4) & (!\Div21|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & 
-- VCC))
-- \Div21|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((laphor1(4) & !\Div21|auto_generated|divider|divider|add_sub_5_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => laphor1(4),
	datad => VCC,
	cin => \Div21|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Div21|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Div21|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X22_Y23_N28
\Div21|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div21|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY(!\Div21|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Div21|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \Div21|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X22_Y23_N30
\Div21|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div21|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \Div21|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div21|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \Div21|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X24_Y23_N0
\Div21|auto_generated|divider|divider|StageOut[28]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div21|auto_generated|divider|divider|StageOut[28]~1_combout\ = (\Div21|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Div21|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div21|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Div21|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div21|auto_generated|divider|divider|StageOut[28]~1_combout\);

-- Location: LCCOMB_X24_Y23_N18
\Div21|auto_generated|divider|divider|StageOut[27]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div21|auto_generated|divider|divider|StageOut[27]~2_combout\ = (laphor1(3) & \Div21|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => laphor1(3),
	datac => \Div21|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div21|auto_generated|divider|divider|StageOut[27]~2_combout\);

-- Location: LCCOMB_X24_Y23_N28
\Div21|auto_generated|divider|divider|StageOut[26]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div21|auto_generated|divider|divider|StageOut[26]~4_combout\ = (laphor1(2) & \Div21|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => laphor1(2),
	datad => \Div21|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div21|auto_generated|divider|divider|StageOut[26]~4_combout\);

-- Location: FF_X20_Y23_N25
\laphor1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mENTER~input_o\,
	asdata => sthor(1),
	sload => VCC,
	ena => \lapmin1[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => laphor1(1));

-- Location: LCCOMB_X24_Y23_N24
\Div21|auto_generated|divider|divider|StageOut[25]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div21|auto_generated|divider|divider|StageOut[25]~6_combout\ = (laphor1(1) & \Div21|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => laphor1(1),
	datad => \Div21|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div21|auto_generated|divider|divider|StageOut[25]~6_combout\);

-- Location: LCCOMB_X24_Y23_N8
\Div21|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div21|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\ = CARRY((\Div21|auto_generated|divider|divider|StageOut[25]~7_combout\) # (\Div21|auto_generated|divider|divider|StageOut[25]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div21|auto_generated|divider|divider|StageOut[25]~7_combout\,
	datab => \Div21|auto_generated|divider|divider|StageOut[25]~6_combout\,
	datad => VCC,
	cout => \Div21|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\);

-- Location: LCCOMB_X24_Y23_N10
\Div21|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div21|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\ = CARRY((!\Div21|auto_generated|divider|divider|StageOut[26]~5_combout\ & (!\Div21|auto_generated|divider|divider|StageOut[26]~4_combout\ & 
-- !\Div21|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div21|auto_generated|divider|divider|StageOut[26]~5_combout\,
	datab => \Div21|auto_generated|divider|divider|StageOut[26]~4_combout\,
	datad => VCC,
	cin => \Div21|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\,
	cout => \Div21|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\);

-- Location: LCCOMB_X24_Y23_N12
\Div21|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div21|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\ = CARRY((!\Div21|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\ & ((\Div21|auto_generated|divider|divider|StageOut[27]~3_combout\) # 
-- (\Div21|auto_generated|divider|divider|StageOut[27]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div21|auto_generated|divider|divider|StageOut[27]~3_combout\,
	datab => \Div21|auto_generated|divider|divider|StageOut[27]~2_combout\,
	datad => VCC,
	cin => \Div21|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\,
	cout => \Div21|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\);

-- Location: LCCOMB_X24_Y23_N14
\Div21|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div21|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\Div21|auto_generated|divider|divider|StageOut[28]~0_combout\ & (!\Div21|auto_generated|divider|divider|StageOut[28]~1_combout\ & 
-- !\Div21|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div21|auto_generated|divider|divider|StageOut[28]~0_combout\,
	datab => \Div21|auto_generated|divider|divider|StageOut[28]~1_combout\,
	datad => VCC,
	cin => \Div21|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\,
	cout => \Div21|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X24_Y23_N16
\Div21|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div21|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \Div21|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div21|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \Div21|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X24_Y23_N4
\laphor12[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- laphor12(0) = (GLOBAL(\laphor12[0]~0clkctrl_outclk\) & (!\Div21|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)) # (!GLOBAL(\laphor12[0]~0clkctrl_outclk\) & ((laphor12(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div21|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => laphor12(0),
	datad => \laphor12[0]~0clkctrl_outclk\,
	combout => laphor12(0));

-- Location: LCCOMB_X16_Y22_N16
\nFND4[0]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND4[0]~15_combout\ = (\nFND4[0]~14_combout\ & ((\stsec2[0]~4_combout\) # ((laphor12(0))))) # (!\nFND4[0]~14_combout\ & (!\stsec2[0]~4_combout\ & (laphor22(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nFND4[0]~14_combout\,
	datab => \stsec2[0]~4_combout\,
	datac => laphor22(0),
	datad => laphor12(0),
	combout => \nFND4[0]~15_combout\);

-- Location: LCCOMB_X14_Y19_N0
\nFND4[0]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND4[0]~19_combout\ = (\nFND4[2]~2_combout\ & (((\nFND4[0]~18_combout\)))) # (!\nFND4[2]~2_combout\ & ((\nFND4[0]~18_combout\ & ((\nFND4[0]~15_combout\))) # (!\nFND4[0]~18_combout\ & (\nFND4[0]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nFND4[0]~37_combout\,
	datab => \nFND4[2]~2_combout\,
	datac => \nFND4[0]~18_combout\,
	datad => \nFND4[0]~15_combout\,
	combout => \nFND4[0]~19_combout\);

-- Location: LCCOMB_X14_Y19_N10
\nFND4[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- nFND4(0) = (GLOBAL(\nFND4[0]~12clkctrl_outclk\) & ((\nFND4[0]~19_combout\))) # (!GLOBAL(\nFND4[0]~12clkctrl_outclk\) & (nFND4(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nFND4(0),
	datac => \nFND4[0]~12clkctrl_outclk\,
	datad => \nFND4[0]~19_combout\,
	combout => nFND4(0));

-- Location: LCCOMB_X19_Y20_N26
\nFND4[3]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND4[3]~35_combout\ = (!\nFND4[2]~34_combout\ & (!nMODE(2) & (\Equal44~0_combout\ & !\STMODE~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nFND4[2]~34_combout\,
	datab => nMODE(2),
	datac => \Equal44~0_combout\,
	datad => \STMODE~input_o\,
	combout => \nFND4[3]~35_combout\);

-- Location: LCCOMB_X19_Y20_N4
\nFND4[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- nFND4(3) = (GLOBAL(\nFND4[0]~12clkctrl_outclk\) & ((\nFND4[3]~35_combout\))) # (!GLOBAL(\nFND4[0]~12clkctrl_outclk\) & (nFND4(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => nFND4(3),
	datac => \nFND4[3]~35_combout\,
	datad => \nFND4[0]~12clkctrl_outclk\,
	combout => nFND4(3));

-- Location: LCCOMB_X19_Y20_N14
\nFND4[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- nFND4(2) = (GLOBAL(\nFND4[0]~12clkctrl_outclk\) & (\nFND4[2]~33_combout\)) # (!GLOBAL(\nFND4[0]~12clkctrl_outclk\) & ((nFND4(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nFND4[2]~33_combout\,
	datac => nFND4(2),
	datad => \nFND4[0]~12clkctrl_outclk\,
	combout => nFND4(2));

-- Location: LCCOMB_X15_Y16_N4
\year4[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- year4(1) = (GLOBAL(\process_2~3clkctrl_outclk\) & (!\Div7|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)) # (!GLOBAL(\process_2~3clkctrl_outclk\) & ((year4(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => year4(1),
	datad => \process_2~3clkctrl_outclk\,
	combout => year4(1));

-- Location: LCCOMB_X4_Y22_N24
\Div4|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (nsec(4) & (\Div4|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!nsec(4) & (!\Div4|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Div4|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!nsec(4) & !\Div4|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => nsec(4),
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Div4|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X4_Y22_N28
\Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Div4|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div4|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X5_Y24_N8
\Div4|auto_generated|divider|divider|StageOut[18]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[18]~16_combout\ = (nsec(5) & \Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => nsec(5),
	datad => \Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[18]~16_combout\);

-- Location: LCCOMB_X5_Y24_N4
\Div4|auto_generated|divider|divider|StageOut[17]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[17]~19_combout\ = (\Div4|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div4|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[17]~19_combout\);

-- Location: LCCOMB_X5_Y24_N2
\Div4|auto_generated|divider|divider|StageOut[16]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[16]~20_combout\ = (nsec(3) & \Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => nsec(3),
	datad => \Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[16]~20_combout\);

-- Location: LCCOMB_X4_Y22_N14
\Div4|auto_generated|divider|divider|StageOut[15]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[15]~22_combout\ = (\Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & nsec(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => nsec(2),
	combout => \Div4|auto_generated|divider|divider|StageOut[15]~22_combout\);

-- Location: LCCOMB_X5_Y24_N26
\Div4|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\Div4|auto_generated|divider|divider|StageOut[18]~17_combout\ & (!\Div4|auto_generated|divider|divider|StageOut[18]~16_combout\ & 
-- !\Div4|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[18]~17_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[18]~16_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \Div4|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X5_Y24_N28
\Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Div4|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div4|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X8_Y21_N8
\sec2[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- sec2(1) = (GLOBAL(\process_2~4clkctrl_outclk\) & (!\Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)) # (!GLOBAL(\process_2~4clkctrl_outclk\) & ((sec2(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => sec2(1),
	datad => \process_2~4clkctrl_outclk\,
	combout => sec2(1));

-- Location: LCCOMB_X11_Y19_N30
\Mod3|auto_generated|divider|divider|StageOut[23]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[23]~33_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\ & ((\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~4_combout\ & ((nhor(3)))) # 
-- (!\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~4_combout\ & (\Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~0_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~4_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\,
	datad => nhor(3),
	combout => \Mod3|auto_generated|divider|divider|StageOut[23]~33_combout\);

-- Location: LCCOMB_X11_Y19_N22
\Mod3|auto_generated|divider|divider|StageOut[22]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[22]~26_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\ & nhor(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\,
	datad => nhor(2),
	combout => \Mod3|auto_generated|divider|divider|StageOut[22]~26_combout\);

-- Location: LCCOMB_X15_Y19_N26
\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X15_Y19_N0
\hor2[1]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \hor2[1]~6_combout\ = (\ALRAM~input_o\ & (\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)) # (!\ALRAM~input_o\ & ((\DIS24~input_o\ & ((\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))) # (!\DIS24~input_o\ 
-- & (\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \ALRAM~input_o\,
	datad => \DIS24~input_o\,
	combout => \hor2[1]~6_combout\);

-- Location: LCCOMB_X15_Y19_N10
\hor2[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- hor2(1) = (GLOBAL(\hor2[0]~4clkctrl_outclk\) & ((!\hor2[1]~6_combout\))) # (!GLOBAL(\hor2[0]~4clkctrl_outclk\) & (hor2(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => hor2(1),
	datab => \hor2[1]~6_combout\,
	datad => \hor2[0]~4clkctrl_outclk\,
	combout => hor2(1));

-- Location: LCCOMB_X15_Y19_N4
\nFND4[1]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND4[1]~22_combout\ = (nMODE(0) & (((!sec2(1))) # (!\nFND4[2]~11_combout\))) # (!nMODE(0) & (\nFND4[2]~11_combout\ & ((!hor2(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101001101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nMODE(0),
	datab => \nFND4[2]~11_combout\,
	datac => sec2(1),
	datad => hor2(1),
	combout => \nFND4[1]~22_combout\);

-- Location: LCCOMB_X15_Y19_N6
\nFND4[1]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND4[1]~23_combout\ = (nMODE(1) & (year4(1) & \nFND4[1]~22_combout\)) # (!nMODE(1) & ((!\nFND4[1]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nMODE(1),
	datab => year4(1),
	datac => \nFND4[1]~22_combout\,
	combout => \nFND4[1]~23_combout\);

-- Location: LCCOMB_X16_Y22_N28
\sthor2[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- sthor2(1) = (GLOBAL(\stmin1[3]~0clkctrl_outclk\) & (!\Div27|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)) # (!GLOBAL(\stmin1[3]~0clkctrl_outclk\) & ((sthor2(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div27|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \stmin1[3]~0clkctrl_outclk\,
	datad => sthor2(1),
	combout => sthor2(1));

-- Location: LCCOMB_X14_Y23_N8
\laphor32[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- laphor32(1) = (GLOBAL(\lapmin32[0]~0clkctrl_outclk\) & (!\Div25|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)) # (!GLOBAL(\lapmin32[0]~0clkctrl_outclk\) & ((laphor32(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div25|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => laphor32(1),
	datad => \lapmin32[0]~0clkctrl_outclk\,
	combout => laphor32(1));

-- Location: LCCOMB_X15_Y22_N16
\nFND4[1]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND4[1]~20_combout\ = (\stsec2[0]~4_combout\ & ((\nFND4[2]~0_combout\ & ((laphor32(1)))) # (!\nFND4[2]~0_combout\ & (sthor2(1))))) # (!\stsec2[0]~4_combout\ & (((\nFND4[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stsec2[0]~4_combout\,
	datab => sthor2(1),
	datac => \nFND4[2]~0_combout\,
	datad => laphor32(1),
	combout => \nFND4[1]~20_combout\);

-- Location: LCCOMB_X24_Y23_N26
\laphor12[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- laphor12(1) = (GLOBAL(\laphor12[0]~0clkctrl_outclk\) & (!\Div21|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)) # (!GLOBAL(\laphor12[0]~0clkctrl_outclk\) & ((laphor12(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div21|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => laphor12(1),
	datad => \laphor12[0]~0clkctrl_outclk\,
	combout => laphor12(1));

-- Location: LCCOMB_X16_Y22_N26
\nFND4[1]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND4[1]~21_combout\ = (\stsec2[0]~4_combout\ & (((\nFND4[1]~20_combout\)))) # (!\stsec2[0]~4_combout\ & ((\nFND4[1]~20_combout\ & ((laphor12(1)))) # (!\nFND4[1]~20_combout\ & (laphor22(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => laphor22(1),
	datab => \stsec2[0]~4_combout\,
	datac => \nFND4[1]~20_combout\,
	datad => laphor12(1),
	combout => \nFND4[1]~21_combout\);

-- Location: LCCOMB_X16_Y19_N22
\nFND4[1]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND4[1]~24_combout\ = (\nFND4[2]~2_combout\ & (\nFND4[2]~1_combout\)) # (!\nFND4[2]~2_combout\ & ((\nFND4[2]~1_combout\ & ((\nFND4[1]~21_combout\))) # (!\nFND4[2]~1_combout\ & (\nFND4[1]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nFND4[2]~2_combout\,
	datab => \nFND4[2]~1_combout\,
	datac => \nFND4[1]~23_combout\,
	datad => \nFND4[1]~21_combout\,
	combout => \nFND4[1]~24_combout\);

-- Location: LCCOMB_X5_Y22_N14
\alhor2[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- alhor2(1) = (GLOBAL(\process_2~1clkctrl_outclk\) & (!\Div11|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)) # (!GLOBAL(\process_2~1clkctrl_outclk\) & ((alhor2(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div11|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => alhor2(1),
	datad => \process_2~1clkctrl_outclk\,
	combout => alhor2(1));

-- Location: LCCOMB_X16_Y19_N4
\nFND4[1]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nFND4[1]~27_combout\ = (\nFND4[2]~2_combout\ & ((\nFND4[1]~24_combout\ & (\nFND4[1]~26_combout\)) # (!\nFND4[1]~24_combout\ & ((alhor2(1)))))) # (!\nFND4[2]~2_combout\ & (((\nFND4[1]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nFND4[1]~26_combout\,
	datab => \nFND4[2]~2_combout\,
	datac => \nFND4[1]~24_combout\,
	datad => alhor2(1),
	combout => \nFND4[1]~27_combout\);

-- Location: LCCOMB_X16_Y19_N18
\nFND4[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- nFND4(1) = (GLOBAL(\nFND4[0]~12clkctrl_outclk\) & ((\nFND4[1]~27_combout\))) # (!GLOBAL(\nFND4[0]~12clkctrl_outclk\) & (nFND4(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => nFND4(1),
	datac => \nFND4[1]~27_combout\,
	datad => \nFND4[0]~12clkctrl_outclk\,
	combout => nFND4(1));

-- Location: LCCOMB_X16_Y19_N24
\Mux27~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mux27~0_combout\ = (nFND4(3) & (!nFND4(0) & (!nFND4(2) & nFND4(1)))) # (!nFND4(3) & (!nFND4(1) & (nFND4(0) $ (nFND4(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nFND4(0),
	datab => nFND4(3),
	datac => nFND4(2),
	datad => nFND4(1),
	combout => \Mux27~0_combout\);

-- Location: LCCOMB_X16_Y19_N2
\Mux26~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mux26~0_combout\ = (nFND4(0) & (!nFND4(3) & (nFND4(2) & !nFND4(1)))) # (!nFND4(0) & (nFND4(1) & (nFND4(3) $ (nFND4(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nFND4(0),
	datab => nFND4(3),
	datac => nFND4(2),
	datad => nFND4(1),
	combout => \Mux26~0_combout\);

-- Location: LCCOMB_X16_Y19_N20
\Mux25~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mux25~0_combout\ = (!nFND4(0) & (!nFND4(2) & nFND4(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nFND4(0),
	datac => nFND4(2),
	datad => nFND4(1),
	combout => \Mux25~0_combout\);

-- Location: LCCOMB_X16_Y19_N26
\Mux24~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mux24~0_combout\ = (nFND4(2) & (!nFND4(3) & (nFND4(0) $ (!nFND4(1))))) # (!nFND4(2) & ((nFND4(0) & ((!nFND4(1)))) # (!nFND4(0) & (nFND4(3) & nFND4(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nFND4(0),
	datab => nFND4(3),
	datac => nFND4(2),
	datad => nFND4(1),
	combout => \Mux24~0_combout\);

-- Location: LCCOMB_X16_Y19_N8
\Mux23~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mux23~0_combout\ = (nFND4(0)) # ((nFND4(3) & (!nFND4(2) & nFND4(1))) # (!nFND4(3) & (nFND4(2) & !nFND4(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nFND4(0),
	datab => nFND4(3),
	datac => nFND4(2),
	datad => nFND4(1),
	combout => \Mux23~0_combout\);

-- Location: LCCOMB_X16_Y19_N10
\Mux22~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mux22~0_combout\ = (!nFND4(2) & ((nFND4(0) & (!nFND4(3))) # (!nFND4(0) & ((nFND4(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nFND4(0),
	datab => nFND4(3),
	datac => nFND4(2),
	datad => nFND4(1),
	combout => \Mux22~0_combout\);

-- Location: LCCOMB_X16_Y19_N12
\Mux21~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mux21~0_combout\ = (nFND4(0) & ((nFND4(3)) # (nFND4(2) $ (nFND4(1))))) # (!nFND4(0) & ((nFND4(2)) # (nFND4(3) $ (nFND4(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => nFND4(0),
	datab => nFND4(3),
	datac => nFND4(2),
	datad => nFND4(1),
	combout => \Mux21~0_combout\);

ww_seg1(0) <= \seg1[0]~output_o\;

ww_seg1(1) <= \seg1[1]~output_o\;

ww_seg1(2) <= \seg1[2]~output_o\;

ww_seg1(3) <= \seg1[3]~output_o\;

ww_seg1(4) <= \seg1[4]~output_o\;

ww_seg1(5) <= \seg1[5]~output_o\;

ww_seg1(6) <= \seg1[6]~output_o\;

ww_seg2(0) <= \seg2[0]~output_o\;

ww_seg2(1) <= \seg2[1]~output_o\;

ww_seg2(2) <= \seg2[2]~output_o\;

ww_seg2(3) <= \seg2[3]~output_o\;

ww_seg2(4) <= \seg2[4]~output_o\;

ww_seg2(5) <= \seg2[5]~output_o\;

ww_seg2(6) <= \seg2[6]~output_o\;

ww_seg3(0) <= \seg3[0]~output_o\;

ww_seg3(1) <= \seg3[1]~output_o\;

ww_seg3(2) <= \seg3[2]~output_o\;

ww_seg3(3) <= \seg3[3]~output_o\;

ww_seg3(4) <= \seg3[4]~output_o\;

ww_seg3(5) <= \seg3[5]~output_o\;

ww_seg3(6) <= \seg3[6]~output_o\;

ww_seg4(0) <= \seg4[0]~output_o\;

ww_seg4(1) <= \seg4[1]~output_o\;

ww_seg4(2) <= \seg4[2]~output_o\;

ww_seg4(3) <= \seg4[3]~output_o\;

ww_seg4(4) <= \seg4[4]~output_o\;

ww_seg4(5) <= \seg4[5]~output_o\;

ww_seg4(6) <= \seg4[6]~output_o\;
END structure;


