# verilogg

# Index

1. [Behavioural model ](#Behavioural_model)
2. [Dataflow model](#Dataflow_model)
3. [Gate Level and Structural - Mixed Model](#Gate-Level-and-Structural-Mixed_Model)
4. [Switch level](<#Switch_level>)



# Behavioural_model
1. [Flip-FLops](<behavvvioural/FLIP_FLOPS>)
	1. D- FF
		1. [D- FF sync](<behavvvioural/FLIP_FLOPS/D/D_FF_SYNC.v>)
		2. [D-FF Async](<behavvvioural/FLIP_FLOPS/D/D_FF_ASYNC.v>)
	2. [JK FF sync](<behavvvioural/FLIP_FLOPS/JK/JK_FF_SYNC.v>)
	3. [JK Master Slave](<behavvvioural/FLIP_FLOPS/JK_MASTER_SLAVE/JK_MASTER_SLAVE.v>)
	4. SR FF
		1. [SR sync](<behavvvioural/FLIP_FLOPS/SR/SR_flipflop.v>)
		2. [SR async](behavvvioural/FLIP_FLOPS/SR/SR_FF_ASYNC.v)
	5. Conversions of FF
		1. [SR to D](<behavvvioural/FLIP_FLOPS/SR_to_D_FF/SR_to_D_FF.v>)
		2. [SR to JK](<behavvvioural/FLIP_FLOPS/SR_to_JK_FF/SR_to_JK_FF.v>)
	6. T FF
		1. [T sync](<behavvvioural/FLIP_FLOPS/T/T_FF_SYNC.v>)
		2. [T async](<behavvvioural/FLIP_FLOPS/T/T_FF_ASYNC.v>)
2. Serial Adder
	1. [serial adder 01](<behavvvioural/serial_adder/serial_adder.v>)
	2. [serial adder 02](<behavvvioural/serial_adder/serial_adder2.v>)
# Dataflow_model
1. l
# Gate-Level-and-Structural-Mixed_Model
1. 
# Switch_level
1. 