$date
	Tue Jun 10 23:38:14 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module full_subtractor_hs_tb $end
$var wire 1 ! difference $end
$var wire 1 " borrow $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cin $end
$scope module uut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 " borrow $end
$var wire 1 % cin $end
$var wire 1 & partial_difference $end
$var wire 1 ' partial_borrow $end
$var wire 1 ! difference $end
$var wire 1 ( borrow1 $end
$scope module h1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 ' borrow $end
$var wire 1 & difference $end
$upscope $end
$scope module h2 $end
$var wire 1 & a $end
$var wire 1 % b $end
$var wire 1 ( borrow $end
$var wire 1 ! difference $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1"
1!
1(
1%
#20
0(
1&
1'
0%
1$
#30
0!
1%
#40
0"
1!
0'
0%
0$
1#
#50
0!
1%
#60
0&
0%
1$
#70
1"
1!
1(
1%
#80
