// Seed: 1716338552
module module_0 (
    input tri0 id_0,
    output tri1 id_1,
    input wire id_2,
    input wand id_3,
    input supply0 id_4,
    input tri0 id_5,
    input supply0 id_6,
    input supply1 id_7
);
  wire [-1 : -1] id_9;
  assign module_1.id_8 = 0;
  wire id_10;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    output wor id_2,
    output uwire id_3,
    output wor id_4,
    output wor id_5,
    output supply1 id_6,
    input tri1 id_7,
    output tri0 id_8,
    output supply0 id_9,
    input supply0 id_10,
    output supply0 id_11,
    input tri0 id_12,
    input tri0 id_13,
    input uwire id_14
);
  wire  id_16;
  logic id_17;
  ;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_13,
      id_12,
      id_1,
      id_14,
      id_13,
      id_12
  );
  genvar id_18;
endmodule
