# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do 8_bit_multiplier_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Erwin/Desktop/Assignments/semester4/ECE\ 385/Lab5 {C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab5/Reg_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:31 on Feb 19,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab5" C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab5/Reg_8.sv 
# -- Compiling module reg_8
# -- Compiling module X_reg
# 
# Top level modules:
# 	reg_8
# 	X_reg
# End time: 21:24:32 on Feb 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Erwin/Desktop/Assignments/semester4/ECE\ 385/Lab5 {C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab5/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:32 on Feb 19,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab5" C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab5/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 21:24:33 on Feb 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Erwin/Desktop/Assignments/semester4/ECE\ 385/Lab5 {C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab5/Control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:33 on Feb 19,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab5" C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab5/Control.sv 
# -- Compiling module Control
# 
# Top level modules:
# 	Control
# End time: 21:24:33 on Feb 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Erwin/Desktop/Assignments/semester4/ECE\ 385/Lab5 {C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab5/9_bit_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:34 on Feb 19,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab5" C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab5/9_bit_adder.sv 
# -- Compiling module Adder_9
# -- Compiling module full_adder
# 
# Top level modules:
# 	Adder_9
# End time: 21:24:34 on Feb 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Erwin/Desktop/Assignments/semester4/ECE\ 385/Lab5 {C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab5/multiplier.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:34 on Feb 19,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab5" C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab5/multiplier.sv 
# -- Compiling module multiplier
# 
# Top level modules:
# 	multiplier
# End time: 21:24:34 on Feb 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Erwin/Desktop/Assignments/semester4/ECE\ 385/Lab5 {C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab5/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:35 on Feb 19,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab5" C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab5/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:24:35 on Feb 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 21:24:38 on Feb 19,2020
# Loading sv_std.std
# Loading work.testbench
# Loading work.multiplier
# Loading work.reg_8
# Loading work.X_reg
# Loading work.Control
# Loading work.Adder_9
# Loading work.full_adder
# Loading work.HexDriver
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 5000 ns
# ** Warning: (vsim-8315) C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab5/Control.sv(18): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/Mult/Ctrl
# ** Warning: (vsim-8315) C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab5/Control.sv(18): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/Mult/Ctrl
# ** Warning: (vsim-8315) C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab5/Control.sv(18): No condition is true in the unique/priority if/case statement.
#    Time: 20 ns  Iteration: 1  Instance: /testbench/Mult/Ctrl
# +*-
# Test passed!
# +*+
# Test passed!
# -*-
# Test passed!
# -*+
# Test passed!
# Continuous test begins.
# -1*-1
# Test passed!
# (-1*-1)*-1
# Test passed!
# End time: 21:25:05 on Feb 19,2020, Elapsed time: 0:00:27
# Errors: 0, Warnings: 3
