# Reading C:/CaeTools/QuestaSim/tcl/vsim/pref.tcl
# //  Questa Sim-64
# //  Version 10.5d win64 Feb 15 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
do C:/Projects/A_Series_7/LvdsSerialAdc/Projects/Adc_Interface/Libraries/AdcFrame_Lib/Simscripts/AdcFrame_Toplevel_FuncSim.do
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 14:30:40 on May 24,2018
# vcom -reportprogress 300 -novopt -work common ../../common/Vhdl/Fdcr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Fdcr
# -- Compiling architecture Fdcr_struct of Fdcr
# End time: 14:30:41 on May 24,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 14:30:41 on May 24,2018
# vcom -reportprogress 300 -novopt -work common ../../common/Vhdl/GenPulse.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity GenPulse
# -- Compiling architecture GenPulse_struct of GenPulse
# -- Loading entity Fdcr
# End time: 14:30:42 on May 24,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 14:30:42 on May 24,2018
# vcom -reportprogress 300 -novopt -work adcframe_lib ../Vhdl/DoubleNibbleDetect.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity DoubleNibbleDetect
# -- Compiling architecture DoubleNibbleDetect_struct of DoubleNibbleDetect
# End time: 14:30:42 on May 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 14:30:42 on May 24,2018
# vcom -reportprogress 300 -novopt -work adcframe_lib ../Vhdl/AdcFrame.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity AdcFrame
# -- Compiling architecture AdcFrame_struct of AdcFrame
# -- Loading entity DoubleNibbleDetect
# -- Loading entity GenPulse
# End time: 14:30:43 on May 24,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 14:30:43 on May 24,2018
# vcom -reportprogress 300 -novopt -work xil_defaultlib ../Vhdl/AdcFrame_Toplevel.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity AdcFrame_Toplevel
# -- Compiling architecture AdcFrame_Toplevel_struct of AdcFrame_Toplevel
# -- Loading package std_logic_textio
# -- Loading entity AdcFrame
# End time: 14:30:44 on May 24,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 14:30:44 on May 24,2018
# vcom -reportprogress 300 -novopt -work xil_defaultlib ../Vhdl/AdcFrame_Toplevel_Tester.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity AdcFrame_Toplevel_Tester
# -- Compiling architecture AdcFrame_Toplevel_Tester_flow of AdcFrame_Toplevel_Tester
# End time: 14:30:44 on May 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 14:30:44 on May 24,2018
# vcom -reportprogress 300 -novopt -work xil_defaultlib ../Vhdl/AdcFrame_Toplevel_Testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity AdcFrame_Toplevel_Testbench
# -- Compiling architecture AdcFrame_Toplevel_Testbench_struct of AdcFrame_Toplevel_Testbench
# End time: 14:30:45 on May 24,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -novopt -L secureip xil_defaultlib.AdcFrame_Toplevel_Testbench(AdcFrame_Toplevel_Testbench_struct) 
# Start time: 14:30:45 on May 24,2018
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading xil_defaultlib.adcframe_toplevel_testbench(adcframe_toplevel_testbench_struct)
# Loading ieee.std_logic_textio(body)
# Loading xil_defaultlib.adcframe_toplevel(adcframe_toplevel_struct)
# Refreshing C:/CaeTools/SimLibraries/unisim.ibufds_diff_out(ibufds_diff_out_v)
# Loading unisim.ibufds_diff_out(ibufds_diff_out_v)
# Loading adcframe_lib.adcframe(adcframe_struct)
# ** Note: 
#  Pattern XORed/ORed = 00000000
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# ** Note: 
#  Pattern Shifted = 0000000011100001
#  Comparator Value A = 00000000XXXXXXXX
#  Comparator Value B = 11100001
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# ** Note: 
#  Pattern Bit Swapped = 0000000011010010
#  Comparator Value C = 00000000XXXXXXXX
#  Comparator Value D = 11010010
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.iserdese2(iserdese2_v)
# Loading secureip.ISERDESE2_WRAP
# Loading secureip.B_ISERDESE2
# Loading unisim.fdce(fdce_v)
# Loading common.genpulse(genpulse_struct)
# Loading common.fdcr(fdcr_struct)
# Loading xil_defaultlib.adcframe_toplevel_tester(adcframe_toplevel_tester_flow)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Region: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame/AdcFrame_SlipCntTc_2_16
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
run 9000000
run 900000000
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
run 900000000
quit -sim
# End time: 16:18:28 on May 24,2018, Elapsed time: 1:47:43
# Errors: 0, Warnings: 16
do C:/Projects/A_Series_7/LvdsSerialAdc/Projects/Adc_Interface/Libraries/AdcFrame_Lib/Simscripts/AdcFrame_Toplevel_FuncSim.do
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 16:18:33 on May 24,2018
# vcom -reportprogress 300 -novopt -work common ../../common/Vhdl/Fdcr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Fdcr
# -- Compiling architecture Fdcr_struct of Fdcr
# End time: 16:18:34 on May 24,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 16:18:34 on May 24,2018
# vcom -reportprogress 300 -novopt -work common ../../common/Vhdl/GenPulse.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity GenPulse
# -- Compiling architecture GenPulse_struct of GenPulse
# -- Loading entity Fdcr
# End time: 16:18:35 on May 24,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 16:18:35 on May 24,2018
# vcom -reportprogress 300 -novopt -work adcframe_lib ../Vhdl/DoubleNibbleDetect.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity DoubleNibbleDetect
# -- Compiling architecture DoubleNibbleDetect_struct of DoubleNibbleDetect
# End time: 16:18:36 on May 24,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 16:18:36 on May 24,2018
# vcom -reportprogress 300 -novopt -work adcframe_lib ../Vhdl/AdcFrame.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity AdcFrame
# -- Compiling architecture AdcFrame_struct of AdcFrame
# -- Loading entity DoubleNibbleDetect
# -- Loading entity GenPulse
# End time: 16:18:36 on May 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 16:18:37 on May 24,2018
# vcom -reportprogress 300 -novopt -work xil_defaultlib ../Vhdl/AdcFrame_Toplevel.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity AdcFrame_Toplevel
# -- Compiling architecture AdcFrame_Toplevel_struct of AdcFrame_Toplevel
# -- Loading package std_logic_textio
# -- Loading entity AdcFrame
# End time: 16:18:37 on May 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 16:18:37 on May 24,2018
# vcom -reportprogress 300 -novopt -work xil_defaultlib ../Vhdl/AdcFrame_Toplevel_Tester.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity AdcFrame_Toplevel_Tester
# -- Compiling architecture AdcFrame_Toplevel_Tester_flow of AdcFrame_Toplevel_Tester
# End time: 16:18:37 on May 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 16:18:37 on May 24,2018
# vcom -reportprogress 300 -novopt -work xil_defaultlib ../Vhdl/AdcFrame_Toplevel_Testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity AdcFrame_Toplevel_Testbench
# -- Compiling architecture AdcFrame_Toplevel_Testbench_struct of AdcFrame_Toplevel_Testbench
# ** Error: ../Vhdl/AdcFrame_Toplevel_Testbench.vhd(212): (vcom-1484) Unknown formal identifier "C_WaitBeforeStart".
# ** Error: ../Vhdl/AdcFrame_Toplevel_Testbench.vhd(212): (vcom-1484) Unknown formal identifier "C_WaitBeforeStart".
# ** Error: ../Vhdl/AdcFrame_Toplevel_Testbench.vhd(238): VHDL Compiler exiting
# End time: 16:18:38 on May 24,2018, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
# ** Error: C:/Caetools/QuestaSim/win64/vcom failed.
# Error in macro C:\Projects\A_Series_7\LvdsSerialAdc\Projects\Adc_Interface\Libraries\AdcFrame_Lib\Simscripts\AdcFrame_Toplevel_FuncSim.do line 106
# C:/Caetools/QuestaSim/win64/vcom failed.
#     while executing
# "vcom -novopt -work xil_defaultlib   {../Vhdl/AdcFrame_Toplevel_Testbench.vhd}"
do C:/Projects/A_Series_7/LvdsSerialAdc/Projects/Adc_Interface/Libraries/AdcFrame_Lib/Simscripts/AdcFrame_Toplevel_FuncSim.do
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 16:19:39 on May 24,2018
# vcom -reportprogress 300 -novopt -work common ../../common/Vhdl/Fdcr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Fdcr
# -- Compiling architecture Fdcr_struct of Fdcr
# End time: 16:19:39 on May 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 16:19:39 on May 24,2018
# vcom -reportprogress 300 -novopt -work common ../../common/Vhdl/GenPulse.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity GenPulse
# -- Compiling architecture GenPulse_struct of GenPulse
# -- Loading entity Fdcr
# End time: 16:19:40 on May 24,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 16:19:40 on May 24,2018
# vcom -reportprogress 300 -novopt -work adcframe_lib ../Vhdl/DoubleNibbleDetect.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity DoubleNibbleDetect
# -- Compiling architecture DoubleNibbleDetect_struct of DoubleNibbleDetect
# End time: 16:19:41 on May 24,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 16:19:41 on May 24,2018
# vcom -reportprogress 300 -novopt -work adcframe_lib ../Vhdl/AdcFrame.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity AdcFrame
# -- Compiling architecture AdcFrame_struct of AdcFrame
# -- Loading entity DoubleNibbleDetect
# -- Loading entity GenPulse
# End time: 16:19:42 on May 24,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 16:19:42 on May 24,2018
# vcom -reportprogress 300 -novopt -work xil_defaultlib ../Vhdl/AdcFrame_Toplevel.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity AdcFrame_Toplevel
# -- Compiling architecture AdcFrame_Toplevel_struct of AdcFrame_Toplevel
# -- Loading package std_logic_textio
# -- Loading entity AdcFrame
# End time: 16:19:43 on May 24,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 16:19:43 on May 24,2018
# vcom -reportprogress 300 -novopt -work xil_defaultlib ../Vhdl/AdcFrame_Toplevel_Tester.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity AdcFrame_Toplevel_Tester
# -- Compiling architecture AdcFrame_Toplevel_Tester_flow of AdcFrame_Toplevel_Tester
# End time: 16:19:43 on May 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 16:19:43 on May 24,2018
# vcom -reportprogress 300 -novopt -work xil_defaultlib ../Vhdl/AdcFrame_Toplevel_Testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity AdcFrame_Toplevel_Testbench
# -- Compiling architecture AdcFrame_Toplevel_Testbench_struct of AdcFrame_Toplevel_Testbench
# End time: 16:19:44 on May 24,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -novopt -L secureip xil_defaultlib.AdcFrame_Toplevel_Testbench(AdcFrame_Toplevel_Testbench_struct) 
# Start time: 16:19:44 on May 24,2018
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading xil_defaultlib.adcframe_toplevel_testbench(adcframe_toplevel_testbench_struct)
# Loading ieee.std_logic_textio(body)
# Loading xil_defaultlib.adcframe_toplevel(adcframe_toplevel_struct)
# Loading unisim.ibufds_diff_out(ibufds_diff_out_v)
# Loading adcframe_lib.adcframe(adcframe_struct)
# ** Note: 
#  Pattern XORed/ORed = 00000000
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# ** Note: 
#  Pattern Shifted = 0000000011100001
#  Comparator Value A = 00000000XXXXXXXX
#  Comparator Value B = 11100001
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# ** Note: 
#  Pattern Bit Swapped = 0000000011010010
#  Comparator Value C = 00000000XXXXXXXX
#  Comparator Value D = 11010010
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.iserdese2(iserdese2_v)
# Loading secureip.ISERDESE2_WRAP
# Loading secureip.B_ISERDESE2
# Loading unisim.fdce(fdce_v)
# Loading common.genpulse(genpulse_struct)
# Loading common.fdcr(fdcr_struct)
# Loading xil_defaultlib.adcframe_toplevel_tester(adcframe_toplevel_tester_flow)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Region: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame/AdcFrame_SlipCntTc_2_16
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
run 20000000
run 20000000
run 20000000
run 20000000
run 200000000
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
run 200000000

run 2000000000
restart
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# ** Note: 
#  Pattern XORed/ORed = 00000000
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# ** Note: 
#  Pattern Shifted = 0000000011100001
#  Comparator Value A = 00000000XXXXXXXX
#  Comparator Value B = 11100001
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# ** Note: 
#  Pattern Bit Swapped = 0000000011010010
#  Comparator Value C = 00000000XXXXXXXX
#  Comparator Value D = 11010010
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
run 9000000000
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Region: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame/AdcFrame_SlipCntTc_2_16
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: That's All Folks !
#    Time: 3283040 ps  Iteration: 0  Instance: /adcframe_toplevel_testbench/DTU
restart
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# ** Note: 
#  Pattern XORed/ORed = 00000000
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# ** Note: 
#  Pattern Shifted = 0000000011100001
#  Comparator Value A = 00000000XXXXXXXX
#  Comparator Value B = 11100001
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# ** Note: 
#  Pattern Bit Swapped = 0000000011010010
#  Comparator Value C = 00000000XXXXXXXX
#  Comparator Value D = 11010010
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
run 5000000000
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Region: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame/AdcFrame_SlipCntTc_2_16
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: That's All Folks !
#    Time: 3283040 ps  Iteration: 0  Instance: /adcframe_toplevel_testbench/DTU
restart
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# ** Note: 
#  Pattern XORed/ORed = 00000000
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# ** Note: 
#  Pattern Shifted = 0000000011100001
#  Comparator Value A = 00000000XXXXXXXX
#  Comparator Value B = 11100001
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# ** Note: 
#  Pattern Bit Swapped = 0000000011010010
#  Comparator Value C = 00000000XXXXXXXX
#  Comparator Value D = 11010010
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
run 2000000000
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Region: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame/AdcFrame_SlipCntTc_2_16
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
quit -sim
# End time: 16:37:03 on May 24,2018, Elapsed time: 0:17:19
# Errors: 0, Warnings: 15
do C:/Projects/A_Series_7/LvdsSerialAdc/Projects/Adc_Interface/Libraries/AdcFrame_Lib/Simscripts/AdcFrame_Toplevel_FuncSim.do
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 16:37:08 on May 24,2018
# vcom -reportprogress 300 -novopt -work common ../../common/Vhdl/Fdcr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Fdcr
# -- Compiling architecture Fdcr_struct of Fdcr
# End time: 16:37:09 on May 24,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 16:37:09 on May 24,2018
# vcom -reportprogress 300 -novopt -work common ../../common/Vhdl/GenPulse.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity GenPulse
# -- Compiling architecture GenPulse_struct of GenPulse
# -- Loading entity Fdcr
# End time: 16:37:10 on May 24,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 16:37:10 on May 24,2018
# vcom -reportprogress 300 -novopt -work adcframe_lib ../Vhdl/DoubleNibbleDetect.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity DoubleNibbleDetect
# -- Compiling architecture DoubleNibbleDetect_struct of DoubleNibbleDetect
# End time: 16:37:11 on May 24,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 16:37:11 on May 24,2018
# vcom -reportprogress 300 -novopt -work adcframe_lib ../Vhdl/AdcFrame.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity AdcFrame
# -- Compiling architecture AdcFrame_struct of AdcFrame
# -- Loading entity DoubleNibbleDetect
# -- Loading entity GenPulse
# End time: 16:37:12 on May 24,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 16:37:12 on May 24,2018
# vcom -reportprogress 300 -novopt -work xil_defaultlib ../Vhdl/AdcFrame_Toplevel.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity AdcFrame_Toplevel
# -- Compiling architecture AdcFrame_Toplevel_struct of AdcFrame_Toplevel
# -- Loading package std_logic_textio
# -- Loading entity AdcFrame
# End time: 16:37:13 on May 24,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 16:37:13 on May 24,2018
# vcom -reportprogress 300 -novopt -work xil_defaultlib ../Vhdl/AdcFrame_Toplevel_Tester.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity AdcFrame_Toplevel_Tester
# -- Compiling architecture AdcFrame_Toplevel_Tester_flow of AdcFrame_Toplevel_Tester
# End time: 16:37:13 on May 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 16:37:13 on May 24,2018
# vcom -reportprogress 300 -novopt -work xil_defaultlib ../Vhdl/AdcFrame_Toplevel_Testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity AdcFrame_Toplevel_Testbench
# -- Compiling architecture AdcFrame_Toplevel_Testbench_struct of AdcFrame_Toplevel_Testbench
# End time: 16:37:14 on May 24,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -novopt -L secureip xil_defaultlib.AdcFrame_Toplevel_Testbench(AdcFrame_Toplevel_Testbench_struct) 
# Start time: 16:37:14 on May 24,2018
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading xil_defaultlib.adcframe_toplevel_testbench(adcframe_toplevel_testbench_struct)
# Loading ieee.std_logic_textio(body)
# Loading xil_defaultlib.adcframe_toplevel(adcframe_toplevel_struct)
# Loading unisim.ibufds_diff_out(ibufds_diff_out_v)
# Loading adcframe_lib.adcframe(adcframe_struct)
# ** Note: 
#  Pattern XORed/ORed = 00000000
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# ** Note: 
#  Pattern Shifted = 0000000011100001
#  Comparator Value A = 00000000XXXXXXXX
#  Comparator Value B = 11100001
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# ** Note: 
#  Pattern Bit Swapped = 0000000011010010
#  Comparator Value C = 00000000XXXXXXXX
#  Comparator Value D = 11010010
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.iserdese2(iserdese2_v)
# Loading secureip.ISERDESE2_WRAP
# Loading secureip.B_ISERDESE2
# Loading unisim.fdce(fdce_v)
# Loading common.genpulse(genpulse_struct)
# Loading common.fdcr(fdcr_struct)
# Loading xil_defaultlib.adcframe_toplevel_tester(adcframe_toplevel_tester_flow)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Region: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame/AdcFrame_SlipCntTc_2_16
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
quit -sim
# End time: 16:40:09 on May 24,2018, Elapsed time: 0:02:55
# Errors: 0, Warnings: 16
do C:/Projects/A_Series_7/LvdsSerialAdc/Projects/Adc_Interface/Libraries/AdcFrame_Lib/Simscripts/AdcFrame_Toplevel_FuncSim.do
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 16:40:11 on May 24,2018
# vcom -reportprogress 300 -novopt -work common ../../common/Vhdl/Fdcr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Fdcr
# -- Compiling architecture Fdcr_struct of Fdcr
# End time: 16:40:12 on May 24,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 16:40:12 on May 24,2018
# vcom -reportprogress 300 -novopt -work common ../../common/Vhdl/GenPulse.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity GenPulse
# -- Compiling architecture GenPulse_struct of GenPulse
# -- Loading entity Fdcr
# End time: 16:40:13 on May 24,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 16:40:13 on May 24,2018
# vcom -reportprogress 300 -novopt -work adcframe_lib ../Vhdl/DoubleNibbleDetect.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity DoubleNibbleDetect
# -- Compiling architecture DoubleNibbleDetect_struct of DoubleNibbleDetect
# End time: 16:40:14 on May 24,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 16:40:14 on May 24,2018
# vcom -reportprogress 300 -novopt -work adcframe_lib ../Vhdl/AdcFrame.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity AdcFrame
# -- Compiling architecture AdcFrame_struct of AdcFrame
# -- Loading entity DoubleNibbleDetect
# -- Loading entity GenPulse
# End time: 16:40:15 on May 24,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 16:40:15 on May 24,2018
# vcom -reportprogress 300 -novopt -work xil_defaultlib ../Vhdl/AdcFrame_Toplevel.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity AdcFrame_Toplevel
# -- Compiling architecture AdcFrame_Toplevel_struct of AdcFrame_Toplevel
# -- Loading package std_logic_textio
# -- Loading entity AdcFrame
# End time: 16:40:15 on May 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 16:40:15 on May 24,2018
# vcom -reportprogress 300 -novopt -work xil_defaultlib ../Vhdl/AdcFrame_Toplevel_Tester.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity AdcFrame_Toplevel_Tester
# -- Compiling architecture AdcFrame_Toplevel_Tester_flow of AdcFrame_Toplevel_Tester
# End time: 16:40:16 on May 24,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 16:40:16 on May 24,2018
# vcom -reportprogress 300 -novopt -work xil_defaultlib ../Vhdl/AdcFrame_Toplevel_Testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity AdcFrame_Toplevel_Testbench
# -- Compiling architecture AdcFrame_Toplevel_Testbench_struct of AdcFrame_Toplevel_Testbench
# End time: 16:40:16 on May 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -L secureip xil_defaultlib.AdcFrame_Toplevel_Testbench(AdcFrame_Toplevel_Testbench_struct) 
# Start time: 16:40:16 on May 24,2018
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading xil_defaultlib.adcframe_toplevel_testbench(adcframe_toplevel_testbench_struct)
# Loading ieee.std_logic_textio(body)
# Loading xil_defaultlib.adcframe_toplevel(adcframe_toplevel_struct)
# Loading unisim.ibufds_diff_out(ibufds_diff_out_v)
# Loading adcframe_lib.adcframe(adcframe_struct)
# ** Note: 
#  Pattern XORed/ORed = 00000000
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# ** Note: 
#  Pattern Shifted = 0000000011100001
#  Comparator Value A = 00000000XXXXXXXX
#  Comparator Value B = 11100001
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# ** Note: 
#  Pattern Bit Swapped = 0000000011010010
#  Comparator Value C = 00000000XXXXXXXX
#  Comparator Value D = 11010010
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.iserdese2(iserdese2_v)
# Loading secureip.ISERDESE2_WRAP
# Loading secureip.B_ISERDESE2
# Loading unisim.fdce(fdce_v)
# Loading common.genpulse(genpulse_struct)
# Loading common.fdcr(fdcr_struct)
# Loading xil_defaultlib.adcframe_toplevel_tester(adcframe_toplevel_tester_flow)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Region: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame/AdcFrame_SlipCntTc_2_16
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
quit -sim
# End time: 16:41:23 on May 24,2018, Elapsed time: 0:01:07
# Errors: 0, Warnings: 16
do C:/Projects/A_Series_7/LvdsSerialAdc/Projects/Adc_Interface/Libraries/AdcFrame_Lib/Simscripts/AdcFrame_Toplevel_FuncSim.do
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 16:41:25 on May 24,2018
# vcom -reportprogress 300 -novopt -work common ../../common/Vhdl/Fdcr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Fdcr
# -- Compiling architecture Fdcr_struct of Fdcr
# End time: 16:41:25 on May 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 16:41:25 on May 24,2018
# vcom -reportprogress 300 -novopt -work common ../../common/Vhdl/GenPulse.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity GenPulse
# -- Compiling architecture GenPulse_struct of GenPulse
# -- Loading entity Fdcr
# End time: 16:41:26 on May 24,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 16:41:26 on May 24,2018
# vcom -reportprogress 300 -novopt -work adcframe_lib ../Vhdl/DoubleNibbleDetect.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity DoubleNibbleDetect
# -- Compiling architecture DoubleNibbleDetect_struct of DoubleNibbleDetect
# End time: 16:41:27 on May 24,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 16:41:27 on May 24,2018
# vcom -reportprogress 300 -novopt -work adcframe_lib ../Vhdl/AdcFrame.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity AdcFrame
# -- Compiling architecture AdcFrame_struct of AdcFrame
# -- Loading entity DoubleNibbleDetect
# -- Loading entity GenPulse
# End time: 16:41:28 on May 24,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 16:41:28 on May 24,2018
# vcom -reportprogress 300 -novopt -work xil_defaultlib ../Vhdl/AdcFrame_Toplevel.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity AdcFrame_Toplevel
# -- Compiling architecture AdcFrame_Toplevel_struct of AdcFrame_Toplevel
# -- Loading package std_logic_textio
# -- Loading entity AdcFrame
# End time: 16:41:29 on May 24,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 16:41:29 on May 24,2018
# vcom -reportprogress 300 -novopt -work xil_defaultlib ../Vhdl/AdcFrame_Toplevel_Tester.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity AdcFrame_Toplevel_Tester
# -- Compiling architecture AdcFrame_Toplevel_Tester_flow of AdcFrame_Toplevel_Tester
# End time: 16:41:29 on May 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 16:41:29 on May 24,2018
# vcom -reportprogress 300 -novopt -work xil_defaultlib ../Vhdl/AdcFrame_Toplevel_Testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity AdcFrame_Toplevel_Testbench
# -- Compiling architecture AdcFrame_Toplevel_Testbench_struct of AdcFrame_Toplevel_Testbench
# End time: 16:41:30 on May 24,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -novopt -L secureip xil_defaultlib.AdcFrame_Toplevel_Testbench(AdcFrame_Toplevel_Testbench_struct) 
# Start time: 16:41:30 on May 24,2018
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading xil_defaultlib.adcframe_toplevel_testbench(adcframe_toplevel_testbench_struct)
# Loading ieee.std_logic_textio(body)
# Loading xil_defaultlib.adcframe_toplevel(adcframe_toplevel_struct)
# Loading unisim.ibufds_diff_out(ibufds_diff_out_v)
# Loading adcframe_lib.adcframe(adcframe_struct)
# ** Note: 
#  Pattern XORed/ORed = 00000000
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# ** Note: 
#  Pattern Shifted = 0000000011100001
#  Comparator Value A = 00000000XXXXXXXX
#  Comparator Value B = 11100001
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# ** Note: 
#  Pattern Bit Swapped = 0000000011010010
#  Comparator Value C = 00000000XXXXXXXX
#  Comparator Value D = 11010010
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.iserdese2(iserdese2_v)
# Loading secureip.ISERDESE2_WRAP
# Loading secureip.B_ISERDESE2
# Loading unisim.fdce(fdce_v)
# Loading common.genpulse(genpulse_struct)
# Loading common.fdcr(fdcr_struct)
# Loading xil_defaultlib.adcframe_toplevel_tester(adcframe_toplevel_tester_flow)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Region: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame/AdcFrame_SlipCntTc_2_16
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
quit -sim
# End time: 16:43:03 on May 24,2018, Elapsed time: 0:01:33
# Errors: 0, Warnings: 16
do C:/Projects/A_Series_7/LvdsSerialAdc/Projects/Adc_Interface/Libraries/AdcFrame_Lib/Simscripts/AdcFrame_Toplevel_FuncSim.do
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 16:43:04 on May 24,2018
# vcom -reportprogress 300 -novopt -work common ../../common/Vhdl/Fdcr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Fdcr
# -- Compiling architecture Fdcr_struct of Fdcr
# End time: 16:43:05 on May 24,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 16:43:05 on May 24,2018
# vcom -reportprogress 300 -novopt -work common ../../common/Vhdl/GenPulse.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity GenPulse
# -- Compiling architecture GenPulse_struct of GenPulse
# -- Loading entity Fdcr
# End time: 16:43:06 on May 24,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 16:43:06 on May 24,2018
# vcom -reportprogress 300 -novopt -work adcframe_lib ../Vhdl/DoubleNibbleDetect.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity DoubleNibbleDetect
# -- Compiling architecture DoubleNibbleDetect_struct of DoubleNibbleDetect
# End time: 16:43:07 on May 24,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 16:43:07 on May 24,2018
# vcom -reportprogress 300 -novopt -work adcframe_lib ../Vhdl/AdcFrame.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity AdcFrame
# -- Compiling architecture AdcFrame_struct of AdcFrame
# -- Loading entity DoubleNibbleDetect
# -- Loading entity GenPulse
# End time: 16:43:08 on May 24,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 16:43:08 on May 24,2018
# vcom -reportprogress 300 -novopt -work xil_defaultlib ../Vhdl/AdcFrame_Toplevel.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity AdcFrame_Toplevel
# -- Compiling architecture AdcFrame_Toplevel_struct of AdcFrame_Toplevel
# -- Loading package std_logic_textio
# -- Loading entity AdcFrame
# End time: 16:43:09 on May 24,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 16:43:09 on May 24,2018
# vcom -reportprogress 300 -novopt -work xil_defaultlib ../Vhdl/AdcFrame_Toplevel_Tester.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity AdcFrame_Toplevel_Tester
# -- Compiling architecture AdcFrame_Toplevel_Tester_flow of AdcFrame_Toplevel_Tester
# End time: 16:43:09 on May 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 16:43:09 on May 24,2018
# vcom -reportprogress 300 -novopt -work xil_defaultlib ../Vhdl/AdcFrame_Toplevel_Testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity AdcFrame_Toplevel_Testbench
# -- Compiling architecture AdcFrame_Toplevel_Testbench_struct of AdcFrame_Toplevel_Testbench
# End time: 16:43:10 on May 24,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -novopt -L secureip xil_defaultlib.AdcFrame_Toplevel_Testbench(AdcFrame_Toplevel_Testbench_struct) 
# Start time: 16:43:10 on May 24,2018
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading xil_defaultlib.adcframe_toplevel_testbench(adcframe_toplevel_testbench_struct)
# Loading ieee.std_logic_textio(body)
# Loading xil_defaultlib.adcframe_toplevel(adcframe_toplevel_struct)
# Loading unisim.ibufds_diff_out(ibufds_diff_out_v)
# Loading adcframe_lib.adcframe(adcframe_struct)
# ** Note: 
#  Pattern XORed/ORed = 00000000
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# ** Note: 
#  Pattern Shifted = 0000000011100001
#  Comparator Value A = 00000000XXXXXXXX
#  Comparator Value B = 11100001
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# ** Note: 
#  Pattern Bit Swapped = 0000000011010010
#  Comparator Value C = 00000000XXXXXXXX
#  Comparator Value D = 11010010
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.iserdese2(iserdese2_v)
# Loading secureip.ISERDESE2_WRAP
# Loading secureip.B_ISERDESE2
# Loading unisim.fdce(fdce_v)
# Loading common.genpulse(genpulse_struct)
# Loading common.fdcr(fdcr_struct)
# Loading xil_defaultlib.adcframe_toplevel_tester(adcframe_toplevel_tester_flow)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Region: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame/AdcFrame_SlipCntTc_2_16
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
quit -sim
# End time: 16:45:34 on May 24,2018, Elapsed time: 0:02:24
# Errors: 0, Warnings: 16
do C:/Projects/A_Series_7/LvdsSerialAdc/Projects/Adc_Interface/Libraries/AdcFrame_Lib/Simscripts/AdcFrame_Toplevel_FuncSim.do
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 16:45:36 on May 24,2018
# vcom -reportprogress 300 -novopt -work common ../../common/Vhdl/Fdcr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Fdcr
# -- Compiling architecture Fdcr_struct of Fdcr
# End time: 16:45:36 on May 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 16:45:36 on May 24,2018
# vcom -reportprogress 300 -novopt -work common ../../common/Vhdl/GenPulse.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity GenPulse
# -- Compiling architecture GenPulse_struct of GenPulse
# -- Loading entity Fdcr
# End time: 16:45:37 on May 24,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 16:45:37 on May 24,2018
# vcom -reportprogress 300 -novopt -work adcframe_lib ../Vhdl/DoubleNibbleDetect.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity DoubleNibbleDetect
# -- Compiling architecture DoubleNibbleDetect_struct of DoubleNibbleDetect
# End time: 16:45:38 on May 24,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 16:45:38 on May 24,2018
# vcom -reportprogress 300 -novopt -work adcframe_lib ../Vhdl/AdcFrame.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity AdcFrame
# -- Compiling architecture AdcFrame_struct of AdcFrame
# -- Loading entity DoubleNibbleDetect
# -- Loading entity GenPulse
# End time: 16:45:39 on May 24,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 16:45:39 on May 24,2018
# vcom -reportprogress 300 -novopt -work xil_defaultlib ../Vhdl/AdcFrame_Toplevel.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity AdcFrame_Toplevel
# -- Compiling architecture AdcFrame_Toplevel_struct of AdcFrame_Toplevel
# -- Loading package std_logic_textio
# -- Loading entity AdcFrame
# End time: 16:45:40 on May 24,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 16:45:40 on May 24,2018
# vcom -reportprogress 300 -novopt -work xil_defaultlib ../Vhdl/AdcFrame_Toplevel_Tester.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity AdcFrame_Toplevel_Tester
# -- Compiling architecture AdcFrame_Toplevel_Tester_flow of AdcFrame_Toplevel_Tester
# End time: 16:45:40 on May 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 16:45:40 on May 24,2018
# vcom -reportprogress 300 -novopt -work xil_defaultlib ../Vhdl/AdcFrame_Toplevel_Testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity AdcFrame_Toplevel_Testbench
# -- Compiling architecture AdcFrame_Toplevel_Testbench_struct of AdcFrame_Toplevel_Testbench
# End time: 16:45:41 on May 24,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -novopt -L secureip xil_defaultlib.AdcFrame_Toplevel_Testbench(AdcFrame_Toplevel_Testbench_struct) 
# Start time: 16:45:41 on May 24,2018
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading xil_defaultlib.adcframe_toplevel_testbench(adcframe_toplevel_testbench_struct)
# Loading ieee.std_logic_textio(body)
# Loading xil_defaultlib.adcframe_toplevel(adcframe_toplevel_struct)
# Loading unisim.ibufds_diff_out(ibufds_diff_out_v)
# Loading adcframe_lib.adcframe(adcframe_struct)
# ** Note: 
#  Pattern XORed/ORed = 00000000
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# ** Note: 
#  Pattern Shifted = 0000000011100001
#  Comparator Value A = 00000000XXXXXXXX
#  Comparator Value B = 11100001
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# ** Note: 
#  Pattern Bit Swapped = 0000000011010010
#  Comparator Value C = 00000000XXXXXXXX
#  Comparator Value D = 11010010
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.iserdese2(iserdese2_v)
# Loading secureip.ISERDESE2_WRAP
# Loading secureip.B_ISERDESE2
# Loading unisim.fdce(fdce_v)
# Loading common.genpulse(genpulse_struct)
# Loading common.fdcr(fdcr_struct)
# Loading xil_defaultlib.adcframe_toplevel_tester(adcframe_toplevel_tester_flow)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Region: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame/AdcFrame_SlipCntTc_2_16
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
run 2000000000
# ** Warning: That's All Folks !
#    Time: 3262240 ps  Iteration: 0  Instance: /adcframe_toplevel_testbench/DTU
run 2000000000
add wave -position insertpoint  \
sim:/adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame/IntFrmSrdsDatEvn_d \
sim:/adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame/IntFrmSrdsDatOdd_d
add wave -position insertpoint  \
sim:/adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame/IntFrmSrdsDat
add wave -position insertpoint  \
sim:/adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame/IntFrmDatMux \
sim:/adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame/IntFrmDatSwp
add wave -position insertpoint  \
sim:/adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame/IntFrmClkDat
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Projects/A_Series_7/LvdsSerialAdc/Projects/Adc_Interface/Libraries/AdcFrame_Lib/Simscripts/AdcFrame_Toplevel_FuncWave.do
restart
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# ** Note: 
#  Pattern XORed/ORed = 00000000
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# ** Note: 
#  Pattern Shifted = 0000000011100001
#  Comparator Value A = 00000000XXXXXXXX
#  Comparator Value B = 11100001
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# ** Note: 
#  Pattern Bit Swapped = 0000000011010010
#  Comparator Value C = 00000000XXXXXXXX
#  Comparator Value D = 11010010
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
run 5000000000
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Region: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame/AdcFrame_SlipCntTc_2_16
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: That's All Folks !
#    Time: 3262240 ps  Iteration: 0  Instance: /adcframe_toplevel_testbench/DTU
add wave -position insertpoint  \
sim:/adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame/IntFrmRegEna_d
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Projects/A_Series_7/LvdsSerialAdc/Projects/Adc_Interface/Libraries/AdcFrame_Lib/Simscripts/AdcFrame_Toplevel_FuncWave.do
restart
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# ** Note: 
#  Pattern XORed/ORed = 00000000
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# ** Note: 
#  Pattern Shifted = 0000000011100001
#  Comparator Value A = 00000000XXXXXXXX
#  Comparator Value B = 11100001
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# ** Note: 
#  Pattern Bit Swapped = 0000000011010010
#  Comparator Value C = 00000000XXXXXXXX
#  Comparator Value D = 11010010
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
run 5000000000
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Region: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame/AdcFrame_SlipCntTc_2_16
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: That's All Folks !
#    Time: 3262240 ps  Iteration: 0  Instance: /adcframe_toplevel_testbench/DTU
add wave -position insertpoint  \
sim:/adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame/IntFrmMsbAllZero_d
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Projects/A_Series_7/LvdsSerialAdc/Projects/Adc_Interface/Libraries/AdcFrame_Lib/Simscripts/AdcFrame_Toplevel_FuncWave.do
restart
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# ** Note: 
#  Pattern XORed/ORed = 00000000
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# ** Note: 
#  Pattern Shifted = 0000000011100001
#  Comparator Value A = 00000000XXXXXXXX
#  Comparator Value B = 11100001
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# ** Note: 
#  Pattern Bit Swapped = 0000000011010010
#  Comparator Value C = 00000000XXXXXXXX
#  Comparator Value D = 11010010
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
run 5000000000
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Region: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame/AdcFrame_SlipCntTc_2_16
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: That's All Folks !
#    Time: 3262240 ps  Iteration: 0  Instance: /adcframe_toplevel_testbench/DTU
add wave -position insertpoint  \
sim:/adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame/IntFrmCmp
add wave -position insertpoint  \
sim:/adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame/IntFrmEqu_d
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Projects/A_Series_7/LvdsSerialAdc/Projects/Adc_Interface/Libraries/AdcFrame_Lib/Simscripts/AdcFrame_Toplevel_FuncWave.do
restart
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# ** Note: 
#  Pattern XORed/ORed = 00000000
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# ** Note: 
#  Pattern Shifted = 0000000011100001
#  Comparator Value A = 00000000XXXXXXXX
#  Comparator Value B = 11100001
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# ** Note: 
#  Pattern Bit Swapped = 0000000011010010
#  Comparator Value C = 00000000XXXXXXXX
#  Comparator Value D = 11010010
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
run 5000000000
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Region: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame/AdcFrame_SlipCntTc_2_16
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: That's All Folks !
#    Time: 3262240 ps  Iteration: 0  Instance: /adcframe_toplevel_testbench/DTU
add wave -position insertpoint  \
sim:/adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame/IntFrmSlipCntTc_d2
add wave -position insertpoint  \
sim:/adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame/IntFrmDbleNibFnl
add wave -position insertpoint  \
sim:/adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame/IntFrmClkReSync
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Projects/A_Series_7/LvdsSerialAdc/Projects/Adc_Interface/Libraries/AdcFrame_Lib/Simscripts/AdcFrame_Toplevel_FuncWave.do
restart
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# ** Note: 
#  Pattern XORed/ORed = 00000000
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# ** Note: 
#  Pattern Shifted = 0000000011100001
#  Comparator Value A = 00000000XXXXXXXX
#  Comparator Value B = 11100001
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# ** Note: 
#  Pattern Bit Swapped = 0000000011010010
#  Comparator Value C = 00000000XXXXXXXX
#  Comparator Value D = 11010010
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
run 5000000000
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Region: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame/AdcFrame_SlipCntTc_2_16
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: That's All Folks !
#    Time: 3262240 ps  Iteration: 0  Instance: /adcframe_toplevel_testbench/DTU
add wave -position insertpoint  \
sim:/adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame/IntFrmSlipCntTc_d2Ena
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Projects/A_Series_7/LvdsSerialAdc/Projects/Adc_Interface/Libraries/AdcFrame_Lib/Simscripts/AdcFrame_Toplevel_FuncWave.do
restart
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# ** Note: 
#  Pattern XORed/ORed = 00000000
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# ** Note: 
#  Pattern Shifted = 0000000011100001
#  Comparator Value A = 00000000XXXXXXXX
#  Comparator Value B = 11100001
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# ** Note: 
#  Pattern Bit Swapped = 0000000011010010
#  Comparator Value C = 00000000XXXXXXXX
#  Comparator Value D = 11010010
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
run 5000000000
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Region: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame/AdcFrame_SlipCntTc_2_16
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: That's All Folks !
#    Time: 3262240 ps  Iteration: 0  Instance: /adcframe_toplevel_testbench/DTU
quit -sim
# End time: 11:11:54 on May 25,2018, Elapsed time: 18:26:13
# Errors: 0, Warnings: 16
do C:/Projects/A_Series_7/LvdsSerialAdc/Projects/Adc_Interface/Libraries/AdcFrame_Lib/Simscripts/AdcFrame_Toplevel_FuncSim.do
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 11:12:10 on May 25,2018
# vcom -reportprogress 300 -novopt -work common ../../common/Vhdl/Fdcr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Fdcr
# -- Compiling architecture Fdcr_struct of Fdcr
# End time: 11:12:10 on May 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 11:12:10 on May 25,2018
# vcom -reportprogress 300 -novopt -work common ../../common/Vhdl/GenPulse.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity GenPulse
# -- Compiling architecture GenPulse_struct of GenPulse
# -- Loading entity Fdcr
# End time: 11:12:11 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 11:12:11 on May 25,2018
# vcom -reportprogress 300 -novopt -work adcframe_lib ../Vhdl/DoubleNibbleDetect.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity DoubleNibbleDetect
# -- Compiling architecture DoubleNibbleDetect_struct of DoubleNibbleDetect
# End time: 11:12:12 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 11:12:12 on May 25,2018
# vcom -reportprogress 300 -novopt -work adcframe_lib ../Vhdl/AdcFrame.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity AdcFrame
# -- Compiling architecture AdcFrame_struct of AdcFrame
# -- Loading entity DoubleNibbleDetect
# -- Loading entity GenPulse
# ** Error: ../Vhdl/AdcFrame.vhd(865): Illegal target for signal assignment.
# ** Error: ../Vhdl/AdcFrame.vhd(865): (vcom-1136) Unknown identifier "IntFrmReSyncOut".
# ** Error: ../Vhdl/AdcFrame.vhd(869): (vcom-1136) Unknown identifier "IntFrmReSyncOut".
# ** Error: ../Vhdl/AdcFrame.vhd(920): VHDL Compiler exiting
# End time: 11:12:13 on May 25,2018, Elapsed time: 0:00:01
# Errors: 4, Warnings: 0
# ** Error: C:/Caetools/QuestaSim/win64/vcom failed.
# Error in macro C:\Projects\A_Series_7\LvdsSerialAdc\Projects\Adc_Interface\Libraries\AdcFrame_Lib\Simscripts\AdcFrame_Toplevel_FuncSim.do line 103
# C:/Caetools/QuestaSim/win64/vcom failed.
#     while executing
# "vcom -novopt -work adcframe_lib     {../Vhdl/AdcFrame.vhd}"
do C:/Projects/A_Series_7/LvdsSerialAdc/Projects/Adc_Interface/Libraries/AdcFrame_Lib/Simscripts/AdcFrame_Toplevel_FuncSim.do
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 11:16:08 on May 25,2018
# vcom -reportprogress 300 -novopt -work common ../../common/Vhdl/Fdcr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Fdcr
# -- Compiling architecture Fdcr_struct of Fdcr
# End time: 11:16:09 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 11:16:09 on May 25,2018
# vcom -reportprogress 300 -novopt -work common ../../common/Vhdl/GenPulse.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity GenPulse
# -- Compiling architecture GenPulse_struct of GenPulse
# -- Loading entity Fdcr
# End time: 11:16:10 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 11:16:10 on May 25,2018
# vcom -reportprogress 300 -novopt -work adcframe_lib ../Vhdl/DoubleNibbleDetect.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity DoubleNibbleDetect
# -- Compiling architecture DoubleNibbleDetect_struct of DoubleNibbleDetect
# End time: 11:16:11 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 11:16:11 on May 25,2018
# vcom -reportprogress 300 -novopt -work adcframe_lib ../Vhdl/AdcFrame.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity AdcFrame
# -- Compiling architecture AdcFrame_struct of AdcFrame
# -- Loading entity DoubleNibbleDetect
# -- Loading entity GenPulse
# End time: 11:16:12 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 11:16:12 on May 25,2018
# vcom -reportprogress 300 -novopt -work xil_defaultlib ../Vhdl/AdcFrame_Toplevel.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity AdcFrame_Toplevel
# -- Compiling architecture AdcFrame_Toplevel_struct of AdcFrame_Toplevel
# -- Loading package std_logic_textio
# -- Loading entity AdcFrame
# End time: 11:16:13 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 11:16:13 on May 25,2018
# vcom -reportprogress 300 -novopt -work xil_defaultlib ../Vhdl/AdcFrame_Toplevel_Tester.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity AdcFrame_Toplevel_Tester
# -- Compiling architecture AdcFrame_Toplevel_Tester_flow of AdcFrame_Toplevel_Tester
# End time: 11:16:13 on May 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 11:16:13 on May 25,2018
# vcom -reportprogress 300 -novopt -work xil_defaultlib ../Vhdl/AdcFrame_Toplevel_Testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity AdcFrame_Toplevel_Testbench
# -- Compiling architecture AdcFrame_Toplevel_Testbench_struct of AdcFrame_Toplevel_Testbench
# End time: 11:16:13 on May 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -L secureip xil_defaultlib.AdcFrame_Toplevel_Testbench(AdcFrame_Toplevel_Testbench_struct) 
# Start time: 11:16:14 on May 25,2018
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading xil_defaultlib.adcframe_toplevel_testbench(adcframe_toplevel_testbench_struct)
# Loading ieee.std_logic_textio(body)
# Loading xil_defaultlib.adcframe_toplevel(adcframe_toplevel_struct)
# Loading unisim.ibufds_diff_out(ibufds_diff_out_v)
# Loading adcframe_lib.adcframe(adcframe_struct)
# ** Note: 
#  Pattern XORed/ORed = 00000000
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# ** Note: 
#  Pattern Shifted = 0000000011100001
#  Comparator Value A = 00000000XXXXXXXX
#  Comparator Value B = 11100001
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# ** Note: 
#  Pattern Bit Swapped = 0000000011010010
#  Comparator Value C = 00000000XXXXXXXX
#  Comparator Value D = 11010010
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.iserdese2(iserdese2_v)
# Loading secureip.ISERDESE2_WRAP
# Loading secureip.B_ISERDESE2
# Loading unisim.fdce(fdce_v)
# Loading common.genpulse(genpulse_struct)
# Loading common.fdcr(fdcr_struct)
# Loading xil_defaultlib.adcframe_toplevel_tester(adcframe_toplevel_tester_flow)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Region: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame/AdcFrame_SlipCntTc_2_16
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
quit -sim
# End time: 11:25:46 on May 25,2018, Elapsed time: 0:09:32
# Errors: 0, Warnings: 16
do C:/Projects/A_Series_7/LvdsSerialAdc/Projects/Adc_Interface/Libraries/AdcFrame_Lib/Simscripts/AdcFrame_Toplevel_FuncSim.do
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 11:25:49 on May 25,2018
# vcom -reportprogress 300 -novopt -work common ../../common/Vhdl/Fdcr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Fdcr
# -- Compiling architecture Fdcr_struct of Fdcr
# End time: 11:25:49 on May 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 11:25:49 on May 25,2018
# vcom -reportprogress 300 -novopt -work common ../../common/Vhdl/GenPulse.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity GenPulse
# -- Compiling architecture GenPulse_struct of GenPulse
# -- Loading entity Fdcr
# End time: 11:25:50 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 11:25:50 on May 25,2018
# vcom -reportprogress 300 -novopt -work adcframe_lib ../Vhdl/DoubleNibbleDetect.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity DoubleNibbleDetect
# -- Compiling architecture DoubleNibbleDetect_struct of DoubleNibbleDetect
# End time: 11:25:51 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 11:25:51 on May 25,2018
# vcom -reportprogress 300 -novopt -work adcframe_lib ../Vhdl/AdcFrame.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity AdcFrame
# -- Compiling architecture AdcFrame_struct of AdcFrame
# -- Loading entity DoubleNibbleDetect
# -- Loading entity GenPulse
# End time: 11:25:52 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 11:25:52 on May 25,2018
# vcom -reportprogress 300 -novopt -work xil_defaultlib ../Vhdl/AdcFrame_Toplevel.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity AdcFrame_Toplevel
# -- Compiling architecture AdcFrame_Toplevel_struct of AdcFrame_Toplevel
# -- Loading package std_logic_textio
# -- Loading entity AdcFrame
# End time: 11:25:53 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 11:25:53 on May 25,2018
# vcom -reportprogress 300 -novopt -work xil_defaultlib ../Vhdl/AdcFrame_Toplevel_Tester.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity AdcFrame_Toplevel_Tester
# -- Compiling architecture AdcFrame_Toplevel_Tester_flow of AdcFrame_Toplevel_Tester
# End time: 11:25:53 on May 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 11:25:53 on May 25,2018
# vcom -reportprogress 300 -novopt -work xil_defaultlib ../Vhdl/AdcFrame_Toplevel_Testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity AdcFrame_Toplevel_Testbench
# -- Compiling architecture AdcFrame_Toplevel_Testbench_struct of AdcFrame_Toplevel_Testbench
# End time: 11:25:54 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -novopt -L secureip xil_defaultlib.AdcFrame_Toplevel_Testbench(AdcFrame_Toplevel_Testbench_struct) 
# Start time: 11:25:54 on May 25,2018
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading xil_defaultlib.adcframe_toplevel_testbench(adcframe_toplevel_testbench_struct)
# Loading ieee.std_logic_textio(body)
# Loading xil_defaultlib.adcframe_toplevel(adcframe_toplevel_struct)
# Loading unisim.ibufds_diff_out(ibufds_diff_out_v)
# Loading adcframe_lib.adcframe(adcframe_struct)
# ** Note: 
#  Pattern XORed/ORed = 00000000
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# ** Note: 
#  Pattern Shifted = 0000000011100001
#  Comparator Value A = 00000000XXXXXXXX
#  Comparator Value B = 11100001
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# ** Note: 
#  Pattern Bit Swapped = 0000000011010010
#  Comparator Value C = 00000000XXXXXXXX
#  Comparator Value D = 11010010
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.iserdese2(iserdese2_v)
# Loading secureip.ISERDESE2_WRAP
# Loading secureip.B_ISERDESE2
# Loading unisim.fdce(fdce_v)
# Loading common.genpulse(genpulse_struct)
# Loading common.fdcr(fdcr_struct)
# Loading xil_defaultlib.adcframe_toplevel_tester(adcframe_toplevel_tester_flow)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Region: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame/AdcFrame_SlipCntTc_2_16
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
add wave -position insertpoint  \
sim:/adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame/IntFrmClkRst
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Projects/A_Series_7/LvdsSerialAdc/Projects/Adc_Interface/Libraries/AdcFrame_Lib/Simscripts/AdcFrame_Toplevel_FuncWave.do
restart
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# ** Note: 
#  Pattern XORed/ORed = 00000000
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# ** Note: 
#  Pattern Shifted = 0000000011100001
#  Comparator Value A = 00000000XXXXXXXX
#  Comparator Value B = 11100001
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# ** Note: 
#  Pattern Bit Swapped = 0000000011010010
#  Comparator Value C = 00000000XXXXXXXX
#  Comparator Value D = 11010010
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
run 5000000000
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Region: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame/AdcFrame_SlipCntTc_2_16
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: That's All Folks !
#    Time: 3262240 ps  Iteration: 0  Instance: /adcframe_toplevel_testbench/DTU
run 5000000000
quit -sim
# End time: 11:36:12 on May 25,2018, Elapsed time: 0:10:18
# Errors: 0, Warnings: 16
do C:/Projects/A_Series_7/LvdsSerialAdc/Projects/Adc_Interface/Libraries/AdcFrame_Lib/Simscripts/AdcFrame_Toplevel_FuncSim.do
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 11:36:17 on May 25,2018
# vcom -reportprogress 300 -novopt -work common ../../common/Vhdl/Fdcr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Fdcr
# -- Compiling architecture Fdcr_struct of Fdcr
# End time: 11:36:18 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 11:36:18 on May 25,2018
# vcom -reportprogress 300 -novopt -work common ../../common/Vhdl/GenPulse.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity GenPulse
# -- Compiling architecture GenPulse_struct of GenPulse
# -- Loading entity Fdcr
# End time: 11:36:18 on May 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 11:36:18 on May 25,2018
# vcom -reportprogress 300 -novopt -work adcframe_lib ../Vhdl/DoubleNibbleDetect.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity DoubleNibbleDetect
# -- Compiling architecture DoubleNibbleDetect_struct of DoubleNibbleDetect
# End time: 11:36:19 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 11:36:19 on May 25,2018
# vcom -reportprogress 300 -novopt -work adcframe_lib ../Vhdl/AdcFrame.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity AdcFrame
# -- Compiling architecture AdcFrame_struct of AdcFrame
# -- Loading entity DoubleNibbleDetect
# -- Loading entity GenPulse
# End time: 11:36:20 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 11:36:20 on May 25,2018
# vcom -reportprogress 300 -novopt -work xil_defaultlib ../Vhdl/AdcFrame_Toplevel.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity AdcFrame_Toplevel
# -- Compiling architecture AdcFrame_Toplevel_struct of AdcFrame_Toplevel
# -- Loading package std_logic_textio
# -- Loading entity AdcFrame
# End time: 11:36:21 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 11:36:21 on May 25,2018
# vcom -reportprogress 300 -novopt -work xil_defaultlib ../Vhdl/AdcFrame_Toplevel_Tester.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity AdcFrame_Toplevel_Tester
# -- Compiling architecture AdcFrame_Toplevel_Tester_flow of AdcFrame_Toplevel_Tester
# End time: 11:36:21 on May 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 11:36:21 on May 25,2018
# vcom -reportprogress 300 -novopt -work xil_defaultlib ../Vhdl/AdcFrame_Toplevel_Testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity AdcFrame_Toplevel_Testbench
# -- Compiling architecture AdcFrame_Toplevel_Testbench_struct of AdcFrame_Toplevel_Testbench
# End time: 11:36:22 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -novopt -L secureip xil_defaultlib.AdcFrame_Toplevel_Testbench(AdcFrame_Toplevel_Testbench_struct) 
# Start time: 11:36:22 on May 25,2018
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading xil_defaultlib.adcframe_toplevel_testbench(adcframe_toplevel_testbench_struct)
# Loading ieee.std_logic_textio(body)
# Loading xil_defaultlib.adcframe_toplevel(adcframe_toplevel_struct)
# Loading unisim.ibufds_diff_out(ibufds_diff_out_v)
# Loading adcframe_lib.adcframe(adcframe_struct)
# ** Note: 
#  Pattern XORed/ORed = 00000000
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# ** Note: 
#  Pattern Shifted = 0000000011100001
#  Comparator Value A = 00000000XXXXXXXX
#  Comparator Value B = 11100001
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# ** Note: 
#  Pattern Bit Swapped = 0000000011010010
#  Comparator Value C = 00000000XXXXXXXX
#  Comparator Value D = 11010010
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.iserdese2(iserdese2_v)
# Loading secureip.ISERDESE2_WRAP
# Loading secureip.B_ISERDESE2
# Loading unisim.fdce(fdce_v)
# Loading common.genpulse(genpulse_struct)
# Loading common.fdcr(fdcr_struct)
# Loading xil_defaultlib.adcframe_toplevel_tester(adcframe_toplevel_tester_flow)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Region: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame/AdcFrame_SlipCntTc_2_16
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
quit -sim
# End time: 11:39:49 on May 25,2018, Elapsed time: 0:03:27
# Errors: 0, Warnings: 16
do C:/Projects/A_Series_7/LvdsSerialAdc/Projects/Adc_Interface/Libraries/AdcFrame_Lib/Simscripts/AdcFrame_Toplevel_FuncSim.do
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 11:39:53 on May 25,2018
# vcom -reportprogress 300 -novopt -work common ../../common/Vhdl/Fdcr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Fdcr
# -- Compiling architecture Fdcr_struct of Fdcr
# End time: 11:39:54 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 11:39:54 on May 25,2018
# vcom -reportprogress 300 -novopt -work common ../../common/Vhdl/GenPulse.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity GenPulse
# -- Compiling architecture GenPulse_struct of GenPulse
# -- Loading entity Fdcr
# End time: 11:39:55 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 11:39:55 on May 25,2018
# vcom -reportprogress 300 -novopt -work adcframe_lib ../Vhdl/DoubleNibbleDetect.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity DoubleNibbleDetect
# -- Compiling architecture DoubleNibbleDetect_struct of DoubleNibbleDetect
# End time: 11:39:56 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 11:39:56 on May 25,2018
# vcom -reportprogress 300 -novopt -work adcframe_lib ../Vhdl/AdcFrame.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity AdcFrame
# -- Compiling architecture AdcFrame_struct of AdcFrame
# -- Loading entity DoubleNibbleDetect
# -- Loading entity GenPulse
# End time: 11:39:56 on May 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 11:39:57 on May 25,2018
# vcom -reportprogress 300 -novopt -work xil_defaultlib ../Vhdl/AdcFrame_Toplevel.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity AdcFrame_Toplevel
# -- Compiling architecture AdcFrame_Toplevel_struct of AdcFrame_Toplevel
# -- Loading package std_logic_textio
# -- Loading entity AdcFrame
# End time: 11:39:57 on May 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 11:39:57 on May 25,2018
# vcom -reportprogress 300 -novopt -work xil_defaultlib ../Vhdl/AdcFrame_Toplevel_Tester.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity AdcFrame_Toplevel_Tester
# -- Compiling architecture AdcFrame_Toplevel_Tester_flow of AdcFrame_Toplevel_Tester
# End time: 11:39:57 on May 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 11:39:58 on May 25,2018
# vcom -reportprogress 300 -novopt -work xil_defaultlib ../Vhdl/AdcFrame_Toplevel_Testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity AdcFrame_Toplevel_Testbench
# -- Compiling architecture AdcFrame_Toplevel_Testbench_struct of AdcFrame_Toplevel_Testbench
# End time: 11:39:58 on May 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -L secureip xil_defaultlib.AdcFrame_Toplevel_Testbench(AdcFrame_Toplevel_Testbench_struct) 
# Start time: 11:39:58 on May 25,2018
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading xil_defaultlib.adcframe_toplevel_testbench(adcframe_toplevel_testbench_struct)
# Loading ieee.std_logic_textio(body)
# Loading xil_defaultlib.adcframe_toplevel(adcframe_toplevel_struct)
# Loading unisim.ibufds_diff_out(ibufds_diff_out_v)
# Loading adcframe_lib.adcframe(adcframe_struct)
# ** Note: 
#  Pattern XORed/ORed = 00000000
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# ** Note: 
#  Pattern Shifted = 0000000011100001
#  Comparator Value A = 00000000XXXXXXXX
#  Comparator Value B = 11100001
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# ** Note: 
#  Pattern Bit Swapped = 0000000011010010
#  Comparator Value C = 00000000XXXXXXXX
#  Comparator Value D = 11010010
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.iserdese2(iserdese2_v)
# Loading secureip.ISERDESE2_WRAP
# Loading secureip.B_ISERDESE2
# Loading unisim.fdce(fdce_v)
# Loading common.genpulse(genpulse_struct)
# Loading common.fdcr(fdcr_struct)
# Loading xil_defaultlib.adcframe_toplevel_tester(adcframe_toplevel_tester_flow)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Region: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame/AdcFrame_SlipCntTc_2_16
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
run 5000000000
# ** Warning: That's All Folks !
#    Time: 3262240 ps  Iteration: 0  Instance: /adcframe_toplevel_testbench/DTU
quit -sim
# End time: 11:42:06 on May 25,2018, Elapsed time: 0:02:08
# Errors: 0, Warnings: 17
do C:/Projects/A_Series_7/LvdsSerialAdc/Projects/Adc_Interface/Libraries/AdcFrame_Lib/Simscripts/AdcFrame_Toplevel_FuncSim.do
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 11:42:09 on May 25,2018
# vcom -reportprogress 300 -novopt -work common ../../common/Vhdl/Fdcr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Fdcr
# -- Compiling architecture Fdcr_struct of Fdcr
# End time: 11:42:10 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 11:42:10 on May 25,2018
# vcom -reportprogress 300 -novopt -work common ../../common/Vhdl/GenPulse.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity GenPulse
# -- Compiling architecture GenPulse_struct of GenPulse
# -- Loading entity Fdcr
# End time: 11:42:11 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 11:42:11 on May 25,2018
# vcom -reportprogress 300 -novopt -work adcframe_lib ../Vhdl/DoubleNibbleDetect.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity DoubleNibbleDetect
# -- Compiling architecture DoubleNibbleDetect_struct of DoubleNibbleDetect
# End time: 11:42:12 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 11:42:12 on May 25,2018
# vcom -reportprogress 300 -novopt -work adcframe_lib ../Vhdl/AdcFrame.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity AdcFrame
# -- Compiling architecture AdcFrame_struct of AdcFrame
# -- Loading entity DoubleNibbleDetect
# -- Loading entity GenPulse
# End time: 11:42:13 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 11:42:13 on May 25,2018
# vcom -reportprogress 300 -novopt -work xil_defaultlib ../Vhdl/AdcFrame_Toplevel.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity AdcFrame_Toplevel
# -- Compiling architecture AdcFrame_Toplevel_struct of AdcFrame_Toplevel
# -- Loading package std_logic_textio
# -- Loading entity AdcFrame
# End time: 11:42:14 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 11:42:14 on May 25,2018
# vcom -reportprogress 300 -novopt -work xil_defaultlib ../Vhdl/AdcFrame_Toplevel_Tester.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity AdcFrame_Toplevel_Tester
# -- Compiling architecture AdcFrame_Toplevel_Tester_flow of AdcFrame_Toplevel_Tester
# End time: 11:42:14 on May 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 11:42:14 on May 25,2018
# vcom -reportprogress 300 -novopt -work xil_defaultlib ../Vhdl/AdcFrame_Toplevel_Testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity AdcFrame_Toplevel_Testbench
# -- Compiling architecture AdcFrame_Toplevel_Testbench_struct of AdcFrame_Toplevel_Testbench
# End time: 11:42:15 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -novopt -L secureip xil_defaultlib.AdcFrame_Toplevel_Testbench(AdcFrame_Toplevel_Testbench_struct) 
# Start time: 11:42:15 on May 25,2018
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading xil_defaultlib.adcframe_toplevel_testbench(adcframe_toplevel_testbench_struct)
# Loading ieee.std_logic_textio(body)
# Loading xil_defaultlib.adcframe_toplevel(adcframe_toplevel_struct)
# Loading unisim.ibufds_diff_out(ibufds_diff_out_v)
# Loading adcframe_lib.adcframe(adcframe_struct)
# ** Note: 
#  Pattern XORed/ORed = 00000000
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# ** Note: 
#  Pattern Shifted = 0000000011100001
#  Comparator Value A = 00000000XXXXXXXX
#  Comparator Value B = 11100001
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# ** Note: 
#  Pattern Bit Swapped = 0000000011010010
#  Comparator Value C = 00000000XXXXXXXX
#  Comparator Value D = 11010010
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.iserdese2(iserdese2_v)
# Loading secureip.ISERDESE2_WRAP
# Loading secureip.B_ISERDESE2
# Loading unisim.fdce(fdce_v)
# Loading common.genpulse(genpulse_struct)
# Loading common.fdcr(fdcr_struct)
# Loading xil_defaultlib.adcframe_toplevel_tester(adcframe_toplevel_tester_flow)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Region: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame/AdcFrame_SlipCntTc_2_16
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
quit -sim
# End time: 11:44:09 on May 25,2018, Elapsed time: 0:01:54
# Errors: 0, Warnings: 16
do C:/Projects/A_Series_7/LvdsSerialAdc/Projects/Adc_Interface/Libraries/AdcFrame_Lib/Simscripts/AdcFrame_Toplevel_FuncSim.do
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 11:44:11 on May 25,2018
# vcom -reportprogress 300 -novopt -work common ../../common/Vhdl/Fdcr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Fdcr
# -- Compiling architecture Fdcr_struct of Fdcr
# End time: 11:44:12 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 11:44:12 on May 25,2018
# vcom -reportprogress 300 -novopt -work common ../../common/Vhdl/GenPulse.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity GenPulse
# -- Compiling architecture GenPulse_struct of GenPulse
# -- Loading entity Fdcr
# End time: 11:44:12 on May 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 11:44:12 on May 25,2018
# vcom -reportprogress 300 -novopt -work adcframe_lib ../Vhdl/DoubleNibbleDetect.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity DoubleNibbleDetect
# -- Compiling architecture DoubleNibbleDetect_struct of DoubleNibbleDetect
# End time: 11:44:13 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 11:44:13 on May 25,2018
# vcom -reportprogress 300 -novopt -work adcframe_lib ../Vhdl/AdcFrame.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity AdcFrame
# -- Compiling architecture AdcFrame_struct of AdcFrame
# -- Loading entity DoubleNibbleDetect
# -- Loading entity GenPulse
# End time: 11:44:14 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 11:44:14 on May 25,2018
# vcom -reportprogress 300 -novopt -work xil_defaultlib ../Vhdl/AdcFrame_Toplevel.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity AdcFrame_Toplevel
# -- Compiling architecture AdcFrame_Toplevel_struct of AdcFrame_Toplevel
# -- Loading package std_logic_textio
# -- Loading entity AdcFrame
# End time: 11:44:15 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 11:44:15 on May 25,2018
# vcom -reportprogress 300 -novopt -work xil_defaultlib ../Vhdl/AdcFrame_Toplevel_Tester.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity AdcFrame_Toplevel_Tester
# -- Compiling architecture AdcFrame_Toplevel_Tester_flow of AdcFrame_Toplevel_Tester
# End time: 11:44:15 on May 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 11:44:15 on May 25,2018
# vcom -reportprogress 300 -novopt -work xil_defaultlib ../Vhdl/AdcFrame_Toplevel_Testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity AdcFrame_Toplevel_Testbench
# -- Compiling architecture AdcFrame_Toplevel_Testbench_struct of AdcFrame_Toplevel_Testbench
# End time: 11:44:16 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -novopt -L secureip xil_defaultlib.AdcFrame_Toplevel_Testbench(AdcFrame_Toplevel_Testbench_struct) 
# Start time: 11:44:16 on May 25,2018
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading xil_defaultlib.adcframe_toplevel_testbench(adcframe_toplevel_testbench_struct)
# Loading ieee.std_logic_textio(body)
# Loading xil_defaultlib.adcframe_toplevel(adcframe_toplevel_struct)
# Loading unisim.ibufds_diff_out(ibufds_diff_out_v)
# Loading adcframe_lib.adcframe(adcframe_struct)
# ** Note: 
#  Pattern XORed/ORed = 00000000
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# ** Note: 
#  Pattern Shifted = 0000000011100001
#  Comparator Value A = 00000000XXXXXXXX
#  Comparator Value B = 11100001
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# ** Note: 
#  Pattern Bit Swapped = 0000000011010010
#  Comparator Value C = 00000000XXXXXXXX
#  Comparator Value D = 11010010
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.iserdese2(iserdese2_v)
# Loading secureip.ISERDESE2_WRAP
# Loading secureip.B_ISERDESE2
# Loading unisim.fdce(fdce_v)
# Loading common.genpulse(genpulse_struct)
# Loading common.fdcr(fdcr_struct)
# Loading xil_defaultlib.adcframe_toplevel_tester(adcframe_toplevel_tester_flow)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Region: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame/AdcFrame_SlipCntTc_2_16
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
quit -sim
# End time: 11:46:13 on May 25,2018, Elapsed time: 0:01:57
# Errors: 0, Warnings: 16
do C:/Projects/A_Series_7/LvdsSerialAdc/Projects/Adc_Interface/Libraries/AdcFrame_Lib/Simscripts/AdcFrame_Toplevel_FuncSim.do
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 11:46:18 on May 25,2018
# vcom -reportprogress 300 -novopt -work common ../../common/Vhdl/Fdcr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Fdcr
# -- Compiling architecture Fdcr_struct of Fdcr
# End time: 11:46:18 on May 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 11:46:18 on May 25,2018
# vcom -reportprogress 300 -novopt -work common ../../common/Vhdl/GenPulse.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity GenPulse
# -- Compiling architecture GenPulse_struct of GenPulse
# -- Loading entity Fdcr
# End time: 11:46:19 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 11:46:19 on May 25,2018
# vcom -reportprogress 300 -novopt -work adcframe_lib ../Vhdl/DoubleNibbleDetect.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity DoubleNibbleDetect
# -- Compiling architecture DoubleNibbleDetect_struct of DoubleNibbleDetect
# End time: 11:46:20 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 11:46:20 on May 25,2018
# vcom -reportprogress 300 -novopt -work adcframe_lib ../Vhdl/AdcFrame.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity AdcFrame
# -- Compiling architecture AdcFrame_struct of AdcFrame
# -- Loading entity DoubleNibbleDetect
# -- Loading entity GenPulse
# End time: 11:46:21 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 11:46:21 on May 25,2018
# vcom -reportprogress 300 -novopt -work xil_defaultlib ../Vhdl/AdcFrame_Toplevel.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity AdcFrame_Toplevel
# -- Compiling architecture AdcFrame_Toplevel_struct of AdcFrame_Toplevel
# -- Loading package std_logic_textio
# -- Loading entity AdcFrame
# End time: 11:46:22 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 11:46:22 on May 25,2018
# vcom -reportprogress 300 -novopt -work xil_defaultlib ../Vhdl/AdcFrame_Toplevel_Tester.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity AdcFrame_Toplevel_Tester
# -- Compiling architecture AdcFrame_Toplevel_Tester_flow of AdcFrame_Toplevel_Tester
# End time: 11:46:22 on May 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 11:46:22 on May 25,2018
# vcom -reportprogress 300 -novopt -work xil_defaultlib ../Vhdl/AdcFrame_Toplevel_Testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity AdcFrame_Toplevel_Testbench
# -- Compiling architecture AdcFrame_Toplevel_Testbench_struct of AdcFrame_Toplevel_Testbench
# End time: 11:46:23 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -novopt -L secureip xil_defaultlib.AdcFrame_Toplevel_Testbench(AdcFrame_Toplevel_Testbench_struct) 
# Start time: 11:46:23 on May 25,2018
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading xil_defaultlib.adcframe_toplevel_testbench(adcframe_toplevel_testbench_struct)
# Loading ieee.std_logic_textio(body)
# Loading xil_defaultlib.adcframe_toplevel(adcframe_toplevel_struct)
# Loading unisim.ibufds_diff_out(ibufds_diff_out_v)
# Loading adcframe_lib.adcframe(adcframe_struct)
# ** Note: 
#  Pattern XORed/ORed = 00000000
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# ** Note: 
#  Pattern Shifted = 0000000011100001
#  Comparator Value A = 00000000XXXXXXXX
#  Comparator Value B = 11100001
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# ** Note: 
#  Pattern Bit Swapped = 0000000011010010
#  Comparator Value C = 00000000XXXXXXXX
#  Comparator Value D = 11010010
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.iserdese2(iserdese2_v)
# Loading secureip.ISERDESE2_WRAP
# Loading secureip.B_ISERDESE2
# Loading unisim.fdce(fdce_v)
# Loading common.genpulse(genpulse_struct)
# Loading common.fdcr(fdcr_struct)
# Loading xil_defaultlib.adcframe_toplevel_tester(adcframe_toplevel_tester_flow)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Region: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame/AdcFrame_SlipCntTc_2_16
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
quit -sim
# End time: 11:47:08 on May 25,2018, Elapsed time: 0:00:45
# Errors: 0, Warnings: 16
do C:/Projects/A_Series_7/LvdsSerialAdc/Projects/Adc_Interface/Libraries/AdcFrame_Lib/Simscripts/AdcFrame_Toplevel_FuncSim.do
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 11:47:10 on May 25,2018
# vcom -reportprogress 300 -novopt -work common ../../common/Vhdl/Fdcr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Fdcr
# -- Compiling architecture Fdcr_struct of Fdcr
# End time: 11:47:11 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 11:47:11 on May 25,2018
# vcom -reportprogress 300 -novopt -work common ../../common/Vhdl/GenPulse.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity GenPulse
# -- Compiling architecture GenPulse_struct of GenPulse
# -- Loading entity Fdcr
# End time: 11:47:11 on May 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 11:47:12 on May 25,2018
# vcom -reportprogress 300 -novopt -work adcframe_lib ../Vhdl/DoubleNibbleDetect.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity DoubleNibbleDetect
# -- Compiling architecture DoubleNibbleDetect_struct of DoubleNibbleDetect
# End time: 11:47:12 on May 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 11:47:12 on May 25,2018
# vcom -reportprogress 300 -novopt -work adcframe_lib ../Vhdl/AdcFrame.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity AdcFrame
# -- Compiling architecture AdcFrame_struct of AdcFrame
# -- Loading entity DoubleNibbleDetect
# -- Loading entity GenPulse
# End time: 11:47:13 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 11:47:13 on May 25,2018
# vcom -reportprogress 300 -novopt -work xil_defaultlib ../Vhdl/AdcFrame_Toplevel.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity AdcFrame_Toplevel
# -- Compiling architecture AdcFrame_Toplevel_struct of AdcFrame_Toplevel
# -- Loading package std_logic_textio
# -- Loading entity AdcFrame
# End time: 11:47:14 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 11:47:14 on May 25,2018
# vcom -reportprogress 300 -novopt -work xil_defaultlib ../Vhdl/AdcFrame_Toplevel_Tester.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity AdcFrame_Toplevel_Tester
# -- Compiling architecture AdcFrame_Toplevel_Tester_flow of AdcFrame_Toplevel_Tester
# End time: 11:47:14 on May 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 11:47:14 on May 25,2018
# vcom -reportprogress 300 -novopt -work xil_defaultlib ../Vhdl/AdcFrame_Toplevel_Testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity AdcFrame_Toplevel_Testbench
# -- Compiling architecture AdcFrame_Toplevel_Testbench_struct of AdcFrame_Toplevel_Testbench
# End time: 11:47:15 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -novopt -L secureip xil_defaultlib.AdcFrame_Toplevel_Testbench(AdcFrame_Toplevel_Testbench_struct) 
# Start time: 11:47:15 on May 25,2018
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading xil_defaultlib.adcframe_toplevel_testbench(adcframe_toplevel_testbench_struct)
# Loading ieee.std_logic_textio(body)
# Loading xil_defaultlib.adcframe_toplevel(adcframe_toplevel_struct)
# Loading unisim.ibufds_diff_out(ibufds_diff_out_v)
# Loading adcframe_lib.adcframe(adcframe_struct)
# ** Note: 
#  Pattern XORed/ORed = 00000000
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# ** Note: 
#  Pattern Shifted = 0000000011100001
#  Comparator Value A = 00000000XXXXXXXX
#  Comparator Value B = 11100001
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# ** Note: 
#  Pattern Bit Swapped = 0000000011010010
#  Comparator Value C = 00000000XXXXXXXX
#  Comparator Value D = 11010010
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.iserdese2(iserdese2_v)
# Loading secureip.ISERDESE2_WRAP
# Loading secureip.B_ISERDESE2
# Loading unisim.fdce(fdce_v)
# Loading common.genpulse(genpulse_struct)
# Loading common.fdcr(fdcr_struct)
# Loading xil_defaultlib.adcframe_toplevel_tester(adcframe_toplevel_tester_flow)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Region: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame/AdcFrame_SlipCntTc_2_16
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
quit -sim
# End time: 11:48:18 on May 25,2018, Elapsed time: 0:01:03
# Errors: 0, Warnings: 16
do C:/Projects/A_Series_7/LvdsSerialAdc/Projects/Adc_Interface/Libraries/AdcFrame_Lib/Simscripts/AdcFrame_Toplevel_FuncSim.do
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 11:48:20 on May 25,2018
# vcom -reportprogress 300 -novopt -work common ../../common/Vhdl/Fdcr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Fdcr
# -- Compiling architecture Fdcr_struct of Fdcr
# End time: 11:48:21 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 11:48:21 on May 25,2018
# vcom -reportprogress 300 -novopt -work common ../../common/Vhdl/GenPulse.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity GenPulse
# -- Compiling architecture GenPulse_struct of GenPulse
# -- Loading entity Fdcr
# End time: 11:48:22 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 11:48:22 on May 25,2018
# vcom -reportprogress 300 -novopt -work adcframe_lib ../Vhdl/DoubleNibbleDetect.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity DoubleNibbleDetect
# -- Compiling architecture DoubleNibbleDetect_struct of DoubleNibbleDetect
# End time: 11:48:23 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 11:48:23 on May 25,2018
# vcom -reportprogress 300 -novopt -work adcframe_lib ../Vhdl/AdcFrame.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity AdcFrame
# -- Compiling architecture AdcFrame_struct of AdcFrame
# -- Loading entity DoubleNibbleDetect
# -- Loading entity GenPulse
# End time: 11:48:24 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 11:48:24 on May 25,2018
# vcom -reportprogress 300 -novopt -work xil_defaultlib ../Vhdl/AdcFrame_Toplevel.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity AdcFrame_Toplevel
# -- Compiling architecture AdcFrame_Toplevel_struct of AdcFrame_Toplevel
# -- Loading package std_logic_textio
# -- Loading entity AdcFrame
# End time: 11:48:24 on May 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 11:48:25 on May 25,2018
# vcom -reportprogress 300 -novopt -work xil_defaultlib ../Vhdl/AdcFrame_Toplevel_Tester.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity AdcFrame_Toplevel_Tester
# -- Compiling architecture AdcFrame_Toplevel_Tester_flow of AdcFrame_Toplevel_Tester
# End time: 11:48:25 on May 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 11:48:25 on May 25,2018
# vcom -reportprogress 300 -novopt -work xil_defaultlib ../Vhdl/AdcFrame_Toplevel_Testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity AdcFrame_Toplevel_Testbench
# -- Compiling architecture AdcFrame_Toplevel_Testbench_struct of AdcFrame_Toplevel_Testbench
# End time: 11:48:25 on May 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -L secureip xil_defaultlib.AdcFrame_Toplevel_Testbench(AdcFrame_Toplevel_Testbench_struct) 
# Start time: 11:48:26 on May 25,2018
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading xil_defaultlib.adcframe_toplevel_testbench(adcframe_toplevel_testbench_struct)
# Loading ieee.std_logic_textio(body)
# Loading xil_defaultlib.adcframe_toplevel(adcframe_toplevel_struct)
# Loading unisim.ibufds_diff_out(ibufds_diff_out_v)
# Loading adcframe_lib.adcframe(adcframe_struct)
# ** Note: 
#  Pattern XORed/ORed = 00000000
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# ** Note: 
#  Pattern Shifted = 0000000011100001
#  Comparator Value A = 00000000XXXXXXXX
#  Comparator Value B = 11100001
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# ** Note: 
#  Pattern Bit Swapped = 0000000011010010
#  Comparator Value C = 00000000XXXXXXXX
#  Comparator Value D = 11010010
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.iserdese2(iserdese2_v)
# Loading secureip.ISERDESE2_WRAP
# Loading secureip.B_ISERDESE2
# Loading unisim.fdce(fdce_v)
# Loading common.genpulse(genpulse_struct)
# Loading common.fdcr(fdcr_struct)
# Loading xil_defaultlib.adcframe_toplevel_tester(adcframe_toplevel_tester_flow)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Region: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame/AdcFrame_SlipCntTc_2_16
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
quit -sim
# End time: 12:53:43 on May 25,2018, Elapsed time: 1:05:17
# Errors: 0, Warnings: 16
do C:/Projects/A_Series_7/LvdsSerialAdc/Projects/Adc_Interface/Libraries/AdcFrame_Lib/Simscripts/AdcFrame_Toplevel_FuncSim.do
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 12:53:46 on May 25,2018
# vcom -reportprogress 300 -novopt -work common ../../common/Vhdl/Fdcr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Fdcr
# -- Compiling architecture Fdcr_struct of Fdcr
# End time: 12:53:46 on May 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 12:53:46 on May 25,2018
# vcom -reportprogress 300 -novopt -work common ../../common/Vhdl/GenPulse.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity GenPulse
# -- Compiling architecture GenPulse_struct of GenPulse
# -- Loading entity Fdcr
# End time: 12:53:47 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 12:53:47 on May 25,2018
# vcom -reportprogress 300 -novopt -work adcframe_lib ../Vhdl/DoubleNibbleDetect.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity DoubleNibbleDetect
# -- Compiling architecture DoubleNibbleDetect_struct of DoubleNibbleDetect
# End time: 12:53:48 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 12:53:48 on May 25,2018
# vcom -reportprogress 300 -novopt -work adcframe_lib ../Vhdl/AdcFrame.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity AdcFrame
# -- Compiling architecture AdcFrame_struct of AdcFrame
# -- Loading entity DoubleNibbleDetect
# -- Loading entity GenPulse
# End time: 12:53:49 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 12:53:49 on May 25,2018
# vcom -reportprogress 300 -novopt -work xil_defaultlib ../Vhdl/AdcFrame_Toplevel.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity AdcFrame_Toplevel
# -- Compiling architecture AdcFrame_Toplevel_struct of AdcFrame_Toplevel
# -- Loading package std_logic_textio
# -- Loading entity AdcFrame
# End time: 12:53:50 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 12:53:50 on May 25,2018
# vcom -reportprogress 300 -novopt -work xil_defaultlib ../Vhdl/AdcFrame_Toplevel_Tester.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity AdcFrame_Toplevel_Tester
# -- Compiling architecture AdcFrame_Toplevel_Tester_flow of AdcFrame_Toplevel_Tester
# End time: 12:53:50 on May 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 12:53:50 on May 25,2018
# vcom -reportprogress 300 -novopt -work xil_defaultlib ../Vhdl/AdcFrame_Toplevel_Testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity AdcFrame_Toplevel_Testbench
# -- Compiling architecture AdcFrame_Toplevel_Testbench_struct of AdcFrame_Toplevel_Testbench
# End time: 12:53:51 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -novopt -L secureip xil_defaultlib.AdcFrame_Toplevel_Testbench(AdcFrame_Toplevel_Testbench_struct) 
# Start time: 12:53:51 on May 25,2018
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading xil_defaultlib.adcframe_toplevel_testbench(adcframe_toplevel_testbench_struct)
# Loading ieee.std_logic_textio(body)
# Loading xil_defaultlib.adcframe_toplevel(adcframe_toplevel_struct)
# Loading unisim.ibufds_diff_out(ibufds_diff_out_v)
# Loading adcframe_lib.adcframe(adcframe_struct)
# ** Note: 
#  Pattern XORed/ORed = 00000000
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# ** Note: 
#  Pattern Shifted = 0000000011100001
#  Comparator Value A = 00000000XXXXXXXX
#  Comparator Value B = 11100001
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# ** Note: 
#  Pattern Bit Swapped = 0000000011010010
#  Comparator Value C = 00000000XXXXXXXX
#  Comparator Value D = 11010010
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.iserdese2(iserdese2_v)
# Loading secureip.ISERDESE2_WRAP
# Loading secureip.B_ISERDESE2
# Loading unisim.fdce(fdce_v)
# Loading common.genpulse(genpulse_struct)
# Loading common.fdcr(fdcr_struct)
# Loading xil_defaultlib.adcframe_toplevel_tester(adcframe_toplevel_tester_flow)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Region: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame/AdcFrame_SlipCntTc_2_16
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
quit -sim
# End time: 12:58:20 on May 25,2018, Elapsed time: 0:04:29
# Errors: 0, Warnings: 16
do C:/Projects/A_Series_7/LvdsSerialAdc/Projects/Adc_Interface/Libraries/AdcFrame_Lib/Simscripts/AdcFrame_Toplevel_FuncSim.do
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 12:58:27 on May 25,2018
# vcom -reportprogress 300 -novopt -work common ../../common/Vhdl/Fdcr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Fdcr
# -- Compiling architecture Fdcr_struct of Fdcr
# End time: 12:58:27 on May 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 12:58:28 on May 25,2018
# vcom -reportprogress 300 -novopt -work common ../../common/Vhdl/GenPulse.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity GenPulse
# -- Compiling architecture GenPulse_struct of GenPulse
# -- Loading entity Fdcr
# End time: 12:58:28 on May 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 12:58:28 on May 25,2018
# vcom -reportprogress 300 -novopt -work adcframe_lib ../Vhdl/DoubleNibbleDetect.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity DoubleNibbleDetect
# -- Compiling architecture DoubleNibbleDetect_struct of DoubleNibbleDetect
# End time: 12:58:29 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 12:58:29 on May 25,2018
# vcom -reportprogress 300 -novopt -work adcframe_lib ../Vhdl/AdcFrame.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity AdcFrame
# -- Compiling architecture AdcFrame_struct of AdcFrame
# -- Loading entity DoubleNibbleDetect
# -- Loading entity GenPulse
# End time: 12:58:30 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 12:58:30 on May 25,2018
# vcom -reportprogress 300 -novopt -work xil_defaultlib ../Vhdl/AdcFrame_Toplevel.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity AdcFrame_Toplevel
# -- Compiling architecture AdcFrame_Toplevel_struct of AdcFrame_Toplevel
# -- Loading package std_logic_textio
# -- Loading entity AdcFrame
# End time: 12:58:31 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 12:58:31 on May 25,2018
# vcom -reportprogress 300 -novopt -work xil_defaultlib ../Vhdl/AdcFrame_Toplevel_Tester.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity AdcFrame_Toplevel_Tester
# -- Compiling architecture AdcFrame_Toplevel_Tester_flow of AdcFrame_Toplevel_Tester
# End time: 12:58:31 on May 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 12:58:31 on May 25,2018
# vcom -reportprogress 300 -novopt -work xil_defaultlib ../Vhdl/AdcFrame_Toplevel_Testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity AdcFrame_Toplevel_Testbench
# -- Compiling architecture AdcFrame_Toplevel_Testbench_struct of AdcFrame_Toplevel_Testbench
# End time: 12:58:32 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -novopt -L secureip xil_defaultlib.AdcFrame_Toplevel_Testbench(AdcFrame_Toplevel_Testbench_struct) 
# Start time: 12:58:32 on May 25,2018
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading xil_defaultlib.adcframe_toplevel_testbench(adcframe_toplevel_testbench_struct)
# Loading ieee.std_logic_textio(body)
# Loading xil_defaultlib.adcframe_toplevel(adcframe_toplevel_struct)
# Loading unisim.ibufds_diff_out(ibufds_diff_out_v)
# Loading adcframe_lib.adcframe(adcframe_struct)
# ** Note: 
#  Pattern XORed/ORed = 00000000
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# ** Note: 
#  Pattern Shifted = 0000000011100001
#  Comparator Value A = 00000000XXXXXXXX
#  Comparator Value B = 11100001
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# ** Note: 
#  Pattern Bit Swapped = 0000000011010010
#  Comparator Value C = 00000000XXXXXXXX
#  Comparator Value D = 11010010
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.iserdese2(iserdese2_v)
# Loading secureip.ISERDESE2_WRAP
# Loading secureip.B_ISERDESE2
# Loading unisim.fdce(fdce_v)
# Loading common.genpulse(genpulse_struct)
# Loading common.fdcr(fdcr_struct)
# Loading xil_defaultlib.adcframe_toplevel_tester(adcframe_toplevel_tester_flow)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Region: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame/AdcFrame_SlipCntTc_2_16
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
quit -sim
# End time: 13:00:15 on May 25,2018, Elapsed time: 0:01:43
# Errors: 0, Warnings: 16
do C:/Projects/A_Series_7/LvdsSerialAdc/Projects/Adc_Interface/Libraries/AdcFrame_Lib/Simscripts/AdcFrame_Toplevel_FuncSim.do
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 13:00:17 on May 25,2018
# vcom -reportprogress 300 -novopt -work common ../../common/Vhdl/Fdcr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Fdcr
# -- Compiling architecture Fdcr_struct of Fdcr
# End time: 13:00:18 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 13:00:18 on May 25,2018
# vcom -reportprogress 300 -novopt -work common ../../common/Vhdl/GenPulse.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity GenPulse
# -- Compiling architecture GenPulse_struct of GenPulse
# -- Loading entity Fdcr
# End time: 13:00:19 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 13:00:19 on May 25,2018
# vcom -reportprogress 300 -novopt -work adcframe_lib ../Vhdl/DoubleNibbleDetect.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity DoubleNibbleDetect
# -- Compiling architecture DoubleNibbleDetect_struct of DoubleNibbleDetect
# End time: 13:00:20 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 13:00:20 on May 25,2018
# vcom -reportprogress 300 -novopt -work adcframe_lib ../Vhdl/AdcFrame.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity AdcFrame
# -- Compiling architecture AdcFrame_struct of AdcFrame
# -- Loading entity DoubleNibbleDetect
# -- Loading entity GenPulse
# End time: 13:00:21 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 13:00:21 on May 25,2018
# vcom -reportprogress 300 -novopt -work xil_defaultlib ../Vhdl/AdcFrame_Toplevel.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity AdcFrame_Toplevel
# -- Compiling architecture AdcFrame_Toplevel_struct of AdcFrame_Toplevel
# -- Loading package std_logic_textio
# -- Loading entity AdcFrame
# End time: 13:00:21 on May 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 13:00:21 on May 25,2018
# vcom -reportprogress 300 -novopt -work xil_defaultlib ../Vhdl/AdcFrame_Toplevel_Tester.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity AdcFrame_Toplevel_Tester
# -- Compiling architecture AdcFrame_Toplevel_Tester_flow of AdcFrame_Toplevel_Tester
# End time: 13:00:22 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 13:00:22 on May 25,2018
# vcom -reportprogress 300 -novopt -work xil_defaultlib ../Vhdl/AdcFrame_Toplevel_Testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity AdcFrame_Toplevel_Testbench
# -- Compiling architecture AdcFrame_Toplevel_Testbench_struct of AdcFrame_Toplevel_Testbench
# End time: 13:00:22 on May 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -L secureip xil_defaultlib.AdcFrame_Toplevel_Testbench(AdcFrame_Toplevel_Testbench_struct) 
# Start time: 13:00:23 on May 25,2018
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading xil_defaultlib.adcframe_toplevel_testbench(adcframe_toplevel_testbench_struct)
# Loading ieee.std_logic_textio(body)
# Loading xil_defaultlib.adcframe_toplevel(adcframe_toplevel_struct)
# Loading unisim.ibufds_diff_out(ibufds_diff_out_v)
# Loading adcframe_lib.adcframe(adcframe_struct)
# ** Note: 
#  Pattern XORed/ORed = 00000000
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# ** Note: 
#  Pattern Shifted = 0000000011100001
#  Comparator Value A = 00000000XXXXXXXX
#  Comparator Value B = 11100001
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# ** Note: 
#  Pattern Bit Swapped = 0000000011010010
#  Comparator Value C = 00000000XXXXXXXX
#  Comparator Value D = 11010010
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.iserdese2(iserdese2_v)
# Loading secureip.ISERDESE2_WRAP
# Loading secureip.B_ISERDESE2
# Loading unisim.fdce(fdce_v)
# Loading common.genpulse(genpulse_struct)
# Loading common.fdcr(fdcr_struct)
# Loading xil_defaultlib.adcframe_toplevel_tester(adcframe_toplevel_tester_flow)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Region: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame/AdcFrame_SlipCntTc_2_16
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
add wave -position insertpoint  \
sim:/adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame/IntFrmSrdsDatEvn_d \
sim:/adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame/IntFrmSrdsDatOdd_d
add wave -position insertpoint  \
sim:/adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame/IntFrmSrdsDat
add wave -position insertpoint  \
sim:/adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame/IntFrmDat
add wave -position insertpoint  \
sim:/adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame/IntFrmDatMux \
sim:/adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame/IntFrmDatSwp
add wave -position insertpoint  \
sim:/adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame/IntFrmDatSwpBus
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Projects/A_Series_7/LvdsSerialAdc/Projects/Adc_Interface/Libraries/AdcFrame_Lib/Simscripts/AdcFrame_Toplevel_FuncWave.do
quit -sim
# End time: 13:08:50 on May 25,2018, Elapsed time: 0:08:27
# Errors: 0, Warnings: 16
do C:/Projects/A_Series_7/LvdsSerialAdc/Projects/Adc_Interface/Libraries/AdcFrame_Lib/Simscripts/AdcFrame_Toplevel_FuncSim.do
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 13:08:55 on May 25,2018
# vcom -reportprogress 300 -novopt -work common ../../common/Vhdl/Fdcr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Fdcr
# -- Compiling architecture Fdcr_struct of Fdcr
# End time: 13:08:56 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 13:08:56 on May 25,2018
# vcom -reportprogress 300 -novopt -work common ../../common/Vhdl/GenPulse.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity GenPulse
# -- Compiling architecture GenPulse_struct of GenPulse
# -- Loading entity Fdcr
# End time: 13:08:56 on May 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 13:08:56 on May 25,2018
# vcom -reportprogress 300 -novopt -work adcframe_lib ../Vhdl/DoubleNibbleDetect.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity DoubleNibbleDetect
# -- Compiling architecture DoubleNibbleDetect_struct of DoubleNibbleDetect
# End time: 13:08:57 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 13:08:57 on May 25,2018
# vcom -reportprogress 300 -novopt -work adcframe_lib ../Vhdl/AdcFrame.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity AdcFrame
# -- Compiling architecture AdcFrame_struct of AdcFrame
# -- Loading entity DoubleNibbleDetect
# -- Loading entity GenPulse
# End time: 13:08:58 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 13:08:58 on May 25,2018
# vcom -reportprogress 300 -novopt -work xil_defaultlib ../Vhdl/AdcFrame_Toplevel.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity AdcFrame_Toplevel
# -- Compiling architecture AdcFrame_Toplevel_struct of AdcFrame_Toplevel
# -- Loading package std_logic_textio
# -- Loading entity AdcFrame
# End time: 13:08:59 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 13:08:59 on May 25,2018
# vcom -reportprogress 300 -novopt -work xil_defaultlib ../Vhdl/AdcFrame_Toplevel_Tester.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity AdcFrame_Toplevel_Tester
# -- Compiling architecture AdcFrame_Toplevel_Tester_flow of AdcFrame_Toplevel_Tester
# End time: 13:08:59 on May 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 13:08:59 on May 25,2018
# vcom -reportprogress 300 -novopt -work xil_defaultlib ../Vhdl/AdcFrame_Toplevel_Testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity AdcFrame_Toplevel_Testbench
# -- Compiling architecture AdcFrame_Toplevel_Testbench_struct of AdcFrame_Toplevel_Testbench
# End time: 13:09:00 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -novopt -L secureip xil_defaultlib.AdcFrame_Toplevel_Testbench(AdcFrame_Toplevel_Testbench_struct) 
# Start time: 13:09:00 on May 25,2018
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading xil_defaultlib.adcframe_toplevel_testbench(adcframe_toplevel_testbench_struct)
# Loading ieee.std_logic_textio(body)
# Loading xil_defaultlib.adcframe_toplevel(adcframe_toplevel_struct)
# Loading unisim.ibufds_diff_out(ibufds_diff_out_v)
# Loading adcframe_lib.adcframe(adcframe_struct)
# ** Note: 
#  Pattern XORed/ORed = 00000000
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# ** Note: 
#  Pattern Shifted = 0000000011100001
#  Comparator Value A = 00000000XXXXXXXX
#  Comparator Value B = 11100001
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# ** Note: 
#  Pattern Bit Swapped = 0000000011010010
#  Comparator Value C = 00000000XXXXXXXX
#  Comparator Value D = 11010010
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.iserdese2(iserdese2_v)
# Loading secureip.ISERDESE2_WRAP
# Loading secureip.B_ISERDESE2
# Loading unisim.fdce(fdce_v)
# Loading common.genpulse(genpulse_struct)
# Loading common.fdcr(fdcr_struct)
# Loading xil_defaultlib.adcframe_toplevel_tester(adcframe_toplevel_tester_flow)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Region: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame/AdcFrame_SlipCntTc_2_16
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
quit -sim
# End time: 13:12:33 on May 25,2018, Elapsed time: 0:03:33
# Errors: 0, Warnings: 16
do C:/Projects/A_Series_7/LvdsSerialAdc/Projects/Adc_Interface/Libraries/AdcFrame_Lib/Simscripts/AdcFrame_Toplevel_FuncSim.do
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 13:12:35 on May 25,2018
# vcom -reportprogress 300 -novopt -work common ../../common/Vhdl/Fdcr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Fdcr
# -- Compiling architecture Fdcr_struct of Fdcr
# End time: 13:12:36 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 13:12:36 on May 25,2018
# vcom -reportprogress 300 -novopt -work common ../../common/Vhdl/GenPulse.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity GenPulse
# -- Compiling architecture GenPulse_struct of GenPulse
# -- Loading entity Fdcr
# End time: 13:12:37 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 13:12:37 on May 25,2018
# vcom -reportprogress 300 -novopt -work adcframe_lib ../Vhdl/DoubleNibbleDetect.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity DoubleNibbleDetect
# -- Compiling architecture DoubleNibbleDetect_struct of DoubleNibbleDetect
# End time: 13:12:38 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 13:12:38 on May 25,2018
# vcom -reportprogress 300 -novopt -work adcframe_lib ../Vhdl/AdcFrame.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity AdcFrame
# -- Compiling architecture AdcFrame_struct of AdcFrame
# -- Loading entity DoubleNibbleDetect
# -- Loading entity GenPulse
# End time: 13:12:39 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 13:12:39 on May 25,2018
# vcom -reportprogress 300 -novopt -work xil_defaultlib ../Vhdl/AdcFrame_Toplevel.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity AdcFrame_Toplevel
# -- Compiling architecture AdcFrame_Toplevel_struct of AdcFrame_Toplevel
# -- Loading package std_logic_textio
# -- Loading entity AdcFrame
# End time: 13:12:40 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 13:12:40 on May 25,2018
# vcom -reportprogress 300 -novopt -work xil_defaultlib ../Vhdl/AdcFrame_Toplevel_Tester.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity AdcFrame_Toplevel_Tester
# -- Compiling architecture AdcFrame_Toplevel_Tester_flow of AdcFrame_Toplevel_Tester
# End time: 13:12:40 on May 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 13:12:40 on May 25,2018
# vcom -reportprogress 300 -novopt -work xil_defaultlib ../Vhdl/AdcFrame_Toplevel_Testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity AdcFrame_Toplevel_Testbench
# -- Compiling architecture AdcFrame_Toplevel_Testbench_struct of AdcFrame_Toplevel_Testbench
# End time: 13:12:41 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -novopt -L secureip xil_defaultlib.AdcFrame_Toplevel_Testbench(AdcFrame_Toplevel_Testbench_struct) 
# Start time: 13:12:41 on May 25,2018
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading xil_defaultlib.adcframe_toplevel_testbench(adcframe_toplevel_testbench_struct)
# Loading ieee.std_logic_textio(body)
# Loading xil_defaultlib.adcframe_toplevel(adcframe_toplevel_struct)
# Loading unisim.ibufds_diff_out(ibufds_diff_out_v)
# Loading adcframe_lib.adcframe(adcframe_struct)
# ** Note: 
#  Pattern XORed/ORed = 00000000
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# ** Note: 
#  Pattern Shifted = 0000000011100001
#  Comparator Value A = 00000000XXXXXXXX
#  Comparator Value B = 11100001
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# ** Note: 
#  Pattern Bit Swapped = 0000000011010010
#  Comparator Value C = 00000000XXXXXXXX
#  Comparator Value D = 11010010
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.iserdese2(iserdese2_v)
# Loading secureip.ISERDESE2_WRAP
# Loading secureip.B_ISERDESE2
# Loading unisim.fdce(fdce_v)
# Loading common.genpulse(genpulse_struct)
# Loading common.fdcr(fdcr_struct)
# Loading xil_defaultlib.adcframe_toplevel_tester(adcframe_toplevel_tester_flow)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Region: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame/AdcFrame_SlipCntTc_2_16
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
quit -sim
# End time: 13:16:28 on May 25,2018, Elapsed time: 0:03:47
# Errors: 0, Warnings: 16
do C:/Projects/A_Series_7/LvdsSerialAdc/Projects/Adc_Interface/Libraries/AdcFrame_Lib/Simscripts/AdcFrame_Toplevel_FuncSim.do
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 13:16:30 on May 25,2018
# vcom -reportprogress 300 -novopt -work common ../../common/Vhdl/Fdcr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Fdcr
# -- Compiling architecture Fdcr_struct of Fdcr
# End time: 13:16:31 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 13:16:31 on May 25,2018
# vcom -reportprogress 300 -novopt -work common ../../common/Vhdl/GenPulse.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity GenPulse
# -- Compiling architecture GenPulse_struct of GenPulse
# -- Loading entity Fdcr
# End time: 13:16:32 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 13:16:32 on May 25,2018
# vcom -reportprogress 300 -novopt -work adcframe_lib ../Vhdl/DoubleNibbleDetect.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity DoubleNibbleDetect
# -- Compiling architecture DoubleNibbleDetect_struct of DoubleNibbleDetect
# End time: 13:16:32 on May 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 13:16:32 on May 25,2018
# vcom -reportprogress 300 -novopt -work adcframe_lib ../Vhdl/AdcFrame.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity AdcFrame
# -- Compiling architecture AdcFrame_struct of AdcFrame
# -- Loading entity DoubleNibbleDetect
# -- Loading entity GenPulse
# End time: 13:16:33 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 13:16:33 on May 25,2018
# vcom -reportprogress 300 -novopt -work xil_defaultlib ../Vhdl/AdcFrame_Toplevel.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity AdcFrame_Toplevel
# -- Compiling architecture AdcFrame_Toplevel_struct of AdcFrame_Toplevel
# -- Loading package std_logic_textio
# -- Loading entity AdcFrame
# End time: 13:16:34 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 13:16:34 on May 25,2018
# vcom -reportprogress 300 -novopt -work xil_defaultlib ../Vhdl/AdcFrame_Toplevel_Tester.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity AdcFrame_Toplevel_Tester
# -- Compiling architecture AdcFrame_Toplevel_Tester_flow of AdcFrame_Toplevel_Tester
# End time: 13:16:34 on May 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 13:16:34 on May 25,2018
# vcom -reportprogress 300 -novopt -work xil_defaultlib ../Vhdl/AdcFrame_Toplevel_Testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity AdcFrame_Toplevel_Testbench
# -- Compiling architecture AdcFrame_Toplevel_Testbench_struct of AdcFrame_Toplevel_Testbench
# End time: 13:16:35 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -novopt -L secureip xil_defaultlib.AdcFrame_Toplevel_Testbench(AdcFrame_Toplevel_Testbench_struct) 
# Start time: 13:16:35 on May 25,2018
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading xil_defaultlib.adcframe_toplevel_testbench(adcframe_toplevel_testbench_struct)
# Loading ieee.std_logic_textio(body)
# Loading xil_defaultlib.adcframe_toplevel(adcframe_toplevel_struct)
# Loading unisim.ibufds_diff_out(ibufds_diff_out_v)
# Loading adcframe_lib.adcframe(adcframe_struct)
# ** Note: 
#  Pattern XORed/ORed = 00000000
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# ** Note: 
#  Pattern Shifted = 0000000011100001
#  Comparator Value A = 00000000XXXXXXXX
#  Comparator Value B = 11100001
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# ** Note: 
#  Pattern Bit Swapped = 0000000011010010
#  Comparator Value C = 00000000XXXXXXXX
#  Comparator Value D = 11010010
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.iserdese2(iserdese2_v)
# Loading secureip.ISERDESE2_WRAP
# Loading secureip.B_ISERDESE2
# Loading unisim.fdce(fdce_v)
# Loading common.genpulse(genpulse_struct)
# Loading common.fdcr(fdcr_struct)
# Loading xil_defaultlib.adcframe_toplevel_tester(adcframe_toplevel_tester_flow)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Region: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame/AdcFrame_SlipCntTc_2_16
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Projects/A_Series_7/LvdsSerialAdc/Projects/Adc_Interface/Libraries/AdcFrame_Lib/Simscripts/AdcFrame_Toplevel_FuncWave.do
quit -sim
# End time: 13:22:05 on May 25,2018, Elapsed time: 0:05:30
# Errors: 0, Warnings: 16
do C:/Projects/A_Series_7/LvdsSerialAdc/Projects/Adc_Interface/Libraries/AdcFrame_Lib/Simscripts/AdcFrame_Toplevel_FuncSim.do
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 13:22:08 on May 25,2018
# vcom -reportprogress 300 -novopt -work common ../../common/Vhdl/Fdcr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Fdcr
# -- Compiling architecture Fdcr_struct of Fdcr
# End time: 13:22:09 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 13:22:09 on May 25,2018
# vcom -reportprogress 300 -novopt -work common ../../common/Vhdl/GenPulse.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity GenPulse
# -- Compiling architecture GenPulse_struct of GenPulse
# -- Loading entity Fdcr
# End time: 13:22:10 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 13:22:10 on May 25,2018
# vcom -reportprogress 300 -novopt -work adcframe_lib ../Vhdl/DoubleNibbleDetect.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity DoubleNibbleDetect
# -- Compiling architecture DoubleNibbleDetect_struct of DoubleNibbleDetect
# End time: 13:22:11 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 13:22:11 on May 25,2018
# vcom -reportprogress 300 -novopt -work adcframe_lib ../Vhdl/AdcFrame.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity AdcFrame
# -- Compiling architecture AdcFrame_struct of AdcFrame
# -- Loading entity DoubleNibbleDetect
# -- Loading entity GenPulse
# End time: 13:22:12 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 13:22:12 on May 25,2018
# vcom -reportprogress 300 -novopt -work xil_defaultlib ../Vhdl/AdcFrame_Toplevel.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity AdcFrame_Toplevel
# -- Compiling architecture AdcFrame_Toplevel_struct of AdcFrame_Toplevel
# -- Loading package std_logic_textio
# -- Loading entity AdcFrame
# End time: 13:22:13 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 13:22:13 on May 25,2018
# vcom -reportprogress 300 -novopt -work xil_defaultlib ../Vhdl/AdcFrame_Toplevel_Tester.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity AdcFrame_Toplevel_Tester
# -- Compiling architecture AdcFrame_Toplevel_Tester_flow of AdcFrame_Toplevel_Tester
# End time: 13:22:13 on May 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 13:22:13 on May 25,2018
# vcom -reportprogress 300 -novopt -work xil_defaultlib ../Vhdl/AdcFrame_Toplevel_Testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity AdcFrame_Toplevel_Testbench
# -- Compiling architecture AdcFrame_Toplevel_Testbench_struct of AdcFrame_Toplevel_Testbench
# End time: 13:22:14 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -novopt -L secureip xil_defaultlib.AdcFrame_Toplevel_Testbench(AdcFrame_Toplevel_Testbench_struct) 
# Start time: 13:22:14 on May 25,2018
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading xil_defaultlib.adcframe_toplevel_testbench(adcframe_toplevel_testbench_struct)
# Loading ieee.std_logic_textio(body)
# Loading xil_defaultlib.adcframe_toplevel(adcframe_toplevel_struct)
# Loading unisim.ibufds_diff_out(ibufds_diff_out_v)
# Loading adcframe_lib.adcframe(adcframe_struct)
# ** Note: 
#  Pattern XORed/ORed = 00000000
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# ** Note: 
#  Pattern Shifted = 0000000011100001
#  Comparator Value A = 00000000XXXXXXXX
#  Comparator Value B = 11100001
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# ** Note: 
#  Pattern Bit Swapped = 0000000011010010
#  Comparator Value C = 00000000XXXXXXXX
#  Comparator Value D = 11010010
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.iserdese2(iserdese2_v)
# Loading secureip.ISERDESE2_WRAP
# Loading secureip.B_ISERDESE2
# Loading unisim.fdce(fdce_v)
# Loading common.genpulse(genpulse_struct)
# Loading common.fdcr(fdcr_struct)
# Loading xil_defaultlib.adcframe_toplevel_tester(adcframe_toplevel_tester_flow)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Region: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame/AdcFrame_SlipCntTc_2_16
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
quit -sim
# End time: 13:22:58 on May 25,2018, Elapsed time: 0:00:44
# Errors: 0, Warnings: 16
do C:/Projects/A_Series_7/LvdsSerialAdc/Projects/Adc_Interface/Libraries/AdcFrame_Lib/Simscripts/AdcFrame_Toplevel_FuncSim.do
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 13:23:00 on May 25,2018
# vcom -reportprogress 300 -novopt -work common ../../common/Vhdl/Fdcr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Fdcr
# -- Compiling architecture Fdcr_struct of Fdcr
# End time: 13:23:01 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 13:23:01 on May 25,2018
# vcom -reportprogress 300 -novopt -work common ../../common/Vhdl/GenPulse.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity GenPulse
# -- Compiling architecture GenPulse_struct of GenPulse
# -- Loading entity Fdcr
# End time: 13:23:01 on May 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 13:23:01 on May 25,2018
# vcom -reportprogress 300 -novopt -work adcframe_lib ../Vhdl/DoubleNibbleDetect.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity DoubleNibbleDetect
# -- Compiling architecture DoubleNibbleDetect_struct of DoubleNibbleDetect
# End time: 13:23:02 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 13:23:02 on May 25,2018
# vcom -reportprogress 300 -novopt -work adcframe_lib ../Vhdl/AdcFrame.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity AdcFrame
# -- Compiling architecture AdcFrame_struct of AdcFrame
# -- Loading entity DoubleNibbleDetect
# -- Loading entity GenPulse
# End time: 13:23:03 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 13:23:03 on May 25,2018
# vcom -reportprogress 300 -novopt -work xil_defaultlib ../Vhdl/AdcFrame_Toplevel.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity AdcFrame_Toplevel
# -- Compiling architecture AdcFrame_Toplevel_struct of AdcFrame_Toplevel
# -- Loading package std_logic_textio
# -- Loading entity AdcFrame
# End time: 13:23:04 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 13:23:04 on May 25,2018
# vcom -reportprogress 300 -novopt -work xil_defaultlib ../Vhdl/AdcFrame_Toplevel_Tester.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity AdcFrame_Toplevel_Tester
# -- Compiling architecture AdcFrame_Toplevel_Tester_flow of AdcFrame_Toplevel_Tester
# End time: 13:23:04 on May 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5d Compiler 2017.02 Feb 15 2017
# Start time: 13:23:04 on May 25,2018
# vcom -reportprogress 300 -novopt -work xil_defaultlib ../Vhdl/AdcFrame_Toplevel_Testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity AdcFrame_Toplevel_Testbench
# -- Compiling architecture AdcFrame_Toplevel_Testbench_struct of AdcFrame_Toplevel_Testbench
# End time: 13:23:05 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -novopt -L secureip xil_defaultlib.AdcFrame_Toplevel_Testbench(AdcFrame_Toplevel_Testbench_struct) 
# Start time: 13:23:05 on May 25,2018
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading xil_defaultlib.adcframe_toplevel_testbench(adcframe_toplevel_testbench_struct)
# Loading ieee.std_logic_textio(body)
# Loading xil_defaultlib.adcframe_toplevel(adcframe_toplevel_struct)
# Loading unisim.ibufds_diff_out(ibufds_diff_out_v)
# Loading adcframe_lib.adcframe(adcframe_struct)
# ** Note: 
#  Pattern XORed/ORed = 00000000
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# ** Note: 
#  Pattern Shifted = 0000000011100001
#  Comparator Value A = 00000000XXXXXXXX
#  Comparator Value B = 11100001
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# ** Note: 
#  Pattern Bit Swapped = 0000000011010010
#  Comparator Value C = 00000000XXXXXXXX
#  Comparator Value D = 11010010
# 
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame File: ../Vhdl/AdcFrame.vhd
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.iserdese2(iserdese2_v)
# Loading secureip.ISERDESE2_WRAP
# Loading secureip.B_ISERDESE2
# Loading unisim.fdce(fdce_v)
# Loading common.genpulse(genpulse_struct)
# Loading common.fdcr(fdcr_struct)
# Loading xil_defaultlib.adcframe_toplevel_tester(adcframe_toplevel_tester_flow)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Region: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame/AdcFrame_SlipCntTc_2_16
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 5  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 124100 ps  Iteration: 9  Instance: /adcframe_toplevel_testbench/UUT/AdcFrame_Toplevel_I_AdcFrame
# End time: 13:23:35 on May 25,2018, Elapsed time: 0:00:30
# Errors: 0, Warnings: 16
