---
title: "Lalit Arora"
description: "VLSI | STA & PDN Expert | ML-driven Timing Optimization"
---

# 👋 Hi, I'm Lalit Arora

A passionate VLSI professional with 7+ years of experience in **Static Timing Analysis (STA)** and **Power Delivery Network (PDN)**. Currently working at **Intel**, I specialize in 3DIC methodologies, high-performance timing closure, and ML-powered design automation. I also develop and publish **complex VLSI algorithms** on my [GitHub](https://github.com/thelalitarora).

<div style="margin-top:20px;">
  <a href="https://raw.githubusercontent.com/thelalitarora/thelalitarora.github.io/main/RESUME.pdf" target="_blank" style="text-decoration:none;">
    <button style="padding: 10px 20px; background-color:#28a745; color:white; border:none; border-radius:6px; font-size:16px;">
      📄 Download My Resume
    </button>
  </a>
</div>

---

## 🛠️ Skills

<div style="display: flex; align-items: center; margin-bottom: 10px; width: 100%; justify-content: space-between;">
  <b style="width: 200px; text-align: left;">Static Timing Analysis</b>  
  <div style="background:#eee; border-radius:6px; padding:2px; width:70%;">
    <div style="background:#28a745; width:95%; padding:4px; border-radius:6px; color:white; text-align:center;">Expert</div>
  </div>
</div>

<div style="display: flex; align-items: center; margin-bottom: 10px; width: 100%; justify-content: space-between;">
  <b style="width: 200px; text-align: left;">Clocking and Constraints</b>  
  <div style="background:#eee; border-radius:6px; padding:2px; width:70%;">
    <div style="background:#28a745; width:95%; padding:4px; border-radius:6px; color:white; text-align:center;">Expert</div>
  </div>
</div>

<div style="display: flex; align-items: center; margin-bottom: 10px; width: 100%; justify-content: space-between;">
  <b style="width: 200px; text-align: left;">Power Delivery Network (PDN)</b>  
  <div style="background:#eee; border-radius:6px; padding:2px; width:70%;">
    <div style="background:#28a745; width:95%; padding:4px; border-radius:6px; color:white; text-align:center;">Expert</div>
  </div>
</div>

<div style="display: flex; align-items: center; margin-bottom: 10px; width: 100%; justify-content: space-between;">
  <b style="width: 200px; text-align: left;">PVT & Margining</b>  
  <div style="background:#eee; border-radius:6px; padding:2px; width:70%;">
    <div style="background:#17a2b8; width:85%; padding:4px; border-radius:6px; color:white; text-align:center;">Advanced</div>
  </div>
</div>

<div style="display: flex; align-items: center; margin-bottom: 10px; width: 100%; justify-content: space-between;">
  <b style="width: 200px; text-align: left;">Methodology Development</b>  
  <div style="background:#eee; border-radius:6px; padding:2px; width:70%;">
    <div style="background:#17a2b8; width:85%; padding:4px; border-radius:6px; color:white; text-align:center;">Advanced</div>
  </div>
</div>

<div style="display: flex; align-items: center; margin-bottom: 10px; width: 100%; justify-content: space-between;">
  <b style="width: 200px; text-align: left;">Scripting (Python, TCL, Perl)</b>  
  <div style="background:#eee; border-radius:6px; padding:2px; width:70%;">
    <div style="background:#17a2b8; width:85%; padding:4px; border-radius:6px; color:white; text-align:center;">Advanced</div>
  </div>
</div>

<div style="display: flex; align-items: center; margin-bottom: 10px; width: 100%; justify-content: space-between;">
  <b style="width: 200px; text-align: left;">Physical Design</b>  
  <div style="background:#eee; border-radius:6px; padding:2px; width:70%;">
    <div style="background:#ffc107; width:75%; padding:4px; border-radius:6px; color:black; text-align:center;">Intermediate</div>
  </div>
</div>

<div style="display: flex; align-items: center; margin-bottom: 10px; width: 100%; justify-content: space-between;">
  <b style="width: 200px; text-align: left;">Machine Learning</b>  
  <div style="background:#eee; border-radius:6px; padding:2px; width:70%;">
    <div style="background:#ffc107; width:75%; padding:4px; border-radius:6px; color:black; text-align:center;">Intermediate</div>
  </div>
</div>

---

## 🎖️ Quick Highlights

![STA](https://img.shields.io/badge/STA-Expert-brightgreen)
![PDN](https://img.shields.io/badge/PDN-Expert-brightgreen)
![Clocking](https://img.shields.io/badge/Clocking-Expert-brightgreen)
![PVT](https://img.shields.io/badge/PVT-Advanced-blue)
![Methodology](https://img.shields.io/badge/Methodology-Advanced-blue)
![Scripting](https://img.shields.io/badge/Scripting-Advanced-blue)
![Physical_Design](https://img.shields.io/badge/Physical_Design-Intermediate-yellow)
![ML](https://img.shields.io/badge/ML_in_VLSI-Intermediate-yellow)

---

## 🕒 Career Timeline

<div style="border-left: 3px solid #28a745; padding-left: 20px; margin-left: 10px;">

  <h3 style="color:#28a745;">2022–Present: Lead Digital Design Engineer @ Intel</h3>
  <ul>
    <li>Led 3DIC timing signoff using nested Hyperscale parasitics</li>
    <li>Developed ML-based tools for I/O constraints and Xtalk ECOs</li>
    <li>Delivered timing closure for 100M+ cell SoCs</li>
  </ul>

  <h3 style="color:#28a745;">2018–2022: Senior Engineer @ Qualcomm</h3>
  <ul>
    <li>Full-chip STA and PDN signoff for 7nm/5nm 5G SoCs</li>
    <li>Developed Python & TCL automation for IR-aware STA and ECO flows</li>
    <li>Led shift-mode IR analysis and PG grid debugging</li>
  </ul>

  <h3 style="color:#28a745;">2023–2024: M.Tech, BITS Pilani</h3>
  <ul>
    <li>Microelectronics & VLSI — CGPA: 10.0</li>
    <li>Research focus: ML in VLSI signoff and physical design automation</li>
  </ul>

  <h3 style="color:#28a745;">2014–2018: B.E., NSIT Delhi</h3>
  <ul>
    <li>ECE major — 84.7%, Merit Scholar (twice)</li>
    <li>Won IEEE & IGDTUW Hackathons</li>
  </ul>

</div>

---

## 📄 Publications & Conferences

- 📝 [**IEEE** – ML-Based Synthesis Optimization (STML), VLSID 2025](https://ieeexplore.ieee.org/document/10900719)  
- 🏆 **SNUG 2024** – Best Presentation for 3DIC Timing Methodology  
- 🏆 **DAC 2023** – Best Presentation for ML-based Crosstalk Fixing  
- 📚 **Intel DTTC (x3)** – Internal papers on 3DIC, ML Synthesis, Auto PyRoute

---

## 🏅 Awards & Achievements

- 🥇 Multiple **Qualstar Awards** at Qualcomm for outstanding performance  
- 🥈 **Merit Scholarship** at NSIT – Awarded twice  
- 🏆 1st Place – Tech Fest Hackathon @ IGDTUW  
- 🏆 3rd Place – Tech Week Hackathon by IEEE  
- 🏓 3rd Place – Men’s Doubles Table Tennis at Qualcomm

---

## 💻 Projects

Explore my public VLSI & ML projects, timing tools, and algorithm implementations here:  
👉 [github.com/thelalitarora](https://github.com/thelalitarora)

---

## 🔗 Connect with Me

- [LinkedIn](https://www.linkedin.com/in/lalit-arora)  
- 📧 Email: xx@gmail.com

---

_“Driven by precision, powered by innovation.”_
