<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="JoinTest.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ALU_Reg_Join.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="ALU_Reg_Join.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ALU_Reg_Join.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ALU_Reg_Join.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ALU_Reg_Join.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_Reg_Join.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU_Reg_Join.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ALU_Reg_Join.syr"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="ALU_Reg_Join.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ALU_Reg_Join.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_Reg_Join_ALU_Reg_Join_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU_Reg_Join_ALU_Reg_Join_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ALU_Reg_Join_ALU_Reg_Join_sch_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ALU_Reg_Join_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ALU_Reg_Join_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ALU_main.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="ALU_main.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ALU_main.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ALU_main.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ALU_main.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_main.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU_main.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ALU_main.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ALU_main.syr"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="ALU_main.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ALU_main.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ALU_main_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ALU_main_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ALU_main_xst.xrpt"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="AND_Bus16.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="BiMux2Bus16.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Mux2Bus16.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mux4Bus16.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Mux4Bus16.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Mux4Bus16.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Mux4Bus16.xst"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="OR_Bus16.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="RAM_internal.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="RAM_main.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="RAM_main.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Shifter.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Shifter.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Shifter.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Shifter.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Shifter.xst"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="bidir_port.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="bloque2.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="bloque2.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="bloque_3.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="bloque_3.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="demux1b.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="demux1b_w_en.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="demux2b_w_en.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="demux2b_w_en.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="demux3b_w_en.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="demux3b_w_en.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="demux4b_w_en.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="demux4b_w_en.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="demux5b_w_en.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="demux5b_w_en.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="demux6b_w_en.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="demux6b_w_en.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="demux_bus16b_sel1b.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="demux_bus16b_sel2b.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="demux_bus16b_sel2b.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="demux_bus16b_sel3b.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="demux_bus16b_sel3b.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="demux_bus16b_sel4b.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="demux_bus16b_sel4b.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="demux_bus16b_sel5b.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="demux_bus16b_sel5b.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="demux_bus16b_sel6b.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="demux_bus16b_sel6b.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="reg_to_bus_1bit_sel.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="reg_to_bus_2bit_sel.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="reg_to_bus_2bit_sel.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="reg_to_bus_3bit_sel.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="reg_to_bus_3bit_sel.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="reg_to_bus_4bit_sel.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="reg_to_bus_4bit_sel.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="reg_to_bus_5bit_sel.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="reg_to_bus_5bit_sel.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="reg_to_bus_6bit_sel.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="reg_to_bus_6bit_sel.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="register_bank.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="register_bank.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="register_bank_easy.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="register_bank_easy.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1591288568" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1591288568">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1591290554" xil_pn:in_ck="2149488998368116439" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1591290554">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AND_Bus16.v"/>
      <outfile xil_pn:name="BiMux2Bus16.v"/>
      <outfile xil_pn:name="Mux2Bus16.v"/>
      <outfile xil_pn:name="Mux4Bus16.v"/>
      <outfile xil_pn:name="OR_Bus16.v"/>
      <outfile xil_pn:name="RAM_internal.v"/>
      <outfile xil_pn:name="Shifter.v"/>
      <outfile xil_pn:name="bidir_port.v"/>
      <outfile xil_pn:name="demux1b.v"/>
      <outfile xil_pn:name="demux1b_w_en.v"/>
      <outfile xil_pn:name="demux_bus16b_sel1b.v"/>
      <outfile xil_pn:name="prueba3.v"/>
      <outfile xil_pn:name="reg_to_bus_1bit_sel.v"/>
    </transform>
    <transform xil_pn:end_ts="1591288568" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-3887342213062432195" xil_pn:start_ts="1591288568">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1591290556" xil_pn:in_ck="-1916520373055178394" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="6561207284229490907" xil_pn:start_ts="1591290554">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU_Reg_Join.vf"/>
      <outfile xil_pn:name="ALU_main.vf"/>
      <outfile xil_pn:name="RAM_main.vf"/>
      <outfile xil_pn:name="bloque2.vf"/>
      <outfile xil_pn:name="bloque_3.vf"/>
      <outfile xil_pn:name="demux2b_w_en.vf"/>
      <outfile xil_pn:name="demux3b_w_en.vf"/>
      <outfile xil_pn:name="demux4b_w_en.vf"/>
      <outfile xil_pn:name="demux5b_w_en.vf"/>
      <outfile xil_pn:name="demux6b_w_en.vf"/>
      <outfile xil_pn:name="demux_bus16b_sel2b.vf"/>
      <outfile xil_pn:name="demux_bus16b_sel3b.vf"/>
      <outfile xil_pn:name="demux_bus16b_sel4b.vf"/>
      <outfile xil_pn:name="demux_bus16b_sel5b.vf"/>
      <outfile xil_pn:name="demux_bus16b_sel6b.vf"/>
      <outfile xil_pn:name="reg_to_bus_2bit_sel.vf"/>
      <outfile xil_pn:name="reg_to_bus_3bit_sel.vf"/>
      <outfile xil_pn:name="reg_to_bus_4bit_sel.vf"/>
      <outfile xil_pn:name="reg_to_bus_5bit_sel.vf"/>
      <outfile xil_pn:name="reg_to_bus_6bit_sel.vf"/>
      <outfile xil_pn:name="register_bank.vf"/>
      <outfile xil_pn:name="register_bank_easy.vf"/>
    </transform>
    <transform xil_pn:end_ts="1591288570" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2012034682217923403" xil_pn:start_ts="1591288570">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1591290556" xil_pn:in_ck="7352706627850969457" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1591290556">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU_Reg_Join.vf"/>
      <outfile xil_pn:name="ALU_main.vf"/>
      <outfile xil_pn:name="AND_Bus16.v"/>
      <outfile xil_pn:name="BiMux2Bus16.v"/>
      <outfile xil_pn:name="Mux2Bus16.v"/>
      <outfile xil_pn:name="Mux4Bus16.v"/>
      <outfile xil_pn:name="OR_Bus16.v"/>
      <outfile xil_pn:name="RAM_internal.v"/>
      <outfile xil_pn:name="RAM_main.vf"/>
      <outfile xil_pn:name="Shifter.v"/>
      <outfile xil_pn:name="bidir_port.v"/>
      <outfile xil_pn:name="bloque2.vf"/>
      <outfile xil_pn:name="bloque_3.vf"/>
      <outfile xil_pn:name="demux1b.v"/>
      <outfile xil_pn:name="demux1b_w_en.v"/>
      <outfile xil_pn:name="demux2b_w_en.vf"/>
      <outfile xil_pn:name="demux3b_w_en.vf"/>
      <outfile xil_pn:name="demux4b_w_en.vf"/>
      <outfile xil_pn:name="demux5b_w_en.vf"/>
      <outfile xil_pn:name="demux6b_w_en.vf"/>
      <outfile xil_pn:name="demux_bus16b_sel1b.v"/>
      <outfile xil_pn:name="demux_bus16b_sel2b.vf"/>
      <outfile xil_pn:name="demux_bus16b_sel3b.vf"/>
      <outfile xil_pn:name="demux_bus16b_sel4b.vf"/>
      <outfile xil_pn:name="demux_bus16b_sel5b.vf"/>
      <outfile xil_pn:name="demux_bus16b_sel6b.vf"/>
      <outfile xil_pn:name="prueba3.v"/>
      <outfile xil_pn:name="reg_to_bus_1bit_sel.v"/>
      <outfile xil_pn:name="reg_to_bus_2bit_sel.vf"/>
      <outfile xil_pn:name="reg_to_bus_3bit_sel.vf"/>
      <outfile xil_pn:name="reg_to_bus_4bit_sel.vf"/>
      <outfile xil_pn:name="reg_to_bus_5bit_sel.vf"/>
      <outfile xil_pn:name="reg_to_bus_6bit_sel.vf"/>
      <outfile xil_pn:name="register_bank.vf"/>
      <outfile xil_pn:name="register_bank_easy.vf"/>
    </transform>
    <transform xil_pn:end_ts="1591290561" xil_pn:in_ck="7352706627850969457" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="7611679221149363472" xil_pn:start_ts="1591290556">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU_Reg_Join_ALU_Reg_Join_sch_tb_beh.prj"/>
      <outfile xil_pn:name="ALU_Reg_Join_ALU_Reg_Join_sch_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1591290561" xil_pn:in_ck="-9012473351454279236" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="6111341769851001235" xil_pn:start_ts="1591290561">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU_Reg_Join_ALU_Reg_Join_sch_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1591290299" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1591290299">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1591290472" xil_pn:in_ck="-1916520373055178394" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="5262677913076227996" xil_pn:start_ts="1591290466">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU_Reg_Join.vf"/>
      <outfile xil_pn:name="ALU_main.vf"/>
      <outfile xil_pn:name="RAM_main.vf"/>
      <outfile xil_pn:name="bloque2.vf"/>
      <outfile xil_pn:name="bloque_3.vf"/>
      <outfile xil_pn:name="demux2b_w_en.vf"/>
      <outfile xil_pn:name="demux3b_w_en.vf"/>
      <outfile xil_pn:name="demux4b_w_en.vf"/>
      <outfile xil_pn:name="demux5b_w_en.vf"/>
      <outfile xil_pn:name="demux6b_w_en.vf"/>
      <outfile xil_pn:name="demux_bus16b_sel2b.vf"/>
      <outfile xil_pn:name="demux_bus16b_sel3b.vf"/>
      <outfile xil_pn:name="demux_bus16b_sel4b.vf"/>
      <outfile xil_pn:name="demux_bus16b_sel5b.vf"/>
      <outfile xil_pn:name="demux_bus16b_sel6b.vf"/>
      <outfile xil_pn:name="reg_to_bus_2bit_sel.vf"/>
      <outfile xil_pn:name="reg_to_bus_3bit_sel.vf"/>
      <outfile xil_pn:name="reg_to_bus_4bit_sel.vf"/>
      <outfile xil_pn:name="reg_to_bus_5bit_sel.vf"/>
      <outfile xil_pn:name="reg_to_bus_6bit_sel.vf"/>
      <outfile xil_pn:name="register_bank.vf"/>
      <outfile xil_pn:name="register_bank_easy.vf"/>
    </transform>
    <transform xil_pn:end_ts="1591290306" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="2012034682217923403" xil_pn:start_ts="1591290306">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1591290306" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1591290306">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1591290306" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7536629770101833790" xil_pn:start_ts="1591290306">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1591290306" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1591290306">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1591290306" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-3199006475718817067" xil_pn:start_ts="1591290306">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1591290490" xil_pn:in_ck="3574609858887630011" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="7179259787621256449" xil_pn:start_ts="1591290472">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU_Reg_Join.jhd"/>
      <outfile xil_pn:name="ALU_Reg_Join.lso"/>
      <outfile xil_pn:name="ALU_Reg_Join.ngc"/>
      <outfile xil_pn:name="ALU_Reg_Join.ngr"/>
      <outfile xil_pn:name="ALU_Reg_Join.prj"/>
      <outfile xil_pn:name="ALU_Reg_Join.stx"/>
      <outfile xil_pn:name="ALU_Reg_Join.syr"/>
      <outfile xil_pn:name="ALU_Reg_Join.xst"/>
      <outfile xil_pn:name="ALU_Reg_Join_ALU_Reg_Join_sch_tb_beh.prj"/>
      <outfile xil_pn:name="ALU_Reg_Join_xst.xrpt"/>
      <outfile xil_pn:name="ALU_main.ngr"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1591281884" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4784892012563854632" xil_pn:start_ts="1591281884">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
  </transforms>

</generated_project>
