module signal_extend (inp, out);

	input [15:0] inp;
	output reg [31:0] out;
	
	always @(inp) begin
		case(inp[15])
			1'b0: out = {16'b0000000000000000, inp};
			1'b1: out = {16'b1111111111111111, inp};
		endcase
	end

endmodule


module signal_extend_tb;

	reg [15:0] inp;
	reg clk;
	wire [31:0] out;

	signal_extend DUT(inp, clk, out);

	initial begin
		clk = 0;

		inp = 16'b0101010101010101;
		#20;
		inp = 16'b1010101010101010;
		#20;
		inp = 16'b0111111111111111;
		#20;
		inp = 16'b1000000000000000;
		#20;
		$finish;
	end
	
	always #5 clk = ~clk;

endmodule
