<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Openocd-development] [patch] thumb2 ldrex/strex/... disassembly
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/openocd-development/2009-August/index.html" >
   <LINK REL="made" HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20%5Bpatch%5D%20thumb2%20ldrex/strex/...%20disassembly&In-Reply-To=%3C200908191757.02026.david-b%40pacbell.net%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="010128.html">
   <LINK REL="Next"  HREF="010006.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Openocd-development] [patch] thumb2 ldrex/strex/... disassembly</H1>
    <B>David Brownell</B> 
    <A HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20%5Bpatch%5D%20thumb2%20ldrex/strex/...%20disassembly&In-Reply-To=%3C200908191757.02026.david-b%40pacbell.net%3E"
       TITLE="[Openocd-development] [patch] thumb2 ldrex/strex/... disassembly">david-b at pacbell.net
       </A><BR>
    <I>Thu Aug 20 02:57:01 CEST 2009</I>
    <P><UL>
        <LI>Previous message: <A HREF="010128.html">[Openocd-development] OpenOCD + beagle
</A></li>
        <LI>Next message: <A HREF="010006.html">[Openocd-development] [patch] thumb2 ldrex/strex/... disassembly
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#10003">[ date ]</a>
              <a href="thread.html#10003">[ thread ]</a>
              <a href="subject.html#10003">[ subject ]</a>
              <a href="author.html#10003">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>More Thumb2 disassembly:

  ARMv7-M: A5.3.6 Load/store dual or exclusive, table branch

GCC will generate the table branch instructions, usually with inlined
tables that will confuse this disassembler.  LDREX and STREX are not
issued by GCC without inline assembly.

This means all Thumb2 instructions implemented by Cortex-M3 can now
be disassembled.  Cortex-A8 cores support more Thumb2 instructions,
but most of those aren't yet publicly documented.
---
 src/target/arm_disassembler.c |  138 +++++++++++++++++++++++++++++++++++++++-
 1 file changed, 136 insertions(+), 2 deletions(-)

--- a/src/target/arm_disassembler.c
+++ b/src/target/arm_disassembler.c
@@ -3007,6 +3007,133 @@ static int t2ev_ldm_stm(uint32_t opcode,
 	return ERROR_OK;
 }
 
+/* load/store dual or exclusive, table branch */
+static int t2ev_ldrex_strex(uint32_t opcode, uint32_t address,
+		arm_instruction_t *instruction, char *cp)
+{
+	unsigned op1op2 = (opcode &gt;&gt; 20) &amp; 0x3;
+	unsigned op3 = (opcode &gt;&gt; 4) &amp; 0xf;
+	char *mnemonic;
+	unsigned rn = (opcode &gt;&gt; 16) &amp; 0xf;
+	unsigned rt = (opcode &gt;&gt; 12) &amp; 0xf;
+	unsigned rd = (opcode &gt;&gt; 8) &amp; 0xf;
+	unsigned imm = opcode &amp; 0xff;
+	char *p1 = &quot;&quot;;
+	char *p2 = &quot;]&quot;;
+
+	op1op2 |= (opcode &gt;&gt; 21) &amp; 0xc;
+	switch (op1op2) {
+	case 0:
+		mnemonic = &quot;STREX&quot;;
+		goto strex;
+	case 1:
+		mnemonic = &quot;LDREX&quot;;
+		goto ldrex;
+	case 2:
+	case 6:
+	case 8:
+	case 10:
+	case 12:
+	case 14:
+		mnemonic = &quot;STRD&quot;;
+		goto immediate;
+	case 3:
+	case 7:
+	case 9:
+	case 11:
+	case 13:
+	case 15:
+		mnemonic = &quot;LDRD&quot;;
+		if (rn == 15)
+			goto literal;
+		else
+			goto immediate;
+	case 4:
+		switch (op3) {
+		case 4:
+			mnemonic = &quot;STREXB&quot;;
+			break;
+		case 5:
+			mnemonic = &quot;STREXH&quot;;
+			break;
+		default:
+			return ERROR_INVALID_ARGUMENTS;
+		}
+		rd = opcode &amp; 0xf;
+		imm = 0;
+		goto strex;
+	case 5:
+		switch (op3) {
+		case 0:
+			sprintf(cp, &quot;TBB\t[r%u, r%u]&quot;, rn, imm &amp; 0xf);
+			return ERROR_OK;
+		case 1:
+			sprintf(cp, &quot;TBH\t[r%u, r%u, LSL #1]&quot;, rn, imm &amp; 0xf);
+			return ERROR_OK;
+		case 4:
+			mnemonic = &quot;LDREXB&quot;;
+			break;
+		case 5:
+			mnemonic = &quot;LDREXH&quot;;
+			break;
+		default:
+			return ERROR_INVALID_ARGUMENTS;
+		}
+		imm = 0;
+		goto ldrex;
+	}
+	return ERROR_INVALID_ARGUMENTS;
+
+strex:
+	imm &lt;&lt;= 2;
+	if (imm)
+		sprintf(cp, &quot;%s\tr%u, r%u, [r%u, #%u]\t; %#2.2x&quot;,
+				mnemonic, rd, rt, rn, imm, imm);
+	else
+		sprintf(cp, &quot;%s\tr%u, r%u, [r%u]&quot;,
+				mnemonic, rd, rt, rn);
+	return ERROR_OK;
+
+ldrex:
+	imm &lt;&lt;= 2;
+	if (imm)
+		sprintf(cp, &quot;%s\tr%u, [r%u, #%u]\t; %#2.2x&quot;,
+				mnemonic, rt, rn, imm, imm);
+	else
+		sprintf(cp, &quot;%s\tr%u, [r%u]&quot;,
+				mnemonic, rt, rn);
+	return ERROR_OK;
+
+immediate:
+	/* two indexed modes will write back rn */
+	if (opcode &amp; (1 &lt;&lt; 21)) {
+		if (opcode &amp; (1 &lt;&lt; 24))	/* pre-indexed */
+			p2 = &quot;]!&quot;;
+		else {			/* post-indexed */
+			p1 = &quot;]&quot;;
+			p2 = &quot;&quot;;
+		}
+	}
+
+	imm &lt;&lt;= 2;
+	sprintf(cp, &quot;%s\tr%u, r%u, [r%u%s, #%s%u%s\t; %#2.2x&quot;,
+			mnemonic, rt, rd, rn, p1,
+			(opcode &amp; (1 &lt;&lt; 23)) ? &quot;&quot; : &quot;-&quot;,
+			imm, p2, imm);
+	return ERROR_OK;
+
+literal:
+	address = thumb_alignpc4(address);
+	imm &lt;&lt;= 2;
+	if (opcode &amp; (1 &lt;&lt; 23))
+		address += imm;
+	else
+		address -= imm;
+	sprintf(cp, &quot;%s\tr%u, r%u, %#8.8&quot; PRIx32,
+			mnemonic, rt, rd, address);
+	return ERROR_OK;
+}
+
 static int t2ev_data_shift(uint32_t opcode, uint32_t address,
 		arm_instruction_t *instruction, char *cp)
 {
@@ -3677,6 +3804,10 @@ int thumb2_opcode(target_t *target, uint
 	else if ((opcode &amp; 0x1e400000) == 0x08000000)
 		retval = t2ev_ldm_stm(opcode, address, instruction, cp);
 
+	/* ARMv7-M: A5.3.6 Load/store dual or exclusive, table branch */
+	else if ((opcode &amp; 0x1e400000) == 0x08400000)
+		retval = t2ev_ldrex_strex(opcode, address, instruction, cp);
+
 	/* ARMv7-M: A5.3.7 Load word */
 	else if ((opcode &amp; 0x1f700000) == 0x18500000)
 		retval = t2ev_load_word(opcode, address, instruction, cp);
@@ -3711,11 +3842,14 @@ int thumb2_opcode(target_t *target, uint
 	else if ((opcode &amp; 0x1f800000) == 0x1b800000)
 		retval = t2ev_mul64_div(opcode, address, instruction, cp);
 
-	/* FIXME decode more 32-bit instructions */
-
 	if (retval == ERROR_OK)
 		return retval;
 
+	/*
+	 * Thumb2 also supports coprocessor, ThumbEE, and DSP/Media (SIMD)
+	 * instructions; not yet handled here.
+	 */
+
 	if (retval == ERROR_INVALID_ARGUMENTS) {
 		instruction-&gt;type = ARM_UNDEFINED_INSTRUCTION;
 		strcpy(cp, &quot;UNDEFINED OPCODE&quot;);
More Thumb2 disassembly:

  ARMv7-M: A5.3.6 Load/store dual or exclusive, table branch

GCC will generate the table branch instructions, usually with inlined
tables that will confuse this disassembler.  LDREX and STREX are not
issued by GCC without inline assembly.

This means all Thumb2 instructions implemented by Cortex-M3 can now
be disassembled.  Cortex-A8 cores support more Thumb2 instructions,
but most of those aren't yet publicly documented.
---
 src/target/arm_disassembler.c |  138 +++++++++++++++++++++++++++++++++++++++-
 1 file changed, 136 insertions(+), 2 deletions(-)

--- a/src/target/arm_disassembler.c
+++ b/src/target/arm_disassembler.c
@@ -3007,6 +3007,133 @@ static int t2ev_ldm_stm(uint32_t opcode,
 	return ERROR_OK;
 }
 
+/* load/store dual or exclusive, table branch */
+static int t2ev_ldrex_strex(uint32_t opcode, uint32_t address,
+		arm_instruction_t *instruction, char *cp)
+{
+	unsigned op1op2 = (opcode &gt;&gt; 20) &amp; 0x3;
+	unsigned op3 = (opcode &gt;&gt; 4) &amp; 0xf;
+	char *mnemonic;
+	unsigned rn = (opcode &gt;&gt; 16) &amp; 0xf;
+	unsigned rt = (opcode &gt;&gt; 12) &amp; 0xf;
+	unsigned rd = (opcode &gt;&gt; 8) &amp; 0xf;
+	unsigned imm = opcode &amp; 0xff;
+	char *p1 = &quot;&quot;;
+	char *p2 = &quot;]&quot;;
+
+	op1op2 |= (opcode &gt;&gt; 21) &amp; 0xc;
+	switch (op1op2) {
+	case 0:
+		mnemonic = &quot;STREX&quot;;
+		goto strex;
+	case 1:
+		mnemonic = &quot;LDREX&quot;;
+		goto ldrex;
+	case 2:
+	case 6:
+	case 8:
+	case 10:
+	case 12:
+	case 14:
+		mnemonic = &quot;STRD&quot;;
+		goto immediate;
+	case 3:
+	case 7:
+	case 9:
+	case 11:
+	case 13:
+	case 15:
+		mnemonic = &quot;LDRD&quot;;
+		if (rn == 15)
+			goto literal;
+		else
+			goto immediate;
+	case 4:
+		switch (op3) {
+		case 4:
+			mnemonic = &quot;STREXB&quot;;
+			break;
+		case 5:
+			mnemonic = &quot;STREXH&quot;;
+			break;
+		default:
+			return ERROR_INVALID_ARGUMENTS;
+		}
+		rd = opcode &amp; 0xf;
+		imm = 0;
+		goto strex;
+	case 5:
+		switch (op3) {
+		case 0:
+			sprintf(cp, &quot;TBB\t[r%u, r%u]&quot;, rn, imm &amp; 0xf);
+			return ERROR_OK;
+		case 1:
+			sprintf(cp, &quot;TBH\t[r%u, r%u, LSL #1]&quot;, rn, imm &amp; 0xf);
+			return ERROR_OK;
+		case 4:
+			mnemonic = &quot;LDREXB&quot;;
+			break;
+		case 5:
+			mnemonic = &quot;LDREXH&quot;;
+			break;
+		default:
+			return ERROR_INVALID_ARGUMENTS;
+		}
+		imm = 0;
+		goto ldrex;
+	}
+	return ERROR_INVALID_ARGUMENTS;
+
+strex:
+	imm &lt;&lt;= 2;
+	if (imm)
+		sprintf(cp, &quot;%s\tr%u, r%u, [r%u, #%u]\t; %#2.2x&quot;,
+				mnemonic, rd, rt, rn, imm, imm);
+	else
+		sprintf(cp, &quot;%s\tr%u, r%u, [r%u]&quot;,
+				mnemonic, rd, rt, rn);
+	return ERROR_OK;
+
+ldrex:
+	imm &lt;&lt;= 2;
+	if (imm)
+		sprintf(cp, &quot;%s\tr%u, [r%u, #%u]\t; %#2.2x&quot;,
+				mnemonic, rt, rn, imm, imm);
+	else
+		sprintf(cp, &quot;%s\tr%u, [r%u]&quot;,
+				mnemonic, rt, rn);
+	return ERROR_OK;
+
+immediate:
+	/* two indexed modes will write back rn */
+	if (opcode &amp; (1 &lt;&lt; 21)) {
+		if (opcode &amp; (1 &lt;&lt; 24))	/* pre-indexed */
+			p2 = &quot;]!&quot;;
+		else {			/* post-indexed */
+			p1 = &quot;]&quot;;
+			p2 = &quot;&quot;;
+		}
+	}
+
+	imm &lt;&lt;= 2;
+	sprintf(cp, &quot;%s\tr%u, r%u, [r%u%s, #%s%u%s\t; %#2.2x&quot;,
+			mnemonic, rt, rd, rn, p1,
+			(opcode &amp; (1 &lt;&lt; 23)) ? &quot;&quot; : &quot;-&quot;,
+			imm, p2, imm);
+	return ERROR_OK;
+
+literal:
+	address = thumb_alignpc4(address);
+	imm &lt;&lt;= 2;
+	if (opcode &amp; (1 &lt;&lt; 23))
+		address += imm;
+	else
+		address -= imm;
+	sprintf(cp, &quot;%s\tr%u, r%u, %#8.8&quot; PRIx32,
+			mnemonic, rt, rd, address);
+	return ERROR_OK;
+}
+
 static int t2ev_data_shift(uint32_t opcode, uint32_t address,
 		arm_instruction_t *instruction, char *cp)
 {
@@ -3677,6 +3804,10 @@ int thumb2_opcode(target_t *target, uint
 	else if ((opcode &amp; 0x1e400000) == 0x08000000)
 		retval = t2ev_ldm_stm(opcode, address, instruction, cp);
 
+	/* ARMv7-M: A5.3.6 Load/store dual or exclusive, table branch */
+	else if ((opcode &amp; 0x1e400000) == 0x08400000)
+		retval = t2ev_ldrex_strex(opcode, address, instruction, cp);
+
 	/* ARMv7-M: A5.3.7 Load word */
 	else if ((opcode &amp; 0x1f700000) == 0x18500000)
 		retval = t2ev_load_word(opcode, address, instruction, cp);
@@ -3711,11 +3842,14 @@ int thumb2_opcode(target_t *target, uint
 	else if ((opcode &amp; 0x1f800000) == 0x1b800000)
 		retval = t2ev_mul64_div(opcode, address, instruction, cp);
 
-	/* FIXME decode more 32-bit instructions */
-
 	if (retval == ERROR_OK)
 		return retval;
 
+	/*
+	 * Thumb2 also supports coprocessor, ThumbEE, and DSP/Media (SIMD)
+	 * instructions; not yet handled here.
+	 */
+
 	if (retval == ERROR_INVALID_ARGUMENTS) {
 		instruction-&gt;type = ARM_UNDEFINED_INSTRUCTION;
 		strcpy(cp, &quot;UNDEFINED OPCODE&quot;);

</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="010128.html">[Openocd-development] OpenOCD + beagle
</A></li>
	<LI>Next message: <A HREF="010006.html">[Openocd-development] [patch] thumb2 ldrex/strex/... disassembly
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#10003">[ date ]</a>
              <a href="thread.html#10003">[ thread ]</a>
              <a href="subject.html#10003">[ subject ]</a>
              <a href="author.html#10003">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/openocd-development">More information about the Openocd-development
mailing list</a><br>
</body></html>
