/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [11:0] _04_;
  wire [2:0] _05_;
  reg [3:0] _06_;
  wire [5:0] _07_;
  wire [2:0] _08_;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [14:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_24z;
  wire [5:0] celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_33z;
  wire [3:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_44z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire [17:0] celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire [10:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [8:0] celloutsig_1_2z;
  wire [17:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [14:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [223:0] clkin_data;
  wire [223:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~(celloutsig_0_3z | _00_);
  assign celloutsig_1_0z = ~(in_data[107] | in_data[145]);
  assign celloutsig_1_10z = ~(_01_ | celloutsig_1_7z);
  assign celloutsig_0_12z = ~(celloutsig_0_7z | celloutsig_0_9z[1]);
  assign celloutsig_0_14z = ~(celloutsig_0_13z[7] | celloutsig_0_7z);
  assign celloutsig_0_30z = ~celloutsig_0_14z;
  assign celloutsig_0_33z = ~_02_;
  assign celloutsig_0_46z = ~celloutsig_0_25z[5];
  assign celloutsig_1_6z = ~_03_;
  assign celloutsig_1_9z = ~celloutsig_1_7z;
  assign celloutsig_0_11z = ~celloutsig_0_7z;
  assign celloutsig_0_21z = ~in_data[0];
  assign celloutsig_0_2z = ~in_data[17];
  assign celloutsig_0_3z = celloutsig_0_1z[2] | celloutsig_0_1z[0];
  assign celloutsig_0_44z = celloutsig_0_11z | celloutsig_0_33z;
  assign celloutsig_1_7z = celloutsig_1_0z | in_data[109];
  assign celloutsig_0_24z = celloutsig_0_20z[0] | celloutsig_0_2z;
  assign celloutsig_0_13z = { celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_11z } + { celloutsig_0_8z[7:1], celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_7z };
  reg [5:0] _27_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[128])
    if (clkin_data[128]) _27_ <= 6'h00;
    else _27_ <= in_data[87:82];
  assign { _00_, _07_[4:0] } = _27_;
  reg [11:0] _28_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[160])
    if (clkin_data[160]) _28_ <= 12'h000;
    else _28_ <= in_data[125:114];
  assign { _04_[11:7], _03_, _04_[5:0] } = _28_;
  reg [2:0] _29_;
  always_ff @(posedge clkin_data[64], negedge clkin_data[160])
    if (!clkin_data[160]) _29_ <= 3'h0;
    else _29_ <= _04_[3:1];
  assign { _05_[2], _01_, _05_[0] } = _29_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[192])
    if (!clkin_data[192]) _06_ <= 4'h0;
    else _06_ <= _04_[10:7];
  reg [2:0] _31_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _31_ <= 3'h0;
    else _31_ <= { in_data[17], celloutsig_0_7z, celloutsig_0_4z };
  assign { _08_[2:1], _02_ } = _31_;
  assign celloutsig_1_2z = - { in_data[179:172], celloutsig_1_1z };
  assign celloutsig_1_5z = - { celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_12z = - { celloutsig_1_0z, _05_[2], _01_, _05_[0] };
  assign celloutsig_1_17z = - { celloutsig_1_8z[7:5], _06_, celloutsig_1_12z };
  assign celloutsig_0_9z = - { _07_[3], celloutsig_0_4z, in_data[17], celloutsig_0_4z, in_data[17], celloutsig_0_7z };
  assign celloutsig_0_20z = - { celloutsig_0_1z[2], celloutsig_0_2z, celloutsig_0_15z };
  assign celloutsig_0_47z = ^ { celloutsig_0_13z[7:6], celloutsig_0_9z, celloutsig_0_46z, celloutsig_0_44z };
  assign celloutsig_0_48z = ^ { celloutsig_0_38z, celloutsig_0_30z, celloutsig_0_24z, celloutsig_0_21z };
  assign celloutsig_1_18z = ^ { celloutsig_1_17z[7:2], celloutsig_1_15z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_10z };
  assign celloutsig_0_7z = ^ in_data[68:61];
  assign celloutsig_0_15z = ^ { in_data[74], celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_38z = { celloutsig_0_8z[7:5], celloutsig_0_19z } ^ { celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_24z, celloutsig_0_21z };
  assign celloutsig_1_8z = { in_data[124:113], _05_[2], _01_, _05_[0] } ^ { celloutsig_1_5z[12], celloutsig_1_7z, _04_[11:7], _03_, _04_[5:0], celloutsig_1_0z };
  assign celloutsig_0_8z = { in_data[86:77], celloutsig_0_1z, in_data[17], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_4z } ^ in_data[49:32];
  assign celloutsig_0_1z = _07_[3:0] ^ in_data[74:71];
  assign celloutsig_0_25z = { celloutsig_0_24z, celloutsig_0_20z, celloutsig_0_7z, celloutsig_0_17z } ^ { celloutsig_0_1z[3:1], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_11z };
  assign celloutsig_1_15z = ~((celloutsig_1_1z & celloutsig_1_9z) | celloutsig_1_5z[13]);
  assign celloutsig_1_1z = ~((in_data[162] & in_data[190]) | (celloutsig_1_0z & in_data[136]));
  assign celloutsig_0_5z = ~((celloutsig_0_3z & celloutsig_0_4z) | (in_data[94] & celloutsig_0_1z[2]));
  assign celloutsig_1_19z = ~((celloutsig_1_17z[3] & celloutsig_1_1z) | (celloutsig_1_6z & _04_[7]));
  assign celloutsig_0_10z = ~((celloutsig_0_1z[0] & celloutsig_0_1z[1]) | (celloutsig_0_5z & in_data[17]));
  assign celloutsig_0_17z = ~((celloutsig_0_7z & _07_[1]) | (celloutsig_0_11z & celloutsig_0_13z[9]));
  assign celloutsig_0_19z = ~((celloutsig_0_15z & in_data[17]) | (celloutsig_0_5z & celloutsig_0_15z));
  assign _04_[6] = _03_;
  assign _05_[1] = _01_;
  assign _07_[5] = _00_;
  assign _08_[0] = _02_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_47z, celloutsig_0_48z };
endmodule
