// Seed: 2306225539
module module_0 (
    id_1
);
  inout wire id_1;
  assign id_1 = id_1;
  assign id_1 = 1;
  wand id_2, id_3 = 1;
  wire id_4;
  generate
    `define pp_5 0
  endgenerate
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  reg id_2;
  always id_2 <= 1;
  assign id_2 = id_2;
  wire id_3;
  reg  id_4;
  reg  id_5;
  reg id_6, id_7;
  wire id_8;
  module_0 modCall_1 (id_3);
  initial begin : LABEL_0
    begin : LABEL_0
      @(posedge 1) fork id_5 <= id_1; join_any
    end
    id_4 <= id_7;
  end
endmodule
