#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Mon Aug 07 14:02:12 2023
# Process ID: 8900
# Log file: C:/Users/natta/OneDrive/Desktop/Digital/Lab5_3S/Lab5_3S/planAhead_run_1/planAhead.log
# Journal file: C:/Users/natta/OneDrive/Desktop/Digital/Lab5_3S/Lab5_3S/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/natta/OneDrive/Desktop/Digital/Lab5_3S/Lab5_3S/pa.fromHdl.tcl
# create_project -name Lab5_3S -dir "C:/Users/natta/OneDrive/Desktop/Digital/Lab5_3S/Lab5_3S/planAhead_run_1" -part xc6slx9tqg144-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "Lab5_3S.ucf" [current_fileset -constrset]
Adding file 'C:/Users/natta/OneDrive/Desktop/Digital/Lab5_3S/Lab5_3S/Lab5_3S.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {Lab5_3S.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top Lab5_3S $srcset
# add_files [list {Lab5_3S.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx9tqg144-3
Using Verific elaboration
Parsing VHDL file "D:/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "C:/Users/natta/OneDrive/Desktop/Digital/Lab5_3S/Lab5_3S/Lab5_3S.vf" into library work
Loading clock regions from D:/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from D:/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from D:/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from D:/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/tqg144/Package.xml
Loading io standards from D:/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from D:/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : D:/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/Users/natta/OneDrive/Desktop/Digital/Lab5_3S/Lab5_3S/Lab5_3S.ucf]
Finished Parsing UCF File [C:/Users/natta/OneDrive/Desktop/Digital/Lab5_3S/Lab5_3S/Lab5_3S.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 0261e672
open_rtl_design: Time (s): elapsed = 00:00:06 . Memory (MB): peak = 559.820 ; gain = 103.266
update_compile_order -fileset sim_1
set_property package_pin "" [get_ports [list  OUTPUT_P9]]
startgroup
set_property package_pin P7 [get_ports OUTPUT_P7]
endgroup
startgroup
set_property package_pin P9 [get_ports OUTPUT_P9]
endgroup
startgroup
set_property package_pin P11 [get_ports OUTPUT_P11]
endgroup
startgroup
set_property package_pin P14 [get_ports OUTPUT_P14]
endgroup
startgroup
set_property package_pin P16 [get_ports OUTPUT_P16]
endgroup
startgroup
set_property package_pin P21 [get_ports OUTPUT_P21]
endgroup
startgroup
set_property package_pin P66 [get_ports SW0_P66]
endgroup
startgroup
set_property package_pin P62 [get_ports SW1_P62]
endgroup
startgroup
set_property package_pin P61 [get_ports SW2_P61]
endgroup
startgroup
set_property package_pin P59 [get_ports SW3_P59]
endgroup
startgroup
set_property package_pin P58 [get_ports SW4_P58]
endgroup
save_constraints
