

================================================================
== Vitis HLS Report for 'activation_accelerator_Pipeline_VITIS_LOOP_329_3'
================================================================
* Date:           Sun Oct 12 09:48:14 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.864 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    98321|    98321|  0.983 ms|  0.983 ms|  98321|  98321|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_329_3  |    98319|    98319|        19|          3|          1|  32768|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      38|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      20|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     179|    -|
|Register         |        -|     -|     305|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     305|     301|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+---------------+---------+----+---+----+-----+
    |mux_42_32_1_1_U124  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    +--------------------+---------------+---------+----+---+----+-----+
    |Total               |               |        0|   0|  0|  20|    0|
    +--------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln329_fu_206_p2   |         +|   0|  0|  23|          16|           1|
    |icmp_ln329_fu_165_p2  |      icmp|   0|  0|  13|          16|          17|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  38|          33|          20|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  20|          4|    1|          4|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter6           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_6              |   9|          2|   16|         32|
    |ap_sig_allocacmp_sum_load_1       |   9|          2|   32|         64|
    |grp_fu_142_opcode                 |  14|          3|    2|          6|
    |grp_fu_142_p0                     |  14|          3|   32|         96|
    |grp_fu_142_p1                     |  14|          3|   32|         96|
    |i_fu_60                           |   9|          2|   16|         32|
    |sum_fu_56                         |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 179|         39|  172|        412|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |i_6_reg_253                       |  16|   0|   16|          0|
    |i_fu_60                           |  16|   0|   16|          0|
    |icmp_ln329_reg_260                |   1|   0|    1|          0|
    |sum_fu_56                         |  32|   0|   32|          0|
    |tmp_11_reg_284                    |  32|   0|   32|          0|
    |tmp_12_reg_294                    |  32|   0|   32|          0|
    |x_assign_1_reg_289                |  32|   0|   32|          0|
    |i_6_reg_253                       |  64|  32|   16|          0|
    |icmp_ln329_reg_260                |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 305|  64|  194|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+---------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_329_3|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_329_3|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_329_3|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_329_3|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_329_3|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_329_3|  return value|
|grp_fu_608_p_din0    |  out|   32|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_329_3|  return value|
|grp_fu_608_p_din1    |  out|   32|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_329_3|  return value|
|grp_fu_608_p_opcode  |  out|    2|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_329_3|  return value|
|grp_fu_608_p_dout0   |   in|   32|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_329_3|  return value|
|grp_fu_608_p_ce      |  out|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_329_3|  return value|
|grp_fu_840_p_din0    |  out|   32|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_329_3|  return value|
|grp_fu_840_p_din1    |  out|   32|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_329_3|  return value|
|grp_fu_840_p_dout0   |   in|   32|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_329_3|  return value|
|grp_fu_840_p_ce      |  out|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_329_3|  return value|
|x_address0           |  out|   13|   ap_memory|                                                 x|         array|
|x_ce0                |  out|    1|   ap_memory|                                                 x|         array|
|x_q0                 |   in|   32|   ap_memory|                                                 x|         array|
|x_2_address0         |  out|   13|   ap_memory|                                               x_2|         array|
|x_2_ce0              |  out|    1|   ap_memory|                                               x_2|         array|
|x_2_q0               |   in|   32|   ap_memory|                                               x_2|         array|
|x_4_address0         |  out|   13|   ap_memory|                                               x_4|         array|
|x_4_ce0              |  out|    1|   ap_memory|                                               x_4|         array|
|x_4_q0               |   in|   32|   ap_memory|                                               x_4|         array|
|x_6_address0         |  out|   13|   ap_memory|                                               x_6|         array|
|x_6_ce0              |  out|    1|   ap_memory|                                               x_6|         array|
|x_6_q0               |   in|   32|   ap_memory|                                               x_6|         array|
|max_val_18_reload    |   in|   32|     ap_none|                                 max_val_18_reload|        scalar|
|exp_x_address0       |  out|   15|   ap_memory|                                             exp_x|         array|
|exp_x_ce0            |  out|    1|   ap_memory|                                             exp_x|         array|
|exp_x_we0            |  out|    1|   ap_memory|                                             exp_x|         array|
|exp_x_d0             |  out|   32|   ap_memory|                                             exp_x|         array|
|sum_34_out           |  out|   32|      ap_vld|                                        sum_34_out|       pointer|
|sum_34_out_ap_vld    |  out|    1|      ap_vld|                                        sum_34_out|       pointer|
+---------------------+-----+-----+------------+--------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 19


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 3, D = 19, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sum = alloca i32 1"   --->   Operation 22 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 23 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%max_val_18_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %max_val_18_reload"   --->   Operation 24 'read' 'max_val_18_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %i"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %sum"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc30.i"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i_6 = load i16 %i" [activation_accelerator.cpp:330]   --->   Operation 28 'load' 'i_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.10ns)   --->   "%icmp_ln329 = icmp_eq  i16 %i_6, i16 32768" [activation_accelerator.cpp:329]   --->   Operation 29 'icmp' 'icmp_ln329' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln329 = br i1 %icmp_ln329, void %for.inc30.i.split, void %for.inc42.i.preheader.exitStub" [activation_accelerator.cpp:329]   --->   Operation 30 'br' 'br_ln329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %i_6, i32 2, i32 14" [activation_accelerator.cpp:330]   --->   Operation 31 'partselect' 'lshr_ln' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln330 = zext i13 %lshr_ln" [activation_accelerator.cpp:330]   --->   Operation 32 'zext' 'zext_ln330' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln330" [activation_accelerator.cpp:330]   --->   Operation 33 'getelementptr' 'x_addr' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%x_2_addr = getelementptr i32 %x_2, i64 0, i64 %zext_ln330" [activation_accelerator.cpp:330]   --->   Operation 34 'getelementptr' 'x_2_addr' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%x_4_addr = getelementptr i32 %x_4, i64 0, i64 %zext_ln330" [activation_accelerator.cpp:330]   --->   Operation 35 'getelementptr' 'x_4_addr' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%x_6_addr = getelementptr i32 %x_6, i64 0, i64 %zext_ln330" [activation_accelerator.cpp:330]   --->   Operation 36 'getelementptr' 'x_6_addr' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (1.23ns)   --->   "%x_load = load i13 %x_addr" [activation_accelerator.cpp:330]   --->   Operation 37 'load' 'x_load' <Predicate = (!icmp_ln329)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 38 [2/2] (1.23ns)   --->   "%x_2_load = load i13 %x_2_addr" [activation_accelerator.cpp:330]   --->   Operation 38 'load' 'x_2_load' <Predicate = (!icmp_ln329)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 39 [2/2] (1.23ns)   --->   "%x_4_load = load i13 %x_4_addr" [activation_accelerator.cpp:330]   --->   Operation 39 'load' 'x_4_load' <Predicate = (!icmp_ln329)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 40 [2/2] (1.23ns)   --->   "%x_6_load = load i13 %x_6_addr" [activation_accelerator.cpp:330]   --->   Operation 40 'load' 'x_6_load' <Predicate = (!icmp_ln329)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln330 = trunc i16 %i_6" [activation_accelerator.cpp:330]   --->   Operation 41 'trunc' 'trunc_ln330' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_2 : Operation 42 [1/2] (1.23ns)   --->   "%x_load = load i13 %x_addr" [activation_accelerator.cpp:330]   --->   Operation 42 'load' 'x_load' <Predicate = (!icmp_ln329)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 43 [1/2] (1.23ns)   --->   "%x_2_load = load i13 %x_2_addr" [activation_accelerator.cpp:330]   --->   Operation 43 'load' 'x_2_load' <Predicate = (!icmp_ln329)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 44 [1/2] (1.23ns)   --->   "%x_4_load = load i13 %x_4_addr" [activation_accelerator.cpp:330]   --->   Operation 44 'load' 'x_4_load' <Predicate = (!icmp_ln329)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 45 [1/2] (1.23ns)   --->   "%x_6_load = load i13 %x_6_addr" [activation_accelerator.cpp:330]   --->   Operation 45 'load' 'x_6_load' <Predicate = (!icmp_ln329)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 46 [1/1] (0.52ns)   --->   "%tmp_11 = mux i32 @_ssdm_op_Mux.ap_auto.4f32.i2, i32 %x_load, i32 %x_2_load, i32 %x_4_load, i32 %x_6_load, i2 %trunc_ln330" [activation_accelerator.cpp:330]   --->   Operation 46 'mux' 'tmp_11' <Predicate = (!icmp_ln329)> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 47 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32768, i64 32768, i64 32768"   --->   Operation 48 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.85ns)   --->   "%add_ln329 = add i16 %i_6, i16 1" [activation_accelerator.cpp:329]   --->   Operation 49 'add' 'add_ln329' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [4/4] (6.43ns)   --->   "%x_assign_1 = fsub i32 %tmp_11, i32 %max_val_18_reload_read" [activation_accelerator.cpp:330]   --->   Operation 50 'fsub' 'x_assign_1' <Predicate = (!icmp_ln329)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.42ns)   --->   "%store_ln329 = store i16 %add_ln329, i16 %i" [activation_accelerator.cpp:329]   --->   Operation 51 'store' 'store_ln329' <Predicate = (!icmp_ln329)> <Delay = 0.42>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 52 [3/4] (6.43ns)   --->   "%x_assign_1 = fsub i32 %tmp_11, i32 %max_val_18_reload_read" [activation_accelerator.cpp:330]   --->   Operation 52 'fsub' 'x_assign_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 53 [2/4] (6.43ns)   --->   "%x_assign_1 = fsub i32 %tmp_11, i32 %max_val_18_reload_read" [activation_accelerator.cpp:330]   --->   Operation 53 'fsub' 'x_assign_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 54 [1/4] (6.43ns)   --->   "%x_assign_1 = fsub i32 %tmp_11, i32 %max_val_18_reload_read" [activation_accelerator.cpp:330]   --->   Operation 54 'fsub' 'x_assign_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.91>
ST_7 : Operation 55 [8/8] (4.91ns)   --->   "%tmp_12 = fexp i32 @llvm.exp.f32, i32 %x_assign_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 55 'fexp' 'tmp_12' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.91>
ST_8 : Operation 56 [7/8] (4.91ns)   --->   "%tmp_12 = fexp i32 @llvm.exp.f32, i32 %x_assign_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 56 'fexp' 'tmp_12' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.91>
ST_9 : Operation 57 [6/8] (4.91ns)   --->   "%tmp_12 = fexp i32 @llvm.exp.f32, i32 %x_assign_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 57 'fexp' 'tmp_12' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.91>
ST_10 : Operation 58 [5/8] (4.91ns)   --->   "%tmp_12 = fexp i32 @llvm.exp.f32, i32 %x_assign_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 58 'fexp' 'tmp_12' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.91>
ST_11 : Operation 59 [4/8] (4.91ns)   --->   "%tmp_12 = fexp i32 @llvm.exp.f32, i32 %x_assign_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 59 'fexp' 'tmp_12' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.91>
ST_12 : Operation 60 [3/8] (4.91ns)   --->   "%tmp_12 = fexp i32 @llvm.exp.f32, i32 %x_assign_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 60 'fexp' 'tmp_12' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.91>
ST_13 : Operation 61 [2/8] (4.91ns)   --->   "%tmp_12 = fexp i32 @llvm.exp.f32, i32 %x_assign_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 61 'fexp' 'tmp_12' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.15>
ST_14 : Operation 62 [1/1] (0.00ns)   --->   "%i_25_cast31 = zext i16 %i_6" [activation_accelerator.cpp:330]   --->   Operation 62 'zext' 'i_25_cast31' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 63 [1/8] (4.91ns)   --->   "%tmp_12 = fexp i32 @llvm.exp.f32, i32 %x_assign_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 63 'fexp' 'tmp_12' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 64 [1/1] (0.00ns)   --->   "%exp_x_addr = getelementptr i32 %exp_x, i64 0, i64 %i_25_cast31" [activation_accelerator.cpp:330]   --->   Operation 64 'getelementptr' 'exp_x_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 65 [1/1] (1.23ns)   --->   "%store_ln330 = store i32 %tmp_12, i15 %exp_x_addr" [activation_accelerator.cpp:330]   --->   Operation 65 'store' 'store_ln330' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32768> <RAM>

State 15 <SV = 14> <Delay = 0.00>

State 16 <SV = 15> <Delay = 6.43>
ST_16 : Operation 66 [1/1] (0.00ns)   --->   "%sum_load_1 = load i32 %sum" [activation_accelerator.cpp:331]   --->   Operation 66 'load' 'sum_load_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 67 [4/4] (6.43ns)   --->   "%sum_32 = fadd i32 %sum_load_1, i32 %tmp_12" [activation_accelerator.cpp:331]   --->   Operation 67 'fadd' 'sum_32' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 74 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum"   --->   Operation 74 'load' 'sum_load' <Predicate = (icmp_ln329)> <Delay = 0.00>
ST_16 : Operation 75 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_34_out, i32 %sum_load"   --->   Operation 75 'write' 'write_ln0' <Predicate = (icmp_ln329)> <Delay = 0.00>
ST_16 : Operation 76 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 76 'ret' 'ret_ln0' <Predicate = (icmp_ln329)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 6.43>
ST_17 : Operation 68 [3/4] (6.43ns)   --->   "%sum_32 = fadd i32 %sum_load_1, i32 %tmp_12" [activation_accelerator.cpp:331]   --->   Operation 68 'fadd' 'sum_32' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.43>
ST_18 : Operation 69 [2/4] (6.43ns)   --->   "%sum_32 = fadd i32 %sum_load_1, i32 %tmp_12" [activation_accelerator.cpp:331]   --->   Operation 69 'fadd' 'sum_32' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.86>
ST_19 : Operation 70 [1/1] (0.00ns)   --->   "%specloopname_ln327 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [activation_accelerator.cpp:327]   --->   Operation 70 'specloopname' 'specloopname_ln327' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 71 [1/4] (6.43ns)   --->   "%sum_32 = fadd i32 %sum_load_1, i32 %tmp_12" [activation_accelerator.cpp:331]   --->   Operation 71 'fadd' 'sum_32' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 72 [1/1] (0.42ns)   --->   "%store_ln329 = store i32 %sum_32, i32 %sum" [activation_accelerator.cpp:329]   --->   Operation 72 'store' 'store_ln329' <Predicate = true> <Delay = 0.42>
ST_19 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln329 = br void %for.inc30.i" [activation_accelerator.cpp:329]   --->   Operation 73 'br' 'br_ln329' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ max_val_18_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ exp_x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ sum_34_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum                    (alloca           ) [ 01111111111111111111]
i                      (alloca           ) [ 01110000000000000000]
max_val_18_reload_read (read             ) [ 01111110000000000000]
store_ln0              (store            ) [ 00000000000000000000]
store_ln0              (store            ) [ 00000000000000000000]
br_ln0                 (br               ) [ 00000000000000000000]
i_6                    (load             ) [ 01111111111111100000]
icmp_ln329             (icmp             ) [ 01111111111111111000]
br_ln329               (br               ) [ 00000000000000000000]
lshr_ln                (partselect       ) [ 00000000000000000000]
zext_ln330             (zext             ) [ 00000000000000000000]
x_addr                 (getelementptr    ) [ 00100000000000000000]
x_2_addr               (getelementptr    ) [ 00100000000000000000]
x_4_addr               (getelementptr    ) [ 00100000000000000000]
x_6_addr               (getelementptr    ) [ 00100000000000000000]
trunc_ln330            (trunc            ) [ 00000000000000000000]
x_load                 (load             ) [ 00000000000000000000]
x_2_load               (load             ) [ 00000000000000000000]
x_4_load               (load             ) [ 00000000000000000000]
x_6_load               (load             ) [ 00000000000000000000]
tmp_11                 (mux              ) [ 01111110000000000000]
specpipeline_ln0       (specpipeline     ) [ 00000000000000000000]
empty                  (speclooptripcount) [ 00000000000000000000]
add_ln329              (add              ) [ 00000000000000000000]
store_ln329            (store            ) [ 00000000000000000000]
x_assign_1             (fsub             ) [ 01110001111111100000]
i_25_cast31            (zext             ) [ 00000000000000000000]
tmp_12                 (fexp             ) [ 01110000000000011111]
exp_x_addr             (getelementptr    ) [ 00000000000000000000]
store_ln330            (store            ) [ 00000000000000000000]
sum_load_1             (load             ) [ 01110000000000000111]
specloopname_ln327     (specloopname     ) [ 00000000000000000000]
sum_32                 (fadd             ) [ 00000000000000000000]
store_ln329            (store            ) [ 00000000000000000000]
br_ln329               (br               ) [ 00000000000000000000]
sum_load               (load             ) [ 00000000000000000000]
write_ln0              (write            ) [ 00000000000000000000]
ret_ln0                (ret              ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="max_val_18_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_val_18_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="exp_x">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sum_34_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_34_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4f32.i2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.exp.f32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="sum_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="i_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="max_val_18_reload_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="max_val_18_reload_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="write_ln0_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="0" index="2" bw="32" slack="0"/>
<pin id="74" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/16 "/>
</bind>
</comp>

<comp id="77" class="1004" name="x_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="13" slack="0"/>
<pin id="81" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="x_2_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="13" slack="0"/>
<pin id="88" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_2_addr/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="x_4_addr_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="13" slack="0"/>
<pin id="95" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_4_addr/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="x_6_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="13" slack="0"/>
<pin id="102" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_6_addr/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="13" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="13" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_2_load/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="13" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_4_load/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="13" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_6_load/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="exp_x_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="16" slack="0"/>
<pin id="133" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_x_addr/14 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln330_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="15" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln330/14 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="2"/>
<pin id="145" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="x_assign_1/3 sum_32/16 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="1"/>
<pin id="149" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fexp(507) " fcode="fexp"/>
<opset="tmp_12/7 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln0_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="16" slack="0"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln0_store_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="0"/>
<pin id="160" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="i_6_load_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="16" slack="0"/>
<pin id="164" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_6/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="icmp_ln329_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="16" slack="0"/>
<pin id="167" dir="0" index="1" bw="16" slack="0"/>
<pin id="168" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln329/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="lshr_ln_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="13" slack="0"/>
<pin id="173" dir="0" index="1" bw="16" slack="0"/>
<pin id="174" dir="0" index="2" bw="3" slack="0"/>
<pin id="175" dir="0" index="3" bw="5" slack="0"/>
<pin id="176" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="zext_ln330_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="13" slack="0"/>
<pin id="183" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln330/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="trunc_ln330_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="16" slack="1"/>
<pin id="191" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln330/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_11_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="0" index="2" bw="32" slack="0"/>
<pin id="196" dir="0" index="3" bw="32" slack="0"/>
<pin id="197" dir="0" index="4" bw="32" slack="0"/>
<pin id="198" dir="0" index="5" bw="2" slack="0"/>
<pin id="199" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="add_ln329_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="16" slack="2"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln329/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="store_ln329_store_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="16" slack="0"/>
<pin id="213" dir="0" index="1" bw="16" slack="2"/>
<pin id="214" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln329/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="i_25_cast31_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="16" slack="13"/>
<pin id="218" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_25_cast31/14 "/>
</bind>
</comp>

<comp id="220" class="1004" name="sum_load_1_load_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="15"/>
<pin id="222" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load_1/16 "/>
</bind>
</comp>

<comp id="224" class="1004" name="store_ln329_store_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="18"/>
<pin id="227" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln329/19 "/>
</bind>
</comp>

<comp id="229" class="1004" name="sum_load_load_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="15"/>
<pin id="231" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load/16 "/>
</bind>
</comp>

<comp id="233" class="1005" name="sum_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="241" class="1005" name="i_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="16" slack="0"/>
<pin id="243" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="248" class="1005" name="max_val_18_reload_read_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="2"/>
<pin id="250" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="max_val_18_reload_read "/>
</bind>
</comp>

<comp id="253" class="1005" name="i_6_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="16" slack="1"/>
<pin id="255" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="260" class="1005" name="icmp_ln329_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="1"/>
<pin id="262" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln329 "/>
</bind>
</comp>

<comp id="264" class="1005" name="x_addr_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="13" slack="1"/>
<pin id="266" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="x_addr "/>
</bind>
</comp>

<comp id="269" class="1005" name="x_2_addr_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="13" slack="1"/>
<pin id="271" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="x_2_addr "/>
</bind>
</comp>

<comp id="274" class="1005" name="x_4_addr_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="13" slack="1"/>
<pin id="276" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="x_4_addr "/>
</bind>
</comp>

<comp id="279" class="1005" name="x_6_addr_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="13" slack="1"/>
<pin id="281" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="x_6_addr "/>
</bind>
</comp>

<comp id="284" class="1005" name="tmp_11_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="1"/>
<pin id="286" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="289" class="1005" name="x_assign_1_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="1"/>
<pin id="291" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_1 "/>
</bind>
</comp>

<comp id="294" class="1005" name="tmp_12_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="2"/>
<pin id="296" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="299" class="1005" name="sum_load_1_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="1"/>
<pin id="301" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_load_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="14" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="14" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="16" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="54" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="12" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="0" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="30" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="30" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="4" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="30" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="30" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="77" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="116"><net_src comp="84" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="122"><net_src comp="91" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="128"><net_src comp="98" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="134"><net_src comp="10" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="30" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="129" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="150"><net_src comp="146" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="151"><net_src comp="48" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="18" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="161"><net_src comp="20" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="169"><net_src comp="162" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="22" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="24" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="162" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="179"><net_src comp="26" pin="0"/><net_sink comp="171" pin=2"/></net>

<net id="180"><net_src comp="28" pin="0"/><net_sink comp="171" pin=3"/></net>

<net id="184"><net_src comp="171" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="186"><net_src comp="181" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="187"><net_src comp="181" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="188"><net_src comp="181" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="200"><net_src comp="32" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="201"><net_src comp="105" pin="3"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="111" pin="3"/><net_sink comp="192" pin=2"/></net>

<net id="203"><net_src comp="117" pin="3"/><net_sink comp="192" pin=3"/></net>

<net id="204"><net_src comp="123" pin="3"/><net_sink comp="192" pin=4"/></net>

<net id="205"><net_src comp="189" pin="1"/><net_sink comp="192" pin=5"/></net>

<net id="210"><net_src comp="46" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="215"><net_src comp="206" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="219"><net_src comp="216" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="223"><net_src comp="220" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="228"><net_src comp="142" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="232"><net_src comp="229" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="236"><net_src comp="56" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="238"><net_src comp="233" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="239"><net_src comp="233" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="240"><net_src comp="233" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="244"><net_src comp="60" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="246"><net_src comp="241" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="247"><net_src comp="241" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="251"><net_src comp="64" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="256"><net_src comp="162" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="258"><net_src comp="253" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="259"><net_src comp="253" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="263"><net_src comp="165" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="77" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="272"><net_src comp="84" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="277"><net_src comp="91" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="282"><net_src comp="98" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="287"><net_src comp="192" pin="6"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="292"><net_src comp="142" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="297"><net_src comp="146" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="302"><net_src comp="220" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="142" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: exp_x | {14 }
	Port: sum_34_out | {16 }
 - Input state : 
	Port: activation_accelerator_Pipeline_VITIS_LOOP_329_3 : x | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_329_3 : x_2 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_329_3 : x_4 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_329_3 : x_6 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_329_3 : max_val_18_reload | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i_6 : 1
		icmp_ln329 : 2
		br_ln329 : 3
		lshr_ln : 2
		zext_ln330 : 3
		x_addr : 4
		x_2_addr : 4
		x_4_addr : 4
		x_6_addr : 4
		x_load : 5
		x_2_load : 5
		x_4_load : 5
		x_6_load : 5
	State 2
		tmp_11 : 1
	State 3
		store_ln329 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		exp_x_addr : 1
		store_ln330 : 2
	State 15
	State 16
		sum_32 : 1
		write_ln0 : 1
	State 17
	State 18
	State 19
		store_ln329 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|
| Operation|          Functional Unit          |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|
|   fexp   |             grp_fu_146            |    7    |   324   |   905   |
|----------|-----------------------------------|---------|---------|---------|
|   fadd   |             grp_fu_142            |    2    |   227   |   214   |
|----------|-----------------------------------|---------|---------|---------|
|    add   |          add_ln329_fu_206         |    0    |    0    |    23   |
|----------|-----------------------------------|---------|---------|---------|
|    mux   |           tmp_11_fu_192           |    0    |    0    |    20   |
|----------|-----------------------------------|---------|---------|---------|
|   icmp   |         icmp_ln329_fu_165         |    0    |    0    |    13   |
|----------|-----------------------------------|---------|---------|---------|
|   read   | max_val_18_reload_read_read_fu_64 |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   write  |       write_ln0_write_fu_70       |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|partselect|           lshr_ln_fu_171          |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   zext   |         zext_ln330_fu_181         |    0    |    0    |    0    |
|          |         i_25_cast31_fu_216        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   trunc  |         trunc_ln330_fu_189        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   Total  |                                   |    9    |   551   |   1175  |
|----------|-----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|          i_6_reg_253         |   16   |
|           i_reg_241          |   16   |
|      icmp_ln329_reg_260      |    1   |
|max_val_18_reload_read_reg_248|   32   |
|      sum_load_1_reg_299      |   32   |
|          sum_reg_233         |   32   |
|        tmp_11_reg_284        |   32   |
|        tmp_12_reg_294        |   32   |
|       x_2_addr_reg_269       |   13   |
|       x_4_addr_reg_274       |   13   |
|       x_6_addr_reg_279       |   13   |
|        x_addr_reg_264        |   13   |
|      x_assign_1_reg_289      |   32   |
+------------------------------+--------+
|             Total            |   277  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_105 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_111 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_117 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_123 |  p0  |   2  |  13  |   26   ||    9    |
|     grp_fu_142    |  p0  |   3  |  32  |   96   ||    14   |
|     grp_fu_142    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   264  ||  2.611  ||    59   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    9   |    -   |   551  |  1175  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   59   |
|  Register |    -   |    -   |   277  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |    2   |   828  |  1234  |
+-----------+--------+--------+--------+--------+
