// Seed: 573828867
module module_0 (
    id_1
);
  output wire id_1;
  wire  id_2;
  uwire id_3;
  wire  id_4;
  assign id_3 = 1;
endmodule
module module_1 ();
  assign id_1 = id_1;
  wire id_2;
  wire id_3, id_4;
  module_0 modCall_1 (id_3);
  wire id_5;
  tri id_6, id_7;
  wire id_8, id_9, id_10, id_11;
  id_12(
      id_6, 1
  );
  wire id_13, id_14;
  wire id_15;
  wire id_16;
  wire id_17 id_18;
  logic [7:0][1] id_19 = (id_3);
  wire id_20;
endmodule
