   1              	 .syntax unified
   2              	 .cpu cortex-m4
   3              	 .eabi_attribute 27,3
   4              	 .fpu fpv4-sp-d16
   5              	 .eabi_attribute 20,1
   6              	 .eabi_attribute 21,1
   7              	 .eabi_attribute 23,3
   8              	 .eabi_attribute 24,1
   9              	 .eabi_attribute 25,1
  10              	 .eabi_attribute 26,1
  11              	 .eabi_attribute 30,2
  12              	 .eabi_attribute 34,1
  13              	 .eabi_attribute 18,4
  14              	 .thumb
  15              	 .file "xmc_dsd.c"
  16              	 .section .text.XMC_DSD_Enable,"ax",%progbits
  17              	 .align 2
  18              	 .global XMC_DSD_Enable
  19              	 .thumb
  20              	 .thumb_func
  22              	XMC_DSD_Enable:
  23              	 
  24              	 
  25 0000 08B5     	 push {r3,lr}
  26 0002 0220     	 movs r0,#2
  27 0004 FFF7FEFF 	 bl XMC_SCU_CLOCK_UngatePeripheralClock
  28 0008 0220     	 movs r0,#2
  29 000a BDE80840 	 pop {r3,lr}
  30 000e FFF7FEBF 	 b XMC_SCU_RESET_DeassertPeripheralReset
  32 0012 00BF     	 .section .text.XMC_DSD_Disable,"ax",%progbits
  33              	 .align 2
  34              	 .global XMC_DSD_Disable
  35              	 .thumb
  36              	 .thumb_func
  38              	XMC_DSD_Disable:
  39              	 
  40              	 
  41 0000 08B5     	 push {r3,lr}
  42 0002 0220     	 movs r0,#2
  43 0004 FFF7FEFF 	 bl XMC_SCU_RESET_AssertPeripheralReset
  44 0008 0220     	 movs r0,#2
  45 000a BDE80840 	 pop {r3,lr}
  46 000e FFF7FEBF 	 b XMC_SCU_CLOCK_GatePeripheralClock
  48 0012 00BF     	 .section .text.XMC_DSD_EnableClock,"ax",%progbits
  49              	 .align 2
  50              	 .global XMC_DSD_EnableClock
  51              	 .thumb
  52              	 .thumb_func
  54              	XMC_DSD_EnableClock:
  55              	 
  56              	 
  57              	 
  58 0000 0368     	 ldr r3,[r0]
  59 0002 23F00103 	 bic r3,r3,#1
  60 0006 0360     	 str r3,[r0]
  61 0008 D0F88030 	 ldr r3,[r0,#128]
  62 000c 43F00103 	 orr r3,r3,#1
  63 0010 C0F88030 	 str r3,[r0,#128]
  64 0014 7047     	 bx lr
  66 0016 00BF     	 .section .text.XMC_DSD_DisableClock,"ax",%progbits
  67              	 .align 2
  68              	 .global XMC_DSD_DisableClock
  69              	 .thumb
  70              	 .thumb_func
  72              	XMC_DSD_DisableClock:
  73              	 
  74              	 
  75              	 
  76 0000 D0F88030 	 ldr r3,[r0,#128]
  77 0004 23F00703 	 bic r3,r3,#7
  78 0008 C0F88030 	 str r3,[r0,#128]
  79 000c 0368     	 ldr r3,[r0]
  80 000e 43F00103 	 orr r3,r3,#1
  81 0012 0360     	 str r3,[r0]
  82 0014 7047     	 bx lr
  84 0016 00BF     	 .section .text.XMC_DSD_Init,"ax",%progbits
  85              	 .align 2
  86              	 .global XMC_DSD_Init
  87              	 .thumb
  88              	 .thumb_func
  90              	XMC_DSD_Init:
  91              	 
  92              	 
  93 0000 10B5     	 push {r4,lr}
  94 0002 0446     	 mov r4,r0
  95 0004 0220     	 movs r0,#2
  96 0006 FFF7FEFF 	 bl XMC_SCU_CLOCK_UngatePeripheralClock
  97 000a 0220     	 movs r0,#2
  98 000c FFF7FEFF 	 bl XMC_SCU_RESET_DeassertPeripheralReset
  99 0010 2368     	 ldr r3,[r4]
 100 0012 23F00103 	 bic r3,r3,#1
 101 0016 2360     	 str r3,[r4]
 102 0018 D4F88030 	 ldr r3,[r4,#128]
 103 001c 43F00103 	 orr r3,r3,#1
 104 0020 C4F88030 	 str r3,[r4,#128]
 105 0024 10BD     	 pop {r4,pc}
 107 0026 00BF     	 .section .text.XMC_DSD_IsEnabled,"ax",%progbits
 108              	 .align 2
 109              	 .global XMC_DSD_IsEnabled
 110              	 .thumb
 111              	 .thumb_func
 113              	XMC_DSD_IsEnabled:
 114              	 
 115              	 
 116 0000 08B5     	 push {r3,lr}
 117 0002 0220     	 movs r0,#2
 118 0004 FFF7FEFF 	 bl XMC_SCU_RESET_IsPeripheralResetAsserted
 119 0008 08B1     	 cbz r0,.L14
 120 000a 0020     	 movs r0,#0
 121 000c 08BD     	 pop {r3,pc}
 122              	.L14:
 123 000e 0220     	 movs r0,#2
 124 0010 FFF7FEFF 	 bl XMC_SCU_CLOCK_IsPeripheralClockGated
 125 0014 80F00100 	 eor r0,r0,#1
 126 0018 C0B2     	 uxtb r0,r0
 127 001a 08BD     	 pop {r3,pc}
 129              	 .section .text.XMC_DSD_Generator_Init,"ax",%progbits
 130              	 .align 2
 131              	 .global XMC_DSD_Generator_Init
 132              	 .thumb
 133              	 .thumb_func
 135              	XMC_DSD_Generator_Init:
 136              	 
 137              	 
 138              	 
 139 0000 D0F8A030 	 ldr r3,[r0,#160]
 140 0004 23F0FF03 	 bic r3,r3,#255
 141 0008 C0F8A030 	 str r3,[r0,#160]
 142 000c 0B68     	 ldr r3,[r1]
 143 000e C0F8A030 	 str r3,[r0,#160]
 144 0012 7047     	 bx lr
 146              	 .section .text.XMC_DSD_CH_Init,"ax",%progbits
 147              	 .align 2
 148              	 .global XMC_DSD_CH_Init
 149              	 .thumb
 150              	 .thumb_func
 152              	XMC_DSD_CH_Init:
 153              	 
 154              	 
 155              	 
 156 0000 0B68     	 ldr r3,[r1]
 157 0002 002B     	 cmp r3,#0
 158 0004 59D0     	 beq .L21
 159 0006 1A78     	 ldrb r2,[r3]
 160 0008 F0B4     	 push {r4,r5,r6,r7}
 161 000a 02F00F02 	 and r2,r2,#15
 162 000e 1204     	 lsls r2,r2,#16
 163 0010 42F40002 	 orr r2,r2,#8388608
 164 0014 DC68     	 ldr r4,[r3,#12]
 165 0016 1F69     	 ldr r7,[r3,#16]
 166 0018 5E88     	 ldrh r6,[r3,#2]
 167 001a CD68     	 ldr r5,[r1,#12]
 168 001c 0260     	 str r2,[r0]
 169 001e 5A68     	 ldr r2,[r3,#4]
 170 0020 42F00042 	 orr r2,r2,#-2147483648
 171 0024 42F08002 	 orr r2,r2,#128
 172 0028 8260     	 str r2,[r0,#8]
 173 002a 9B68     	 ldr r3,[r3,#8]
 174 002c 013C     	 subs r4,r4,#1
 175 002e 43F48063 	 orr r3,r3,#1024
 176 0032 43EA0402 	 orr r2,r3,r4
 177 0036 7B1E     	 subs r3,r7,#1
 178 0038 42EA0343 	 orr r3,r2,r3,lsl#16
 179 003c 4361     	 str r3,[r0,#20]
 180 003e 8663     	 str r6,[r0,#56]
 181 0040 35B1     	 cbz r5,.L18
 182 0042 6B68     	 ldr r3,[r5,#4]
 183 0044 8362     	 str r3,[r0,#40]
 184 0046 AB68     	 ldr r3,[r5,#8]
 185 0048 2A68     	 ldr r2,[r5]
 186 004a 013B     	 subs r3,r3,#1
 187 004c 1343     	 orrs r3,r3,r2
 188 004e 8361     	 str r3,[r0,#24]
 189              	.L18:
 190 0050 4D68     	 ldr r5,[r1,#4]
 191 0052 B5B1     	 cbz r5,.L19
 192 0054 AB68     	 ldr r3,[r5,#8]
 193 0056 EA68     	 ldr r2,[r5,#12]
 194 0058 6F68     	 ldr r7,[r5,#4]
 195 005a 2E69     	 ldr r6,[r5,#16]
 196 005c 1B04     	 lsls r3,r3,#16
 197 005e 43EAC254 	 orr r4,r3,r2,lsl#23
 198 0062 7B1E     	 subs r3,r7,#1
 199 0064 44EA0332 	 orr r2,r4,r3,lsl#12
 200 0068 731E     	 subs r3,r6,#1
 201 006a 42EA0363 	 orr r3,r2,r3,lsl#24
 202 006e 0362     	 str r3,[r0,#32]
 203 0070 8368     	 ldr r3,[r0,#8]
 204 0072 23F47343 	 bic r3,r3,#62208
 205 0076 43F40043 	 orr r3,r3,#32768
 206 007a 8360     	 str r3,[r0,#8]
 207 007c 2A68     	 ldr r2,[r5]
 208 007e 1343     	 orrs r3,r3,r2
 209 0080 8360     	 str r3,[r0,#8]
 210              	.L19:
 211 0082 0B69     	 ldr r3,[r1,#16]
 212 0084 63B1     	 cbz r3,.L20
 213 0086 1A68     	 ldr r2,[r3]
 214 0088 42F00102 	 orr r2,r2,#1
 215 008c C0F8A820 	 str r2,[r0,#168]
 216 0090 1A79     	 ldrb r2,[r3,#4]
 217 0092 5C79     	 ldrb r4,[r3,#5]
 218 0094 1304     	 lsls r3,r2,#16
 219 0096 2244     	 add r2,r2,r4
 220 0098 43EA0262 	 orr r2,r3,r2,lsl#24
 221 009c C0F8A020 	 str r2,[r0,#160]
 222              	.L20:
 223 00a0 8B68     	 ldr r3,[r1,#8]
 224 00a2 63B1     	 cbz r3,.L22
 225 00a4 1A68     	 ldr r2,[r3]
 226 00a6 8368     	 ldr r3,[r0,#8]
 227 00a8 42F40042 	 orr r2,r2,#32768
 228 00ac 23F4F843 	 bic r3,r3,#31744
 229 00b0 1343     	 orrs r3,r3,r2
 230 00b2 8360     	 str r3,[r0,#8]
 231 00b4 0020     	 movs r0,#0
 232              	.L17:
 233 00b6 F0BC     	 pop {r4,r5,r6,r7}
 234 00b8 7047     	 bx lr
 235              	.L21:
 236 00ba 0120     	 movs r0,#1
 237 00bc 7047     	 bx lr
 238              	.L22:
 239 00be 1846     	 mov r0,r3
 240 00c0 F9E7     	 b .L17
 242 00c2 00BF     	 .section .text.XMC_DSD_CH_MainFilter_Init,"ax",%progbits
 243              	 .align 2
 244              	 .global XMC_DSD_CH_MainFilter_Init
 245              	 .thumb
 246              	 .thumb_func
 248              	XMC_DSD_CH_MainFilter_Init:
 249              	 
 250              	 
 251              	 
 252 0000 30B4     	 push {r4,r5}
 253 0002 0C78     	 ldrb r4,[r1]
 254 0004 CA68     	 ldr r2,[r1,#12]
 255 0006 0B69     	 ldr r3,[r1,#16]
 256 0008 4D88     	 ldrh r5,[r1,#2]
 257 000a 04F00F04 	 and r4,r4,#15
 258 000e 2404     	 lsls r4,r4,#16
 259 0010 44F40004 	 orr r4,r4,#8388608
 260 0014 0460     	 str r4,[r0]
 261 0016 4C68     	 ldr r4,[r1,#4]
 262 0018 44F00044 	 orr r4,r4,#-2147483648
 263 001c 44F08004 	 orr r4,r4,#128
 264 0020 8460     	 str r4,[r0,#8]
 265 0022 8C68     	 ldr r4,[r1,#8]
 266 0024 511E     	 subs r1,r2,#1
 267 0026 44F48062 	 orr r2,r4,#1024
 268 002a 0A43     	 orrs r2,r2,r1
 269 002c 013B     	 subs r3,r3,#1
 270 002e 42EA0343 	 orr r3,r2,r3,lsl#16
 271 0032 4361     	 str r3,[r0,#20]
 272 0034 8563     	 str r5,[r0,#56]
 273 0036 30BC     	 pop {r4,r5}
 274 0038 7047     	 bx lr
 276 003a 00BF     	 .section .text.XMC_DSD_CH_Timestamp_Init,"ax",%progbits
 277              	 .align 2
 278              	 .global XMC_DSD_CH_Timestamp_Init
 279              	 .thumb
 280              	 .thumb_func
 282              	XMC_DSD_CH_Timestamp_Init:
 283              	 
 284              	 
 285              	 
 286 0000 0A68     	 ldr r2,[r1]
 287 0002 8368     	 ldr r3,[r0,#8]
 288 0004 42F40042 	 orr r2,r2,#32768
 289 0008 23F4F843 	 bic r3,r3,#31744
 290 000c 1343     	 orrs r3,r3,r2
 291 000e 8360     	 str r3,[r0,#8]
 292 0010 7047     	 bx lr
 294 0012 00BF     	 .section .text.XMC_DSD_CH_AuxFilter_Init,"ax",%progbits
 295              	 .align 2
 296              	 .global XMC_DSD_CH_AuxFilter_Init
 297              	 .thumb
 298              	 .thumb_func
 300              	XMC_DSD_CH_AuxFilter_Init:
 301              	 
 302              	 
 303              	 
 304 0000 4B68     	 ldr r3,[r1,#4]
 305 0002 8362     	 str r3,[r0,#40]
 306 0004 8B68     	 ldr r3,[r1,#8]
 307 0006 0A68     	 ldr r2,[r1]
 308 0008 013B     	 subs r3,r3,#1
 309 000a 1343     	 orrs r3,r3,r2
 310 000c 8361     	 str r3,[r0,#24]
 311 000e 7047     	 bx lr
 313              	 .section .text.XMC_DSD_CH_Integrator_Init,"ax",%progbits
 314              	 .align 2
 315              	 .global XMC_DSD_CH_Integrator_Init
 316              	 .thumb
 317              	 .thumb_func
 319              	XMC_DSD_CH_Integrator_Init:
 320              	 
 321              	 
 322              	 
 323 0000 8B68     	 ldr r3,[r1,#8]
 324 0002 CA68     	 ldr r2,[r1,#12]
 325 0004 70B4     	 push {r4,r5,r6}
 326 0006 4E68     	 ldr r6,[r1,#4]
 327 0008 0D69     	 ldr r5,[r1,#16]
 328 000a 1B04     	 lsls r3,r3,#16
 329 000c 43EAC254 	 orr r4,r3,r2,lsl#23
 330 0010 731E     	 subs r3,r6,#1
 331 0012 44EA0332 	 orr r2,r4,r3,lsl#12
 332 0016 6B1E     	 subs r3,r5,#1
 333 0018 42EA0363 	 orr r3,r2,r3,lsl#24
 334 001c 0362     	 str r3,[r0,#32]
 335 001e 8368     	 ldr r3,[r0,#8]
 336 0020 23F47343 	 bic r3,r3,#62208
 337 0024 43F40043 	 orr r3,r3,#32768
 338 0028 8360     	 str r3,[r0,#8]
 339 002a 0A68     	 ldr r2,[r1]
 340 002c 1343     	 orrs r3,r3,r2
 341 002e 8360     	 str r3,[r0,#8]
 342 0030 70BC     	 pop {r4,r5,r6}
 343 0032 7047     	 bx lr
 345              	 .section .text.XMC_DSD_CH_Rectify_Init,"ax",%progbits
 346              	 .align 2
 347              	 .global XMC_DSD_CH_Rectify_Init
 348              	 .thumb
 349              	 .thumb_func
 351              	XMC_DSD_CH_Rectify_Init:
 352              	 
 353              	 
 354              	 
 355 0000 0B68     	 ldr r3,[r1]
 356 0002 43F00103 	 orr r3,r3,#1
 357 0006 C0F8A830 	 str r3,[r0,#168]
 358 000a 0B79     	 ldrb r3,[r1,#4]
 359 000c 4979     	 ldrb r1,[r1,#5]
 360 000e 1A04     	 lsls r2,r3,#16
 361 0010 0B44     	 add r3,r3,r1
 362 0012 42EA0363 	 orr r3,r2,r3,lsl#24
 363 0016 C0F8A030 	 str r3,[r0,#160]
 364 001a 7047     	 bx lr
 366              	 .section .text.XMC_DSD_CH_GetResult_TS,"ax",%progbits
 367              	 .align 2
 368              	 .global XMC_DSD_CH_GetResult_TS
 369              	 .thumb
 370              	 .thumb_func
 372              	XMC_DSD_CH_GetResult_TS:
 373              	 
 374              	 
 375              	 
 376 0000 006D     	 ldr r0,[r0,#80]
 377 0002 0880     	 strh r0,[r1]
 378 0004 C0F30741 	 ubfx r1,r0,#16,#8
 379 0008 C0F30560 	 ubfx r0,r0,#24,#6
 380 000c 1170     	 strb r1,[r2]
 381 000e 1870     	 strb r0,[r3]
 382 0010 7047     	 bx lr
 384 0012 00BF     	 .section .text.XMC_DSD_CH_GetResult_TS_Time,"ax",%progbits
 385              	 .align 2
 386              	 .global XMC_DSD_CH_GetResult_TS_Time
 387              	 .thumb
 388              	 .thumb_func
 390              	XMC_DSD_CH_GetResult_TS_Time:
 391              	 
 392              	 
 393              	 
 394 0000 30B4     	 push {r4,r5}
 395 0002 046D     	 ldr r4,[r0,#80]
 396 0004 4369     	 ldr r3,[r0,#20]
 397 0006 006A     	 ldr r0,[r0,#32]
 398 0008 0006     	 lsls r0,r0,#24
 399 000a C4F30745 	 ubfx r5,r4,#16,#8
 400 000e DBB2     	 uxtb r3,r3
 401 0010 0CD5     	 bpl .L42
 402 0012 C4F30560 	 ubfx r0,r4,#24,#6
 403 0016 9D42     	 cmp r5,r3
 404 0018 08BF     	 it eq
 405 001a 0130     	 addeq r0,r0,#1
 406 001c 5D1B     	 subs r5,r3,r5
 407 001e 03FB0000 	 mla r0,r3,r0,r0
 408 0022 2B18     	 adds r3,r5,r0
 409 0024 1360     	 str r3,[r2]
 410 0026 0C80     	 strh r4,[r1]
 411 0028 30BC     	 pop {r4,r5}
 412 002a 7047     	 bx lr
 413              	.L42:
 414 002c 5B1B     	 subs r3,r3,r5
 415 002e 1360     	 str r3,[r2]
 416 0030 0C80     	 strh r4,[r1]
 417 0032 30BC     	 pop {r4,r5}
 418 0034 7047     	 bx lr
 420 0036 00BF     	 .ident "GCC: (GNU Tools for ARM Embedded Processors) 4.9.3 20141119 (release) [ARM/embedded-4_9-branch revision 218278]"
DEFINED SYMBOLS
                            *ABS*:00000000 xmc_dsd.c
    {standard input}:17     .text.XMC_DSD_Enable:00000000 $t
    {standard input}:22     .text.XMC_DSD_Enable:00000000 XMC_DSD_Enable
    {standard input}:33     .text.XMC_DSD_Disable:00000000 $t
    {standard input}:38     .text.XMC_DSD_Disable:00000000 XMC_DSD_Disable
    {standard input}:49     .text.XMC_DSD_EnableClock:00000000 $t
    {standard input}:54     .text.XMC_DSD_EnableClock:00000000 XMC_DSD_EnableClock
    {standard input}:67     .text.XMC_DSD_DisableClock:00000000 $t
    {standard input}:72     .text.XMC_DSD_DisableClock:00000000 XMC_DSD_DisableClock
    {standard input}:85     .text.XMC_DSD_Init:00000000 $t
    {standard input}:90     .text.XMC_DSD_Init:00000000 XMC_DSD_Init
    {standard input}:108    .text.XMC_DSD_IsEnabled:00000000 $t
    {standard input}:113    .text.XMC_DSD_IsEnabled:00000000 XMC_DSD_IsEnabled
    {standard input}:130    .text.XMC_DSD_Generator_Init:00000000 $t
    {standard input}:135    .text.XMC_DSD_Generator_Init:00000000 XMC_DSD_Generator_Init
    {standard input}:147    .text.XMC_DSD_CH_Init:00000000 $t
    {standard input}:152    .text.XMC_DSD_CH_Init:00000000 XMC_DSD_CH_Init
    {standard input}:243    .text.XMC_DSD_CH_MainFilter_Init:00000000 $t
    {standard input}:248    .text.XMC_DSD_CH_MainFilter_Init:00000000 XMC_DSD_CH_MainFilter_Init
    {standard input}:277    .text.XMC_DSD_CH_Timestamp_Init:00000000 $t
    {standard input}:282    .text.XMC_DSD_CH_Timestamp_Init:00000000 XMC_DSD_CH_Timestamp_Init
    {standard input}:295    .text.XMC_DSD_CH_AuxFilter_Init:00000000 $t
    {standard input}:300    .text.XMC_DSD_CH_AuxFilter_Init:00000000 XMC_DSD_CH_AuxFilter_Init
    {standard input}:314    .text.XMC_DSD_CH_Integrator_Init:00000000 $t
    {standard input}:319    .text.XMC_DSD_CH_Integrator_Init:00000000 XMC_DSD_CH_Integrator_Init
    {standard input}:346    .text.XMC_DSD_CH_Rectify_Init:00000000 $t
    {standard input}:351    .text.XMC_DSD_CH_Rectify_Init:00000000 XMC_DSD_CH_Rectify_Init
    {standard input}:367    .text.XMC_DSD_CH_GetResult_TS:00000000 $t
    {standard input}:372    .text.XMC_DSD_CH_GetResult_TS:00000000 XMC_DSD_CH_GetResult_TS
    {standard input}:385    .text.XMC_DSD_CH_GetResult_TS_Time:00000000 $t
    {standard input}:390    .text.XMC_DSD_CH_GetResult_TS_Time:00000000 XMC_DSD_CH_GetResult_TS_Time

UNDEFINED SYMBOLS
XMC_SCU_CLOCK_UngatePeripheralClock
XMC_SCU_RESET_DeassertPeripheralReset
XMC_SCU_RESET_AssertPeripheralReset
XMC_SCU_CLOCK_GatePeripheralClock
XMC_SCU_RESET_IsPeripheralResetAsserted
XMC_SCU_CLOCK_IsPeripheralClockGated
