FILE_TYPE=VERILOG_MAP;
PRIMITIVE 'AD842';
    DEFAULT_MODEL=SNOOPAMP;
    UPPER_CASE=TRUE;
    MODEL 'SNOOPAMP';
        PIN_MAP
            'NIN'='(in_neg)';
            'PIN'='(in_pos)';
            'OUT'='(out)';
            'PVSS'='(posSupply)';
            'NVSS'='(negSupply)';
        END_PIN;
    END_MODEL;
END_PRIMITIVE;
END.
