# CMAKE generated file: DO NOT EDIT!
# Generated by "Unix Makefiles" Generator, CMake Version 3.24

libsrc/scugic/src/CMakeFiles/scugic.dir/xscugic.c.obj: C:/Verilog/Zynq_AXI_7Segment_Vitis2/Zynq_AXI_7Segment_Vistis/zynq_fsbl/zynq_fsbl_bsp/libsrc/scugic/src/xscugic.c \
  include/xil_types.h \
  include/bspconfig.h \
  include/xmem_config.h \
  include/xparameters_ps.h \
  include/xil_assert.h \
  include/xil_types.h \
  C:/Verilog/Zynq_AXI_7Segment_Vitis2/Zynq_AXI_7Segment_Vistis/zynq_fsbl/zynq_fsbl_bsp/libsrc/scugic/src/xscugic.h \
  include/xstatus.h \
  include/xil_assert.h \
  include/xil_io.h \
  include/xil_printf.h \
  include/xstatus.h \
  include/xpseudo_asm.h \
  include/xreg_cortexa9.h \
  include/xpseudo_asm_gcc.h \
  C:/Verilog/Zynq_AXI_7Segment_Vitis2/Zynq_AXI_7Segment_Vistis/zynq_fsbl/zynq_fsbl_bsp/libsrc/scugic/src/xscugic_hw.h \
  include/xil_exception.h \
  include/bspconfig.h \
  include/xil_spinlock.h \
  include/xplatform_info.h

libsrc/scugic/src/CMakeFiles/scugic.dir/xscugic_g.c.obj: C:/Verilog/Zynq_AXI_7Segment_Vitis2/Zynq_AXI_7Segment_Vistis/zynq_fsbl/zynq_fsbl_bsp/libsrc/scugic/src/xscugic_g.c \
  C:/Verilog/Zynq_AXI_7Segment_Vitis2/Zynq_AXI_7Segment_Vistis/zynq_fsbl/zynq_fsbl_bsp/libsrc/scugic/src/xscugic.h \
  include/xstatus.h \
  include/xil_types.h \
  include/bspconfig.h \
  include/xmem_config.h \
  include/xparameters_ps.h \
  include/xil_assert.h \
  include/xil_io.h \
  include/xil_printf.h \
  include/xstatus.h \
  include/xpseudo_asm.h \
  include/xreg_cortexa9.h \
  include/xpseudo_asm_gcc.h \
  C:/Verilog/Zynq_AXI_7Segment_Vitis2/Zynq_AXI_7Segment_Vistis/zynq_fsbl/zynq_fsbl_bsp/libsrc/scugic/src/xscugic_hw.h \
  include/xil_types.h \
  include/xil_assert.h \
  include/xil_exception.h \
  include/bspconfig.h \
  include/xil_spinlock.h

libsrc/scugic/src/CMakeFiles/scugic.dir/xscugic_hw.c.obj: C:/Verilog/Zynq_AXI_7Segment_Vitis2/Zynq_AXI_7Segment_Vistis/zynq_fsbl/zynq_fsbl_bsp/libsrc/scugic/src/xscugic_hw.c \
  include/xil_types.h \
  include/bspconfig.h \
  include/xmem_config.h \
  include/xparameters_ps.h \
  include/xil_assert.h \
  include/xil_types.h \
  C:/Verilog/Zynq_AXI_7Segment_Vitis2/Zynq_AXI_7Segment_Vistis/zynq_fsbl/zynq_fsbl_bsp/libsrc/scugic/src/xscugic.h \
  include/xstatus.h \
  include/xil_assert.h \
  include/xil_io.h \
  include/xil_printf.h \
  include/xstatus.h \
  include/xpseudo_asm.h \
  include/xreg_cortexa9.h \
  include/xpseudo_asm_gcc.h \
  C:/Verilog/Zynq_AXI_7Segment_Vitis2/Zynq_AXI_7Segment_Vistis/zynq_fsbl/zynq_fsbl_bsp/libsrc/scugic/src/xscugic_hw.h \
  include/xil_exception.h \
  include/bspconfig.h \
  include/xil_spinlock.h

libsrc/scugic/src/CMakeFiles/scugic.dir/xscugic_intr.c.obj: C:/Verilog/Zynq_AXI_7Segment_Vitis2/Zynq_AXI_7Segment_Vistis/zynq_fsbl/zynq_fsbl_bsp/libsrc/scugic/src/xscugic_intr.c \
  include/xil_types.h \
  include/bspconfig.h \
  include/xmem_config.h \
  include/xparameters_ps.h \
  include/xil_assert.h \
  include/xil_types.h \
  C:/Verilog/Zynq_AXI_7Segment_Vitis2/Zynq_AXI_7Segment_Vistis/zynq_fsbl/zynq_fsbl_bsp/libsrc/scugic/src/xscugic.h \
  include/xstatus.h \
  include/xil_assert.h \
  include/xil_io.h \
  include/xil_printf.h \
  include/xstatus.h \
  include/xpseudo_asm.h \
  include/xreg_cortexa9.h \
  include/xpseudo_asm_gcc.h \
  C:/Verilog/Zynq_AXI_7Segment_Vitis2/Zynq_AXI_7Segment_Vistis/zynq_fsbl/zynq_fsbl_bsp/libsrc/scugic/src/xscugic_hw.h \
  include/xil_exception.h \
  include/bspconfig.h \
  include/xil_spinlock.h

libsrc/scugic/src/CMakeFiles/scugic.dir/xscugic_selftest.c.obj: C:/Verilog/Zynq_AXI_7Segment_Vitis2/Zynq_AXI_7Segment_Vistis/zynq_fsbl/zynq_fsbl_bsp/libsrc/scugic/src/xscugic_selftest.c \
  include/xil_types.h \
  include/bspconfig.h \
  include/xmem_config.h \
  include/xparameters_ps.h \
  include/xil_assert.h \
  include/xil_types.h \
  C:/Verilog/Zynq_AXI_7Segment_Vitis2/Zynq_AXI_7Segment_Vistis/zynq_fsbl/zynq_fsbl_bsp/libsrc/scugic/src/xscugic.h \
  include/xstatus.h \
  include/xil_assert.h \
  include/xil_io.h \
  include/xil_printf.h \
  include/xstatus.h \
  include/xpseudo_asm.h \
  include/xreg_cortexa9.h \
  include/xpseudo_asm_gcc.h \
  C:/Verilog/Zynq_AXI_7Segment_Vitis2/Zynq_AXI_7Segment_Vistis/zynq_fsbl/zynq_fsbl_bsp/libsrc/scugic/src/xscugic_hw.h \
  include/xil_exception.h \
  include/bspconfig.h \
  include/xil_spinlock.h

libsrc/scugic/src/CMakeFiles/scugic.dir/xscugic_sinit.c.obj: C:/Verilog/Zynq_AXI_7Segment_Vitis2/Zynq_AXI_7Segment_Vistis/zynq_fsbl/zynq_fsbl_bsp/libsrc/scugic/src/xscugic_sinit.c \
  include/xil_types.h \
  include/bspconfig.h \
  include/xmem_config.h \
  include/xparameters_ps.h \
  include/xil_assert.h \
  include/xil_types.h \
  C:/Verilog/Zynq_AXI_7Segment_Vitis2/Zynq_AXI_7Segment_Vistis/zynq_fsbl/zynq_fsbl_bsp/libsrc/scugic/src/xscugic.h \
  include/xstatus.h \
  include/xil_assert.h \
  include/xil_io.h \
  include/xil_printf.h \
  include/xstatus.h \
  include/xpseudo_asm.h \
  include/xreg_cortexa9.h \
  include/xpseudo_asm_gcc.h \
  C:/Verilog/Zynq_AXI_7Segment_Vitis2/Zynq_AXI_7Segment_Vistis/zynq_fsbl/zynq_fsbl_bsp/libsrc/scugic/src/xscugic_hw.h \
  include/xil_exception.h \
  include/bspconfig.h \
  include/xil_spinlock.h


C:/Verilog/Zynq_AXI_7Segment_Vitis2/Zynq_AXI_7Segment_Vistis/zynq_fsbl/zynq_fsbl_bsp/libsrc/scugic/src/xscugic.c:

include/xparameters_ps.h:

include/bspconfig.h:

include/xil_types.h:

include/xil_assert.h:

include/xmem_config.h:

C:/Verilog/Zynq_AXI_7Segment_Vitis2/Zynq_AXI_7Segment_Vistis/zynq_fsbl/zynq_fsbl_bsp/libsrc/scugic/src/xscugic.h:

include/xstatus.h:

include/xil_io.h:

include/xil_printf.h:

C:/Verilog/Zynq_AXI_7Segment_Vitis2/Zynq_AXI_7Segment_Vistis/zynq_fsbl/zynq_fsbl_bsp/libsrc/scugic/src/xscugic_hw.c:

include/xpseudo_asm.h:

include/xreg_cortexa9.h:

C:/Verilog/Zynq_AXI_7Segment_Vitis2/Zynq_AXI_7Segment_Vistis/zynq_fsbl/zynq_fsbl_bsp/libsrc/scugic/src/xscugic_g.c:

include/xpseudo_asm_gcc.h:

C:/Verilog/Zynq_AXI_7Segment_Vitis2/Zynq_AXI_7Segment_Vistis/zynq_fsbl/zynq_fsbl_bsp/libsrc/scugic/src/xscugic_hw.h:

include/xil_exception.h:

include/xil_spinlock.h:

include/xplatform_info.h:

C:/Verilog/Zynq_AXI_7Segment_Vitis2/Zynq_AXI_7Segment_Vistis/zynq_fsbl/zynq_fsbl_bsp/libsrc/scugic/src/xscugic_intr.c:

C:/Verilog/Zynq_AXI_7Segment_Vitis2/Zynq_AXI_7Segment_Vistis/zynq_fsbl/zynq_fsbl_bsp/libsrc/scugic/src/xscugic_selftest.c:

C:/Verilog/Zynq_AXI_7Segment_Vitis2/Zynq_AXI_7Segment_Vistis/zynq_fsbl/zynq_fsbl_bsp/libsrc/scugic/src/xscugic_sinit.c:
