###################################################################

# Created by write_sdc for scenario [FUNC_WORST] on Sun Oct 16 15:24:49 2022

###################################################################
set sdc_version 2.1

set_units -time ps -resistance kOhm -capacitance fF -voltage V -current mA
#set_operating_conditions -analysis_type on_chip_variation typical_1.00 -library lib224_b15_7t_108pp_base_hp_psss_0p765v_125c_tttt_ctyp_ccslnt
set_max_fanout 16 [current_design]
set_max_transition 2000 [current_design]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports clk_i]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports rst_ni]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {en_ifetch_i[3]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {en_ifetch_i[2]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {en_ifetch_i[1]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {en_ifetch_i[0]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[108]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[107]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[106]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[105]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[104]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[103]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[102]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[101]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[100]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[99]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[98]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[97]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[96]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[95]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[94]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[93]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[92]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[91]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[90]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[89]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[88]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[87]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[86]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[85]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[84]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[83]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[82]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[81]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[80]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[79]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[78]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[77]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[76]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[75]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[74]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[73]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[72]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[71]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[70]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[69]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[68]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[67]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[66]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[65]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[64]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[63]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[62]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[61]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[60]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[59]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[58]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[57]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[56]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[55]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[54]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[53]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[52]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[51]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[50]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[49]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[48]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[47]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[46]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[45]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[44]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[43]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[42]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[41]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[40]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[39]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[38]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[37]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[36]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[35]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[34]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[33]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[32]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[31]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[30]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[29]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[28]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[27]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[26]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[25]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[24]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[23]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[22]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[21]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[20]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[19]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[18]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[17]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[16]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[15]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[14]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[13]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[12]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[11]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[10]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[9]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[8]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[7]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[6]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[5]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[4]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[3]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[2]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[1]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 1000 -input_transition_fall 1000 [get_ports {tl_i[0]}]
set_load -pin_load 5.078 [get_ports {tl_o[65]}]
set_load -pin_load 5.078 [get_ports {tl_o[64]}]
set_load -pin_load 5.078 [get_ports {tl_o[63]}]
set_load -pin_load 5.078 [get_ports {tl_o[62]}]
set_load -pin_load 5.078 [get_ports {tl_o[61]}]
set_load -pin_load 5.078 [get_ports {tl_o[60]}]
set_load -pin_load 5.078 [get_ports {tl_o[59]}]
set_load -pin_load 5.078 [get_ports {tl_o[58]}]
set_load -pin_load 5.078 [get_ports {tl_o[57]}]
set_load -pin_load 5.078 [get_ports {tl_o[56]}]
set_load -pin_load 5.078 [get_ports {tl_o[55]}]
set_load -pin_load 5.078 [get_ports {tl_o[54]}]
set_load -pin_load 5.078 [get_ports {tl_o[53]}]
set_load -pin_load 5.078 [get_ports {tl_o[52]}]
set_load -pin_load 5.078 [get_ports {tl_o[51]}]
set_load -pin_load 5.078 [get_ports {tl_o[50]}]
set_load -pin_load 5.078 [get_ports {tl_o[49]}]
set_load -pin_load 5.078 [get_ports {tl_o[48]}]
set_load -pin_load 5.078 [get_ports {tl_o[47]}]
set_load -pin_load 5.078 [get_ports {tl_o[46]}]
set_load -pin_load 5.078 [get_ports {tl_o[45]}]
set_load -pin_load 5.078 [get_ports {tl_o[44]}]
set_load -pin_load 5.078 [get_ports {tl_o[43]}]
set_load -pin_load 5.078 [get_ports {tl_o[42]}]
set_load -pin_load 5.078 [get_ports {tl_o[41]}]
set_load -pin_load 5.078 [get_ports {tl_o[40]}]
set_load -pin_load 5.078 [get_ports {tl_o[39]}]
set_load -pin_load 5.078 [get_ports {tl_o[38]}]
set_load -pin_load 5.078 [get_ports {tl_o[37]}]
set_load -pin_load 5.078 [get_ports {tl_o[36]}]
set_load -pin_load 5.078 [get_ports {tl_o[35]}]
set_load -pin_load 5.078 [get_ports {tl_o[34]}]
set_load -pin_load 5.078 [get_ports {tl_o[33]}]
set_load -pin_load 5.078 [get_ports {tl_o[32]}]
set_load -pin_load 5.078 [get_ports {tl_o[31]}]
set_load -pin_load 5.078 [get_ports {tl_o[30]}]
set_load -pin_load 5.078 [get_ports {tl_o[29]}]
set_load -pin_load 5.078 [get_ports {tl_o[28]}]
set_load -pin_load 5.078 [get_ports {tl_o[27]}]
set_load -pin_load 5.078 [get_ports {tl_o[26]}]
set_load -pin_load 5.078 [get_ports {tl_o[25]}]
set_load -pin_load 5.078 [get_ports {tl_o[24]}]
set_load -pin_load 5.078 [get_ports {tl_o[23]}]
set_load -pin_load 5.078 [get_ports {tl_o[22]}]
set_load -pin_load 5.078 [get_ports {tl_o[21]}]
set_load -pin_load 5.078 [get_ports {tl_o[20]}]
set_load -pin_load 5.078 [get_ports {tl_o[19]}]
set_load -pin_load 5.078 [get_ports {tl_o[18]}]
set_load -pin_load 5.078 [get_ports {tl_o[17]}]
set_load -pin_load 5.078 [get_ports {tl_o[16]}]
set_load -pin_load 5.078 [get_ports {tl_o[15]}]
set_load -pin_load 5.078 [get_ports {tl_o[14]}]
set_load -pin_load 5.078 [get_ports {tl_o[13]}]
set_load -pin_load 5.078 [get_ports {tl_o[12]}]
set_load -pin_load 5.078 [get_ports {tl_o[11]}]
set_load -pin_load 5.078 [get_ports {tl_o[10]}]
set_load -pin_load 5.078 [get_ports {tl_o[9]}]
set_load -pin_load 5.078 [get_ports {tl_o[8]}]
set_load -pin_load 5.078 [get_ports {tl_o[7]}]
set_load -pin_load 5.078 [get_ports {tl_o[6]}]
set_load -pin_load 5.078 [get_ports {tl_o[5]}]
set_load -pin_load 5.078 [get_ports {tl_o[4]}]
set_load -pin_load 5.078 [get_ports {tl_o[3]}]
set_load -pin_load 5.078 [get_ports {tl_o[2]}]
set_load -pin_load 5.078 [get_ports {tl_o[1]}]
set_load -pin_load 5.078 [get_ports {tl_o[0]}]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__2__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__3_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__1_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__2_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__4_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__3_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__15__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__16_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__13__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__14_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__0__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__1_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__11__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__12_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__9__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__10_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__8__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__9_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__33__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__34_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__16__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__17_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__10__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__11_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__12__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__13_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__20__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__21_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__27__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__28_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__24__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__25_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__29__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__30_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__18__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__19_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__22__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__23_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__35__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__36_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__37__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__38_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__14__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__15_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__31__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__32_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__0__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__1_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__6__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__7_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__2__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__3_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__4__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__5_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__6__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__7_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__4__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__5_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0__u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0_]
#set_max_time_borrow 0 [get_cells rvalid_reg_u_tlul_adapter_sram_intg_error_q_reg]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_under_rst_reg]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_under_rst_reg]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_under_rst_reg]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__39_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__26_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__8_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__0_]
#set_max_time_borrow 0 [get_cells u_sram]
create_clock [get_ports clk_i]  -period 10000  -waveform {0 5000}
set_clock_latency 5000  [get_clocks clk_i]
set_clock_uncertainty -setup 2500  [get_clocks clk_i]
set_clock_uncertainty -hold 1500  [get_clocks clk_i]
set_clock_transition -max -rise 2000 [get_clocks clk_i]
set_clock_transition -max -fall 2000 [get_clocks clk_i]
set_clock_transition -min -rise 2000 [get_clocks clk_i]
set_clock_transition -min -fall 2000 [get_clocks clk_i]
create_clock -name virtual_clk  -period 10000  -waveform {0 5000}
set_clock_latency 5000  [get_clocks virtual_clk]
set_clock_uncertainty -setup 2500  [get_clocks virtual_clk]
set_clock_uncertainty -hold 1500  [get_clocks virtual_clk]
group_path -weight 5  -name REG2REG  -from [list [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__0__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__1_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__2__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__3_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__4__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__5_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__6__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__7_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__8__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__9_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__10__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__11_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__12__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__13_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__14__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__15_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__16__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__17_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__18__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__19_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__20__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__21_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__22__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__23_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__24__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__25_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__26_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__27__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__28_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__29__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__30_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__31__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__32_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__33__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__34_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__35__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__36_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__37__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__38_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__39_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_under_rst_reg] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__0_] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__1_] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__2_] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__3_] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__4_] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0__u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0_] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_under_rst_reg] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__0__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__1_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__2__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__3_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__4__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__5_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__6__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__7_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__8_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__9__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__10_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__11__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__12_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__13__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__14_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__15__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__16_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_under_rst_reg] [get_cells u_sram] [get_cells rvalid_reg_u_tlul_adapter_sram_intg_error_q_reg]]  -to [list [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__0__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__1_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__2__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__3_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__4__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__5_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__6__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__7_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__8__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__9_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__10__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__11_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__12__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__13_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__14__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__15_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__16__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__17_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__18__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__19_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__20__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__21_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__22__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__23_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__24__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__25_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__26_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__27__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__28_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__29__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__30_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__31__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__32_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__33__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__34_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__35__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__36_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__37__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__38_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__39_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_under_rst_reg] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__0_] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__1_] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__2_] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__3_] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__4_] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0__u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0_] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_under_rst_reg] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__0__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__1_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__2__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__3_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__4__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__5_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__6__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__7_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__8_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__9__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__10_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__11__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__12_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__13__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__14_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__15__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__16_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_under_rst_reg] [get_cells u_sram] [get_cells rvalid_reg_u_tlul_adapter_sram_intg_error_q_reg]]
group_path -name COMB  -from [list [get_ports clk_i] [get_ports rst_ni] [get_ports {en_ifetch_i[3]}] [get_ports {en_ifetch_i[2]}] [get_ports {en_ifetch_i[1]}] [get_ports {en_ifetch_i[0]}] [get_ports {tl_i[108]}] [get_ports {tl_i[107]}] [get_ports {tl_i[106]}] [get_ports {tl_i[105]}] [get_ports {tl_i[104]}] [get_ports {tl_i[103]}] [get_ports {tl_i[102]}] [get_ports {tl_i[101]}] [get_ports {tl_i[100]}] [get_ports {tl_i[99]}] [get_ports {tl_i[98]}] [get_ports {tl_i[97]}] [get_ports {tl_i[96]}] [get_ports {tl_i[95]}] [get_ports {tl_i[94]}] [get_ports {tl_i[93]}] [get_ports {tl_i[92]}] [get_ports {tl_i[91]}] [get_ports {tl_i[90]}] [get_ports {tl_i[89]}] [get_ports {tl_i[88]}] [get_ports {tl_i[87]}] [get_ports {tl_i[86]}] [get_ports {tl_i[85]}] [get_ports {tl_i[84]}] [get_ports {tl_i[83]}] [get_ports {tl_i[82]}] [get_ports {tl_i[81]}] [get_ports {tl_i[80]}] [get_ports {tl_i[79]}] [get_ports {tl_i[78]}] [get_ports {tl_i[77]}] [get_ports {tl_i[76]}] [get_ports {tl_i[75]}] [get_ports {tl_i[74]}] [get_ports {tl_i[73]}] [get_ports {tl_i[72]}] [get_ports {tl_i[71]}] [get_ports {tl_i[70]}] [get_ports {tl_i[69]}] [get_ports {tl_i[68]}] [get_ports {tl_i[67]}] [get_ports {tl_i[66]}] [get_ports {tl_i[65]}] [get_ports {tl_i[64]}] [get_ports {tl_i[63]}] [get_ports {tl_i[62]}] [get_ports {tl_i[61]}] [get_ports {tl_i[60]}] [get_ports {tl_i[59]}] [get_ports {tl_i[58]}] [get_ports {tl_i[57]}] [get_ports {tl_i[56]}] [get_ports {tl_i[55]}] [get_ports {tl_i[54]}] [get_ports {tl_i[53]}] [get_ports {tl_i[52]}] [get_ports {tl_i[51]}] [get_ports {tl_i[50]}] [get_ports {tl_i[49]}] [get_ports {tl_i[48]}] [get_ports {tl_i[47]}] [get_ports {tl_i[46]}] [get_ports {tl_i[45]}] [get_ports {tl_i[44]}] [get_ports {tl_i[43]}] [get_ports {tl_i[42]}] [get_ports {tl_i[41]}] [get_ports {tl_i[40]}] [get_ports {tl_i[39]}] [get_ports {tl_i[38]}] [get_ports {tl_i[37]}] [get_ports {tl_i[36]}] [get_ports {tl_i[35]}] [get_ports {tl_i[34]}] [get_ports {tl_i[33]}] [get_ports {tl_i[32]}] [get_ports {tl_i[31]}] [get_ports {tl_i[30]}] [get_ports {tl_i[29]}] [get_ports {tl_i[28]}] [get_ports {tl_i[27]}] [get_ports {tl_i[26]}] [get_ports {tl_i[25]}] [get_ports {tl_i[24]}] [get_ports {tl_i[23]}] [get_ports {tl_i[22]}] [get_ports {tl_i[21]}] [get_ports {tl_i[20]}] [get_ports {tl_i[19]}] [get_ports {tl_i[18]}] [get_ports {tl_i[17]}] [get_ports {tl_i[16]}] [get_ports {tl_i[15]}] [get_ports {tl_i[14]}] [get_ports {tl_i[13]}] [get_ports {tl_i[12]}] [get_ports {tl_i[11]}] [get_ports {tl_i[10]}] [get_ports {tl_i[9]}] [get_ports {tl_i[8]}] [get_ports {tl_i[7]}] [get_ports {tl_i[6]}] [get_ports {tl_i[5]}] [get_ports {tl_i[4]}] [get_ports {tl_i[3]}] [get_ports {tl_i[2]}] [get_ports {tl_i[1]}] [get_ports {tl_i[0]}]]  -to [list [get_ports {tl_o[65]}] [get_ports {tl_o[64]}] [get_ports {tl_o[63]}] [get_ports {tl_o[62]}] [get_ports {tl_o[61]}] [get_ports {tl_o[60]}] [get_ports {tl_o[59]}] [get_ports {tl_o[58]}] [get_ports {tl_o[57]}] [get_ports {tl_o[56]}] [get_ports {tl_o[55]}] [get_ports {tl_o[54]}] [get_ports {tl_o[53]}] [get_ports {tl_o[52]}] [get_ports {tl_o[51]}] [get_ports {tl_o[50]}] [get_ports {tl_o[49]}] [get_ports {tl_o[48]}] [get_ports {tl_o[47]}] [get_ports {tl_o[46]}] [get_ports {tl_o[45]}] [get_ports {tl_o[44]}] [get_ports {tl_o[43]}] [get_ports {tl_o[42]}] [get_ports {tl_o[41]}] [get_ports {tl_o[40]}] [get_ports {tl_o[39]}] [get_ports {tl_o[38]}] [get_ports {tl_o[37]}] [get_ports {tl_o[36]}] [get_ports {tl_o[35]}] [get_ports {tl_o[34]}] [get_ports {tl_o[33]}] [get_ports {tl_o[32]}] [get_ports {tl_o[31]}] [get_ports {tl_o[30]}] [get_ports {tl_o[29]}] [get_ports {tl_o[28]}] [get_ports {tl_o[27]}] [get_ports {tl_o[26]}] [get_ports {tl_o[25]}] [get_ports {tl_o[24]}] [get_ports {tl_o[23]}] [get_ports {tl_o[22]}] [get_ports {tl_o[21]}] [get_ports {tl_o[20]}] [get_ports {tl_o[19]}] [get_ports {tl_o[18]}] [get_ports {tl_o[17]}] [get_ports {tl_o[16]}] [get_ports {tl_o[15]}] [get_ports {tl_o[14]}] [get_ports {tl_o[13]}] [get_ports {tl_o[12]}] [get_ports {tl_o[11]}] [get_ports {tl_o[10]}] [get_ports {tl_o[9]}] [get_ports {tl_o[8]}] [get_ports {tl_o[7]}] [get_ports {tl_o[6]}] [get_ports {tl_o[5]}] [get_ports {tl_o[4]}] [get_ports {tl_o[3]}] [get_ports {tl_o[2]}] [get_ports {tl_o[1]}] [get_ports {tl_o[0]}]]
group_path -name INPUTS  -from [list [get_ports rst_ni] [get_ports {en_ifetch_i[3]}] [get_ports {en_ifetch_i[2]}] [get_ports {en_ifetch_i[1]}] [get_ports {en_ifetch_i[0]}] [get_ports {tl_i[108]}] [get_ports {tl_i[107]}] [get_ports {tl_i[106]}] [get_ports {tl_i[105]}] [get_ports {tl_i[104]}] [get_ports {tl_i[103]}] [get_ports {tl_i[102]}] [get_ports {tl_i[101]}] [get_ports {tl_i[100]}] [get_ports {tl_i[99]}] [get_ports {tl_i[98]}] [get_ports {tl_i[97]}] [get_ports {tl_i[96]}] [get_ports {tl_i[95]}] [get_ports {tl_i[94]}] [get_ports {tl_i[93]}] [get_ports {tl_i[92]}] [get_ports {tl_i[91]}] [get_ports {tl_i[90]}] [get_ports {tl_i[89]}] [get_ports {tl_i[88]}] [get_ports {tl_i[87]}] [get_ports {tl_i[86]}] [get_ports {tl_i[85]}] [get_ports {tl_i[84]}] [get_ports {tl_i[83]}] [get_ports {tl_i[82]}] [get_ports {tl_i[81]}] [get_ports {tl_i[80]}] [get_ports {tl_i[79]}] [get_ports {tl_i[78]}] [get_ports {tl_i[77]}] [get_ports {tl_i[76]}] [get_ports {tl_i[75]}] [get_ports {tl_i[74]}] [get_ports {tl_i[73]}] [get_ports {tl_i[72]}] [get_ports {tl_i[71]}] [get_ports {tl_i[70]}] [get_ports {tl_i[69]}] [get_ports {tl_i[68]}] [get_ports {tl_i[67]}] [get_ports {tl_i[66]}] [get_ports {tl_i[65]}] [get_ports {tl_i[64]}] [get_ports {tl_i[63]}] [get_ports {tl_i[62]}] [get_ports {tl_i[61]}] [get_ports {tl_i[60]}] [get_ports {tl_i[59]}] [get_ports {tl_i[58]}] [get_ports {tl_i[57]}] [get_ports {tl_i[56]}] [get_ports {tl_i[55]}] [get_ports {tl_i[54]}] [get_ports {tl_i[53]}] [get_ports {tl_i[52]}] [get_ports {tl_i[51]}] [get_ports {tl_i[50]}] [get_ports {tl_i[49]}] [get_ports {tl_i[48]}] [get_ports {tl_i[47]}] [get_ports {tl_i[46]}] [get_ports {tl_i[45]}] [get_ports {tl_i[44]}] [get_ports {tl_i[43]}] [get_ports {tl_i[42]}] [get_ports {tl_i[41]}] [get_ports {tl_i[40]}] [get_ports {tl_i[39]}] [get_ports {tl_i[38]}] [get_ports {tl_i[37]}] [get_ports {tl_i[36]}] [get_ports {tl_i[35]}] [get_ports {tl_i[34]}] [get_ports {tl_i[33]}] [get_ports {tl_i[32]}] [get_ports {tl_i[31]}] [get_ports {tl_i[30]}] [get_ports {tl_i[29]}] [get_ports {tl_i[28]}] [get_ports {tl_i[27]}] [get_ports {tl_i[26]}] [get_ports {tl_i[25]}] [get_ports {tl_i[24]}] [get_ports {tl_i[23]}] [get_ports {tl_i[22]}] [get_ports {tl_i[21]}] [get_ports {tl_i[20]}] [get_ports {tl_i[19]}] [get_ports {tl_i[18]}] [get_ports {tl_i[17]}] [get_ports {tl_i[16]}] [get_ports {tl_i[15]}] [get_ports {tl_i[14]}] [get_ports {tl_i[13]}] [get_ports {tl_i[12]}] [get_ports {tl_i[11]}] [get_ports {tl_i[10]}] [get_ports {tl_i[9]}] [get_ports {tl_i[8]}] [get_ports {tl_i[7]}] [get_ports {tl_i[6]}] [get_ports {tl_i[5]}] [get_ports {tl_i[4]}] [get_ports {tl_i[3]}] [get_ports {tl_i[2]}] [get_ports {tl_i[1]}] [get_ports {tl_i[0]}]]
group_path -name OUTPUTS  -to [list [get_ports {tl_o[65]}] [get_ports {tl_o[64]}] [get_ports {tl_o[63]}] [get_ports {tl_o[62]}] [get_ports {tl_o[61]}] [get_ports {tl_o[60]}] [get_ports {tl_o[59]}] [get_ports {tl_o[58]}] [get_ports {tl_o[57]}] [get_ports {tl_o[56]}] [get_ports {tl_o[55]}] [get_ports {tl_o[54]}] [get_ports {tl_o[53]}] [get_ports {tl_o[52]}] [get_ports {tl_o[51]}] [get_ports {tl_o[50]}] [get_ports {tl_o[49]}] [get_ports {tl_o[48]}] [get_ports {tl_o[47]}] [get_ports {tl_o[46]}] [get_ports {tl_o[45]}] [get_ports {tl_o[44]}] [get_ports {tl_o[43]}] [get_ports {tl_o[42]}] [get_ports {tl_o[41]}] [get_ports {tl_o[40]}] [get_ports {tl_o[39]}] [get_ports {tl_o[38]}] [get_ports {tl_o[37]}] [get_ports {tl_o[36]}] [get_ports {tl_o[35]}] [get_ports {tl_o[34]}] [get_ports {tl_o[33]}] [get_ports {tl_o[32]}] [get_ports {tl_o[31]}] [get_ports {tl_o[30]}] [get_ports {tl_o[29]}] [get_ports {tl_o[28]}] [get_ports {tl_o[27]}] [get_ports {tl_o[26]}] [get_ports {tl_o[25]}] [get_ports {tl_o[24]}] [get_ports {tl_o[23]}] [get_ports {tl_o[22]}] [get_ports {tl_o[21]}] [get_ports {tl_o[20]}] [get_ports {tl_o[19]}] [get_ports {tl_o[18]}] [get_ports {tl_o[17]}] [get_ports {tl_o[16]}] [get_ports {tl_o[15]}] [get_ports {tl_o[14]}] [get_ports {tl_o[13]}] [get_ports {tl_o[12]}] [get_ports {tl_o[11]}] [get_ports {tl_o[10]}] [get_ports {tl_o[9]}] [get_ports {tl_o[8]}] [get_ports {tl_o[7]}] [get_ports {tl_o[6]}] [get_ports {tl_o[5]}] [get_ports {tl_o[4]}] [get_ports {tl_o[3]}] [get_ports {tl_o[2]}] [get_ports {tl_o[1]}] [get_ports {tl_o[0]}]]
set_input_delay -clock virtual_clk  -max 1000  [get_ports clk_i]
set_input_delay -clock virtual_clk  -min 500  [get_ports clk_i]
set_input_delay -clock virtual_clk  -max 1000  [get_ports rst_ni]
set_input_delay -clock virtual_clk  -min 500  [get_ports rst_ni]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {en_ifetch_i[3]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {en_ifetch_i[3]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {en_ifetch_i[2]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {en_ifetch_i[2]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {en_ifetch_i[1]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {en_ifetch_i[1]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {en_ifetch_i[0]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {en_ifetch_i[0]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[108]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[108]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[107]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[107]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[106]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[106]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[105]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[105]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[104]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[104]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[103]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[103]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[102]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[102]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[101]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[101]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[100]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[100]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[99]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[99]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[98]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[98]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[97]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[97]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[96]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[96]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[95]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[95]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[94]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[94]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[93]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[93]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[92]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[92]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[91]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[91]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[90]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[90]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[89]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[89]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[88]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[88]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[87]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[87]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[86]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[86]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[85]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[85]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[84]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[84]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[83]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[83]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[82]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[82]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[81]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[81]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[80]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[80]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[79]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[79]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[78]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[78]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[77]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[77]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[76]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[76]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[75]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[75]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[74]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[74]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[73]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[73]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[72]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[72]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[71]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[71]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[70]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[70]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[69]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[69]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[68]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[68]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[67]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[67]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[66]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[66]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[65]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[65]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[64]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[64]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[63]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[63]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[62]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[62]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[61]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[61]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[60]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[60]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[59]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[59]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[58]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[58]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[57]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[57]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[56]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[56]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[55]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[55]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[54]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[54]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[53]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[53]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[52]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[52]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[51]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[51]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[50]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[50]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[49]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[49]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[48]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[48]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[47]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[47]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[46]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[46]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[45]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[45]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[44]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[44]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[43]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[43]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[42]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[42]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[41]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[41]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[40]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[40]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[39]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[39]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[38]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[38]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[37]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[37]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[36]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[36]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[35]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[35]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[34]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[34]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[33]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[33]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[32]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[32]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[31]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[31]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[30]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[30]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[29]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[29]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[28]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[28]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[27]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[27]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[26]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[26]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[25]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[25]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[24]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[24]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[23]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[23]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[22]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[22]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[21]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[21]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[20]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[20]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[19]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[19]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[18]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[18]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[17]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[17]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[16]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[16]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[15]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[15]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[14]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[14]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[13]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[13]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[12]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[12]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[11]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[11]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[10]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[10]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[9]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[9]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[8]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[8]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[7]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[7]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[6]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[6]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[5]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[5]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[4]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[4]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[3]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[3]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[2]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[2]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[1]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[1]}]
set_input_delay -clock virtual_clk  -max 1000  [get_ports {tl_i[0]}]
set_input_delay -clock virtual_clk  -min 500  [get_ports {tl_i[0]}]
set_output_delay -clock virtual_clk  -max 1000  [get_ports {tl_o[65]}]
set_output_delay -clock virtual_clk  -min 500  [get_ports {tl_o[65]}]
set_output_delay -clock virtual_clk  -max 1000  [get_ports {tl_o[64]}]
set_output_delay -clock virtual_clk  -min 500  [get_ports {tl_o[64]}]
set_output_delay -clock virtual_clk  -max 1000  [get_ports {tl_o[63]}]
set_output_delay -clock virtual_clk  -min 500  [get_ports {tl_o[63]}]
set_output_delay -clock virtual_clk  -max 1000  [get_ports {tl_o[62]}]
set_output_delay -clock virtual_clk  -min 500  [get_ports {tl_o[62]}]
set_output_delay -clock virtual_clk  -max 1000  [get_ports {tl_o[61]}]
set_output_delay -clock virtual_clk  -min 500  [get_ports {tl_o[61]}]
set_output_delay -clock virtual_clk  -max 1000  [get_ports {tl_o[60]}]
set_output_delay -clock virtual_clk  -min 500  [get_ports {tl_o[60]}]
set_output_delay -clock virtual_clk  -max 1000  [get_ports {tl_o[59]}]
set_output_delay -clock virtual_clk  -min 500  [get_ports {tl_o[59]}]
set_output_delay -clock virtual_clk  -max 1000  [get_ports {tl_o[58]}]
set_output_delay -clock virtual_clk  -min 500  [get_ports {tl_o[58]}]
set_output_delay -clock virtual_clk  -max 1000  [get_ports {tl_o[57]}]
set_output_delay -clock virtual_clk  -min 500  [get_ports {tl_o[57]}]
set_output_delay -clock virtual_clk  -max 1000  [get_ports {tl_o[56]}]
set_output_delay -clock virtual_clk  -min 500  [get_ports {tl_o[56]}]
set_output_delay -clock virtual_clk  -max 1000  [get_ports {tl_o[55]}]
set_output_delay -clock virtual_clk  -min 500  [get_ports {tl_o[55]}]
set_output_delay -clock virtual_clk  -max 1000  [get_ports {tl_o[54]}]
set_output_delay -clock virtual_clk  -min 500  [get_ports {tl_o[54]}]
set_output_delay -clock virtual_clk  -max 1000  [get_ports {tl_o[53]}]
set_output_delay -clock virtual_clk  -min 500  [get_ports {tl_o[53]}]
set_output_delay -clock virtual_clk  -max 1000  [get_ports {tl_o[52]}]
set_output_delay -clock virtual_clk  -min 500  [get_ports {tl_o[52]}]
set_output_delay -clock virtual_clk  -max 1000  [get_ports {tl_o[51]}]
set_output_delay -clock virtual_clk  -min 500  [get_ports {tl_o[51]}]
set_output_delay -clock virtual_clk  -max 1000  [get_ports {tl_o[50]}]
set_output_delay -clock virtual_clk  -min 500  [get_ports {tl_o[50]}]
set_output_delay -clock virtual_clk  -max 1000  [get_ports {tl_o[49]}]
set_output_delay -clock virtual_clk  -min 500  [get_ports {tl_o[49]}]
set_output_delay -clock virtual_clk  -max 1000  [get_ports {tl_o[48]}]
set_output_delay -clock virtual_clk  -min 500  [get_ports {tl_o[48]}]
set_output_delay -clock virtual_clk  -max 1000  [get_ports {tl_o[47]}]
set_output_delay -clock virtual_clk  -min 500  [get_ports {tl_o[47]}]
set_output_delay -clock virtual_clk  -max 1000  [get_ports {tl_o[46]}]
set_output_delay -clock virtual_clk  -min 500  [get_ports {tl_o[46]}]
set_output_delay -clock virtual_clk  -max 1000  [get_ports {tl_o[45]}]
set_output_delay -clock virtual_clk  -min 500  [get_ports {tl_o[45]}]
set_output_delay -clock virtual_clk  -max 1000  [get_ports {tl_o[44]}]
set_output_delay -clock virtual_clk  -min 500  [get_ports {tl_o[44]}]
set_output_delay -clock virtual_clk  -max 1000  [get_ports {tl_o[43]}]
set_output_delay -clock virtual_clk  -min 500  [get_ports {tl_o[43]}]
set_output_delay -clock virtual_clk  -max 1000  [get_ports {tl_o[42]}]
set_output_delay -clock virtual_clk  -min 500  [get_ports {tl_o[42]}]
set_output_delay -clock virtual_clk  -max 1000  [get_ports {tl_o[41]}]
set_output_delay -clock virtual_clk  -min 500  [get_ports {tl_o[41]}]
set_output_delay -clock virtual_clk  -max 1000  [get_ports {tl_o[40]}]
set_output_delay -clock virtual_clk  -min 500  [get_ports {tl_o[40]}]
set_output_delay -clock virtual_clk  -max 1000  [get_ports {tl_o[39]}]
set_output_delay -clock virtual_clk  -min 500  [get_ports {tl_o[39]}]
set_output_delay -clock virtual_clk  -max 1000  [get_ports {tl_o[38]}]
set_output_delay -clock virtual_clk  -min 500  [get_ports {tl_o[38]}]
set_output_delay -clock virtual_clk  -max 1000  [get_ports {tl_o[37]}]
set_output_delay -clock virtual_clk  -min 500  [get_ports {tl_o[37]}]
set_output_delay -clock virtual_clk  -max 1000  [get_ports {tl_o[36]}]
set_output_delay -clock virtual_clk  -min 500  [get_ports {tl_o[36]}]
set_output_delay -clock virtual_clk  -max 1000  [get_ports {tl_o[35]}]
set_output_delay -clock virtual_clk  -min 500  [get_ports {tl_o[35]}]
set_output_delay -clock virtual_clk  -max 1000  [get_ports {tl_o[34]}]
set_output_delay -clock virtual_clk  -min 500  [get_ports {tl_o[34]}]
set_output_delay -clock virtual_clk  -max 1000  [get_ports {tl_o[33]}]
set_output_delay -clock virtual_clk  -min 500  [get_ports {tl_o[33]}]
set_output_delay -clock virtual_clk  -max 1000  [get_ports {tl_o[32]}]
set_output_delay -clock virtual_clk  -min 500  [get_ports {tl_o[32]}]
set_output_delay -clock virtual_clk  -max 1000  [get_ports {tl_o[31]}]
set_output_delay -clock virtual_clk  -min 500  [get_ports {tl_o[31]}]
set_output_delay -clock virtual_clk  -max 1000  [get_ports {tl_o[30]}]
set_output_delay -clock virtual_clk  -min 500  [get_ports {tl_o[30]}]
set_output_delay -clock virtual_clk  -max 1000  [get_ports {tl_o[29]}]
set_output_delay -clock virtual_clk  -min 500  [get_ports {tl_o[29]}]
set_output_delay -clock virtual_clk  -max 1000  [get_ports {tl_o[28]}]
set_output_delay -clock virtual_clk  -min 500  [get_ports {tl_o[28]}]
set_output_delay -clock virtual_clk  -max 1000  [get_ports {tl_o[27]}]
set_output_delay -clock virtual_clk  -min 500  [get_ports {tl_o[27]}]
set_output_delay -clock virtual_clk  -max 1000  [get_ports {tl_o[26]}]
set_output_delay -clock virtual_clk  -min 500  [get_ports {tl_o[26]}]
set_output_delay -clock virtual_clk  -max 1000  [get_ports {tl_o[25]}]
set_output_delay -clock virtual_clk  -min 500  [get_ports {tl_o[25]}]
set_output_delay -clock virtual_clk  -max 1000  [get_ports {tl_o[24]}]
set_output_delay -clock virtual_clk  -min 500  [get_ports {tl_o[24]}]
set_output_delay -clock virtual_clk  -max 1000  [get_ports {tl_o[23]}]
set_output_delay -clock virtual_clk  -min 500  [get_ports {tl_o[23]}]
set_output_delay -clock virtual_clk  -max 1000  [get_ports {tl_o[22]}]
set_output_delay -clock virtual_clk  -min 500  [get_ports {tl_o[22]}]
set_output_delay -clock virtual_clk  -max 1000  [get_ports {tl_o[21]}]
set_output_delay -clock virtual_clk  -min 500  [get_ports {tl_o[21]}]
set_output_delay -clock virtual_clk  -max 1000  [get_ports {tl_o[20]}]
set_output_delay -clock virtual_clk  -min 500  [get_ports {tl_o[20]}]
set_output_delay -clock virtual_clk  -max 1000  [get_ports {tl_o[19]}]
set_output_delay -clock virtual_clk  -min 500  [get_ports {tl_o[19]}]
set_output_delay -clock virtual_clk  -max 1000  [get_ports {tl_o[18]}]
set_output_delay -clock virtual_clk  -min 500  [get_ports {tl_o[18]}]
set_output_delay -clock virtual_clk  -max 1000  [get_ports {tl_o[17]}]
set_output_delay -clock virtual_clk  -min 500  [get_ports {tl_o[17]}]
set_output_delay -clock virtual_clk  -max 1000  [get_ports {tl_o[16]}]
set_output_delay -clock virtual_clk  -min 500  [get_ports {tl_o[16]}]
set_output_delay -clock virtual_clk  -max 1000  [get_ports {tl_o[15]}]
set_output_delay -clock virtual_clk  -min 500  [get_ports {tl_o[15]}]
set_output_delay -clock virtual_clk  -max 1000  [get_ports {tl_o[14]}]
set_output_delay -clock virtual_clk  -min 500  [get_ports {tl_o[14]}]
set_output_delay -clock virtual_clk  -max 1000  [get_ports {tl_o[13]}]
set_output_delay -clock virtual_clk  -min 500  [get_ports {tl_o[13]}]
set_output_delay -clock virtual_clk  -max 1000  [get_ports {tl_o[12]}]
set_output_delay -clock virtual_clk  -min 500  [get_ports {tl_o[12]}]
set_output_delay -clock virtual_clk  -max 1000  [get_ports {tl_o[11]}]
set_output_delay -clock virtual_clk  -min 500  [get_ports {tl_o[11]}]
set_output_delay -clock virtual_clk  -max 1000  [get_ports {tl_o[10]}]
set_output_delay -clock virtual_clk  -min 500  [get_ports {tl_o[10]}]
set_output_delay -clock virtual_clk  -max 1000  [get_ports {tl_o[9]}]
set_output_delay -clock virtual_clk  -min 500  [get_ports {tl_o[9]}]
set_output_delay -clock virtual_clk  -max 1000  [get_ports {tl_o[8]}]
set_output_delay -clock virtual_clk  -min 500  [get_ports {tl_o[8]}]
set_output_delay -clock virtual_clk  -max 1000  [get_ports {tl_o[7]}]
set_output_delay -clock virtual_clk  -min 500  [get_ports {tl_o[7]}]
set_output_delay -clock virtual_clk  -max 1000  [get_ports {tl_o[6]}]
set_output_delay -clock virtual_clk  -min 500  [get_ports {tl_o[6]}]
set_output_delay -clock virtual_clk  -max 1000  [get_ports {tl_o[5]}]
set_output_delay -clock virtual_clk  -min 500  [get_ports {tl_o[5]}]
set_output_delay -clock virtual_clk  -max 1000  [get_ports {tl_o[4]}]
set_output_delay -clock virtual_clk  -min 500  [get_ports {tl_o[4]}]
set_output_delay -clock virtual_clk  -max 1000  [get_ports {tl_o[3]}]
set_output_delay -clock virtual_clk  -min 500  [get_ports {tl_o[3]}]
set_output_delay -clock virtual_clk  -max 1000  [get_ports {tl_o[2]}]
set_output_delay -clock virtual_clk  -min 500  [get_ports {tl_o[2]}]
set_output_delay -clock virtual_clk  -max 1000  [get_ports {tl_o[1]}]
set_output_delay -clock virtual_clk  -min 500  [get_ports {tl_o[1]}]
set_output_delay -clock virtual_clk  -max 1000  [get_ports {tl_o[0]}]
set_output_delay -clock virtual_clk  -min 500  [get_ports {tl_o[0]}]
#set_load 3.21394  [get_nets rst_ni]
#set_resistance 0.280255  [get_nets rst_ni]
#set_load 0.0873339  [get_nets {en_ifetch_i[3]}]
#set_resistance 0.0124086  [get_nets {en_ifetch_i[3]}]
#set_load 0.11343  [get_nets {en_ifetch_i[2]}]
#set_resistance 0.0162494  [get_nets {en_ifetch_i[2]}]
#set_load 0.104177  [get_nets {en_ifetch_i[1]}]
#set_resistance 0.0149239  [get_nets {en_ifetch_i[1]}]
#set_load 0.0773512  [get_nets {en_ifetch_i[0]}]
#set_resistance 0.0109695  [get_nets {en_ifetch_i[0]}]
#set_load 0.736516  [get_nets {tl_i[61]}]
#set_resistance 0.097109  [get_nets {tl_i[61]}]
#set_load 1.17118  [get_nets {tl_i[60]}]
#set_resistance 0.12998  [get_nets {tl_i[60]}]
#set_load 0.296789  [get_nets {tl_o[65]}]
#set_resistance 0.0424265  [get_nets {tl_o[65]}]
#set_load 0.38011  [get_nets {tl_o[62]}]
#set_resistance 0.0541909  [get_nets {tl_o[62]}]
#set_load 0.109065  [get_nets {tl_o[58]}]
#set_resistance 0.0156611  [get_nets {tl_o[58]}]
#set_load 0.143281  [get_nets {tl_o[57]}]
#set_resistance 0.0204795  [get_nets {tl_o[57]}]
#set_load 0.0970927  [get_nets {tl_o[56]}]
#set_resistance 0.0138937  [get_nets {tl_o[56]}]
#set_load 0.313774  [get_nets {tl_o[55]}]
#set_resistance 0.0445513  [get_nets {tl_o[55]}]
#set_load 0.151073  [get_nets {tl_o[54]}]
#set_resistance 0.0213595  [get_nets {tl_o[54]}]
#set_load 0.220838  [get_nets {tl_o[53]}]
#set_resistance 0.0314045  [get_nets {tl_o[53]}]
#set_load 0.17753  [get_nets {tl_o[52]}]
#set_resistance 0.0254187  [get_nets {tl_o[52]}]
#set_load 0.565313  [get_nets {tl_o[51]}]
#set_resistance 0.0809163  [get_nets {tl_o[51]}]
#set_load 0.106911  [get_nets {tl_o[50]}]
#set_resistance 0.0153647  [get_nets {tl_o[50]}]
#set_load 0.494291  [get_nets {tl_o[49]}]
#set_resistance 0.0705333  [get_nets {tl_o[49]}]
#set_load 0.444185  [get_nets {tl_o[47]}]
#set_resistance 0.0629542  [get_nets {tl_o[47]}]
#set_load 0.0662919  [get_nets {tl_o[46]}]
#set_resistance 0.00947224  [get_nets {tl_o[46]}]
#set_load 0.221665  [get_nets {tl_o[45]}]
#set_resistance 0.0313872  [get_nets {tl_o[45]}]
#set_load 0.0641645  [get_nets {tl_o[44]}]
#set_resistance 0.00905046  [get_nets {tl_o[44]}]
#set_load 0.237319  [get_nets {tl_o[43]}]
#set_resistance 0.0336066  [get_nets {tl_o[43]}]
#set_load 0.0242298  [get_nets {tl_o[42]}]
#set_resistance 0.00342702  [get_nets {tl_o[42]}]
#set_load 0.205493  [get_nets {tl_o[41]}]
#set_resistance 0.0290281  [get_nets {tl_o[41]}]
#set_load 0.117265  [get_nets {tl_o[40]}]
#set_resistance 0.0165376  [get_nets {tl_o[40]}]
#set_load 0.207758  [get_nets {tl_o[39]}]
#set_resistance 0.0297712  [get_nets {tl_o[39]}]
#set_load 0.419689  [get_nets {tl_o[38]}]
#set_resistance 0.0595101  [get_nets {tl_o[38]}]
#set_load 0.0290811  [get_nets {tl_o[37]}]
#set_resistance 0.00417652  [get_nets {tl_o[37]}]
#set_load 0.310594  [get_nets {tl_o[36]}]
#set_resistance 0.0438418  [get_nets {tl_o[36]}]
#set_load 0.229587  [get_nets {tl_o[35]}]
#set_resistance 0.0324278  [get_nets {tl_o[35]}]
#set_load 0.368232  [get_nets {tl_o[34]}]
#set_resistance 0.0528904  [get_nets {tl_o[34]}]
#set_load 0.0643445  [get_nets {tl_o[33]}]
#set_resistance 0.00920714  [get_nets {tl_o[33]}]
#set_load 0.0811114  [get_nets {tl_o[32]}]
#set_resistance 0.0115292  [get_nets {tl_o[32]}]
#set_load 0.0942529  [get_nets {tl_o[31]}]
#set_resistance 0.0133948  [get_nets {tl_o[31]}]
#set_load 0.361882  [get_nets {tl_o[30]}]
#set_resistance 0.0510723  [get_nets {tl_o[30]}]
#set_load 0.262065  [get_nets {tl_o[29]}]
#set_resistance 0.0375814  [get_nets {tl_o[29]}]
#set_load 0.130262  [get_nets {tl_o[28]}]
#set_resistance 0.018462  [get_nets {tl_o[28]}]
#set_load 0.0525224  [get_nets {tl_o[27]}]
#set_resistance 0.00751342  [get_nets {tl_o[27]}]
#set_load 0.209651  [get_nets {tl_o[26]}]
#set_resistance 0.0297465  [get_nets {tl_o[26]}]
#set_load 0.100377  [get_nets {tl_o[25]}]
#set_resistance 0.014244  [get_nets {tl_o[25]}]
#set_load 0.1695  [get_nets {tl_o[24]}]
#set_resistance 0.0239976  [get_nets {tl_o[24]}]
#set_load 0.0964084  [get_nets {tl_o[23]}]
#set_resistance 0.0137575  [get_nets {tl_o[23]}]
#set_load 0.276929  [get_nets {tl_o[22]}]
#set_resistance 0.0392364  [get_nets {tl_o[22]}]
#set_load 0.672654  [get_nets {tl_o[21]}]
#set_resistance 0.0961335  [get_nets {tl_o[21]}]
#set_load 0.930645  [get_nets {tl_o[20]}]
#set_resistance 0.132468  [get_nets {tl_o[20]}]
#set_load 0.79937  [get_nets {tl_o[19]}]
#set_resistance 0.114085  [get_nets {tl_o[19]}]
#set_load 0.988088  [get_nets {tl_o[18]}]
#set_resistance 0.14064  [get_nets {tl_o[18]}]
#set_load 0.620939  [get_nets {tl_o[17]}]
#set_resistance 0.0887656  [get_nets {tl_o[17]}]
#set_load 0.115424  [get_nets {tl_o[16]}]
#set_resistance 0.016378  [get_nets {tl_o[16]}]
#set_load 0.260846  [get_nets {tl_o[8]}]
#set_resistance 0.0369084  [get_nets {tl_o[8]}]
#set_load 0.558759  [get_nets {tl_o[7]}]
#set_resistance 0.0796359  [get_nets {tl_o[7]}]
#set_load 0.275452  [get_nets {tl_o[6]}]
#set_resistance 0.038963  [get_nets {tl_o[6]}]
#set_load 0.501165  [get_nets {tl_o[5]}]
#set_resistance 0.071523  [get_nets {tl_o[5]}]
#set_load 0.270726  [get_nets {tl_o[4]}]
#set_resistance 0.0383935  [get_nets {tl_o[4]}]
#set_load 1.20493  [get_nets {tl_o[3]}]
#set_resistance 0.172709  [get_nets {tl_o[3]}]
#set_load 0.3457  [get_nets {tl_o[2]}]
#set_resistance 0.0489512  [get_nets {tl_o[2]}]
#set_load 0.339547  [get_nets {tl_o[1]}]
#set_resistance 0.0486925  [get_nets {tl_o[1]}]
#set_load 0.294898  [get_nets {tl_o[0]}]
#set_resistance 0.0421855  [get_nets {tl_o[0]}]
#set_load 0.40525  [get_nets rvalid]
#set_resistance 0.0574898  [get_nets rvalid]
#set_load 1.56159  [get_nets wen]
#set_resistance 0.181325  [get_nets wen]
#set_load 0.582717  [get_nets N1]
#set_resistance 0.082904  [get_nets N1]
#set_load 0.552509  [get_nets n_0_net_]
#set_resistance 0.0728798  [get_nets n_0_net_]
#set_load 0.473828  [get_nets {addr[10]}]
#set_resistance 0.0679691  [get_nets {addr[10]}]
#set_load 0.298849  [get_nets {addr[9]}]
#set_resistance 0.0428157  [get_nets {addr[9]}]
#set_load 0.420256  [get_nets {addr[8]}]
#set_resistance 0.0600349  [get_nets {addr[8]}]
#set_load 0.421359  [get_nets {addr[7]}]
#set_resistance 0.0600245  [get_nets {addr[7]}]
#set_load 0.337083  [get_nets {addr[6]}]
#set_resistance 0.0481357  [get_nets {addr[6]}]
#set_load 0.374142  [get_nets {addr[5]}]
#set_resistance 0.0535571  [get_nets {addr[5]}]
#set_load 0.289765  [get_nets {addr[4]}]
#set_resistance 0.0415434  [get_nets {addr[4]}]
#set_load 0.438685  [get_nets {addr[3]}]
#set_resistance 0.0626918  [get_nets {addr[3]}]
#set_load 0.448827  [get_nets {addr[2]}]
#set_resistance 0.0643652  [get_nets {addr[2]}]
#set_load 0.331953  [get_nets {addr[1]}]
#set_resistance 0.0476167  [get_nets {addr[1]}]
#set_load 0.385161  [get_nets {addr[0]}]
#set_resistance 0.0551904  [get_nets {addr[0]}]
#set_load 0.402002  [get_nets {wdata[31]}]
#set_resistance 0.0576773  [get_nets {wdata[31]}]
#set_load 0.455524  [get_nets {wdata[30]}]
#set_resistance 0.065217  [get_nets {wdata[30]}]
#set_load 0.377783  [get_nets {wdata[29]}]
#set_resistance 0.0541546  [get_nets {wdata[29]}]
#set_load 0.339449  [get_nets {wdata[28]}]
#set_resistance 0.0486527  [get_nets {wdata[28]}]
#set_load 0.304844  [get_nets {wdata[27]}]
#set_resistance 0.0436654  [get_nets {wdata[27]}]
#set_load 0.32653  [get_nets {wdata[26]}]
#set_resistance 0.0466178  [get_nets {wdata[26]}]
#set_load 0.490637  [get_nets {wdata[25]}]
#set_resistance 0.070174  [get_nets {wdata[25]}]
#set_load 0.275526  [get_nets {wdata[24]}]
#set_resistance 0.039479  [get_nets {wdata[24]}]
#set_load 0.488791  [get_nets {wdata[23]}]
#set_resistance 0.0699104  [get_nets {wdata[23]}]
#set_load 0.479099  [get_nets {wdata[22]}]
#set_resistance 0.068145  [get_nets {wdata[22]}]
#set_load 0.285705  [get_nets {wdata[21]}]
#set_resistance 0.0409217  [get_nets {wdata[21]}]
#set_load 0.366119  [get_nets {wdata[20]}]
#set_resistance 0.052515  [get_nets {wdata[20]}]
#set_load 0.391381  [get_nets {wdata[19]}]
#set_resistance 0.0558897  [get_nets {wdata[19]}]
#set_load 0.273875  [get_nets {wdata[18]}]
#set_resistance 0.0392381  [get_nets {wdata[18]}]
#set_load 0.338982  [get_nets {wdata[17]}]
#set_resistance 0.0483856  [get_nets {wdata[17]}]
#set_load 0.331027  [get_nets {wdata[16]}]
#set_resistance 0.0473571  [get_nets {wdata[16]}]
#set_load 0.574675  [get_nets {wdata[15]}]
#set_resistance 0.0815502  [get_nets {wdata[15]}]
#set_load 0.471836  [get_nets {wdata[14]}]
#set_resistance 0.0670339  [get_nets {wdata[14]}]
#set_load 0.379473  [get_nets {wdata[13]}]
#set_resistance 0.053994  [get_nets {wdata[13]}]
#set_load 0.44239  [get_nets {wdata[12]}]
#set_resistance 0.0629333  [get_nets {wdata[12]}]
#set_load 0.440222  [get_nets {wdata[11]}]
#set_resistance 0.0627329  [get_nets {wdata[11]}]
#set_load 0.499054  [get_nets {wdata[10]}]
#set_resistance 0.0709862  [get_nets {wdata[10]}]
#set_load 0.372606  [get_nets {wdata[9]}]
#set_resistance 0.0527286  [get_nets {wdata[9]}]
#set_load 0.417691  [get_nets {wdata[8]}]
#set_resistance 0.0590687  [get_nets {wdata[8]}]
#set_load 0.400104  [get_nets {wdata[7]}]
#set_resistance 0.0569151  [get_nets {wdata[7]}]
#set_load 0.391746  [get_nets {wdata[6]}]
#set_resistance 0.0558327  [get_nets {wdata[6]}]
#set_load 0.443871  [get_nets {wdata[5]}]
#set_resistance 0.0630452  [get_nets {wdata[5]}]
#set_load 0.364577  [get_nets {wdata[4]}]
#set_resistance 0.0518102  [get_nets {wdata[4]}]
#set_load 0.299911  [get_nets {wdata[3]}]
#set_resistance 0.0425808  [get_nets {wdata[3]}]
#set_load 0.354727  [get_nets {wdata[2]}]
#set_resistance 0.0505694  [get_nets {wdata[2]}]
#set_load 0.467742  [get_nets {wdata[1]}]
#set_resistance 0.0669082  [get_nets {wdata[1]}]
#set_load 0.338831  [get_nets {wdata[0]}]
#set_resistance 0.0482741  [get_nets {wdata[0]}]
#set_load 0.733493  [get_nets {rdata[31]}]
#set_resistance 0.104249  [get_nets {rdata[31]}]
#set_load 0.330033  [get_nets {rdata[30]}]
#set_resistance 0.047321  [get_nets {rdata[30]}]
#set_load 0.515706  [get_nets {rdata[29]}]
#set_resistance 0.0736302  [get_nets {rdata[29]}]
#set_load 0.418014  [get_nets {rdata[28]}]
#set_resistance 0.0598403  [get_nets {rdata[28]}]
#set_load 0.587132  [get_nets {rdata[27]}]
#set_resistance 0.0836781  [get_nets {rdata[27]}]
#set_load 0.327741  [get_nets {rdata[26]}]
#set_resistance 0.046969  [get_nets {rdata[26]}]
#set_load 0.471627  [get_nets {rdata[25]}]
#set_resistance 0.0674107  [get_nets {rdata[25]}]
#set_load 0.413577  [get_nets {rdata[24]}]
#set_resistance 0.0591153  [get_nets {rdata[24]}]
#set_load 0.598571  [get_nets {rdata[23]}]
#set_resistance 0.0853449  [get_nets {rdata[23]}]
#set_load 0.332924  [get_nets {rdata[22]}]
#set_resistance 0.04774  [get_nets {rdata[22]}]
#set_load 0.382056  [get_nets {rdata[21]}]
#set_resistance 0.0546837  [get_nets {rdata[21]}]
#set_load 0.384788  [get_nets {rdata[20]}]
#set_resistance 0.0552005  [get_nets {rdata[20]}]
#set_load 0.484832  [get_nets {rdata[19]}]
#set_resistance 0.0691101  [get_nets {rdata[19]}]
#set_load 0.524455  [get_nets {rdata[18]}]
#set_resistance 0.0745682  [get_nets {rdata[18]}]
#set_load 0.568843  [get_nets {rdata[17]}]
#set_resistance 0.0809248  [get_nets {rdata[17]}]
#set_load 0.627792  [get_nets {rdata[16]}]
#set_resistance 0.0889222  [get_nets {rdata[16]}]
#set_load 0.694421  [get_nets {rdata[15]}]
#set_resistance 0.0982827  [get_nets {rdata[15]}]
#set_load 0.846147  [get_nets {rdata[14]}]
#set_resistance 0.119468  [get_nets {rdata[14]}]
#set_load 0.522114  [get_nets {rdata[13]}]
#set_resistance 0.0737836  [get_nets {rdata[13]}]
#set_load 0.630383  [get_nets {rdata[12]}]
#set_resistance 0.0890137  [get_nets {rdata[12]}]
#set_load 0.568681  [get_nets {rdata[11]}]
#set_resistance 0.0803114  [get_nets {rdata[11]}]
#set_load 0.784315  [get_nets {rdata[10]}]
#set_resistance 0.110719  [get_nets {rdata[10]}]
#set_load 0.717984  [get_nets {rdata[9]}]
#set_resistance 0.102132  [get_nets {rdata[9]}]
#set_load 1.00278  [get_nets {rdata[8]}]
#set_resistance 0.142233  [get_nets {rdata[8]}]
#set_load 0.424734  [get_nets {rdata[7]}]
#set_resistance 0.0603488  [get_nets {rdata[7]}]
#set_load 0.513416  [get_nets {rdata[6]}]
#set_resistance 0.0728702  [get_nets {rdata[6]}]
#set_load 0.538538  [get_nets {rdata[5]}]
#set_resistance 0.0765499  [get_nets {rdata[5]}]
#set_load 0.882289  [get_nets {rdata[4]}]
#set_resistance 0.125132  [get_nets {rdata[4]}]
#set_load 0.625708  [get_nets {rdata[3]}]
#set_resistance 0.0889809  [get_nets {rdata[3]}]
#set_load 0.873365  [get_nets {rdata[2]}]
#set_resistance 0.12398  [get_nets {rdata[2]}]
#set_load 0.748616  [get_nets {rdata[1]}]
#set_resistance 0.106453  [get_nets {rdata[1]}]
#set_load 1.22806  [get_nets {rdata[0]}]
#set_resistance 0.174523  [get_nets {rdata[0]}]
#set_load 0.613402  [get_nets u_tlul_adapter_sram_N210]
#set_resistance 0.0866609  [get_nets u_tlul_adapter_sram_N210]
#set_load 0.167685  [get_nets {u_tlul_adapter_sram_rdata_tlword[0]}]
#set_resistance 0.023836  [get_nets {u_tlul_adapter_sram_rdata_tlword[0]}]
#set_load 0.24398  [get_nets {u_tlul_adapter_sram_rdata_tlword[1]}]
#set_resistance 0.0344802  [get_nets {u_tlul_adapter_sram_rdata_tlword[1]}]
#set_load 0.307778  [get_nets {u_tlul_adapter_sram_rdata_tlword[2]}]
#set_resistance 0.0439103  [get_nets {u_tlul_adapter_sram_rdata_tlword[2]}]
#set_load 0.45292  [get_nets {u_tlul_adapter_sram_rdata_tlword[3]}]
#set_resistance 0.0643866  [get_nets {u_tlul_adapter_sram_rdata_tlword[3]}]
#set_load 0.158909  [get_nets {u_tlul_adapter_sram_rdata_tlword[4]}]
#set_resistance 0.0226061  [get_nets {u_tlul_adapter_sram_rdata_tlword[4]}]
#set_load 0.38392  [get_nets {u_tlul_adapter_sram_rdata_tlword[5]}]
#set_resistance 0.0544147  [get_nets {u_tlul_adapter_sram_rdata_tlword[5]}]
#set_load 0.613528  [get_nets {u_tlul_adapter_sram_rdata_tlword[6]}]
#set_resistance 0.0879792  [get_nets {u_tlul_adapter_sram_rdata_tlword[6]}]
#set_load 0.633141  [get_nets {u_tlul_adapter_sram_rdata_tlword[7]}]
#set_resistance 0.0907427  [get_nets {u_tlul_adapter_sram_rdata_tlword[7]}]
#set_load 0.286802  [get_nets {u_tlul_adapter_sram_rdata_tlword[8]}]
#set_resistance 0.0407885  [get_nets {u_tlul_adapter_sram_rdata_tlword[8]}]
#set_load 0.446381  [get_nets {u_tlul_adapter_sram_rdata_tlword[9]}]
#set_resistance 0.063105  [get_nets {u_tlul_adapter_sram_rdata_tlword[9]}]
#set_load 0.379195  [get_nets {u_tlul_adapter_sram_rdata_tlword[10]}]
#set_resistance 0.0542245  [get_nets {u_tlul_adapter_sram_rdata_tlword[10]}]
#set_load 0.58473  [get_nets {u_tlul_adapter_sram_rdata_tlword[11]}]
#set_resistance 0.0833916  [get_nets {u_tlul_adapter_sram_rdata_tlword[11]}]
#set_load 0.347242  [get_nets {u_tlul_adapter_sram_rdata_tlword[12]}]
#set_resistance 0.0495042  [get_nets {u_tlul_adapter_sram_rdata_tlword[12]}]
#set_load 0.468367  [get_nets {u_tlul_adapter_sram_rdata_tlword[13]}]
#set_resistance 0.0667929  [get_nets {u_tlul_adapter_sram_rdata_tlword[13]}]
#set_load 0.610309  [get_nets {u_tlul_adapter_sram_rdata_tlword[14]}]
#set_resistance 0.0872728  [get_nets {u_tlul_adapter_sram_rdata_tlword[14]}]
#set_load 0.623058  [get_nets {u_tlul_adapter_sram_rdata_tlword[15]}]
#set_resistance 0.0886948  [get_nets {u_tlul_adapter_sram_rdata_tlword[15]}]
#set_load 0.450174  [get_nets {u_tlul_adapter_sram_rdata_tlword[16]}]
#set_resistance 0.0644686  [get_nets {u_tlul_adapter_sram_rdata_tlword[16]}]
#set_load 0.443539  [get_nets {u_tlul_adapter_sram_rdata_tlword[17]}]
#set_resistance 0.0632514  [get_nets {u_tlul_adapter_sram_rdata_tlword[17]}]
#set_load 0.318962  [get_nets {u_tlul_adapter_sram_rdata_tlword[18]}]
#set_resistance 0.0451322  [get_nets {u_tlul_adapter_sram_rdata_tlword[18]}]
#set_load 0.390135  [get_nets {u_tlul_adapter_sram_rdata_tlword[19]}]
#set_resistance 0.0559208  [get_nets {u_tlul_adapter_sram_rdata_tlword[19]}]
#set_load 0.433829  [get_nets {u_tlul_adapter_sram_rdata_tlword[20]}]
#set_resistance 0.0619427  [get_nets {u_tlul_adapter_sram_rdata_tlword[20]}]
#set_load 0.462421  [get_nets {u_tlul_adapter_sram_rdata_tlword[21]}]
#set_resistance 0.0658729  [get_nets {u_tlul_adapter_sram_rdata_tlword[21]}]
#set_load 0.409691  [get_nets {u_tlul_adapter_sram_rdata_tlword[22]}]
#set_resistance 0.0584801  [get_nets {u_tlul_adapter_sram_rdata_tlword[22]}]
#set_load 0.373249  [get_nets {u_tlul_adapter_sram_rdata_tlword[23]}]
#set_resistance 0.0528775  [get_nets {u_tlul_adapter_sram_rdata_tlword[23]}]
#set_load 0.825701  [get_nets {u_tlul_adapter_sram_rdata_tlword[24]}]
#set_resistance 0.118401  [get_nets {u_tlul_adapter_sram_rdata_tlword[24]}]
#set_load 0.3715  [get_nets {u_tlul_adapter_sram_rdata_tlword[25]}]
#set_resistance 0.0529954  [get_nets {u_tlul_adapter_sram_rdata_tlword[25]}]
#set_load 0.414147  [get_nets {u_tlul_adapter_sram_rdata_tlword[26]}]
#set_resistance 0.0591466  [get_nets {u_tlul_adapter_sram_rdata_tlword[26]}]
#set_load 0.348824  [get_nets {u_tlul_adapter_sram_rdata_tlword[27]}]
#set_resistance 0.0499686  [get_nets {u_tlul_adapter_sram_rdata_tlword[27]}]
#set_load 0.393843  [get_nets {u_tlul_adapter_sram_rdata_tlword[28]}]
#set_resistance 0.0562948  [get_nets {u_tlul_adapter_sram_rdata_tlword[28]}]
#set_load 0.424962  [get_nets {u_tlul_adapter_sram_rdata_tlword[29]}]
#set_resistance 0.0608432  [get_nets {u_tlul_adapter_sram_rdata_tlword[29]}]
#set_load 0.517352  [get_nets {u_tlul_adapter_sram_rdata_tlword[30]}]
#set_resistance 0.0739568  [get_nets {u_tlul_adapter_sram_rdata_tlword[30]}]
#set_load 0.466721  [get_nets {u_tlul_adapter_sram_rdata_tlword[31]}]
#set_resistance 0.0664757  [get_nets {u_tlul_adapter_sram_rdata_tlword[31]}]
#set_load 0.331056  [get_nets u_tlul_adapter_sram_reqfifo_wdata_op__0_]
#set_resistance 0.0470703  [get_nets u_tlul_adapter_sram_reqfifo_wdata_op__0_]
#set_load 1.15417  [get_nets {tl_i[0]}]
#set_resistance 0.16573  [get_nets {tl_i[0]}]
#set_load 0.316353  [get_nets {tl_i[24]}]
#set_resistance 0.0451085  [get_nets {tl_i[24]}]
#set_load 0.276503  [get_nets {tl_i[25]}]
#set_resistance 0.0394879  [get_nets {tl_i[25]}]
#set_load 0.272748  [get_nets {tl_i[26]}]
#set_resistance 0.038852  [get_nets {tl_i[26]}]
#set_load 0.299491  [get_nets {tl_i[27]}]
#set_resistance 0.0425852  [get_nets {tl_i[27]}]
#set_load 0.350307  [get_nets {tl_i[28]}]
#set_resistance 0.0498241  [get_nets {tl_i[28]}]
#set_load 0.43114  [get_nets {tl_i[29]}]
#set_resistance 0.0612802  [get_nets {tl_i[29]}]
#set_load 0.380554  [get_nets {tl_i[30]}]
#set_resistance 0.054289  [get_nets {tl_i[30]}]
#set_load 0.39045  [get_nets {tl_i[31]}]
#set_resistance 0.0555926  [get_nets {tl_i[31]}]
#set_load 0.455742  [get_nets {tl_i[32]}]
#set_resistance 0.0646022  [get_nets {tl_i[32]}]
#set_load 0.412196  [get_nets {tl_i[33]}]
#set_resistance 0.0584834  [get_nets {tl_i[33]}]
#set_load 0.475037  [get_nets {tl_i[34]}]
#set_resistance 0.0675994  [get_nets {tl_i[34]}]
#set_load 0.414667  [get_nets {tl_i[35]}]
#set_resistance 0.059125  [get_nets {tl_i[35]}]
#set_load 0.415296  [get_nets {tl_i[36]}]
#set_resistance 0.0591042  [get_nets {tl_i[36]}]
#set_load 0.350841  [get_nets {tl_i[37]}]
#set_resistance 0.0499437  [get_nets {tl_i[37]}]
#set_load 0.441664  [get_nets {tl_i[38]}]
#set_resistance 0.0627624  [get_nets {tl_i[38]}]
#set_load 0.542965  [get_nets {tl_i[39]}]
#set_resistance 0.0770575  [get_nets {tl_i[39]}]
#set_load 0.329759  [get_nets {tl_i[40]}]
#set_resistance 0.0472002  [get_nets {tl_i[40]}]
#set_load 0.343869  [get_nets {tl_i[41]}]
#set_resistance 0.0491133  [get_nets {tl_i[41]}]
#set_load 0.277223  [get_nets {tl_i[42]}]
#set_resistance 0.0397447  [get_nets {tl_i[42]}]
#set_load 0.371647  [get_nets {tl_i[43]}]
#set_resistance 0.0530787  [get_nets {tl_i[43]}]
#set_load 0.357157  [get_nets {tl_i[44]}]
#set_resistance 0.0512522  [get_nets {tl_i[44]}]
#set_load 0.278282  [get_nets {tl_i[45]}]
#set_resistance 0.0398801  [get_nets {tl_i[45]}]
#set_load 0.473214  [get_nets {tl_i[46]}]
#set_resistance 0.0673245  [get_nets {tl_i[46]}]
#set_load 0.482906  [get_nets {tl_i[47]}]
#set_resistance 0.06909  [get_nets {tl_i[47]}]
#set_load 0.265024  [get_nets {tl_i[48]}]
#set_resistance 0.037995  [get_nets {tl_i[48]}]
#set_load 0.481674  [get_nets {tl_i[49]}]
#set_resistance 0.0689112  [get_nets {tl_i[49]}]
#set_load 0.319107  [get_nets {tl_i[50]}]
#set_resistance 0.0455762  [get_nets {tl_i[50]}]
#set_load 0.291265  [get_nets {tl_i[51]}]
#set_resistance 0.0417391  [get_nets {tl_i[51]}]
#set_load 0.327409  [get_nets {tl_i[52]}]
#set_resistance 0.0469475  [get_nets {tl_i[52]}]
#set_load 0.359588  [get_nets {tl_i[53]}]
#set_resistance 0.0515648  [get_nets {tl_i[53]}]
#set_load 0.4481  [get_nets {tl_i[54]}]
#set_resistance 0.0641753  [get_nets {tl_i[54]}]
#set_load 0.396118  [get_nets {tl_i[55]}]
#set_resistance 0.0568569  [get_nets {tl_i[55]}]
#set_load 1.54223  [get_nets {tl_i[56]}]
#set_resistance 0.164139  [get_nets {tl_i[56]}]
#set_load 1.19437  [get_nets {tl_i[57]}]
#set_resistance 0.126766  [get_nets {tl_i[57]}]
#set_load 1.83401  [get_nets {tl_i[58]}]
#set_resistance 0.214397  [get_nets {tl_i[58]}]
#set_load 1.57775  [get_nets {tl_i[59]}]
#set_resistance 0.195024  [get_nets {tl_i[59]}]
#set_load 0.328828  [get_nets {tl_i[62]}]
#set_resistance 0.0471591  [get_nets {tl_i[62]}]
#set_load 0.264849  [get_nets {tl_i[63]}]
#set_resistance 0.0380372  [get_nets {tl_i[63]}]
#set_load 0.380183  [get_nets {tl_i[64]}]
#set_resistance 0.0545646  [get_nets {tl_i[64]}]
#set_load 0.383892  [get_nets {tl_i[65]}]
#set_resistance 0.0548817  [get_nets {tl_i[65]}]
#set_load 0.233433  [get_nets {tl_i[66]}]
#set_resistance 0.0335121  [get_nets {tl_i[66]}]
#set_load 0.323966  [get_nets {tl_i[67]}]
#set_resistance 0.0464105  [get_nets {tl_i[67]}]
#set_load 0.285367  [get_nets {tl_i[68]}]
#set_resistance 0.0407679  [get_nets {tl_i[68]}]
#set_load 0.368105  [get_nets {tl_i[69]}]
#set_resistance 0.0524356  [get_nets {tl_i[69]}]
#set_load 0.365463  [get_nets {tl_i[70]}]
#set_resistance 0.0522248  [get_nets {tl_i[70]}]
#set_load 0.242516  [get_nets {tl_i[71]}]
#set_resistance 0.0347844  [get_nets {tl_i[71]}]
#set_load 0.43904  [get_nets {tl_i[72]}]
#set_resistance 0.0630341  [get_nets {tl_i[72]}]
#set_load 1.26055  [get_nets {tl_i[92]}]
#set_resistance 0.180748  [get_nets {tl_i[92]}]
#set_load 0.519567  [get_nets {tl_i[93]}]
#set_resistance 0.0746184  [get_nets {tl_i[93]}]
#set_load 1.47668  [get_nets {tl_i[94]}]
#set_resistance 0.211932  [get_nets {tl_i[94]}]
#set_load 0.250524  [get_nets {tl_i[95]}]
#set_resistance 0.0359795  [get_nets {tl_i[95]}]
#set_load 0.0802027  [get_nets {tl_i[96]}]
#set_resistance 0.011401  [get_nets {tl_i[96]}]
#set_load 0.170606  [get_nets {tl_i[97]}]
#set_resistance 0.0241389  [get_nets {tl_i[97]}]
#set_load 0.0803335  [get_nets {tl_i[98]}]
#set_resistance 0.0114572  [get_nets {tl_i[98]}]
#set_load 0.10025  [get_nets {tl_i[99]}]
#set_resistance 0.0142634  [get_nets {tl_i[99]}]
#set_load 1.07497  [get_nets {tl_i[100]}]
#set_resistance 0.125314  [get_nets {tl_i[100]}]
#set_load 1.25021  [get_nets {tl_i[101]}]
#set_resistance 0.145382  [get_nets {tl_i[101]}]
#set_load 0.505601  [get_nets {tl_i[105]}]
#set_resistance 0.0667338  [get_nets {tl_i[105]}]
#set_load 0.497529  [get_nets {tl_i[106]}]
#set_resistance 0.0658654  [get_nets {tl_i[106]}]
#set_load 0.892744  [get_nets {tl_i[107]}]
#set_resistance 0.109809  [get_nets {tl_i[107]}]
#set_load 0.698836  [get_nets {tl_i[108]}]
#set_resistance 0.0987913  [get_nets {tl_i[108]}]
#set_load 0.506595  [get_nets {tl_i[15]}]
#set_resistance 0.0668423  [get_nets {tl_i[15]}]
#set_load 0.271489  [get_nets {tl_i[16]}]
#set_resistance 0.0387512  [get_nets {tl_i[16]}]
#set_load 0.52568  [get_nets {tl_i[17]}]
#set_resistance 0.0691257  [get_nets {tl_i[17]}]
#set_load 0.478336  [get_nets {tl_i[18]}]
#set_resistance 0.0629543  [get_nets {tl_i[18]}]
#set_load 1.19029  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[0]}]
#set_resistance 0.170002  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[0]}]
#set_load 0.393009  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[1]}]
#set_resistance 0.0564455  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[1]}]
#set_load 1.04083  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[2]}]
#set_resistance 0.149218  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[2]}]
#set_load 0.144944  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[3]}]
#set_resistance 0.0207385  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[3]}]
#set_load 0.342994  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[4]}]
#set_resistance 0.0485557  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[4]}]
#set_load 0.0319815  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[5]}]
#set_resistance 0.00451887  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[5]}]
#set_load 0.305668  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[6]}]
#set_resistance 0.043231  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[6]}]
#set_load 0.0357314  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[7]}]
#set_resistance 0.00506991  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[7]}]
#set_load 0.275419  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[8]}]
#set_resistance 0.038994  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[8]}]
#set_load 0.554283  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[9]}]
#set_resistance 0.0786863  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[9]}]
#set_load 0.144792  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[10]}]
#set_resistance 0.0205321  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[10]}]
#set_load 0.487858  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[11]}]
#set_resistance 0.068845  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[11]}]
#set_load 0.0910721  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[12]}]
#set_resistance 0.0129131  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[12]}]
#set_load 0.48023  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[13]}]
#set_resistance 0.0680281  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[13]}]
#set_load 0.504905  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[14]}]
#set_resistance 0.0714202  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[14]}]
#set_load 0.507722  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[15]}]
#set_resistance 0.0717976  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[15]}]
#set_load 0.0962336  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[16]}]
#set_resistance 0.0138186  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[16]}]
#set_load 0.23812  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_rptr_value_0_]
#set_resistance 0.0338665  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_rptr_value_0_]
#set_load 0.619159  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_wptr_value_0_]
#set_resistance 0.0875767  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_wptr_value_0_]
#set_load 0.477538  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_fifo_rptr_1_]
#set_resistance 0.0624806  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_fifo_rptr_1_]
#set_load 0.27226  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_fifo_wptr_1_]
#set_resistance 0.0359173  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_fifo_wptr_1_]
#set_load 0.0392671  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_under_rst]
#set_resistance 0.00553335  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_under_rst]
#set_load 0.968614  [get_nets {u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_rdata[1]}]
#set_resistance 0.1365  [get_nets {u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_rdata[1]}]
#set_load 1.10106  [get_nets {u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_rdata[2]}]
#set_resistance 0.155199  [get_nets {u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_rdata[2]}]
#set_load 0.999693  [get_nets {u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_rdata[3]}]
#set_resistance 0.140985  [get_nets {u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_rdata[3]}]
#set_load 1.09536  [get_nets {u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_rdata[4]}]
#set_resistance 0.154526  [get_nets {u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_rdata[4]}]
#set_load 0.210335  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_rptr_value_0_]
#set_resistance 0.0298258  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_rptr_value_0_]
#set_load 0.374418  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_wptr_value_0_]
#set_resistance 0.0529758  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_wptr_value_0_]
#set_load 0.369858  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_fifo_rptr_1_]
#set_resistance 0.0524597  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_fifo_rptr_1_]
#set_load 0.284114  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_fifo_wptr_1_]
#set_resistance 0.0402683  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_fifo_wptr_1_]
#set_load 0.406113  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_under_rst]
#set_resistance 0.0572799  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_under_rst]
#set_load 0.878951  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[0]}]
#set_resistance 0.116239  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[0]}]
#set_load 1.41404  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[1]}]
#set_resistance 0.202336  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[1]}]
#set_load 0.427875  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[2]}]
#set_resistance 0.0603024  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[2]}]
#set_load 1.07088  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[3]}]
#set_resistance 0.153566  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[3]}]
#set_load 0.315712  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[4]}]
#set_resistance 0.0447033  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[4]}]
#set_load 0.326611  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[5]}]
#set_resistance 0.0465356  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[5]}]
#set_load 0.319112  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[6]}]
#set_resistance 0.0453955  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[6]}]
#set_load 0.302064  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[7]}]
#set_resistance 0.0428583  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[7]}]
#set_load 0.182926  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[8]}]
#set_resistance 0.0259739  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[8]}]
#set_load 0.105053  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[9]}]
#set_resistance 0.0148839  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[9]}]
#set_load 0.342065  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[10]}]
#set_resistance 0.0483817  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[10]}]
#set_load 0.1753  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[11]}]
#set_resistance 0.0249575  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[11]}]
#set_load 0.253468  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[12]}]
#set_resistance 0.0359295  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[12]}]
#set_load 0.103271  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[13]}]
#set_resistance 0.0146343  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[13]}]
#set_load 0.174783  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[14]}]
#set_resistance 0.0247228  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[14]}]
#set_load 0.121919  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[15]}]
#set_resistance 0.0172741  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[15]}]
#set_load 0.283256  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[16]}]
#set_resistance 0.0400792  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[16]}]
#set_load 0.0720023  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[17]}]
#set_resistance 0.0103253  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[17]}]
#set_load 0.255763  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[18]}]
#set_resistance 0.0361674  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[18]}]
#set_load 0.106444  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[19]}]
#set_resistance 0.0151546  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[19]}]
#set_load 0.270888  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[20]}]
#set_resistance 0.0383143  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[20]}]
#set_load 0.130265  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[21]}]
#set_resistance 0.0185756  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[21]}]
#set_load 0.331961  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[22]}]
#set_resistance 0.0469805  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[22]}]
#set_load 0.0889823  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[23]}]
#set_resistance 0.0125643  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[23]}]
#set_load 0.308532  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[24]}]
#set_resistance 0.0436711  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[24]}]
#set_load 0.0495454  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[25]}]
#set_resistance 0.00712013  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[25]}]
#set_load 0.0783188  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[26]}]
#set_resistance 0.0111784  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[26]}]
#set_load 0.28998  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[27]}]
#set_resistance 0.0410522  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[27]}]
#set_load 0.103405  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[28]}]
#set_resistance 0.0147851  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[28]}]
#set_load 0.251367  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[29]}]
#set_resistance 0.0356385  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[29]}]
#set_load 0.159885  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[30]}]
#set_resistance 0.0227384  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[30]}]
#set_load 0.0582914  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[31]}]
#set_resistance 0.00831446  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[31]}]
#set_load 0.131248  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[32]}]
#set_resistance 0.0186695  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[32]}]
#set_load 0.345861  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[33]}]
#set_resistance 0.0491758  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[33]}]
#set_load 0.233067  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[34]}]
#set_resistance 0.0332656  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[34]}]
#set_load 0.331849  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[35]}]
#set_resistance 0.0472264  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[35]}]
#set_load 0.234318  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[36]}]
#set_resistance 0.0334428  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[36]}]
#set_load 0.434245  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[37]}]
#set_resistance 0.0618248  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[37]}]
#set_load 0.266644  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[38]}]
#set_resistance 0.0382194  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[38]}]
#set_load 0.182344  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[39]}]
#set_resistance 0.0260763  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[39]}]
#set_load 0.267824  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_rptr_value_0_]
#set_resistance 0.0379469  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_rptr_value_0_]
#set_load 0.332555  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_wptr_value_0_]
#set_resistance 0.0470478  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_wptr_value_0_]
#set_load 0.121183  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_fifo_rptr_1_]
#set_resistance 0.0172273  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_fifo_rptr_1_]
#set_load 0.397412  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_fifo_wptr_1_]
#set_resistance 0.0521597  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_fifo_wptr_1_]
#set_load 0.32614  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_under_rst]
#set_resistance 0.0463637  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_under_rst]
#set_load 0.101941  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_N25]
#set_resistance 0.0145201  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_N25]
#set_load 0.708116  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_N23]
#set_resistance 0.0938288  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_N23]
#set_load 0.141937  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_N11]
#set_resistance 0.0201577  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_N11]
#set_load 1.26537  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_N9]
#set_resistance 0.148177  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_N9]
#set_load 0.097595  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_N25]
#set_resistance 0.0138924  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_N25]
#set_load 0.32023  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_N23]
#set_resistance 0.0421004  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_N23]
#set_load 0.169609  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_N11]
#set_resistance 0.024084  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_N11]
#set_load 2.61944  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_N9]
#set_resistance 0.278568  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_N9]
#set_load 0.223391  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_N25]
#set_resistance 0.0318878  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_N25]
#set_load 0.560739  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_N23]
#set_resistance 0.0734997  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_N23]
#set_load 0.3392  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_N11]
#set_resistance 0.0477994  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_N11]
#set_load 1.90324  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_N9]
#set_resistance 0.232685  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_N9]
#set_load 0.0930786  [get_nets n126]
#set_resistance 0.0133634  [get_nets n126]
#set_load 0.116788  [get_nets n131]
#set_resistance 0.0167078  [get_nets n131]
#set_load 0.0531034  [get_nets n170]
#set_resistance 0.00761976  [get_nets n170]
#set_load 0.126532  [get_nets n175]
#set_resistance 0.0180612  [get_nets n175]
#set_load 0.109532  [get_nets n188]
#set_resistance 0.0156435  [get_nets n188]
#set_load 0.217262  [get_nets n189]
#set_resistance 0.0307829  [get_nets n189]
#set_load 0.110537  [get_nets n192]
#set_resistance 0.0158306  [get_nets n192]
#set_load 0.0717205  [get_nets n197]
#set_resistance 0.010262  [get_nets n197]
#set_load 0.198582  [get_nets n211]
#set_resistance 0.0280128  [get_nets n211]
#set_load 0.0331098  [get_nets n322]
#set_resistance 0.00468677  [get_nets n322]
#set_load 0.0901832  [get_nets n323]
#set_resistance 0.0127265  [get_nets n323]
#set_load 0.0764819  [get_nets n324]
#set_resistance 0.0107908  [get_nets n324]
#set_load 1.30581  [get_nets n325]
#set_resistance 0.13353  [get_nets n325]
#set_load 1.08897  [get_nets n326]
#set_resistance 0.111357  [get_nets n326]
#set_load 0.227113  [get_nets n327]
#set_resistance 0.032498  [get_nets n327]
#set_load 0.158164  [get_nets n328]
#set_resistance 0.0224841  [get_nets n328]
#set_load 0.161609  [get_nets n329]
#set_resistance 0.0228597  [get_nets n329]
#set_load 0.203172  [get_nets n330]
#set_resistance 0.028925  [get_nets n330]
#set_load 0.127023  [get_nets n331]
#set_resistance 0.0182126  [get_nets n331]
#set_load 1.52528  [get_nets n332]
#set_resistance 0.156182  [get_nets n332]
#set_load 1.33194  [get_nets n333]
#set_resistance 0.136215  [get_nets n333]
#set_load 0.75331  [get_nets n334]
#set_resistance 0.107755  [get_nets n334]
#set_load 0.217643  [get_nets n335]
#set_resistance 0.0307246  [get_nets n335]
#set_load 0.57928  [get_nets n336]
#set_resistance 0.076401  [get_nets n336]
#set_load 0.0776873  [get_nets n337]
#set_resistance 0.0110096  [get_nets n337]
#set_load 0.435868  [get_nets n338]
#set_resistance 0.0614797  [get_nets n338]
#set_load 0.0717151  [get_nets n339]
#set_resistance 0.0101106  [get_nets n339]
#set_load 0.292051  [get_nets n340]
#set_resistance 0.0383869  [get_nets n340]
#set_load 0.327604  [get_nets n341]
#set_resistance 0.0469892  [get_nets n341]
#set_load 0.30489  [get_nets n342]
#set_resistance 0.0430452  [get_nets n342]
#set_load 1.45307  [get_nets n343]
#set_resistance 0.126155  [get_nets n343]
#set_load 0.0647754  [get_nets n344]
#set_resistance 0.00925881  [get_nets n344]
#set_load 0.0537277  [get_nets n345]
#set_resistance 0.00758991  [get_nets n345]
#set_load 0.0754836  [get_nets n346]
#set_resistance 0.010812  [get_nets n346]
#set_load 0.0383215  [get_nets n347]
#set_resistance 0.00549346  [get_nets n347]
#set_load 0.209495  [get_nets n348]
#set_resistance 0.0296922  [get_nets n348]
#set_load 0.0874341  [get_nets n349]
#set_resistance 0.0124862  [get_nets n349]
#set_load 0.114841  [get_nets n350]
#set_resistance 0.0163667  [get_nets n350]
#set_load 0.253582  [get_nets n351]
#set_resistance 0.0359585  [get_nets n351]
#set_load 0.378  [get_nets n352]
#set_resistance 0.0536823  [get_nets n352]
#set_load 0.304281  [get_nets n353]
#set_resistance 0.0432731  [get_nets n353]
#set_load 0.0974108  [get_nets n354]
#set_resistance 0.0139542  [get_nets n354]
#set_load 0.0614161  [get_nets n355]
#set_resistance 0.00880056  [get_nets n355]
#set_load 0.0831628  [get_nets n356]
#set_resistance 0.0118431  [get_nets n356]
#set_load 0.0182951  [get_nets n357]
#set_resistance 0.00261047  [get_nets n357]
#set_load 0.201797  [get_nets n358]
#set_resistance 0.0265301  [get_nets n358]
#set_load 0.07943  [get_nets n359]
#set_resistance 0.0112907  [get_nets n359]
#set_load 0.14642  [get_nets n360]
#set_resistance 0.0208222  [get_nets n360]
#set_load 0.232155  [get_nets n361]
#set_resistance 0.0306081  [get_nets n361]
#set_load 0.26116  [get_nets n362]
#set_resistance 0.0341103  [get_nets n362]
#set_load 0.177721  [get_nets n363]
#set_resistance 0.0251951  [get_nets n363]
#set_load 0.0770815  [get_nets n364]
#set_resistance 0.0109337  [get_nets n364]
#set_load 0.0994343  [get_nets n365]
#set_resistance 0.0140616  [get_nets n365]
#set_load 0.0705619  [get_nets n366]
#set_resistance 0.0101249  [get_nets n366]
#set_load 0.141981  [get_nets n367]
#set_resistance 0.02005  [get_nets n367]
#set_load 0.0797789  [get_nets n368]
#set_resistance 0.0114627  [get_nets n368]
#set_load 0.0961833  [get_nets n369]
#set_resistance 0.0136613  [get_nets n369]
#set_load 0.213605  [get_nets n370]
#set_resistance 0.0301297  [get_nets n370]
#set_load 0.740355  [get_nets n371]
#set_resistance 0.104585  [get_nets n371]
#set_load 0.238181  [get_nets n372]
#set_resistance 0.0339281  [get_nets n372]
#set_load 0.155441  [get_nets n373]
#set_resistance 0.0219191  [get_nets n373]
#set_load 0.234773  [get_nets n374]
#set_resistance 0.0332934  [get_nets n374]
#set_load 0.656421  [get_nets n375]
#set_resistance 0.0813189  [get_nets n375]
#set_load 3.70456  [get_nets n376]
#set_resistance 0.332771  [get_nets n376]
#set_load 0.103973  [get_nets n377]
#set_resistance 0.014826  [get_nets n377]
#set_load 0.255504  [get_nets n378]
#set_resistance 0.0366146  [get_nets n378]
#set_load 0.644485  [get_nets n379]
#set_resistance 0.0842232  [get_nets n379]
#set_load 1.04624  [get_nets n380]
#set_resistance 0.129598  [get_nets n380]
#set_load 0.476624  [get_nets n381]
#set_resistance 0.0584552  [get_nets n381]
#set_load 0.573517  [get_nets n382]
#set_resistance 0.0810146  [get_nets n382]
#set_load 1.34577  [get_nets n383]
#set_resistance 0.158023  [get_nets n383]
#set_load 1.2987  [get_nets n384]
#set_resistance 0.144979  [get_nets n384]
#set_load 0.516693  [get_nets n385]
#set_resistance 0.0731261  [get_nets n385]
#set_load 0.207255  [get_nets n386]
#set_resistance 0.0296587  [get_nets n386]
#set_load 1.07071  [get_nets n387]
#set_resistance 0.150875  [get_nets n387]
#set_load 0.0942551  [get_nets n388]
#set_resistance 0.0133093  [get_nets n388]
#set_load 0.0938284  [get_nets n389]
#set_resistance 0.0132668  [get_nets n389]
#set_load 0.0449064  [get_nets n390]
#set_resistance 0.00644889  [get_nets n390]
#set_load 0.782762  [get_nets n391]
#set_resistance 0.112387  [get_nets n391]
#set_load 0.0604403  [get_nets n392]
#set_resistance 0.00859228  [get_nets n392]
#set_load 0.145509  [get_nets n393]
#set_resistance 0.0206942  [get_nets n393]
#set_load 0.135288  [get_nets n394]
#set_resistance 0.0193022  [get_nets n394]
#set_load 2.09731  [get_nets n395]
#set_resistance 0.212859  [get_nets n395]
#set_load 0.0483255  [get_nets n399]
#set_resistance 0.00685504  [get_nets n399]
#set_load 0.236717  [get_nets n401]
#set_resistance 0.0336252  [get_nets n401]
#set_load 0.129509  [get_nets n402]
#set_resistance 0.018464  [get_nets n402]
#set_load 0.182842  [get_nets n403]
#set_resistance 0.0258096  [get_nets n403]
#set_load 0.644657  [get_nets n404]
#set_resistance 0.0908951  [get_nets n404]
#set_load 0.403178  [get_nets n405]
#set_resistance 0.0570352  [get_nets n405]
#set_load 0.151575  [get_nets n406]
#set_resistance 0.0216523  [get_nets n406]
#set_load 0.0795474  [get_nets n407]
#set_resistance 0.0112436  [get_nets n407]
#set_load 0.0807164  [get_nets n408]
#set_resistance 0.0114083  [get_nets n408]
#set_load 1.7748  [get_nets n409]
#set_resistance 0.207167  [get_nets n409]
#set_load 0.383049  [get_nets n410]
#set_resistance 0.055014  [get_nets n410]
#set_load 0.565578  [get_nets n411]
#set_resistance 0.0810948  [get_nets n411]
#set_load 0.237068  [get_nets n412]
#set_resistance 0.0340436  [get_nets n412]
#set_load 0.255398  [get_nets n413]
#set_resistance 0.0364332  [get_nets n413]
#set_load 0.423709  [get_nets n414]
#set_resistance 0.060742  [get_nets n414]
#set_load 0.125592  [get_nets n415]
#set_resistance 0.0178216  [get_nets n415]
#set_load 0.0861211  [get_nets n416]
#set_resistance 0.0123517  [get_nets n416]
#set_load 1.55506  [get_nets n417]
#set_resistance 0.158189  [get_nets n417]
#set_load 0.207251  [get_nets n418]
#set_resistance 0.0296211  [get_nets n418]
#set_load 0.213728  [get_nets n419]
#set_resistance 0.030585  [get_nets n419]
#set_load 0.288957  [get_nets n420]
#set_resistance 0.0410848  [get_nets n420]
#set_load 0.120649  [get_nets n421]
#set_resistance 0.0170603  [get_nets n421]
#set_load 0.178682  [get_nets n422]
#set_resistance 0.0254994  [get_nets n422]
#set_load 0.218504  [get_nets n423]
#set_resistance 0.0311316  [get_nets n423]
#set_load 0.329762  [get_nets n424]
#set_resistance 0.0468489  [get_nets n424]
#set_load 1.59358  [get_nets n425]
#set_resistance 0.160874  [get_nets n425]
#set_load 0.0850163  [get_nets n429]
#set_resistance 0.0120776  [get_nets n429]
#set_load 1.12027  [get_nets n430]
#set_resistance 0.160907  [get_nets n430]
#set_load 0.25347  [get_nets n431]
#set_resistance 0.035863  [get_nets n431]
#set_load 1.92909  [get_nets n432]
#set_resistance 0.195889  [get_nets n432]
#set_load 0.197588  [get_nets n436]
#set_resistance 0.0282518  [get_nets n436]
#set_load 0.304785  [get_nets n437]
#set_resistance 0.0435752  [get_nets n437]
#set_load 3.25041  [get_nets n465]
#set_resistance 0.262267  [get_nets n465]
#set_load 3.34626  [get_nets n466]
#set_resistance 0.270207  [get_nets n466]
#set_load 3.36145  [get_nets n467]
#set_resistance 0.271119  [get_nets n467]
#set_load 3.28493  [get_nets n469]
#set_resistance 0.265103  [get_nets n469]
#set_load 3.39686  [get_nets n470]
#set_resistance 0.274239  [get_nets n470]
#set_load 3.38518  [get_nets n471]
#set_resistance 0.273095  [get_nets n471]
#set_load 0.0500745  [get_nets {tl_o[9]}]
#set_resistance 0.00712618  [get_nets {tl_o[9]}]
#set_load 0.0716788  [get_nets {tl_o[10]}]
#set_resistance 0.0101704  [get_nets {tl_o[10]}]
#set_load 0.0354133  [get_nets {tl_o[11]}]
#set_resistance 0.00506633  [get_nets {tl_o[11]}]
#set_load 0.0426433  [get_nets {tl_o[12]}]
#set_resistance 0.00611361  [get_nets {tl_o[12]}]
#set_load 0.0705537  [get_nets {tl_o[13]}]
#set_resistance 0.0100117  [get_nets {tl_o[13]}]
#set_load 0.0282958  [get_nets {tl_o[14]}]
#set_resistance 0.00405768  [get_nets {tl_o[14]}]
#set_load 0.0510703  [get_nets {tl_o[15]}]
#set_resistance 0.00726649  [get_nets {tl_o[15]}]
#set_load 0.07073  [get_nets {tl_o[48]}]
#set_resistance 0.0101023  [get_nets {tl_o[48]}]
#set_load 0.0447143  [get_nets {tl_o[59]}]
#set_resistance 0.00637853  [get_nets {tl_o[59]}]
#set_load 0.0451073  [get_nets {tl_o[60]}]
#set_resistance 0.00643318  [get_nets {tl_o[60]}]
#set_load 0.0675211  [get_nets {tl_o[61]}]
#set_resistance 0.00959431  [get_nets {tl_o[61]}]
#set_load 0.0764299  [get_nets {tl_o[63]}]
#set_resistance 0.0108423  [get_nets {tl_o[63]}]
#set_load 0.104931  [get_nets {tl_o[64]}]
#set_resistance 0.0148555  [get_nets {tl_o[64]}]
