V 50
K _ noisestate
Y 1
D 0 0 300 220
Z 10
i 9
P 1 0 180 20 180 0 2 0
L 20 180 10 0 2 0 1 0 noiseclk
A 0 190 10 0 2 0 PINTYPE=IN
P 2 0 160 20 160 0 2 0
L 20 160 10 0 2 0 1 0 noiserst
A 0 170 10 0 2 0 PINTYPE=IN
P 3 300 180 280 180 0 3 0
L 220 180 10 0 2 0 1 0 soft_d
A 280 190 10 0 2 0 PINTYPE=OUT
P 4 300 160 280 160 0 3 0
L 230 160 10 0 2 0 1 0 rt_sw
A 280 170 10 0 2 0 PINTYPE=OUT
P 5 300 140 280 140 0 3 0
L 210 140 10 0 2 0 1 0 sw_acq1
A 280 150 10 0 2 0 PINTYPE=OUT
P 6 300 120 280 120 0 3 0
L 210 120 10 0 2 0 1 0 sw_acq2
A 280 130 10 0 2 0 PINTYPE=OUT
P 7 300 100 280 100 0 3 0
L 130 100 10 0 2 0 1 0 timecount[19:0]
A 280 110 10 0 2 0 PINTYPE=OUT
P 8 300 80 280 80 0 3 0
L 230 80 10 0 2 0 1 0 n_acq
A 280 90 10 0 2 0 PINTYPE=OUT
P 9 300 60 280 60 0 3 0
L 190 60 10 0 2 0 1 0 stateover
A 280 70 10 0 2 0 PINTYPE=OUT
P 10 300 40 280 40 0 3 0
L 200 40 10 0 2 0 1 0 n_s_ctrl
A 280 50 10 0 2 0 PINTYPE=OUT
U 20 10 10 0 2 3 DEVICE=noisestate
U 20 0 10 0 3 0 VFILE=D:/FPGA_PROGRAM/NMR_FPGA/hdl/noisestate.v
U 20 -10 10 0 3 0 ACCEL=VCS
U 20 -20 10 0 3 0 LEVEL=VERILOG
U 20 -30 10 0 3 0 VERILOG=noisestate
U 20 -40 10 0 3 0 PINORDER=noiseclk noiserst soft_d rt_sw sw_acq1 sw_acq2 timecount[19:0] n_acq stateover n_s_ctrl 
b 20 20 280 200
E
