counters = [
        'CombRename',
        'RegReadCommitSB',
        'RegWriteCommitSB',
        'RegReadSpecSB',
        'RegWriteSpecSB',
        'RegReadMap',
        'RegWriteMap',
        'RegReadRT',
        'RegWriteRT',
        'RegReadSpecRT',
        'RegWriteSpecRT',
        'SRAMWriteMap',
        'SRAMWriteSB',
        'SRAMWriteRT',
        'SRAMReadMap',
        'SRAMReadSB',
        'SRAMReadRT',
        'RegReadARF',
        'RegWriteARF',
        'RegReadSpecARF',
        'RegWriteSpecARF',
        'RegReadCenterInstBuf',
        'RegReadCenterPairBuf',
        'RegReadCenterWKBuf',
        'RegReadInterGroupWKBuf',
        'RegWriteCenterInstBuf',
        'RegWriteCenterPairBuf',
        'RegWriteCenterWKBuf',
        'RegWriteInterGroupWKBuf',
        'QueueWriteTxBuf',
        'QueueReadTxBuf',
        'QueueReadPairBuf',
        'QueueWritePairBuf',
        'CombWKNet',
        'CombFWNet',
        'CombSelNet',
        'SRAMWritePointer',
        'SRAMWriteInst',
        'SRAMReadInst',
        'SRAMReadPointer',
        'SRAMWriteValue',
        'SRAMReadValue',
        'RegWriteValid',
        'RegReadValid',
        'RegWriteNbusy',
        'RegReadNbusy',
        'RegWriteRxBuf',
        'RegReadRxBuf',
        'QueueReadReadyInstBuf',
        'QueueWriteReadyInstBuf',
]
