{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.19  2019-03-26 bk=1.5019 VDI=41 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 8 -x 2620 -y 550 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 8 -x 2620 -y 570 -defaultsOSRD
preplace port btn_a_0 -pg 1 -lvl 0 -x -200 -y 790 -defaultsOSRD
preplace port btn_b_0 -pg 1 -lvl 0 -x -200 -y 810 -defaultsOSRD
preplace port btn_c_0 -pg 1 -lvl 0 -x -200 -y 830 -defaultsOSRD
preplace port btn_d_0 -pg 1 -lvl 0 -x -200 -y 850 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 5 -x 1600 -y 320 -defaultsOSRD
preplace inst axi_dma_1 -pg 1 -lvl 5 -x 1600 -y 570 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 2 -x 350 -y 180 -defaultsOSRD
preplace inst axi_interconnect_1 -pg 1 -lvl 6 -x 1960 -y 500 -defaultsOSRD
preplace inst axis_dwidth_converter_0 -pg 1 -lvl 2 -x 350 -y 440 -defaultsOSRD
preplace inst axis_dwidth_converter_1 -pg 1 -lvl 4 -x 1290 -y 290 -defaultsOSRD
preplace inst axis_dwidth_converter_2 -pg 1 -lvl 4 -x 1290 -y 540 -defaultsOSRD
preplace inst axis_dwidth_converter_3 -pg 1 -lvl 2 -x 350 -y 620 -defaultsOSRD
preplace inst buttonAdder_0 -pg 1 -lvl 2 -x 350 -y 820 -defaultsOSRD
preplace inst canny_edge_detection_0 -pg 1 -lvl 3 -x 720 -y 270 -defaultsOSRD
preplace inst canny_edge_rectangle_0 -pg 1 -lvl 3 -x 720 -y 530 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -x -10 -y 620 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 7 -x 2350 -y 600 -defaultsOSRD
preplace netloc ARESETN_1 1 1 5 170 540 500J 640 890 450 NJ 450 NJ
preplace netloc M01_ACLK_1 1 0 8 -180 520 160 520 530 360 880 370 1420 200 1790 720 2120 490 2600
preplace netloc S00_ARESETN_1 1 1 5 180 530 540 650 NJ 650 1430 690 1810
preplace netloc btn_a_0_1 1 0 2 NJ 790 NJ
preplace netloc btn_b_0_1 1 0 2 NJ 810 NJ
preplace netloc btn_c_0_1 1 0 2 NJ 830 NJ
preplace netloc btn_d_0_1 1 0 2 NJ 850 NJ
preplace netloc buttonAdder_0_output_valueh 1 2 1 530 560n
preplace netloc buttonAdder_0_output_valuel 1 2 1 550 580n
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 8 -180 730 NJ 730 NJ 730 NJ 730 NJ 730 NJ 730 NJ 730 2580
preplace netloc axi_dma_0_M_AXIS_MM2S 1 1 5 200 360 510J 380 NJ 380 1400J 440 1770
preplace netloc axi_dma_0_M_AXI_MM2S 1 5 1 1800 260n
preplace netloc axi_dma_0_M_AXI_S2MM 1 5 1 1780 280n
preplace netloc axi_dma_1_M_AXIS_MM2S 1 1 5 200 700 N 700 NJ 700 NJ 700 1770
preplace netloc axi_dma_1_M_AXI_MM2S 1 5 1 1780 390n
preplace netloc axi_dma_1_M_AXI_S2MM 1 5 1 1800 410n
preplace netloc axi_interconnect_0_M00_AXI 1 2 3 NJ 150 NJ 150 1430
preplace netloc axi_interconnect_0_M01_AXI 1 2 1 540 170n
preplace netloc axi_interconnect_0_M02_AXI 1 2 1 520 190n
preplace netloc axi_interconnect_0_M03_AXI 1 2 3 500J 180 NJ 180 1410
preplace netloc axi_interconnect_1_M00_AXI 1 6 1 2110 500n
preplace netloc axis_dwidth_converter_0_M_AXIS 1 2 1 500 260n
preplace netloc axis_dwidth_converter_1_M_AXIS 1 4 1 N 290
preplace netloc axis_dwidth_converter_2_M_AXIS 1 4 1 N 540
preplace netloc axis_dwidth_converter_3_M_AXIS 1 2 1 520 500n
preplace netloc canny_edge_detection_0_axis_out 1 3 1 880 260n
preplace netloc canny_edge_rectangle_0_axis_out 1 3 1 N 520
preplace netloc processing_system7_0_DDR 1 7 1 NJ 550
preplace netloc processing_system7_0_FIXED_IO 1 7 1 NJ 570
preplace netloc processing_system7_0_M_AXI_GP0 1 1 7 190 710 NJ 710 NJ 710 NJ 710 NJ 710 NJ 710 2590
levelinfo -pg 1 -200 -10 350 720 1290 1600 1960 2350 2620
pagesize -pg 1 -db -bbox -sgen -300 0 2740 910
"
}

