Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Apr 13 10:44:44 2018
| Host         : DESKTOP-EVOF7M6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file font_test_top_timing_summary_routed.rpt -rpx font_test_top_timing_summary_routed.rpx -warn_on_violation
| Design       : font_test_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 11 register/latch pins with no clock driven by root clock pin: Keys/keyboard/debounce_ps2_clk/result_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_sync_unit/h_count_reg_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_sync_unit/h_count_reg_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_sync_unit/h_count_reg_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_sync_unit/h_count_reg_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_sync_unit/h_count_reg_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_sync_unit/h_count_reg_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_sync_unit/v_count_reg_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_sync_unit/v_count_reg_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_sync_unit/v_count_reg_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_sync_unit/v_count_reg_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_sync_unit/v_count_reg_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.297        0.000                      0                  548        0.171        0.000                      0                  548        4.500        0.000                       0                   191  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.297        0.000                      0                  548        0.171        0.000                      0                  548        4.500        0.000                       0                   191  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.297ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.297ns  (required time - arrival time)
  Source:                 font_gen_unit/font_unit13/addr_reg_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.496ns  (logic 3.337ns (39.277%)  route 5.159ns (60.723%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.601     5.122    font_gen_unit/font_unit13/clk_IBUF_BUFG
    RAMB18_X1Y20         RAMB18E1                                     r  font_gen_unit/font_unit13/addr_reg_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     7.576 f  font_gen_unit/font_unit13/addr_reg_reg/DOBDO[4]
                         net (fo=1, routed)           1.152     8.728    font_gen_unit/font_unit13/font_word14[4]
    SLICE_X48Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.852 f  font_gen_unit/font_unit13/rgb_reg[7]_i_115/O
                         net (fo=1, routed)           0.000     8.852    font_gen_unit/font_unit13/rgb_reg[7]_i_115_n_0
    SLICE_X48Y51         MUXF7 (Prop_muxf7_I0_O)      0.212     9.064 f  font_gen_unit/font_unit13/rgb_reg_reg[7]_i_59/O
                         net (fo=1, routed)           1.833    10.898    vga_sync_unit/h_count_reg_reg[3]_5
    SLICE_X13Y62         LUT6 (Prop_lut6_I1_O)        0.299    11.197 f  vga_sync_unit/rgb_reg[7]_i_20/O
                         net (fo=1, routed)           1.198    12.395    vga_sync_unit/rgb_reg[7]_i_20_n_0
    SLICE_X37Y59         LUT6 (Prop_lut6_I3_O)        0.124    12.519 r  vga_sync_unit/rgb_reg[7]_i_6/O
                         net (fo=2, routed)           0.439    12.957    vga_sync_unit/rgb_reg[7]_i_6_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I4_O)        0.124    13.081 r  vga_sync_unit/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.537    13.619    rgb_text[7]
    SLICE_X36Y59         FDRE                                         r  rgb_reg_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.433    14.774    clk_IBUF_BUFG
    SLICE_X36Y59         FDRE                                         r  rgb_reg_reg[7]_lopt_replica/C
                         clock pessimism              0.258    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X36Y59         FDRE (Setup_fdre_C_D)       -0.081    14.916    rgb_reg_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.916    
                         arrival time                         -13.619    
  -------------------------------------------------------------------
                         slack                                  1.297    

Slack (MET) :             1.355ns  (required time - arrival time)
  Source:                 font_gen_unit/font_unit13/addr_reg_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.452ns  (logic 3.337ns (39.482%)  route 5.115ns (60.518%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.601     5.122    font_gen_unit/font_unit13/clk_IBUF_BUFG
    RAMB18_X1Y20         RAMB18E1                                     r  font_gen_unit/font_unit13/addr_reg_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     7.576 r  font_gen_unit/font_unit13/addr_reg_reg/DOBDO[4]
                         net (fo=1, routed)           1.152     8.728    font_gen_unit/font_unit13/font_word14[4]
    SLICE_X48Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.852 r  font_gen_unit/font_unit13/rgb_reg[7]_i_115/O
                         net (fo=1, routed)           0.000     8.852    font_gen_unit/font_unit13/rgb_reg[7]_i_115_n_0
    SLICE_X48Y51         MUXF7 (Prop_muxf7_I0_O)      0.212     9.064 r  font_gen_unit/font_unit13/rgb_reg_reg[7]_i_59/O
                         net (fo=1, routed)           1.833    10.898    vga_sync_unit/h_count_reg_reg[3]_5
    SLICE_X13Y62         LUT6 (Prop_lut6_I1_O)        0.299    11.197 r  vga_sync_unit/rgb_reg[7]_i_20/O
                         net (fo=1, routed)           1.198    12.395    vga_sync_unit/rgb_reg[7]_i_20_n_0
    SLICE_X37Y59         LUT6 (Prop_lut6_I3_O)        0.124    12.519 f  vga_sync_unit/rgb_reg[7]_i_6/O
                         net (fo=2, routed)           0.301    12.820    vga_sync_unit/rgb_reg[7]_i_6_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I0_O)        0.124    12.944 r  vga_sync_unit/rgb_reg[3]_i_1/O
                         net (fo=4, routed)           0.631    13.574    rgb_text[3]
    SLICE_X37Y59         FDRE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.433    14.774    clk_IBUF_BUFG
    SLICE_X37Y59         FDRE                                         r  rgb_reg_reg[3]/C
                         clock pessimism              0.258    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X37Y59         FDRE (Setup_fdre_C_D)       -0.067    14.930    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.930    
                         arrival time                         -13.574    
  -------------------------------------------------------------------
                         slack                                  1.355    

Slack (MET) :             1.506ns  (required time - arrival time)
  Source:                 font_gen_unit/font_unit13/addr_reg_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.307ns  (logic 3.337ns (40.171%)  route 4.970ns (59.829%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.601     5.122    font_gen_unit/font_unit13/clk_IBUF_BUFG
    RAMB18_X1Y20         RAMB18E1                                     r  font_gen_unit/font_unit13/addr_reg_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     7.576 f  font_gen_unit/font_unit13/addr_reg_reg/DOBDO[4]
                         net (fo=1, routed)           1.152     8.728    font_gen_unit/font_unit13/font_word14[4]
    SLICE_X48Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.852 f  font_gen_unit/font_unit13/rgb_reg[7]_i_115/O
                         net (fo=1, routed)           0.000     8.852    font_gen_unit/font_unit13/rgb_reg[7]_i_115_n_0
    SLICE_X48Y51         MUXF7 (Prop_muxf7_I0_O)      0.212     9.064 f  font_gen_unit/font_unit13/rgb_reg_reg[7]_i_59/O
                         net (fo=1, routed)           1.833    10.898    vga_sync_unit/h_count_reg_reg[3]_5
    SLICE_X13Y62         LUT6 (Prop_lut6_I1_O)        0.299    11.197 f  vga_sync_unit/rgb_reg[7]_i_20/O
                         net (fo=1, routed)           1.198    12.395    vga_sync_unit/rgb_reg[7]_i_20_n_0
    SLICE_X37Y59         LUT6 (Prop_lut6_I3_O)        0.124    12.519 r  vga_sync_unit/rgb_reg[7]_i_6/O
                         net (fo=2, routed)           0.439    12.957    vga_sync_unit/rgb_reg[7]_i_6_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I4_O)        0.124    13.081 r  vga_sync_unit/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.348    13.429    rgb_text[7]
    SLICE_X36Y59         FDRE                                         r  rgb_reg_reg[7]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.433    14.774    clk_IBUF_BUFG
    SLICE_X36Y59         FDRE                                         r  rgb_reg_reg[7]_lopt_replica_2/C
                         clock pessimism              0.258    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X36Y59         FDRE (Setup_fdre_C_D)       -0.061    14.936    rgb_reg_reg[7]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.936    
                         arrival time                         -13.429    
  -------------------------------------------------------------------
                         slack                                  1.506    

Slack (MET) :             1.506ns  (required time - arrival time)
  Source:                 font_gen_unit/font_unit13/addr_reg_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.310ns  (logic 3.337ns (40.157%)  route 4.973ns (59.843%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.601     5.122    font_gen_unit/font_unit13/clk_IBUF_BUFG
    RAMB18_X1Y20         RAMB18E1                                     r  font_gen_unit/font_unit13/addr_reg_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     7.576 f  font_gen_unit/font_unit13/addr_reg_reg/DOBDO[4]
                         net (fo=1, routed)           1.152     8.728    font_gen_unit/font_unit13/font_word14[4]
    SLICE_X48Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.852 f  font_gen_unit/font_unit13/rgb_reg[7]_i_115/O
                         net (fo=1, routed)           0.000     8.852    font_gen_unit/font_unit13/rgb_reg[7]_i_115_n_0
    SLICE_X48Y51         MUXF7 (Prop_muxf7_I0_O)      0.212     9.064 f  font_gen_unit/font_unit13/rgb_reg_reg[7]_i_59/O
                         net (fo=1, routed)           1.833    10.898    vga_sync_unit/h_count_reg_reg[3]_5
    SLICE_X13Y62         LUT6 (Prop_lut6_I1_O)        0.299    11.197 f  vga_sync_unit/rgb_reg[7]_i_20/O
                         net (fo=1, routed)           1.198    12.395    vga_sync_unit/rgb_reg[7]_i_20_n_0
    SLICE_X37Y59         LUT6 (Prop_lut6_I3_O)        0.124    12.519 r  vga_sync_unit/rgb_reg[7]_i_6/O
                         net (fo=2, routed)           0.439    12.957    vga_sync_unit/rgb_reg[7]_i_6_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I4_O)        0.124    13.081 r  vga_sync_unit/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.351    13.432    rgb_text[7]
    SLICE_X36Y59         FDRE                                         r  rgb_reg_reg[7]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.433    14.774    clk_IBUF_BUFG
    SLICE_X36Y59         FDRE                                         r  rgb_reg_reg[7]_lopt_replica_3/C
                         clock pessimism              0.258    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X36Y59         FDRE (Setup_fdre_C_D)       -0.058    14.939    rgb_reg_reg[7]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                         -13.432    
  -------------------------------------------------------------------
                         slack                                  1.506    

Slack (MET) :             1.651ns  (required time - arrival time)
  Source:                 font_gen_unit/font_unit13/addr_reg_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.157ns  (logic 3.337ns (40.909%)  route 4.820ns (59.091%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.601     5.122    font_gen_unit/font_unit13/clk_IBUF_BUFG
    RAMB18_X1Y20         RAMB18E1                                     r  font_gen_unit/font_unit13/addr_reg_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     7.576 r  font_gen_unit/font_unit13/addr_reg_reg/DOBDO[4]
                         net (fo=1, routed)           1.152     8.728    font_gen_unit/font_unit13/font_word14[4]
    SLICE_X48Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.852 r  font_gen_unit/font_unit13/rgb_reg[7]_i_115/O
                         net (fo=1, routed)           0.000     8.852    font_gen_unit/font_unit13/rgb_reg[7]_i_115_n_0
    SLICE_X48Y51         MUXF7 (Prop_muxf7_I0_O)      0.212     9.064 r  font_gen_unit/font_unit13/rgb_reg_reg[7]_i_59/O
                         net (fo=1, routed)           1.833    10.898    vga_sync_unit/h_count_reg_reg[3]_5
    SLICE_X13Y62         LUT6 (Prop_lut6_I1_O)        0.299    11.197 r  vga_sync_unit/rgb_reg[7]_i_20/O
                         net (fo=1, routed)           1.198    12.395    vga_sync_unit/rgb_reg[7]_i_20_n_0
    SLICE_X37Y59         LUT6 (Prop_lut6_I3_O)        0.124    12.519 f  vga_sync_unit/rgb_reg[7]_i_6/O
                         net (fo=2, routed)           0.301    12.820    vga_sync_unit/rgb_reg[7]_i_6_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I0_O)        0.124    12.944 r  vga_sync_unit/rgb_reg[3]_i_1/O
                         net (fo=4, routed)           0.336    13.279    rgb_text[3]
    SLICE_X37Y59         FDRE                                         r  rgb_reg_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.433    14.774    clk_IBUF_BUFG
    SLICE_X37Y59         FDRE                                         r  rgb_reg_reg[3]_lopt_replica_3/C
                         clock pessimism              0.258    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X37Y59         FDRE (Setup_fdre_C_D)       -0.066    14.931    rgb_reg_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                         -13.279    
  -------------------------------------------------------------------
                         slack                                  1.651    

Slack (MET) :             1.663ns  (required time - arrival time)
  Source:                 font_gen_unit/font_unit13/addr_reg_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.157ns  (logic 3.337ns (40.909%)  route 4.820ns (59.091%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.601     5.122    font_gen_unit/font_unit13/clk_IBUF_BUFG
    RAMB18_X1Y20         RAMB18E1                                     r  font_gen_unit/font_unit13/addr_reg_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     7.576 r  font_gen_unit/font_unit13/addr_reg_reg/DOBDO[4]
                         net (fo=1, routed)           1.152     8.728    font_gen_unit/font_unit13/font_word14[4]
    SLICE_X48Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.852 r  font_gen_unit/font_unit13/rgb_reg[7]_i_115/O
                         net (fo=1, routed)           0.000     8.852    font_gen_unit/font_unit13/rgb_reg[7]_i_115_n_0
    SLICE_X48Y51         MUXF7 (Prop_muxf7_I0_O)      0.212     9.064 r  font_gen_unit/font_unit13/rgb_reg_reg[7]_i_59/O
                         net (fo=1, routed)           1.833    10.898    vga_sync_unit/h_count_reg_reg[3]_5
    SLICE_X13Y62         LUT6 (Prop_lut6_I1_O)        0.299    11.197 r  vga_sync_unit/rgb_reg[7]_i_20/O
                         net (fo=1, routed)           1.198    12.395    vga_sync_unit/rgb_reg[7]_i_20_n_0
    SLICE_X37Y59         LUT6 (Prop_lut6_I3_O)        0.124    12.519 f  vga_sync_unit/rgb_reg[7]_i_6/O
                         net (fo=2, routed)           0.301    12.820    vga_sync_unit/rgb_reg[7]_i_6_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I0_O)        0.124    12.944 r  vga_sync_unit/rgb_reg[3]_i_1/O
                         net (fo=4, routed)           0.336    13.279    rgb_text[3]
    SLICE_X37Y59         FDRE                                         r  rgb_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.433    14.774    clk_IBUF_BUFG
    SLICE_X37Y59         FDRE                                         r  rgb_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.258    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X37Y59         FDRE (Setup_fdre_C_D)       -0.054    14.943    rgb_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.943    
                         arrival time                         -13.279    
  -------------------------------------------------------------------
                         slack                                  1.663    

Slack (MET) :             1.944ns  (required time - arrival time)
  Source:                 font_gen_unit/font_unit13/addr_reg_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.959ns  (logic 3.337ns (41.927%)  route 4.622ns (58.073%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.601     5.122    font_gen_unit/font_unit13/clk_IBUF_BUFG
    RAMB18_X1Y20         RAMB18E1                                     r  font_gen_unit/font_unit13/addr_reg_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     7.576 f  font_gen_unit/font_unit13/addr_reg_reg/DOBDO[4]
                         net (fo=1, routed)           1.152     8.728    font_gen_unit/font_unit13/font_word14[4]
    SLICE_X48Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.852 f  font_gen_unit/font_unit13/rgb_reg[7]_i_115/O
                         net (fo=1, routed)           0.000     8.852    font_gen_unit/font_unit13/rgb_reg[7]_i_115_n_0
    SLICE_X48Y51         MUXF7 (Prop_muxf7_I0_O)      0.212     9.064 f  font_gen_unit/font_unit13/rgb_reg_reg[7]_i_59/O
                         net (fo=1, routed)           1.833    10.898    vga_sync_unit/h_count_reg_reg[3]_5
    SLICE_X13Y62         LUT6 (Prop_lut6_I1_O)        0.299    11.197 f  vga_sync_unit/rgb_reg[7]_i_20/O
                         net (fo=1, routed)           1.198    12.395    vga_sync_unit/rgb_reg[7]_i_20_n_0
    SLICE_X37Y59         LUT6 (Prop_lut6_I3_O)        0.124    12.519 r  vga_sync_unit/rgb_reg[7]_i_6/O
                         net (fo=2, routed)           0.439    12.957    vga_sync_unit/rgb_reg[7]_i_6_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I4_O)        0.124    13.081 r  vga_sync_unit/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.000    13.081    rgb_text[7]
    SLICE_X36Y59         FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.433    14.774    clk_IBUF_BUFG
    SLICE_X36Y59         FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.258    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X36Y59         FDRE (Setup_fdre_C_D)        0.029    15.026    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.026    
                         arrival time                         -13.081    
  -------------------------------------------------------------------
                         slack                                  1.944    

Slack (MET) :             2.085ns  (required time - arrival time)
  Source:                 font_gen_unit/font_unit13/addr_reg_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.821ns  (logic 3.337ns (42.666%)  route 4.484ns (57.334%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.601     5.122    font_gen_unit/font_unit13/clk_IBUF_BUFG
    RAMB18_X1Y20         RAMB18E1                                     r  font_gen_unit/font_unit13/addr_reg_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     7.576 r  font_gen_unit/font_unit13/addr_reg_reg/DOBDO[4]
                         net (fo=1, routed)           1.152     8.728    font_gen_unit/font_unit13/font_word14[4]
    SLICE_X48Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.852 r  font_gen_unit/font_unit13/rgb_reg[7]_i_115/O
                         net (fo=1, routed)           0.000     8.852    font_gen_unit/font_unit13/rgb_reg[7]_i_115_n_0
    SLICE_X48Y51         MUXF7 (Prop_muxf7_I0_O)      0.212     9.064 r  font_gen_unit/font_unit13/rgb_reg_reg[7]_i_59/O
                         net (fo=1, routed)           1.833    10.898    vga_sync_unit/h_count_reg_reg[3]_5
    SLICE_X13Y62         LUT6 (Prop_lut6_I1_O)        0.299    11.197 r  vga_sync_unit/rgb_reg[7]_i_20/O
                         net (fo=1, routed)           1.198    12.395    vga_sync_unit/rgb_reg[7]_i_20_n_0
    SLICE_X37Y59         LUT6 (Prop_lut6_I3_O)        0.124    12.519 f  vga_sync_unit/rgb_reg[7]_i_6/O
                         net (fo=2, routed)           0.301    12.820    vga_sync_unit/rgb_reg[7]_i_6_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I0_O)        0.124    12.944 r  vga_sync_unit/rgb_reg[3]_i_1/O
                         net (fo=4, routed)           0.000    12.944    rgb_text[3]
    SLICE_X39Y59         FDRE                                         r  rgb_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.433    14.774    clk_IBUF_BUFG
    SLICE_X39Y59         FDRE                                         r  rgb_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.258    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X39Y59         FDRE (Setup_fdre_C_D)        0.032    15.029    rgb_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -12.944    
  -------------------------------------------------------------------
                         slack                                  2.085    

Slack (MET) :             3.749ns  (required time - arrival time)
  Source:                 font_gen_unit/clkclock/counter_bin_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            font_gen_unit/clkclock/counter_bin_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.985ns  (logic 1.536ns (25.663%)  route 4.449ns (74.337%))
  Logic Levels:           5  (LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.546     5.067    font_gen_unit/clkclock/clk_IBUF_BUFG
    SLICE_X15Y68         FDRE                                         r  font_gen_unit/clkclock/counter_bin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y68         FDRE (Prop_fdre_C_Q)         0.456     5.523 f  font_gen_unit/clkclock/counter_bin_reg[1]/Q
                         net (fo=6, routed)           1.033     6.556    font_gen_unit/clkclock/Q[1]
    SLICE_X15Y69         LUT4 (Prop_lut4_I2_O)        0.152     6.708 f  font_gen_unit/clkclock/counter_bin[15]_i_3/O
                         net (fo=14, routed)          0.866     7.575    font_gen_unit/clkclock/counter_bin[15]_i_3_n_0
    SLICE_X13Y70         LUT6 (Prop_lut6_I0_O)        0.326     7.901 f  font_gen_unit/clkclock/counter_bin[11]_i_5/O
                         net (fo=10, routed)          1.070     8.971    font_gen_unit/clkclock/counter_bin[11]_i_5_n_0
    SLICE_X13Y69         LUT4 (Prop_lut4_I0_O)        0.152     9.123 r  font_gen_unit/clkclock/counter_bin[15]_i_5/O
                         net (fo=4, routed)           0.385     9.508    font_gen_unit/clkclock/counter_bin[15]_i_5_n_0
    SLICE_X12Y69         LUT5 (Prop_lut5_I2_O)        0.326     9.834 f  font_gen_unit/clkclock/counter_bin[11]_i_4/O
                         net (fo=1, routed)           0.466    10.300    font_gen_unit/clkclock/counter_bin[11]_i_4_n_0
    SLICE_X12Y69         LUT4 (Prop_lut4_I3_O)        0.124    10.424 r  font_gen_unit/clkclock/counter_bin[11]_i_1/O
                         net (fo=4, routed)           0.629    11.052    font_gen_unit/clkclock/counter_bin[11]_i_1_n_0
    SLICE_X15Y70         FDRE                                         r  font_gen_unit/clkclock/counter_bin_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.429    14.770    font_gen_unit/clkclock/clk_IBUF_BUFG
    SLICE_X15Y70         FDRE                                         r  font_gen_unit/clkclock/counter_bin_reg[10]/C
                         clock pessimism              0.272    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X15Y70         FDRE (Setup_fdre_C_CE)      -0.205    14.802    font_gen_unit/clkclock/counter_bin_reg[10]
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                         -11.052    
  -------------------------------------------------------------------
                         slack                                  3.749    

Slack (MET) :             3.749ns  (required time - arrival time)
  Source:                 font_gen_unit/clkclock/counter_bin_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            font_gen_unit/clkclock/counter_bin_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.985ns  (logic 1.536ns (25.663%)  route 4.449ns (74.337%))
  Logic Levels:           5  (LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.546     5.067    font_gen_unit/clkclock/clk_IBUF_BUFG
    SLICE_X15Y68         FDRE                                         r  font_gen_unit/clkclock/counter_bin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y68         FDRE (Prop_fdre_C_Q)         0.456     5.523 f  font_gen_unit/clkclock/counter_bin_reg[1]/Q
                         net (fo=6, routed)           1.033     6.556    font_gen_unit/clkclock/Q[1]
    SLICE_X15Y69         LUT4 (Prop_lut4_I2_O)        0.152     6.708 f  font_gen_unit/clkclock/counter_bin[15]_i_3/O
                         net (fo=14, routed)          0.866     7.575    font_gen_unit/clkclock/counter_bin[15]_i_3_n_0
    SLICE_X13Y70         LUT6 (Prop_lut6_I0_O)        0.326     7.901 f  font_gen_unit/clkclock/counter_bin[11]_i_5/O
                         net (fo=10, routed)          1.070     8.971    font_gen_unit/clkclock/counter_bin[11]_i_5_n_0
    SLICE_X13Y69         LUT4 (Prop_lut4_I0_O)        0.152     9.123 r  font_gen_unit/clkclock/counter_bin[15]_i_5/O
                         net (fo=4, routed)           0.385     9.508    font_gen_unit/clkclock/counter_bin[15]_i_5_n_0
    SLICE_X12Y69         LUT5 (Prop_lut5_I2_O)        0.326     9.834 f  font_gen_unit/clkclock/counter_bin[11]_i_4/O
                         net (fo=1, routed)           0.466    10.300    font_gen_unit/clkclock/counter_bin[11]_i_4_n_0
    SLICE_X12Y69         LUT4 (Prop_lut4_I3_O)        0.124    10.424 r  font_gen_unit/clkclock/counter_bin[11]_i_1/O
                         net (fo=4, routed)           0.629    11.052    font_gen_unit/clkclock/counter_bin[11]_i_1_n_0
    SLICE_X15Y70         FDRE                                         r  font_gen_unit/clkclock/counter_bin_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.429    14.770    font_gen_unit/clkclock/clk_IBUF_BUFG
    SLICE_X15Y70         FDRE                                         r  font_gen_unit/clkclock/counter_bin_reg[9]/C
                         clock pessimism              0.272    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X15Y70         FDRE (Setup_fdre_C_CE)      -0.205    14.802    font_gen_unit/clkclock/counter_bin_reg[9]
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                         -11.052    
  -------------------------------------------------------------------
                         slack                                  3.749    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 Keys/scoreAway_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            font_gen_unit/font_unit11/addr_reg_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.626%)  route 0.291ns (67.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.562     1.445    Keys/clk_IBUF_BUFG
    SLICE_X13Y61         FDRE                                         r  Keys/scoreAway_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y61         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  Keys/scoreAway_reg[10]/Q
                         net (fo=10, routed)          0.291     1.877    font_gen_unit/font_unit11/scoreAway_reg[11][2]
    RAMB18_X0Y25         RAMB18E1                                     r  font_gen_unit/font_unit11/addr_reg_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.874     2.002    font_gen_unit/font_unit11/clk_IBUF_BUFG
    RAMB18_X0Y25         RAMB18E1                                     r  font_gen_unit/font_unit11/addr_reg_reg/CLKBWRCLK
                         clock pessimism             -0.478     1.524    
    RAMB18_X0Y25         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.707    font_gen_unit/font_unit11/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 Keys/scoreHome_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            font_gen_unit/font_unit11/addr_reg_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.187%)  route 0.284ns (66.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.588     1.471    Keys/clk_IBUF_BUFG
    SLICE_X5Y62          FDRE                                         r  Keys/scoreHome_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  Keys/scoreHome_reg[1]/Q
                         net (fo=9, routed)           0.284     1.896    font_gen_unit/font_unit11/ADDRARDADDR[5]
    RAMB18_X0Y25         RAMB18E1                                     r  font_gen_unit/font_unit11/addr_reg_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.871     1.999    font_gen_unit/font_unit11/clk_IBUF_BUFG
    RAMB18_X0Y25         RAMB18E1                                     r  font_gen_unit/font_unit11/addr_reg_reg/CLKARDCLK
                         clock pessimism             -0.478     1.521    
    RAMB18_X0Y25         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.704    font_gen_unit/font_unit11/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Keys/foulAway_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            font_gen_unit/font_unit7/addr_reg_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.164ns (38.027%)  route 0.267ns (61.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.558     1.441    Keys/clk_IBUF_BUFG
    SLICE_X8Y67          FDRE                                         r  Keys/foulAway_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.164     1.605 r  Keys/foulAway_reg[0]/Q
                         net (fo=7, routed)           0.267     1.873    font_gen_unit/font_unit7/ADDRARDADDR[4]
    RAMB18_X0Y29         RAMB18E1                                     r  font_gen_unit/font_unit7/addr_reg_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.861     1.989    font_gen_unit/font_unit7/clk_IBUF_BUFG
    RAMB18_X0Y29         RAMB18E1                                     r  font_gen_unit/font_unit7/addr_reg_reg/CLKARDCLK
                         clock pessimism             -0.498     1.491    
    RAMB18_X0Y29         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.674    font_gen_unit/font_unit7/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 font_gen_unit/clkclock/sec_tenth_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            font_gen_unit/clkclock/sec_tenth_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.894%)  route 0.087ns (26.106%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.557     1.440    font_gen_unit/clkclock/clk_IBUF_BUFG
    SLICE_X12Y68         FDSE                                         r  font_gen_unit/clkclock/sec_tenth_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y68         FDSE (Prop_fdse_C_Q)         0.148     1.588 r  font_gen_unit/clkclock/sec_tenth_reg[3]/Q
                         net (fo=8, routed)           0.087     1.675    font_gen_unit/clkclock/sec_tenth_reg_n_0_[3]
    SLICE_X12Y68         LUT4 (Prop_lut4_I0_O)        0.098     1.773 r  font_gen_unit/clkclock/sec_tenth[1]_i_1/O
                         net (fo=1, routed)           0.000     1.773    font_gen_unit/clkclock/sec_tenth[1]_i_1_n_0
    SLICE_X12Y68         FDRE                                         r  font_gen_unit/clkclock/sec_tenth_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.824     1.952    font_gen_unit/clkclock/clk_IBUF_BUFG
    SLICE_X12Y68         FDRE                                         r  font_gen_unit/clkclock/sec_tenth_reg[1]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X12Y68         FDRE (Hold_fdre_C_D)         0.121     1.561    font_gen_unit/clkclock/sec_tenth_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 Keys/scoreHome_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            font_gen_unit/font_unit11/addr_reg_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.164ns (36.796%)  route 0.282ns (63.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.587     1.470    Keys/clk_IBUF_BUFG
    SLICE_X6Y63          FDRE                                         r  Keys/scoreHome_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.164     1.634 r  Keys/scoreHome_reg[0]/Q
                         net (fo=8, routed)           0.282     1.916    font_gen_unit/font_unit11/ADDRARDADDR[4]
    RAMB18_X0Y25         RAMB18E1                                     r  font_gen_unit/font_unit11/addr_reg_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.871     1.999    font_gen_unit/font_unit11/clk_IBUF_BUFG
    RAMB18_X0Y25         RAMB18E1                                     r  font_gen_unit/font_unit11/addr_reg_reg/CLKARDCLK
                         clock pessimism             -0.478     1.521    
    RAMB18_X0Y25         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.704    font_gen_unit/font_unit11/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 font_gen_unit/clkclock/counter_bin_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            font_gen_unit/font_unit5/addr_reg_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.164ns (22.949%)  route 0.551ns (77.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.557     1.440    font_gen_unit/clkclock/clk_IBUF_BUFG
    SLICE_X14Y68         FDRE                                         r  font_gen_unit/clkclock/counter_bin_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y68         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  font_gen_unit/clkclock/counter_bin_reg[3]/Q
                         net (fo=6, routed)           0.551     2.155    font_gen_unit/font_unit5/ADDRARDADDR[7]
    RAMB18_X1Y26         RAMB18E1                                     r  font_gen_unit/font_unit5/addr_reg_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.867     1.995    font_gen_unit/font_unit5/clk_IBUF_BUFG
    RAMB18_X1Y26         RAMB18E1                                     r  font_gen_unit/font_unit5/addr_reg_reg/CLKARDCLK
                         clock pessimism             -0.249     1.746    
    RAMB18_X1Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.929    font_gen_unit/font_unit5/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 Keys/scoreAway_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            font_gen_unit/font_unit13/addr_reg_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.141ns (19.605%)  route 0.578ns (80.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.563     1.446    Keys/clk_IBUF_BUFG
    SLICE_X15Y59         FDRE                                         r  Keys/scoreAway_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y59         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  Keys/scoreAway_reg[6]/Q
                         net (fo=11, routed)          0.578     2.165    font_gen_unit/font_unit13/scoreAway_reg[7][6]
    RAMB18_X1Y20         RAMB18E1                                     r  font_gen_unit/font_unit13/addr_reg_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.876     2.004    font_gen_unit/font_unit13/clk_IBUF_BUFG
    RAMB18_X1Y20         RAMB18E1                                     r  font_gen_unit/font_unit13/addr_reg_reg/CLKARDCLK
                         clock pessimism             -0.249     1.755    
    RAMB18_X1Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.938    font_gen_unit/font_unit13/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 Keys/period_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            font_gen_unit/font_unit7/addr_reg_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.148ns (35.610%)  route 0.268ns (64.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.559     1.442    Keys/clk_IBUF_BUFG
    SLICE_X8Y66          FDRE                                         r  Keys/period_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.148     1.590 r  Keys/period_reg[3]/Q
                         net (fo=6, routed)           0.268     1.858    font_gen_unit/font_unit7/period_reg[3][3]
    RAMB18_X0Y29         RAMB18E1                                     r  font_gen_unit/font_unit7/addr_reg_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.864     1.992    font_gen_unit/font_unit7/clk_IBUF_BUFG
    RAMB18_X0Y29         RAMB18E1                                     r  font_gen_unit/font_unit7/addr_reg_reg/CLKBWRCLK
                         clock pessimism             -0.498     1.494    
    RAMB18_X0Y29         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.129     1.623    font_gen_unit/font_unit7/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 Keys/scoreHome_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            font_gen_unit/font_unit9/addr_reg_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.056%)  route 0.328ns (69.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.587     1.470    Keys/clk_IBUF_BUFG
    SLICE_X7Y65          FDRE                                         r  Keys/scoreHome_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  Keys/scoreHome_reg[10]/Q
                         net (fo=10, routed)          0.328     1.939    font_gen_unit/font_unit9/scoreHome_reg[11][6]
    RAMB18_X0Y27         RAMB18E1                                     r  font_gen_unit/font_unit9/addr_reg_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.867     1.995    font_gen_unit/font_unit9/clk_IBUF_BUFG
    RAMB18_X0Y27         RAMB18E1                                     r  font_gen_unit/font_unit9/addr_reg_reg/CLKARDCLK
                         clock pessimism             -0.478     1.517    
    RAMB18_X0Y27         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.700    font_gen_unit/font_unit9/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 Keys/keyboard/debounce_ps2_clk/counter_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Keys/keyboard/debounce_ps2_clk/counter_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.585     1.468    Keys/keyboard/debounce_ps2_clk/clk_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  Keys/keyboard/debounce_ps2_clk/counter_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  Keys/keyboard/debounce_ps2_clk/counter_out_reg[6]/Q
                         net (fo=4, routed)           0.167     1.776    Keys/keyboard/debounce_ps2_clk/counter_out_reg_n_0_[6]
    SLICE_X1Y69          LUT3 (Prop_lut3_I2_O)        0.042     1.818 r  Keys/keyboard/debounce_ps2_clk/counter_out[7]_i_1/O
                         net (fo=1, routed)           0.000     1.818    Keys/keyboard/debounce_ps2_clk/plusOp[7]
    SLICE_X1Y69          FDRE                                         r  Keys/keyboard/debounce_ps2_clk/counter_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.853     1.981    Keys/keyboard/debounce_ps2_clk/clk_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  Keys/keyboard/debounce_ps2_clk/counter_out_reg[7]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X1Y69          FDRE (Hold_fdre_C_D)         0.107     1.575    Keys/keyboard/debounce_ps2_clk/counter_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.243    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y30  font_gen_unit/font_unit3/addr_reg_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y30  font_gen_unit/font_unit3/addr_reg_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y25  font_gen_unit/font_unit11/addr_reg_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y25  font_gen_unit/font_unit11/addr_reg_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y23  font_gen_unit/font_unit15/addr_reg_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y23  font_gen_unit/font_unit15/addr_reg_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y24  font_gen_unit/font_unit19/addr_reg_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y24  font_gen_unit/font_unit19/addr_reg_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y29  font_gen_unit/font_unit7/addr_reg_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y29  font_gen_unit/font_unit7/addr_reg_reg/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y63   Keys/scoreHome_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y67   Keys/foulAway_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y67   Keys/foulAway_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y67   Keys/foulAway_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y67   Keys/foulAway_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y70  font_gen_unit/clkclock/counter_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y70  font_gen_unit/clkclock/counter_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y70  font_gen_unit/clkclock/counter_reg[23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y70  font_gen_unit/clkclock/counter_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y71  font_gen_unit/clkclock/counter_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y66   Keys/flag_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y71  font_gen_unit/clkclock/counter_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y71  font_gen_unit/clkclock/counter_reg[25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y71  font_gen_unit/clkclock/counter_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y68   Keys/keyboard/count_idle_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y68   Keys/keyboard/count_idle_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y69   Keys/keyboard/count_idle_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y67   Keys/keyboard/ps2_code_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y67   Keys/keyboard/ps2_code_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y66   Keys/keyboard/ps2_code_reg[2]/C



