Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto d9139bcba6374ea7b0fd00dbf1949ac0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Datapath_TB_behav xil_defaultlib.Datapath_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PC_ADD
Compiling module xil_defaultlib.CNTL
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.Datapath_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Datapath_TB_behav
