==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: source ./clu/solution1/directives.tcl
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.081 seconds; current allocated memory: 120.988 MB.
INFO: [HLS 200-10] Analyzing design file 'uart.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (uart.c:132:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (uart.c:154:10)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
INFO: [HLS 200-10] Analyzing design file 'dlin.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (dlin.c:98:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (dlin.c:120:11)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (dlin.c:121:5)
WARNING: [HLS 207-4054] passing 'volatile int *' to parameter of type 'volatile unsigned int *' converts between pointers to integer types with different sign (dlin.c:256:55)
INFO: [HLS 207-4414] passing argument to parameter 'linbase' here (dlin.c:209:38)
WARNING: [HLS 207-4054] passing 'volatile int *' to parameter of type 'volatile unsigned int *' converts between pointers to integer types with different sign (dlin.c:256:73)
INFO: [HLS 200-10] Analyzing design file 'clu.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (clu.c:17:9)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-5546] '#pragma HLS INTERFACE port=return register' is obsoleted and replaced by '#pragma HLS LATENCY min=1 max=1' (clu.c:29:9)
INFO: [HLS 200-10] Analyzing design file 'can.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (can.c:103:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (can.c:126:10)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-4054] passing 'unsigned char *' to parameter of type 'char *' converts between pointers to integer types with different sign (can.c:232:18)
INFO: [HLS 207-4414] passing argument to parameter 'data' here (can.c:97:58)
WARNING: [HLS 207-5292] unused parameter 'FifoNo' (can.c:141:7)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.758 seconds; current allocated memory: 122.035 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'update_write_index' into 'write_ddr' (can.c:97:0)
INFO: [HLS 214-178] Inlining function 'XCanFd_GetDlc2len' into 'recvFrame_logic' (can.c:145:0)
INFO: [HLS 214-178] Inlining function 'CanFd_Recv_Sequential' into 'can' (can.c:271:0)
INFO: [HLS 214-178] Inlining function 'update_write_index' into 'ddr_write' (uart.c:126:0)
INFO: [HLS 214-178] Inlining function 'update_write_index' into 'write_lin_ddr' (dlin.c:92:0)
INFO: [HLS 214-178] Inlining function 'read_lin_reg' into 'single_lin_process' (dlin.c:133:0)
INFO: [HLS 214-178] Inlining function 'write_lin_reg' into 'single_lin_process' (dlin.c:133:0)
INFO: [HLS 214-178] Inlining function 'dlin_FSM' into 'dlin' (dlin.c:253:0)
INFO: [HLS 214-178] Inlining function 'can' into 'clu' (clu.c:26:0)
INFO: [HLS 214-178] Inlining function 'uart' into 'clu' (clu.c:26:0)
INFO: [HLS 214-178] Inlining function 'dlin' into 'clu' (clu.c:26:0)
INFO: [HLS 214-115] Multiple burst reads of length 28 and bit width 8 in loop 'anonymous'(can.c:103:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (can.c:103:2)
INFO: [HLS 214-115] Multiple burst writes of length 92 and bit width 8 in loop 'anonymous'(can.c:126:3) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (can.c:126:3)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 8 in loop 'anonymous'(clu.c:17:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (clu.c:17:2)
INFO: [HLS 214-115] Multiple burst reads of length 28 and bit width 8 in loop 'anonymous'(uart.c:132:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (uart.c:132:2)
INFO: [HLS 214-115] Multiple burst writes of length 204 and bit width 8 in loop 'anonymous'(uart.c:154:3) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (uart.c:154:3)
INFO: [HLS 214-115] Multiple burst reads of length 28 and bit width 8 in loop 'anonymous'(dlin.c:98:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dlin.c:98:2)
INFO: [HLS 214-115] Multiple burst writes of length 28 and bit width 8 in loop 'anonymous'(dlin.c:120:3) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dlin.c:120:3)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.985 seconds; current allocated memory: 124.090 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 124.188 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.304 seconds; current allocated memory: 131.613 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 134.398 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'write_ddr.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'write_ddr.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'ddr_write.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'ddr_write.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_176_1' (dlin.c:79) in function 'single_lin_process.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (can.c:146) in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_219_2' (can.c:146) in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'write_index_array' (clu.c:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'write_index_array' (clu.c:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'write_index_array' (clu.c:12) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'write_index_array' (clu.c:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'write_index_array' (clu.c:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'write_index_array' (clu.c:12) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can.c:150:46) to (can.c:202:7) in function 'recvFrame_logic.1'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.495 seconds; current allocated memory: 158.746 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'ringbuffer_header_bytes' 
INFO: [HLS 200-472] Inferring partial write operation for 'ringbuffer_header_bytes' 
INFO: [HLS 200-472] Inferring partial write operation for 'PL_Ctrl.first_timestamp' (uart.c:186:40)
INFO: [HLS 200-472] Inferring partial write operation for 'PL_Ctrl.first_time' (uart.c:187:35)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:188:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:189:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:190:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:191:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:192:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:193:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:194:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:195:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:196:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:197:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:203:39)
INFO: [HLS 200-472] Inferring partial write operation for 'PL_Ctrl.fifo_index' (uart.c:204:34)
INFO: [HLS 200-472] Inferring partial write operation for 'PL_Header.pkt_len_bytes' (uart.c:205:39)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:206:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:207:29)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' 
INFO: [HLS 200-472] Inferring partial write operation for 'PLIN_Ctrl.run_state' (dlin.c:158:30)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:179:23)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:182:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:183:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:184:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:185:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:186:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:187:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:188:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:189:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:190:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:191:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:192:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:193:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:195:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:196:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:197:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:198:19)
INFO: [HLS 200-472] Inferring partial write operation for 'PLIN_Ctrl.run_state' (dlin.c:203:29)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' 
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:153:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:158:20)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:165:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:166:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:167:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:168:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:185:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:186:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:187:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:188:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:189:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:190:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:191:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:192:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:193:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:194:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:195:17)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:196:17)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:198:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:200:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:209:28)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:210:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:211:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:212:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:222:28)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:223:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:224:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:225:32)
INFO: [HLS 200-472] Inferring partial write operation for 'ringbuffer_header_bytes' 
INFO: [HLS 200-472] Inferring partial write operation for 'PL_Ctrl.fifo_index' (uart.c:160:32)
INFO: [HLS 200-472] Inferring partial write operation for 'PL_Header.pkt_len_bytes' (uart.c:161:37)
INFO: [HLS 200-472] Inferring partial write operation for 'PL_Ctrl.first_time' (uart.c:162:32)
INFO: [HLS 200-472] Inferring partial write operation for 'PL_Ctrl.first_timestamp' (uart.c:163:37)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.241 seconds; current allocated memory: 279.070 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clu' ...
WARNING: [SYN 201-103] Legalizing function name 'ddr_write.1_Pipeline_1' to 'ddr_write_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'ddr_write.1_Pipeline_2' to 'ddr_write_1_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'ddr_write.1' to 'ddr_write_1'.
WARNING: [SYN 201-103] Legalizing function name 'uart_data_read.1' to 'uart_data_read_1'.
WARNING: [SYN 201-103] Legalizing function name 'single_lin_process.1_Pipeline_VITIS_LOOP_176_1' to 'single_lin_process_1_Pipeline_VITIS_LOOP_176_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_lin_ddr.1' to 'write_lin_ddr_1'.
WARNING: [SYN 201-103] Legalizing function name 'single_lin_process.1' to 'single_lin_process_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_1' to 'recvFrame_logic_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_VITIS_LOOP_219_2' to 'recvFrame_logic_1_Pipeline_VITIS_LOOP_219_2'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_VITIS_LOOP_205_1' to 'recvFrame_logic_1_Pipeline_VITIS_LOOP_205_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1_Pipeline_1' to 'write_ddr_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1_Pipeline_2' to 'write_ddr_1_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1' to 'write_ddr_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1' to 'recvFrame_logic_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ddr_write_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.742 seconds; current allocated memory: 283.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 284.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ddr_write_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.122 seconds; current allocated memory: 285.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 285.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ddr_write_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.277 seconds; current allocated memory: 286.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.468 seconds; current allocated memory: 286.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'uart_data_read_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.395 seconds; current allocated memory: 288.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.293 seconds; current allocated memory: 288.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'single_lin_process_1_Pipeline_VITIS_LOOP_176_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_176_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_176_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.359 seconds; current allocated memory: 288.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 288.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_lin_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 289.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 289.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'single_lin_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (7.587ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'single_lin_process_1' consists of the following:	bus read operation ('clu_addr_addr_read', dlin.c:81) on port 'clu_addr' (dlin.c:81) [44]  (7.3 ns)
	blocking operation 0.287 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.418 seconds; current allocated memory: 290.504 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.341 seconds; current allocated memory: 290.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.281 seconds; current allocated memory: 290.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 291.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_219_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_219_2'.
WARNING: [HLS 200-885] The II Violation in module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_219_2' (loop 'VITIS_LOOP_219_2'): Unable to schedule 'store' operation ('can_frame_addr_1_write_ln223', can.c:223) of variable 'trunc_ln18', can.c:223 on array 'can_frame' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'can_frame'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 11, loop 'VITIS_LOOP_219_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 291.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 291.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_205_1'.
WARNING: [HLS 200-885] The II Violation in module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_205_1' (loop 'VITIS_LOOP_205_1'): Unable to schedule 'store' operation ('can_frame_addr_4_write_ln210', can.c:210) of variable 'trunc_ln21', can.c:210 on array 'can_frame' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'can_frame'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 11, loop 'VITIS_LOOP_205_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 292.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.325 seconds; current allocated memory: 292.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 292.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 292.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 292.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 293.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 293.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.454 seconds; current allocated memory: 293.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.393 seconds; current allocated memory: 295.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.395 seconds; current allocated memory: 295.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.557 seconds; current allocated memory: 296.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.382 seconds; current allocated memory: 296.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ddr_write_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ddr_write_1_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ddr_write_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.117 seconds; current allocated memory: 298.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ddr_write_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ddr_write_1_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ddr_write_1_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.634 seconds; current allocated memory: 300.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ddr_write_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'dropped_uart_counter' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_9ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ddr_write_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_ddr_write_1_ringbuffer_header_bytes_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.459 seconds; current allocated memory: 303.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'uart_data_read_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'internal_uart_counter' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_9ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'uart_data_read_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_uart_data_read_1_PL_Ctrl_fifo_index_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clu_uart_data_read_1_PL_Ctrl_first_time_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clu_uart_data_read_1_PL_Ctrl_first_timestamp_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clu_uart_data_read_1_uart_fifo_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clu_uart_data_read_1_PL_Header_pkt_len_bytes_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 306.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'single_lin_process_1_Pipeline_VITIS_LOOP_176_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'single_lin_process_1_Pipeline_VITIS_LOOP_176_1' pipeline 'VITIS_LOOP_176_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'single_lin_process_1_Pipeline_VITIS_LOOP_176_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.577 seconds; current allocated memory: 309.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_lin_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'dropped_lin_counter' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_lin_ddr_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 311.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'single_lin_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'PL_Data' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'internal_lin_counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'single_lin_process_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_single_lin_process_1_PLIN_Ctrl_run_state_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clu_single_lin_process_1_lin_frame_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.569 seconds; current allocated memory: 315.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.449 seconds; current allocated memory: 318.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_219_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_219_2' pipeline 'VITIS_LOOP_219_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_VITIS_LOOP_219_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 319.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_205_1' pipeline 'VITIS_LOOP_205_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_VITIS_LOOP_205_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.313 seconds; current allocated memory: 321.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_ddr_1_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.568 seconds; current allocated memory: 322.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_ddr_1_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.705 seconds; current allocated memory: 323.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'dropped_can_counter' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.327 seconds; current allocated memory: 325.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'internal_can_counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_recvFrame_logic_1_can_frame_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.495 seconds; current allocated memory: 329.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/clu_addr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/ps_ddr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_can' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_uart' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_lin' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/timestamp' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clu' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'mode_nr' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'can_ptr', 'uart_ptr', 'lin_ptr', 'received_can', 'received_uart', 'received_lin', 'can_en', 'uart_en', 'lin_en', 'can_ddr', 'uart_ddr', 'lin_ddr' and 'return' to AXI-Lite port EN.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.449 seconds; current allocated memory: 335.699 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.288 seconds; current allocated memory: 342.145 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.424 seconds; current allocated memory: 353.574 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for clu.
INFO: [VLOG 209-307] Generating Verilog RTL for clu.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 131.80 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 20 seconds. CPU system time: 2 seconds. Elapsed time: 41.055 seconds; current allocated memory: 232.875 MB.
INFO: [HLS 200-112] Total CPU user time: 22 seconds. Total CPU system time: 3 seconds. Total elapsed time: 53.859 seconds; peak allocated memory: 353.883 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./clu/solution1/directives.tcl
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.085 seconds; current allocated memory: 129.676 MB.
INFO: [HLS 200-10] Analyzing design file 'uart.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (uart.c:132:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (uart.c:154:10)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
INFO: [HLS 200-10] Analyzing design file 'dlin.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (dlin.c:98:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (dlin.c:120:11)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (dlin.c:121:5)
WARNING: [HLS 207-4054] passing 'volatile int *' to parameter of type 'volatile unsigned int *' converts between pointers to integer types with different sign (dlin.c:256:55)
INFO: [HLS 207-4414] passing argument to parameter 'linbase' here (dlin.c:209:38)
WARNING: [HLS 207-4054] passing 'volatile int *' to parameter of type 'volatile unsigned int *' converts between pointers to integer types with different sign (dlin.c:256:73)
INFO: [HLS 200-10] Analyzing design file 'clu.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (clu.c:17:9)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-5546] '#pragma HLS INTERFACE port=return register' is obsoleted and replaced by '#pragma HLS LATENCY min=1 max=1' (clu.c:42:9)
ERROR: [HLS 207-3678] too many arguments to function call, expected 5, have 18 (clu.c:86:23)
INFO: [HLS 207-4126] 'can' declared here (./clu.h:38:1)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.107 seconds; current allocated memory: 0.609 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 21.517 seconds; peak allocated memory: 130.293 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./clu/solution1/directives.tcl
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.106 seconds; current allocated memory: 120.703 MB.
INFO: [HLS 200-10] Analyzing design file 'uart.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (uart.c:132:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (uart.c:154:10)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
INFO: [HLS 200-10] Analyzing design file 'dlin.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (dlin.c:98:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (dlin.c:120:11)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (dlin.c:121:5)
WARNING: [HLS 207-4054] passing 'volatile int *' to parameter of type 'volatile unsigned int *' converts between pointers to integer types with different sign (dlin.c:256:55)
INFO: [HLS 207-4414] passing argument to parameter 'linbase' here (dlin.c:209:38)
WARNING: [HLS 207-4054] passing 'volatile int *' to parameter of type 'volatile unsigned int *' converts between pointers to integer types with different sign (dlin.c:256:73)
INFO: [HLS 200-10] Analyzing design file 'clu.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (clu.c:17:9)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-5546] '#pragma HLS INTERFACE port=return register' is obsoleted and replaced by '#pragma HLS LATENCY min=1 max=1' (clu.c:42:9)
INFO: [HLS 200-10] Analyzing design file 'can.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (can.c:103:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (can.c:126:10)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-4054] passing 'unsigned char *' to parameter of type 'char *' converts between pointers to integer types with different sign (can.c:343:18)
INFO: [HLS 207-4414] passing argument to parameter 'data' here (can.c:97:58)
WARNING: [HLS 207-5292] unused parameter 'FifoNo' (can.c:141:7)
WARNING: [HLS 207-5292] unused parameter 'droped' (can.c:157:26)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.067 seconds; current allocated memory: 122.211 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'update_write_index' into 'write_ddr' (can.c:97:0)
INFO: [HLS 214-178] Inlining function 'XCanFd_GetDlc2len' into 'recvFrame_logic' (can.c:158:0)
INFO: [HLS 214-178] Inlining function 'CanFd_Recv_Sequential' into 'can' (can.c:412:0)
INFO: [HLS 214-178] Inlining function 'update_write_index' into 'ddr_write' (uart.c:126:0)
INFO: [HLS 214-178] Inlining function 'update_write_index' into 'write_lin_ddr' (dlin.c:92:0)
INFO: [HLS 214-178] Inlining function 'read_lin_reg' into 'single_lin_process' (dlin.c:133:0)
INFO: [HLS 214-178] Inlining function 'write_lin_reg' into 'single_lin_process' (dlin.c:133:0)
INFO: [HLS 214-178] Inlining function 'dlin_FSM' into 'dlin' (dlin.c:253:0)
INFO: [HLS 214-178] Inlining function 'can' into 'clu' (clu.c:39:0)
INFO: [HLS 214-178] Inlining function 'uart' into 'clu' (clu.c:39:0)
INFO: [HLS 214-178] Inlining function 'dlin' into 'clu' (clu.c:39:0)
WARNING: [HLS 214-203] Replacing invalid offset value '152' with '16' for s_axilite port 'can_10_received'. (clu.c:22:63)
WARNING: [HLS 214-203] Replacing invalid offset value '160' with '32' for s_axilite port 'can_11_received'. (clu.c:22:63)
INFO: [HLS 214-115] Multiple burst reads of length 28 and bit width 8 in loop 'anonymous'(can.c:103:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (can.c:103:2)
INFO: [HLS 214-115] Multiple burst writes of length 92 and bit width 8 in loop 'anonymous'(can.c:126:3) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (can.c:126:3)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 8 in loop 'anonymous'(clu.c:17:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (clu.c:17:2)
INFO: [HLS 214-115] Multiple burst reads of length 28 and bit width 8 in loop 'anonymous'(uart.c:132:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (uart.c:132:2)
INFO: [HLS 214-115] Multiple burst writes of length 204 and bit width 8 in loop 'anonymous'(uart.c:154:3) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (uart.c:154:3)
INFO: [HLS 214-115] Multiple burst reads of length 28 and bit width 8 in loop 'anonymous'(dlin.c:98:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dlin.c:98:2)
INFO: [HLS 214-115] Multiple burst writes of length 28 and bit width 8 in loop 'anonymous'(dlin.c:120:3) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dlin.c:120:3)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.531 seconds; current allocated memory: 124.621 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 124.652 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 131.977 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 135.016 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'write_ddr.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'write_ddr.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'ddr_write.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'ddr_write.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_176_1' (dlin.c:79) in function 'single_lin_process.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_247_1' (can.c:188) in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_261_2' (can.c:188) in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'write_index_array' (clu.c:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'write_index_array' (clu.c:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'write_index_array' (clu.c:12) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'write_index_array' (clu.c:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'write_index_array' (clu.c:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'write_index_array' (clu.c:12) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can.c:192:46) to (can.c:244:7) in function 'recvFrame_logic.1'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.553 seconds; current allocated memory: 159.508 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'ringbuffer_header_bytes' 
INFO: [HLS 200-472] Inferring partial write operation for 'ringbuffer_header_bytes' 
INFO: [HLS 200-472] Inferring partial write operation for 'PL_Ctrl.first_timestamp' (uart.c:186:40)
INFO: [HLS 200-472] Inferring partial write operation for 'PL_Ctrl.first_time' (uart.c:187:35)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:188:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:189:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:190:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:191:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:192:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:193:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:194:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:195:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:196:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:197:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:203:39)
INFO: [HLS 200-472] Inferring partial write operation for 'PL_Ctrl.fifo_index' (uart.c:204:34)
INFO: [HLS 200-472] Inferring partial write operation for 'PL_Header.pkt_len_bytes' (uart.c:205:39)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:206:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:207:29)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' 
INFO: [HLS 200-472] Inferring partial write operation for 'PLIN_Ctrl.run_state' (dlin.c:158:30)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:179:23)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:182:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:183:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:184:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:185:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:186:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:187:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:188:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:189:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:190:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:191:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:192:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:193:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:195:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:196:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:197:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:198:19)
INFO: [HLS 200-472] Inferring partial write operation for 'PLIN_Ctrl.run_state' (dlin.c:203:29)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' 
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:195:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:200:20)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:207:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:208:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:209:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:210:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:227:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:228:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:229:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:230:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:231:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:232:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:233:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:234:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:235:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:236:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:237:17)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:238:17)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:240:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:242:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:251:28)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:252:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:253:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:254:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:264:28)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:265:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:266:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:267:32)
INFO: [HLS 200-472] Inferring partial write operation for 'ringbuffer_header_bytes' 
INFO: [HLS 200-472] Inferring partial write operation for 'PL_Ctrl.fifo_index' (uart.c:160:32)
INFO: [HLS 200-472] Inferring partial write operation for 'PL_Header.pkt_len_bytes' (uart.c:161:37)
INFO: [HLS 200-472] Inferring partial write operation for 'PL_Ctrl.first_time' (uart.c:162:32)
INFO: [HLS 200-472] Inferring partial write operation for 'PL_Ctrl.first_timestamp' (uart.c:163:37)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.247 seconds; current allocated memory: 280.430 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clu' ...
WARNING: [SYN 201-103] Legalizing function name 'ddr_write.1_Pipeline_1' to 'ddr_write_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'ddr_write.1_Pipeline_2' to 'ddr_write_1_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'ddr_write.1' to 'ddr_write_1'.
WARNING: [SYN 201-103] Legalizing function name 'uart_data_read.1' to 'uart_data_read_1'.
WARNING: [SYN 201-103] Legalizing function name 'single_lin_process.1_Pipeline_VITIS_LOOP_176_1' to 'single_lin_process_1_Pipeline_VITIS_LOOP_176_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_lin_ddr.1' to 'write_lin_ddr_1'.
WARNING: [SYN 201-103] Legalizing function name 'single_lin_process.1' to 'single_lin_process_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_1' to 'recvFrame_logic_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_VITIS_LOOP_261_2' to 'recvFrame_logic_1_Pipeline_VITIS_LOOP_261_2'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_VITIS_LOOP_247_1' to 'recvFrame_logic_1_Pipeline_VITIS_LOOP_247_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1_Pipeline_1' to 'write_ddr_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1_Pipeline_2' to 'write_ddr_1_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1' to 'write_ddr_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1' to 'recvFrame_logic_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ddr_write_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.595 seconds; current allocated memory: 285.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 286.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ddr_write_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 287.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 287.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ddr_write_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 288.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.469 seconds; current allocated memory: 288.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'uart_data_read_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.361 seconds; current allocated memory: 289.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.278 seconds; current allocated memory: 289.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'single_lin_process_1_Pipeline_VITIS_LOOP_176_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_176_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_176_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.293 seconds; current allocated memory: 290.219 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 290.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_lin_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.313 seconds; current allocated memory: 291.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 291.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'single_lin_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (7.587ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'single_lin_process_1' consists of the following:	bus read operation ('clu_addr_addr_read', dlin.c:81) on port 'clu_addr' (dlin.c:81) [44]  (7.3 ns)
	blocking operation 0.287 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 292.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.386 seconds; current allocated memory: 292.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.258 seconds; current allocated memory: 292.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 292.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_261_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_261_2'.
WARNING: [HLS 200-885] The II Violation in module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_261_2' (loop 'VITIS_LOOP_261_2'): Unable to schedule 'store' operation ('can_frame_addr_1_write_ln265', can.c:265) of variable 'trunc_ln18', can.c:265 on array 'can_frame' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'can_frame'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 11, loop 'VITIS_LOOP_261_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 293.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 293.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_247_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_247_1'.
WARNING: [HLS 200-885] The II Violation in module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_247_1' (loop 'VITIS_LOOP_247_1'): Unable to schedule 'store' operation ('can_frame_addr_4_write_ln252', can.c:252) of variable 'trunc_ln21', can.c:252 on array 'can_frame' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'can_frame'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 11, loop 'VITIS_LOOP_247_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 293.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 293.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 294.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 294.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 294.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 295.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.511 seconds; current allocated memory: 295.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.436 seconds; current allocated memory: 296.941 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.391 seconds; current allocated memory: 297.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 297.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.382 seconds; current allocated memory: 298.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ddr_write_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ddr_write_1_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ddr_write_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.925 seconds; current allocated memory: 300.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ddr_write_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ddr_write_1_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ddr_write_1_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.402 seconds; current allocated memory: 302.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ddr_write_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'dropped_uart_counter' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_9ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ddr_write_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_ddr_write_1_ringbuffer_header_bytes_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.467 seconds; current allocated memory: 304.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'uart_data_read_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'internal_uart_counter' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_9ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'uart_data_read_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_uart_data_read_1_PL_Ctrl_fifo_index_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clu_uart_data_read_1_PL_Ctrl_first_time_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clu_uart_data_read_1_PL_Ctrl_first_timestamp_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clu_uart_data_read_1_uart_fifo_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clu_uart_data_read_1_PL_Header_pkt_len_bytes_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.568 seconds; current allocated memory: 308.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'single_lin_process_1_Pipeline_VITIS_LOOP_176_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'single_lin_process_1_Pipeline_VITIS_LOOP_176_1' pipeline 'VITIS_LOOP_176_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'single_lin_process_1_Pipeline_VITIS_LOOP_176_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.628 seconds; current allocated memory: 311.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_lin_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'dropped_lin_counter' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_lin_ddr_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 313.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'single_lin_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'PL_Data' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'internal_lin_counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'single_lin_process_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_single_lin_process_1_PLIN_Ctrl_run_state_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clu_single_lin_process_1_lin_frame_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.491 seconds; current allocated memory: 317.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.454 seconds; current allocated memory: 319.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_261_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_261_2' pipeline 'VITIS_LOOP_261_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_VITIS_LOOP_261_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 320.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_247_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_247_1' pipeline 'VITIS_LOOP_247_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_VITIS_LOOP_247_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.321 seconds; current allocated memory: 322.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_ddr_1_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.518 seconds; current allocated memory: 323.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_ddr_1_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.471 seconds; current allocated memory: 324.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'dropped_can_counter' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 327.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'counter_can_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'internal_can_counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_recvFrame_logic_1_can_frame_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.506 seconds; current allocated memory: 331.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/clu_addr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/ps_ddr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_0_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_1_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_2_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_3_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_4_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_5_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_6_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_7_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_8_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_9_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_10_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_11_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/droped' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_can' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_uart' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_lin' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/timestamp' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clu' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'mode_nr' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'can_ptr', 'uart_ptr', 'lin_ptr', 'received_can', 'received_uart', 'received_lin', 'can_en', 'uart_en', 'lin_en', 'can_ddr', 'uart_ddr', 'lin_ddr' and 'return' to AXI-Lite port EN.
INFO: [RTGEN 206-100] Bundling port 'can_10_received', 'can_11_received', 'can_0_received', 'can_1_received', 'can_2_received', 'can_3_received', 'can_4_received', 'can_5_received', 'can_6_received', 'can_7_received', 'can_8_received' and 'can_9_received' to AXI-Lite port axilites.
WARNING: [RTGEN 206-101] Port 'clu/droped' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.75 seconds; current allocated memory: 338.945 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.37 seconds; current allocated memory: 345.258 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.178 seconds; current allocated memory: 357.496 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for clu.
INFO: [VLOG 209-307] Generating Verilog RTL for clu.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 131.80 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 21 seconds. CPU system time: 2 seconds. Elapsed time: 40.383 seconds; current allocated memory: 236.801 MB.
INFO: [HLS 200-112] Total CPU user time: 23 seconds. Total CPU system time: 3 seconds. Total elapsed time: 53.183 seconds; peak allocated memory: 357.547 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: source ./clu/solution1/directives.tcl
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file clu/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 36.863 seconds; current allocated memory: 11.480 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 49.635 seconds; peak allocated memory: 131.875 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=DF_2L
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -display_name DF_2L -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./clu/solution1/directives.tcl
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file clu/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 25.869 seconds; current allocated memory: 11.465 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 41.804 seconds; peak allocated memory: 143.863 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=DF_2L
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -display_name DF_2L -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./clu/solution1/directives.tcl
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.064 seconds; current allocated memory: 120.223 MB.
INFO: [HLS 200-10] Analyzing design file 'uart.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (uart.c:132:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (uart.c:154:10)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
INFO: [HLS 200-10] Analyzing design file 'dlin.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (dlin.c:98:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (dlin.c:120:11)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (dlin.c:121:5)
WARNING: [HLS 207-4054] passing 'volatile int *' to parameter of type 'volatile unsigned int *' converts between pointers to integer types with different sign (dlin.c:256:55)
INFO: [HLS 207-4414] passing argument to parameter 'linbase' here (dlin.c:209:38)
WARNING: [HLS 207-4054] passing 'volatile int *' to parameter of type 'volatile unsigned int *' converts between pointers to integer types with different sign (dlin.c:256:73)
INFO: [HLS 200-10] Analyzing design file 'clu.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (clu.c:17:9)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-5546] '#pragma HLS INTERFACE port=return register' is obsoleted and replaced by '#pragma HLS LATENCY min=1 max=1' (clu.c:42:9)
INFO: [HLS 200-10] Analyzing design file 'can.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (can.c:103:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (can.c:126:10)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-4054] passing 'unsigned char *' to parameter of type 'char *' converts between pointers to integer types with different sign (can.c:343:18)
INFO: [HLS 207-4414] passing argument to parameter 'data' here (can.c:97:58)
WARNING: [HLS 207-5292] unused parameter 'FifoNo' (can.c:141:7)
WARNING: [HLS 207-5292] unused parameter 'droped' (can.c:157:26)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.643 seconds; current allocated memory: 122.121 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'update_write_index' into 'write_ddr' (can.c:97:0)
INFO: [HLS 214-178] Inlining function 'XCanFd_GetDlc2len' into 'recvFrame_logic' (can.c:158:0)
INFO: [HLS 214-178] Inlining function 'CanFd_Recv_Sequential' into 'can' (can.c:412:0)
INFO: [HLS 214-178] Inlining function 'update_write_index' into 'ddr_write' (uart.c:126:0)
INFO: [HLS 214-178] Inlining function 'update_write_index' into 'write_lin_ddr' (dlin.c:92:0)
INFO: [HLS 214-178] Inlining function 'read_lin_reg' into 'single_lin_process' (dlin.c:133:0)
INFO: [HLS 214-178] Inlining function 'write_lin_reg' into 'single_lin_process' (dlin.c:133:0)
INFO: [HLS 214-178] Inlining function 'dlin_FSM' into 'dlin' (dlin.c:253:0)
INFO: [HLS 214-178] Inlining function 'can' into 'clu' (clu.c:39:0)
INFO: [HLS 214-178] Inlining function 'uart' into 'clu' (clu.c:39:0)
INFO: [HLS 214-178] Inlining function 'dlin' into 'clu' (clu.c:39:0)
WARNING: [HLS 214-203] Replacing invalid offset value '152' with '16' for s_axilite port 'can_10_received'. (clu.c:22:63)
WARNING: [HLS 214-203] Replacing invalid offset value '160' with '32' for s_axilite port 'can_11_received'. (clu.c:22:63)
INFO: [HLS 214-115] Multiple burst reads of length 28 and bit width 8 in loop 'anonymous'(can.c:103:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (can.c:103:2)
INFO: [HLS 214-115] Multiple burst writes of length 92 and bit width 8 in loop 'anonymous'(can.c:126:3) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (can.c:126:3)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 8 in loop 'anonymous'(clu.c:17:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (clu.c:17:2)
INFO: [HLS 214-115] Multiple burst reads of length 28 and bit width 8 in loop 'anonymous'(uart.c:132:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (uart.c:132:2)
INFO: [HLS 214-115] Multiple burst writes of length 204 and bit width 8 in loop 'anonymous'(uart.c:154:3) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (uart.c:154:3)
INFO: [HLS 214-115] Multiple burst reads of length 28 and bit width 8 in loop 'anonymous'(dlin.c:98:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dlin.c:98:2)
INFO: [HLS 214-115] Multiple burst writes of length 28 and bit width 8 in loop 'anonymous'(dlin.c:120:3) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dlin.c:120:3)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.427 seconds; current allocated memory: 124.418 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 124.434 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 132.137 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 135.129 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'write_ddr.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'write_ddr.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'ddr_write.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'ddr_write.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_176_1' (dlin.c:79) in function 'single_lin_process.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_247_1' (can.c:188) in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_261_2' (can.c:188) in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'write_index_array' (clu.c:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'write_index_array' (clu.c:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'write_index_array' (clu.c:12) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'write_index_array' (clu.c:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'write_index_array' (clu.c:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'write_index_array' (clu.c:12) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can.c:192:46) to (can.c:244:7) in function 'recvFrame_logic.1'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.531 seconds; current allocated memory: 159.746 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'ringbuffer_header_bytes' 
INFO: [HLS 200-472] Inferring partial write operation for 'ringbuffer_header_bytes' 
INFO: [HLS 200-472] Inferring partial write operation for 'PL_Ctrl.first_timestamp' (uart.c:186:40)
INFO: [HLS 200-472] Inferring partial write operation for 'PL_Ctrl.first_time' (uart.c:187:35)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:188:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:189:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:190:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:191:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:192:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:193:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:194:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:195:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:196:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:197:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:203:39)
INFO: [HLS 200-472] Inferring partial write operation for 'PL_Ctrl.fifo_index' (uart.c:204:34)
INFO: [HLS 200-472] Inferring partial write operation for 'PL_Header.pkt_len_bytes' (uart.c:205:39)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:206:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:207:29)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' 
INFO: [HLS 200-472] Inferring partial write operation for 'PLIN_Ctrl.run_state' (dlin.c:158:30)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:179:23)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:182:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:183:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:184:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:185:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:186:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:187:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:188:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:189:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:190:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:191:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:192:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:193:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:195:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:196:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:197:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:198:19)
INFO: [HLS 200-472] Inferring partial write operation for 'PLIN_Ctrl.run_state' (dlin.c:203:29)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' 
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:195:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:200:20)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:207:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:208:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:209:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:210:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:227:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:228:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:229:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:230:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:231:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:232:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:233:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:234:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:235:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:236:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:237:17)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:238:17)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:240:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:242:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:251:28)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:252:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:253:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:254:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:264:28)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:265:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:266:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:267:32)
INFO: [HLS 200-472] Inferring partial write operation for 'ringbuffer_header_bytes' 
INFO: [HLS 200-472] Inferring partial write operation for 'PL_Ctrl.fifo_index' (uart.c:160:32)
INFO: [HLS 200-472] Inferring partial write operation for 'PL_Header.pkt_len_bytes' (uart.c:161:37)
INFO: [HLS 200-472] Inferring partial write operation for 'PL_Ctrl.first_time' (uart.c:162:32)
INFO: [HLS 200-472] Inferring partial write operation for 'PL_Ctrl.first_timestamp' (uart.c:163:37)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.207 seconds; current allocated memory: 280.555 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clu' ...
WARNING: [SYN 201-103] Legalizing function name 'ddr_write.1_Pipeline_1' to 'ddr_write_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'ddr_write.1_Pipeline_2' to 'ddr_write_1_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'ddr_write.1' to 'ddr_write_1'.
WARNING: [SYN 201-103] Legalizing function name 'uart_data_read.1' to 'uart_data_read_1'.
WARNING: [SYN 201-103] Legalizing function name 'single_lin_process.1_Pipeline_VITIS_LOOP_176_1' to 'single_lin_process_1_Pipeline_VITIS_LOOP_176_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_lin_ddr.1' to 'write_lin_ddr_1'.
WARNING: [SYN 201-103] Legalizing function name 'single_lin_process.1' to 'single_lin_process_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_1' to 'recvFrame_logic_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_VITIS_LOOP_261_2' to 'recvFrame_logic_1_Pipeline_VITIS_LOOP_261_2'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_VITIS_LOOP_247_1' to 'recvFrame_logic_1_Pipeline_VITIS_LOOP_247_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1_Pipeline_1' to 'write_ddr_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1_Pipeline_2' to 'write_ddr_1_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1' to 'write_ddr_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1' to 'recvFrame_logic_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ddr_write_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.542 seconds; current allocated memory: 285.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 286.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ddr_write_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 287.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 287.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ddr_write_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.292 seconds; current allocated memory: 288.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.479 seconds; current allocated memory: 288.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'uart_data_read_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.338 seconds; current allocated memory: 289.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.303 seconds; current allocated memory: 289.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'single_lin_process_1_Pipeline_VITIS_LOOP_176_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_176_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_176_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.291 seconds; current allocated memory: 289.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 289.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_lin_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.296 seconds; current allocated memory: 290.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.458 seconds; current allocated memory: 290.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'single_lin_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (8.1ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'single_lin_process_1' consists of the following:	bus read operation ('clu_addr_addr_read', dlin.c:81) on port 'clu_addr' (dlin.c:81) [44]  (7.3 ns)
	blocking operation 0.8 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.388 seconds; current allocated memory: 292.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 292.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.238 seconds; current allocated memory: 292.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 292.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_261_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_261_2'.
WARNING: [HLS 200-885] The II Violation in module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_261_2' (loop 'VITIS_LOOP_261_2'): Unable to schedule 'store' operation ('can_frame_addr_1_write_ln265', can.c:265) of variable 'trunc_ln18', can.c:265 on array 'can_frame' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'can_frame'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 12, loop 'VITIS_LOOP_261_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 293.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 293.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_247_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_247_1'.
WARNING: [HLS 200-885] The II Violation in module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_247_1' (loop 'VITIS_LOOP_247_1'): Unable to schedule 'store' operation ('can_frame_addr_4_write_ln252', can.c:252) of variable 'trunc_ln21', can.c:252 on array 'can_frame' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'can_frame'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 11, loop 'VITIS_LOOP_247_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.271 seconds; current allocated memory: 293.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 293.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 293.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 293.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 293.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 293.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.322 seconds; current allocated memory: 294.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.474 seconds; current allocated memory: 294.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.366 seconds; current allocated memory: 296.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.415 seconds; current allocated memory: 296.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.505 seconds; current allocated memory: 297.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.375 seconds; current allocated memory: 298.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ddr_write_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ddr_write_1_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ddr_write_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.948 seconds; current allocated memory: 300.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ddr_write_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ddr_write_1_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ddr_write_1_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.369 seconds; current allocated memory: 302.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ddr_write_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'dropped_uart_counter' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_9ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ddr_write_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_ddr_write_1_ringbuffer_header_bytes_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.363 seconds; current allocated memory: 304.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'uart_data_read_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'internal_uart_counter' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_9ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'uart_data_read_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_uart_data_read_1_PL_Ctrl_fifo_index_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clu_uart_data_read_1_PL_Ctrl_first_time_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clu_uart_data_read_1_PL_Ctrl_first_timestamp_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clu_uart_data_read_1_uart_fifo_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clu_uart_data_read_1_PL_Header_pkt_len_bytes_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.605 seconds; current allocated memory: 308.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'single_lin_process_1_Pipeline_VITIS_LOOP_176_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'single_lin_process_1_Pipeline_VITIS_LOOP_176_1' pipeline 'VITIS_LOOP_176_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'single_lin_process_1_Pipeline_VITIS_LOOP_176_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.617 seconds; current allocated memory: 311.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_lin_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'dropped_lin_counter' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_lin_ddr_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 313.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'single_lin_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'PL_Data' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'internal_lin_counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'single_lin_process_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_single_lin_process_1_PLIN_Ctrl_run_state_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clu_single_lin_process_1_lin_frame_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.465 seconds; current allocated memory: 317.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.377 seconds; current allocated memory: 319.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_261_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_261_2' pipeline 'VITIS_LOOP_261_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_VITIS_LOOP_261_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 320.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_247_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_247_1' pipeline 'VITIS_LOOP_247_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_VITIS_LOOP_247_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.289 seconds; current allocated memory: 322.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_ddr_1_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.459 seconds; current allocated memory: 324.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_ddr_1_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.406 seconds; current allocated memory: 324.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'dropped_can_counter' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 327.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'counter_can_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'internal_can_counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_recvFrame_logic_1_can_frame_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 331.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/clu_addr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/ps_ddr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_0_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_1_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_2_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_3_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_4_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_5_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_6_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_7_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_8_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_9_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_10_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_11_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/droped' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_can' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_uart' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_lin' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/timestamp' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clu' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'mode_nr' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'can_ptr', 'uart_ptr', 'lin_ptr', 'received_can', 'received_uart', 'received_lin', 'can_en', 'uart_en', 'lin_en', 'can_ddr', 'uart_ddr', 'lin_ddr' and 'return' to AXI-Lite port EN.
INFO: [RTGEN 206-100] Bundling port 'can_10_received', 'can_11_received', 'can_0_received', 'can_1_received', 'can_2_received', 'can_3_received', 'can_4_received', 'can_5_received', 'can_6_received', 'can_7_received', 'can_8_received' and 'can_9_received' to AXI-Lite port axilites.
WARNING: [RTGEN 206-101] Port 'clu/droped' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.708 seconds; current allocated memory: 339.000 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.15 seconds; current allocated memory: 345.703 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.353 seconds; current allocated memory: 357.898 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for clu.
INFO: [VLOG 209-307] Generating Verilog RTL for clu.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 123.46 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 19 seconds. CPU system time: 2 seconds. Elapsed time: 42.032 seconds; current allocated memory: 237.688 MB.
INFO: [HLS 200-112] Total CPU user time: 22 seconds. Total CPU system time: 3 seconds. Total elapsed time: 54.718 seconds; peak allocated memory: 357.949 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=DF_2L
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -display_name DF_2L -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./clu/solution1/directives.tcl
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file clu/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 17.707 seconds; current allocated memory: 12.426 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 30.224 seconds; peak allocated memory: 132.082 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=DF_2L
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -display_name DF_2L 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./clu/solution1/directives.tcl
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.119 seconds; current allocated memory: 120.598 MB.
INFO: [HLS 200-10] Analyzing design file 'uart.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (uart.c:132:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (uart.c:154:10)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
INFO: [HLS 200-10] Analyzing design file 'dlin.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (dlin.c:98:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (dlin.c:120:11)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (dlin.c:121:5)
WARNING: [HLS 207-4054] passing 'volatile int *' to parameter of type 'volatile unsigned int *' converts between pointers to integer types with different sign (dlin.c:256:55)
INFO: [HLS 207-4414] passing argument to parameter 'linbase' here (dlin.c:209:38)
WARNING: [HLS 207-4054] passing 'volatile int *' to parameter of type 'volatile unsigned int *' converts between pointers to integer types with different sign (dlin.c:256:73)
INFO: [HLS 200-10] Analyzing design file 'clu.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (clu.c:17:9)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-5546] '#pragma HLS INTERFACE port=return register' is obsoleted and replaced by '#pragma HLS LATENCY min=1 max=1' (clu.c:42:9)
INFO: [HLS 200-10] Analyzing design file 'can.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (can.c:103:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (can.c:126:10)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-4054] passing 'unsigned char *' to parameter of type 'char *' converts between pointers to integer types with different sign (can.c:343:18)
INFO: [HLS 207-4414] passing argument to parameter 'data' here (can.c:97:58)
WARNING: [HLS 207-5292] unused parameter 'FifoNo' (can.c:141:7)
WARNING: [HLS 207-5292] unused parameter 'droped' (can.c:157:26)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.731 seconds; current allocated memory: 122.215 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'update_write_index' into 'write_ddr' (can.c:97:0)
INFO: [HLS 214-178] Inlining function 'XCanFd_GetDlc2len' into 'recvFrame_logic' (can.c:158:0)
INFO: [HLS 214-178] Inlining function 'CanFd_Recv_Sequential' into 'can' (can.c:412:0)
INFO: [HLS 214-178] Inlining function 'update_write_index' into 'ddr_write' (uart.c:126:0)
INFO: [HLS 214-178] Inlining function 'update_write_index' into 'write_lin_ddr' (dlin.c:92:0)
INFO: [HLS 214-178] Inlining function 'read_lin_reg' into 'single_lin_process' (dlin.c:133:0)
INFO: [HLS 214-178] Inlining function 'write_lin_reg' into 'single_lin_process' (dlin.c:133:0)
INFO: [HLS 214-178] Inlining function 'dlin_FSM' into 'dlin' (dlin.c:253:0)
INFO: [HLS 214-178] Inlining function 'can' into 'clu' (clu.c:39:0)
INFO: [HLS 214-178] Inlining function 'uart' into 'clu' (clu.c:39:0)
INFO: [HLS 214-178] Inlining function 'dlin' into 'clu' (clu.c:39:0)
WARNING: [HLS 214-203] Replacing invalid offset value '152' with '40' for s_axilite port 'can_10_received'. (clu.c:22:63)
WARNING: [HLS 214-203] Replacing invalid offset value '160' with '56' for s_axilite port 'can_11_received'. (clu.c:22:63)
INFO: [HLS 214-115] Multiple burst reads of length 28 and bit width 8 in loop 'anonymous'(can.c:103:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (can.c:103:2)
INFO: [HLS 214-115] Multiple burst writes of length 92 and bit width 8 in loop 'anonymous'(can.c:126:3) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (can.c:126:3)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 8 in loop 'anonymous'(clu.c:17:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (clu.c:17:2)
INFO: [HLS 214-115] Multiple burst reads of length 28 and bit width 8 in loop 'anonymous'(uart.c:132:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (uart.c:132:2)
INFO: [HLS 214-115] Multiple burst writes of length 204 and bit width 8 in loop 'anonymous'(uart.c:154:3) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (uart.c:154:3)
INFO: [HLS 214-115] Multiple burst reads of length 28 and bit width 8 in loop 'anonymous'(dlin.c:98:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dlin.c:98:2)
INFO: [HLS 214-115] Multiple burst writes of length 28 and bit width 8 in loop 'anonymous'(dlin.c:120:3) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dlin.c:120:3)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.322 seconds; current allocated memory: 124.539 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 124.543 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 132.008 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 134.922 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'write_ddr.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'write_ddr.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'ddr_write.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'ddr_write.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_176_1' (dlin.c:79) in function 'single_lin_process.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_247_1' (can.c:188) in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_261_2' (can.c:188) in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'write_index_array' (clu.c:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'write_index_array' (clu.c:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'write_index_array' (clu.c:12) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'write_index_array' (clu.c:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'write_index_array' (clu.c:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'write_index_array' (clu.c:12) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can.c:192:46) to (can.c:244:7) in function 'recvFrame_logic.1'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.512 seconds; current allocated memory: 159.398 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'ringbuffer_header_bytes' 
INFO: [HLS 200-472] Inferring partial write operation for 'ringbuffer_header_bytes' 
INFO: [HLS 200-472] Inferring partial write operation for 'PL_Ctrl.first_timestamp' (uart.c:186:40)
INFO: [HLS 200-472] Inferring partial write operation for 'PL_Ctrl.first_time' (uart.c:187:35)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:188:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:189:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:190:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:191:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:192:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:193:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:194:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:195:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:196:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:197:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:203:39)
INFO: [HLS 200-472] Inferring partial write operation for 'PL_Ctrl.fifo_index' (uart.c:204:34)
INFO: [HLS 200-472] Inferring partial write operation for 'PL_Header.pkt_len_bytes' (uart.c:205:39)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:206:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:207:29)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' 
INFO: [HLS 200-472] Inferring partial write operation for 'PLIN_Ctrl.run_state' (dlin.c:158:30)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:179:23)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:182:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:183:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:184:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:185:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:186:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:187:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:188:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:189:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:190:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:191:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:192:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:193:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:195:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:196:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:197:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:198:19)
INFO: [HLS 200-472] Inferring partial write operation for 'PLIN_Ctrl.run_state' (dlin.c:203:29)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' 
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:195:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:200:20)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:207:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:208:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:209:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:210:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:227:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:228:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:229:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:230:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:231:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:232:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:233:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:234:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:235:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:236:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:237:17)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:238:17)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:240:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:242:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:251:28)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:252:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:253:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:254:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:264:28)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:265:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:266:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:267:32)
INFO: [HLS 200-472] Inferring partial write operation for 'ringbuffer_header_bytes' 
INFO: [HLS 200-472] Inferring partial write operation for 'PL_Ctrl.fifo_index' (uart.c:160:32)
INFO: [HLS 200-472] Inferring partial write operation for 'PL_Header.pkt_len_bytes' (uart.c:161:37)
INFO: [HLS 200-472] Inferring partial write operation for 'PL_Ctrl.first_time' (uart.c:162:32)
INFO: [HLS 200-472] Inferring partial write operation for 'PL_Ctrl.first_timestamp' (uart.c:163:37)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.186 seconds; current allocated memory: 279.898 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clu' ...
WARNING: [SYN 201-103] Legalizing function name 'ddr_write.1_Pipeline_1' to 'ddr_write_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'ddr_write.1_Pipeline_2' to 'ddr_write_1_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'ddr_write.1' to 'ddr_write_1'.
WARNING: [SYN 201-103] Legalizing function name 'uart_data_read.1' to 'uart_data_read_1'.
WARNING: [SYN 201-103] Legalizing function name 'single_lin_process.1_Pipeline_VITIS_LOOP_176_1' to 'single_lin_process_1_Pipeline_VITIS_LOOP_176_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_lin_ddr.1' to 'write_lin_ddr_1'.
WARNING: [SYN 201-103] Legalizing function name 'single_lin_process.1' to 'single_lin_process_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_1' to 'recvFrame_logic_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_VITIS_LOOP_261_2' to 'recvFrame_logic_1_Pipeline_VITIS_LOOP_261_2'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_VITIS_LOOP_247_1' to 'recvFrame_logic_1_Pipeline_VITIS_LOOP_247_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1_Pipeline_1' to 'write_ddr_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1_Pipeline_2' to 'write_ddr_1_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1' to 'write_ddr_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1' to 'recvFrame_logic_1'.
WARNING: [SYN 201-506] An incorrect offset '104' is defined with AXILite port 'received_uart', and it will be replaced with a new offset '48'.
WARNING: [SYN 201-506] An incorrect offset '104' is defined with AXILite port 'received_lin', and it will be replaced with a new offset '64'.
WARNING: [SYN 201-506] An incorrect offset '104' is defined with AXILite port 'can_en', and it will be replaced with a new offset '80'.
WARNING: [SYN 201-506] An incorrect offset '104' is defined with AXILite port 'uart_en', and it will be replaced with a new offset '168'.
WARNING: [SYN 201-506] An incorrect offset '104' is defined with AXILite port 'lin_en', and it will be replaced with a new offset '176'.
WARNING: [SYN 201-506] An incorrect offset '104' is defined with AXILite port 'can_ddr', and it will be replaced with a new offset '184'.
WARNING: [SYN 201-506] An incorrect offset '104' is defined with AXILite port 'uart_ddr', and it will be replaced with a new offset '192'.
WARNING: [SYN 201-506] An incorrect offset '104' is defined with AXILite port 'lin_ddr', and it will be replaced with a new offset '200'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ddr_write_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.642 seconds; current allocated memory: 285.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 286.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ddr_write_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 286.504 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 286.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ddr_write_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 287.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.471 seconds; current allocated memory: 288.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'uart_data_read_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.347 seconds; current allocated memory: 289.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 289.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'single_lin_process_1_Pipeline_VITIS_LOOP_176_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_176_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_176_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.303 seconds; current allocated memory: 289.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 289.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_lin_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 290.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.503 seconds; current allocated memory: 291.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'single_lin_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (8.1ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'single_lin_process_1' consists of the following:	bus read operation ('clu_addr_addr_read', dlin.c:81) on port 'clu_addr' (dlin.c:81) [44]  (7.3 ns)
	blocking operation 0.8 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.371 seconds; current allocated memory: 292.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.341 seconds; current allocated memory: 292.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.247 seconds; current allocated memory: 292.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 292.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_261_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_261_2'.
WARNING: [HLS 200-885] The II Violation in module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_261_2' (loop 'VITIS_LOOP_261_2'): Unable to schedule 'store' operation ('can_frame_addr_1_write_ln265', can.c:265) of variable 'trunc_ln18', can.c:265 on array 'can_frame' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'can_frame'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 12, loop 'VITIS_LOOP_261_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 292.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 293.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_247_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_247_1'.
WARNING: [HLS 200-885] The II Violation in module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_247_1' (loop 'VITIS_LOOP_247_1'): Unable to schedule 'store' operation ('can_frame_addr_4_write_ln252', can.c:252) of variable 'trunc_ln21', can.c:252 on array 'can_frame' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'can_frame'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 11, loop 'VITIS_LOOP_247_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.271 seconds; current allocated memory: 293.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 293.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 293.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 293.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 293.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 293.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.344 seconds; current allocated memory: 294.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.493 seconds; current allocated memory: 295.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.373 seconds; current allocated memory: 297.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.427 seconds; current allocated memory: 297.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.535 seconds; current allocated memory: 298.023 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.421 seconds; current allocated memory: 298.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ddr_write_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ddr_write_1_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ddr_write_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.867 seconds; current allocated memory: 300.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ddr_write_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ddr_write_1_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ddr_write_1_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.426 seconds; current allocated memory: 301.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ddr_write_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'dropped_uart_counter' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_9ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ddr_write_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_ddr_write_1_ringbuffer_header_bytes_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 304.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'uart_data_read_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'internal_uart_counter' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_9ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'uart_data_read_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_uart_data_read_1_PL_Ctrl_fifo_index_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clu_uart_data_read_1_PL_Ctrl_first_time_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clu_uart_data_read_1_PL_Ctrl_first_timestamp_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clu_uart_data_read_1_uart_fifo_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clu_uart_data_read_1_PL_Header_pkt_len_bytes_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.537 seconds; current allocated memory: 307.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'single_lin_process_1_Pipeline_VITIS_LOOP_176_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'single_lin_process_1_Pipeline_VITIS_LOOP_176_1' pipeline 'VITIS_LOOP_176_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'single_lin_process_1_Pipeline_VITIS_LOOP_176_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.648 seconds; current allocated memory: 310.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_lin_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'dropped_lin_counter' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_lin_ddr_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 313.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'single_lin_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'PL_Data' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'internal_lin_counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'single_lin_process_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_single_lin_process_1_PLIN_Ctrl_run_state_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clu_single_lin_process_1_lin_frame_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.483 seconds; current allocated memory: 316.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.418 seconds; current allocated memory: 319.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_261_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_261_2' pipeline 'VITIS_LOOP_261_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_VITIS_LOOP_261_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 320.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_247_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_247_1' pipeline 'VITIS_LOOP_247_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_VITIS_LOOP_247_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.308 seconds; current allocated memory: 321.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_ddr_1_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.537 seconds; current allocated memory: 323.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_ddr_1_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.437 seconds; current allocated memory: 324.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'dropped_can_counter' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.281 seconds; current allocated memory: 326.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'counter_can_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'internal_can_counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_recvFrame_logic_1_can_frame_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.501 seconds; current allocated memory: 331.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/clu_addr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/ps_ddr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_0_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_1_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_2_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_3_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_4_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_5_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_6_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_7_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_8_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_9_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_10_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_11_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/droped' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_can' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_uart' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_lin' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/timestamp' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clu' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'mode_nr' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'can_ptr', 'uart_ptr', 'lin_ptr', 'can_10_received', 'can_11_received', 'received_can', 'can_0_received', 'can_1_received', 'can_2_received', 'can_3_received', 'can_4_received', 'can_5_received', 'can_6_received', 'can_7_received', 'can_8_received', 'can_9_received', 'received_uart', 'received_lin', 'can_en', 'uart_en', 'lin_en', 'can_ddr', 'uart_ddr' and 'lin_ddr' to AXI-Lite port EN.
WARNING: [RTGEN 206-101] Port 'clu/droped' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.592 seconds; current allocated memory: 338.176 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.096 seconds; current allocated memory: 344.977 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 3.759 seconds; current allocated memory: 356.879 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for clu.
INFO: [VLOG 209-307] Generating Verilog RTL for clu.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 123.46 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 21 seconds. CPU system time: 2 seconds. Elapsed time: 38.634 seconds; current allocated memory: 236.293 MB.
INFO: [HLS 200-112] Total CPU user time: 23 seconds. Total CPU system time: 3 seconds. Total elapsed time: 51.384 seconds; peak allocated memory: 356.930 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=DF_2L
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -display_name DF_2L 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./clu/solution1/directives.tcl
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file clu/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 17.532 seconds; current allocated memory: 11.703 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 1 seconds. Total elapsed time: 30.124 seconds; peak allocated memory: 131.477 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=DF_2L
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -display_name DF_2L -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./clu/solution1/directives.tcl
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file clu/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 24.55 seconds; current allocated memory: 11.145 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 1 seconds. Total elapsed time: 40.08 seconds; peak allocated memory: 142.156 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=DF_2L
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name DF_2L -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./clu/solution1/directives.tcl
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.076 seconds; current allocated memory: 122.570 MB.
INFO: [HLS 200-10] Analyzing design file 'uart.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (uart.c:132:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (uart.c:154:10)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
INFO: [HLS 200-10] Analyzing design file 'dlin.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (dlin.c:98:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (dlin.c:120:11)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (dlin.c:121:5)
WARNING: [HLS 207-4054] passing 'volatile int *' to parameter of type 'volatile unsigned int *' converts between pointers to integer types with different sign (dlin.c:256:55)
INFO: [HLS 207-4414] passing argument to parameter 'linbase' here (dlin.c:209:38)
WARNING: [HLS 207-4054] passing 'volatile int *' to parameter of type 'volatile unsigned int *' converts between pointers to integer types with different sign (dlin.c:256:73)
INFO: [HLS 200-10] Analyzing design file 'clu.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (clu.c:17:9)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-5546] '#pragma HLS INTERFACE port=return register' is obsoleted and replaced by '#pragma HLS LATENCY min=1 max=1' (clu.c:42:9)
INFO: [HLS 200-10] Analyzing design file 'can.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (can.c:103:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (can.c:126:10)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-4054] passing 'unsigned char *' to parameter of type 'char *' converts between pointers to integer types with different sign (can.c:343:18)
INFO: [HLS 207-4414] passing argument to parameter 'data' here (can.c:97:58)
WARNING: [HLS 207-5292] unused parameter 'FifoNo' (can.c:141:7)
WARNING: [HLS 207-5292] unused parameter 'droped' (can.c:157:26)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.989 seconds; current allocated memory: 124.016 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'update_write_index' into 'write_ddr' (can.c:97:0)
INFO: [HLS 214-178] Inlining function 'XCanFd_GetDlc2len' into 'recvFrame_logic' (can.c:158:0)
INFO: [HLS 214-178] Inlining function 'CanFd_Recv_Sequential' into 'can' (can.c:412:0)
INFO: [HLS 214-178] Inlining function 'update_write_index' into 'ddr_write' (uart.c:126:0)
INFO: [HLS 214-178] Inlining function 'update_write_index' into 'write_lin_ddr' (dlin.c:92:0)
INFO: [HLS 214-178] Inlining function 'read_lin_reg' into 'single_lin_process' (dlin.c:133:0)
INFO: [HLS 214-178] Inlining function 'write_lin_reg' into 'single_lin_process' (dlin.c:133:0)
INFO: [HLS 214-178] Inlining function 'dlin_FSM' into 'dlin' (dlin.c:253:0)
INFO: [HLS 214-178] Inlining function 'can' into 'clu' (clu.c:39:0)
INFO: [HLS 214-178] Inlining function 'uart' into 'clu' (clu.c:39:0)
INFO: [HLS 214-178] Inlining function 'dlin' into 'clu' (clu.c:39:0)
WARNING: [HLS 214-203] Replacing invalid offset value '152' with '40' for s_axilite port 'can_10_received'. (clu.c:22:63)
WARNING: [HLS 214-203] Replacing invalid offset value '160' with '56' for s_axilite port 'can_11_received'. (clu.c:22:63)
INFO: [HLS 214-115] Multiple burst reads of length 28 and bit width 8 in loop 'anonymous'(can.c:103:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (can.c:103:2)
INFO: [HLS 214-115] Multiple burst writes of length 92 and bit width 8 in loop 'anonymous'(can.c:126:3) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (can.c:126:3)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 8 in loop 'anonymous'(clu.c:17:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (clu.c:17:2)
INFO: [HLS 214-115] Multiple burst reads of length 28 and bit width 8 in loop 'anonymous'(uart.c:132:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (uart.c:132:2)
INFO: [HLS 214-115] Multiple burst writes of length 204 and bit width 8 in loop 'anonymous'(uart.c:154:3) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (uart.c:154:3)
INFO: [HLS 214-115] Multiple burst reads of length 28 and bit width 8 in loop 'anonymous'(dlin.c:98:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dlin.c:98:2)
INFO: [HLS 214-115] Multiple burst writes of length 28 and bit width 8 in loop 'anonymous'(dlin.c:120:3) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dlin.c:120:3)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.261 seconds; current allocated memory: 126.426 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 126.453 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 133.809 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 136.656 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'write_ddr.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'write_ddr.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'ddr_write.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'ddr_write.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_176_1' (dlin.c:79) in function 'single_lin_process.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_247_1' (can.c:188) in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_261_2' (can.c:188) in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'write_index_array' (clu.c:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'write_index_array' (clu.c:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'write_index_array' (clu.c:12) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'write_index_array' (clu.c:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'write_index_array' (clu.c:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'write_index_array' (clu.c:12) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can.c:192:46) to (can.c:244:7) in function 'recvFrame_logic.1'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.537 seconds; current allocated memory: 161.320 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'ringbuffer_header_bytes' 
INFO: [HLS 200-472] Inferring partial write operation for 'ringbuffer_header_bytes' 
INFO: [HLS 200-472] Inferring partial write operation for 'PL_Ctrl.first_timestamp' (uart.c:186:40)
INFO: [HLS 200-472] Inferring partial write operation for 'PL_Ctrl.first_time' (uart.c:187:35)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:188:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:189:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:190:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:191:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:192:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:193:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:194:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:195:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:196:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:197:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:203:39)
INFO: [HLS 200-472] Inferring partial write operation for 'PL_Ctrl.fifo_index' (uart.c:204:34)
INFO: [HLS 200-472] Inferring partial write operation for 'PL_Header.pkt_len_bytes' (uart.c:205:39)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:206:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:207:29)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' 
INFO: [HLS 200-472] Inferring partial write operation for 'PLIN_Ctrl.run_state' (dlin.c:158:30)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:179:23)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:182:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:183:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:184:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:185:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:186:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:187:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:188:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:189:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:190:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:191:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:192:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:193:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:195:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:196:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:197:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:198:19)
INFO: [HLS 200-472] Inferring partial write operation for 'PLIN_Ctrl.run_state' (dlin.c:203:29)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' 
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:195:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:200:20)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:207:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:208:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:209:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:210:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:227:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:228:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:229:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:230:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:231:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:232:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:233:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:234:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:235:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:236:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:237:17)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:238:17)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:240:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:242:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:251:28)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:252:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:253:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:254:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:264:28)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:265:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:266:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:267:32)
INFO: [HLS 200-472] Inferring partial write operation for 'ringbuffer_header_bytes' 
INFO: [HLS 200-472] Inferring partial write operation for 'PL_Ctrl.fifo_index' (uart.c:160:32)
INFO: [HLS 200-472] Inferring partial write operation for 'PL_Header.pkt_len_bytes' (uart.c:161:37)
INFO: [HLS 200-472] Inferring partial write operation for 'PL_Ctrl.first_time' (uart.c:162:32)
INFO: [HLS 200-472] Inferring partial write operation for 'PL_Ctrl.first_timestamp' (uart.c:163:37)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.18 seconds; current allocated memory: 282.285 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clu' ...
WARNING: [SYN 201-103] Legalizing function name 'ddr_write.1_Pipeline_1' to 'ddr_write_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'ddr_write.1_Pipeline_2' to 'ddr_write_1_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'ddr_write.1' to 'ddr_write_1'.
WARNING: [SYN 201-103] Legalizing function name 'uart_data_read.1' to 'uart_data_read_1'.
WARNING: [SYN 201-103] Legalizing function name 'single_lin_process.1_Pipeline_VITIS_LOOP_176_1' to 'single_lin_process_1_Pipeline_VITIS_LOOP_176_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_lin_ddr.1' to 'write_lin_ddr_1'.
WARNING: [SYN 201-103] Legalizing function name 'single_lin_process.1' to 'single_lin_process_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_1' to 'recvFrame_logic_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_VITIS_LOOP_261_2' to 'recvFrame_logic_1_Pipeline_VITIS_LOOP_261_2'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_VITIS_LOOP_247_1' to 'recvFrame_logic_1_Pipeline_VITIS_LOOP_247_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1_Pipeline_1' to 'write_ddr_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1_Pipeline_2' to 'write_ddr_1_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1' to 'write_ddr_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1' to 'recvFrame_logic_1'.
WARNING: [SYN 201-506] An incorrect offset '104' is defined with AXILite port 'received_uart', and it will be replaced with a new offset '48'.
WARNING: [SYN 201-506] An incorrect offset '104' is defined with AXILite port 'received_lin', and it will be replaced with a new offset '64'.
WARNING: [SYN 201-506] An incorrect offset '104' is defined with AXILite port 'can_en', and it will be replaced with a new offset '80'.
WARNING: [SYN 201-506] An incorrect offset '104' is defined with AXILite port 'uart_en', and it will be replaced with a new offset '176'.
WARNING: [SYN 201-506] An incorrect offset '104' is defined with AXILite port 'lin_en', and it will be replaced with a new offset '184'.
WARNING: [SYN 201-506] An incorrect offset '104' is defined with AXILite port 'can_ddr', and it will be replaced with a new offset '192'.
WARNING: [SYN 201-506] An incorrect offset '104' is defined with AXILite port 'uart_ddr', and it will be replaced with a new offset '200'.
WARNING: [SYN 201-506] An incorrect offset '104' is defined with AXILite port 'lin_ddr', and it will be replaced with a new offset '208'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ddr_write_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.666 seconds; current allocated memory: 287.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 288.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ddr_write_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 288.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 289.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ddr_write_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.261 seconds; current allocated memory: 290.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.491 seconds; current allocated memory: 290.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'uart_data_read_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.369 seconds; current allocated memory: 291.320 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.306 seconds; current allocated memory: 291.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'single_lin_process_1_Pipeline_VITIS_LOOP_176_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_176_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_176_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.324 seconds; current allocated memory: 291.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 291.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_lin_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 292.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.514 seconds; current allocated memory: 292.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'single_lin_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (8.1ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'single_lin_process_1' consists of the following:	bus read operation ('clu_addr_addr_read', dlin.c:81) on port 'clu_addr' (dlin.c:81) [44]  (7.3 ns)
	blocking operation 0.8 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.423 seconds; current allocated memory: 293.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 294.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 294.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 294.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_261_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_261_2'.
WARNING: [HLS 200-885] The II Violation in module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_261_2' (loop 'VITIS_LOOP_261_2'): Unable to schedule 'store' operation ('can_frame_addr_1_write_ln265', can.c:265) of variable 'trunc_ln18', can.c:265 on array 'can_frame' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'can_frame'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 12, loop 'VITIS_LOOP_261_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 294.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 294.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_247_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_247_1'.
WARNING: [HLS 200-885] The II Violation in module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_247_1' (loop 'VITIS_LOOP_247_1'): Unable to schedule 'store' operation ('can_frame_addr_4_write_ln252', can.c:252) of variable 'trunc_ln21', can.c:252 on array 'can_frame' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'can_frame'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 11, loop 'VITIS_LOOP_247_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.229 seconds; current allocated memory: 295.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 295.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 295.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 295.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 296.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 296.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 296.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.548 seconds; current allocated memory: 297.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.371 seconds; current allocated memory: 298.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.413 seconds; current allocated memory: 299.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.545 seconds; current allocated memory: 299.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 300.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ddr_write_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ddr_write_1_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ddr_write_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.894 seconds; current allocated memory: 302.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ddr_write_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ddr_write_1_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ddr_write_1_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.428 seconds; current allocated memory: 303.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ddr_write_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'dropped_uart_counter' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_9ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ddr_write_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_ddr_write_1_ringbuffer_header_bytes_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.306 seconds; current allocated memory: 306.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'uart_data_read_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'internal_uart_counter' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_9ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'uart_data_read_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_uart_data_read_1_PL_Ctrl_fifo_index_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clu_uart_data_read_1_PL_Ctrl_first_time_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clu_uart_data_read_1_PL_Ctrl_first_timestamp_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clu_uart_data_read_1_uart_fifo_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clu_uart_data_read_1_PL_Header_pkt_len_bytes_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.558 seconds; current allocated memory: 309.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'single_lin_process_1_Pipeline_VITIS_LOOP_176_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'single_lin_process_1_Pipeline_VITIS_LOOP_176_1' pipeline 'VITIS_LOOP_176_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'single_lin_process_1_Pipeline_VITIS_LOOP_176_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.598 seconds; current allocated memory: 313.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_lin_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'dropped_lin_counter' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_lin_ddr_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 315.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'single_lin_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'PL_Data' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'internal_lin_counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'single_lin_process_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_single_lin_process_1_PLIN_Ctrl_run_state_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clu_single_lin_process_1_lin_frame_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.537 seconds; current allocated memory: 319.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.417 seconds; current allocated memory: 321.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_261_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_261_2' pipeline 'VITIS_LOOP_261_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_VITIS_LOOP_261_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 322.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_247_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_247_1' pipeline 'VITIS_LOOP_247_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_VITIS_LOOP_247_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.291 seconds; current allocated memory: 324.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_ddr_1_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 325.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_ddr_1_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.371 seconds; current allocated memory: 326.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'dropped_can_counter' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 328.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'counter_can_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'internal_can_counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_recvFrame_logic_1_can_frame_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.467 seconds; current allocated memory: 332.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/clu_addr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/ps_ddr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_0_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_1_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_2_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_3_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_4_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_5_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_6_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_7_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_8_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_9_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_10_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_11_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/droped' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_can' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_uart' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_lin' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/timestamp' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clu' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'mode_nr' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'can_ptr', 'uart_ptr', 'lin_ptr', 'can_10_received', 'can_11_received', 'received_can', 'can_0_received', 'can_1_received', 'can_2_received', 'can_3_received', 'can_4_received', 'can_5_received', 'can_6_received', 'can_7_received', 'can_8_received', 'can_9_received', 'droped', 'received_uart', 'received_lin', 'can_en', 'uart_en', 'lin_en', 'can_ddr', 'uart_ddr' and 'lin_ddr' to AXI-Lite port EN.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.545 seconds; current allocated memory: 340.602 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.09 seconds; current allocated memory: 347.297 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.129 seconds; current allocated memory: 359.504 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for clu.
INFO: [VLOG 209-307] Generating Verilog RTL for clu.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 123.46 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 21 seconds. CPU system time: 2 seconds. Elapsed time: 40.9 seconds; current allocated memory: 237.180 MB.
INFO: [HLS 200-112] Total CPU user time: 23 seconds. Total CPU system time: 3 seconds. Total elapsed time: 53.585 seconds; peak allocated memory: 359.793 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=DF_2L
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -display_name DF_2L -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./clu/solution1/directives.tcl
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file clu/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 24.728 seconds; current allocated memory: 11.090 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 1 seconds. Total elapsed time: 40.434 seconds; peak allocated memory: 141.480 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=DF_2L
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name DF_2L -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./clu/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name clu clu 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.092 seconds; current allocated memory: 122.973 MB.
INFO: [HLS 200-10] Analyzing design file 'can.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (can.c:103:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (can.c:126:10)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-4054] passing 'unsigned char *' to parameter of type 'char *' converts between pointers to integer types with different sign (can.c:343:18)
INFO: [HLS 207-4414] passing argument to parameter 'data' here (can.c:97:58)
WARNING: [HLS 207-5292] unused parameter 'FifoNo' (can.c:141:7)
WARNING: [HLS 207-5292] unused parameter 'droped' (can.c:157:26)
INFO: [HLS 200-10] Analyzing design file 'clu.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (clu.c:17:9)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-5546] '#pragma HLS INTERFACE port=return register' is obsoleted and replaced by '#pragma HLS LATENCY min=1 max=1' (clu.c:42:9)
INFO: [HLS 200-10] Analyzing design file 'dlin.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (dlin.c:98:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (dlin.c:120:11)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (dlin.c:121:5)
ERROR: [HLS 207-3672] too few arguments to function call, expected 18, have 5 (dlin.c:244:67)
INFO: [HLS 207-4126] 'single_lin_process' declared here (dlin.c:129:1)
ERROR: [HLS 207-2371] conflicting types for 'dlin' (dlin.c:275:6)
INFO: [HLS 207-70] previous declaration is here (./clu.h:56:6)
WARNING: [HLS 207-4054] passing 'volatile int *' to parameter of type 'volatile unsigned int *' converts between pointers to integer types with different sign (dlin.c:296:12)
INFO: [HLS 207-4414] passing argument to parameter 'linbase' here (dlin.c:222:38)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.131 seconds; current allocated memory: 1.492 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 18.691 seconds; peak allocated memory: 124.469 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=DF_2L
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name DF_2L -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./clu/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name clu clu 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.099 seconds; current allocated memory: 125.641 MB.
INFO: [HLS 200-10] Analyzing design file 'can.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (can.c:103:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (can.c:126:10)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-4054] passing 'unsigned char *' to parameter of type 'char *' converts between pointers to integer types with different sign (can.c:280:18)
INFO: [HLS 207-4414] passing argument to parameter 'data' here (can.c:97:58)
WARNING: [HLS 207-5292] unused parameter 'FifoNo' (can.c:141:7)
INFO: [HLS 200-10] Analyzing design file 'clu.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (clu.c:17:9)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-5546] '#pragma HLS INTERFACE port=return register' is obsoleted and replaced by '#pragma HLS LATENCY min=1 max=1' (clu.c:34:9)
ERROR: [HLS 207-3672] too few arguments to function call, expected 16, have 5 (clu.c:79:60)
INFO: [HLS 207-4126] 'dlin' declared here (./clu.h:48:1)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.072 seconds; current allocated memory: 0.809 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 18.135 seconds; peak allocated memory: 126.461 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=DF_2L
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name DF_2L -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./clu/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name clu clu 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.092 seconds; current allocated memory: 120.648 MB.
INFO: [HLS 200-10] Analyzing design file 'can.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (can.c:103:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (can.c:126:10)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-4054] passing 'unsigned char *' to parameter of type 'char *' converts between pointers to integer types with different sign (can.c:280:18)
INFO: [HLS 207-4414] passing argument to parameter 'data' here (can.c:97:58)
WARNING: [HLS 207-5292] unused parameter 'FifoNo' (can.c:141:7)
INFO: [HLS 200-10] Analyzing design file 'clu.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (clu.c:17:9)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-5546] '#pragma HLS INTERFACE port=return register' is obsoleted and replaced by '#pragma HLS LATENCY min=1 max=1' (clu.c:46:9)
INFO: [HLS 200-10] Analyzing design file 'dlin.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (dlin.c:98:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (dlin.c:120:11)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (dlin.c:121:5)
ERROR: [HLS 207-3776] use of undeclared identifier 'PL_Header' (dlin.c:234:12)
ERROR: [HLS 207-3777] use of undeclared identifier 'lin_0_received_0'; did you mean 'lin_0_received'? (dlin.c:324:5)
INFO: [HLS 207-4436] 'lin_0_received' declared here (dlin.c:308:26)
WARNING: [HLS 207-4054] passing 'volatile int *' to parameter of type 'volatile unsigned int *' converts between pointers to integer types with different sign (dlin.c:376:12)
INFO: [HLS 207-4414] passing argument to parameter 'linbase' here (dlin.c:303:38)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.018 seconds; current allocated memory: 1.840 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 16.432 seconds; peak allocated memory: 122.492 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=DF_2L
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name DF_2L -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./clu/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name clu clu 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.083 seconds; current allocated memory: 120.945 MB.
INFO: [HLS 200-10] Analyzing design file 'can.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (can.c:103:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (can.c:126:10)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-4054] passing 'unsigned char *' to parameter of type 'char *' converts between pointers to integer types with different sign (can.c:280:18)
INFO: [HLS 207-4414] passing argument to parameter 'data' here (can.c:97:58)
WARNING: [HLS 207-5292] unused parameter 'FifoNo' (can.c:141:7)
INFO: [HLS 200-10] Analyzing design file 'clu.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (clu.c:17:9)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-5546] '#pragma HLS INTERFACE port=return register' is obsoleted and replaced by '#pragma HLS LATENCY min=1 max=1' (clu.c:46:9)
INFO: [HLS 200-10] Analyzing design file 'dlin.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (dlin.c:98:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (dlin.c:120:11)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (dlin.c:121:5)
WARNING: [HLS 207-4054] passing 'volatile int *' to parameter of type 'volatile unsigned int *' converts between pointers to integer types with different sign (dlin.c:376:12)
INFO: [HLS 207-4414] passing argument to parameter 'linbase' here (dlin.c:303:38)
INFO: [HLS 200-10] Analyzing design file 'uart.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (uart.c:132:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (uart.c:154:10)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.667 seconds; current allocated memory: 122.270 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'update_write_index' into 'write_ddr' (can.c:97:0)
INFO: [HLS 214-178] Inlining function 'XCanFd_GetDlc2len' into 'recvFrame_logic' (can.c:150:0)
INFO: [HLS 214-178] Inlining function 'CanFd_Recv_Sequential' into 'can' (can.c:331:0)
INFO: [HLS 214-178] Inlining function 'update_write_index' into 'write_lin_ddr' (dlin.c:92:0)
INFO: [HLS 214-178] Inlining function 'read_lin_reg' into 'single_lin_process' (dlin.c:144:0)
INFO: [HLS 214-178] Inlining function 'write_lin_reg' into 'single_lin_process' (dlin.c:144:0)
INFO: [HLS 214-178] Inlining function 'dlin_FSM' into 'dlin' (dlin.c:372:0)
INFO: [HLS 214-178] Inlining function 'can' into 'clu' (clu.c:43:0)
INFO: [HLS 214-178] Inlining function 'dlin' into 'clu' (clu.c:43:0)
INFO: [HLS 214-115] Multiple burst reads of length 28 and bit width 8 in loop 'anonymous'(can.c:103:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (can.c:103:2)
INFO: [HLS 214-115] Multiple burst writes of length 92 and bit width 8 in loop 'anonymous'(can.c:126:3) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (can.c:126:3)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 8 in loop 'anonymous'(clu.c:17:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (clu.c:17:2)
INFO: [HLS 214-115] Multiple burst reads of length 28 and bit width 8 in loop 'anonymous'(dlin.c:98:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dlin.c:98:2)
INFO: [HLS 214-115] Multiple burst writes of length 28 and bit width 8 in loop 'anonymous'(dlin.c:120:3) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dlin.c:120:3)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.416 seconds; current allocated memory: 124.547 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 124.742 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 132.105 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 134.512 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'write_ddr.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'write_ddr.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_210_1' (dlin.c:79) in function 'single_lin_process.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_223_1' (can.c:164) in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' (can.c:164) in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'write_index_array' (clu.c:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'write_index_array' (clu.c:12) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'write_index_array' (clu.c:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'write_index_array' (clu.c:12) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can.c:168:46) to (can.c:220:7) in function 'recvFrame_logic.1'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.495 seconds; current allocated memory: 158.812 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'ringbuffer_header_bytes' 
INFO: [HLS 200-472] Inferring partial write operation for 'ringbuffer_header_bytes' 
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' 
INFO: [HLS 200-472] Inferring partial write operation for 'PLIN_Ctrl.run_state' (dlin.c:192:30)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:213:23)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:216:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:217:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:218:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:219:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:220:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:221:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:222:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:223:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:224:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:225:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:226:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:227:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:229:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:230:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:231:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:232:19)
INFO: [HLS 200-472] Inferring partial write operation for 'PLIN_Ctrl.run_state' (dlin.c:297:29)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' 
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:171:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:176:20)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:183:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:184:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:185:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:186:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:203:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:204:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:205:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:206:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:207:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:208:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:209:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:210:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:211:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:212:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:213:17)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:214:17)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:216:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:218:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:227:28)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:228:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:229:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:230:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:240:28)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:241:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:242:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:243:32)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.85 seconds; current allocated memory: 245.961 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clu' ...
WARNING: [SYN 201-103] Legalizing function name 'single_lin_process.1_Pipeline_VITIS_LOOP_210_1' to 'single_lin_process_1_Pipeline_VITIS_LOOP_210_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_lin_ddr.1' to 'write_lin_ddr_1'.
WARNING: [SYN 201-103] Legalizing function name 'single_lin_process.1' to 'single_lin_process_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_1' to 'recvFrame_logic_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_VITIS_LOOP_237_2' to 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_VITIS_LOOP_223_1' to 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1_Pipeline_1' to 'write_ddr_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1_Pipeline_2' to 'write_ddr_1_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1' to 'write_ddr_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1' to 'recvFrame_logic_1'.
WARNING: [SYN 201-506] An incorrect offset '104' is defined with AXILite port 'uart_en', and it will be replaced with a new offset '48'.
WARNING: [SYN 201-506] An incorrect offset '104' is defined with AXILite port 'lin_en', and it will be replaced with a new offset '72'.
WARNING: [SYN 201-506] An incorrect offset '104' is defined with AXILite port 'can_ddr', and it will be replaced with a new offset '120'.
WARNING: [SYN 201-506] An incorrect offset '104' is defined with AXILite port 'uart_ddr', and it will be replaced with a new offset '128'.
WARNING: [SYN 201-506] An incorrect offset '104' is defined with AXILite port 'lin_ddr', and it will be replaced with a new offset '136'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'single_lin_process_1_Pipeline_VITIS_LOOP_210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_210_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_210_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 250.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 251.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_lin_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 253.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.444 seconds; current allocated memory: 253.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'single_lin_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (8.1ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'single_lin_process_1' consists of the following:	bus read operation ('clu_addr_addr_read', dlin.c:81) on port 'clu_addr' (dlin.c:81) [77]  (7.3 ns)
	blocking operation 0.8 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.425 seconds; current allocated memory: 255.941 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.358 seconds; current allocated memory: 256.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.351 seconds; current allocated memory: 256.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 256.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-885] The II Violation in module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2' (loop 'VITIS_LOOP_237_2'): Unable to schedule 'store' operation ('can_frame_addr_1_write_ln241', can.c:241) of variable 'trunc_ln3', can.c:241 on array 'can_frame' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'can_frame'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 12, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 256.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 256.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_223_1'.
WARNING: [HLS 200-885] The II Violation in module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1' (loop 'VITIS_LOOP_223_1'): Unable to schedule 'store' operation ('can_frame_addr_4_write_ln228', can.c:228) of variable 'trunc_ln6', can.c:228 on array 'can_frame' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'can_frame'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 11, loop 'VITIS_LOOP_223_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 257.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 257.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 257.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 257.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 257.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 257.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 258.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.437 seconds; current allocated memory: 258.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 260.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 260.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.499 seconds; current allocated memory: 260.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.328 seconds; current allocated memory: 261.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'single_lin_process_1_Pipeline_VITIS_LOOP_210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'single_lin_process_1_Pipeline_VITIS_LOOP_210_1' pipeline 'VITIS_LOOP_210_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'single_lin_process_1_Pipeline_VITIS_LOOP_210_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.576 seconds; current allocated memory: 263.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_lin_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'dropped_lin_counter' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_lin_ddr_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_write_lin_ddr_1_ringbuffer_header_bytes_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.277 seconds; current allocated memory: 267.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'single_lin_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'PL_Data' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_droped' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'internal_lin_counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'single_lin_process_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_single_lin_process_1_PLIN_Ctrl_run_state_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clu_single_lin_process_1_lin_frame_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.671 seconds; current allocated memory: 271.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.533 seconds; current allocated memory: 275.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 276.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1' pipeline 'VITIS_LOOP_223_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 278.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_ddr_1_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.416 seconds; current allocated memory: 279.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_ddr_1_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.351 seconds; current allocated memory: 279.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'dropped_can_counter' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 282.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'counter_can_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'internal_can_counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_recvFrame_logic_1_can_frame_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.444 seconds; current allocated memory: 287.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/clu_addr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/ps_ddr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_0_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_1_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_2_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_3_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_dropped' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_can' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_uart' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_0_received' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_1_received' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_2_received' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_3_received' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_4_received' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_5_received' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_6_received' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_7_received' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_8_received' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_9_received' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_dropped' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_lin' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/timestamp' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clu' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'mode_nr' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'can_ptr', 'uart_ptr', 'lin_ptr', 'received_can', 'received_uart', 'received_lin', 'can_en', 'can_0_received', 'can_1_received', 'can_2_received', 'can_3_received', 'can_dropped', 'uart_en', 'lin_en', 'can_ddr', 'uart_ddr' and 'lin_ddr' to AXI-Lite port EN.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.366 seconds; current allocated memory: 293.301 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.631 seconds; current allocated memory: 299.379 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.695 seconds; current allocated memory: 310.613 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for clu.
INFO: [VLOG 209-307] Generating Verilog RTL for clu.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 123.46 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 15 seconds. CPU system time: 1 seconds. Elapsed time: 31.831 seconds; current allocated memory: 189.680 MB.
INFO: [HLS 200-112] Total CPU user time: 17 seconds. Total CPU system time: 2 seconds. Total elapsed time: 44.268 seconds; peak allocated memory: 310.664 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=DF_2L
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name DF_2L -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./clu/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name clu clu 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.099 seconds; current allocated memory: 126.562 MB.
INFO: [HLS 200-10] Analyzing design file 'can.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (can.c:103:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (can.c:126:10)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-4054] passing 'unsigned char *' to parameter of type 'char *' converts between pointers to integer types with different sign (can.c:280:18)
INFO: [HLS 207-4414] passing argument to parameter 'data' here (can.c:97:58)
WARNING: [HLS 207-5292] unused parameter 'FifoNo' (can.c:141:7)
INFO: [HLS 200-10] Analyzing design file 'clu.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (clu.c:17:9)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-5546] '#pragma HLS INTERFACE port=return register' is obsoleted and replaced by '#pragma HLS LATENCY min=1 max=1' (clu.c:46:9)
INFO: [HLS 200-10] Analyzing design file 'dlin.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (dlin.c:98:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (dlin.c:120:11)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (dlin.c:121:5)
WARNING: [HLS 207-4054] passing 'volatile int *' to parameter of type 'volatile unsigned int *' converts between pointers to integer types with different sign (dlin.c:376:12)
INFO: [HLS 207-4414] passing argument to parameter 'linbase' here (dlin.c:303:38)
INFO: [HLS 200-10] Analyzing design file 'uart.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (uart.c:132:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (uart.c:154:10)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.233 seconds; current allocated memory: 128.238 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'update_write_index' into 'write_ddr' (can.c:97:0)
INFO: [HLS 214-178] Inlining function 'XCanFd_GetDlc2len' into 'recvFrame_logic' (can.c:150:0)
INFO: [HLS 214-178] Inlining function 'CanFd_Recv_Sequential' into 'can' (can.c:331:0)
INFO: [HLS 214-178] Inlining function 'update_write_index' into 'write_lin_ddr' (dlin.c:92:0)
INFO: [HLS 214-178] Inlining function 'read_lin_reg' into 'single_lin_process' (dlin.c:144:0)
INFO: [HLS 214-178] Inlining function 'write_lin_reg' into 'single_lin_process' (dlin.c:144:0)
INFO: [HLS 214-178] Inlining function 'dlin_FSM' into 'dlin' (dlin.c:372:0)
INFO: [HLS 214-178] Inlining function 'can' into 'clu' (clu.c:43:0)
INFO: [HLS 214-178] Inlining function 'dlin' into 'clu' (clu.c:43:0)
INFO: [HLS 214-115] Multiple burst reads of length 28 and bit width 8 in loop 'anonymous'(can.c:103:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (can.c:103:2)
INFO: [HLS 214-115] Multiple burst writes of length 92 and bit width 8 in loop 'anonymous'(can.c:126:3) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (can.c:126:3)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 8 in loop 'anonymous'(clu.c:17:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (clu.c:17:2)
INFO: [HLS 214-115] Multiple burst reads of length 28 and bit width 8 in loop 'anonymous'(dlin.c:98:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dlin.c:98:2)
INFO: [HLS 214-115] Multiple burst writes of length 28 and bit width 8 in loop 'anonymous'(dlin.c:120:3) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dlin.c:120:3)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.864 seconds; current allocated memory: 130.367 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 130.430 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 137.938 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 140.289 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'write_ddr.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'write_ddr.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_210_1' (dlin.c:79) in function 'single_lin_process.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_223_1' (can.c:164) in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' (can.c:164) in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'write_index_array' (clu.c:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'write_index_array' (clu.c:12) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'write_index_array' (clu.c:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'write_index_array' (clu.c:12) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can.c:168:46) to (can.c:220:7) in function 'recvFrame_logic.1'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.423 seconds; current allocated memory: 164.648 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'ringbuffer_header_bytes' 
INFO: [HLS 200-472] Inferring partial write operation for 'ringbuffer_header_bytes' 
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' 
INFO: [HLS 200-472] Inferring partial write operation for 'PLIN_Ctrl.run_state' (dlin.c:192:30)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:213:23)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:216:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:217:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:218:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:219:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:220:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:221:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:222:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:223:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:224:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:225:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:226:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:227:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:229:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:230:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:231:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:232:19)
INFO: [HLS 200-472] Inferring partial write operation for 'PLIN_Ctrl.run_state' (dlin.c:297:29)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' 
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:171:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:176:20)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:183:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:184:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:185:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:186:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:203:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:204:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:205:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:206:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:207:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:208:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:209:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:210:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:211:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:212:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:213:17)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:214:17)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:216:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:218:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:227:28)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:228:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:229:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:230:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:240:28)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:241:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:242:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:243:32)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.776 seconds; current allocated memory: 251.953 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clu' ...
WARNING: [SYN 201-103] Legalizing function name 'single_lin_process.1_Pipeline_VITIS_LOOP_210_1' to 'single_lin_process_1_Pipeline_VITIS_LOOP_210_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_lin_ddr.1' to 'write_lin_ddr_1'.
WARNING: [SYN 201-103] Legalizing function name 'single_lin_process.1' to 'single_lin_process_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_1' to 'recvFrame_logic_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_VITIS_LOOP_237_2' to 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_VITIS_LOOP_223_1' to 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1_Pipeline_1' to 'write_ddr_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1_Pipeline_2' to 'write_ddr_1_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1' to 'write_ddr_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1' to 'recvFrame_logic_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'single_lin_process_1_Pipeline_VITIS_LOOP_210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_210_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_210_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.437 seconds; current allocated memory: 257.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 258.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_lin_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 259.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.478 seconds; current allocated memory: 259.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'single_lin_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (8.1ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'single_lin_process_1' consists of the following:	bus read operation ('uart_addr_addr_read', dlin.c:81) on port 'uart_addr' (dlin.c:81) [77]  (7.3 ns)
	blocking operation 0.8 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.398 seconds; current allocated memory: 262.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.369 seconds; current allocated memory: 262.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 262.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 262.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-885] The II Violation in module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2' (loop 'VITIS_LOOP_237_2'): Unable to schedule 'store' operation ('can_frame_addr_1_write_ln241', can.c:241) of variable 'trunc_ln3', can.c:241 on array 'can_frame' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'can_frame'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 12, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 263.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 263.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_223_1'.
WARNING: [HLS 200-885] The II Violation in module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1' (loop 'VITIS_LOOP_223_1'): Unable to schedule 'store' operation ('can_frame_addr_4_write_ln228', can.c:228) of variable 'trunc_ln6', can.c:228 on array 'can_frame' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'can_frame'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 11, loop 'VITIS_LOOP_223_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 263.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 263.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 263.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.064 seconds; current allocated memory: 263.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 263.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 264.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 264.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.432 seconds; current allocated memory: 264.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.334 seconds; current allocated memory: 266.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.348 seconds; current allocated memory: 266.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.466 seconds; current allocated memory: 267.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 268.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'single_lin_process_1_Pipeline_VITIS_LOOP_210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'single_lin_process_1_Pipeline_VITIS_LOOP_210_1' pipeline 'VITIS_LOOP_210_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'single_lin_process_1_Pipeline_VITIS_LOOP_210_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.514 seconds; current allocated memory: 270.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_lin_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'dropped_lin_counter' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_lin_ddr_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_write_lin_ddr_1_ringbuffer_header_bytes_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 273.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'single_lin_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'PL_Data' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_droped' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'internal_lin_counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'single_lin_process_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_single_lin_process_1_PLIN_Ctrl_run_state_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clu_single_lin_process_1_lin_frame_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.649 seconds; current allocated memory: 277.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.517 seconds; current allocated memory: 281.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 282.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1' pipeline 'VITIS_LOOP_223_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 284.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_ddr_1_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.409 seconds; current allocated memory: 285.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_ddr_1_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.367 seconds; current allocated memory: 286.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'dropped_can_counter' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 288.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'counter_can_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'internal_can_counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_recvFrame_logic_1_can_frame_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.426 seconds; current allocated memory: 293.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_addr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_addr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_addr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/ps_ddr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_0_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_1_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_2_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_3_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_dropped' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_can' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_uart' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_0_received' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_1_received' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_2_received' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_3_received' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_4_received' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_5_received' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_6_received' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_7_received' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_8_received' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_9_received' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_dropped' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_lin' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/timestamp' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clu' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'mode_nr' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'can_ptr', 'uart_ptr', 'lin_ptr', 'can_0_received', 'can_1_received', 'can_2_received', 'can_3_received', 'can_dropped', 'received_can', 'received_uart', 'received_lin', 'can_en', 'uart_en', 'lin_en', 'can_ddr', 'uart_ddr', 'lin_ddr' to AXI-Lite port EN.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_lin_addr_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_lin_addr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_lin_addr_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_lin_addr_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_lin_addr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_lin_addr_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_lin_addr_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_lin_addr_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_lin_addr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_lin_addr_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_lin_addr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_lin_addr_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_lin_addr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_lin_addr_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_lin_addr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_lin_addr_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_lin_addr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_lin_addr_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_lin_addr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_lin_addr_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_lin_addr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_lin_addr_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_lin_addr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_lin_addr_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_lin_addr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_lin_addr_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_lin_addr_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_lin_addr_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_lin_addr_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_lin_addr_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_lin_addr_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_lin_addr_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_lin_addr_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_lin_addr_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_lin_addr_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_lin_addr_WID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_lin_addr_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_lin_addr_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_lin_addr_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_lin_addr_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_lin_addr_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_lin_addr_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_lin_addr_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_lin_addr_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_lin_addr_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_lin_addr_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_lin_addr_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_lin_addr_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_lin_addr_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_lin_addr_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_lin_addr_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_lin_addr_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_lin_addr_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_lin_addr_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_lin_addr_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_lin_addr_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_lin_addr_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_lin_addr_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_lin_addr_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_lin_addr_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_lin_addr_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_lin_addr_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_lin_addr_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_lin_addr_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_lin_addr_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_lin_addr_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_lin_addr_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_lin_addr_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_lin_addr_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_lin_addr_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_lin_addr_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_lin_addr_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_lin_addr_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_lin_addr_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_lin_addr_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_lin_addr_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_lin_addr_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.647 seconds; current allocated memory: 299.926 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.704 seconds; current allocated memory: 306.129 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.478 seconds; current allocated memory: 318.465 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for clu.
INFO: [VLOG 209-307] Generating Verilog RTL for clu.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 123.46 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 16 seconds. CPU system time: 2 seconds. Elapsed time: 33.824 seconds; current allocated memory: 192.211 MB.
INFO: [HLS 200-112] Total CPU user time: 18 seconds. Total CPU system time: 3 seconds. Total elapsed time: 49.192 seconds; peak allocated memory: 318.812 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=DF_2L
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name DF_2L -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./clu/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name clu clu 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.095 seconds; current allocated memory: 126.664 MB.
INFO: [HLS 200-10] Analyzing design file 'can.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (can.c:103:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (can.c:126:10)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-4054] passing 'unsigned char *' to parameter of type 'char *' converts between pointers to integer types with different sign (can.c:280:18)
INFO: [HLS 207-4414] passing argument to parameter 'data' here (can.c:97:58)
WARNING: [HLS 207-5292] unused parameter 'FifoNo' (can.c:141:7)
INFO: [HLS 200-10] Analyzing design file 'clu.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (clu.c:17:9)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-5546] '#pragma HLS INTERFACE port=return register' is obsoleted and replaced by '#pragma HLS LATENCY min=1 max=1' (clu.c:46:9)
INFO: [HLS 200-10] Analyzing design file 'dlin.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (dlin.c:98:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (dlin.c:120:11)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (dlin.c:121:5)
WARNING: [HLS 207-4054] passing 'volatile int *' to parameter of type 'volatile unsigned int *' converts between pointers to integer types with different sign (dlin.c:376:12)
INFO: [HLS 207-4414] passing argument to parameter 'linbase' here (dlin.c:303:38)
INFO: [HLS 200-10] Analyzing design file 'uart.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (uart.c:132:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (uart.c:154:10)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.102 seconds; current allocated memory: 128.496 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'update_write_index' into 'write_ddr' (can.c:97:0)
INFO: [HLS 214-178] Inlining function 'XCanFd_GetDlc2len' into 'recvFrame_logic' (can.c:150:0)
INFO: [HLS 214-178] Inlining function 'CanFd_Recv_Sequential' into 'can' (can.c:331:0)
INFO: [HLS 214-178] Inlining function 'update_write_index' into 'write_lin_ddr' (dlin.c:92:0)
INFO: [HLS 214-178] Inlining function 'read_lin_reg' into 'single_lin_process' (dlin.c:144:0)
INFO: [HLS 214-178] Inlining function 'write_lin_reg' into 'single_lin_process' (dlin.c:144:0)
INFO: [HLS 214-178] Inlining function 'dlin_FSM' into 'dlin' (dlin.c:372:0)
INFO: [HLS 214-178] Inlining function 'can' into 'clu' (clu.c:43:0)
INFO: [HLS 214-178] Inlining function 'dlin' into 'clu' (clu.c:43:0)
INFO: [HLS 214-115] Multiple burst reads of length 28 and bit width 8 in loop 'anonymous'(can.c:103:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (can.c:103:2)
INFO: [HLS 214-115] Multiple burst writes of length 92 and bit width 8 in loop 'anonymous'(can.c:126:3) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (can.c:126:3)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 8 in loop 'anonymous'(clu.c:17:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (clu.c:17:2)
INFO: [HLS 214-115] Multiple burst reads of length 28 and bit width 8 in loop 'anonymous'(dlin.c:98:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dlin.c:98:2)
INFO: [HLS 214-115] Multiple burst writes of length 28 and bit width 8 in loop 'anonymous'(dlin.c:120:3) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dlin.c:120:3)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.561 seconds; current allocated memory: 130.617 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 130.617 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 138.270 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 140.828 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'write_ddr.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'write_ddr.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_210_1' (dlin.c:79) in function 'single_lin_process.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_223_1' (can.c:164) in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' (can.c:164) in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'write_index_array' (clu.c:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'write_index_array' (clu.c:12) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'write_index_array' (clu.c:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'write_index_array' (clu.c:12) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can.c:168:46) to (can.c:220:7) in function 'recvFrame_logic.1'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.428 seconds; current allocated memory: 164.445 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'ringbuffer_header_bytes' 
INFO: [HLS 200-472] Inferring partial write operation for 'ringbuffer_header_bytes' 
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' 
INFO: [HLS 200-472] Inferring partial write operation for 'PLIN_Ctrl.run_state' (dlin.c:192:30)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:213:23)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:216:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:217:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:218:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:219:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:220:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:221:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:222:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:223:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:224:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:225:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:226:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:227:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:229:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:230:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:231:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:232:19)
INFO: [HLS 200-472] Inferring partial write operation for 'PLIN_Ctrl.run_state' (dlin.c:297:29)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' 
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:171:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:176:20)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:183:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:184:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:185:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:186:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:203:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:204:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:205:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:206:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:207:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:208:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:209:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:210:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:211:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:212:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:213:17)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:214:17)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:216:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:218:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:227:28)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:228:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:229:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:230:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:240:28)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:241:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:242:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:243:32)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.793 seconds; current allocated memory: 252.547 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clu' ...
WARNING: [SYN 201-103] Legalizing function name 'single_lin_process.1_Pipeline_VITIS_LOOP_210_1' to 'single_lin_process_1_Pipeline_VITIS_LOOP_210_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_lin_ddr.1' to 'write_lin_ddr_1'.
WARNING: [SYN 201-103] Legalizing function name 'single_lin_process.1' to 'single_lin_process_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_1' to 'recvFrame_logic_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_VITIS_LOOP_237_2' to 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_VITIS_LOOP_223_1' to 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1_Pipeline_1' to 'write_ddr_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1_Pipeline_2' to 'write_ddr_1_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1' to 'write_ddr_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1' to 'recvFrame_logic_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'single_lin_process_1_Pipeline_VITIS_LOOP_210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_210_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_210_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.393 seconds; current allocated memory: 257.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 258.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_lin_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 260.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.433 seconds; current allocated memory: 260.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'single_lin_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (8.1ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'single_lin_process_1' consists of the following:	bus read operation ('lin_addr_addr_read', dlin.c:81) on port 'lin_addr' (dlin.c:81) [77]  (7.3 ns)
	blocking operation 0.8 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.392 seconds; current allocated memory: 262.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.351 seconds; current allocated memory: 262.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.277 seconds; current allocated memory: 262.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 262.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-885] The II Violation in module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2' (loop 'VITIS_LOOP_237_2'): Unable to schedule 'store' operation ('can_frame_addr_1_write_ln241', can.c:241) of variable 'trunc_ln3', can.c:241 on array 'can_frame' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'can_frame'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 12, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 263.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 263.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_223_1'.
WARNING: [HLS 200-885] The II Violation in module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1' (loop 'VITIS_LOOP_223_1'): Unable to schedule 'store' operation ('can_frame_addr_4_write_ln228', can.c:228) of variable 'trunc_ln6', can.c:228 on array 'can_frame' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'can_frame'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 11, loop 'VITIS_LOOP_223_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 263.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 263.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 264.055 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 264.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 264.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 264.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 264.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.424 seconds; current allocated memory: 265.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.327 seconds; current allocated memory: 266.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.338 seconds; current allocated memory: 266.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.479 seconds; current allocated memory: 268.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 268.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'single_lin_process_1_Pipeline_VITIS_LOOP_210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'single_lin_process_1_Pipeline_VITIS_LOOP_210_1' pipeline 'VITIS_LOOP_210_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'single_lin_process_1_Pipeline_VITIS_LOOP_210_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.523 seconds; current allocated memory: 270.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_lin_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'dropped_lin_counter' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_lin_ddr_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_write_lin_ddr_1_ringbuffer_header_bytes_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 273.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'single_lin_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'PL_Data' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_droped' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'internal_lin_counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'single_lin_process_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_single_lin_process_1_PLIN_Ctrl_run_state_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clu_single_lin_process_1_lin_frame_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.586 seconds; current allocated memory: 278.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.513 seconds; current allocated memory: 281.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 282.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1' pipeline 'VITIS_LOOP_223_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 284.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_ddr_1_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.395 seconds; current allocated memory: 285.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_ddr_1_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 286.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'dropped_can_counter' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 289.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'counter_can_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'internal_can_counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_recvFrame_logic_1_can_frame_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.419 seconds; current allocated memory: 293.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_addr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_addr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_addr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/ps_ddr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_0_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_1_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_2_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_3_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_dropped' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_can' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_uart' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_0_received' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_1_received' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_2_received' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_3_received' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_4_received' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_5_received' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_6_received' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_7_received' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_8_received' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_9_received' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_dropped' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_lin' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/timestamp' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clu' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'mode_nr' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'can_ptr', 'uart_ptr', 'lin_ptr', 'can_0_received', 'can_1_received', 'can_2_received', 'can_3_received', 'can_dropped', 'received_can', 'received_uart', 'received_lin', 'can_en', 'uart_en', 'lin_en', 'can_ddr', 'uart_ddr', 'lin_ddr' to AXI-Lite port EN.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.655 seconds; current allocated memory: 300.480 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.81 seconds; current allocated memory: 305.703 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 3.722 seconds; current allocated memory: 319.008 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for clu.
INFO: [VLOG 209-307] Generating Verilog RTL for clu.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 123.46 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 16 seconds. CPU system time: 2 seconds. Elapsed time: 31.456 seconds; current allocated memory: 192.426 MB.
INFO: [HLS 200-112] Total CPU user time: 18 seconds. Total CPU system time: 3 seconds. Total elapsed time: 46.8 seconds; peak allocated memory: 319.121 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=DF_2L
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name DF_2L -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./clu/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name clu clu 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file clu/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 19.35 seconds; current allocated memory: 13.164 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 1 seconds. Total elapsed time: 33.444 seconds; peak allocated memory: 135.691 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=DF_2L
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name DF_2L -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./clu/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name clu clu 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.111 seconds; current allocated memory: 131.691 MB.
INFO: [HLS 200-10] Analyzing design file 'can.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (can.c:103:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (can.c:126:10)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-4054] passing 'unsigned char *' to parameter of type 'char *' converts between pointers to integer types with different sign (can.c:280:18)
INFO: [HLS 207-4414] passing argument to parameter 'data' here (can.c:97:58)
WARNING: [HLS 207-5292] unused parameter 'FifoNo' (can.c:141:7)
INFO: [HLS 200-10] Analyzing design file 'clu.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (clu.c:17:9)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-5546] '#pragma HLS INTERFACE port=return register' is obsoleted and replaced by '#pragma HLS LATENCY min=1 max=1' (clu.c:46:9)
INFO: [HLS 200-10] Analyzing design file 'dlin.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (dlin.c:98:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (dlin.c:120:11)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (dlin.c:121:5)
WARNING: [HLS 207-4054] passing 'volatile int *' to parameter of type 'volatile unsigned int *' converts between pointers to integer types with different sign (dlin.c:376:12)
INFO: [HLS 207-4414] passing argument to parameter 'linbase' here (dlin.c:303:38)
INFO: [HLS 200-10] Analyzing design file 'uart.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (uart.c:132:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (uart.c:154:10)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.985 seconds; current allocated memory: 133.426 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'update_write_index' into 'write_ddr' (can.c:97:0)
INFO: [HLS 214-178] Inlining function 'XCanFd_GetDlc2len' into 'recvFrame_logic' (can.c:150:0)
INFO: [HLS 214-178] Inlining function 'CanFd_Recv_Sequential' into 'can' (can.c:331:0)
INFO: [HLS 214-178] Inlining function 'update_write_index' into 'write_lin_ddr' (dlin.c:92:0)
INFO: [HLS 214-178] Inlining function 'read_lin_reg' into 'single_lin_process' (dlin.c:144:0)
INFO: [HLS 214-178] Inlining function 'write_lin_reg' into 'single_lin_process' (dlin.c:144:0)
INFO: [HLS 214-178] Inlining function 'dlin_FSM' into 'dlin' (dlin.c:372:0)
INFO: [HLS 214-178] Inlining function 'can' into 'clu' (clu.c:43:0)
INFO: [HLS 214-178] Inlining function 'dlin' into 'clu' (clu.c:43:0)
INFO: [HLS 214-115] Multiple burst reads of length 28 and bit width 8 in loop 'anonymous'(can.c:103:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (can.c:103:2)
INFO: [HLS 214-115] Multiple burst writes of length 92 and bit width 8 in loop 'anonymous'(can.c:126:3) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (can.c:126:3)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 8 in loop 'anonymous'(clu.c:17:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (clu.c:17:2)
INFO: [HLS 214-115] Multiple burst reads of length 28 and bit width 8 in loop 'anonymous'(dlin.c:98:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dlin.c:98:2)
INFO: [HLS 214-115] Multiple burst writes of length 28 and bit width 8 in loop 'anonymous'(dlin.c:120:3) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dlin.c:120:3)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.433 seconds; current allocated memory: 135.598 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 135.625 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 142.887 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 145.527 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'write_ddr.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'write_ddr.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_210_1' (dlin.c:79) in function 'single_lin_process.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_223_1' (can.c:164) in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' (can.c:164) in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'write_index_array' (clu.c:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'write_index_array' (clu.c:12) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'write_index_array' (clu.c:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'write_index_array' (clu.c:12) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can.c:168:46) to (can.c:220:7) in function 'recvFrame_logic.1'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.428 seconds; current allocated memory: 169.656 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'ringbuffer_header_bytes' 
INFO: [HLS 200-472] Inferring partial write operation for 'ringbuffer_header_bytes' 
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' 
INFO: [HLS 200-472] Inferring partial write operation for 'PLIN_Ctrl.run_state' (dlin.c:192:30)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:213:23)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:216:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:217:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:218:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:219:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:220:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:221:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:222:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:223:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:224:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:225:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:226:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:227:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:229:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:230:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:231:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:232:19)
INFO: [HLS 200-472] Inferring partial write operation for 'PLIN_Ctrl.run_state' (dlin.c:297:29)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' 
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:171:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:176:20)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:183:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:184:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:185:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:186:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:203:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:204:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:205:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:206:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:207:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:208:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:209:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:210:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:211:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:212:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:213:17)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:214:17)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:216:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:218:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:227:28)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:228:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:229:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:230:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:240:28)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:241:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:242:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:243:32)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.75 seconds; current allocated memory: 256.770 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clu' ...
WARNING: [SYN 201-103] Legalizing function name 'single_lin_process.1_Pipeline_VITIS_LOOP_210_1' to 'single_lin_process_1_Pipeline_VITIS_LOOP_210_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_lin_ddr.1' to 'write_lin_ddr_1'.
WARNING: [SYN 201-103] Legalizing function name 'single_lin_process.1' to 'single_lin_process_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_1' to 'recvFrame_logic_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_VITIS_LOOP_237_2' to 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_VITIS_LOOP_223_1' to 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1_Pipeline_1' to 'write_ddr_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1_Pipeline_2' to 'write_ddr_1_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1' to 'write_ddr_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1' to 'recvFrame_logic_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'single_lin_process_1_Pipeline_VITIS_LOOP_210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_210_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_210_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.377 seconds; current allocated memory: 261.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 263.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_lin_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 264.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.439 seconds; current allocated memory: 264.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'single_lin_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (8.1ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'single_lin_process_1' consists of the following:	bus read operation ('lin_addr_addr_read', dlin.c:81) on port 'lin_addr' (dlin.c:81) [77]  (7.3 ns)
	blocking operation 0.8 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 266.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.355 seconds; current allocated memory: 267.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.272 seconds; current allocated memory: 267.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 267.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-885] The II Violation in module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2' (loop 'VITIS_LOOP_237_2'): Unable to schedule 'store' operation ('can_frame_addr_1_write_ln241', can.c:241) of variable 'trunc_ln3', can.c:241 on array 'can_frame' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'can_frame'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 12, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 267.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 267.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_223_1'.
WARNING: [HLS 200-885] The II Violation in module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1' (loop 'VITIS_LOOP_223_1'): Unable to schedule 'store' operation ('can_frame_addr_4_write_ln228', can.c:228) of variable 'trunc_ln6', can.c:228 on array 'can_frame' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'can_frame'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 11, loop 'VITIS_LOOP_223_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 268.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 268.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 268.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 268.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 268.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 268.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 269.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.434 seconds; current allocated memory: 269.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.345 seconds; current allocated memory: 271.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.344 seconds; current allocated memory: 271.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.466 seconds; current allocated memory: 272.250 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.288 seconds; current allocated memory: 272.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'single_lin_process_1_Pipeline_VITIS_LOOP_210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'single_lin_process_1_Pipeline_VITIS_LOOP_210_1' pipeline 'VITIS_LOOP_210_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'single_lin_process_1_Pipeline_VITIS_LOOP_210_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.514 seconds; current allocated memory: 274.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_lin_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'dropped_lin_counter' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_lin_ddr_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_write_lin_ddr_1_ringbuffer_header_bytes_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 278.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'single_lin_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'PL_Data' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_droped' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'internal_lin_counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'single_lin_process_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_single_lin_process_1_PLIN_Ctrl_run_state_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clu_single_lin_process_1_lin_frame_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 283.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 287.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 287.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1' pipeline 'VITIS_LOOP_223_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.252 seconds; current allocated memory: 289.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_ddr_1_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.446 seconds; current allocated memory: 290.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_ddr_1_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.315 seconds; current allocated memory: 291.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'dropped_can_counter' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 293.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'counter_can_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'internal_can_counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_recvFrame_logic_1_can_frame_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.424 seconds; current allocated memory: 298.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_addr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_addr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_addr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/ps_ddr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_0_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_1_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_2_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_3_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_dropped' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_can' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_uart' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_0_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_1_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_2_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_3_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_4_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_5_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_6_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_7_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_8_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_9_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_dropped' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_lin' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/timestamp' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clu' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'mode_nr' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'can_ptr', 'uart_ptr', 'lin_ptr', 'can_0_received', 'can_1_received', 'can_2_received', 'can_3_received', 'can_dropped', 'received_can', 'received_uart', 'lin_0_received', 'lin_1_received', 'lin_2_received', 'lin_3_received', 'lin_4_received', 'lin_5_received', 'lin_6_received', 'lin_7_received', 'lin_8_received', 'lin_9_received', 'lin_dropped', 'received_lin', 'can_en', 'uart_en', 'lin_en', 'can_ddr', 'uart_ddr', 'lin_ddr' to AXI-Lite port EN.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.57 seconds; current allocated memory: 305.074 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.733 seconds; current allocated memory: 311.078 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.665 seconds; current allocated memory: 323.570 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for clu.
INFO: [VLOG 209-307] Generating Verilog RTL for clu.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 123.46 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 16 seconds. CPU system time: 1 seconds. Elapsed time: 32.017 seconds; current allocated memory: 191.906 MB.
INFO: [HLS 200-112] Total CPU user time: 18 seconds. Total CPU system time: 2 seconds. Total elapsed time: 47.25 seconds; peak allocated memory: 323.621 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=DF_2L
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name DF_2L -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./clu/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name clu clu 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file clu/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 22.085 seconds; current allocated memory: 13.191 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 1 seconds. Total elapsed time: 34.507 seconds; peak allocated memory: 134.441 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=DF_2L
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name DF_2L -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./clu/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name clu clu 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.062 seconds; current allocated memory: 126.895 MB.
INFO: [HLS 200-10] Analyzing design file 'can.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (can.c:103:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (can.c:126:10)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-4054] passing 'unsigned char *' to parameter of type 'char *' converts between pointers to integer types with different sign (can.c:280:18)
INFO: [HLS 207-4414] passing argument to parameter 'data' here (can.c:97:58)
WARNING: [HLS 207-5292] unused parameter 'FifoNo' (can.c:141:7)
INFO: [HLS 200-10] Analyzing design file 'clu.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (clu.c:17:9)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-5546] '#pragma HLS INTERFACE port=return register' is obsoleted and replaced by '#pragma HLS LATENCY min=1 max=1' (clu.c:46:9)
INFO: [HLS 200-10] Analyzing design file 'dlin.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (dlin.c:98:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (dlin.c:120:11)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (dlin.c:121:5)
WARNING: [HLS 207-4054] passing 'volatile int *' to parameter of type 'volatile unsigned int *' converts between pointers to integer types with different sign (dlin.c:376:12)
INFO: [HLS 207-4414] passing argument to parameter 'linbase' here (dlin.c:303:38)
INFO: [HLS 200-10] Analyzing design file 'uart.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (uart.c:132:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (uart.c:154:10)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.259 seconds; current allocated memory: 128.977 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'update_write_index' into 'write_ddr' (can.c:97:0)
INFO: [HLS 214-178] Inlining function 'XCanFd_GetDlc2len' into 'recvFrame_logic' (can.c:150:0)
INFO: [HLS 214-178] Inlining function 'CanFd_Recv_Sequential' into 'can' (can.c:331:0)
INFO: [HLS 214-178] Inlining function 'update_write_index' into 'write_lin_ddr' (dlin.c:92:0)
INFO: [HLS 214-178] Inlining function 'read_lin_reg' into 'single_lin_process' (dlin.c:144:0)
INFO: [HLS 214-178] Inlining function 'write_lin_reg' into 'single_lin_process' (dlin.c:144:0)
INFO: [HLS 214-178] Inlining function 'dlin_FSM' into 'dlin' (dlin.c:372:0)
INFO: [HLS 214-178] Inlining function 'can' into 'clu' (clu.c:43:0)
INFO: [HLS 214-178] Inlining function 'dlin' into 'clu' (clu.c:43:0)
INFO: [HLS 214-115] Multiple burst reads of length 28 and bit width 8 in loop 'anonymous'(can.c:103:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (can.c:103:2)
INFO: [HLS 214-115] Multiple burst writes of length 92 and bit width 8 in loop 'anonymous'(can.c:126:3) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (can.c:126:3)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 8 in loop 'anonymous'(clu.c:17:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (clu.c:17:2)
INFO: [HLS 214-115] Multiple burst reads of length 28 and bit width 8 in loop 'anonymous'(dlin.c:98:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dlin.c:98:2)
INFO: [HLS 214-115] Multiple burst writes of length 28 and bit width 8 in loop 'anonymous'(dlin.c:120:3) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dlin.c:120:3)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.935 seconds; current allocated memory: 131.074 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 131.102 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 138.516 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 141.062 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'write_ddr.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'write_ddr.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_210_1' (dlin.c:79) in function 'single_lin_process.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_223_1' (can.c:164) in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' (can.c:164) in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'write_index_array' (clu.c:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'write_index_array' (clu.c:12) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'write_index_array' (clu.c:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'write_index_array' (clu.c:12) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can.c:168:46) to (can.c:220:7) in function 'recvFrame_logic.1'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.434 seconds; current allocated memory: 165.246 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'ringbuffer_header_bytes' 
INFO: [HLS 200-472] Inferring partial write operation for 'ringbuffer_header_bytes' 
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' 
INFO: [HLS 200-472] Inferring partial write operation for 'PLIN_Ctrl.run_state' (dlin.c:192:30)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:213:23)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:216:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:217:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:218:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:219:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:220:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:221:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:222:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:223:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:224:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:225:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:226:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:227:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:229:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:230:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:231:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:232:19)
INFO: [HLS 200-472] Inferring partial write operation for 'PLIN_Ctrl.run_state' (dlin.c:297:29)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' 
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:171:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:176:20)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:183:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:184:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:185:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:186:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:203:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:204:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:205:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:206:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:207:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:208:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:209:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:210:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:211:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:212:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:213:17)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:214:17)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:216:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:218:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:227:28)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:228:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:229:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:230:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:240:28)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:241:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:242:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:243:32)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.786 seconds; current allocated memory: 252.582 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clu' ...
WARNING: [SYN 201-103] Legalizing function name 'single_lin_process.1_Pipeline_VITIS_LOOP_210_1' to 'single_lin_process_1_Pipeline_VITIS_LOOP_210_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_lin_ddr.1' to 'write_lin_ddr_1'.
WARNING: [SYN 201-103] Legalizing function name 'single_lin_process.1' to 'single_lin_process_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_1' to 'recvFrame_logic_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_VITIS_LOOP_237_2' to 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_VITIS_LOOP_223_1' to 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1_Pipeline_1' to 'write_ddr_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1_Pipeline_2' to 'write_ddr_1_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1' to 'write_ddr_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1' to 'recvFrame_logic_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'single_lin_process_1_Pipeline_VITIS_LOOP_210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_210_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_210_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.404 seconds; current allocated memory: 257.453 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 258.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_lin_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 259.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.446 seconds; current allocated memory: 260.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'single_lin_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (8.1ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'single_lin_process_1' consists of the following:	bus read operation ('lin_addr_addr_read', dlin.c:81) on port 'lin_addr' (dlin.c:81) [77]  (7.3 ns)
	blocking operation 0.8 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.408 seconds; current allocated memory: 262.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.367 seconds; current allocated memory: 262.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.278 seconds; current allocated memory: 262.965 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 263.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-885] The II Violation in module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2' (loop 'VITIS_LOOP_237_2'): Unable to schedule 'store' operation ('can_frame_addr_1_write_ln241', can.c:241) of variable 'trunc_ln3', can.c:241 on array 'can_frame' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'can_frame'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 12, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 263.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 263.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_223_1'.
WARNING: [HLS 200-885] The II Violation in module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1' (loop 'VITIS_LOOP_223_1'): Unable to schedule 'store' operation ('can_frame_addr_4_write_ln228', can.c:228) of variable 'trunc_ln6', can.c:228 on array 'can_frame' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'can_frame'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 11, loop 'VITIS_LOOP_223_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 263.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 263.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 264.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 264.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 264.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 264.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 264.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.451 seconds; current allocated memory: 265.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.344 seconds; current allocated memory: 266.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.367 seconds; current allocated memory: 267.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.48 seconds; current allocated memory: 267.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.298 seconds; current allocated memory: 268.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'single_lin_process_1_Pipeline_VITIS_LOOP_210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'single_lin_process_1_Pipeline_VITIS_LOOP_210_1' pipeline 'VITIS_LOOP_210_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'single_lin_process_1_Pipeline_VITIS_LOOP_210_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.541 seconds; current allocated memory: 270.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_lin_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'dropped_lin_counter' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_lin_ddr_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_write_lin_ddr_1_ringbuffer_header_bytes_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 273.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'single_lin_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'PL_Data' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_droped' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'internal_lin_counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'single_lin_process_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_single_lin_process_1_PLIN_Ctrl_run_state_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clu_single_lin_process_1_lin_frame_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.633 seconds; current allocated memory: 278.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.543 seconds; current allocated memory: 282.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 282.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1' pipeline 'VITIS_LOOP_223_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 284.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_ddr_1_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.447 seconds; current allocated memory: 285.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_ddr_1_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.328 seconds; current allocated memory: 286.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'dropped_can_counter' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 288.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'counter_can_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'internal_can_counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_recvFrame_logic_1_can_frame_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.439 seconds; current allocated memory: 293.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_addr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_addr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_addr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/ps_ddr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_0_received' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_1_received' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_2_received' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_3_received' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_dropped' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_can' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_uart' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_0_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_1_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_2_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_3_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_4_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_5_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_6_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_7_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_8_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_9_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_dropped' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_lin' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/timestamp' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clu' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'mode_nr' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'can_ptr', 'uart_ptr', 'lin_ptr', 'received_can', 'received_uart', 'received_lin', 'can_en', 'uart_en', 'lin_en', 'can_ddr', 'uart_ddr', 'lin_ddr', 'can_0_received', 'can_1_received', 'can_2_received', 'can_3_received', 'can_dropped', 'lin_0_received', 'lin_1_received', 'lin_2_received', 'lin_3_received', 'lin_4_received', 'lin_5_received', 'lin_6_received', 'lin_7_received', 'lin_8_received', 'lin_9_received', 'lin_dropped' to AXI-Lite port EN.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.681 seconds; current allocated memory: 299.891 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.826 seconds; current allocated memory: 306.117 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.857 seconds; current allocated memory: 318.867 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for clu.
INFO: [VLOG 209-307] Generating Verilog RTL for clu.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 123.46 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 17 seconds. CPU system time: 1 seconds. Elapsed time: 33.718 seconds; current allocated memory: 192.027 MB.
INFO: [HLS 200-112] Total CPU user time: 19 seconds. Total CPU system time: 3 seconds. Total elapsed time: 49.182 seconds; peak allocated memory: 318.965 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=DF_2L
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name DF_2L -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./clu/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name clu clu 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file clu/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 23.069 seconds; current allocated memory: 13.480 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 1 seconds. Total elapsed time: 35.6 seconds; peak allocated memory: 133.742 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=DF_2L
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name DF_2L -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./clu/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name clu clu 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.046 seconds; current allocated memory: 120.473 MB.
INFO: [HLS 200-10] Analyzing design file 'uart.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (uart.c:132:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (uart.c:154:10)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
INFO: [HLS 200-10] Analyzing design file 'dlin.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (dlin.c:98:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (dlin.c:120:11)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (dlin.c:121:5)
WARNING: [HLS 207-4054] passing 'volatile int *' to parameter of type 'volatile unsigned int *' converts between pointers to integer types with different sign (dlin.c:376:12)
INFO: [HLS 207-4414] passing argument to parameter 'linbase' here (dlin.c:303:38)
INFO: [HLS 200-10] Analyzing design file 'clu.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (clu.c:17:9)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-5546] '#pragma HLS INTERFACE port=return register' is obsoleted and replaced by '#pragma HLS LATENCY min=1 max=1' (clu.c:46:9)
INFO: [HLS 200-10] Analyzing design file 'can.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (can.c:103:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (can.c:126:10)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-4054] passing 'unsigned char *' to parameter of type 'char *' converts between pointers to integer types with different sign (can.c:280:18)
INFO: [HLS 207-4414] passing argument to parameter 'data' here (can.c:97:58)
WARNING: [HLS 207-5292] unused parameter 'FifoNo' (can.c:141:7)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.222 seconds; current allocated memory: 122.863 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'update_write_index' into 'write_ddr' (can.c:97:0)
INFO: [HLS 214-178] Inlining function 'XCanFd_GetDlc2len' into 'recvFrame_logic' (can.c:150:0)
INFO: [HLS 214-178] Inlining function 'CanFd_Recv_Sequential' into 'can' (can.c:331:0)
INFO: [HLS 214-178] Inlining function 'update_write_index' into 'write_lin_ddr' (dlin.c:92:0)
INFO: [HLS 214-178] Inlining function 'read_lin_reg' into 'single_lin_process' (dlin.c:144:0)
INFO: [HLS 214-178] Inlining function 'write_lin_reg' into 'single_lin_process' (dlin.c:144:0)
INFO: [HLS 214-178] Inlining function 'dlin_FSM' into 'dlin' (dlin.c:372:0)
INFO: [HLS 214-178] Inlining function 'can' into 'clu' (clu.c:43:0)
INFO: [HLS 214-178] Inlining function 'dlin' into 'clu' (clu.c:43:0)
INFO: [HLS 214-115] Multiple burst reads of length 28 and bit width 8 in loop 'anonymous'(can.c:103:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (can.c:103:2)
INFO: [HLS 214-115] Multiple burst writes of length 92 and bit width 8 in loop 'anonymous'(can.c:126:3) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (can.c:126:3)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 8 in loop 'anonymous'(clu.c:17:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (clu.c:17:2)
INFO: [HLS 214-115] Multiple burst reads of length 28 and bit width 8 in loop 'anonymous'(dlin.c:98:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dlin.c:98:2)
INFO: [HLS 214-115] Multiple burst writes of length 28 and bit width 8 in loop 'anonymous'(dlin.c:120:3) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dlin.c:120:3)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.568 seconds; current allocated memory: 124.926 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 124.953 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 132.453 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 134.730 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'write_ddr.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'write_ddr.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_210_1' (dlin.c:79) in function 'single_lin_process.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_223_1' (can.c:164) in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' (can.c:164) in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'write_index_array' (clu.c:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'write_index_array' (clu.c:12) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'write_index_array' (clu.c:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'write_index_array' (clu.c:12) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can.c:168:46) to (can.c:220:7) in function 'recvFrame_logic.1'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.458 seconds; current allocated memory: 159.641 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'ringbuffer_header_bytes' 
INFO: [HLS 200-472] Inferring partial write operation for 'ringbuffer_header_bytes' 
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' 
INFO: [HLS 200-472] Inferring partial write operation for 'PLIN_Ctrl.run_state' (dlin.c:192:30)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:213:23)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:216:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:217:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:218:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:219:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:220:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:221:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:222:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:223:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:224:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:225:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:226:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:227:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:229:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:230:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:231:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:232:19)
INFO: [HLS 200-472] Inferring partial write operation for 'PLIN_Ctrl.run_state' (dlin.c:297:29)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' 
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:171:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:176:20)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:183:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:184:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:185:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:186:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:203:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:204:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:205:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:206:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:207:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:208:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:209:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:210:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:211:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:212:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:213:17)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:214:17)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:216:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:218:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:227:28)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:228:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:229:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:230:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:240:28)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:241:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:242:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:243:32)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.814 seconds; current allocated memory: 246.941 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clu' ...
WARNING: [SYN 201-103] Legalizing function name 'single_lin_process.1_Pipeline_VITIS_LOOP_210_1' to 'single_lin_process_1_Pipeline_VITIS_LOOP_210_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_lin_ddr.1' to 'write_lin_ddr_1'.
WARNING: [SYN 201-103] Legalizing function name 'single_lin_process.1' to 'single_lin_process_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_1' to 'recvFrame_logic_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_VITIS_LOOP_237_2' to 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_VITIS_LOOP_223_1' to 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1_Pipeline_1' to 'write_ddr_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1_Pipeline_2' to 'write_ddr_1_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1' to 'write_ddr_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1' to 'recvFrame_logic_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'single_lin_process_1_Pipeline_VITIS_LOOP_210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_210_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_210_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.533 seconds; current allocated memory: 251.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 253.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_lin_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 254.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.452 seconds; current allocated memory: 254.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'single_lin_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (8.1ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'single_lin_process_1' consists of the following:	bus read operation ('lin_addr_addr_read', dlin.c:81) on port 'lin_addr' (dlin.c:81) [77]  (7.3 ns)
	blocking operation 0.8 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.474 seconds; current allocated memory: 256.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.414 seconds; current allocated memory: 257.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 257.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 257.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-885] The II Violation in module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2' (loop 'VITIS_LOOP_237_2'): Unable to schedule 'store' operation ('can_frame_addr_1_write_ln241', can.c:241) of variable 'trunc_ln3', can.c:241 on array 'can_frame' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'can_frame'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 12, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 257.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 257.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_223_1'.
WARNING: [HLS 200-885] The II Violation in module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1' (loop 'VITIS_LOOP_223_1'): Unable to schedule 'store' operation ('can_frame_addr_4_write_ln228', can.c:228) of variable 'trunc_ln6', can.c:228 on array 'can_frame' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'can_frame'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 11, loop 'VITIS_LOOP_223_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 258.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 258.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 258.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 258.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 259.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 259.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 259.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.445 seconds; current allocated memory: 259.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.352 seconds; current allocated memory: 260.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.354 seconds; current allocated memory: 261.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.489 seconds; current allocated memory: 262.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 262.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'single_lin_process_1_Pipeline_VITIS_LOOP_210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'single_lin_process_1_Pipeline_VITIS_LOOP_210_1' pipeline 'VITIS_LOOP_210_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'single_lin_process_1_Pipeline_VITIS_LOOP_210_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.537 seconds; current allocated memory: 264.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_lin_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'dropped_lin_counter' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_lin_ddr_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_write_lin_ddr_1_ringbuffer_header_bytes_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 267.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'single_lin_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'PL_Data' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_droped' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'internal_lin_counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'single_lin_process_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_single_lin_process_1_PLIN_Ctrl_run_state_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clu_single_lin_process_1_lin_frame_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.842 seconds; current allocated memory: 272.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.577 seconds; current allocated memory: 275.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 276.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1' pipeline 'VITIS_LOOP_223_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 278.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_ddr_1_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.497 seconds; current allocated memory: 279.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_ddr_1_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 280.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'dropped_can_counter' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.294 seconds; current allocated memory: 282.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'counter_droped_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'internal_can_counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_recvFrame_logic_1_can_frame_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.502 seconds; current allocated memory: 287.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_addr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_addr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_addr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/ps_ddr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_0_received' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_1_received' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_2_received' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_3_received' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_dropped' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_can' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_uart' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_0_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_1_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_2_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_3_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_4_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_5_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_6_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_7_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_8_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_9_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_dropped' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_lin' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/timestamp' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clu' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'mode_nr' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'can_ptr', 'uart_ptr', 'lin_ptr', 'received_can', 'received_uart', 'received_lin', 'can_en', 'uart_en', 'lin_en', 'can_ddr', 'uart_ddr', 'lin_ddr', 'can_0_received', 'can_1_received', 'can_2_received', 'can_3_received', 'can_dropped', 'lin_0_received', 'lin_1_received', 'lin_2_received', 'lin_3_received', 'lin_4_received', 'lin_5_received', 'lin_6_received', 'lin_7_received', 'lin_8_received', 'lin_9_received', 'lin_dropped' to AXI-Lite port EN.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.393 seconds; current allocated memory: 294.605 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.996 seconds; current allocated memory: 300.449 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.794 seconds; current allocated memory: 313.445 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for clu.
INFO: [VLOG 209-307] Generating Verilog RTL for clu.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 123.46 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 19 seconds. CPU system time: 2 seconds. Elapsed time: 35.124 seconds; current allocated memory: 192.988 MB.
INFO: [HLS 200-112] Total CPU user time: 21 seconds. Total CPU system time: 3 seconds. Total elapsed time: 47.631 seconds; peak allocated memory: 313.504 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=DF_2L
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name DF_2L -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./clu/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name clu clu 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file clu/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 18.087 seconds; current allocated memory: 13.188 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 1 seconds. Total elapsed time: 30.547 seconds; peak allocated memory: 133.434 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=DF_2L
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name DF_2L -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./clu/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name clu clu 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.058 seconds; current allocated memory: 126.332 MB.
INFO: [HLS 200-10] Analyzing design file 'uart.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (uart.c:132:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (uart.c:154:10)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
INFO: [HLS 200-10] Analyzing design file 'dlin.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (dlin.c:98:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (dlin.c:120:11)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (dlin.c:121:5)
WARNING: [HLS 207-4054] passing 'volatile int *' to parameter of type 'volatile unsigned int *' converts between pointers to integer types with different sign (dlin.c:376:12)
INFO: [HLS 207-4414] passing argument to parameter 'linbase' here (dlin.c:303:38)
INFO: [HLS 200-10] Analyzing design file 'clu.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (clu.c:17:9)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-5546] '#pragma HLS INTERFACE port=return register' is obsoleted and replaced by '#pragma HLS LATENCY min=1 max=1' (clu.c:46:9)
INFO: [HLS 200-10] Analyzing design file 'can.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (can.c:103:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (can.c:126:10)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-4054] passing 'unsigned char *' to parameter of type 'char *' converts between pointers to integer types with different sign (can.c:280:18)
INFO: [HLS 207-4414] passing argument to parameter 'data' here (can.c:97:58)
WARNING: [HLS 207-5292] unused parameter 'FifoNo' (can.c:141:7)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.54 seconds; current allocated memory: 128.895 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'update_write_index' into 'write_ddr' (can.c:97:0)
INFO: [HLS 214-178] Inlining function 'XCanFd_GetDlc2len' into 'recvFrame_logic' (can.c:150:0)
INFO: [HLS 214-178] Inlining function 'CanFd_Recv_Sequential' into 'can' (can.c:331:0)
INFO: [HLS 214-178] Inlining function 'update_write_index' into 'write_lin_ddr' (dlin.c:92:0)
INFO: [HLS 214-178] Inlining function 'read_lin_reg' into 'single_lin_process' (dlin.c:144:0)
INFO: [HLS 214-178] Inlining function 'write_lin_reg' into 'single_lin_process' (dlin.c:144:0)
INFO: [HLS 214-178] Inlining function 'dlin_FSM' into 'dlin' (dlin.c:372:0)
INFO: [HLS 214-178] Inlining function 'can' into 'clu' (clu.c:43:0)
INFO: [HLS 214-178] Inlining function 'dlin' into 'clu' (clu.c:43:0)
INFO: [HLS 214-115] Multiple burst reads of length 28 and bit width 8 in loop 'anonymous'(can.c:103:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (can.c:103:2)
INFO: [HLS 214-115] Multiple burst writes of length 92 and bit width 8 in loop 'anonymous'(can.c:126:3) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (can.c:126:3)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 8 in loop 'anonymous'(clu.c:17:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (clu.c:17:2)
INFO: [HLS 214-115] Multiple burst reads of length 28 and bit width 8 in loop 'anonymous'(dlin.c:98:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dlin.c:98:2)
INFO: [HLS 214-115] Multiple burst writes of length 28 and bit width 8 in loop 'anonymous'(dlin.c:120:3) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dlin.c:120:3)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.055 seconds; current allocated memory: 130.945 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 130.973 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 138.652 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 141.344 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'write_ddr.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'write_ddr.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_210_1' (dlin.c:79) in function 'single_lin_process.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_223_1' (can.c:164) in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' (can.c:164) in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'write_index_array' (clu.c:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'write_index_array' (clu.c:12) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'write_index_array' (clu.c:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'write_index_array' (clu.c:12) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can.c:168:46) to (can.c:220:7) in function 'recvFrame_logic.1'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.463 seconds; current allocated memory: 165.816 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'ringbuffer_header_bytes' 
INFO: [HLS 200-472] Inferring partial write operation for 'ringbuffer_header_bytes' 
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' 
INFO: [HLS 200-472] Inferring partial write operation for 'PLIN_Ctrl.run_state' (dlin.c:192:30)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:213:23)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:216:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:217:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:218:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:219:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:220:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:221:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:222:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:223:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:224:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:225:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:226:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:227:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:229:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:230:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:231:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:232:19)
INFO: [HLS 200-472] Inferring partial write operation for 'PLIN_Ctrl.run_state' (dlin.c:297:29)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' 
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:171:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:176:20)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:183:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:184:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:185:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:186:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:203:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:204:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:205:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:206:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:207:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:208:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:209:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:210:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:211:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:212:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:213:17)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:214:17)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:216:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:218:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:227:28)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:228:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:229:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:230:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:240:28)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:241:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:242:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:243:32)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.818 seconds; current allocated memory: 252.898 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clu' ...
WARNING: [SYN 201-103] Legalizing function name 'single_lin_process.1_Pipeline_VITIS_LOOP_210_1' to 'single_lin_process_1_Pipeline_VITIS_LOOP_210_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_lin_ddr.1' to 'write_lin_ddr_1'.
WARNING: [SYN 201-103] Legalizing function name 'single_lin_process.1' to 'single_lin_process_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_1' to 'recvFrame_logic_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_VITIS_LOOP_237_2' to 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_VITIS_LOOP_223_1' to 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1_Pipeline_1' to 'write_ddr_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1_Pipeline_2' to 'write_ddr_1_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1' to 'write_ddr_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1' to 'recvFrame_logic_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'single_lin_process_1_Pipeline_VITIS_LOOP_210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_210_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_210_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.467 seconds; current allocated memory: 257.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 259.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_lin_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.296 seconds; current allocated memory: 260.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.447 seconds; current allocated memory: 260.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'single_lin_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (8.1ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'single_lin_process_1' consists of the following:	bus read operation ('lin_addr_addr_read', dlin.c:81) on port 'lin_addr' (dlin.c:81) [77]  (7.3 ns)
	blocking operation 0.8 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.402 seconds; current allocated memory: 262.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.373 seconds; current allocated memory: 263.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.278 seconds; current allocated memory: 263.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 263.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-885] The II Violation in module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2' (loop 'VITIS_LOOP_237_2'): Unable to schedule 'store' operation ('can_frame_addr_1_write_ln241', can.c:241) of variable 'trunc_ln3', can.c:241 on array 'can_frame' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'can_frame'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 12, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 263.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 263.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_223_1'.
WARNING: [HLS 200-885] The II Violation in module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1' (loop 'VITIS_LOOP_223_1'): Unable to schedule 'store' operation ('can_frame_addr_4_write_ln228', can.c:228) of variable 'trunc_ln6', can.c:228 on array 'can_frame' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'can_frame'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 11, loop 'VITIS_LOOP_223_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 263.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 264.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 264.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 264.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 264.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 264.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 265.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.446 seconds; current allocated memory: 265.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.349 seconds; current allocated memory: 267.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 267.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.484 seconds; current allocated memory: 268.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.306 seconds; current allocated memory: 268.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'single_lin_process_1_Pipeline_VITIS_LOOP_210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'single_lin_process_1_Pipeline_VITIS_LOOP_210_1' pipeline 'VITIS_LOOP_210_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'single_lin_process_1_Pipeline_VITIS_LOOP_210_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.543 seconds; current allocated memory: 270.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_lin_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'dropped_lin_counter' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_lin_ddr_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_write_lin_ddr_1_ringbuffer_header_bytes_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 274.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'single_lin_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'PL_Data' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_droped' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'internal_lin_counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'single_lin_process_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_single_lin_process_1_PLIN_Ctrl_run_state_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clu_single_lin_process_1_lin_frame_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.693 seconds; current allocated memory: 278.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.552 seconds; current allocated memory: 282.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 282.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1' pipeline 'VITIS_LOOP_223_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 284.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_ddr_1_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.438 seconds; current allocated memory: 285.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_ddr_1_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.397 seconds; current allocated memory: 286.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'dropped_can_counter' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 289.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'counter_droped_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'internal_can_counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_recvFrame_logic_1_can_frame_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.455 seconds; current allocated memory: 293.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_addr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_addr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_addr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/ps_ddr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_0_received' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_1_received' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_2_received' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_3_received' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_dropped' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_can' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_uart' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_0_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_1_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_2_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_3_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_4_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_5_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_6_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_7_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_8_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_9_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_dropped' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_lin' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/timestamp' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clu' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'mode_nr' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'can_ptr', 'uart_ptr', 'lin_ptr', 'received_can', 'received_uart', 'received_lin', 'can_en', 'uart_en', 'lin_en', 'can_ddr', 'uart_ddr', 'lin_ddr', 'can_0_received', 'can_1_received', 'can_2_received', 'can_3_received', 'can_dropped', 'lin_0_received', 'lin_1_received', 'lin_2_received', 'lin_3_received', 'lin_4_received', 'lin_5_received', 'lin_6_received', 'lin_7_received', 'lin_8_received', 'lin_9_received', 'lin_dropped' to AXI-Lite port EN.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.041 seconds; current allocated memory: 300.336 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.758 seconds; current allocated memory: 306.676 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 4.872 seconds; current allocated memory: 319.316 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for clu.
INFO: [VLOG 209-307] Generating Verilog RTL for clu.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 123.46 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 18 seconds. CPU system time: 2 seconds. Elapsed time: 36.748 seconds; current allocated memory: 193.180 MB.
INFO: [HLS 200-112] Total CPU user time: 20 seconds. Total CPU system time: 3 seconds. Total elapsed time: 52.246 seconds; peak allocated memory: 319.551 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=DF_2L
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name DF_2L -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./clu/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name clu clu 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file clu/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 23.237 seconds; current allocated memory: 12.605 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 1 seconds. Total elapsed time: 35.842 seconds; peak allocated memory: 132.844 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=DF_2L
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name DF_2L -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./clu/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name clu clu 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.056 seconds; current allocated memory: 127.660 MB.
INFO: [HLS 200-10] Analyzing design file 'uart.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (uart.c:132:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (uart.c:154:10)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
INFO: [HLS 200-10] Analyzing design file 'dlin.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (dlin.c:98:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (dlin.c:120:11)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (dlin.c:121:5)
WARNING: [HLS 207-4054] passing 'volatile int *' to parameter of type 'volatile unsigned int *' converts between pointers to integer types with different sign (dlin.c:376:12)
INFO: [HLS 207-4414] passing argument to parameter 'linbase' here (dlin.c:303:38)
INFO: [HLS 200-10] Analyzing design file 'clu.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (clu.c:17:9)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-5546] '#pragma HLS INTERFACE port=return register' is obsoleted and replaced by '#pragma HLS LATENCY min=1 max=1' (clu.c:46:9)
INFO: [HLS 200-10] Analyzing design file 'can.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (can.c:103:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (can.c:126:10)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-4054] passing 'unsigned char *' to parameter of type 'char *' converts between pointers to integer types with different sign (can.c:280:18)
INFO: [HLS 207-4414] passing argument to parameter 'data' here (can.c:97:58)
WARNING: [HLS 207-5292] unused parameter 'FifoNo' (can.c:141:7)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.171 seconds; current allocated memory: 129.449 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'update_write_index' into 'write_ddr' (can.c:97:0)
INFO: [HLS 214-178] Inlining function 'XCanFd_GetDlc2len' into 'recvFrame_logic' (can.c:150:0)
INFO: [HLS 214-178] Inlining function 'CanFd_Recv_Sequential' into 'can' (can.c:331:0)
INFO: [HLS 214-178] Inlining function 'update_write_index' into 'write_lin_ddr' (dlin.c:92:0)
INFO: [HLS 214-178] Inlining function 'read_lin_reg' into 'single_lin_process' (dlin.c:144:0)
INFO: [HLS 214-178] Inlining function 'write_lin_reg' into 'single_lin_process' (dlin.c:144:0)
INFO: [HLS 214-178] Inlining function 'dlin_FSM' into 'dlin' (dlin.c:372:0)
INFO: [HLS 214-178] Inlining function 'can' into 'clu' (clu.c:43:0)
INFO: [HLS 214-178] Inlining function 'dlin' into 'clu' (clu.c:43:0)
INFO: [HLS 214-115] Multiple burst reads of length 28 and bit width 8 in loop 'anonymous'(can.c:103:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (can.c:103:2)
INFO: [HLS 214-115] Multiple burst writes of length 92 and bit width 8 in loop 'anonymous'(can.c:126:3) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (can.c:126:3)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 8 in loop 'anonymous'(clu.c:17:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (clu.c:17:2)
INFO: [HLS 214-115] Multiple burst reads of length 28 and bit width 8 in loop 'anonymous'(dlin.c:98:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dlin.c:98:2)
INFO: [HLS 214-115] Multiple burst writes of length 28 and bit width 8 in loop 'anonymous'(dlin.c:120:3) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dlin.c:120:3)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.602 seconds; current allocated memory: 131.520 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 131.523 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 138.941 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 141.652 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'write_ddr.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'write_ddr.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_210_1' (dlin.c:79) in function 'single_lin_process.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_223_1' (can.c:164) in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' (can.c:164) in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'write_index_array' (clu.c:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'write_index_array' (clu.c:12) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'write_index_array' (clu.c:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'write_index_array' (clu.c:12) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can.c:168:46) to (can.c:220:7) in function 'recvFrame_logic.1'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.445 seconds; current allocated memory: 166.043 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'ringbuffer_header_bytes' 
INFO: [HLS 200-472] Inferring partial write operation for 'ringbuffer_header_bytes' 
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' 
INFO: [HLS 200-472] Inferring partial write operation for 'PLIN_Ctrl.run_state' (dlin.c:192:30)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:213:23)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:216:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:217:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:218:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:219:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:220:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:221:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:222:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:223:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:224:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:225:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:226:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:227:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:229:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:230:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:231:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:232:19)
INFO: [HLS 200-472] Inferring partial write operation for 'PLIN_Ctrl.run_state' (dlin.c:297:29)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' 
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:171:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:176:20)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:183:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:184:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:185:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:186:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:203:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:204:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:205:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:206:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:207:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:208:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:209:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:210:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:211:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:212:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:213:17)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:214:17)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:216:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:218:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:227:28)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:228:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:229:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:230:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:240:28)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:241:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:242:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:243:32)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.791 seconds; current allocated memory: 253.789 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clu' ...
WARNING: [SYN 201-103] Legalizing function name 'single_lin_process.1_Pipeline_VITIS_LOOP_210_1' to 'single_lin_process_1_Pipeline_VITIS_LOOP_210_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_lin_ddr.1' to 'write_lin_ddr_1'.
WARNING: [SYN 201-103] Legalizing function name 'single_lin_process.1' to 'single_lin_process_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_1' to 'recvFrame_logic_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_VITIS_LOOP_237_2' to 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_VITIS_LOOP_223_1' to 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1_Pipeline_1' to 'write_ddr_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1_Pipeline_2' to 'write_ddr_1_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1' to 'write_ddr_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1' to 'recvFrame_logic_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'single_lin_process_1_Pipeline_VITIS_LOOP_210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_210_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_210_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.417 seconds; current allocated memory: 258.613 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 259.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_lin_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 261.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.448 seconds; current allocated memory: 261.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'single_lin_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (8.1ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'single_lin_process_1' consists of the following:	bus read operation ('lin_addr_addr_read', dlin.c:81) on port 'lin_addr' (dlin.c:81) [77]  (7.3 ns)
	blocking operation 0.8 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.414 seconds; current allocated memory: 263.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.359 seconds; current allocated memory: 263.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 264.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 264.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-885] The II Violation in module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2' (loop 'VITIS_LOOP_237_2'): Unable to schedule 'store' operation ('can_frame_addr_1_write_ln241', can.c:241) of variable 'trunc_ln3', can.c:241 on array 'can_frame' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'can_frame'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 12, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 264.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 264.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_223_1'.
WARNING: [HLS 200-885] The II Violation in module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1' (loop 'VITIS_LOOP_223_1'): Unable to schedule 'store' operation ('can_frame_addr_4_write_ln228', can.c:228) of variable 'trunc_ln6', can.c:228 on array 'can_frame' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'can_frame'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 11, loop 'VITIS_LOOP_223_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 264.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 264.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 264.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 264.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 265.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 265.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 266.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.477 seconds; current allocated memory: 266.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.374 seconds; current allocated memory: 268.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.367 seconds; current allocated memory: 268.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.513 seconds; current allocated memory: 269.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 269.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'single_lin_process_1_Pipeline_VITIS_LOOP_210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'single_lin_process_1_Pipeline_VITIS_LOOP_210_1' pipeline 'VITIS_LOOP_210_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'single_lin_process_1_Pipeline_VITIS_LOOP_210_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.541 seconds; current allocated memory: 271.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_lin_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'dropped_lin_counter' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_lin_ddr_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_write_lin_ddr_1_ringbuffer_header_bytes_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 274.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'single_lin_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'PL_Data' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_droped' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'internal_lin_counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'single_lin_process_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_single_lin_process_1_PLIN_Ctrl_run_state_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clu_single_lin_process_1_lin_frame_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.636 seconds; current allocated memory: 279.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.575 seconds; current allocated memory: 283.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 283.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1' pipeline 'VITIS_LOOP_223_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 285.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_ddr_1_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.429 seconds; current allocated memory: 286.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_ddr_1_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 287.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'dropped_can_counter' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 290.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'counter_can_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_can_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_can_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_can_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_droped_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'internal_can_counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_recvFrame_logic_1_can_frame_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.538 seconds; current allocated memory: 294.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_addr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_addr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_addr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/ps_ddr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_0_received' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_1_received' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_2_received' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_3_received' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_dropped' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_can' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_uart' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_0_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_1_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_2_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_3_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_4_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_5_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_6_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_7_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_8_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_9_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_dropped' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_lin' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/timestamp' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clu' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'mode_nr' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'can_ptr', 'uart_ptr', 'lin_ptr', 'received_can', 'received_uart', 'received_lin', 'can_en', 'uart_en', 'lin_en', 'can_ddr', 'uart_ddr', 'lin_ddr', 'can_0_received', 'can_1_received', 'can_2_received', 'can_3_received', 'can_dropped', 'lin_0_received', 'lin_1_received', 'lin_2_received', 'lin_3_received', 'lin_4_received', 'lin_5_received', 'lin_6_received', 'lin_7_received', 'lin_8_received', 'lin_9_received', 'lin_dropped' to AXI-Lite port EN.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.869 seconds; current allocated memory: 301.977 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.847 seconds; current allocated memory: 308.145 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.851 seconds; current allocated memory: 320.680 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for clu.
INFO: [VLOG 209-307] Generating Verilog RTL for clu.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 123.46 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 18 seconds. CPU system time: 1 seconds. Elapsed time: 33.634 seconds; current allocated memory: 193.031 MB.
INFO: [HLS 200-112] Total CPU user time: 20 seconds. Total CPU system time: 3 seconds. Total elapsed time: 49.018 seconds; peak allocated memory: 320.734 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=DF_2L
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name DF_2L -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./clu/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name clu clu 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file clu/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 22.738 seconds; current allocated memory: 13.496 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 1 seconds. Total elapsed time: 35.23 seconds; peak allocated memory: 134.242 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=DF_2L
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name DF_2L -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./clu/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name clu clu 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.058 seconds; current allocated memory: 126.105 MB.
INFO: [HLS 200-10] Analyzing design file 'uart.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (uart.c:132:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (uart.c:154:10)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
INFO: [HLS 200-10] Analyzing design file 'dlin.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (dlin.c:98:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (dlin.c:120:11)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (dlin.c:121:5)
WARNING: [HLS 207-4054] passing 'volatile int *' to parameter of type 'volatile unsigned int *' converts between pointers to integer types with different sign (dlin.c:376:12)
INFO: [HLS 207-4414] passing argument to parameter 'linbase' here (dlin.c:303:38)
INFO: [HLS 200-10] Analyzing design file 'clu.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (clu.c:17:9)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-5546] '#pragma HLS INTERFACE port=return register' is obsoleted and replaced by '#pragma HLS LATENCY min=1 max=1' (clu.c:46:9)
INFO: [HLS 200-10] Analyzing design file 'can.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (can.c:103:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (can.c:126:10)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-4054] passing 'unsigned char *' to parameter of type 'char *' converts between pointers to integer types with different sign (can.c:280:18)
INFO: [HLS 207-4414] passing argument to parameter 'data' here (can.c:97:58)
WARNING: [HLS 207-5292] unused parameter 'FifoNo' (can.c:141:7)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.144 seconds; current allocated memory: 128.305 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'update_write_index' into 'write_ddr' (can.c:97:0)
INFO: [HLS 214-178] Inlining function 'XCanFd_GetDlc2len' into 'recvFrame_logic' (can.c:150:0)
INFO: [HLS 214-178] Inlining function 'CanFd_Recv_Sequential' into 'can' (can.c:331:0)
INFO: [HLS 214-178] Inlining function 'update_write_index' into 'write_lin_ddr' (dlin.c:92:0)
INFO: [HLS 214-178] Inlining function 'read_lin_reg' into 'single_lin_process' (dlin.c:144:0)
INFO: [HLS 214-178] Inlining function 'write_lin_reg' into 'single_lin_process' (dlin.c:144:0)
INFO: [HLS 214-178] Inlining function 'dlin_FSM' into 'dlin' (dlin.c:372:0)
INFO: [HLS 214-178] Inlining function 'can' into 'clu' (clu.c:43:0)
INFO: [HLS 214-178] Inlining function 'dlin' into 'clu' (clu.c:43:0)
INFO: [HLS 214-115] Multiple burst reads of length 28 and bit width 8 in loop 'anonymous'(can.c:103:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (can.c:103:2)
INFO: [HLS 214-115] Multiple burst writes of length 92 and bit width 8 in loop 'anonymous'(can.c:126:3) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (can.c:126:3)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 8 in loop 'anonymous'(clu.c:17:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (clu.c:17:2)
INFO: [HLS 214-115] Multiple burst reads of length 28 and bit width 8 in loop 'anonymous'(dlin.c:98:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dlin.c:98:2)
INFO: [HLS 214-115] Multiple burst writes of length 28 and bit width 8 in loop 'anonymous'(dlin.c:120:3) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dlin.c:120:3)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.633 seconds; current allocated memory: 130.316 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 130.348 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 137.891 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 140.270 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'write_ddr.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'write_ddr.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_210_1' (dlin.c:79) in function 'single_lin_process.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_223_1' (can.c:164) in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' (can.c:164) in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'write_index_array' (clu.c:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'write_index_array' (clu.c:12) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'write_index_array' (clu.c:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'write_index_array' (clu.c:12) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can.c:168:46) to (can.c:220:7) in function 'recvFrame_logic.1'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.444 seconds; current allocated memory: 164.734 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'ringbuffer_header_bytes' 
INFO: [HLS 200-472] Inferring partial write operation for 'ringbuffer_header_bytes' 
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' 
INFO: [HLS 200-472] Inferring partial write operation for 'PLIN_Ctrl.run_state' (dlin.c:192:30)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:213:23)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:216:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:217:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:218:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:219:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:220:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:221:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:222:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:223:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:224:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:225:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:226:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:227:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:229:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:230:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:231:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:232:19)
INFO: [HLS 200-472] Inferring partial write operation for 'PLIN_Ctrl.run_state' (dlin.c:297:29)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' 
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:171:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:176:20)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:183:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:184:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:185:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:186:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:203:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:204:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:205:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:206:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:207:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:208:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:209:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:210:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:211:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:212:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:213:17)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:214:17)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:216:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:218:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:227:28)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:228:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:229:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:230:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:240:28)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:241:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:242:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:243:32)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.795 seconds; current allocated memory: 252.191 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clu' ...
WARNING: [SYN 201-103] Legalizing function name 'single_lin_process.1_Pipeline_VITIS_LOOP_210_1' to 'single_lin_process_1_Pipeline_VITIS_LOOP_210_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_lin_ddr.1' to 'write_lin_ddr_1'.
WARNING: [SYN 201-103] Legalizing function name 'single_lin_process.1' to 'single_lin_process_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_1' to 'recvFrame_logic_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_VITIS_LOOP_237_2' to 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_VITIS_LOOP_223_1' to 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1_Pipeline_1' to 'write_ddr_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1_Pipeline_2' to 'write_ddr_1_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1' to 'write_ddr_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1' to 'recvFrame_logic_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'single_lin_process_1_Pipeline_VITIS_LOOP_210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_210_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_210_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.408 seconds; current allocated memory: 257.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 258.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_lin_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 260.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.447 seconds; current allocated memory: 260.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'single_lin_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (8.1ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'single_lin_process_1' consists of the following:	bus read operation ('lin_addr_addr_read', dlin.c:81) on port 'lin_addr' (dlin.c:81) [77]  (7.3 ns)
	blocking operation 0.8 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.408 seconds; current allocated memory: 262.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.379 seconds; current allocated memory: 262.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.281 seconds; current allocated memory: 263.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 263.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-885] The II Violation in module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2' (loop 'VITIS_LOOP_237_2'): Unable to schedule 'store' operation ('can_frame_addr_1_write_ln241', can.c:241) of variable 'trunc_ln3', can.c:241 on array 'can_frame' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'can_frame'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 12, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 263.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 263.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_223_1'.
WARNING: [HLS 200-885] The II Violation in module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1' (loop 'VITIS_LOOP_223_1'): Unable to schedule 'store' operation ('can_frame_addr_4_write_ln228', can.c:228) of variable 'trunc_ln6', can.c:228 on array 'can_frame' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'can_frame'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 11, loop 'VITIS_LOOP_223_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 263.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 263.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 264.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 264.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.092 seconds; current allocated memory: 264.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 264.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 265.051 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.448 seconds; current allocated memory: 265.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.362 seconds; current allocated memory: 266.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.374 seconds; current allocated memory: 267.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.497 seconds; current allocated memory: 267.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.298 seconds; current allocated memory: 268.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'single_lin_process_1_Pipeline_VITIS_LOOP_210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'single_lin_process_1_Pipeline_VITIS_LOOP_210_1' pipeline 'VITIS_LOOP_210_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'single_lin_process_1_Pipeline_VITIS_LOOP_210_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.543 seconds; current allocated memory: 270.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_lin_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'dropped_lin_counter' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_lin_ddr_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_write_lin_ddr_1_ringbuffer_header_bytes_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 273.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'single_lin_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'PL_Data' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_droped' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'internal_lin_counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'single_lin_process_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_single_lin_process_1_PLIN_Ctrl_run_state_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clu_single_lin_process_1_lin_frame_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.654 seconds; current allocated memory: 277.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.592 seconds; current allocated memory: 282.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 282.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1' pipeline 'VITIS_LOOP_223_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 284.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_ddr_1_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.407 seconds; current allocated memory: 285.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_ddr_1_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.333 seconds; current allocated memory: 286.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'dropped_can_counter' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 289.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'counter_can_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_can_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_droped_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_can_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_can_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'internal_can_counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_recvFrame_logic_1_can_frame_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.539 seconds; current allocated memory: 293.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_addr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_addr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_addr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/ps_ddr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_0_received' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_1_received' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_2_received' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_3_received' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_dropped' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_can' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_uart' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_0_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_1_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_2_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_3_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_4_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_5_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_6_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_7_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_8_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_9_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_dropped' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_lin' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/timestamp' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clu' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'mode_nr' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'can_ptr', 'uart_ptr', 'lin_ptr', 'received_can', 'received_uart', 'received_lin', 'can_en', 'uart_en', 'lin_en', 'can_ddr', 'uart_ddr', 'lin_ddr', 'can_0_received', 'can_1_received', 'can_2_received', 'can_3_received', 'can_dropped', 'lin_0_received', 'lin_1_received', 'lin_2_received', 'lin_3_received', 'lin_4_received', 'lin_5_received', 'lin_6_received', 'lin_7_received', 'lin_8_received', 'lin_9_received', 'lin_dropped' to AXI-Lite port EN.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.91 seconds; current allocated memory: 300.641 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.77 seconds; current allocated memory: 306.090 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.817 seconds; current allocated memory: 319.656 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for clu.
INFO: [VLOG 209-307] Generating Verilog RTL for clu.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 123.46 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 18 seconds. CPU system time: 2 seconds. Elapsed time: 33.556 seconds; current allocated memory: 193.559 MB.
INFO: [HLS 200-112] Total CPU user time: 20 seconds. Total CPU system time: 3 seconds. Total elapsed time: 48.949 seconds; peak allocated memory: 319.707 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=DF_2L
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name DF_2L -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./clu/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name clu clu 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file clu/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 22.907 seconds; current allocated memory: 14.023 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 1 seconds. Total elapsed time: 35.455 seconds; peak allocated memory: 134.617 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=DF_2L
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name DF_2L -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./clu/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name clu clu 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.056 seconds; current allocated memory: 127.453 MB.
INFO: [HLS 200-10] Analyzing design file 'uart.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (uart.c:132:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (uart.c:154:10)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
INFO: [HLS 200-10] Analyzing design file 'dlin.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (dlin.c:98:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (dlin.c:120:11)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (dlin.c:121:5)
WARNING: [HLS 207-4054] passing 'volatile int *' to parameter of type 'volatile unsigned int *' converts between pointers to integer types with different sign (dlin.c:376:12)
INFO: [HLS 207-4414] passing argument to parameter 'linbase' here (dlin.c:303:38)
INFO: [HLS 200-10] Analyzing design file 'clu.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (clu.c:17:9)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-5546] '#pragma HLS INTERFACE port=return register' is obsoleted and replaced by '#pragma HLS LATENCY min=1 max=1' (clu.c:46:9)
INFO: [HLS 200-10] Analyzing design file 'can.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (can.c:103:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (can.c:126:10)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-4054] passing 'unsigned char *' to parameter of type 'char *' converts between pointers to integer types with different sign (can.c:280:18)
INFO: [HLS 207-4414] passing argument to parameter 'data' here (can.c:97:58)
WARNING: [HLS 207-5292] unused parameter 'FifoNo' (can.c:141:7)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.249 seconds; current allocated memory: 129.168 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'update_write_index' into 'write_ddr' (can.c:97:0)
INFO: [HLS 214-178] Inlining function 'XCanFd_GetDlc2len' into 'recvFrame_logic' (can.c:150:0)
INFO: [HLS 214-178] Inlining function 'CanFd_Recv_Sequential' into 'can' (can.c:331:0)
INFO: [HLS 214-178] Inlining function 'update_write_index' into 'write_lin_ddr' (dlin.c:92:0)
INFO: [HLS 214-178] Inlining function 'read_lin_reg' into 'single_lin_process' (dlin.c:144:0)
INFO: [HLS 214-178] Inlining function 'write_lin_reg' into 'single_lin_process' (dlin.c:144:0)
INFO: [HLS 214-178] Inlining function 'dlin_FSM' into 'dlin' (dlin.c:372:0)
INFO: [HLS 214-178] Inlining function 'can' into 'clu' (clu.c:43:0)
INFO: [HLS 214-178] Inlining function 'dlin' into 'clu' (clu.c:43:0)
INFO: [HLS 214-115] Multiple burst reads of length 28 and bit width 8 in loop 'anonymous'(can.c:103:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (can.c:103:2)
INFO: [HLS 214-115] Multiple burst writes of length 92 and bit width 8 in loop 'anonymous'(can.c:126:3) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (can.c:126:3)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 8 in loop 'anonymous'(clu.c:17:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (clu.c:17:2)
INFO: [HLS 214-115] Multiple burst reads of length 28 and bit width 8 in loop 'anonymous'(dlin.c:98:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dlin.c:98:2)
INFO: [HLS 214-115] Multiple burst writes of length 28 and bit width 8 in loop 'anonymous'(dlin.c:120:3) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dlin.c:120:3)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.039 seconds; current allocated memory: 131.230 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 131.266 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 138.793 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 141.062 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'write_ddr.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'write_ddr.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_210_1' (dlin.c:79) in function 'single_lin_process.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_223_1' (can.c:164) in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' (can.c:164) in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'write_index_array' (clu.c:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'write_index_array' (clu.c:12) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'write_index_array' (clu.c:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'write_index_array' (clu.c:12) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can.c:168:46) to (can.c:220:7) in function 'recvFrame_logic.1'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.453 seconds; current allocated memory: 165.172 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'ringbuffer_header_bytes' 
INFO: [HLS 200-472] Inferring partial write operation for 'ringbuffer_header_bytes' 
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' 
INFO: [HLS 200-472] Inferring partial write operation for 'PLIN_Ctrl.run_state' (dlin.c:192:30)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:213:23)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:216:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:217:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:218:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:219:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:220:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:221:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:222:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:223:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:224:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:225:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:226:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:227:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:229:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:230:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:231:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:232:19)
INFO: [HLS 200-472] Inferring partial write operation for 'PLIN_Ctrl.run_state' (dlin.c:297:29)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' 
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:171:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:176:20)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:183:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:184:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:185:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:186:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:203:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:204:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:205:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:206:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:207:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:208:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:209:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:210:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:211:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:212:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:213:17)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:214:17)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:216:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:218:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:227:28)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:228:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:229:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:230:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:240:28)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:241:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:242:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:243:32)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.795 seconds; current allocated memory: 253.148 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clu' ...
WARNING: [SYN 201-103] Legalizing function name 'single_lin_process.1_Pipeline_VITIS_LOOP_210_1' to 'single_lin_process_1_Pipeline_VITIS_LOOP_210_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_lin_ddr.1' to 'write_lin_ddr_1'.
WARNING: [SYN 201-103] Legalizing function name 'single_lin_process.1' to 'single_lin_process_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_1' to 'recvFrame_logic_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_VITIS_LOOP_237_2' to 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_VITIS_LOOP_223_1' to 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1_Pipeline_1' to 'write_ddr_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1_Pipeline_2' to 'write_ddr_1_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1' to 'write_ddr_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1' to 'recvFrame_logic_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'single_lin_process_1_Pipeline_VITIS_LOOP_210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_210_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_210_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.418 seconds; current allocated memory: 257.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 259.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_lin_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 260.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.464 seconds; current allocated memory: 261.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'single_lin_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (8.1ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'single_lin_process_1' consists of the following:	bus read operation ('lin_addr_addr_read', dlin.c:81) on port 'lin_addr' (dlin.c:81) [77]  (7.3 ns)
	blocking operation 0.8 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.405 seconds; current allocated memory: 263.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.399 seconds; current allocated memory: 263.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.303 seconds; current allocated memory: 263.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 263.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-885] The II Violation in module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2' (loop 'VITIS_LOOP_237_2'): Unable to schedule 'store' operation ('can_frame_addr_1_write_ln241', can.c:241) of variable 'trunc_ln3', can.c:241 on array 'can_frame' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'can_frame'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 12, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 264.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 264.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_223_1'.
WARNING: [HLS 200-885] The II Violation in module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1' (loop 'VITIS_LOOP_223_1'): Unable to schedule 'store' operation ('can_frame_addr_4_write_ln228', can.c:228) of variable 'trunc_ln6', can.c:228 on array 'can_frame' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'can_frame'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 11, loop 'VITIS_LOOP_223_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 264.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 264.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 264.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 264.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 264.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 264.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 265.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.448 seconds; current allocated memory: 265.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.363 seconds; current allocated memory: 267.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.371 seconds; current allocated memory: 268.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.495 seconds; current allocated memory: 268.812 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.294 seconds; current allocated memory: 269.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'single_lin_process_1_Pipeline_VITIS_LOOP_210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'single_lin_process_1_Pipeline_VITIS_LOOP_210_1' pipeline 'VITIS_LOOP_210_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'single_lin_process_1_Pipeline_VITIS_LOOP_210_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.536 seconds; current allocated memory: 271.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_lin_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'dropped_lin_counter' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_lin_ddr_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_write_lin_ddr_1_ringbuffer_header_bytes_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 274.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'single_lin_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'PL_Data' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_droped' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'internal_lin_counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'single_lin_process_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_single_lin_process_1_PLIN_Ctrl_run_state_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clu_single_lin_process_1_lin_frame_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.632 seconds; current allocated memory: 279.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.549 seconds; current allocated memory: 283.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 283.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1' pipeline 'VITIS_LOOP_223_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 285.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_ddr_1_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.412 seconds; current allocated memory: 286.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_ddr_1_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.364 seconds; current allocated memory: 287.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'dropped_can_counter' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 290.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'counter_can_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_can_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_can_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_can_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_droped_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'internal_can_counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_recvFrame_logic_1_can_frame_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.529 seconds; current allocated memory: 294.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_addr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_addr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_addr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/ps_ddr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_0_received' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_1_received' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_2_received' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_3_received' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_dropped' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_can' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_uart' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_0_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_1_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_2_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_3_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_4_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_5_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_6_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_7_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_8_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_9_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_dropped' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_lin' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/timestamp' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clu' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'mode_nr' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'can_ptr', 'uart_ptr', 'lin_ptr', 'received_can', 'received_uart', 'received_lin', 'can_en', 'uart_en', 'lin_en', 'can_ddr', 'uart_ddr', 'lin_ddr', 'can_0_received', 'can_1_received', 'can_2_received', 'can_3_received', 'can_dropped', 'lin_0_received', 'lin_1_received', 'lin_2_received', 'lin_3_received', 'lin_4_received', 'lin_5_received', 'lin_6_received', 'lin_7_received', 'lin_8_received', 'lin_9_received', 'lin_dropped' to AXI-Lite port EN.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.789 seconds; current allocated memory: 301.801 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.777 seconds; current allocated memory: 307.254 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.902 seconds; current allocated memory: 320.641 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for clu.
INFO: [VLOG 209-307] Generating Verilog RTL for clu.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 123.46 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 17 seconds. CPU system time: 2 seconds. Elapsed time: 36.098 seconds; current allocated memory: 193.203 MB.
INFO: [HLS 200-112] Total CPU user time: 19 seconds. Total CPU system time: 3 seconds. Total elapsed time: 51.383 seconds; peak allocated memory: 320.691 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=DF_2L
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name DF_2L -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./clu/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name clu clu 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file clu/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 22.892 seconds; current allocated memory: 13.512 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 1 seconds. Total elapsed time: 35.372 seconds; peak allocated memory: 133.375 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=DF_2L
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name DF_2L -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./clu/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name clu clu 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.058 seconds; current allocated memory: 129.305 MB.
INFO: [HLS 200-10] Analyzing design file 'uart.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (uart.c:132:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (uart.c:154:10)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
INFO: [HLS 200-10] Analyzing design file 'dlin.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (dlin.c:98:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (dlin.c:120:11)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (dlin.c:121:5)
WARNING: [HLS 207-4054] passing 'volatile int *' to parameter of type 'volatile unsigned int *' converts between pointers to integer types with different sign (dlin.c:376:12)
INFO: [HLS 207-4414] passing argument to parameter 'linbase' here (dlin.c:303:38)
INFO: [HLS 200-10] Analyzing design file 'clu.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (clu.c:17:9)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-5546] '#pragma HLS INTERFACE port=return register' is obsoleted and replaced by '#pragma HLS LATENCY min=1 max=1' (clu.c:46:9)
INFO: [HLS 200-10] Analyzing design file 'can.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (can.c:103:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (can.c:126:10)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-4054] passing 'unsigned char *' to parameter of type 'char *' converts between pointers to integer types with different sign (can.c:280:18)
INFO: [HLS 207-4414] passing argument to parameter 'data' here (can.c:97:58)
WARNING: [HLS 207-5292] unused parameter 'FifoNo' (can.c:141:7)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.448 seconds; current allocated memory: 131.582 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'update_write_index' into 'write_ddr' (can.c:97:0)
INFO: [HLS 214-178] Inlining function 'XCanFd_GetDlc2len' into 'recvFrame_logic' (can.c:150:0)
INFO: [HLS 214-178] Inlining function 'CanFd_Recv_Sequential' into 'can' (can.c:331:0)
INFO: [HLS 214-178] Inlining function 'update_write_index' into 'write_lin_ddr' (dlin.c:92:0)
INFO: [HLS 214-178] Inlining function 'read_lin_reg' into 'single_lin_process' (dlin.c:144:0)
INFO: [HLS 214-178] Inlining function 'write_lin_reg' into 'single_lin_process' (dlin.c:144:0)
INFO: [HLS 214-178] Inlining function 'dlin_FSM' into 'dlin' (dlin.c:372:0)
INFO: [HLS 214-178] Inlining function 'can' into 'clu' (clu.c:43:0)
INFO: [HLS 214-178] Inlining function 'dlin' into 'clu' (clu.c:43:0)
INFO: [HLS 214-115] Multiple burst reads of length 28 and bit width 8 in loop 'anonymous'(can.c:103:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (can.c:103:2)
INFO: [HLS 214-115] Multiple burst writes of length 92 and bit width 8 in loop 'anonymous'(can.c:126:3) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (can.c:126:3)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 8 in loop 'anonymous'(clu.c:17:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (clu.c:17:2)
INFO: [HLS 214-115] Multiple burst reads of length 28 and bit width 8 in loop 'anonymous'(dlin.c:98:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dlin.c:98:2)
INFO: [HLS 214-115] Multiple burst writes of length 28 and bit width 8 in loop 'anonymous'(dlin.c:120:3) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dlin.c:120:3)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.451 seconds; current allocated memory: 133.598 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 133.625 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.616 seconds; current allocated memory: 141.074 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 143.484 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'write_ddr.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'write_ddr.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_210_1' (dlin.c:79) in function 'single_lin_process.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_223_1' (can.c:164) in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' (can.c:164) in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'write_index_array' (clu.c:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'write_index_array' (clu.c:12) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'write_index_array' (clu.c:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'write_index_array' (clu.c:12) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can.c:168:46) to (can.c:220:7) in function 'recvFrame_logic.1'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.738 seconds; current allocated memory: 167.930 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'ringbuffer_header_bytes' 
INFO: [HLS 200-472] Inferring partial write operation for 'ringbuffer_header_bytes' 
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' 
INFO: [HLS 200-472] Inferring partial write operation for 'PLIN_Ctrl.run_state' (dlin.c:192:30)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:213:23)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:216:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:217:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:218:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:219:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:220:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:221:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:222:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:223:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:224:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:225:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:226:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:227:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:229:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:230:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:231:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:232:19)
INFO: [HLS 200-472] Inferring partial write operation for 'PLIN_Ctrl.run_state' (dlin.c:297:29)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' 
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:171:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:176:20)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:183:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:184:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:185:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:186:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:203:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:204:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:205:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:206:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:207:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:208:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:209:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:210:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:211:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:212:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:213:17)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:214:17)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:216:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:218:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:227:28)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:228:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:229:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:230:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:240:28)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:241:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:242:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:243:32)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.14 seconds; current allocated memory: 255.086 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clu' ...
WARNING: [SYN 201-103] Legalizing function name 'single_lin_process.1_Pipeline_VITIS_LOOP_210_1' to 'single_lin_process_1_Pipeline_VITIS_LOOP_210_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_lin_ddr.1' to 'write_lin_ddr_1'.
WARNING: [SYN 201-103] Legalizing function name 'single_lin_process.1' to 'single_lin_process_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_1' to 'recvFrame_logic_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_VITIS_LOOP_237_2' to 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_VITIS_LOOP_223_1' to 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1_Pipeline_1' to 'write_ddr_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1_Pipeline_2' to 'write_ddr_1_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1' to 'write_ddr_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1' to 'recvFrame_logic_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'single_lin_process_1_Pipeline_VITIS_LOOP_210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_210_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_210_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.653 seconds; current allocated memory: 260.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 261.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_lin_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.294 seconds; current allocated memory: 262.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.454 seconds; current allocated memory: 262.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'single_lin_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (8.1ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'single_lin_process_1' consists of the following:	bus read operation ('lin_addr_addr_read', dlin.c:81) on port 'lin_addr' (dlin.c:81) [77]  (7.3 ns)
	blocking operation 0.8 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.412 seconds; current allocated memory: 264.848 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.367 seconds; current allocated memory: 265.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.286 seconds; current allocated memory: 265.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 265.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-885] The II Violation in module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2' (loop 'VITIS_LOOP_237_2'): Unable to schedule 'store' operation ('can_frame_addr_1_write_ln241', can.c:241) of variable 'trunc_ln3', can.c:241 on array 'can_frame' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'can_frame'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 12, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.324 seconds; current allocated memory: 265.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 266.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_223_1'.
WARNING: [HLS 200-885] The II Violation in module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1' (loop 'VITIS_LOOP_223_1'): Unable to schedule 'store' operation ('can_frame_addr_4_write_ln228', can.c:228) of variable 'trunc_ln6', can.c:228 on array 'can_frame' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'can_frame'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 11, loop 'VITIS_LOOP_223_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 266.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 266.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 266.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 266.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 266.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 266.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 267.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.469 seconds; current allocated memory: 268.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.378 seconds; current allocated memory: 269.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.403 seconds; current allocated memory: 270.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.541 seconds; current allocated memory: 271.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.336 seconds; current allocated memory: 271.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'single_lin_process_1_Pipeline_VITIS_LOOP_210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'single_lin_process_1_Pipeline_VITIS_LOOP_210_1' pipeline 'VITIS_LOOP_210_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'single_lin_process_1_Pipeline_VITIS_LOOP_210_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.8 seconds; current allocated memory: 273.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_lin_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'dropped_lin_counter' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_lin_ddr_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_write_lin_ddr_1_ringbuffer_header_bytes_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 277.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'single_lin_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'PL_Data' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_droped' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'internal_lin_counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'single_lin_process_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_single_lin_process_1_PLIN_Ctrl_run_state_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clu_single_lin_process_1_lin_frame_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.772 seconds; current allocated memory: 281.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.614 seconds; current allocated memory: 285.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 285.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1' pipeline 'VITIS_LOOP_223_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.309 seconds; current allocated memory: 287.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_ddr_1_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.513 seconds; current allocated memory: 288.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_ddr_1_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 289.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'dropped_can_counter' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 292.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'counter_can_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_can_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_can_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_can_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_droped_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'internal_can_counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_recvFrame_logic_1_can_frame_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.563 seconds; current allocated memory: 297.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_addr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_addr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_addr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/ps_ddr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_0_received' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_1_received' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_2_received' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_3_received' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_dropped' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_can' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_uart' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_0_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_1_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_2_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_3_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_4_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_5_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_6_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_7_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_8_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_9_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_dropped' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_lin' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/timestamp' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clu' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'mode_nr' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'can_ptr', 'uart_ptr', 'lin_ptr', 'received_can', 'received_uart', 'received_lin', 'can_en', 'uart_en', 'lin_en', 'can_ddr', 'uart_ddr', 'lin_ddr', 'can_0_received', 'can_1_received', 'can_2_received', 'can_3_received', 'can_dropped', 'lin_0_received', 'lin_1_received', 'lin_2_received', 'lin_3_received', 'lin_4_received', 'lin_5_received', 'lin_6_received', 'lin_7_received', 'lin_8_received', 'lin_9_received', 'lin_dropped' to AXI-Lite port EN.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.888 seconds; current allocated memory: 303.766 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.115 seconds; current allocated memory: 310.484 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.958 seconds; current allocated memory: 323.051 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for clu.
INFO: [VLOG 209-307] Generating Verilog RTL for clu.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 123.46 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 18 seconds. CPU system time: 2 seconds. Elapsed time: 43.967 seconds; current allocated memory: 193.766 MB.
INFO: [HLS 200-112] Total CPU user time: 20 seconds. Total CPU system time: 3 seconds. Total elapsed time: 60.067 seconds; peak allocated memory: 323.102 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=DF_2L
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name DF_2L -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./clu/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name clu clu 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file clu/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 22.867 seconds; current allocated memory: 13.289 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 1 seconds. Total elapsed time: 38.331 seconds; peak allocated memory: 140.070 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=DF_2L
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name DF_2L -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./clu/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name clu clu 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.092 seconds; current allocated memory: 127.273 MB.
INFO: [HLS 200-10] Analyzing design file 'can.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (can.c:103:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (can.c:126:10)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-4054] passing 'unsigned char *' to parameter of type 'char *' converts between pointers to integer types with different sign (can.c:280:18)
INFO: [HLS 207-4414] passing argument to parameter 'data' here (can.c:97:58)
WARNING: [HLS 207-5292] unused parameter 'FifoNo' (can.c:141:7)
INFO: [HLS 200-10] Analyzing design file 'clu.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (clu.c:17:9)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-5546] '#pragma HLS INTERFACE port=return register' is obsoleted and replaced by '#pragma HLS LATENCY min=1 max=1' (clu.c:46:9)
INFO: [HLS 200-10] Analyzing design file 'dlin.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (dlin.c:98:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (dlin.c:120:11)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (dlin.c:121:5)
WARNING: [HLS 207-4054] passing 'volatile int *' to parameter of type 'volatile unsigned int *' converts between pointers to integer types with different sign (dlin.c:376:12)
INFO: [HLS 207-4414] passing argument to parameter 'linbase' here (dlin.c:303:38)
INFO: [HLS 200-10] Analyzing design file 'uart.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (uart.c:132:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (uart.c:154:10)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.487 seconds; current allocated memory: 128.824 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'update_write_index' into 'write_ddr' (can.c:97:0)
INFO: [HLS 214-178] Inlining function 'XCanFd_GetDlc2len' into 'recvFrame_logic' (can.c:150:0)
INFO: [HLS 214-178] Inlining function 'CanFd_Recv_Sequential' into 'can' (can.c:331:0)
INFO: [HLS 214-178] Inlining function 'update_write_index' into 'write_lin_ddr' (dlin.c:92:0)
INFO: [HLS 214-178] Inlining function 'read_lin_reg' into 'single_lin_process' (dlin.c:144:0)
INFO: [HLS 214-178] Inlining function 'write_lin_reg' into 'single_lin_process' (dlin.c:144:0)
INFO: [HLS 214-178] Inlining function 'dlin_FSM' into 'dlin' (dlin.c:372:0)
INFO: [HLS 214-178] Inlining function 'can' into 'clu' (clu.c:43:0)
INFO: [HLS 214-178] Inlining function 'dlin' into 'clu' (clu.c:43:0)
INFO: [HLS 214-115] Multiple burst reads of length 28 and bit width 8 in loop 'anonymous'(can.c:103:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (can.c:103:2)
INFO: [HLS 214-115] Multiple burst writes of length 92 and bit width 8 in loop 'anonymous'(can.c:126:3) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (can.c:126:3)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 8 in loop 'anonymous'(clu.c:17:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (clu.c:17:2)
INFO: [HLS 214-115] Multiple burst reads of length 28 and bit width 8 in loop 'anonymous'(dlin.c:98:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dlin.c:98:2)
INFO: [HLS 214-115] Multiple burst writes of length 28 and bit width 8 in loop 'anonymous'(dlin.c:120:3) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dlin.c:120:3)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.151 seconds; current allocated memory: 130.930 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 130.988 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 138.273 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 140.836 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'write_ddr.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'write_ddr.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_210_1' (dlin.c:79) in function 'single_lin_process.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_223_1' (can.c:164) in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' (can.c:164) in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'write_index_array' (clu.c:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'write_index_array' (clu.c:12) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'write_index_array' (clu.c:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'write_index_array' (clu.c:12) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can.c:168:46) to (can.c:220:7) in function 'recvFrame_logic.1'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.473 seconds; current allocated memory: 165.355 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'ringbuffer_header_bytes' 
INFO: [HLS 200-472] Inferring partial write operation for 'ringbuffer_header_bytes' 
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' 
INFO: [HLS 200-472] Inferring partial write operation for 'PLIN_Ctrl.run_state' (dlin.c:192:30)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:213:23)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:216:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:217:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:218:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:219:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:220:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:221:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:222:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:223:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:224:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:225:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:226:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:227:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:229:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:230:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:231:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:232:19)
INFO: [HLS 200-472] Inferring partial write operation for 'PLIN_Ctrl.run_state' (dlin.c:297:29)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' 
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:171:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:176:20)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:183:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:184:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:185:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:186:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:203:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:204:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:205:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:206:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:207:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:208:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:209:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:210:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:211:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:212:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:213:17)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:214:17)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:216:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:218:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:227:28)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:228:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:229:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:230:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:240:28)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:241:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:242:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:243:32)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.798 seconds; current allocated memory: 250.988 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clu' ...
WARNING: [SYN 201-103] Legalizing function name 'single_lin_process.1_Pipeline_VITIS_LOOP_210_1' to 'single_lin_process_1_Pipeline_VITIS_LOOP_210_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_lin_ddr.1' to 'write_lin_ddr_1'.
WARNING: [SYN 201-103] Legalizing function name 'single_lin_process.1' to 'single_lin_process_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_1' to 'recvFrame_logic_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_VITIS_LOOP_237_2' to 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_VITIS_LOOP_223_1' to 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1_Pipeline_1' to 'write_ddr_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1_Pipeline_2' to 'write_ddr_1_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1' to 'write_ddr_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1' to 'recvFrame_logic_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'single_lin_process_1_Pipeline_VITIS_LOOP_210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_210_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_210_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.568 seconds; current allocated memory: 256.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 257.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_lin_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 258.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.489 seconds; current allocated memory: 258.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'single_lin_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (8.1ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'single_lin_process_1' consists of the following:	bus read operation ('lin_addr_addr_read', dlin.c:81) on port 'lin_addr' (dlin.c:81) [75]  (7.3 ns)
	blocking operation 0.8 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.421 seconds; current allocated memory: 260.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.394 seconds; current allocated memory: 260.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 261.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 261.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-885] The II Violation in module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2' (loop 'VITIS_LOOP_237_2'): Unable to schedule 'store' operation ('can_frame_addr_1_write_ln241', can.c:241) of variable 'trunc_ln3', can.c:241 on array 'can_frame' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'can_frame'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 12, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 261.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 261.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_223_1'.
WARNING: [HLS 200-885] The II Violation in module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1' (loop 'VITIS_LOOP_223_1'): Unable to schedule 'store' operation ('can_frame_addr_4_write_ln228', can.c:228) of variable 'trunc_ln6', can.c:228 on array 'can_frame' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'can_frame'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 11, loop 'VITIS_LOOP_223_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 261.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 262.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 262.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 262.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 262.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 262.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.252 seconds; current allocated memory: 263.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.442 seconds; current allocated memory: 263.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.357 seconds; current allocated memory: 265.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.377 seconds; current allocated memory: 265.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.517 seconds; current allocated memory: 266.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.311 seconds; current allocated memory: 266.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'single_lin_process_1_Pipeline_VITIS_LOOP_210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'single_lin_process_1_Pipeline_VITIS_LOOP_210_1' pipeline 'VITIS_LOOP_210_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'single_lin_process_1_Pipeline_VITIS_LOOP_210_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.567 seconds; current allocated memory: 268.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_lin_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'dropped_lin_counter' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_lin_ddr_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_write_lin_ddr_1_ringbuffer_header_bytes_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 272.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'single_lin_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'PL_Data' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'internal_lin_counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'single_lin_process_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_single_lin_process_1_PLIN_Ctrl_run_state_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clu_single_lin_process_1_lin_frame_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.689 seconds; current allocated memory: 276.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.565 seconds; current allocated memory: 280.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 280.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1' pipeline 'VITIS_LOOP_223_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 282.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_ddr_1_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.454 seconds; current allocated memory: 284.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_ddr_1_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.415 seconds; current allocated memory: 284.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'dropped_can_counter' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 287.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'counter_can_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_can_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_can_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_can_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_droped' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'internal_can_counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_recvFrame_logic_1_can_frame_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.555 seconds; current allocated memory: 292.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_addr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_addr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_addr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/ps_ddr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_0_received' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_1_received' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_2_received' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_3_received' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_dropped' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_can' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_uart' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_0_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_1_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_2_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_3_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_4_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_5_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_6_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_7_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_8_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_9_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_dropped' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_lin' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/timestamp' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clu' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'mode_nr' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'can_ptr', 'uart_ptr', 'lin_ptr', 'received_can', 'received_uart', 'received_lin', 'can_en', 'uart_en', 'lin_en', 'can_ddr', 'uart_ddr', 'lin_ddr', 'can_0_received', 'can_1_received', 'can_2_received', 'can_3_received', 'can_dropped', 'lin_0_received', 'lin_1_received', 'lin_2_received', 'lin_3_received', 'lin_4_received', 'lin_5_received', 'lin_6_received', 'lin_7_received', 'lin_8_received', 'lin_9_received', 'lin_dropped' to AXI-Lite port EN.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.399 seconds; current allocated memory: 299.613 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.974 seconds; current allocated memory: 305.832 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.004 seconds; current allocated memory: 318.148 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for clu.
INFO: [VLOG 209-307] Generating Verilog RTL for clu.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 123.46 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 19 seconds. CPU system time: 2 seconds. Elapsed time: 35.148 seconds; current allocated memory: 191.176 MB.
INFO: [HLS 200-112] Total CPU user time: 21 seconds. Total CPU system time: 3 seconds. Total elapsed time: 50.828 seconds; peak allocated memory: 318.461 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=DF_2L
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name DF_2L -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./clu/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name clu clu 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file clu/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 25.859 seconds; current allocated memory: 14.047 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 1 seconds. Total elapsed time: 38.34 seconds; peak allocated memory: 134.160 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=DF_2L
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name DF_2L -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./clu/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name clu clu 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.056 seconds; current allocated memory: 127.109 MB.
INFO: [HLS 200-10] Analyzing design file 'can.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (can.c:103:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (can.c:126:10)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-4054] passing 'unsigned char *' to parameter of type 'char *' converts between pointers to integer types with different sign (can.c:280:18)
INFO: [HLS 207-4414] passing argument to parameter 'data' here (can.c:97:58)
WARNING: [HLS 207-5292] unused parameter 'FifoNo' (can.c:141:7)
INFO: [HLS 200-10] Analyzing design file 'clu.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (clu.c:17:9)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-5546] '#pragma HLS INTERFACE port=return register' is obsoleted and replaced by '#pragma HLS LATENCY min=1 max=1' (clu.c:46:9)
INFO: [HLS 200-10] Analyzing design file 'dlin.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (dlin.c:98:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (dlin.c:120:11)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (dlin.c:121:5)
WARNING: [HLS 207-4054] passing 'volatile int *' to parameter of type 'volatile unsigned int *' converts between pointers to integer types with different sign (dlin.c:376:12)
INFO: [HLS 207-4414] passing argument to parameter 'linbase' here (dlin.c:303:38)
INFO: [HLS 200-10] Analyzing design file 'uart.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (uart.c:132:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (uart.c:154:10)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.378 seconds; current allocated memory: 129.008 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'update_write_index' into 'write_ddr' (can.c:97:0)
INFO: [HLS 214-178] Inlining function 'XCanFd_GetDlc2len' into 'recvFrame_logic' (can.c:150:0)
INFO: [HLS 214-178] Inlining function 'CanFd_Recv_Sequential' into 'can' (can.c:331:0)
INFO: [HLS 214-178] Inlining function 'update_write_index' into 'write_lin_ddr' (dlin.c:92:0)
INFO: [HLS 214-178] Inlining function 'read_lin_reg' into 'single_lin_process' (dlin.c:144:0)
INFO: [HLS 214-178] Inlining function 'write_lin_reg' into 'single_lin_process' (dlin.c:144:0)
INFO: [HLS 214-178] Inlining function 'dlin_FSM' into 'dlin' (dlin.c:372:0)
INFO: [HLS 214-178] Inlining function 'can' into 'clu' (clu.c:43:0)
INFO: [HLS 214-178] Inlining function 'dlin' into 'clu' (clu.c:43:0)
INFO: [HLS 214-115] Multiple burst reads of length 28 and bit width 8 in loop 'anonymous'(can.c:103:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (can.c:103:2)
INFO: [HLS 214-115] Multiple burst writes of length 92 and bit width 8 in loop 'anonymous'(can.c:126:3) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (can.c:126:3)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 8 in loop 'anonymous'(clu.c:17:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (clu.c:17:2)
INFO: [HLS 214-115] Multiple burst reads of length 28 and bit width 8 in loop 'anonymous'(dlin.c:98:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dlin.c:98:2)
INFO: [HLS 214-115] Multiple burst writes of length 28 and bit width 8 in loop 'anonymous'(dlin.c:120:3) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dlin.c:120:3)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.767 seconds; current allocated memory: 131.242 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 131.301 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 138.617 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 140.910 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'write_ddr.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'write_ddr.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_210_1' (dlin.c:79) in function 'single_lin_process.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_223_1' (can.c:164) in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' (can.c:164) in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'write_index_array' (clu.c:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'write_index_array' (clu.c:12) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'write_index_array' (clu.c:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'write_index_array' (clu.c:12) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can.c:168:46) to (can.c:220:7) in function 'recvFrame_logic.1'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.437 seconds; current allocated memory: 165.277 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'ringbuffer_header_bytes' 
INFO: [HLS 200-472] Inferring partial write operation for 'ringbuffer_header_bytes' 
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' 
INFO: [HLS 200-472] Inferring partial write operation for 'PLIN_Ctrl.run_state' (dlin.c:192:30)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:213:23)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:216:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:217:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:218:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:219:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:220:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:221:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:222:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:223:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:224:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:225:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:226:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:227:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:229:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:230:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:231:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:232:19)
INFO: [HLS 200-472] Inferring partial write operation for 'PLIN_Ctrl.run_state' (dlin.c:297:29)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' 
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:171:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:176:20)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:183:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:184:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:185:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:186:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:203:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:204:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:205:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:206:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:207:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:208:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:209:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:210:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:211:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:212:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:213:17)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:214:17)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:216:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:218:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:227:28)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:228:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:229:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:230:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:240:28)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:241:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:242:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:243:32)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.769 seconds; current allocated memory: 251.055 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clu' ...
WARNING: [SYN 201-103] Legalizing function name 'single_lin_process.1_Pipeline_VITIS_LOOP_210_1' to 'single_lin_process_1_Pipeline_VITIS_LOOP_210_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_lin_ddr.1' to 'write_lin_ddr_1'.
WARNING: [SYN 201-103] Legalizing function name 'single_lin_process.1' to 'single_lin_process_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_1' to 'recvFrame_logic_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_VITIS_LOOP_237_2' to 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_VITIS_LOOP_223_1' to 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1_Pipeline_1' to 'write_ddr_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1_Pipeline_2' to 'write_ddr_1_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1' to 'write_ddr_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1' to 'recvFrame_logic_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'single_lin_process_1_Pipeline_VITIS_LOOP_210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_210_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_210_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.415 seconds; current allocated memory: 255.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 257.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_lin_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 258.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.446 seconds; current allocated memory: 258.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'single_lin_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (8.1ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'single_lin_process_1' consists of the following:	bus read operation ('lin_addr_addr_read', dlin.c:81) on port 'lin_addr' (dlin.c:81) [75]  (7.3 ns)
	blocking operation 0.8 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.403 seconds; current allocated memory: 261.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.348 seconds; current allocated memory: 261.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.278 seconds; current allocated memory: 261.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 261.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-885] The II Violation in module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2' (loop 'VITIS_LOOP_237_2'): Unable to schedule 'store' operation ('can_frame_addr_1_write_ln241', can.c:241) of variable 'trunc_ln3', can.c:241 on array 'can_frame' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'can_frame'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 12, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 261.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 261.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_223_1'.
WARNING: [HLS 200-885] The II Violation in module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1' (loop 'VITIS_LOOP_223_1'): Unable to schedule 'store' operation ('can_frame_addr_4_write_ln228', can.c:228) of variable 'trunc_ln6', can.c:228 on array 'can_frame' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'can_frame'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 11, loop 'VITIS_LOOP_223_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 262.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 262.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 262.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 262.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 262.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 262.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.245 seconds; current allocated memory: 263.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.446 seconds; current allocated memory: 263.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.372 seconds; current allocated memory: 265.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.365 seconds; current allocated memory: 265.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.497 seconds; current allocated memory: 266.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.293 seconds; current allocated memory: 267.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'single_lin_process_1_Pipeline_VITIS_LOOP_210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'single_lin_process_1_Pipeline_VITIS_LOOP_210_1' pipeline 'VITIS_LOOP_210_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'single_lin_process_1_Pipeline_VITIS_LOOP_210_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.531 seconds; current allocated memory: 269.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_lin_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'dropped_lin_counter' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_lin_ddr_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_write_lin_ddr_1_ringbuffer_header_bytes_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 272.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'single_lin_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'PL_Data' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'internal_lin_counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'single_lin_process_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_single_lin_process_1_PLIN_Ctrl_run_state_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clu_single_lin_process_1_lin_frame_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.653 seconds; current allocated memory: 276.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.572 seconds; current allocated memory: 280.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 281.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1' pipeline 'VITIS_LOOP_223_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 282.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_ddr_1_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.447 seconds; current allocated memory: 284.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_ddr_1_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 284.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'dropped_can_counter' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 287.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'counter_can_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_can_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_can_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_can_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_droped' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'internal_can_counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_recvFrame_logic_1_can_frame_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.575 seconds; current allocated memory: 292.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_addr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_addr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_addr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/ps_ddr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_0_received' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_1_received' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_2_received' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_3_received' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_dropped' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_can' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_uart' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_0_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_1_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_2_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_3_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_4_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_5_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_6_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_7_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_8_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_9_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_dropped' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_lin' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/timestamp' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clu' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'mode_nr' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'can_ptr', 'uart_ptr', 'lin_ptr', 'received_can', 'received_uart', 'received_lin', 'can_en', 'uart_en', 'lin_en', 'can_ddr', 'uart_ddr', 'lin_ddr', 'can_0_received', 'can_1_received', 'can_2_received', 'can_3_received', 'can_dropped', 'lin_0_received', 'lin_1_received', 'lin_2_received', 'lin_3_received', 'lin_4_received', 'lin_5_received', 'lin_6_received', 'lin_7_received', 'lin_8_received', 'lin_9_received', 'lin_dropped' to AXI-Lite port EN.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.989 seconds; current allocated memory: 299.508 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.791 seconds; current allocated memory: 305.219 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.91 seconds; current allocated memory: 318.168 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for clu.
INFO: [VLOG 209-307] Generating Verilog RTL for clu.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 123.46 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 18 seconds. CPU system time: 2 seconds. Elapsed time: 32.093 seconds; current allocated memory: 191.066 MB.
INFO: [HLS 200-112] Total CPU user time: 20 seconds. Total CPU system time: 3 seconds. Total elapsed time: 47.452 seconds; peak allocated memory: 318.219 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=DF_2L
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name DF_2L -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./clu/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name clu clu 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file clu/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 22.582 seconds; current allocated memory: 13.273 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 1 seconds. Total elapsed time: 35.033 seconds; peak allocated memory: 133.289 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=DF_2L
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name DF_2L -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./clu/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name clu clu 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.164 seconds; current allocated memory: 121.828 MB.
INFO: [HLS 200-10] Analyzing design file 'uart.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (uart.c:132:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (uart.c:154:10)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
INFO: [HLS 200-10] Analyzing design file 'dlin.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (dlin.c:98:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (dlin.c:120:11)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (dlin.c:121:5)
WARNING: [HLS 207-4054] passing 'volatile int *' to parameter of type 'volatile unsigned int *' converts between pointers to integer types with different sign (dlin.c:377:12)
INFO: [HLS 207-4414] passing argument to parameter 'linbase' here (dlin.c:304:38)
INFO: [HLS 200-10] Analyzing design file 'clu.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (clu.c:17:9)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-5546] '#pragma HLS INTERFACE port=return register' is obsoleted and replaced by '#pragma HLS LATENCY min=1 max=1' (clu.c:46:9)
INFO: [HLS 200-10] Analyzing design file 'can.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (can.c:103:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (can.c:126:10)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-4054] passing 'unsigned char *' to parameter of type 'char *' converts between pointers to integer types with different sign (can.c:280:18)
INFO: [HLS 207-4414] passing argument to parameter 'data' here (can.c:97:58)
WARNING: [HLS 207-5292] unused parameter 'FifoNo' (can.c:141:7)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.829 seconds; current allocated memory: 124.117 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'update_write_index' into 'write_ddr' (can.c:97:0)
INFO: [HLS 214-178] Inlining function 'XCanFd_GetDlc2len' into 'recvFrame_logic' (can.c:150:0)
INFO: [HLS 214-178] Inlining function 'CanFd_Recv_Sequential' into 'can' (can.c:331:0)
INFO: [HLS 214-178] Inlining function 'update_write_index' into 'write_lin_ddr' (dlin.c:92:0)
INFO: [HLS 214-178] Inlining function 'read_lin_reg' into 'single_lin_process' (dlin.c:144:0)
INFO: [HLS 214-178] Inlining function 'write_lin_reg' into 'single_lin_process' (dlin.c:144:0)
INFO: [HLS 214-178] Inlining function 'dlin_FSM' into 'dlin' (dlin.c:373:0)
INFO: [HLS 214-178] Inlining function 'can' into 'clu' (clu.c:43:0)
INFO: [HLS 214-178] Inlining function 'dlin' into 'clu' (clu.c:43:0)
INFO: [HLS 214-115] Multiple burst reads of length 28 and bit width 8 in loop 'anonymous'(can.c:103:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (can.c:103:2)
INFO: [HLS 214-115] Multiple burst writes of length 92 and bit width 8 in loop 'anonymous'(can.c:126:3) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (can.c:126:3)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 8 in loop 'anonymous'(clu.c:17:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (clu.c:17:2)
INFO: [HLS 214-115] Multiple burst reads of length 28 and bit width 8 in loop 'anonymous'(dlin.c:98:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dlin.c:98:2)
INFO: [HLS 214-115] Multiple burst writes of length 28 and bit width 8 in loop 'anonymous'(dlin.c:120:3) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dlin.c:120:3)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.25 seconds; current allocated memory: 126.078 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 126.078 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.428 seconds; current allocated memory: 133.426 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 136.012 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'write_ddr.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'write_ddr.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_211_1' (dlin.c:79) in function 'single_lin_process.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_223_1' (can.c:164) in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' (can.c:164) in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'write_index_array' (clu.c:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'write_index_array' (clu.c:12) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'write_index_array' (clu.c:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'write_index_array' (clu.c:12) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can.c:168:46) to (can.c:220:7) in function 'recvFrame_logic.1'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.501 seconds; current allocated memory: 160.344 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'ringbuffer_header_bytes' 
INFO: [HLS 200-472] Inferring partial write operation for 'ringbuffer_header_bytes' 
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' 
INFO: [HLS 200-472] Inferring partial write operation for 'PLIN_Ctrl.run_state' (dlin.c:193:30)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:214:23)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:217:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:218:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:219:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:220:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:221:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:222:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:223:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:224:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:225:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:226:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:227:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:228:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:230:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:231:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:232:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:233:19)
INFO: [HLS 200-472] Inferring partial write operation for 'PLIN_Ctrl.run_state' (dlin.c:298:29)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' 
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:171:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:176:20)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:183:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:184:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:185:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:186:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:203:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:204:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:205:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:206:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:207:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:208:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:209:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:210:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:211:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:212:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:213:17)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:214:17)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:216:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:218:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:227:28)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:228:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:229:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:230:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:240:28)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:241:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:242:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:243:32)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.82 seconds; current allocated memory: 245.930 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clu' ...
WARNING: [SYN 201-103] Legalizing function name 'single_lin_process.1_Pipeline_VITIS_LOOP_211_1' to 'single_lin_process_1_Pipeline_VITIS_LOOP_211_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_lin_ddr.1' to 'write_lin_ddr_1'.
WARNING: [SYN 201-103] Legalizing function name 'single_lin_process.1' to 'single_lin_process_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_1' to 'recvFrame_logic_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_VITIS_LOOP_237_2' to 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_VITIS_LOOP_223_1' to 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1_Pipeline_1' to 'write_ddr_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1_Pipeline_2' to 'write_ddr_1_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1' to 'write_ddr_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1' to 'recvFrame_logic_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'single_lin_process_1_Pipeline_VITIS_LOOP_211_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_211_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_211_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.562 seconds; current allocated memory: 250.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 252.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_lin_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 253.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.439 seconds; current allocated memory: 253.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'single_lin_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (8.1ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'single_lin_process_1' consists of the following:	bus read operation ('lin_addr_addr_read', dlin.c:81) on port 'lin_addr' (dlin.c:81) [75]  (7.3 ns)
	blocking operation 0.8 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.391 seconds; current allocated memory: 255.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.348 seconds; current allocated memory: 255.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.323 seconds; current allocated memory: 256.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 256.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-885] The II Violation in module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2' (loop 'VITIS_LOOP_237_2'): Unable to schedule 'store' operation ('can_frame_addr_1_write_ln241', can.c:241) of variable 'trunc_ln3', can.c:241 on array 'can_frame' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'can_frame'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 12, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 256.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 256.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_223_1'.
WARNING: [HLS 200-885] The II Violation in module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1' (loop 'VITIS_LOOP_223_1'): Unable to schedule 'store' operation ('can_frame_addr_4_write_ln228', can.c:228) of variable 'trunc_ln6', can.c:228 on array 'can_frame' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'can_frame'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 11, loop 'VITIS_LOOP_223_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 256.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 256.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 257.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 257.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 257.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 257.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 258.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 258.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.368 seconds; current allocated memory: 260.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.364 seconds; current allocated memory: 261.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.494 seconds; current allocated memory: 261.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 262.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'single_lin_process_1_Pipeline_VITIS_LOOP_211_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'single_lin_process_1_Pipeline_VITIS_LOOP_211_1' pipeline 'VITIS_LOOP_211_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'single_lin_process_1_Pipeline_VITIS_LOOP_211_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.597 seconds; current allocated memory: 263.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_lin_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'dropped_lin_counter' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_lin_ddr_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_write_lin_ddr_1_ringbuffer_header_bytes_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 267.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'single_lin_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'PL_Data' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'internal_lin_counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'single_lin_process_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_single_lin_process_1_PLIN_Ctrl_run_state_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clu_single_lin_process_1_lin_frame_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.642 seconds; current allocated memory: 271.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.536 seconds; current allocated memory: 275.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 276.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1' pipeline 'VITIS_LOOP_223_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.265 seconds; current allocated memory: 277.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_ddr_1_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.428 seconds; current allocated memory: 279.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_ddr_1_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 280.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'dropped_can_counter' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 282.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'counter_can_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_can_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_can_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_can_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_droped' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'internal_can_counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_recvFrame_logic_1_can_frame_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.517 seconds; current allocated memory: 287.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_addr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_addr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_addr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/ps_ddr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_0_received' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_1_received' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_2_received' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_3_received' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_dropped' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_can' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_uart' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_0_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_1_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_2_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_3_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_4_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_5_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_6_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_7_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_8_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_9_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_dropped' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_lin' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/timestamp' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clu' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'mode_nr' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'can_ptr', 'uart_ptr', 'lin_ptr', 'received_can', 'received_uart', 'received_lin', 'can_en', 'uart_en', 'lin_en', 'can_ddr', 'uart_ddr', 'lin_ddr', 'can_0_received', 'can_1_received', 'can_2_received', 'can_3_received', 'can_dropped', 'lin_0_received', 'lin_1_received', 'lin_2_received', 'lin_3_received', 'lin_4_received', 'lin_5_received', 'lin_6_received', 'lin_7_received', 'lin_8_received', 'lin_9_received', 'lin_dropped' to AXI-Lite port EN.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.887 seconds; current allocated memory: 294.270 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.793 seconds; current allocated memory: 300.422 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.761 seconds; current allocated memory: 313.629 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for clu.
INFO: [VLOG 209-307] Generating Verilog RTL for clu.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 123.46 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 17 seconds. CPU system time: 2 seconds. Elapsed time: 35.523 seconds; current allocated memory: 191.840 MB.
INFO: [HLS 200-112] Total CPU user time: 19 seconds. Total CPU system time: 3 seconds. Total elapsed time: 52.705 seconds; peak allocated memory: 313.699 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=DF_2L
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name DF_2L -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./clu/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name clu clu 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file clu/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 35.504 seconds; current allocated memory: 13.184 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 1 seconds. Total elapsed time: 47.998 seconds; peak allocated memory: 133.926 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=DF_2L
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name DF_2L -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./clu/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name clu clu 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.107 seconds; current allocated memory: 121.316 MB.
INFO: [HLS 200-10] Analyzing design file 'can.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (can.c:103:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (can.c:126:10)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-4054] passing 'unsigned char *' to parameter of type 'char *' converts between pointers to integer types with different sign (can.c:282:18)
INFO: [HLS 207-4414] passing argument to parameter 'data' here (can.c:97:58)
WARNING: [HLS 207-5292] unused parameter 'FifoNo' (can.c:141:7)
INFO: [HLS 200-10] Analyzing design file 'clu.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (clu.c:17:9)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-5546] '#pragma HLS INTERFACE port=return register' is obsoleted and replaced by '#pragma HLS LATENCY min=1 max=1' (clu.c:46:9)
INFO: [HLS 200-10] Analyzing design file 'dlin.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (dlin.c:100:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (dlin.c:122:11)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (dlin.c:123:5)
WARNING: [HLS 207-4054] passing 'volatile int *' to parameter of type 'volatile unsigned int *' converts between pointers to integer types with different sign (dlin.c:379:12)
INFO: [HLS 207-4414] passing argument to parameter 'linbase' here (dlin.c:306:38)
INFO: [HLS 200-10] Analyzing design file 'uart.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (uart.c:132:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (uart.c:154:10)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.351 seconds; current allocated memory: 123.059 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'update_write_index' into 'write_ddr' (can.c:97:0)
INFO: [HLS 214-178] Inlining function 'XCanFd_GetDlc2len' into 'recvFrame_logic' (can.c:150:0)
INFO: [HLS 214-178] Inlining function 'CanFd_Recv_Sequential' into 'can' (can.c:333:0)
INFO: [HLS 214-178] Inlining function 'update_write_index' into 'write_lin_ddr' (dlin.c:94:0)
INFO: [HLS 214-178] Inlining function 'write_lin_reg' into 'single_lin_process' (dlin.c:146:0)
INFO: [HLS 214-178] Inlining function 'dlin_FSM' into 'dlin' (dlin.c:375:0)
INFO: [HLS 214-178] Inlining function 'can' into 'clu' (clu.c:43:0)
INFO: [HLS 214-178] Inlining function 'dlin' into 'clu' (clu.c:43:0)
INFO: [HLS 214-115] Multiple burst reads of length 28 and bit width 8 in loop 'anonymous'(can.c:103:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (can.c:103:2)
INFO: [HLS 214-115] Multiple burst writes of length 92 and bit width 8 in loop 'anonymous'(can.c:126:3) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (can.c:126:3)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 8 in loop 'anonymous'(clu.c:17:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (clu.c:17:2)
INFO: [HLS 214-115] Multiple burst reads of length 28 and bit width 8 in loop 'anonymous'(dlin.c:100:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dlin.c:100:2)
INFO: [HLS 214-115] Multiple burst writes of length 28 and bit width 8 in loop 'anonymous'(dlin.c:122:3) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dlin.c:122:3)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.606 seconds; current allocated memory: 125.031 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 125.059 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 132.367 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 134.953 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'write_ddr.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'write_ddr.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_213_1' (dlin.c:215) in function 'single_lin_process.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'write_index_array' (clu.c:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'write_index_array' (clu.c:12) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'write_index_array' (clu.c:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'write_index_array' (clu.c:12) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can.c:168:46) to (can.c:220:7) in function 'recvFrame_logic.1'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.445 seconds; current allocated memory: 159.523 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'ringbuffer_header_bytes' 
INFO: [HLS 200-472] Inferring partial write operation for 'ringbuffer_header_bytes' 
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' 
INFO: [HLS 200-472] Inferring partial write operation for 'PLIN_Ctrl.run_state' (dlin.c:195:30)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:216:23)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:219:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:220:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:221:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:222:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:223:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:224:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:225:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:226:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:227:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:228:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:229:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:230:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:232:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:233:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:234:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:235:19)
INFO: [HLS 200-472] Inferring partial write operation for 'PLIN_Ctrl.run_state' (dlin.c:300:29)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' 
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:171:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:176:20)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:183:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:184:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:185:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:186:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:203:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:204:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:205:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:206:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:207:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:208:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:209:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:210:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:211:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:212:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:213:17)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:214:17)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:216:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:218:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:228:28)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:229:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:230:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:231:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:242:28)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:243:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:244:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:245:32)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.807 seconds; current allocated memory: 254.266 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clu' ...
WARNING: [SYN 201-103] Legalizing function name 'read_lin_reg.1' to 'read_lin_reg_1'.
WARNING: [SYN 201-103] Legalizing function name 'single_lin_process.1_Pipeline_VITIS_LOOP_213_1' to 'single_lin_process_1_Pipeline_VITIS_LOOP_213_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_lin_ddr.1' to 'write_lin_ddr_1'.
WARNING: [SYN 201-103] Legalizing function name 'single_lin_process.1' to 'single_lin_process_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_1' to 'recvFrame_logic_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_VITIS_LOOP_238_2' to 'recvFrame_logic_1_Pipeline_VITIS_LOOP_238_2'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_VITIS_LOOP_223_1' to 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1_Pipeline_1' to 'write_ddr_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1_Pipeline_2' to 'write_ddr_1_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1' to 'write_ddr_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1' to 'recvFrame_logic_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_lin_reg_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'read_lin_reg.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 9, function 'read_lin_reg.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.397 seconds; current allocated memory: 258.812 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 259.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'single_lin_process_1_Pipeline_VITIS_LOOP_213_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_213_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 11, loop 'VITIS_LOOP_213_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 260.910 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 261.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_lin_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 262.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.435 seconds; current allocated memory: 262.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'single_lin_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.417 seconds; current allocated memory: 264.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.45 seconds; current allocated memory: 264.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.291 seconds; current allocated memory: 264.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 264.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_238_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_238_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 12, loop 'VITIS_LOOP_238_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 265.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 265.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_223_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 11, loop 'VITIS_LOOP_223_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 265.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 265.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 265.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 265.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 266.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 266.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 266.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.428 seconds; current allocated memory: 266.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.361 seconds; current allocated memory: 268.641 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.357 seconds; current allocated memory: 269.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 269.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 270.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_lin_reg_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_lin_reg_1' pipeline 'read_lin_reg.1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_lin_reg_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 272.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'single_lin_process_1_Pipeline_VITIS_LOOP_213_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'single_lin_process_1_Pipeline_VITIS_LOOP_213_1' pipeline 'VITIS_LOOP_213_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'single_lin_process_1_Pipeline_VITIS_LOOP_213_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 274.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_lin_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'dropped_lin_counter' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_lin_ddr_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_write_lin_ddr_1_ringbuffer_header_bytes_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.375 seconds; current allocated memory: 277.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'single_lin_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'PL_Data_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'PL_Data_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_lin_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'internal_lin_counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'single_lin_process_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_single_lin_process_1_PLIN_Ctrl_run_state_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clu_single_lin_process_1_lin_frame_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 282.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.556 seconds; current allocated memory: 286.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_238_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_238_2' pipeline 'VITIS_LOOP_238_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_VITIS_LOOP_238_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 286.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1' pipeline 'VITIS_LOOP_223_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 288.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_ddr_1_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.425 seconds; current allocated memory: 289.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_ddr_1_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.403 seconds; current allocated memory: 290.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'dropped_can_counter' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 292.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'counter_can_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_can_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_can_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_can_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_droped' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'internal_can_counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_recvFrame_logic_1_can_frame_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.555 seconds; current allocated memory: 297.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_addr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_addr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_addr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/ps_ddr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_0_received' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_1_received' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_2_received' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_3_received' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_dropped' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_can' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_uart' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_0_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_1_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_2_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_3_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_4_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_5_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_6_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_7_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_8_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_9_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_dropped' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_lin' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/timestamp' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clu' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'mode_nr' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'can_ptr', 'uart_ptr', 'lin_ptr', 'received_can', 'received_uart', 'received_lin', 'can_en', 'uart_en', 'lin_en', 'can_ddr', 'uart_ddr', 'lin_ddr', 'can_0_received', 'can_1_received', 'can_2_received', 'can_3_received', 'can_dropped', 'lin_0_received', 'lin_1_received', 'lin_2_received', 'lin_3_received', 'lin_4_received', 'lin_5_received', 'lin_6_received', 'lin_7_received', 'lin_8_received', 'lin_9_received', 'lin_dropped' to AXI-Lite port EN.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.978 seconds; current allocated memory: 304.684 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.778 seconds; current allocated memory: 310.082 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.895 seconds; current allocated memory: 323.379 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for clu.
INFO: [VLOG 209-307] Generating Verilog RTL for clu.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 18 seconds. CPU system time: 2 seconds. Elapsed time: 32.418 seconds; current allocated memory: 202.203 MB.
INFO: [HLS 200-112] Total CPU user time: 21 seconds. Total CPU system time: 3 seconds. Total elapsed time: 45.822 seconds; peak allocated memory: 323.742 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=DF_2L
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name DF_2L -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./clu/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name clu clu 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file clu/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 17.627 seconds; current allocated memory: 13.512 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 1 seconds. Total elapsed time: 30.076 seconds; peak allocated memory: 133.723 MB.
