// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "05/09/2023 18:59:02"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module sumador (
	clk,
	reset_n,
	x1,
	x2,
	y);
input 	clk;
input 	reset_n;
input 	[25:0] x1;
input 	[25:0] x2;
output 	[26:0] y;

// Design Ports Information
// y[0]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[1]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[2]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[3]	=>  Location: PIN_AC23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[4]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[5]	=>  Location: PIN_AK29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[6]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[7]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[8]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[9]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[10]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[11]	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[12]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[13]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[14]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[15]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[16]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[17]	=>  Location: PIN_AD20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[18]	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[19]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[20]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[21]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[22]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[23]	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[24]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[25]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[26]	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset_n	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x2[0]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x1[0]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x2[1]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x1[1]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x2[2]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x1[2]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x2[3]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x1[3]	=>  Location: PIN_AJ27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x2[4]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x1[4]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x2[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x1[5]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x2[6]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x1[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x2[7]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x1[7]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x2[8]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x1[8]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x2[9]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x1[9]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x2[10]	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x1[10]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x2[11]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x1[11]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x2[12]	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x1[12]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x2[13]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x1[13]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x2[14]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x1[14]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x2[15]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x1[15]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x2[16]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x1[16]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x2[17]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x1[17]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x2[18]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x1[18]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x2[19]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x1[19]	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x2[20]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x1[20]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x2[21]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x1[21]	=>  Location: PIN_AH27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x2[22]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x1[22]	=>  Location: PIN_AK28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x2[23]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x1[23]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x2[24]	=>  Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x1[24]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x2[25]	=>  Location: PIN_AJ25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x1[25]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \x1[0]~input_o ;
wire \reset_n~input_o ;
wire \x2[0]~input_o ;
wire \Add0~1_sumout ;
wire \y[0]~reg0feeder_combout ;
wire \y[0]~reg0_q ;
wire \x2[1]~input_o ;
wire \x1[1]~input_o ;
wire \x1_reg[1]~feeder_combout ;
wire \Add0~2 ;
wire \Add0~5_sumout ;
wire \y[1]~reg0_q ;
wire \x1[2]~input_o ;
wire \x1_reg[2]~feeder_combout ;
wire \x2[2]~input_o ;
wire \x2_reg[2]~feeder_combout ;
wire \Add0~6 ;
wire \Add0~9_sumout ;
wire \y[2]~reg0_q ;
wire \x2[3]~input_o ;
wire \x1[3]~input_o ;
wire \x1_reg[3]~feeder_combout ;
wire \Add0~10 ;
wire \Add0~13_sumout ;
wire \y[3]~reg0_q ;
wire \x2[4]~input_o ;
wire \x1[4]~input_o ;
wire \Add0~14 ;
wire \Add0~17_sumout ;
wire \y[4]~reg0_q ;
wire \x1[5]~input_o ;
wire \x1_reg[5]~feeder_combout ;
wire \x2[5]~input_o ;
wire \x2_reg[5]~feeder_combout ;
wire \Add0~18 ;
wire \Add0~21_sumout ;
wire \y[5]~reg0_q ;
wire \x2[6]~input_o ;
wire \x2_reg[6]~feeder_combout ;
wire \x1[6]~input_o ;
wire \Add0~22 ;
wire \Add0~25_sumout ;
wire \y[6]~reg0_q ;
wire \x1[7]~input_o ;
wire \x1_reg[7]~feeder_combout ;
wire \x2[7]~input_o ;
wire \Add0~26 ;
wire \Add0~29_sumout ;
wire \y[7]~reg0_q ;
wire \x1[8]~input_o ;
wire \x2[8]~input_o ;
wire \Add0~30 ;
wire \Add0~33_sumout ;
wire \y[8]~reg0_q ;
wire \x1[9]~input_o ;
wire \x2[9]~input_o ;
wire \x2_reg[9]~feeder_combout ;
wire \Add0~34 ;
wire \Add0~37_sumout ;
wire \y[9]~reg0_q ;
wire \x2[10]~input_o ;
wire \x2_reg[10]~feeder_combout ;
wire \x1[10]~input_o ;
wire \Add0~38 ;
wire \Add0~41_sumout ;
wire \y[10]~reg0_q ;
wire \x2[11]~input_o ;
wire \x1[11]~input_o ;
wire \Add0~42 ;
wire \Add0~45_sumout ;
wire \y[11]~reg0_q ;
wire \x1[12]~input_o ;
wire \x1_reg[12]~feeder_combout ;
wire \x2[12]~input_o ;
wire \x2_reg[12]~feeder_combout ;
wire \Add0~46 ;
wire \Add0~49_sumout ;
wire \y[12]~reg0_q ;
wire \x1[13]~input_o ;
wire \x1_reg[13]~feeder_combout ;
wire \x2[13]~input_o ;
wire \x2_reg[13]~feeder_combout ;
wire \Add0~50 ;
wire \Add0~53_sumout ;
wire \y[13]~reg0_q ;
wire \x1[14]~input_o ;
wire \x2[14]~input_o ;
wire \Add0~54 ;
wire \Add0~57_sumout ;
wire \y[14]~reg0_q ;
wire \x1[15]~input_o ;
wire \x1_reg[15]~feeder_combout ;
wire \x2[15]~input_o ;
wire \x2_reg[15]~feeder_combout ;
wire \Add0~58 ;
wire \Add0~61_sumout ;
wire \y[15]~reg0feeder_combout ;
wire \y[15]~reg0_q ;
wire \x2[16]~input_o ;
wire \x2_reg[16]~feeder_combout ;
wire \x1[16]~input_o ;
wire \x1_reg[16]~feeder_combout ;
wire \Add0~62 ;
wire \Add0~65_sumout ;
wire \y[16]~reg0_q ;
wire \x1[17]~input_o ;
wire \x2[17]~input_o ;
wire \Add0~66 ;
wire \Add0~69_sumout ;
wire \y[17]~reg0_q ;
wire \x1[18]~input_o ;
wire \x1_reg[18]~feeder_combout ;
wire \x2[18]~input_o ;
wire \Add0~70 ;
wire \Add0~73_sumout ;
wire \y[18]~reg0_q ;
wire \x2[19]~input_o ;
wire \x2_reg[19]~feeder_combout ;
wire \x1[19]~input_o ;
wire \x1_reg[19]~feeder_combout ;
wire \Add0~74 ;
wire \Add0~77_sumout ;
wire \y[19]~reg0_q ;
wire \x2[20]~input_o ;
wire \x2_reg[20]~feeder_combout ;
wire \x1[20]~input_o ;
wire \x1_reg[20]~feeder_combout ;
wire \Add0~78 ;
wire \Add0~81_sumout ;
wire \y[20]~reg0_q ;
wire \x2[21]~input_o ;
wire \x1[21]~input_o ;
wire \x1_reg[21]~feeder_combout ;
wire \Add0~82 ;
wire \Add0~85_sumout ;
wire \y[21]~reg0_q ;
wire \x1[22]~input_o ;
wire \x1_reg[22]~feeder_combout ;
wire \x2[22]~input_o ;
wire \x2_reg[22]~feeder_combout ;
wire \Add0~86 ;
wire \Add0~89_sumout ;
wire \y[22]~reg0_q ;
wire \x1[23]~input_o ;
wire \x2[23]~input_o ;
wire \x2_reg[23]~feeder_combout ;
wire \Add0~90 ;
wire \Add0~93_sumout ;
wire \y[23]~reg0_q ;
wire \x2[24]~input_o ;
wire \x2_reg[24]~feeder_combout ;
wire \x1[24]~input_o ;
wire \x1_reg[24]~feeder_combout ;
wire \Add0~94 ;
wire \Add0~97_sumout ;
wire \y[24]~reg0_q ;
wire \x2[25]~input_o ;
wire \x1[25]~input_o ;
wire \x1_reg[25]~feeder_combout ;
wire \Add0~98 ;
wire \Add0~101_sumout ;
wire \y[25]~reg0_q ;
wire \Add0~102 ;
wire \Add0~105_sumout ;
wire \y[26]~reg0_q ;
wire [25:0] x2_reg;
wire [25:0] x1_reg;


// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \y[0]~output (
	.i(\y[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[0]),
	.obar());
// synopsys translate_off
defparam \y[0]~output .bus_hold = "false";
defparam \y[0]~output .open_drain_output = "false";
defparam \y[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \y[1]~output (
	.i(\y[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[1]),
	.obar());
// synopsys translate_off
defparam \y[1]~output .bus_hold = "false";
defparam \y[1]~output .open_drain_output = "false";
defparam \y[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N53
cyclonev_io_obuf \y[2]~output (
	.i(\y[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[2]),
	.obar());
// synopsys translate_off
defparam \y[2]~output .bus_hold = "false";
defparam \y[2]~output .open_drain_output = "false";
defparam \y[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N19
cyclonev_io_obuf \y[3]~output (
	.i(\y[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[3]),
	.obar());
// synopsys translate_off
defparam \y[3]~output .bus_hold = "false";
defparam \y[3]~output .open_drain_output = "false";
defparam \y[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N36
cyclonev_io_obuf \y[4]~output (
	.i(\y[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[4]),
	.obar());
// synopsys translate_off
defparam \y[4]~output .bus_hold = "false";
defparam \y[4]~output .open_drain_output = "false";
defparam \y[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N93
cyclonev_io_obuf \y[5]~output (
	.i(\y[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[5]),
	.obar());
// synopsys translate_off
defparam \y[5]~output .bus_hold = "false";
defparam \y[5]~output .open_drain_output = "false";
defparam \y[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \y[6]~output (
	.i(\y[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[6]),
	.obar());
// synopsys translate_off
defparam \y[6]~output .bus_hold = "false";
defparam \y[6]~output .open_drain_output = "false";
defparam \y[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \y[7]~output (
	.i(\y[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[7]),
	.obar());
// synopsys translate_off
defparam \y[7]~output .bus_hold = "false";
defparam \y[7]~output .open_drain_output = "false";
defparam \y[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \y[8]~output (
	.i(\y[8]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[8]),
	.obar());
// synopsys translate_off
defparam \y[8]~output .bus_hold = "false";
defparam \y[8]~output .open_drain_output = "false";
defparam \y[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N2
cyclonev_io_obuf \y[9]~output (
	.i(\y[9]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[9]),
	.obar());
// synopsys translate_off
defparam \y[9]~output .bus_hold = "false";
defparam \y[9]~output .open_drain_output = "false";
defparam \y[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N36
cyclonev_io_obuf \y[10]~output (
	.i(\y[10]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[10]),
	.obar());
// synopsys translate_off
defparam \y[10]~output .bus_hold = "false";
defparam \y[10]~output .open_drain_output = "false";
defparam \y[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N53
cyclonev_io_obuf \y[11]~output (
	.i(\y[11]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[11]),
	.obar());
// synopsys translate_off
defparam \y[11]~output .bus_hold = "false";
defparam \y[11]~output .open_drain_output = "false";
defparam \y[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N37
cyclonev_io_obuf \y[12]~output (
	.i(\y[12]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[12]),
	.obar());
// synopsys translate_off
defparam \y[12]~output .bus_hold = "false";
defparam \y[12]~output .open_drain_output = "false";
defparam \y[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N19
cyclonev_io_obuf \y[13]~output (
	.i(\y[13]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[13]),
	.obar());
// synopsys translate_off
defparam \y[13]~output .bus_hold = "false";
defparam \y[13]~output .open_drain_output = "false";
defparam \y[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \y[14]~output (
	.i(\y[14]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[14]),
	.obar());
// synopsys translate_off
defparam \y[14]~output .bus_hold = "false";
defparam \y[14]~output .open_drain_output = "false";
defparam \y[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N20
cyclonev_io_obuf \y[15]~output (
	.i(\y[15]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[15]),
	.obar());
// synopsys translate_off
defparam \y[15]~output .bus_hold = "false";
defparam \y[15]~output .open_drain_output = "false";
defparam \y[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \y[16]~output (
	.i(\y[16]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[16]),
	.obar());
// synopsys translate_off
defparam \y[16]~output .bus_hold = "false";
defparam \y[16]~output .open_drain_output = "false";
defparam \y[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N42
cyclonev_io_obuf \y[17]~output (
	.i(\y[17]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[17]),
	.obar());
// synopsys translate_off
defparam \y[17]~output .bus_hold = "false";
defparam \y[17]~output .open_drain_output = "false";
defparam \y[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \y[18]~output (
	.i(\y[18]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[18]),
	.obar());
// synopsys translate_off
defparam \y[18]~output .bus_hold = "false";
defparam \y[18]~output .open_drain_output = "false";
defparam \y[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N76
cyclonev_io_obuf \y[19]~output (
	.i(\y[19]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[19]),
	.obar());
// synopsys translate_off
defparam \y[19]~output .bus_hold = "false";
defparam \y[19]~output .open_drain_output = "false";
defparam \y[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \y[20]~output (
	.i(\y[20]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[20]),
	.obar());
// synopsys translate_off
defparam \y[20]~output .bus_hold = "false";
defparam \y[20]~output .open_drain_output = "false";
defparam \y[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N36
cyclonev_io_obuf \y[21]~output (
	.i(\y[21]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[21]),
	.obar());
// synopsys translate_off
defparam \y[21]~output .bus_hold = "false";
defparam \y[21]~output .open_drain_output = "false";
defparam \y[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \y[22]~output (
	.i(\y[22]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[22]),
	.obar());
// synopsys translate_off
defparam \y[22]~output .bus_hold = "false";
defparam \y[22]~output .open_drain_output = "false";
defparam \y[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \y[23]~output (
	.i(\y[23]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[23]),
	.obar());
// synopsys translate_off
defparam \y[23]~output .bus_hold = "false";
defparam \y[23]~output .open_drain_output = "false";
defparam \y[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \y[24]~output (
	.i(\y[24]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[24]),
	.obar());
// synopsys translate_off
defparam \y[24]~output .bus_hold = "false";
defparam \y[24]~output .open_drain_output = "false";
defparam \y[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \y[25]~output (
	.i(\y[25]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[25]),
	.obar());
// synopsys translate_off
defparam \y[25]~output .bus_hold = "false";
defparam \y[25]~output .open_drain_output = "false";
defparam \y[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \y[26]~output (
	.i(\y[26]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[26]),
	.obar());
// synopsys translate_off
defparam \y[26]~output .bus_hold = "false";
defparam \y[26]~output .open_drain_output = "false";
defparam \y[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N1
cyclonev_io_ibuf \x1[0]~input (
	.i(x1[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x1[0]~input_o ));
// synopsys translate_off
defparam \x1[0]~input .bus_hold = "false";
defparam \x1[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \reset_n~input (
	.i(reset_n),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset_n~input_o ));
// synopsys translate_off
defparam \reset_n~input .bus_hold = "false";
defparam \reset_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X66_Y2_N32
dffeas \x1_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x1[0]~input_o ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x1_reg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \x1_reg[0] .is_wysiwyg = "true";
defparam \x1_reg[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N52
cyclonev_io_ibuf \x2[0]~input (
	.i(x2[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x2[0]~input_o ));
// synopsys translate_off
defparam \x2[0]~input .bus_hold = "false";
defparam \x2[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X66_Y2_N2
dffeas \x2_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x2[0]~input_o ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x2_reg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \x2_reg[0] .is_wysiwyg = "true";
defparam \x2_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N30
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( x2_reg[0] ) + ( x1_reg[0] ) + ( !VCC ))
// \Add0~2  = CARRY(( x2_reg[0] ) + ( x1_reg[0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!x1_reg[0]),
	.datac(!x2_reg[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N30
cyclonev_lcell_comb \y[0]~reg0feeder (
// Equation(s):
// \y[0]~reg0feeder_combout  = ( \Add0~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\y[0]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[0]~reg0feeder .extended_lut = "off";
defparam \y[0]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \y[0]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y2_N31
dffeas \y[0]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\y[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[0]~reg0 .is_wysiwyg = "true";
defparam \y[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N78
cyclonev_io_ibuf \x2[1]~input (
	.i(x2[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x2[1]~input_o ));
// synopsys translate_off
defparam \x2[1]~input .bus_hold = "false";
defparam \x2[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X66_Y2_N8
dffeas \x2_reg[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x2[1]~input_o ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x2_reg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \x2_reg[1] .is_wysiwyg = "true";
defparam \x2_reg[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N2
cyclonev_io_ibuf \x1[1]~input (
	.i(x1[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x1[1]~input_o ));
// synopsys translate_off
defparam \x1[1]~input .bus_hold = "false";
defparam \x1[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N3
cyclonev_lcell_comb \x1_reg[1]~feeder (
// Equation(s):
// \x1_reg[1]~feeder_combout  = ( \x1[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\x1[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x1_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x1_reg[1]~feeder .extended_lut = "off";
defparam \x1_reg[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \x1_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N5
dffeas \x1_reg[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\x1_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x1_reg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \x1_reg[1] .is_wysiwyg = "true";
defparam \x1_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N33
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( x1_reg[1] ) + ( x2_reg[1] ) + ( \Add0~2  ))
// \Add0~6  = CARRY(( x1_reg[1] ) + ( x2_reg[1] ) + ( \Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!x2_reg[1]),
	.datad(!x1_reg[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N35
dffeas \y[1]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[1]~reg0 .is_wysiwyg = "true";
defparam \y[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N18
cyclonev_io_ibuf \x1[2]~input (
	.i(x1[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x1[2]~input_o ));
// synopsys translate_off
defparam \x1[2]~input .bus_hold = "false";
defparam \x1[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N15
cyclonev_lcell_comb \x1_reg[2]~feeder (
// Equation(s):
// \x1_reg[2]~feeder_combout  = ( \x1[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\x1[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x1_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x1_reg[2]~feeder .extended_lut = "off";
defparam \x1_reg[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \x1_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N17
dffeas \x1_reg[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\x1_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x1_reg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \x1_reg[2] .is_wysiwyg = "true";
defparam \x1_reg[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N18
cyclonev_io_ibuf \x2[2]~input (
	.i(x2[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x2[2]~input_o ));
// synopsys translate_off
defparam \x2[2]~input .bus_hold = "false";
defparam \x2[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N39
cyclonev_lcell_comb \x2_reg[2]~feeder (
// Equation(s):
// \x2_reg[2]~feeder_combout  = ( \x2[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\x2[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x2_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x2_reg[2]~feeder .extended_lut = "off";
defparam \x2_reg[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \x2_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y2_N40
dffeas \x2_reg[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\x2_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x2_reg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \x2_reg[2] .is_wysiwyg = "true";
defparam \x2_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N36
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( x2_reg[2] ) + ( x1_reg[2] ) + ( \Add0~6  ))
// \Add0~10  = CARRY(( x2_reg[2] ) + ( x1_reg[2] ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(!x1_reg[2]),
	.datac(!x2_reg[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N37
dffeas \y[2]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[2]~reg0 .is_wysiwyg = "true";
defparam \y[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N41
cyclonev_io_ibuf \x2[3]~input (
	.i(x2[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x2[3]~input_o ));
// synopsys translate_off
defparam \x2[3]~input .bus_hold = "false";
defparam \x2[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X66_Y2_N20
dffeas \x2_reg[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x2[3]~input_o ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x2_reg[3]),
	.prn(vcc));
// synopsys translate_off
defparam \x2_reg[3] .is_wysiwyg = "true";
defparam \x2_reg[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X80_Y0_N35
cyclonev_io_ibuf \x1[3]~input (
	.i(x1[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x1[3]~input_o ));
// synopsys translate_off
defparam \x1[3]~input .bus_hold = "false";
defparam \x1[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N27
cyclonev_lcell_comb \x1_reg[3]~feeder (
// Equation(s):
// \x1_reg[3]~feeder_combout  = ( \x1[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\x1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x1_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x1_reg[3]~feeder .extended_lut = "off";
defparam \x1_reg[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \x1_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N29
dffeas \x1_reg[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\x1_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x1_reg[3]),
	.prn(vcc));
// synopsys translate_off
defparam \x1_reg[3] .is_wysiwyg = "true";
defparam \x1_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N39
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( x1_reg[3] ) + ( x2_reg[3] ) + ( \Add0~10  ))
// \Add0~14  = CARRY(( x1_reg[3] ) + ( x2_reg[3] ) + ( \Add0~10  ))

	.dataa(!x2_reg[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!x1_reg[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N40
dffeas \y[3]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[3]~reg0 .is_wysiwyg = "true";
defparam \y[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N75
cyclonev_io_ibuf \x2[4]~input (
	.i(x2[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x2[4]~input_o ));
// synopsys translate_off
defparam \x2[4]~input .bus_hold = "false";
defparam \x2[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X65_Y2_N16
dffeas \x2_reg[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x2[4]~input_o ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x2_reg[4]),
	.prn(vcc));
// synopsys translate_off
defparam \x2_reg[4] .is_wysiwyg = "true";
defparam \x2_reg[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N75
cyclonev_io_ibuf \x1[4]~input (
	.i(x1[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x1[4]~input_o ));
// synopsys translate_off
defparam \x1[4]~input .bus_hold = "false";
defparam \x1[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X66_Y2_N23
dffeas \x1_reg[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x1[4]~input_o ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x1_reg[4]),
	.prn(vcc));
// synopsys translate_off
defparam \x1_reg[4] .is_wysiwyg = "true";
defparam \x1_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N42
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( x1_reg[4] ) + ( x2_reg[4] ) + ( \Add0~14  ))
// \Add0~18  = CARRY(( x1_reg[4] ) + ( x2_reg[4] ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(!x2_reg[4]),
	.datac(gnd),
	.datad(!x1_reg[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N43
dffeas \y[4]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[4]~reg0 .is_wysiwyg = "true";
defparam \y[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N58
cyclonev_io_ibuf \x1[5]~input (
	.i(x1[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x1[5]~input_o ));
// synopsys translate_off
defparam \x1[5]~input .bus_hold = "false";
defparam \x1[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N9
cyclonev_lcell_comb \x1_reg[5]~feeder (
// Equation(s):
// \x1_reg[5]~feeder_combout  = ( \x1[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\x1[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x1_reg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x1_reg[5]~feeder .extended_lut = "off";
defparam \x1_reg[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \x1_reg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N11
dffeas \x1_reg[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\x1_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x1_reg[5]),
	.prn(vcc));
// synopsys translate_off
defparam \x1_reg[5] .is_wysiwyg = "true";
defparam \x1_reg[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X80_Y0_N18
cyclonev_io_ibuf \x2[5]~input (
	.i(x2[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x2[5]~input_o ));
// synopsys translate_off
defparam \x2[5]~input .bus_hold = "false";
defparam \x2[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N12
cyclonev_lcell_comb \x2_reg[5]~feeder (
// Equation(s):
// \x2_reg[5]~feeder_combout  = ( \x2[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\x2[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x2_reg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x2_reg[5]~feeder .extended_lut = "off";
defparam \x2_reg[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \x2_reg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N13
dffeas \x2_reg[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\x2_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x2_reg[5]),
	.prn(vcc));
// synopsys translate_off
defparam \x2_reg[5] .is_wysiwyg = "true";
defparam \x2_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N45
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( x1_reg[5] ) + ( x2_reg[5] ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( x1_reg[5] ) + ( x2_reg[5] ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!x1_reg[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!x2_reg[5]),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N46
dffeas \y[5]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[5]~reg0 .is_wysiwyg = "true";
defparam \y[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N35
cyclonev_io_ibuf \x2[6]~input (
	.i(x2[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x2[6]~input_o ));
// synopsys translate_off
defparam \x2[6]~input .bus_hold = "false";
defparam \x2[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N21
cyclonev_lcell_comb \x2_reg[6]~feeder (
// Equation(s):
// \x2_reg[6]~feeder_combout  = ( \x2[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\x2[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x2_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x2_reg[6]~feeder .extended_lut = "off";
defparam \x2_reg[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \x2_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y2_N22
dffeas \x2_reg[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\x2_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x2_reg[6]),
	.prn(vcc));
// synopsys translate_off
defparam \x2_reg[6] .is_wysiwyg = "true";
defparam \x2_reg[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N95
cyclonev_io_ibuf \x1[6]~input (
	.i(x1[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x1[6]~input_o ));
// synopsys translate_off
defparam \x1[6]~input .bus_hold = "false";
defparam \x1[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X65_Y2_N55
dffeas \x1_reg[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x1[6]~input_o ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x1_reg[6]),
	.prn(vcc));
// synopsys translate_off
defparam \x1_reg[6] .is_wysiwyg = "true";
defparam \x1_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N48
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( x2_reg[6] ) + ( x1_reg[6] ) + ( \Add0~22  ))
// \Add0~26  = CARRY(( x2_reg[6] ) + ( x1_reg[6] ) + ( \Add0~22  ))

	.dataa(!x2_reg[6]),
	.datab(gnd),
	.datac(!x1_reg[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000F0F000005555;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N49
dffeas \y[6]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[6]~reg0 .is_wysiwyg = "true";
defparam \y[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
cyclonev_io_ibuf \x1[7]~input (
	.i(x1[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x1[7]~input_o ));
// synopsys translate_off
defparam \x1[7]~input .bus_hold = "false";
defparam \x1[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N9
cyclonev_lcell_comb \x1_reg[7]~feeder (
// Equation(s):
// \x1_reg[7]~feeder_combout  = ( \x1[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\x1[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x1_reg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x1_reg[7]~feeder .extended_lut = "off";
defparam \x1_reg[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \x1_reg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y2_N10
dffeas \x1_reg[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\x1_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x1_reg[7]),
	.prn(vcc));
// synopsys translate_off
defparam \x1_reg[7] .is_wysiwyg = "true";
defparam \x1_reg[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N35
cyclonev_io_ibuf \x2[7]~input (
	.i(x2[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x2[7]~input_o ));
// synopsys translate_off
defparam \x2[7]~input .bus_hold = "false";
defparam \x2[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X65_Y2_N1
dffeas \x2_reg[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x2[7]~input_o ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x2_reg[7]),
	.prn(vcc));
// synopsys translate_off
defparam \x2_reg[7] .is_wysiwyg = "true";
defparam \x2_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N51
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( x2_reg[7] ) + ( x1_reg[7] ) + ( \Add0~26  ))
// \Add0~30  = CARRY(( x2_reg[7] ) + ( x1_reg[7] ) + ( \Add0~26  ))

	.dataa(gnd),
	.datab(!x1_reg[7]),
	.datac(!x2_reg[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N52
dffeas \y[7]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[7]~reg0 .is_wysiwyg = "true";
defparam \y[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N1
cyclonev_io_ibuf \x1[8]~input (
	.i(x1[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x1[8]~input_o ));
// synopsys translate_off
defparam \x1[8]~input .bus_hold = "false";
defparam \x1[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X65_Y2_N49
dffeas \x1_reg[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x1[8]~input_o ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x1_reg[8]),
	.prn(vcc));
// synopsys translate_off
defparam \x1_reg[8] .is_wysiwyg = "true";
defparam \x1_reg[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N1
cyclonev_io_ibuf \x2[8]~input (
	.i(x2[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x2[8]~input_o ));
// synopsys translate_off
defparam \x2[8]~input .bus_hold = "false";
defparam \x2[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X65_Y2_N46
dffeas \x2_reg[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x2[8]~input_o ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x2_reg[8]),
	.prn(vcc));
// synopsys translate_off
defparam \x2_reg[8] .is_wysiwyg = "true";
defparam \x2_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N54
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( x2_reg[8] ) + ( x1_reg[8] ) + ( \Add0~30  ))
// \Add0~34  = CARRY(( x2_reg[8] ) + ( x1_reg[8] ) + ( \Add0~30  ))

	.dataa(gnd),
	.datab(!x1_reg[8]),
	.datac(!x2_reg[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N55
dffeas \y[8]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[8]~reg0 .is_wysiwyg = "true";
defparam \y[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N55
cyclonev_io_ibuf \x1[9]~input (
	.i(x1[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x1[9]~input_o ));
// synopsys translate_off
defparam \x1[9]~input .bus_hold = "false";
defparam \x1[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X66_Y2_N25
dffeas \x1_reg[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x1[9]~input_o ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x1_reg[9]),
	.prn(vcc));
// synopsys translate_off
defparam \x1_reg[9] .is_wysiwyg = "true";
defparam \x1_reg[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N52
cyclonev_io_ibuf \x2[9]~input (
	.i(x2[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x2[9]~input_o ));
// synopsys translate_off
defparam \x2[9]~input .bus_hold = "false";
defparam \x2[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N24
cyclonev_lcell_comb \x2_reg[9]~feeder (
// Equation(s):
// \x2_reg[9]~feeder_combout  = ( \x2[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\x2[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x2_reg[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x2_reg[9]~feeder .extended_lut = "off";
defparam \x2_reg[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \x2_reg[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y2_N25
dffeas \x2_reg[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\x2_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x2_reg[9]),
	.prn(vcc));
// synopsys translate_off
defparam \x2_reg[9] .is_wysiwyg = "true";
defparam \x2_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N57
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( x1_reg[9] ) + ( x2_reg[9] ) + ( \Add0~34  ))
// \Add0~38  = CARRY(( x1_reg[9] ) + ( x2_reg[9] ) + ( \Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!x1_reg[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!x2_reg[9]),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N58
dffeas \y[9]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[9]~reg0 .is_wysiwyg = "true";
defparam \y[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N52
cyclonev_io_ibuf \x2[10]~input (
	.i(x2[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x2[10]~input_o ));
// synopsys translate_off
defparam \x2[10]~input .bus_hold = "false";
defparam \x2[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X67_Y1_N9
cyclonev_lcell_comb \x2_reg[10]~feeder (
// Equation(s):
// \x2_reg[10]~feeder_combout  = ( \x2[10]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\x2[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x2_reg[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x2_reg[10]~feeder .extended_lut = "off";
defparam \x2_reg[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \x2_reg[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y1_N10
dffeas \x2_reg[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\x2_reg[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x2_reg[10]),
	.prn(vcc));
// synopsys translate_off
defparam \x2_reg[10] .is_wysiwyg = "true";
defparam \x2_reg[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N1
cyclonev_io_ibuf \x1[10]~input (
	.i(x1[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x1[10]~input_o ));
// synopsys translate_off
defparam \x1[10]~input .bus_hold = "false";
defparam \x1[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X66_Y1_N53
dffeas \x1_reg[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x1[10]~input_o ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x1_reg[10]),
	.prn(vcc));
// synopsys translate_off
defparam \x1_reg[10] .is_wysiwyg = "true";
defparam \x1_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N0
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( x2_reg[10] ) + ( x1_reg[10] ) + ( \Add0~38  ))
// \Add0~42  = CARRY(( x2_reg[10] ) + ( x1_reg[10] ) + ( \Add0~38  ))

	.dataa(!x2_reg[10]),
	.datab(gnd),
	.datac(!x1_reg[10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000F0F000005555;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y1_N1
dffeas \y[10]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[10]~reg0 .is_wysiwyg = "true";
defparam \y[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N35
cyclonev_io_ibuf \x2[11]~input (
	.i(x2[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x2[11]~input_o ));
// synopsys translate_off
defparam \x2[11]~input .bus_hold = "false";
defparam \x2[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X65_Y1_N1
dffeas \x2_reg[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x2[11]~input_o ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x2_reg[11]),
	.prn(vcc));
// synopsys translate_off
defparam \x2_reg[11] .is_wysiwyg = "true";
defparam \x2_reg[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N58
cyclonev_io_ibuf \x1[11]~input (
	.i(x1[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x1[11]~input_o ));
// synopsys translate_off
defparam \x1[11]~input .bus_hold = "false";
defparam \x1[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X65_Y1_N10
dffeas \x1_reg[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x1[11]~input_o ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x1_reg[11]),
	.prn(vcc));
// synopsys translate_off
defparam \x1_reg[11] .is_wysiwyg = "true";
defparam \x1_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N3
cyclonev_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( x2_reg[11] ) + ( x1_reg[11] ) + ( \Add0~42  ))
// \Add0~46  = CARRY(( x2_reg[11] ) + ( x1_reg[11] ) + ( \Add0~42  ))

	.dataa(gnd),
	.datab(!x2_reg[11]),
	.datac(!x1_reg[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000F0F000003333;
defparam \Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y1_N4
dffeas \y[11]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[11]~reg0 .is_wysiwyg = "true";
defparam \y[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N35
cyclonev_io_ibuf \x1[12]~input (
	.i(x1[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x1[12]~input_o ));
// synopsys translate_off
defparam \x1[12]~input .bus_hold = "false";
defparam \x1[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X65_Y1_N18
cyclonev_lcell_comb \x1_reg[12]~feeder (
// Equation(s):
// \x1_reg[12]~feeder_combout  = ( \x1[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\x1[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x1_reg[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x1_reg[12]~feeder .extended_lut = "off";
defparam \x1_reg[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \x1_reg[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y1_N19
dffeas \x1_reg[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\x1_reg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x1_reg[12]),
	.prn(vcc));
// synopsys translate_off
defparam \x1_reg[12] .is_wysiwyg = "true";
defparam \x1_reg[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N18
cyclonev_io_ibuf \x2[12]~input (
	.i(x2[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x2[12]~input_o ));
// synopsys translate_off
defparam \x2[12]~input .bus_hold = "false";
defparam \x2[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X65_Y1_N12
cyclonev_lcell_comb \x2_reg[12]~feeder (
// Equation(s):
// \x2_reg[12]~feeder_combout  = ( \x2[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\x2[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x2_reg[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x2_reg[12]~feeder .extended_lut = "off";
defparam \x2_reg[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \x2_reg[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y1_N13
dffeas \x2_reg[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\x2_reg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x2_reg[12]),
	.prn(vcc));
// synopsys translate_off
defparam \x2_reg[12] .is_wysiwyg = "true";
defparam \x2_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N6
cyclonev_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_sumout  = SUM(( x2_reg[12] ) + ( x1_reg[12] ) + ( \Add0~46  ))
// \Add0~50  = CARRY(( x2_reg[12] ) + ( x1_reg[12] ) + ( \Add0~46  ))

	.dataa(gnd),
	.datab(!x1_reg[12]),
	.datac(!x2_reg[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~49_sumout ),
	.cout(\Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Add0~49 .extended_lut = "off";
defparam \Add0~49 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y1_N7
dffeas \y[12]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[12]~reg0 .is_wysiwyg = "true";
defparam \y[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N52
cyclonev_io_ibuf \x1[13]~input (
	.i(x1[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x1[13]~input_o ));
// synopsys translate_off
defparam \x1[13]~input .bus_hold = "false";
defparam \x1[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X65_Y1_N21
cyclonev_lcell_comb \x1_reg[13]~feeder (
// Equation(s):
// \x1_reg[13]~feeder_combout  = ( \x1[13]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\x1[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x1_reg[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x1_reg[13]~feeder .extended_lut = "off";
defparam \x1_reg[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \x1_reg[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y1_N22
dffeas \x1_reg[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\x1_reg[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x1_reg[13]),
	.prn(vcc));
// synopsys translate_off
defparam \x1_reg[13] .is_wysiwyg = "true";
defparam \x1_reg[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N52
cyclonev_io_ibuf \x2[13]~input (
	.i(x2[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x2[13]~input_o ));
// synopsys translate_off
defparam \x2[13]~input .bus_hold = "false";
defparam \x2[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X65_Y1_N57
cyclonev_lcell_comb \x2_reg[13]~feeder (
// Equation(s):
// \x2_reg[13]~feeder_combout  = ( \x2[13]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\x2[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x2_reg[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x2_reg[13]~feeder .extended_lut = "off";
defparam \x2_reg[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \x2_reg[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y1_N58
dffeas \x2_reg[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\x2_reg[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x2_reg[13]),
	.prn(vcc));
// synopsys translate_off
defparam \x2_reg[13] .is_wysiwyg = "true";
defparam \x2_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N9
cyclonev_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_sumout  = SUM(( x2_reg[13] ) + ( x1_reg[13] ) + ( \Add0~50  ))
// \Add0~54  = CARRY(( x2_reg[13] ) + ( x1_reg[13] ) + ( \Add0~50  ))

	.dataa(!x1_reg[13]),
	.datab(gnd),
	.datac(!x2_reg[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~53_sumout ),
	.cout(\Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Add0~53 .extended_lut = "off";
defparam \Add0~53 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y1_N10
dffeas \y[13]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[13]~reg0 .is_wysiwyg = "true";
defparam \y[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N53
cyclonev_io_ibuf \x1[14]~input (
	.i(x1[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x1[14]~input_o ));
// synopsys translate_off
defparam \x1[14]~input .bus_hold = "false";
defparam \x1[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y1_N43
dffeas \x1_reg[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x1[14]~input_o ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x1_reg[14]),
	.prn(vcc));
// synopsys translate_off
defparam \x1_reg[14] .is_wysiwyg = "true";
defparam \x1_reg[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N92
cyclonev_io_ibuf \x2[14]~input (
	.i(x2[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x2[14]~input_o ));
// synopsys translate_off
defparam \x2[14]~input .bus_hold = "false";
defparam \x2[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X66_Y1_N17
dffeas \x2_reg[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x2[14]~input_o ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x2_reg[14]),
	.prn(vcc));
// synopsys translate_off
defparam \x2_reg[14] .is_wysiwyg = "true";
defparam \x2_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N12
cyclonev_lcell_comb \Add0~57 (
// Equation(s):
// \Add0~57_sumout  = SUM(( x1_reg[14] ) + ( x2_reg[14] ) + ( \Add0~54  ))
// \Add0~58  = CARRY(( x1_reg[14] ) + ( x2_reg[14] ) + ( \Add0~54  ))

	.dataa(gnd),
	.datab(!x1_reg[14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!x2_reg[14]),
	.datag(gnd),
	.cin(\Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~57_sumout ),
	.cout(\Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Add0~57 .extended_lut = "off";
defparam \Add0~57 .lut_mask = 64'h0000FF0000003333;
defparam \Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y1_N13
dffeas \y[14]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[14]~reg0 .is_wysiwyg = "true";
defparam \y[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N1
cyclonev_io_ibuf \x1[15]~input (
	.i(x1[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x1[15]~input_o ));
// synopsys translate_off
defparam \x1[15]~input .bus_hold = "false";
defparam \x1[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X65_Y1_N30
cyclonev_lcell_comb \x1_reg[15]~feeder (
// Equation(s):
// \x1_reg[15]~feeder_combout  = ( \x1[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\x1[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x1_reg[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x1_reg[15]~feeder .extended_lut = "off";
defparam \x1_reg[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \x1_reg[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y1_N31
dffeas \x1_reg[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\x1_reg[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x1_reg[15]),
	.prn(vcc));
// synopsys translate_off
defparam \x1_reg[15] .is_wysiwyg = "true";
defparam \x1_reg[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N35
cyclonev_io_ibuf \x2[15]~input (
	.i(x2[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x2[15]~input_o ));
// synopsys translate_off
defparam \x2[15]~input .bus_hold = "false";
defparam \x2[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X67_Y1_N18
cyclonev_lcell_comb \x2_reg[15]~feeder (
// Equation(s):
// \x2_reg[15]~feeder_combout  = ( \x2[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\x2[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x2_reg[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x2_reg[15]~feeder .extended_lut = "off";
defparam \x2_reg[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \x2_reg[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y1_N20
dffeas \x2_reg[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\x2_reg[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x2_reg[15]),
	.prn(vcc));
// synopsys translate_off
defparam \x2_reg[15] .is_wysiwyg = "true";
defparam \x2_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N15
cyclonev_lcell_comb \Add0~61 (
// Equation(s):
// \Add0~61_sumout  = SUM(( x2_reg[15] ) + ( x1_reg[15] ) + ( \Add0~58  ))
// \Add0~62  = CARRY(( x2_reg[15] ) + ( x1_reg[15] ) + ( \Add0~58  ))

	.dataa(!x1_reg[15]),
	.datab(gnd),
	.datac(!x2_reg[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~61_sumout ),
	.cout(\Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \Add0~61 .extended_lut = "off";
defparam \Add0~61 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y1_N33
cyclonev_lcell_comb \y[15]~reg0feeder (
// Equation(s):
// \y[15]~reg0feeder_combout  = ( \Add0~61_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\y[15]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[15]~reg0feeder .extended_lut = "off";
defparam \y[15]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \y[15]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y1_N34
dffeas \y[15]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\y[15]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[15]~reg0 .is_wysiwyg = "true";
defparam \y[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N52
cyclonev_io_ibuf \x2[16]~input (
	.i(x2[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x2[16]~input_o ));
// synopsys translate_off
defparam \x2[16]~input .bus_hold = "false";
defparam \x2[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X65_Y1_N33
cyclonev_lcell_comb \x2_reg[16]~feeder (
// Equation(s):
// \x2_reg[16]~feeder_combout  = ( \x2[16]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\x2[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x2_reg[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x2_reg[16]~feeder .extended_lut = "off";
defparam \x2_reg[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \x2_reg[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y1_N34
dffeas \x2_reg[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\x2_reg[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x2_reg[16]),
	.prn(vcc));
// synopsys translate_off
defparam \x2_reg[16] .is_wysiwyg = "true";
defparam \x2_reg[16] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N1
cyclonev_io_ibuf \x1[16]~input (
	.i(x1[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x1[16]~input_o ));
// synopsys translate_off
defparam \x1[16]~input .bus_hold = "false";
defparam \x1[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X65_Y1_N36
cyclonev_lcell_comb \x1_reg[16]~feeder (
// Equation(s):
// \x1_reg[16]~feeder_combout  = ( \x1[16]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\x1[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x1_reg[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x1_reg[16]~feeder .extended_lut = "off";
defparam \x1_reg[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \x1_reg[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y1_N37
dffeas \x1_reg[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\x1_reg[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x1_reg[16]),
	.prn(vcc));
// synopsys translate_off
defparam \x1_reg[16] .is_wysiwyg = "true";
defparam \x1_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N18
cyclonev_lcell_comb \Add0~65 (
// Equation(s):
// \Add0~65_sumout  = SUM(( x2_reg[16] ) + ( x1_reg[16] ) + ( \Add0~62  ))
// \Add0~66  = CARRY(( x2_reg[16] ) + ( x1_reg[16] ) + ( \Add0~62  ))

	.dataa(gnd),
	.datab(!x2_reg[16]),
	.datac(!x1_reg[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~65_sumout ),
	.cout(\Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \Add0~65 .extended_lut = "off";
defparam \Add0~65 .lut_mask = 64'h0000F0F000003333;
defparam \Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y1_N20
dffeas \y[16]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~65_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[16]~reg0 .is_wysiwyg = "true";
defparam \y[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N52
cyclonev_io_ibuf \x1[17]~input (
	.i(x1[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x1[17]~input_o ));
// synopsys translate_off
defparam \x1[17]~input .bus_hold = "false";
defparam \x1[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y1_N55
dffeas \x1_reg[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x1[17]~input_o ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x1_reg[17]),
	.prn(vcc));
// synopsys translate_off
defparam \x1_reg[17] .is_wysiwyg = "true";
defparam \x1_reg[17] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N18
cyclonev_io_ibuf \x2[17]~input (
	.i(x2[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x2[17]~input_o ));
// synopsys translate_off
defparam \x2[17]~input .bus_hold = "false";
defparam \x2[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X65_Y1_N40
dffeas \x2_reg[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x2[17]~input_o ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x2_reg[17]),
	.prn(vcc));
// synopsys translate_off
defparam \x2_reg[17] .is_wysiwyg = "true";
defparam \x2_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N21
cyclonev_lcell_comb \Add0~69 (
// Equation(s):
// \Add0~69_sumout  = SUM(( x1_reg[17] ) + ( x2_reg[17] ) + ( \Add0~66  ))
// \Add0~70  = CARRY(( x1_reg[17] ) + ( x2_reg[17] ) + ( \Add0~66  ))

	.dataa(!x1_reg[17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!x2_reg[17]),
	.datag(gnd),
	.cin(\Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~69_sumout ),
	.cout(\Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \Add0~69 .extended_lut = "off";
defparam \Add0~69 .lut_mask = 64'h0000FF0000005555;
defparam \Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y1_N22
dffeas \y[17]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~69_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[17]~reg0 .is_wysiwyg = "true";
defparam \y[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N1
cyclonev_io_ibuf \x1[18]~input (
	.i(x1[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x1[18]~input_o ));
// synopsys translate_off
defparam \x1[18]~input .bus_hold = "false";
defparam \x1[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X67_Y1_N3
cyclonev_lcell_comb \x1_reg[18]~feeder (
// Equation(s):
// \x1_reg[18]~feeder_combout  = ( \x1[18]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\x1[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x1_reg[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x1_reg[18]~feeder .extended_lut = "off";
defparam \x1_reg[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \x1_reg[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y1_N4
dffeas \x1_reg[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\x1_reg[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x1_reg[18]),
	.prn(vcc));
// synopsys translate_off
defparam \x1_reg[18] .is_wysiwyg = "true";
defparam \x1_reg[18] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N1
cyclonev_io_ibuf \x2[18]~input (
	.i(x2[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x2[18]~input_o ));
// synopsys translate_off
defparam \x2[18]~input .bus_hold = "false";
defparam \x2[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X66_Y1_N56
dffeas \x2_reg[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x2[18]~input_o ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x2_reg[18]),
	.prn(vcc));
// synopsys translate_off
defparam \x2_reg[18] .is_wysiwyg = "true";
defparam \x2_reg[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N24
cyclonev_lcell_comb \Add0~73 (
// Equation(s):
// \Add0~73_sumout  = SUM(( x2_reg[18] ) + ( x1_reg[18] ) + ( \Add0~70  ))
// \Add0~74  = CARRY(( x2_reg[18] ) + ( x1_reg[18] ) + ( \Add0~70  ))

	.dataa(!x1_reg[18]),
	.datab(gnd),
	.datac(!x2_reg[18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~73_sumout ),
	.cout(\Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \Add0~73 .extended_lut = "off";
defparam \Add0~73 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y1_N26
dffeas \y[18]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~73_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[18]~reg0 .is_wysiwyg = "true";
defparam \y[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N41
cyclonev_io_ibuf \x2[19]~input (
	.i(x2[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x2[19]~input_o ));
// synopsys translate_off
defparam \x2[19]~input .bus_hold = "false";
defparam \x2[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X67_Y1_N57
cyclonev_lcell_comb \x2_reg[19]~feeder (
// Equation(s):
// \x2_reg[19]~feeder_combout  = ( \x2[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\x2[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x2_reg[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x2_reg[19]~feeder .extended_lut = "off";
defparam \x2_reg[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \x2_reg[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y1_N58
dffeas \x2_reg[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\x2_reg[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x2_reg[19]),
	.prn(vcc));
// synopsys translate_off
defparam \x2_reg[19] .is_wysiwyg = "true";
defparam \x2_reg[19] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N52
cyclonev_io_ibuf \x1[19]~input (
	.i(x1[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x1[19]~input_o ));
// synopsys translate_off
defparam \x1[19]~input .bus_hold = "false";
defparam \x1[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X65_Y1_N42
cyclonev_lcell_comb \x1_reg[19]~feeder (
// Equation(s):
// \x1_reg[19]~feeder_combout  = ( \x1[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\x1[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x1_reg[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x1_reg[19]~feeder .extended_lut = "off";
defparam \x1_reg[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \x1_reg[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y1_N43
dffeas \x1_reg[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\x1_reg[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x1_reg[19]),
	.prn(vcc));
// synopsys translate_off
defparam \x1_reg[19] .is_wysiwyg = "true";
defparam \x1_reg[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N27
cyclonev_lcell_comb \Add0~77 (
// Equation(s):
// \Add0~77_sumout  = SUM(( x2_reg[19] ) + ( x1_reg[19] ) + ( \Add0~74  ))
// \Add0~78  = CARRY(( x2_reg[19] ) + ( x1_reg[19] ) + ( \Add0~74  ))

	.dataa(gnd),
	.datab(!x2_reg[19]),
	.datac(!x1_reg[19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~77_sumout ),
	.cout(\Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \Add0~77 .extended_lut = "off";
defparam \Add0~77 .lut_mask = 64'h0000F0F000003333;
defparam \Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y1_N28
dffeas \y[19]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~77_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[19]~reg0 .is_wysiwyg = "true";
defparam \y[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N18
cyclonev_io_ibuf \x2[20]~input (
	.i(x2[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x2[20]~input_o ));
// synopsys translate_off
defparam \x2[20]~input .bus_hold = "false";
defparam \x2[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X65_Y1_N51
cyclonev_lcell_comb \x2_reg[20]~feeder (
// Equation(s):
// \x2_reg[20]~feeder_combout  = ( \x2[20]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\x2[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x2_reg[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x2_reg[20]~feeder .extended_lut = "off";
defparam \x2_reg[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \x2_reg[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y1_N52
dffeas \x2_reg[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\x2_reg[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x2_reg[20]),
	.prn(vcc));
// synopsys translate_off
defparam \x2_reg[20] .is_wysiwyg = "true";
defparam \x2_reg[20] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N18
cyclonev_io_ibuf \x1[20]~input (
	.i(x1[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x1[20]~input_o ));
// synopsys translate_off
defparam \x1[20]~input .bus_hold = "false";
defparam \x1[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N57
cyclonev_lcell_comb \x1_reg[20]~feeder (
// Equation(s):
// \x1_reg[20]~feeder_combout  = ( \x1[20]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\x1[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x1_reg[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x1_reg[20]~feeder .extended_lut = "off";
defparam \x1_reg[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \x1_reg[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y1_N59
dffeas \x1_reg[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\x1_reg[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x1_reg[20]),
	.prn(vcc));
// synopsys translate_off
defparam \x1_reg[20] .is_wysiwyg = "true";
defparam \x1_reg[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N30
cyclonev_lcell_comb \Add0~81 (
// Equation(s):
// \Add0~81_sumout  = SUM(( x1_reg[20] ) + ( x2_reg[20] ) + ( \Add0~78  ))
// \Add0~82  = CARRY(( x1_reg[20] ) + ( x2_reg[20] ) + ( \Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!x2_reg[20]),
	.datad(!x1_reg[20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~81_sumout ),
	.cout(\Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \Add0~81 .extended_lut = "off";
defparam \Add0~81 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y1_N31
dffeas \y[20]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~81_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[20]~reg0 .is_wysiwyg = "true";
defparam \y[20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N18
cyclonev_io_ibuf \x2[21]~input (
	.i(x2[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x2[21]~input_o ));
// synopsys translate_off
defparam \x2[21]~input .bus_hold = "false";
defparam \x2[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y1_N40
dffeas \x2_reg[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x2[21]~input_o ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x2_reg[21]),
	.prn(vcc));
// synopsys translate_off
defparam \x2_reg[21] .is_wysiwyg = "true";
defparam \x2_reg[21] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N52
cyclonev_io_ibuf \x1[21]~input (
	.i(x1[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x1[21]~input_o ));
// synopsys translate_off
defparam \x1[21]~input .bus_hold = "false";
defparam \x1[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X67_Y1_N36
cyclonev_lcell_comb \x1_reg[21]~feeder (
// Equation(s):
// \x1_reg[21]~feeder_combout  = ( \x1[21]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\x1[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x1_reg[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x1_reg[21]~feeder .extended_lut = "off";
defparam \x1_reg[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \x1_reg[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y1_N37
dffeas \x1_reg[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\x1_reg[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x1_reg[21]),
	.prn(vcc));
// synopsys translate_off
defparam \x1_reg[21] .is_wysiwyg = "true";
defparam \x1_reg[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N33
cyclonev_lcell_comb \Add0~85 (
// Equation(s):
// \Add0~85_sumout  = SUM(( x2_reg[21] ) + ( x1_reg[21] ) + ( \Add0~82  ))
// \Add0~86  = CARRY(( x2_reg[21] ) + ( x1_reg[21] ) + ( \Add0~82  ))

	.dataa(!x2_reg[21]),
	.datab(!x1_reg[21]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~85_sumout ),
	.cout(\Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \Add0~85 .extended_lut = "off";
defparam \Add0~85 .lut_mask = 64'h0000CCCC00005555;
defparam \Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y1_N34
dffeas \y[21]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~85_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[21]~reg0 .is_wysiwyg = "true";
defparam \y[21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N75
cyclonev_io_ibuf \x1[22]~input (
	.i(x1[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x1[22]~input_o ));
// synopsys translate_off
defparam \x1[22]~input .bus_hold = "false";
defparam \x1[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X67_Y1_N12
cyclonev_lcell_comb \x1_reg[22]~feeder (
// Equation(s):
// \x1_reg[22]~feeder_combout  = ( \x1[22]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\x1[22]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x1_reg[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x1_reg[22]~feeder .extended_lut = "off";
defparam \x1_reg[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \x1_reg[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y1_N13
dffeas \x1_reg[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\x1_reg[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x1_reg[22]),
	.prn(vcc));
// synopsys translate_off
defparam \x1_reg[22] .is_wysiwyg = "true";
defparam \x1_reg[22] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N1
cyclonev_io_ibuf \x2[22]~input (
	.i(x2[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x2[22]~input_o ));
// synopsys translate_off
defparam \x2[22]~input .bus_hold = "false";
defparam \x2[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X65_Y1_N27
cyclonev_lcell_comb \x2_reg[22]~feeder (
// Equation(s):
// \x2_reg[22]~feeder_combout  = ( \x2[22]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\x2[22]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x2_reg[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x2_reg[22]~feeder .extended_lut = "off";
defparam \x2_reg[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \x2_reg[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y1_N28
dffeas \x2_reg[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\x2_reg[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x2_reg[22]),
	.prn(vcc));
// synopsys translate_off
defparam \x2_reg[22] .is_wysiwyg = "true";
defparam \x2_reg[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N36
cyclonev_lcell_comb \Add0~89 (
// Equation(s):
// \Add0~89_sumout  = SUM(( x2_reg[22] ) + ( x1_reg[22] ) + ( \Add0~86  ))
// \Add0~90  = CARRY(( x2_reg[22] ) + ( x1_reg[22] ) + ( \Add0~86  ))

	.dataa(gnd),
	.datab(!x1_reg[22]),
	.datac(!x2_reg[22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~89_sumout ),
	.cout(\Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \Add0~89 .extended_lut = "off";
defparam \Add0~89 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y1_N37
dffeas \y[22]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~89_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[22]~reg0 .is_wysiwyg = "true";
defparam \y[22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N18
cyclonev_io_ibuf \x1[23]~input (
	.i(x1[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x1[23]~input_o ));
// synopsys translate_off
defparam \x1[23]~input .bus_hold = "false";
defparam \x1[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y1_N49
dffeas \x1_reg[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x1[23]~input_o ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x1_reg[23]),
	.prn(vcc));
// synopsys translate_off
defparam \x1_reg[23] .is_wysiwyg = "true";
defparam \x1_reg[23] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N18
cyclonev_io_ibuf \x2[23]~input (
	.i(x2[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x2[23]~input_o ));
// synopsys translate_off
defparam \x2[23]~input .bus_hold = "false";
defparam \x2[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X67_Y1_N15
cyclonev_lcell_comb \x2_reg[23]~feeder (
// Equation(s):
// \x2_reg[23]~feeder_combout  = ( \x2[23]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\x2[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x2_reg[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x2_reg[23]~feeder .extended_lut = "off";
defparam \x2_reg[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \x2_reg[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y1_N16
dffeas \x2_reg[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\x2_reg[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x2_reg[23]),
	.prn(vcc));
// synopsys translate_off
defparam \x2_reg[23] .is_wysiwyg = "true";
defparam \x2_reg[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N39
cyclonev_lcell_comb \Add0~93 (
// Equation(s):
// \Add0~93_sumout  = SUM(( x2_reg[23] ) + ( x1_reg[23] ) + ( \Add0~90  ))
// \Add0~94  = CARRY(( x2_reg[23] ) + ( x1_reg[23] ) + ( \Add0~90  ))

	.dataa(!x1_reg[23]),
	.datab(gnd),
	.datac(gnd),
	.datad(!x2_reg[23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~93_sumout ),
	.cout(\Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \Add0~93 .extended_lut = "off";
defparam \Add0~93 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y1_N40
dffeas \y[23]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~93_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[23]~reg0 .is_wysiwyg = "true";
defparam \y[23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N1
cyclonev_io_ibuf \x2[24]~input (
	.i(x2[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x2[24]~input_o ));
// synopsys translate_off
defparam \x2[24]~input .bus_hold = "false";
defparam \x2[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X67_Y1_N27
cyclonev_lcell_comb \x2_reg[24]~feeder (
// Equation(s):
// \x2_reg[24]~feeder_combout  = ( \x2[24]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\x2[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x2_reg[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x2_reg[24]~feeder .extended_lut = "off";
defparam \x2_reg[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \x2_reg[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y1_N28
dffeas \x2_reg[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\x2_reg[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x2_reg[24]),
	.prn(vcc));
// synopsys translate_off
defparam \x2_reg[24] .is_wysiwyg = "true";
defparam \x2_reg[24] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N58
cyclonev_io_ibuf \x1[24]~input (
	.i(x1[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x1[24]~input_o ));
// synopsys translate_off
defparam \x1[24]~input .bus_hold = "false";
defparam \x1[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X67_Y1_N24
cyclonev_lcell_comb \x1_reg[24]~feeder (
// Equation(s):
// \x1_reg[24]~feeder_combout  = ( \x1[24]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\x1[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x1_reg[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x1_reg[24]~feeder .extended_lut = "off";
defparam \x1_reg[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \x1_reg[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y1_N25
dffeas \x1_reg[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\x1_reg[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x1_reg[24]),
	.prn(vcc));
// synopsys translate_off
defparam \x1_reg[24] .is_wysiwyg = "true";
defparam \x1_reg[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N42
cyclonev_lcell_comb \Add0~97 (
// Equation(s):
// \Add0~97_sumout  = SUM(( x2_reg[24] ) + ( x1_reg[24] ) + ( \Add0~94  ))
// \Add0~98  = CARRY(( x2_reg[24] ) + ( x1_reg[24] ) + ( \Add0~94  ))

	.dataa(gnd),
	.datab(!x2_reg[24]),
	.datac(!x1_reg[24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~97_sumout ),
	.cout(\Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \Add0~97 .extended_lut = "off";
defparam \Add0~97 .lut_mask = 64'h0000F0F000003333;
defparam \Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y1_N43
dffeas \y[24]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~97_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[24]~reg0 .is_wysiwyg = "true";
defparam \y[24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N92
cyclonev_io_ibuf \x2[25]~input (
	.i(x2[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x2[25]~input_o ));
// synopsys translate_off
defparam \x2[25]~input .bus_hold = "false";
defparam \x2[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y1_N46
dffeas \x2_reg[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x2[25]~input_o ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x2_reg[25]),
	.prn(vcc));
// synopsys translate_off
defparam \x2_reg[25] .is_wysiwyg = "true";
defparam \x2_reg[25] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N35
cyclonev_io_ibuf \x1[25]~input (
	.i(x1[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x1[25]~input_o ));
// synopsys translate_off
defparam \x1[25]~input .bus_hold = "false";
defparam \x1[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X65_Y1_N54
cyclonev_lcell_comb \x1_reg[25]~feeder (
// Equation(s):
// \x1_reg[25]~feeder_combout  = ( \x1[25]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\x1[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x1_reg[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x1_reg[25]~feeder .extended_lut = "off";
defparam \x1_reg[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \x1_reg[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y1_N55
dffeas \x1_reg[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\x1_reg[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x1_reg[25]),
	.prn(vcc));
// synopsys translate_off
defparam \x1_reg[25] .is_wysiwyg = "true";
defparam \x1_reg[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N45
cyclonev_lcell_comb \Add0~101 (
// Equation(s):
// \Add0~101_sumout  = SUM(( x2_reg[25] ) + ( x1_reg[25] ) + ( \Add0~98  ))
// \Add0~102  = CARRY(( x2_reg[25] ) + ( x1_reg[25] ) + ( \Add0~98  ))

	.dataa(!x2_reg[25]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!x1_reg[25]),
	.datag(gnd),
	.cin(\Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~101_sumout ),
	.cout(\Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \Add0~101 .extended_lut = "off";
defparam \Add0~101 .lut_mask = 64'h0000FF0000005555;
defparam \Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y1_N46
dffeas \y[25]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~101_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[25]~reg0 .is_wysiwyg = "true";
defparam \y[25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N48
cyclonev_lcell_comb \Add0~105 (
// Equation(s):
// \Add0~105_sumout  = SUM(( GND ) + ( GND ) + ( \Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~105_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~105 .extended_lut = "off";
defparam \Add0~105 .lut_mask = 64'h0000FFFF00000000;
defparam \Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y1_N49
dffeas \y[26]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~105_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[26]~reg0 .is_wysiwyg = "true";
defparam \y[26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y9_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
