
---------- Begin Simulation Statistics ----------
final_tick                               371669919223500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  27710                       # Simulator instruction rate (inst/s)
host_mem_usage                                 898176                       # Number of bytes of host memory used
host_op_rate                                    62001                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   360.88                       # Real time elapsed on the host
host_tick_rate                               24452552                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000006                       # Number of instructions simulated
sim_ops                                      22374673                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008824                       # Number of seconds simulated
sim_ticks                                  8824341000                       # Number of ticks simulated
system.cpu.committedInsts                           5                       # Number of instructions committed
system.cpu.committedOps                            17                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           8                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          10                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               22                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         22                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_fp_register_reads                   24                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  16                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     9                       # Number of integer alu accesses
system.cpu.num_int_insts                            9                       # number of integer instructions
system.cpu.num_int_register_reads                  25                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  1                       # number of times the integer registers were written
system.cpu.num_load_insts                           8                       # Number of load instructions
system.cpu.num_mem_refs                             8                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         1      5.88%      5.88% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   4     23.53%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  4     23.53%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   8     47.06%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         17                       # Class of executed instruction
system.cpu.workload.numSyscalls                     5                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       109454                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        221499                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       130340                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           41                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         6886                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       150038                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        69838                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       130340                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        60502                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          182050                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           18376                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         4415                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            720002                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           612084                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         7058                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             106288                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1538295                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          405                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts       798608                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       22374656                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     17421734                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.284296                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.545368                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     12709373     72.95%     72.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       719076      4.13%     77.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       838430      4.81%     81.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       282722      1.62%     83.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       554297      3.18%     86.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       261003      1.50%     88.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       327775      1.88%     90.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       190763      1.09%     91.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1538295      8.83%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     17421734                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           20559192                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         8242                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10716167                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               7506752                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         3248      0.01%      0.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      3440241     15.38%     15.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          647      0.00%     15.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          133      0.00%     15.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          604      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          746      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu        55789      0.25%     15.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     15.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         4810      0.02%     15.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc         4991      0.02%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           32      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      5262290     23.52%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        10955      0.05%     39.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     39.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      3855430     17.23%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       756767      3.38%     59.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        77584      0.35%     60.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      6749985     30.17%     90.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      2150404      9.61%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     22374656                       # Class of committed instruction
system.switch_cpus.commit.refs                9734740                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              22374656                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.764866                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.764866                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      13517107                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       23454466                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           841162                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2537607                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          13652                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        620161                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             7695840                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1993                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2377600                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   731                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              182050                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1123355                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              16309623                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          2209                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          112                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               10755533                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          185                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1198                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           27304                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.010315                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1205256                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        88214                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.609425                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     17530026                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.354340                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.859067                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         13981054     79.75%     79.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           109173      0.62%     80.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           211488      1.21%     81.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           177472      1.01%     82.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           187451      1.07%     83.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           148243      0.85%     84.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           224579      1.28%     85.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            85964      0.49%     86.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2404602     13.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     17530026                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          34697407                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         18491043                       # number of floating regfile writes
system.switch_cpus.idleCycles                  118634                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         9512                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           138865                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.318258                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10216374                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2377600                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          364423                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       7711862                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           10                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          388                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2445675                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     23290729                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       7838774                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        19762                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      23265487                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           3415                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       4453729                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          13652                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       4463368                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        27456                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       545985                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           78                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          306                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       205085                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       217683                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          306                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         7642                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         1870                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28942044                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              23052983                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.606373                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17549673                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.306217                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               23109670                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         21971084                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         2045507                       # number of integer regfile writes
system.switch_cpus.ipc                       0.566615                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.566615                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        55672      0.24%      0.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       3805775     16.34%     16.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          652      0.00%     16.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           140      0.00%     16.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         3673      0.02%     16.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     16.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     16.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     16.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     16.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     16.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     16.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     16.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          796      0.00%     16.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     16.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        56416      0.24%     16.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     16.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         4984      0.02%     16.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc         5150      0.02%     16.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     16.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     16.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           76      0.00%     16.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     16.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     16.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     16.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      5262546     22.60%     39.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     39.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     39.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            1      0.00%     39.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        10956      0.05%     39.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     39.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      3855546     16.56%     56.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     56.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     56.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     56.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     56.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     56.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     56.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     56.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     56.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     56.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     56.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     56.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       899280      3.86%     59.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       131364      0.56%     60.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      6944690     29.82%     90.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      2247533      9.65%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       23285250                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        21763738                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     42619843                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     20740577                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     21028031                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1022308                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.043904                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           13451      1.32%      1.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      1.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      1.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      1.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      1.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      1.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      1.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      1.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      1.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      1.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      1.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      1.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      1.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            687      0.07%      1.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      1.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              3      0.00%      1.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           363      0.04%      1.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      1.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      1.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            2      0.00%      1.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      1.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      1.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      1.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       116903     11.44%     12.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       248508     24.31%     37.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          86092      8.42%     45.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         14663      1.43%     47.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       483228     47.27%     94.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        58408      5.71%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        2488148                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     22507156                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      2312406                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      3179018                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           23285893                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          23285250                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         4836                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       916028                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         4166                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         4431                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       617170                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     17530026                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.328307                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.316735                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     12069946     68.85%     68.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       709901      4.05%     72.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       732482      4.18%     77.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       659877      3.76%     80.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       895236      5.11%     85.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       701187      4.00%     89.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       783060      4.47%     94.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       481181      2.74%     97.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       497156      2.84%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     17530026                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.319378                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1123560                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   285                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        21246                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       111483                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      7711862                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2445675                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        10726714                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 17648660                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         4894580                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20443121                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         247294                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1120769                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        3005389                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          9876                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      68470754                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       23371469                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     21371481                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2867298                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        5405858                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          13652                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       8633277                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           928313                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     34762111                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     22139863                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          113                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           14                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           3786513                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           14                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             38973503                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            46455191                       # The number of ROB writes
system.switch_cpus.timesIdled                    1352                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       119285                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        49856                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       240113                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          49856                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 371669919223500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              77809                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34402                       # Transaction distribution
system.membus.trans_dist::CleanEvict            75052                       # Transaction distribution
system.membus.trans_dist::ReadExReq             34236                       # Transaction distribution
system.membus.trans_dist::ReadExResp            34236                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         77809                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       333544                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       333544                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 333544                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      9372608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      9372608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 9372608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            112045                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  112045    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              112045                       # Request fanout histogram
system.membus.reqLayer2.occupancy           378911000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          619296250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.0                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   8824341000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 371669919223500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 371669919223500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 371669919223500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             85172                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        71467                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1776                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          177967                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            35651                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           35651                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2290                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        82884                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6352                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       354583                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                360935                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       259968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9958272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               10218240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          131929                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2201984                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           252753                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.197284                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.397949                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 202889     80.27%     80.27% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  49864     19.73%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             252753                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          158894500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         177795000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3432499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 371669919223500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          868                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data         7906                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8774                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          868                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data         7906                       # number of overall hits
system.l2.overall_hits::total                    8774                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  4                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst         1416                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       110625                       # number of demand (read+write) misses
system.l2.demand_misses::total                 112047                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 4                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst         1416                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       110625                       # number of overall misses
system.l2.overall_misses::total                112047                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    114789500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  11211769500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11326559000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    114789500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  11211769500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11326559000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst         2284                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       118531                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               120821                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         2284                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       118531                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              120821                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.619965                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.933300                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.927380                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.619965                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.933300                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.927380                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 81066.031073                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101349.328814                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101087.570395                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 81066.031073                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101349.328814                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101087.570395                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               34402                       # number of writebacks
system.l2.writebacks::total                     34402                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1416                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       110625                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            112041                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1416                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       110625                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           112041                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    100629500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  10105539500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  10206169000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    100629500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  10105539500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10206169000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.619965                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.933300                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.927331                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.619965                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.933300                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.927331                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 71066.031073                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91349.509605                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91093.162325                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 71066.031073                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91349.509605                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91093.162325                       # average overall mshr miss latency
system.l2.replacements                         131925                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        37065                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            37065                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        37065                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        37065                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1775                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1775                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1775                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1775                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        27385                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         27385                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    3                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                3                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data         1415                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1415                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        34236                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               34236                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   3360997500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3360997500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        35651                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             35651                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.960310                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.960310                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 98171.442341                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98171.442341                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        34236                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          34236                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   3018637500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3018637500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.960310                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.960310                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 88171.442341                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88171.442341                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          868                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                868                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1416                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1418                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    114789500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    114789500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         2284                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2286                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.619965                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.620297                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 81066.031073                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80951.692525                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1416                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1416                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    100629500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    100629500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.619965                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.619423                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 71066.031073                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71066.031073                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         6491                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              6491                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        76389                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           76393                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   7850772000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7850772000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        82880                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         82884                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.921682                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.921686                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 102773.593057                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102768.211747                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        76389                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        76389                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   7086902000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   7086902000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.921682                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.921637                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 92773.854874                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92773.854874                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 371669919223500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2024.873368                       # Cycle average of tags in use
system.l2.tags.total_refs                      209570                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    131925                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.588554                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              371661094883000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     269.875718                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.081294                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.079843                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    26.869620                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1727.966892                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.131775                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000040                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000039                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.013120                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.843734                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988708                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          125                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          749                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1174                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1094401                       # Number of tag accesses
system.l2.tags.data_accesses                  1094401                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 371669919223500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        90624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      7079872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7170880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        90624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         90752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2201728                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2201728                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1416                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       110623                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              112045                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34402                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34402                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             14505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             29011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst     10269775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    802311697                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             812624988                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        14505                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst     10269775                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         10284281                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      249506224                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            249506224                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      249506224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            14505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            29011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst     10269775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    802311697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1062131212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     34402.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1416.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    110616.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000211468750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2032                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2032                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              226104                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              32405                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      112039                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      34402                       # Number of write requests accepted
system.mem_ctrls.readBursts                    112039                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    34402                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      7                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             7060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1820                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2372                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2016                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.80                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.93                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3463168750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  560160000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5563768750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30912.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49662.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    16857                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   26981                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 15.05                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.43                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                112039                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                34402                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   61583                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   25898                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   14716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    9792                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       102563                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     91.350214                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    77.116440                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    83.345219                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        86560     84.40%     84.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         9054      8.83%     93.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4891      4.77%     97.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1217      1.19%     99.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          462      0.45%     99.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          184      0.18%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           84      0.08%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           39      0.04%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           72      0.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       102563                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2032                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      55.130413                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     49.954606                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     39.057019                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           1507     74.16%     74.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          490     24.11%     98.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           26      1.28%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            7      0.34%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2032                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2032                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.921752                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.885796                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.117111                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1162     57.19%     57.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               32      1.57%     58.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              694     34.15%     92.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              128      6.30%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               11      0.54%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2032                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                7170048                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2200640                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 7170496                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2201728                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       812.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       249.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    812.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    249.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.95                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8824173500                       # Total gap between requests
system.mem_ctrls.avgGap                      60257.53                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        90624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      7079424                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2200640                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 10269775.386059990153                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 802260928.039838910103                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 249382928.424910157919                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1416                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       110623                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        34402                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     42359000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   5521409750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 211648790750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     29914.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     49911.95                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6152223.44                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    29.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            374714340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            199135035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           419724900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           96836220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     696387120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3961210440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         52764960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5800773015                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        657.360478                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    105040250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    294580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   8424709750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            357699720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            190091550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           380183580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           82653480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     696387120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3942448320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         67870560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5717334330                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        647.904963                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    146800500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    294580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8382949500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 371661094882500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     8824330000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 371669919223500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1120801                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1120809                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1120801                       # number of overall hits
system.cpu.icache.overall_hits::total         1120809                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         2554                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2556                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         2554                       # number of overall misses
system.cpu.icache.overall_misses::total          2556                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    143559500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    143559500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    143559500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    143559500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1123355                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1123365                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1123355                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1123365                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.002274                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002275                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.002274                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002275                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 56209.671104                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56165.688576                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 56209.671104                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56165.688576                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          511                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    42.583333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1776                       # number of writebacks
system.cpu.icache.writebacks::total              1776                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          266                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          266                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          266                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          266                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         2288                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2288                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         2288                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2288                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    127387500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    127387500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    127387500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    127387500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.002037                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002037                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.002037                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002037                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 55676.354895                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55676.354895                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 55676.354895                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55676.354895                       # average overall mshr miss latency
system.cpu.icache.replacements                   1776                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1120801                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1120809                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         2554                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2556                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    143559500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    143559500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1123355                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1123365                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.002274                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002275                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 56209.671104                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56165.688576                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          266                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          266                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         2288                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2288                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    127387500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    127387500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.002037                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002037                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 55676.354895                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55676.354895                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 371669919223500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.008688                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              723396                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1779                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            406.630691                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      371661094883000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000029                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.008659                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000017                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000017                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          500                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2249020                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2249020                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 371669919223500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371669919223500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371669919223500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 371669919223500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371669919223500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371669919223500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 371669919223500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            4                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      9183070                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9183074                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            4                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      9201405                       # number of overall hits
system.cpu.dcache.overall_hits::total         9201409                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       172694                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         172698                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       176041                       # number of overall misses
system.cpu.dcache.overall_misses::total        176045                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  16097588875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  16097588875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  16097588875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  16097588875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            8                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      9355764                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9355772                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            8                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      9377446                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9377454                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.018459                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.018459                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.018773                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018773                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 93214.523232                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 93212.364214                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 91442.271261                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 91440.193558                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      2045872                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             28024                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    73.004282                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        37065                       # number of writebacks
system.cpu.dcache.writebacks::total             37065                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        55758                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        55758                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        55758                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        55758                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       116936                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       116936                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       118534                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       118534                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  11330443375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  11330443375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  11478405375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  11478405375                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.012499                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012499                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.012640                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012640                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 96894.398432                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 96894.398432                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 96836.396097                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 96836.396097                       # average overall mshr miss latency
system.cpu.dcache.replacements                 117509                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            4                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      6990773                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6990777                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       137013                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        137017                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  12630513500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12630513500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      7127786                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7127794                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.019222                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019223                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 92184.781736                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 92182.090544                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        55731                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        55731                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        81282                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        81282                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   7899774500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7899774500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011404                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011404                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 97189.716050                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 97189.716050                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2192297                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2192297                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        35681                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        35681                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   3467075375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3467075375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2227978                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2227978                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.016015                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016015                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 97168.671702                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 97168.671702                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           27                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           27                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        35654                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        35654                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   3430668875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3430668875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.016003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 96221.149801                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 96221.149801                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        18335                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         18335                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         3347                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3347                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        21682                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        21682                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.154368                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.154368                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         1598                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1598                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    147962000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    147962000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.073702                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.073702                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 92591.989987                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 92591.989987                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 371669919223500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.024121                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             8909045                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            117509                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             75.815852                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      371661094883500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000004                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.024118                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000024                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000024                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          508                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          385                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          18873441                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         18873441                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               371694500958500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  38792                       # Simulator instruction rate (inst/s)
host_mem_usage                                 898312                       # Number of bytes of host memory used
host_op_rate                                    87095                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1031.14                       # Real time elapsed on the host
host_tick_rate                               23839391                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000006                       # Number of instructions simulated
sim_ops                                      89806638                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.024582                       # Number of seconds simulated
sim_ticks                                 24581735000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       307003                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        614002                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       104870                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         1911                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       120153                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        84535                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       104870                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        20335                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          136526                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           15360                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            591016                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           989348                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         1911                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches              58275                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4668384                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          960                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1400067                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       67431965                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     48958283                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.377335                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.619305                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     34931153     71.35%     71.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2034527      4.16%     75.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2490338      5.09%     80.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       784030      1.60%     82.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1689260      3.45%     85.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       783984      1.60%     87.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       995609      2.03%     89.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       580998      1.19%     90.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4668384      9.54%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     48958283                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           63908178                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          960                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          31091085                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              22953419                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         1911      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9104381     13.50%     13.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         1974      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          984      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       143172      0.21%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     16430274     24.37%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        34320      0.05%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     12006801     17.81%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      1971080      2.92%     58.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       166899      0.25%     59.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     20982339     31.12%     90.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6587830      9.77%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     67431965                       # Class of committed instruction
system.switch_cpus.commit.refs               29708148                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              67431965                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.638782                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.638782                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      37594360                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       69307701                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2221221                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           7465924                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          17718                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1842120                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            23356585                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  4385                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             7103646                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1689                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              136526                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           3250686                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              45832574                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           137                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               31409120                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles           35436                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.002777                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3291051                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        99895                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.638871                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     49141343                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.422304                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.916319                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         38714852     78.78%     78.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           311417      0.63%     79.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           642993      1.31%     80.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           515546      1.05%     81.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           525440      1.07%     82.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           420680      0.86%     83.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           659349      1.34%     85.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           219917      0.45%     85.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7131149     14.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     49141343                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads         107969036                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         57519446                       # number of floating regfile writes
system.switch_cpus.idleCycles                   22127                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         1911                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           111113                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.410686                       # Inst execution rate
system.switch_cpus.iew.exec_refs             30901857                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            7103646                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         1009940                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      23366181                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           22                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      7254599                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     69117542                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      23798211                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        11979                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      69354207                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          10333                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      11946258                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          17718                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      11974370                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        77240                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1689037                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           27                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          697                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       412781                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       499874                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          697                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         1911                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          86649715                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              68763930                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.606328                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          52538132                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.398679                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               68891797                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         63826945                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         4035715                       # number of integer regfile writes
system.switch_cpus.ipc                       0.610209                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.610209                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       122895      0.18%      0.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       9712029     14.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1978      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         7704      0.01%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       143252      0.21%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     16430967     23.69%     38.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     38.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        34320      0.05%     38.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     12007097     17.31%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2278159      3.28%     58.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       283425      0.41%     59.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     21524019     31.03%     90.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6820343      9.83%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       69366188                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        67510611                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    132201989                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     64334857                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     65005762                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3123666                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.045032                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            1195      0.04%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       367381     11.76%     11.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       778473     24.92%     36.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     36.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     36.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     36.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     36.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     36.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     36.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     36.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     36.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     36.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     36.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     36.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     36.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     36.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     36.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     36.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     36.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         267374      8.56%     45.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         34891      1.12%     46.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1499901     48.02%     94.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       174451      5.58%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        4856348                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     58796433                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      4429073                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      5798060                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           69106022                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          69366188                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        11520                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1685583                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         1039                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        10560                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       781902                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     49141343                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.411565                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.370159                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     32993672     67.14%     67.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2055246      4.18%     71.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2108359      4.29%     75.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1944983      3.96%     79.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2677674      5.45%     85.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2082825      4.24%     89.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2325455      4.73%     93.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1443308      2.94%     96.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1509821      3.07%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     49141343                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.410929                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             3250686                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        65823                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       283494                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     23366181                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      7254599                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        31824919                       # number of misc regfile reads
system.switch_cpus.numCycles                 49163470                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        13161041                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61172824                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         726619                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3063557                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        9398238                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         28377                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     203776682                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       69179044                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     62704785                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8439145                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       14387110                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          17718                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      24459882                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1531957                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    108118296                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     63482140                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          11441801                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            112922251                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           137847146                       # The number of ROB writes
system.switch_cpus.timesIdled                     224                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       333328                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       126620                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       666654                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         126620                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  24581735000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             218058                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        90154                       # Transaction distribution
system.membus.trans_dist::CleanEvict           216849                       # Transaction distribution
system.membus.trans_dist::ReadExReq             88941                       # Transaction distribution
system.membus.trans_dist::ReadExResp            88941                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        218058                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       921001                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       921001                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 921001                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     25417792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     25417792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25417792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            306999                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  306999    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              306999                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1027760000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1699113250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.9                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  24581735000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  24581735000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  24581735000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  24581735000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            241020                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       187208                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          336                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          501941                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            92308                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           92308                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           336                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       240682                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1008                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       998974                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                999982                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        43008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     27522944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               27565952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          356157                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5769856                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           689483                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.183645                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.387195                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 562863     81.64%     81.64% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 126620     18.36%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             689483                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          430717000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         499488000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            504000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  24581735000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           96                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        26233                       # number of demand (read+write) hits
system.l2.demand_hits::total                    26329                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           96                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        26233                       # number of overall hits
system.l2.overall_hits::total                   26329                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst          240                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       306757                       # number of demand (read+write) misses
system.l2.demand_misses::total                 306997                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst          240                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       306757                       # number of overall misses
system.l2.overall_misses::total                306997                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     21164500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  31046451500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      31067616000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     21164500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  31046451500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     31067616000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst          336                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       332990                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               333326                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          336                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       332990                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              333326                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.714286                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.921220                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.921011                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.714286                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.921220                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.921011                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 88185.416667                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101208.616266                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101198.435164                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 88185.416667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101208.616266                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101198.435164                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               90154                       # number of writebacks
system.l2.writebacks::total                     90154                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          240                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       306757                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            306997                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          240                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       306757                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           306997                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     18764500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  27978861500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  27997626000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     18764500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  27978861500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  27997626000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.714286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.921220                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.921011                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.714286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.921220                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.921011                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 78185.416667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91208.551068                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91198.370017                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 78185.416667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91208.551068                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91198.370017                       # average overall mshr miss latency
system.l2.replacements                         356157                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        97054                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            97054                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        97054                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        97054                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          336                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              336                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          336                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          336                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        77466                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         77466                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         3367                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3367                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        88941                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               88941                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   8707264500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8707264500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        92308                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             92308                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.963524                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.963524                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 97899.332142                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97899.332142                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        88941                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          88941                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   7817854500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7817854500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.963524                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.963524                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 87899.332142                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87899.332142                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           96                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 96                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst          240                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              240                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     21164500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     21164500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          336                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            336                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.714286                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.714286                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 88185.416667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88185.416667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          240                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          240                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     18764500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     18764500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.714286                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.714286                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 78185.416667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78185.416667                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        22866                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             22866                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       217816                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          217816                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  22339187000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  22339187000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       240682                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        240682                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.904995                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.904995                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 102559.899181                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102559.899181                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       217816                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       217816                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  20161007000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  20161007000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.904995                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.904995                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 92559.807360                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92559.807360                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  24581735000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                      592340                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    358205                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.653634                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     230.324294                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     1.236530                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1816.439176                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.112463                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000604                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.886933                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          158                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1306                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          584                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3022773                       # Number of tag accesses
system.l2.tags.data_accesses                  3022773                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  24581735000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst        15360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     19632576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           19647936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        15360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         15360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5769856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5769856                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          240                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       306759                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              306999                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        90154                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              90154                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst       624854                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    798665188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             799290042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       624854                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           624854                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      234721268                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            234721268                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      234721268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       624854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    798665188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1034011310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     90154.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       240.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    306750.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000192238500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5331                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5331                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              616307                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              84940                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      306999                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      90154                       # Number of write requests accepted
system.mem_ctrls.readBursts                    306999                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    90154                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      9                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             19089                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             18987                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             18512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             18827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             18729                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             19448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             23034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            22335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            18833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            19494                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            19011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            19315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            19181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5713                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5559                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.83                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.19                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9516525750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1534950000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15272588250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30999.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49749.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    41093                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   70796                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 13.39                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.53                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                306999                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                90154                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  167646                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   71957                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   40428                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   26915                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       285249                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     89.105588                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    76.204425                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    77.779183                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       242460     85.00%     85.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        25471      8.93%     93.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        11881      4.17%     98.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3285      1.15%     99.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1315      0.46%     99.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          530      0.19%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          181      0.06%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           72      0.03%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           54      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       285249                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5331                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      57.583380                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     53.647298                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     22.692957                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            40      0.75%      0.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           292      5.48%      6.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           821     15.40%     21.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47          1056     19.81%     41.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           814     15.27%     56.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           575     10.79%     67.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           443      8.31%     75.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           364      6.83%     82.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           342      6.42%     89.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95           193      3.62%     92.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103          152      2.85%     95.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           94      1.76%     97.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           76      1.43%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           38      0.71%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           11      0.21%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            7      0.13%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            3      0.06%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.02%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            2      0.04%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            1      0.02%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            2      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::200-207            2      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-215            2      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5331                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5331                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.909961                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.873077                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.132066                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3116     58.45%     58.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               82      1.54%     59.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1682     31.55%     91.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              405      7.60%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               40      0.75%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5331                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               19647360                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5769408                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                19647936                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5769856                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       799.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       234.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    799.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    234.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.08                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   24581442500                       # Total gap between requests
system.mem_ctrls.avgGap                      61894.14                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        15360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     19632000                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5769408                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 624854.185434836079                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 798641755.758899807930                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 234703042.726642370224                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          240                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       306759                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        90154                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      8837750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  15263750500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 595699750000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     36823.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     49758.12                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6607579.81                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    28.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1048616100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            557356470                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1147048140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          243617400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1940418480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      11044404930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        138834720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        16120296240                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        655.783501                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    271466000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    820820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  23489449000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            988054620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            525163485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1044860460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          226949940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1940418480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      11027633250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        152958240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        15906038475                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        647.067364                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    308244500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    820820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  23452670500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 371661094882500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    33406065000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 371694500958500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4371149                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4371157                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4371149                       # number of overall hits
system.cpu.icache.overall_hits::total         4371157                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         2892                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2894                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         2892                       # number of overall misses
system.cpu.icache.overall_misses::total          2894                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    166798000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    166798000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    166798000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    166798000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4374041                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4374051                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4374041                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4374051                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000661                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000662                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000661                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000662                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 57675.656985                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57635.798203                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 57675.656985                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57635.798203                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          511                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    42.583333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2112                       # number of writebacks
system.cpu.icache.writebacks::total              2112                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          268                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          268                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          268                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          268                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         2624                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2624                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         2624                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2624                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    150100500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    150100500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    150100500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    150100500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000600                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000600                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000600                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000600                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 57202.934451                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57202.934451                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 57202.934451                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57202.934451                       # average overall mshr miss latency
system.cpu.icache.replacements                   2112                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4371149                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4371157                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         2892                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2894                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    166798000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    166798000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4374041                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4374051                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000661                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000662                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 57675.656985                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57635.798203                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          268                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          268                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         2624                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2624                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    150100500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    150100500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000600                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000600                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 57202.934451                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57202.934451                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 371694500958500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.042482                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4373783                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2626                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1665.568545                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      371661094883000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000029                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.042453                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000083                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000083                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          502                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8750728                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8750728                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 371694500958500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371694500958500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371694500958500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 371694500958500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371694500958500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371694500958500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 371694500958500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            4                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     37069401                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         37069405                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            4                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     37131649                       # number of overall hits
system.cpu.dcache.overall_hits::total        37131653                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       656736                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         656740                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       668010                       # number of overall misses
system.cpu.dcache.overall_misses::total        668014                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  60619531495                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  60619531495                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  60619531495                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  60619531495                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            8                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     37726137                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     37726145                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            8                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     37799659                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     37799667                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017408                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017408                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.017672                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017672                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 92304.261522                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 92303.699325                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 90746.443160                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 90745.899779                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      7670275                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            107068                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    71.639285                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       134119                       # number of writebacks
system.cpu.dcache.writebacks::total            134119                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       210654                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       210654                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       210654                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       210654                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       446082                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       446082                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       451524                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       451524                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  42806356495                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  42806356495                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  43313891995                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  43313891995                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011824                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011824                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011945                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011945                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 95960.734786                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 95960.734786                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 95928.216429                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 95928.216429                       # average overall mshr miss latency
system.cpu.dcache.replacements                 450501                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            4                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     28214755                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        28214759                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       528665                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        528669                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  48172887500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  48172887500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     28743420                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     28743428                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018393                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018393                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 91121.764255                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 91121.074812                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       210545                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       210545                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       318120                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       318120                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  30491395000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  30491395000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011068                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011068                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 95848.720609                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 95848.720609                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8854646                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8854646                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       128071                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       128071                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  12446643995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12446643995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8982717                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8982717                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014257                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014257                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 97185.498630                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 97185.498630                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          109                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          109                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       127962                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       127962                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  12314961495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12314961495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014245                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014245                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 96239.207694                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 96239.207694                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        62248                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         62248                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        11274                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        11274                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        73522                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        73522                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.153342                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.153342                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         5442                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         5442                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    507535500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    507535500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.074019                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.074019                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 93262.679162                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 93262.679162                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 371694500958500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.091841                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            37583181                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            451525                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             83.236102                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      371661094883500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000004                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.091837                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000090                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000090                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          732                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          164                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          76050859                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         76050859                       # Number of data accesses

---------- End Simulation Statistics   ----------
