<!DOCTYPE html>
<html>
<!-- Created by GNU Texinfo 7.1.1, https://www.gnu.org/software/texinfo/ -->
<head>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8">
<!-- Copyright Â© 1988-2025 Free Software Foundation, Inc.

Permission is granted to copy, distribute and/or modify this document
under the terms of the GNU Free Documentation License, Version 1.3 or
any later version published by the Free Software Foundation; with the
Invariant Sections being "Funding Free Software", the Front-Cover
Texts being (a) (see below), and with the Back-Cover Texts being (b)
(see below).  A copy of the license is included in the section entitled
"GNU Free Documentation License".

(a) The FSF's Front-Cover Text is:

A GNU Manual

(b) The FSF's Back-Cover Text is:

You have freedom to copy and modify this GNU Manual, like GNU
     software.  Copies published by the Free Software Foundation raise
     funds for GNU development. -->
<title>MIPS Coprocessors (GNU Compiler Collection (GCC) Internals)</title>

<meta name="description" content="MIPS Coprocessors (GNU Compiler Collection (GCC) Internals)">
<meta name="keywords" content="MIPS Coprocessors (GNU Compiler Collection (GCC) Internals)">
<meta name="resource-type" content="document">
<meta name="distribution" content="global">
<meta name="Generator" content="makeinfo">
<meta name="viewport" content="width=device-width,initial-scale=1">

<link href="index.html" rel="start" title="Top">
<link href="Option-Index.html" rel="index" title="Option Index">
<link href="index.html#SEC_Contents" rel="contents" title="Table of Contents">
<link href="Target-Macros.html" rel="up" title="Target Macros">
<link href="PCH-Target.html" rel="next" title="PCH Target">
<link href="Emulated-TLS.html" rel="prev" title="Emulated TLS">
<style type="text/css">
<!--
a.copiable-link {visibility: hidden; text-decoration: none; line-height: 0em}
div.example {margin-left: 3.2em}
span:hover a.copiable-link {visibility: visible}
-->
</style>


</head>

<body lang="en">
<div class="section-level-extent" id="MIPS-Coprocessors">
<div class="nav-panel">
<p>
Next: <a href="PCH-Target.html" accesskey="n" rel="next">Parameters for Precompiled Header Validity Checking</a>, Previous: <a href="Emulated-TLS.html" accesskey="p" rel="prev">Emulating TLS</a>, Up: <a href="Target-Macros.html" accesskey="u" rel="up">Target Description Macros and Functions</a> &nbsp; [<a href="index.html#SEC_Contents" title="Table of contents" rel="contents">Contents</a>][<a href="Option-Index.html" title="Index" rel="index">Index</a>]</p>
</div>
<hr>
<h3 class="section" id="Defining-coprocessor-specifics-for-MIPS-targets_002e"><span>17.26 Defining coprocessor specifics for MIPS targets.<a class="copiable-link" href="#Defining-coprocessor-specifics-for-MIPS-targets_002e"> &para;</a></span></h3>
<a class="index-entry-id" id="index-MIPS-coprocessor_002ddefinition-macros"></a>

<p>The MIPS specification allows MIPS implementations to have as many as 4
coprocessors, each with as many as 32 private registers.  GCC supports
accessing these registers and transferring values between the registers
and memory using asm-ized variables.  For example:
</p>
<div class="example smallexample">
<pre class="example-preformatted">  register unsigned int cp0count asm (&quot;c0r1&quot;);
  unsigned int d;

  d = cp0count + 3;
</pre></div>

<p>(&ldquo;c0r1&rdquo; is the default name of register 1 in coprocessor 0; alternate
names may be added as described below, or the default names may be
overridden entirely in <code class="code">SUBTARGET_CONDITIONAL_REGISTER_USAGE</code>.)
</p>
<p>Coprocessor registers are assumed to be epilogue-used; sets to them will
be preserved even if it does not appear that the register is used again
later in the function.
</p>
<p>Another note: according to the MIPS spec, coprocessor 1 (if present) is
the FPU.  One accesses COP1 registers through standard mips
floating-point support; they are not included in this mechanism.
</p>
</div>



</body>
</html>
