{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1750080453894 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1750080453894 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 16 21:27:33 2025 " "Processing started: Mon Jun 16 21:27:33 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1750080453894 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1750080453894 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off D_ff -c D_ff " "Command: quartus_map --read_settings_files=on --write_settings_files=off D_ff -c D_ff" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1750080453896 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1750080454254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr_latch/sr_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file sr_latch/sr_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 SR_Latch " "Found entity 1: SR_Latch" {  } { { "SR_Latch/SR_Latch.v" "" { Text "C:/Verilog_training/D_ff/SR_Latch/SR_Latch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750080454349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750080454349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_latch/d_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file d_latch/d_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_Latch " "Found entity 1: D_Latch" {  } { { "D_Latch/D_Latch.v" "" { Text "C:/Verilog_training/D_ff/D_Latch/D_Latch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750080454355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750080454355 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(\";  expecting an identifier D_ff.v(9) " "Verilog HDL syntax error at D_ff.v(9) near text \"(\";  expecting an identifier" {  } { { "D_ff.v" "" { Text "C:/Verilog_training/D_ff/D_ff.v" 9 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1750080454357 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(\";  expecting an identifier D_ff.v(10) " "Verilog HDL syntax error at D_ff.v(10) near text \"(\";  expecting an identifier" {  } { { "D_ff.v" "" { Text "C:/Verilog_training/D_ff/D_ff.v" 10 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1750080454357 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "D_ff D_ff.v(1) " "Ignored design unit \"D_ff\" at D_ff.v(1) due to previous errors" {  } { { "D_ff.v" "" { Text "C:/Verilog_training/D_ff/D_ff.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1750080454359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.v 0 0 " "Found 0 design units, including 0 entities, in source file d_ff.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750080454359 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "13058 " "Peak virtual memory: 13058 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1750080454417 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun 16 21:27:34 2025 " "Processing ended: Mon Jun 16 21:27:34 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1750080454417 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1750080454417 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1750080454417 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1750080454417 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus II Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1750080455009 ""}
