Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Dec 26 12:46:21 2020
| Host         : Zhenger running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file chessClock_control_sets_placed.rpt
| Design       : chessClock
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    35 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      3 |            1 |
|      4 |            1 |
|     10 |            2 |
|    16+ |            6 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              45 |           26 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             151 |           40 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+----------------+------------------+------------------+----------------+
|    Clock Signal    |  Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------+----------------+------------------+------------------+----------------+
|  led_OBUF_BUFG[8]  | aj1/btn1_reg_0 |                  |                1 |              1 |
|  dl6/clk_div       |                |                  |                1 |              3 |
|  c/clk_50Hz        |                |                  |                2 |              4 |
|  clk_50M_IBUF_BUFG |                |                  |               10 |             10 |
|  led_OBUF_BUFG[8]  |                | aj1/cnt_reg[5]   |                4 |             10 |
|  clk_50M_IBUF_BUFG |                | c/clk_10Hz       |                6 |             24 |
|  clk_50M_IBUF_BUFG |                | dl6/clk_div_0    |                6 |             24 |
|  led_OBUF_BUFG[8]  |                |                  |               13 |             28 |
|  clk_50M_IBUF_BUFG |                | c/clk_1Hz        |                8 |             31 |
|  clk_50M_IBUF_BUFG |                | c/clk_261Hz_1    |                8 |             31 |
|  clk_50M_IBUF_BUFG |                | c/clk_50Hz_0     |                8 |             31 |
+--------------------+----------------+------------------+------------------+----------------+


