Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: archivo_r.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "archivo_r.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "archivo_r"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : archivo_r
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\XIMENA\Escritorio\arqui\p4 registro\registro\registro\registro.vhd" into library work
Parsing entity <registro>.
Parsing architecture <Behavioral> of entity <registro>.
Parsing VHDL file "D:\XIMENA\Escritorio\arqui\p4 registro\mux_32_1\mux_32_1\mux_32_1.vhd" into library work
Parsing entity <mux_32_1>.
Parsing architecture <Behavioral> of entity <mux_32_1>.
Parsing VHDL file "D:\XIMENA\Escritorio\arqui\p4 registro\deco_5_32\deco_5_32\deco_5_32.vhd" into library work
Parsing entity <deco_5_32>.
Parsing architecture <Behavioral> of entity <deco_5_32>.
Parsing VHDL file "D:\XIMENA\Escritorio\arqui\p4 registro\archivo_r\archivo_r.vhd" into library work
Parsing entity <archivo_r>.
Parsing architecture <Behavioral> of entity <archivo_r>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <archivo_r> (architecture <Behavioral>) from library <work>.

Elaborating entity <deco_5_32> (architecture <Behavioral>) from library <work>.

Elaborating entity <registro> (architecture <Behavioral>) from library <work>.

Elaborating entity <mux_32_1> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <archivo_r>.
    Related source file is "D:\XIMENA\Escritorio\arqui\p4 registro\archivo_r\archivo_r.vhd".
    Summary:
	no macro.
Unit <archivo_r> synthesized.

Synthesizing Unit <deco_5_32>.
    Related source file is "D:\XIMENA\Escritorio\arqui\p4 registro\deco_5_32\deco_5_32\deco_5_32.vhd".
    Found 32x32-bit Read Only RAM for signal <sel_w_d[4]_PWR_4_o_wide_mux_0_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplexer(s).
Unit <deco_5_32> synthesized.

Synthesizing Unit <registro>.
    Related source file is "D:\XIMENA\Escritorio\arqui\p4 registro\registro\registro\registro.vhd".
    Found 8-bit register for signal <qaux>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <registro> synthesized.

Synthesizing Unit <mux_32_1>.
    Related source file is "D:\XIMENA\Escritorio\arqui\p4 registro\mux_32_1\mux_32_1\mux_32_1.vhd".
    Found 8-bit 32-to-1 multiplexer for signal <O> created at line 36.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_32_1> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x32-bit single-port Read Only RAM                   : 1
# Registers                                            : 32
 8-bit register                                        : 32
# Multiplexers                                         : 3
 32-bit 2-to-1 multiplexer                             : 1
 8-bit 32-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <deco_5_32>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sel_w_d[4]_PWR_4_o_wide_mux_0_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <sel_w_d>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <deco_5_32> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x32-bit single-port distributed Read Only RAM       : 1
# Registers                                            : 256
 Flip-Flops                                            : 256
# Multiplexers                                         : 3
 32-bit 2-to-1 multiplexer                             : 1
 8-bit 32-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <archivo_r> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block archivo_r, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 256
 Flip-Flops                                            : 256

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : archivo_r.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 208
#      LUT6                        : 192
#      MUXF7                       : 16
# FlipFlops/Latches                : 256
#      FDCE                        : 256
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 41
#      IBUF                        : 25
#      OBUF                        : 16

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             256  out of  126800     0%  
 Number of Slice LUTs:                  192  out of  63400     0%  
    Number used as Logic:               192  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    312
   Number with an unused Flip Flop:      56  out of    312    17%  
   Number with an unused LUT:           120  out of    312    38%  
   Number of fully used LUT-FF pairs:   136  out of    312    43%  
   Number of unique control sets:        32

IO Utilization: 
 Number of IOs:                          42
 Number of bonded IOBs:                  42  out of    210    20%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 256   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: 1.305ns
   Maximum output required time after clock: 2.230ns
   Maximum combinational path delay: 2.115ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 2048 / 768
-------------------------------------------------------------------------
Offset:              1.305ns (Levels of Logic = 2)
  Source:            sel_w_d<3> (PAD)
  Destination:       reg31/qaux_7 (FF)
  Destination Clock: clk rising

  Data Path: sel_w_d<3> to reg31/qaux_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            32   0.001   0.800  sel_w_d_3_IBUF (sel_w_d_3_IBUF)
     LUT6:I0->O            8   0.097   0.311  cto1/Mmux_O210 (O_aux<10>)
     FDCE:CE                   0.095          reg10/qaux_0
    ----------------------------------------
    Total                      1.305ns (0.193ns logic, 1.112ns route)
                                       (14.8% logic, 85.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 512 / 16
-------------------------------------------------------------------------
Offset:              2.230ns (Levels of Logic = 4)
  Source:            reg26/qaux_7 (FF)
  Destination:       O_r<7> (PAD)
  Source Clock:      clk rising

  Data Path: reg26/qaux_7 to O_r<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.361   0.561  reg26/qaux_7 (reg26/qaux_7)
     LUT6:I2->O            1   0.097   0.556  mux_r/Mmux_O_822 (mux_r/Mmux_O_822)
     LUT6:I2->O            1   0.097   0.000  mux_r/Mmux_O_37 (mux_r/Mmux_O_37)
     MUXF7:I1->O           1   0.279   0.279  mux_r/Mmux_O_2_f7_6 (O_r_7_OBUF)
     OBUF:I->O                 0.000          O_r_7_OBUF (O_r<7>)
    ----------------------------------------
    Total                      2.230ns (0.834ns logic, 1.396ns route)
                                       (37.4% logic, 62.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 336 / 16
-------------------------------------------------------------------------
Delay:               2.115ns (Levels of Logic = 5)
  Source:            sel_r_r<1> (PAD)
  Destination:       O_r<7> (PAD)

  Data Path: sel_r_r<1> to O_r<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            64   0.001   0.805  sel_r_r_1_IBUF (sel_r_r_1_IBUF)
     LUT6:I0->O            1   0.097   0.556  mux_r/Mmux_O_81 (mux_r/Mmux_O_81)
     LUT6:I2->O            1   0.097   0.000  mux_r/Mmux_O_3 (mux_r/Mmux_O_3)
     MUXF7:I1->O           1   0.279   0.279  mux_r/Mmux_O_2_f7 (O_r_0_OBUF)
     OBUF:I->O                 0.000          O_r_0_OBUF (O_r<0>)
    ----------------------------------------
    Total                      2.115ns (0.474ns logic, 1.641ns route)
                                       (22.4% logic, 77.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.25 secs
 
--> 

Total memory usage is 4618012 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

