
MSC_TP_Noyau.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000078d8  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004b4  08007ab8  08007ab8  00008ab8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007f6c  08007f6c  0000906c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007f6c  08007f6c  00008f6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007f74  08007f74  0000906c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007f74  08007f74  00008f74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007f78  08007f78  00008f78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08007f7c  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005734  2000006c  08007fe8  0000906c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200057a0  08007fe8  000097a0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000906c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014bda  00000000  00000000  0000909c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000038ee  00000000  00000000  0001dc76  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001120  00000000  00000000  00021568  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000cfa  00000000  00000000  00022688  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021fca  00000000  00000000  00023382  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000180bb  00000000  00000000  0004534c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c18e3  00000000  00000000  0005d407  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011ecea  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004d9c  00000000  00000000  0011ed30  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000084  00000000  00000000  00123acc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	2000006c 	.word	0x2000006c
 80001fc:	00000000 	.word	0x00000000
 8000200:	08007aa0 	.word	0x08007aa0

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000070 	.word	0x20000070
 800021c:	08007aa0 	.word	0x08007aa0

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b988 	b.w	80005e8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	468e      	mov	lr, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	4688      	mov	r8, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d962      	bls.n	80003cc <__udivmoddi4+0xdc>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	b14e      	cbz	r6, 8000320 <__udivmoddi4+0x30>
 800030c:	f1c6 0320 	rsb	r3, r6, #32
 8000310:	fa01 f806 	lsl.w	r8, r1, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	40b7      	lsls	r7, r6
 800031a:	ea43 0808 	orr.w	r8, r3, r8
 800031e:	40b4      	lsls	r4, r6
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fbb8 f1fe 	udiv	r1, r8, lr
 800032c:	0c23      	lsrs	r3, r4, #16
 800032e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000332:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000336:	fb01 f20c 	mul.w	r2, r1, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0x62>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f101 30ff 	add.w	r0, r1, #4294967295
 8000344:	f080 80ea 	bcs.w	800051c <__udivmoddi4+0x22c>
 8000348:	429a      	cmp	r2, r3
 800034a:	f240 80e7 	bls.w	800051c <__udivmoddi4+0x22c>
 800034e:	3902      	subs	r1, #2
 8000350:	443b      	add	r3, r7
 8000352:	1a9a      	subs	r2, r3, r2
 8000354:	b2a3      	uxth	r3, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb00 fc0c 	mul.w	ip, r0, ip
 8000366:	459c      	cmp	ip, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x8e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000370:	f080 80d6 	bcs.w	8000520 <__udivmoddi4+0x230>
 8000374:	459c      	cmp	ip, r3
 8000376:	f240 80d3 	bls.w	8000520 <__udivmoddi4+0x230>
 800037a:	443b      	add	r3, r7
 800037c:	3802      	subs	r0, #2
 800037e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000382:	eba3 030c 	sub.w	r3, r3, ip
 8000386:	2100      	movs	r1, #0
 8000388:	b11d      	cbz	r5, 8000392 <__udivmoddi4+0xa2>
 800038a:	40f3      	lsrs	r3, r6
 800038c:	2200      	movs	r2, #0
 800038e:	e9c5 3200 	strd	r3, r2, [r5]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d905      	bls.n	80003a6 <__udivmoddi4+0xb6>
 800039a:	b10d      	cbz	r5, 80003a0 <__udivmoddi4+0xb0>
 800039c:	e9c5 0100 	strd	r0, r1, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	4608      	mov	r0, r1
 80003a4:	e7f5      	b.n	8000392 <__udivmoddi4+0xa2>
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	d146      	bne.n	800043c <__udivmoddi4+0x14c>
 80003ae:	4573      	cmp	r3, lr
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0xc8>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 8105 	bhi.w	80005c2 <__udivmoddi4+0x2d2>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	4690      	mov	r8, r2
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0e5      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003c6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ca:	e7e2      	b.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f000 8090 	beq.w	80004f2 <__udivmoddi4+0x202>
 80003d2:	fab2 f682 	clz	r6, r2
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	f040 80a4 	bne.w	8000524 <__udivmoddi4+0x234>
 80003dc:	1a8a      	subs	r2, r1, r2
 80003de:	0c03      	lsrs	r3, r0, #16
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	b280      	uxth	r0, r0
 80003e6:	b2bc      	uxth	r4, r7
 80003e8:	2101      	movs	r1, #1
 80003ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80003f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f6:	fb04 f20c 	mul.w	r2, r4, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x11e>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x11c>
 8000406:	429a      	cmp	r2, r3
 8000408:	f200 80e0 	bhi.w	80005cc <__udivmoddi4+0x2dc>
 800040c:	46c4      	mov	ip, r8
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	fbb3 f2fe 	udiv	r2, r3, lr
 8000414:	fb0e 3312 	mls	r3, lr, r2, r3
 8000418:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800041c:	fb02 f404 	mul.w	r4, r2, r4
 8000420:	429c      	cmp	r4, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x144>
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	f102 30ff 	add.w	r0, r2, #4294967295
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x142>
 800042c:	429c      	cmp	r4, r3
 800042e:	f200 80ca 	bhi.w	80005c6 <__udivmoddi4+0x2d6>
 8000432:	4602      	mov	r2, r0
 8000434:	1b1b      	subs	r3, r3, r4
 8000436:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800043a:	e7a5      	b.n	8000388 <__udivmoddi4+0x98>
 800043c:	f1c1 0620 	rsb	r6, r1, #32
 8000440:	408b      	lsls	r3, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	431f      	orrs	r7, r3
 8000448:	fa0e f401 	lsl.w	r4, lr, r1
 800044c:	fa20 f306 	lsr.w	r3, r0, r6
 8000450:	fa2e fe06 	lsr.w	lr, lr, r6
 8000454:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000458:	4323      	orrs	r3, r4
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	fa1f fc87 	uxth.w	ip, r7
 8000462:	fbbe f0f9 	udiv	r0, lr, r9
 8000466:	0c1c      	lsrs	r4, r3, #16
 8000468:	fb09 ee10 	mls	lr, r9, r0, lr
 800046c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000470:	fb00 fe0c 	mul.w	lr, r0, ip
 8000474:	45a6      	cmp	lr, r4
 8000476:	fa02 f201 	lsl.w	r2, r2, r1
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x1a0>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000482:	f080 809c 	bcs.w	80005be <__udivmoddi4+0x2ce>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f240 8099 	bls.w	80005be <__udivmoddi4+0x2ce>
 800048c:	3802      	subs	r0, #2
 800048e:	443c      	add	r4, r7
 8000490:	eba4 040e 	sub.w	r4, r4, lr
 8000494:	fa1f fe83 	uxth.w	lr, r3
 8000498:	fbb4 f3f9 	udiv	r3, r4, r9
 800049c:	fb09 4413 	mls	r4, r9, r3, r4
 80004a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x1ce>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f103 3eff 	add.w	lr, r3, #4294967295
 80004b2:	f080 8082 	bcs.w	80005ba <__udivmoddi4+0x2ca>
 80004b6:	45a4      	cmp	ip, r4
 80004b8:	d97f      	bls.n	80005ba <__udivmoddi4+0x2ca>
 80004ba:	3b02      	subs	r3, #2
 80004bc:	443c      	add	r4, r7
 80004be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ca:	4564      	cmp	r4, ip
 80004cc:	4673      	mov	r3, lr
 80004ce:	46e1      	mov	r9, ip
 80004d0:	d362      	bcc.n	8000598 <__udivmoddi4+0x2a8>
 80004d2:	d05f      	beq.n	8000594 <__udivmoddi4+0x2a4>
 80004d4:	b15d      	cbz	r5, 80004ee <__udivmoddi4+0x1fe>
 80004d6:	ebb8 0203 	subs.w	r2, r8, r3
 80004da:	eb64 0409 	sbc.w	r4, r4, r9
 80004de:	fa04 f606 	lsl.w	r6, r4, r6
 80004e2:	fa22 f301 	lsr.w	r3, r2, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	40cc      	lsrs	r4, r1
 80004ea:	e9c5 6400 	strd	r6, r4, [r5]
 80004ee:	2100      	movs	r1, #0
 80004f0:	e74f      	b.n	8000392 <__udivmoddi4+0xa2>
 80004f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f6:	0c01      	lsrs	r1, r0, #16
 80004f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004fc:	b280      	uxth	r0, r0
 80004fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000502:	463b      	mov	r3, r7
 8000504:	4638      	mov	r0, r7
 8000506:	463c      	mov	r4, r7
 8000508:	46b8      	mov	r8, r7
 800050a:	46be      	mov	lr, r7
 800050c:	2620      	movs	r6, #32
 800050e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000512:	eba2 0208 	sub.w	r2, r2, r8
 8000516:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051a:	e766      	b.n	80003ea <__udivmoddi4+0xfa>
 800051c:	4601      	mov	r1, r0
 800051e:	e718      	b.n	8000352 <__udivmoddi4+0x62>
 8000520:	4610      	mov	r0, r2
 8000522:	e72c      	b.n	800037e <__udivmoddi4+0x8e>
 8000524:	f1c6 0220 	rsb	r2, r6, #32
 8000528:	fa2e f302 	lsr.w	r3, lr, r2
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b1      	lsls	r1, r6
 8000530:	fa20 f202 	lsr.w	r2, r0, r2
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	430a      	orrs	r2, r1
 800053a:	fbb3 f8fe 	udiv	r8, r3, lr
 800053e:	b2bc      	uxth	r4, r7
 8000540:	fb0e 3318 	mls	r3, lr, r8, r3
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb08 f904 	mul.w	r9, r8, r4
 800054e:	40b0      	lsls	r0, r6
 8000550:	4589      	cmp	r9, r1
 8000552:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000556:	b280      	uxth	r0, r0
 8000558:	d93e      	bls.n	80005d8 <__udivmoddi4+0x2e8>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000560:	d201      	bcs.n	8000566 <__udivmoddi4+0x276>
 8000562:	4589      	cmp	r9, r1
 8000564:	d81f      	bhi.n	80005a6 <__udivmoddi4+0x2b6>
 8000566:	eba1 0109 	sub.w	r1, r1, r9
 800056a:	fbb1 f9fe 	udiv	r9, r1, lr
 800056e:	fb09 f804 	mul.w	r8, r9, r4
 8000572:	fb0e 1119 	mls	r1, lr, r9, r1
 8000576:	b292      	uxth	r2, r2
 8000578:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800057c:	4542      	cmp	r2, r8
 800057e:	d229      	bcs.n	80005d4 <__udivmoddi4+0x2e4>
 8000580:	18ba      	adds	r2, r7, r2
 8000582:	f109 31ff 	add.w	r1, r9, #4294967295
 8000586:	d2c4      	bcs.n	8000512 <__udivmoddi4+0x222>
 8000588:	4542      	cmp	r2, r8
 800058a:	d2c2      	bcs.n	8000512 <__udivmoddi4+0x222>
 800058c:	f1a9 0102 	sub.w	r1, r9, #2
 8000590:	443a      	add	r2, r7
 8000592:	e7be      	b.n	8000512 <__udivmoddi4+0x222>
 8000594:	45f0      	cmp	r8, lr
 8000596:	d29d      	bcs.n	80004d4 <__udivmoddi4+0x1e4>
 8000598:	ebbe 0302 	subs.w	r3, lr, r2
 800059c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a0:	3801      	subs	r0, #1
 80005a2:	46e1      	mov	r9, ip
 80005a4:	e796      	b.n	80004d4 <__udivmoddi4+0x1e4>
 80005a6:	eba7 0909 	sub.w	r9, r7, r9
 80005aa:	4449      	add	r1, r9
 80005ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b4:	fb09 f804 	mul.w	r8, r9, r4
 80005b8:	e7db      	b.n	8000572 <__udivmoddi4+0x282>
 80005ba:	4673      	mov	r3, lr
 80005bc:	e77f      	b.n	80004be <__udivmoddi4+0x1ce>
 80005be:	4650      	mov	r0, sl
 80005c0:	e766      	b.n	8000490 <__udivmoddi4+0x1a0>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e6fd      	b.n	80003c2 <__udivmoddi4+0xd2>
 80005c6:	443b      	add	r3, r7
 80005c8:	3a02      	subs	r2, #2
 80005ca:	e733      	b.n	8000434 <__udivmoddi4+0x144>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e71c      	b.n	800040e <__udivmoddi4+0x11e>
 80005d4:	4649      	mov	r1, r9
 80005d6:	e79c      	b.n	8000512 <__udivmoddi4+0x222>
 80005d8:	eba1 0109 	sub.w	r1, r1, r9
 80005dc:	46c4      	mov	ip, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c4      	b.n	8000572 <__udivmoddi4+0x282>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80005ec:	b480      	push	{r7}
 80005ee:	b085      	sub	sp, #20
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	60f8      	str	r0, [r7, #12]
 80005f4:	60b9      	str	r1, [r7, #8]
 80005f6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005f8:	68fb      	ldr	r3, [r7, #12]
 80005fa:	4a07      	ldr	r2, [pc, #28]	@ (8000618 <vApplicationGetIdleTaskMemory+0x2c>)
 80005fc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005fe:	68bb      	ldr	r3, [r7, #8]
 8000600:	4a06      	ldr	r2, [pc, #24]	@ (800061c <vApplicationGetIdleTaskMemory+0x30>)
 8000602:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	2280      	movs	r2, #128	@ 0x80
 8000608:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800060a:	bf00      	nop
 800060c:	3714      	adds	r7, #20
 800060e:	46bd      	mov	sp, r7
 8000610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000614:	4770      	bx	lr
 8000616:	bf00      	nop
 8000618:	2000008c 	.word	0x2000008c
 800061c:	200000e0 	.word	0x200000e0

08000620 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000620:	b5b0      	push	{r4, r5, r7, lr}
 8000622:	b088      	sub	sp, #32
 8000624:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000626:	4b0a      	ldr	r3, [pc, #40]	@ (8000650 <MX_FREERTOS_Init+0x30>)
 8000628:	1d3c      	adds	r4, r7, #4
 800062a:	461d      	mov	r5, r3
 800062c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800062e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000630:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000634:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000638:	1d3b      	adds	r3, r7, #4
 800063a:	2100      	movs	r1, #0
 800063c:	4618      	mov	r0, r3
 800063e:	f003 fc5c 	bl	8003efa <osThreadCreate>
 8000642:	4603      	mov	r3, r0
 8000644:	4a03      	ldr	r2, [pc, #12]	@ (8000654 <MX_FREERTOS_Init+0x34>)
 8000646:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000648:	bf00      	nop
 800064a:	3720      	adds	r7, #32
 800064c:	46bd      	mov	sp, r7
 800064e:	bdb0      	pop	{r4, r5, r7, pc}
 8000650:	08007ac4 	.word	0x08007ac4
 8000654:	20000088 	.word	0x20000088

08000658 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b082      	sub	sp, #8
 800065c:	af00      	add	r7, sp, #0
 800065e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000660:	2001      	movs	r0, #1
 8000662:	f003 fc96 	bl	8003f92 <osDelay>
 8000666:	e7fb      	b.n	8000660 <StartDefaultTask+0x8>

08000668 <fonction>:
	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
	HAL_Delay(200);
}

int fonction(int argc, char ** argv) // char ** : pointeur de pointeur ou tableau de tableau
{
 8000668:	b580      	push	{r7, lr}
 800066a:	b084      	sub	sp, #16
 800066c:	af00      	add	r7, sp, #0
 800066e:	6078      	str	r0, [r7, #4]
 8000670:	6039      	str	r1, [r7, #0]
	printf("Nombre d'argument : %d \r\n", argc);
 8000672:	6879      	ldr	r1, [r7, #4]
 8000674:	480d      	ldr	r0, [pc, #52]	@ (80006ac <fonction+0x44>)
 8000676:	f006 f95d 	bl	8006934 <iprintf>

	for (int i =0 ; i<argc; i++)
 800067a:	2300      	movs	r3, #0
 800067c:	60fb      	str	r3, [r7, #12]
 800067e:	e00c      	b.n	800069a <fonction+0x32>
	{
		printf("argv[%d] = %s \r\n", i, argv[i]);
 8000680:	68fb      	ldr	r3, [r7, #12]
 8000682:	009b      	lsls	r3, r3, #2
 8000684:	683a      	ldr	r2, [r7, #0]
 8000686:	4413      	add	r3, r2
 8000688:	681b      	ldr	r3, [r3, #0]
 800068a:	461a      	mov	r2, r3
 800068c:	68f9      	ldr	r1, [r7, #12]
 800068e:	4808      	ldr	r0, [pc, #32]	@ (80006b0 <fonction+0x48>)
 8000690:	f006 f950 	bl	8006934 <iprintf>
	for (int i =0 ; i<argc; i++)
 8000694:	68fb      	ldr	r3, [r7, #12]
 8000696:	3301      	adds	r3, #1
 8000698:	60fb      	str	r3, [r7, #12]
 800069a:	68fa      	ldr	r2, [r7, #12]
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	429a      	cmp	r2, r3
 80006a0:	dbee      	blt.n	8000680 <fonction+0x18>
	}

	return 0;
 80006a2:	2300      	movs	r3, #0
}
 80006a4:	4618      	mov	r0, r3
 80006a6:	3710      	adds	r7, #16
 80006a8:	46bd      	mov	sp, r7
 80006aa:	bd80      	pop	{r7, pc}
 80006ac:	08007ae0 	.word	0x08007ae0
 80006b0:	08007afc 	.word	0x08007afc

080006b4 <addition>:

int addition(int argc, char ** argv) //format classique
{
 80006b4:	b580      	push	{r7, lr}
 80006b6:	b086      	sub	sp, #24
 80006b8:	af00      	add	r7, sp, #0
 80006ba:	6078      	str	r0, [r7, #4]
 80006bc:	6039      	str	r1, [r7, #0]
	if (argc != 3)
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	2b03      	cmp	r3, #3
 80006c2:	d005      	beq.n	80006d0 <addition+0x1c>
	{
		printf("expected two arguments \r\n"); // ATTENTION SI PAS DE \n  PRINTF STOCKER DANS TABLEAU CHACHE DONC QUAND ON APPEllERA PRINTF, MEME SI ERREUR CORRIGE, CA RENVOIT CE QU IL Y A DANS CE TABLEAU, DONC CA PEUT FAIRE CROIRE QUE C EST PAS CORRIGE ALORS QUE SI
 80006c4:	4811      	ldr	r0, [pc, #68]	@ (800070c <addition+0x58>)
 80006c6:	f006 f99d 	bl	8006a04 <puts>
		return -1; //arrête la fonction et -1 correspond traditionnellement à une erreur.
 80006ca:	f04f 33ff 	mov.w	r3, #4294967295
 80006ce:	e018      	b.n	8000702 <addition+0x4e>
	}
	int a = atoi(argv[1]);
 80006d0:	683b      	ldr	r3, [r7, #0]
 80006d2:	3304      	adds	r3, #4
 80006d4:	681b      	ldr	r3, [r3, #0]
 80006d6:	4618      	mov	r0, r3
 80006d8:	f005 ffe2 	bl	80066a0 <atoi>
 80006dc:	6178      	str	r0, [r7, #20]
	int b = atoi(argv[2]);
 80006de:	683b      	ldr	r3, [r7, #0]
 80006e0:	3308      	adds	r3, #8
 80006e2:	681b      	ldr	r3, [r3, #0]
 80006e4:	4618      	mov	r0, r3
 80006e6:	f005 ffdb 	bl	80066a0 <atoi>
 80006ea:	6138      	str	r0, [r7, #16]
	int c = a + b ;
 80006ec:	697a      	ldr	r2, [r7, #20]
 80006ee:	693b      	ldr	r3, [r7, #16]
 80006f0:	4413      	add	r3, r2
 80006f2:	60fb      	str	r3, [r7, #12]

	printf("%d + %d = %d \r\n", a, b,c);
 80006f4:	68fb      	ldr	r3, [r7, #12]
 80006f6:	693a      	ldr	r2, [r7, #16]
 80006f8:	6979      	ldr	r1, [r7, #20]
 80006fa:	4805      	ldr	r0, [pc, #20]	@ (8000710 <addition+0x5c>)
 80006fc:	f006 f91a 	bl	8006934 <iprintf>


	return 0;
 8000700:	2300      	movs	r3, #0
}
 8000702:	4618      	mov	r0, r3
 8000704:	3718      	adds	r7, #24
 8000706:	46bd      	mov	sp, r7
 8000708:	bd80      	pop	{r7, pc}
 800070a:	bf00      	nop
 800070c:	08007b10 	.word	0x08007b10
 8000710:	08007b2c 	.word	0x08007b2c

08000714 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000714:	b480      	push	{r7}
 8000716:	b083      	sub	sp, #12
 8000718:	af00      	add	r7, sp, #0
 800071a:	4603      	mov	r3, r0
 800071c:	80fb      	strh	r3, [r7, #6]


	if(GPIO_Pin == B1_Pin){
 800071e:	88fb      	ldrh	r3, [r7, #6]
 8000720:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000724:	d102      	bne.n	800072c <HAL_GPIO_EXTI_Callback+0x18>
		//HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
		btn_flag = 1;
 8000726:	4b04      	ldr	r3, [pc, #16]	@ (8000738 <HAL_GPIO_EXTI_Callback+0x24>)
 8000728:	2201      	movs	r2, #1
 800072a:	601a      	str	r2, [r3, #0]
	}
}
 800072c:	bf00      	nop
 800072e:	370c      	adds	r7, #12
 8000730:	46bd      	mov	sp, r7
 8000732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000736:	4770      	bx	lr
 8000738:	200002ec 	.word	0x200002ec

0800073c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b082      	sub	sp, #8
 8000740:	af00      	add	r7, sp, #0
 8000742:	6078      	str	r0, [r7, #4]
	if (huart -> Instance == USART2)
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	681b      	ldr	r3, [r3, #0]
 8000748:	4a04      	ldr	r2, [pc, #16]	@ (800075c <HAL_UART_RxCpltCallback+0x20>)
 800074a:	4293      	cmp	r3, r2
 800074c:	d101      	bne.n	8000752 <HAL_UART_RxCpltCallback+0x16>
	{
		//Caractère reçu : Donner le sémaphore pour débloquer task_shell
		shell_uart_rx_callback();
 800074e:	f005 ff89 	bl	8006664 <shell_uart_rx_callback>
	}

}
 8000752:	bf00      	nop
 8000754:	3708      	adds	r7, #8
 8000756:	46bd      	mov	sp, r7
 8000758:	bd80      	pop	{r7, pc}
 800075a:	bf00      	nop
 800075c:	40004400 	.word	0x40004400

08000760 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	b08a      	sub	sp, #40	@ 0x28
 8000764:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000766:	f107 0314 	add.w	r3, r7, #20
 800076a:	2200      	movs	r2, #0
 800076c:	601a      	str	r2, [r3, #0]
 800076e:	605a      	str	r2, [r3, #4]
 8000770:	609a      	str	r2, [r3, #8]
 8000772:	60da      	str	r2, [r3, #12]
 8000774:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000776:	4b2f      	ldr	r3, [pc, #188]	@ (8000834 <MX_GPIO_Init+0xd4>)
 8000778:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800077a:	4a2e      	ldr	r2, [pc, #184]	@ (8000834 <MX_GPIO_Init+0xd4>)
 800077c:	f043 0304 	orr.w	r3, r3, #4
 8000780:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000782:	4b2c      	ldr	r3, [pc, #176]	@ (8000834 <MX_GPIO_Init+0xd4>)
 8000784:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000786:	f003 0304 	and.w	r3, r3, #4
 800078a:	613b      	str	r3, [r7, #16]
 800078c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800078e:	4b29      	ldr	r3, [pc, #164]	@ (8000834 <MX_GPIO_Init+0xd4>)
 8000790:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000792:	4a28      	ldr	r2, [pc, #160]	@ (8000834 <MX_GPIO_Init+0xd4>)
 8000794:	f043 0320 	orr.w	r3, r3, #32
 8000798:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800079a:	4b26      	ldr	r3, [pc, #152]	@ (8000834 <MX_GPIO_Init+0xd4>)
 800079c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800079e:	f003 0320 	and.w	r3, r3, #32
 80007a2:	60fb      	str	r3, [r7, #12]
 80007a4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007a6:	4b23      	ldr	r3, [pc, #140]	@ (8000834 <MX_GPIO_Init+0xd4>)
 80007a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007aa:	4a22      	ldr	r2, [pc, #136]	@ (8000834 <MX_GPIO_Init+0xd4>)
 80007ac:	f043 0301 	orr.w	r3, r3, #1
 80007b0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80007b2:	4b20      	ldr	r3, [pc, #128]	@ (8000834 <MX_GPIO_Init+0xd4>)
 80007b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007b6:	f003 0301 	and.w	r3, r3, #1
 80007ba:	60bb      	str	r3, [r7, #8]
 80007bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007be:	4b1d      	ldr	r3, [pc, #116]	@ (8000834 <MX_GPIO_Init+0xd4>)
 80007c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007c2:	4a1c      	ldr	r2, [pc, #112]	@ (8000834 <MX_GPIO_Init+0xd4>)
 80007c4:	f043 0302 	orr.w	r3, r3, #2
 80007c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80007ca:	4b1a      	ldr	r3, [pc, #104]	@ (8000834 <MX_GPIO_Init+0xd4>)
 80007cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007ce:	f003 0302 	and.w	r3, r3, #2
 80007d2:	607b      	str	r3, [r7, #4]
 80007d4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80007d6:	2200      	movs	r2, #0
 80007d8:	2120      	movs	r1, #32
 80007da:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80007de:	f000 fdf9 	bl	80013d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80007e2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80007e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80007e8:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80007ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ee:	2300      	movs	r3, #0
 80007f0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80007f2:	f107 0314 	add.w	r3, r7, #20
 80007f6:	4619      	mov	r1, r3
 80007f8:	480f      	ldr	r0, [pc, #60]	@ (8000838 <MX_GPIO_Init+0xd8>)
 80007fa:	f000 fc69 	bl	80010d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80007fe:	2320      	movs	r3, #32
 8000800:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000802:	2301      	movs	r3, #1
 8000804:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000806:	2300      	movs	r3, #0
 8000808:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800080a:	2300      	movs	r3, #0
 800080c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800080e:	f107 0314 	add.w	r3, r7, #20
 8000812:	4619      	mov	r1, r3
 8000814:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000818:	f000 fc5a 	bl	80010d0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 800081c:	2200      	movs	r2, #0
 800081e:	2105      	movs	r1, #5
 8000820:	2028      	movs	r0, #40	@ 0x28
 8000822:	f000 fc20 	bl	8001066 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000826:	2028      	movs	r0, #40	@ 0x28
 8000828:	f000 fc37 	bl	800109a <HAL_NVIC_EnableIRQ>

}
 800082c:	bf00      	nop
 800082e:	3728      	adds	r7, #40	@ 0x28
 8000830:	46bd      	mov	sp, r7
 8000832:	bd80      	pop	{r7, pc}
 8000834:	40021000 	.word	0x40021000
 8000838:	48000800 	.word	0x48000800

0800083c <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 800083c:	b480      	push	{r7}
 800083e:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000840:	f3bf 8f4f 	dsb	sy
}
 8000844:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8000846:	4b06      	ldr	r3, [pc, #24]	@ (8000860 <__NVIC_SystemReset+0x24>)
 8000848:	68db      	ldr	r3, [r3, #12]
 800084a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800084e:	4904      	ldr	r1, [pc, #16]	@ (8000860 <__NVIC_SystemReset+0x24>)
 8000850:	4b04      	ldr	r3, [pc, #16]	@ (8000864 <__NVIC_SystemReset+0x28>)
 8000852:	4313      	orrs	r3, r2
 8000854:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8000856:	f3bf 8f4f 	dsb	sy
}
 800085a:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800085c:	bf00      	nop
 800085e:	e7fd      	b.n	800085c <__NVIC_SystemReset+0x20>
 8000860:	e000ed00 	.word	0xe000ed00
 8000864:	05fa0004 	.word	0x05fa0004

08000868 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	b082      	sub	sp, #8
 800086c:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800086e:	f000 faae 	bl	8000dce <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000872:	f000 f84d 	bl	8000910 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000876:	f7ff ff73 	bl	8000760 <MX_GPIO_Init>
	MX_USART2_UART_Init();
 800087a:	f000 f9db 	bl	8000c34 <MX_USART2_UART_Init>
	/* USER CODE BEGIN 2 */

	printf("\r\n ** INTRO_RTOS ** \r\n");
 800087e:	481c      	ldr	r0, [pc, #112]	@ (80008f0 <main+0x88>)
 8000880:	f006 f8c0 	bl	8006a04 <puts>

	
	TaskGT_queue = xQueueCreate(TaskGT_iter_max, sizeof(uint32_t));
 8000884:	2200      	movs	r2, #0
 8000886:	2104      	movs	r1, #4
 8000888:	200f      	movs	r0, #15
 800088a:	f003 fcb5 	bl	80041f8 <xQueueGenericCreate>
 800088e:	4603      	mov	r3, r0
 8000890:	4a18      	ldr	r2, [pc, #96]	@ (80008f4 <main+0x8c>)
 8000892:	6013      	str	r3, [r2, #0]

	if (TaskGT_queue == NULL) {
 8000894:	4b17      	ldr	r3, [pc, #92]	@ (80008f4 <main+0x8c>)
 8000896:	681b      	ldr	r3, [r3, #0]
 8000898:	2b00      	cmp	r3, #0
 800089a:	d107      	bne.n	80008ac <main+0x44>
		// Erreur : pas assez de mémoire heap
		printf("Error creating Queue !\r\n");
 800089c:	4816      	ldr	r0, [pc, #88]	@ (80008f8 <main+0x90>)
 800089e:	f006 f8b1 	bl	8006a04 <puts>
		printf("Performing software reset...\r\n");
 80008a2:	4816      	ldr	r0, [pc, #88]	@ (80008fc <main+0x94>)
 80008a4:	f006 f8ae 	bl	8006a04 <puts>
		NVIC_SystemReset();
 80008a8:	f7ff ffc8 	bl	800083c <__NVIC_SystemReset>
	if( pdPASS != xTaskCreate(taskTake, "taskTake", 256, NULL, 2, &HandleTaskTake)){
		printf("error creating task Take \r\n");
		Error_Handler();
	}*/

	if (pdPASS != xTaskCreate(task_shell, "shell", 512, NULL, 1, NULL))
 80008ac:	2300      	movs	r3, #0
 80008ae:	9301      	str	r3, [sp, #4]
 80008b0:	2301      	movs	r3, #1
 80008b2:	9300      	str	r3, [sp, #0]
 80008b4:	2300      	movs	r3, #0
 80008b6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80008ba:	4911      	ldr	r1, [pc, #68]	@ (8000900 <main+0x98>)
 80008bc:	4811      	ldr	r0, [pc, #68]	@ (8000904 <main+0x9c>)
 80008be:	f004 f92b 	bl	8004b18 <xTaskCreate>
 80008c2:	4603      	mov	r3, r0
 80008c4:	2b01      	cmp	r3, #1
 80008c6:	d004      	beq.n	80008d2 <main+0x6a>
	{
		printf("error creating task Take \r\n");
 80008c8:	480f      	ldr	r0, [pc, #60]	@ (8000908 <main+0xa0>)
 80008ca:	f006 f89b 	bl	8006a04 <puts>
		Error_Handler();
 80008ce:	f000 f86a 	bl	80009a6 <Error_Handler>
	}

	Task_bug_mutex = xSemaphoreCreateMutex();
 80008d2:	2001      	movs	r0, #1
 80008d4:	f003 fd04 	bl	80042e0 <xQueueCreateMutex>
 80008d8:	4603      	mov	r3, r0
 80008da:	4a0c      	ldr	r2, [pc, #48]	@ (800090c <main+0xa4>)
 80008dc:	6013      	str	r3, [r2, #0]
	/*ret = xTaskCreate(task_bug, "Tache 1", STACK_SIZE, (void *) TASK1_DELAY, TASK1_PRIORITY, NULL);
	configASSERT(pdPASS == ret);
	ret = xTaskCreate(task_bug, "Tache 2", STACK_SIZE, (void *) TASK2_DELAY, TASK2_PRIORITY, NULL);
	configASSERT(pdPASS == ret);*/

	vTaskStartScheduler();
 80008de:	f004 fa89 	bl	8004df4 <vTaskStartScheduler>

	/* USER CODE END 2 */

	/* Call init function for freertos objects (in cmsis_os2.c) */
	MX_FREERTOS_Init();
 80008e2:	f7ff fe9d 	bl	8000620 <MX_FREERTOS_Init>

	/* Start scheduler */
	osKernelStart();
 80008e6:	f003 fb01 	bl	8003eec <osKernelStart>

	/* We should never get here as control is now taken by the scheduler */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
 80008ea:	bf00      	nop
 80008ec:	e7fd      	b.n	80008ea <main+0x82>
 80008ee:	bf00      	nop
 80008f0:	08007b3c 	.word	0x08007b3c
 80008f4:	200002e4 	.word	0x200002e4
 80008f8:	08007b54 	.word	0x08007b54
 80008fc:	08007b6c 	.word	0x08007b6c
 8000900:	08007b8c 	.word	0x08007b8c
 8000904:	08000bf9 	.word	0x08000bf9
 8000908:	08007b94 	.word	0x08007b94
 800090c:	200002e0 	.word	0x200002e0

08000910 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	b094      	sub	sp, #80	@ 0x50
 8000914:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000916:	f107 0318 	add.w	r3, r7, #24
 800091a:	2238      	movs	r2, #56	@ 0x38
 800091c:	2100      	movs	r1, #0
 800091e:	4618      	mov	r0, r3
 8000920:	f006 f986 	bl	8006c30 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000924:	1d3b      	adds	r3, r7, #4
 8000926:	2200      	movs	r2, #0
 8000928:	601a      	str	r2, [r3, #0]
 800092a:	605a      	str	r2, [r3, #4]
 800092c:	609a      	str	r2, [r3, #8]
 800092e:	60da      	str	r2, [r3, #12]
 8000930:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000932:	2000      	movs	r0, #0
 8000934:	f000 fd7e 	bl	8001434 <HAL_PWREx_ControlVoltageScaling>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000938:	2302      	movs	r3, #2
 800093a:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800093c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000940:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000942:	2340      	movs	r3, #64	@ 0x40
 8000944:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000946:	2302      	movs	r3, #2
 8000948:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800094a:	2302      	movs	r3, #2
 800094c:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 800094e:	2304      	movs	r3, #4
 8000950:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLN = 85;
 8000952:	2355      	movs	r3, #85	@ 0x55
 8000954:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000956:	2302      	movs	r3, #2
 8000958:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800095a:	2302      	movs	r3, #2
 800095c:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800095e:	2302      	movs	r3, #2
 8000960:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000962:	f107 0318 	add.w	r3, r7, #24
 8000966:	4618      	mov	r0, r3
 8000968:	f000 fe18 	bl	800159c <HAL_RCC_OscConfig>
 800096c:	4603      	mov	r3, r0
 800096e:	2b00      	cmp	r3, #0
 8000970:	d001      	beq.n	8000976 <SystemClock_Config+0x66>
	{
		Error_Handler();
 8000972:	f000 f818 	bl	80009a6 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000976:	230f      	movs	r3, #15
 8000978:	607b      	str	r3, [r7, #4]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800097a:	2303      	movs	r3, #3
 800097c:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800097e:	2300      	movs	r3, #0
 8000980:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000982:	2300      	movs	r3, #0
 8000984:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000986:	2300      	movs	r3, #0
 8000988:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800098a:	1d3b      	adds	r3, r7, #4
 800098c:	2104      	movs	r1, #4
 800098e:	4618      	mov	r0, r3
 8000990:	f001 f916 	bl	8001bc0 <HAL_RCC_ClockConfig>
 8000994:	4603      	mov	r3, r0
 8000996:	2b00      	cmp	r3, #0
 8000998:	d001      	beq.n	800099e <SystemClock_Config+0x8e>
	{
		Error_Handler();
 800099a:	f000 f804 	bl	80009a6 <Error_Handler>
	}
}
 800099e:	bf00      	nop
 80009a0:	3750      	adds	r7, #80	@ 0x50
 80009a2:	46bd      	mov	sp, r7
 80009a4:	bd80      	pop	{r7, pc}

080009a6 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 80009a6:	b480      	push	{r7}
 80009a8:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80009aa:	b672      	cpsid	i
}
 80009ac:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80009ae:	bf00      	nop
 80009b0:	e7fd      	b.n	80009ae <Error_Handler+0x8>
	...

080009b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b082      	sub	sp, #8
 80009b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009ba:	4b12      	ldr	r3, [pc, #72]	@ (8000a04 <HAL_MspInit+0x50>)
 80009bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80009be:	4a11      	ldr	r2, [pc, #68]	@ (8000a04 <HAL_MspInit+0x50>)
 80009c0:	f043 0301 	orr.w	r3, r3, #1
 80009c4:	6613      	str	r3, [r2, #96]	@ 0x60
 80009c6:	4b0f      	ldr	r3, [pc, #60]	@ (8000a04 <HAL_MspInit+0x50>)
 80009c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80009ca:	f003 0301 	and.w	r3, r3, #1
 80009ce:	607b      	str	r3, [r7, #4]
 80009d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009d2:	4b0c      	ldr	r3, [pc, #48]	@ (8000a04 <HAL_MspInit+0x50>)
 80009d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80009d6:	4a0b      	ldr	r2, [pc, #44]	@ (8000a04 <HAL_MspInit+0x50>)
 80009d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80009dc:	6593      	str	r3, [r2, #88]	@ 0x58
 80009de:	4b09      	ldr	r3, [pc, #36]	@ (8000a04 <HAL_MspInit+0x50>)
 80009e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80009e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80009e6:	603b      	str	r3, [r7, #0]
 80009e8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80009ea:	2200      	movs	r2, #0
 80009ec:	210f      	movs	r1, #15
 80009ee:	f06f 0001 	mvn.w	r0, #1
 80009f2:	f000 fb38 	bl	8001066 <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80009f6:	f000 fdc1 	bl	800157c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009fa:	bf00      	nop
 80009fc:	3708      	adds	r7, #8
 80009fe:	46bd      	mov	sp, r7
 8000a00:	bd80      	pop	{r7, pc}
 8000a02:	bf00      	nop
 8000a04:	40021000 	.word	0x40021000

08000a08 <__io_putchar>:
 * @brief  Retargets the C library printf function to the USART.
 * @param  None
 * @retval None
 */
PUTCHAR_PROTOTYPE
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b082      	sub	sp, #8
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	6078      	str	r0, [r7, #4]
	/* Place your implementation of fputc here */
	/* e.g. write a character to the USART2 and Loop until the end of transmission */
	HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8000a10:	1d39      	adds	r1, r7, #4
 8000a12:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000a16:	2201      	movs	r2, #1
 8000a18:	4803      	ldr	r0, [pc, #12]	@ (8000a28 <__io_putchar+0x20>)
 8000a1a:	f001 fd2d 	bl	8002478 <HAL_UART_Transmit>

	return ch;
 8000a1e:	687b      	ldr	r3, [r7, #4]
}
 8000a20:	4618      	mov	r0, r3
 8000a22:	3708      	adds	r7, #8
 8000a24:	46bd      	mov	sp, r7
 8000a26:	bd80      	pop	{r7, pc}
 8000a28:	200002f0 	.word	0x200002f0

08000a2c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a2c:	b480      	push	{r7}
 8000a2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a30:	bf00      	nop
 8000a32:	e7fd      	b.n	8000a30 <NMI_Handler+0x4>

08000a34 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a34:	b480      	push	{r7}
 8000a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a38:	bf00      	nop
 8000a3a:	e7fd      	b.n	8000a38 <HardFault_Handler+0x4>

08000a3c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a3c:	b480      	push	{r7}
 8000a3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a40:	bf00      	nop
 8000a42:	e7fd      	b.n	8000a40 <MemManage_Handler+0x4>

08000a44 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a44:	b480      	push	{r7}
 8000a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a48:	bf00      	nop
 8000a4a:	e7fd      	b.n	8000a48 <BusFault_Handler+0x4>

08000a4c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a4c:	b480      	push	{r7}
 8000a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a50:	bf00      	nop
 8000a52:	e7fd      	b.n	8000a50 <UsageFault_Handler+0x4>

08000a54 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a54:	b480      	push	{r7}
 8000a56:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a58:	bf00      	nop
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a60:	4770      	bx	lr

08000a62 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a62:	b580      	push	{r7, lr}
 8000a64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a66:	f000 fa05 	bl	8000e74 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000a6a:	f004 fdcd 	bl	8005608 <xTaskGetSchedulerState>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	2b01      	cmp	r3, #1
 8000a72:	d001      	beq.n	8000a78 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000a74:	f005 f9c8 	bl	8005e08 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a78:	bf00      	nop
 8000a7a:	bd80      	pop	{r7, pc}

08000a7c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8000a80:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000a84:	f000 fcbe 	bl	8001404 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000a88:	bf00      	nop
 8000a8a:	bd80      	pop	{r7, pc}

08000a8c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b086      	sub	sp, #24
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	60f8      	str	r0, [r7, #12]
 8000a94:	60b9      	str	r1, [r7, #8]
 8000a96:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a98:	2300      	movs	r3, #0
 8000a9a:	617b      	str	r3, [r7, #20]
 8000a9c:	e00a      	b.n	8000ab4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000a9e:	f3af 8000 	nop.w
 8000aa2:	4601      	mov	r1, r0
 8000aa4:	68bb      	ldr	r3, [r7, #8]
 8000aa6:	1c5a      	adds	r2, r3, #1
 8000aa8:	60ba      	str	r2, [r7, #8]
 8000aaa:	b2ca      	uxtb	r2, r1
 8000aac:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000aae:	697b      	ldr	r3, [r7, #20]
 8000ab0:	3301      	adds	r3, #1
 8000ab2:	617b      	str	r3, [r7, #20]
 8000ab4:	697a      	ldr	r2, [r7, #20]
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	429a      	cmp	r2, r3
 8000aba:	dbf0      	blt.n	8000a9e <_read+0x12>
  }

  return len;
 8000abc:	687b      	ldr	r3, [r7, #4]
}
 8000abe:	4618      	mov	r0, r3
 8000ac0:	3718      	adds	r7, #24
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	bd80      	pop	{r7, pc}

08000ac6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000ac6:	b580      	push	{r7, lr}
 8000ac8:	b086      	sub	sp, #24
 8000aca:	af00      	add	r7, sp, #0
 8000acc:	60f8      	str	r0, [r7, #12]
 8000ace:	60b9      	str	r1, [r7, #8]
 8000ad0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	617b      	str	r3, [r7, #20]
 8000ad6:	e009      	b.n	8000aec <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000ad8:	68bb      	ldr	r3, [r7, #8]
 8000ada:	1c5a      	adds	r2, r3, #1
 8000adc:	60ba      	str	r2, [r7, #8]
 8000ade:	781b      	ldrb	r3, [r3, #0]
 8000ae0:	4618      	mov	r0, r3
 8000ae2:	f7ff ff91 	bl	8000a08 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ae6:	697b      	ldr	r3, [r7, #20]
 8000ae8:	3301      	adds	r3, #1
 8000aea:	617b      	str	r3, [r7, #20]
 8000aec:	697a      	ldr	r2, [r7, #20]
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	429a      	cmp	r2, r3
 8000af2:	dbf1      	blt.n	8000ad8 <_write+0x12>
  }
  return len;
 8000af4:	687b      	ldr	r3, [r7, #4]
}
 8000af6:	4618      	mov	r0, r3
 8000af8:	3718      	adds	r7, #24
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bd80      	pop	{r7, pc}

08000afe <_close>:

int _close(int file)
{
 8000afe:	b480      	push	{r7}
 8000b00:	b083      	sub	sp, #12
 8000b02:	af00      	add	r7, sp, #0
 8000b04:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000b06:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000b0a:	4618      	mov	r0, r3
 8000b0c:	370c      	adds	r7, #12
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b14:	4770      	bx	lr

08000b16 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000b16:	b480      	push	{r7}
 8000b18:	b083      	sub	sp, #12
 8000b1a:	af00      	add	r7, sp, #0
 8000b1c:	6078      	str	r0, [r7, #4]
 8000b1e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000b20:	683b      	ldr	r3, [r7, #0]
 8000b22:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000b26:	605a      	str	r2, [r3, #4]
  return 0;
 8000b28:	2300      	movs	r3, #0
}
 8000b2a:	4618      	mov	r0, r3
 8000b2c:	370c      	adds	r7, #12
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b34:	4770      	bx	lr

08000b36 <_isatty>:

int _isatty(int file)
{
 8000b36:	b480      	push	{r7}
 8000b38:	b083      	sub	sp, #12
 8000b3a:	af00      	add	r7, sp, #0
 8000b3c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000b3e:	2301      	movs	r3, #1
}
 8000b40:	4618      	mov	r0, r3
 8000b42:	370c      	adds	r7, #12
 8000b44:	46bd      	mov	sp, r7
 8000b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4a:	4770      	bx	lr

08000b4c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000b4c:	b480      	push	{r7}
 8000b4e:	b085      	sub	sp, #20
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	60f8      	str	r0, [r7, #12]
 8000b54:	60b9      	str	r1, [r7, #8]
 8000b56:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000b58:	2300      	movs	r3, #0
}
 8000b5a:	4618      	mov	r0, r3
 8000b5c:	3714      	adds	r7, #20
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b64:	4770      	bx	lr
	...

08000b68 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b086      	sub	sp, #24
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b70:	4a14      	ldr	r2, [pc, #80]	@ (8000bc4 <_sbrk+0x5c>)
 8000b72:	4b15      	ldr	r3, [pc, #84]	@ (8000bc8 <_sbrk+0x60>)
 8000b74:	1ad3      	subs	r3, r2, r3
 8000b76:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b78:	697b      	ldr	r3, [r7, #20]
 8000b7a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b7c:	4b13      	ldr	r3, [pc, #76]	@ (8000bcc <_sbrk+0x64>)
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d102      	bne.n	8000b8a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b84:	4b11      	ldr	r3, [pc, #68]	@ (8000bcc <_sbrk+0x64>)
 8000b86:	4a12      	ldr	r2, [pc, #72]	@ (8000bd0 <_sbrk+0x68>)
 8000b88:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b8a:	4b10      	ldr	r3, [pc, #64]	@ (8000bcc <_sbrk+0x64>)
 8000b8c:	681a      	ldr	r2, [r3, #0]
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	4413      	add	r3, r2
 8000b92:	693a      	ldr	r2, [r7, #16]
 8000b94:	429a      	cmp	r2, r3
 8000b96:	d207      	bcs.n	8000ba8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b98:	f006 f898 	bl	8006ccc <__errno>
 8000b9c:	4603      	mov	r3, r0
 8000b9e:	220c      	movs	r2, #12
 8000ba0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ba2:	f04f 33ff 	mov.w	r3, #4294967295
 8000ba6:	e009      	b.n	8000bbc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ba8:	4b08      	ldr	r3, [pc, #32]	@ (8000bcc <_sbrk+0x64>)
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000bae:	4b07      	ldr	r3, [pc, #28]	@ (8000bcc <_sbrk+0x64>)
 8000bb0:	681a      	ldr	r2, [r3, #0]
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	4413      	add	r3, r2
 8000bb6:	4a05      	ldr	r2, [pc, #20]	@ (8000bcc <_sbrk+0x64>)
 8000bb8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000bba:	68fb      	ldr	r3, [r7, #12]
}
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	3718      	adds	r7, #24
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	bd80      	pop	{r7, pc}
 8000bc4:	20008000 	.word	0x20008000
 8000bc8:	00000400 	.word	0x00000400
 8000bcc:	200002e8 	.word	0x200002e8
 8000bd0:	200057a0 	.word	0x200057a0

08000bd4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000bd8:	4b06      	ldr	r3, [pc, #24]	@ (8000bf4 <SystemInit+0x20>)
 8000bda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000bde:	4a05      	ldr	r2, [pc, #20]	@ (8000bf4 <SystemInit+0x20>)
 8000be0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000be4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000be8:	bf00      	nop
 8000bea:	46bd      	mov	sp, r7
 8000bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf0:	4770      	bx	lr
 8000bf2:	bf00      	nop
 8000bf4:	e000ed00 	.word	0xe000ed00

08000bf8 <task_shell>:
 */

#include "task.h"

void task_shell (void* unused)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b082      	sub	sp, #8
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	6078      	str	r0, [r7, #4]
	shell_init();
 8000c00:	f005 fbee 	bl	80063e0 <shell_init>
	shell_add('f', fonction, "Une fonction inutile");
 8000c04:	4a07      	ldr	r2, [pc, #28]	@ (8000c24 <task_shell+0x2c>)
 8000c06:	4908      	ldr	r1, [pc, #32]	@ (8000c28 <task_shell+0x30>)
 8000c08:	2066      	movs	r0, #102	@ 0x66
 8000c0a:	f005 fc15 	bl	8006438 <shell_add>
	shell_add('a', addition, "Ma super addition");
 8000c0e:	4a07      	ldr	r2, [pc, #28]	@ (8000c2c <task_shell+0x34>)
 8000c10:	4907      	ldr	r1, [pc, #28]	@ (8000c30 <task_shell+0x38>)
 8000c12:	2061      	movs	r0, #97	@ 0x61
 8000c14:	f005 fc10 	bl	8006438 <shell_add>
	shell_run();
 8000c18:	f005 fcba 	bl	8006590 <shell_run>

	// une tâche ne doit JAMAIS retourner ou alors utiliser vtaskdelete
	// ici dans tout les cas c'est une boucle infini donc ne retournera rien.
}
 8000c1c:	bf00      	nop
 8000c1e:	3708      	adds	r7, #8
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bd80      	pop	{r7, pc}
 8000c24:	08007bb0 	.word	0x08007bb0
 8000c28:	08000669 	.word	0x08000669
 8000c2c:	08007bc8 	.word	0x08007bc8
 8000c30:	080006b5 	.word	0x080006b5

08000c34 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000c38:	4b22      	ldr	r3, [pc, #136]	@ (8000cc4 <MX_USART2_UART_Init+0x90>)
 8000c3a:	4a23      	ldr	r2, [pc, #140]	@ (8000cc8 <MX_USART2_UART_Init+0x94>)
 8000c3c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000c3e:	4b21      	ldr	r3, [pc, #132]	@ (8000cc4 <MX_USART2_UART_Init+0x90>)
 8000c40:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000c44:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000c46:	4b1f      	ldr	r3, [pc, #124]	@ (8000cc4 <MX_USART2_UART_Init+0x90>)
 8000c48:	2200      	movs	r2, #0
 8000c4a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000c4c:	4b1d      	ldr	r3, [pc, #116]	@ (8000cc4 <MX_USART2_UART_Init+0x90>)
 8000c4e:	2200      	movs	r2, #0
 8000c50:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000c52:	4b1c      	ldr	r3, [pc, #112]	@ (8000cc4 <MX_USART2_UART_Init+0x90>)
 8000c54:	2200      	movs	r2, #0
 8000c56:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000c58:	4b1a      	ldr	r3, [pc, #104]	@ (8000cc4 <MX_USART2_UART_Init+0x90>)
 8000c5a:	220c      	movs	r2, #12
 8000c5c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c5e:	4b19      	ldr	r3, [pc, #100]	@ (8000cc4 <MX_USART2_UART_Init+0x90>)
 8000c60:	2200      	movs	r2, #0
 8000c62:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c64:	4b17      	ldr	r3, [pc, #92]	@ (8000cc4 <MX_USART2_UART_Init+0x90>)
 8000c66:	2200      	movs	r2, #0
 8000c68:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c6a:	4b16      	ldr	r3, [pc, #88]	@ (8000cc4 <MX_USART2_UART_Init+0x90>)
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000c70:	4b14      	ldr	r3, [pc, #80]	@ (8000cc4 <MX_USART2_UART_Init+0x90>)
 8000c72:	2200      	movs	r2, #0
 8000c74:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c76:	4b13      	ldr	r3, [pc, #76]	@ (8000cc4 <MX_USART2_UART_Init+0x90>)
 8000c78:	2200      	movs	r2, #0
 8000c7a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000c7c:	4811      	ldr	r0, [pc, #68]	@ (8000cc4 <MX_USART2_UART_Init+0x90>)
 8000c7e:	f001 fbab 	bl	80023d8 <HAL_UART_Init>
 8000c82:	4603      	mov	r3, r0
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d001      	beq.n	8000c8c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000c88:	f7ff fe8d 	bl	80009a6 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	480d      	ldr	r0, [pc, #52]	@ (8000cc4 <MX_USART2_UART_Init+0x90>)
 8000c90:	f003 f849 	bl	8003d26 <HAL_UARTEx_SetTxFifoThreshold>
 8000c94:	4603      	mov	r3, r0
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d001      	beq.n	8000c9e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000c9a:	f7ff fe84 	bl	80009a6 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000c9e:	2100      	movs	r1, #0
 8000ca0:	4808      	ldr	r0, [pc, #32]	@ (8000cc4 <MX_USART2_UART_Init+0x90>)
 8000ca2:	f003 f87e 	bl	8003da2 <HAL_UARTEx_SetRxFifoThreshold>
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d001      	beq.n	8000cb0 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000cac:	f7ff fe7b 	bl	80009a6 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000cb0:	4804      	ldr	r0, [pc, #16]	@ (8000cc4 <MX_USART2_UART_Init+0x90>)
 8000cb2:	f002 ffff 	bl	8003cb4 <HAL_UARTEx_DisableFifoMode>
 8000cb6:	4603      	mov	r3, r0
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d001      	beq.n	8000cc0 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000cbc:	f7ff fe73 	bl	80009a6 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000cc0:	bf00      	nop
 8000cc2:	bd80      	pop	{r7, pc}
 8000cc4:	200002f0 	.word	0x200002f0
 8000cc8:	40004400 	.word	0x40004400

08000ccc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b09a      	sub	sp, #104	@ 0x68
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cd4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000cd8:	2200      	movs	r2, #0
 8000cda:	601a      	str	r2, [r3, #0]
 8000cdc:	605a      	str	r2, [r3, #4]
 8000cde:	609a      	str	r2, [r3, #8]
 8000ce0:	60da      	str	r2, [r3, #12]
 8000ce2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ce4:	f107 0310 	add.w	r3, r7, #16
 8000ce8:	2244      	movs	r2, #68	@ 0x44
 8000cea:	2100      	movs	r1, #0
 8000cec:	4618      	mov	r0, r3
 8000cee:	f005 ff9f 	bl	8006c30 <memset>
  if(uartHandle->Instance==USART2)
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	4a1f      	ldr	r2, [pc, #124]	@ (8000d74 <HAL_UART_MspInit+0xa8>)
 8000cf8:	4293      	cmp	r3, r2
 8000cfa:	d136      	bne.n	8000d6a <HAL_UART_MspInit+0x9e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000cfc:	2302      	movs	r3, #2
 8000cfe:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000d00:	2300      	movs	r3, #0
 8000d02:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000d04:	f107 0310 	add.w	r3, r7, #16
 8000d08:	4618      	mov	r0, r3
 8000d0a:	f001 f975 	bl	8001ff8 <HAL_RCCEx_PeriphCLKConfig>
 8000d0e:	4603      	mov	r3, r0
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d001      	beq.n	8000d18 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000d14:	f7ff fe47 	bl	80009a6 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000d18:	4b17      	ldr	r3, [pc, #92]	@ (8000d78 <HAL_UART_MspInit+0xac>)
 8000d1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d1c:	4a16      	ldr	r2, [pc, #88]	@ (8000d78 <HAL_UART_MspInit+0xac>)
 8000d1e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d22:	6593      	str	r3, [r2, #88]	@ 0x58
 8000d24:	4b14      	ldr	r3, [pc, #80]	@ (8000d78 <HAL_UART_MspInit+0xac>)
 8000d26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d2c:	60fb      	str	r3, [r7, #12]
 8000d2e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d30:	4b11      	ldr	r3, [pc, #68]	@ (8000d78 <HAL_UART_MspInit+0xac>)
 8000d32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d34:	4a10      	ldr	r2, [pc, #64]	@ (8000d78 <HAL_UART_MspInit+0xac>)
 8000d36:	f043 0301 	orr.w	r3, r3, #1
 8000d3a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d3c:	4b0e      	ldr	r3, [pc, #56]	@ (8000d78 <HAL_UART_MspInit+0xac>)
 8000d3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d40:	f003 0301 	and.w	r3, r3, #1
 8000d44:	60bb      	str	r3, [r7, #8]
 8000d46:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000d48:	230c      	movs	r3, #12
 8000d4a:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d4c:	2302      	movs	r3, #2
 8000d4e:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d50:	2300      	movs	r3, #0
 8000d52:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d54:	2300      	movs	r3, #0
 8000d56:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000d58:	2307      	movs	r3, #7
 8000d5a:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d5c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000d60:	4619      	mov	r1, r3
 8000d62:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d66:	f000 f9b3 	bl	80010d0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000d6a:	bf00      	nop
 8000d6c:	3768      	adds	r7, #104	@ 0x68
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	bd80      	pop	{r7, pc}
 8000d72:	bf00      	nop
 8000d74:	40004400 	.word	0x40004400
 8000d78:	40021000 	.word	0x40021000

08000d7c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000d7c:	480d      	ldr	r0, [pc, #52]	@ (8000db4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000d7e:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000d80:	f7ff ff28 	bl	8000bd4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000d84:	480c      	ldr	r0, [pc, #48]	@ (8000db8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000d86:	490d      	ldr	r1, [pc, #52]	@ (8000dbc <LoopForever+0xa>)
  ldr r2, =_sidata
 8000d88:	4a0d      	ldr	r2, [pc, #52]	@ (8000dc0 <LoopForever+0xe>)
  movs r3, #0
 8000d8a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000d8c:	e002      	b.n	8000d94 <LoopCopyDataInit>

08000d8e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d8e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d90:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d92:	3304      	adds	r3, #4

08000d94 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d94:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d96:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d98:	d3f9      	bcc.n	8000d8e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d9a:	4a0a      	ldr	r2, [pc, #40]	@ (8000dc4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000d9c:	4c0a      	ldr	r4, [pc, #40]	@ (8000dc8 <LoopForever+0x16>)
  movs r3, #0
 8000d9e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000da0:	e001      	b.n	8000da6 <LoopFillZerobss>

08000da2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000da2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000da4:	3204      	adds	r2, #4

08000da6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000da6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000da8:	d3fb      	bcc.n	8000da2 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8000daa:	f005 ff95 	bl	8006cd8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000dae:	f7ff fd5b 	bl	8000868 <main>

08000db2 <LoopForever>:

LoopForever:
    b LoopForever
 8000db2:	e7fe      	b.n	8000db2 <LoopForever>
  ldr   r0, =_estack
 8000db4:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000db8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000dbc:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8000dc0:	08007f7c 	.word	0x08007f7c
  ldr r2, =_sbss
 8000dc4:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8000dc8:	200057a0 	.word	0x200057a0

08000dcc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000dcc:	e7fe      	b.n	8000dcc <ADC1_2_IRQHandler>

08000dce <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000dce:	b580      	push	{r7, lr}
 8000dd0:	b082      	sub	sp, #8
 8000dd2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000dd8:	2003      	movs	r0, #3
 8000dda:	f000 f939 	bl	8001050 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000dde:	200f      	movs	r0, #15
 8000de0:	f000 f80e 	bl	8000e00 <HAL_InitTick>
 8000de4:	4603      	mov	r3, r0
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d002      	beq.n	8000df0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000dea:	2301      	movs	r3, #1
 8000dec:	71fb      	strb	r3, [r7, #7]
 8000dee:	e001      	b.n	8000df4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000df0:	f7ff fde0 	bl	80009b4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000df4:	79fb      	ldrb	r3, [r7, #7]

}
 8000df6:	4618      	mov	r0, r3
 8000df8:	3708      	adds	r7, #8
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	bd80      	pop	{r7, pc}
	...

08000e00 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b084      	sub	sp, #16
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000e08:	2300      	movs	r3, #0
 8000e0a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000e0c:	4b16      	ldr	r3, [pc, #88]	@ (8000e68 <HAL_InitTick+0x68>)
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d022      	beq.n	8000e5a <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000e14:	4b15      	ldr	r3, [pc, #84]	@ (8000e6c <HAL_InitTick+0x6c>)
 8000e16:	681a      	ldr	r2, [r3, #0]
 8000e18:	4b13      	ldr	r3, [pc, #76]	@ (8000e68 <HAL_InitTick+0x68>)
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000e20:	fbb1 f3f3 	udiv	r3, r1, r3
 8000e24:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e28:	4618      	mov	r0, r3
 8000e2a:	f000 f944 	bl	80010b6 <HAL_SYSTICK_Config>
 8000e2e:	4603      	mov	r3, r0
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d10f      	bne.n	8000e54 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	2b0f      	cmp	r3, #15
 8000e38:	d809      	bhi.n	8000e4e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	6879      	ldr	r1, [r7, #4]
 8000e3e:	f04f 30ff 	mov.w	r0, #4294967295
 8000e42:	f000 f910 	bl	8001066 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000e46:	4a0a      	ldr	r2, [pc, #40]	@ (8000e70 <HAL_InitTick+0x70>)
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	6013      	str	r3, [r2, #0]
 8000e4c:	e007      	b.n	8000e5e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000e4e:	2301      	movs	r3, #1
 8000e50:	73fb      	strb	r3, [r7, #15]
 8000e52:	e004      	b.n	8000e5e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000e54:	2301      	movs	r3, #1
 8000e56:	73fb      	strb	r3, [r7, #15]
 8000e58:	e001      	b.n	8000e5e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000e5a:	2301      	movs	r3, #1
 8000e5c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000e5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e60:	4618      	mov	r0, r3
 8000e62:	3710      	adds	r7, #16
 8000e64:	46bd      	mov	sp, r7
 8000e66:	bd80      	pop	{r7, pc}
 8000e68:	20000008 	.word	0x20000008
 8000e6c:	20000000 	.word	0x20000000
 8000e70:	20000004 	.word	0x20000004

08000e74 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e74:	b480      	push	{r7}
 8000e76:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e78:	4b05      	ldr	r3, [pc, #20]	@ (8000e90 <HAL_IncTick+0x1c>)
 8000e7a:	681a      	ldr	r2, [r3, #0]
 8000e7c:	4b05      	ldr	r3, [pc, #20]	@ (8000e94 <HAL_IncTick+0x20>)
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	4413      	add	r3, r2
 8000e82:	4a03      	ldr	r2, [pc, #12]	@ (8000e90 <HAL_IncTick+0x1c>)
 8000e84:	6013      	str	r3, [r2, #0]
}
 8000e86:	bf00      	nop
 8000e88:	46bd      	mov	sp, r7
 8000e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8e:	4770      	bx	lr
 8000e90:	20000384 	.word	0x20000384
 8000e94:	20000008 	.word	0x20000008

08000e98 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	af00      	add	r7, sp, #0
  return uwTick;
 8000e9c:	4b03      	ldr	r3, [pc, #12]	@ (8000eac <HAL_GetTick+0x14>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
}
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea8:	4770      	bx	lr
 8000eaa:	bf00      	nop
 8000eac:	20000384 	.word	0x20000384

08000eb0 <__NVIC_SetPriorityGrouping>:
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	b085      	sub	sp, #20
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	f003 0307 	and.w	r3, r3, #7
 8000ebe:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ec0:	4b0c      	ldr	r3, [pc, #48]	@ (8000ef4 <__NVIC_SetPriorityGrouping+0x44>)
 8000ec2:	68db      	ldr	r3, [r3, #12]
 8000ec4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ec6:	68ba      	ldr	r2, [r7, #8]
 8000ec8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000ecc:	4013      	ands	r3, r2
 8000ece:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ed0:	68fb      	ldr	r3, [r7, #12]
 8000ed2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ed4:	68bb      	ldr	r3, [r7, #8]
 8000ed6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ed8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000edc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ee0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ee2:	4a04      	ldr	r2, [pc, #16]	@ (8000ef4 <__NVIC_SetPriorityGrouping+0x44>)
 8000ee4:	68bb      	ldr	r3, [r7, #8]
 8000ee6:	60d3      	str	r3, [r2, #12]
}
 8000ee8:	bf00      	nop
 8000eea:	3714      	adds	r7, #20
 8000eec:	46bd      	mov	sp, r7
 8000eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef2:	4770      	bx	lr
 8000ef4:	e000ed00 	.word	0xe000ed00

08000ef8 <__NVIC_GetPriorityGrouping>:
{
 8000ef8:	b480      	push	{r7}
 8000efa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000efc:	4b04      	ldr	r3, [pc, #16]	@ (8000f10 <__NVIC_GetPriorityGrouping+0x18>)
 8000efe:	68db      	ldr	r3, [r3, #12]
 8000f00:	0a1b      	lsrs	r3, r3, #8
 8000f02:	f003 0307 	and.w	r3, r3, #7
}
 8000f06:	4618      	mov	r0, r3
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0e:	4770      	bx	lr
 8000f10:	e000ed00 	.word	0xe000ed00

08000f14 <__NVIC_EnableIRQ>:
{
 8000f14:	b480      	push	{r7}
 8000f16:	b083      	sub	sp, #12
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	db0b      	blt.n	8000f3e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f26:	79fb      	ldrb	r3, [r7, #7]
 8000f28:	f003 021f 	and.w	r2, r3, #31
 8000f2c:	4907      	ldr	r1, [pc, #28]	@ (8000f4c <__NVIC_EnableIRQ+0x38>)
 8000f2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f32:	095b      	lsrs	r3, r3, #5
 8000f34:	2001      	movs	r0, #1
 8000f36:	fa00 f202 	lsl.w	r2, r0, r2
 8000f3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000f3e:	bf00      	nop
 8000f40:	370c      	adds	r7, #12
 8000f42:	46bd      	mov	sp, r7
 8000f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f48:	4770      	bx	lr
 8000f4a:	bf00      	nop
 8000f4c:	e000e100 	.word	0xe000e100

08000f50 <__NVIC_SetPriority>:
{
 8000f50:	b480      	push	{r7}
 8000f52:	b083      	sub	sp, #12
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	4603      	mov	r3, r0
 8000f58:	6039      	str	r1, [r7, #0]
 8000f5a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	db0a      	blt.n	8000f7a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f64:	683b      	ldr	r3, [r7, #0]
 8000f66:	b2da      	uxtb	r2, r3
 8000f68:	490c      	ldr	r1, [pc, #48]	@ (8000f9c <__NVIC_SetPriority+0x4c>)
 8000f6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f6e:	0112      	lsls	r2, r2, #4
 8000f70:	b2d2      	uxtb	r2, r2
 8000f72:	440b      	add	r3, r1
 8000f74:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8000f78:	e00a      	b.n	8000f90 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f7a:	683b      	ldr	r3, [r7, #0]
 8000f7c:	b2da      	uxtb	r2, r3
 8000f7e:	4908      	ldr	r1, [pc, #32]	@ (8000fa0 <__NVIC_SetPriority+0x50>)
 8000f80:	79fb      	ldrb	r3, [r7, #7]
 8000f82:	f003 030f 	and.w	r3, r3, #15
 8000f86:	3b04      	subs	r3, #4
 8000f88:	0112      	lsls	r2, r2, #4
 8000f8a:	b2d2      	uxtb	r2, r2
 8000f8c:	440b      	add	r3, r1
 8000f8e:	761a      	strb	r2, [r3, #24]
}
 8000f90:	bf00      	nop
 8000f92:	370c      	adds	r7, #12
 8000f94:	46bd      	mov	sp, r7
 8000f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9a:	4770      	bx	lr
 8000f9c:	e000e100 	.word	0xe000e100
 8000fa0:	e000ed00 	.word	0xe000ed00

08000fa4 <NVIC_EncodePriority>:
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	b089      	sub	sp, #36	@ 0x24
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	60f8      	str	r0, [r7, #12]
 8000fac:	60b9      	str	r1, [r7, #8]
 8000fae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000fb0:	68fb      	ldr	r3, [r7, #12]
 8000fb2:	f003 0307 	and.w	r3, r3, #7
 8000fb6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fb8:	69fb      	ldr	r3, [r7, #28]
 8000fba:	f1c3 0307 	rsb	r3, r3, #7
 8000fbe:	2b04      	cmp	r3, #4
 8000fc0:	bf28      	it	cs
 8000fc2:	2304      	movcs	r3, #4
 8000fc4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fc6:	69fb      	ldr	r3, [r7, #28]
 8000fc8:	3304      	adds	r3, #4
 8000fca:	2b06      	cmp	r3, #6
 8000fcc:	d902      	bls.n	8000fd4 <NVIC_EncodePriority+0x30>
 8000fce:	69fb      	ldr	r3, [r7, #28]
 8000fd0:	3b03      	subs	r3, #3
 8000fd2:	e000      	b.n	8000fd6 <NVIC_EncodePriority+0x32>
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fd8:	f04f 32ff 	mov.w	r2, #4294967295
 8000fdc:	69bb      	ldr	r3, [r7, #24]
 8000fde:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe2:	43da      	mvns	r2, r3
 8000fe4:	68bb      	ldr	r3, [r7, #8]
 8000fe6:	401a      	ands	r2, r3
 8000fe8:	697b      	ldr	r3, [r7, #20]
 8000fea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000fec:	f04f 31ff 	mov.w	r1, #4294967295
 8000ff0:	697b      	ldr	r3, [r7, #20]
 8000ff2:	fa01 f303 	lsl.w	r3, r1, r3
 8000ff6:	43d9      	mvns	r1, r3
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ffc:	4313      	orrs	r3, r2
}
 8000ffe:	4618      	mov	r0, r3
 8001000:	3724      	adds	r7, #36	@ 0x24
 8001002:	46bd      	mov	sp, r7
 8001004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001008:	4770      	bx	lr
	...

0800100c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b082      	sub	sp, #8
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	3b01      	subs	r3, #1
 8001018:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800101c:	d301      	bcc.n	8001022 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800101e:	2301      	movs	r3, #1
 8001020:	e00f      	b.n	8001042 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001022:	4a0a      	ldr	r2, [pc, #40]	@ (800104c <SysTick_Config+0x40>)
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	3b01      	subs	r3, #1
 8001028:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800102a:	210f      	movs	r1, #15
 800102c:	f04f 30ff 	mov.w	r0, #4294967295
 8001030:	f7ff ff8e 	bl	8000f50 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001034:	4b05      	ldr	r3, [pc, #20]	@ (800104c <SysTick_Config+0x40>)
 8001036:	2200      	movs	r2, #0
 8001038:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800103a:	4b04      	ldr	r3, [pc, #16]	@ (800104c <SysTick_Config+0x40>)
 800103c:	2207      	movs	r2, #7
 800103e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001040:	2300      	movs	r3, #0
}
 8001042:	4618      	mov	r0, r3
 8001044:	3708      	adds	r7, #8
 8001046:	46bd      	mov	sp, r7
 8001048:	bd80      	pop	{r7, pc}
 800104a:	bf00      	nop
 800104c:	e000e010 	.word	0xe000e010

08001050 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b082      	sub	sp, #8
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001058:	6878      	ldr	r0, [r7, #4]
 800105a:	f7ff ff29 	bl	8000eb0 <__NVIC_SetPriorityGrouping>
}
 800105e:	bf00      	nop
 8001060:	3708      	adds	r7, #8
 8001062:	46bd      	mov	sp, r7
 8001064:	bd80      	pop	{r7, pc}

08001066 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001066:	b580      	push	{r7, lr}
 8001068:	b086      	sub	sp, #24
 800106a:	af00      	add	r7, sp, #0
 800106c:	4603      	mov	r3, r0
 800106e:	60b9      	str	r1, [r7, #8]
 8001070:	607a      	str	r2, [r7, #4]
 8001072:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001074:	f7ff ff40 	bl	8000ef8 <__NVIC_GetPriorityGrouping>
 8001078:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800107a:	687a      	ldr	r2, [r7, #4]
 800107c:	68b9      	ldr	r1, [r7, #8]
 800107e:	6978      	ldr	r0, [r7, #20]
 8001080:	f7ff ff90 	bl	8000fa4 <NVIC_EncodePriority>
 8001084:	4602      	mov	r2, r0
 8001086:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800108a:	4611      	mov	r1, r2
 800108c:	4618      	mov	r0, r3
 800108e:	f7ff ff5f 	bl	8000f50 <__NVIC_SetPriority>
}
 8001092:	bf00      	nop
 8001094:	3718      	adds	r7, #24
 8001096:	46bd      	mov	sp, r7
 8001098:	bd80      	pop	{r7, pc}

0800109a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800109a:	b580      	push	{r7, lr}
 800109c:	b082      	sub	sp, #8
 800109e:	af00      	add	r7, sp, #0
 80010a0:	4603      	mov	r3, r0
 80010a2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80010a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010a8:	4618      	mov	r0, r3
 80010aa:	f7ff ff33 	bl	8000f14 <__NVIC_EnableIRQ>
}
 80010ae:	bf00      	nop
 80010b0:	3708      	adds	r7, #8
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd80      	pop	{r7, pc}

080010b6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010b6:	b580      	push	{r7, lr}
 80010b8:	b082      	sub	sp, #8
 80010ba:	af00      	add	r7, sp, #0
 80010bc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80010be:	6878      	ldr	r0, [r7, #4]
 80010c0:	f7ff ffa4 	bl	800100c <SysTick_Config>
 80010c4:	4603      	mov	r3, r0
}
 80010c6:	4618      	mov	r0, r3
 80010c8:	3708      	adds	r7, #8
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd80      	pop	{r7, pc}
	...

080010d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80010d0:	b480      	push	{r7}
 80010d2:	b087      	sub	sp, #28
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
 80010d8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80010da:	2300      	movs	r3, #0
 80010dc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80010de:	e15a      	b.n	8001396 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80010e0:	683b      	ldr	r3, [r7, #0]
 80010e2:	681a      	ldr	r2, [r3, #0]
 80010e4:	2101      	movs	r1, #1
 80010e6:	697b      	ldr	r3, [r7, #20]
 80010e8:	fa01 f303 	lsl.w	r3, r1, r3
 80010ec:	4013      	ands	r3, r2
 80010ee:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80010f0:	68fb      	ldr	r3, [r7, #12]
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	f000 814c 	beq.w	8001390 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80010f8:	683b      	ldr	r3, [r7, #0]
 80010fa:	685b      	ldr	r3, [r3, #4]
 80010fc:	f003 0303 	and.w	r3, r3, #3
 8001100:	2b01      	cmp	r3, #1
 8001102:	d005      	beq.n	8001110 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001104:	683b      	ldr	r3, [r7, #0]
 8001106:	685b      	ldr	r3, [r3, #4]
 8001108:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800110c:	2b02      	cmp	r3, #2
 800110e:	d130      	bne.n	8001172 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	689b      	ldr	r3, [r3, #8]
 8001114:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001116:	697b      	ldr	r3, [r7, #20]
 8001118:	005b      	lsls	r3, r3, #1
 800111a:	2203      	movs	r2, #3
 800111c:	fa02 f303 	lsl.w	r3, r2, r3
 8001120:	43db      	mvns	r3, r3
 8001122:	693a      	ldr	r2, [r7, #16]
 8001124:	4013      	ands	r3, r2
 8001126:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001128:	683b      	ldr	r3, [r7, #0]
 800112a:	68da      	ldr	r2, [r3, #12]
 800112c:	697b      	ldr	r3, [r7, #20]
 800112e:	005b      	lsls	r3, r3, #1
 8001130:	fa02 f303 	lsl.w	r3, r2, r3
 8001134:	693a      	ldr	r2, [r7, #16]
 8001136:	4313      	orrs	r3, r2
 8001138:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	693a      	ldr	r2, [r7, #16]
 800113e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	685b      	ldr	r3, [r3, #4]
 8001144:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001146:	2201      	movs	r2, #1
 8001148:	697b      	ldr	r3, [r7, #20]
 800114a:	fa02 f303 	lsl.w	r3, r2, r3
 800114e:	43db      	mvns	r3, r3
 8001150:	693a      	ldr	r2, [r7, #16]
 8001152:	4013      	ands	r3, r2
 8001154:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001156:	683b      	ldr	r3, [r7, #0]
 8001158:	685b      	ldr	r3, [r3, #4]
 800115a:	091b      	lsrs	r3, r3, #4
 800115c:	f003 0201 	and.w	r2, r3, #1
 8001160:	697b      	ldr	r3, [r7, #20]
 8001162:	fa02 f303 	lsl.w	r3, r2, r3
 8001166:	693a      	ldr	r2, [r7, #16]
 8001168:	4313      	orrs	r3, r2
 800116a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	693a      	ldr	r2, [r7, #16]
 8001170:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001172:	683b      	ldr	r3, [r7, #0]
 8001174:	685b      	ldr	r3, [r3, #4]
 8001176:	f003 0303 	and.w	r3, r3, #3
 800117a:	2b03      	cmp	r3, #3
 800117c:	d017      	beq.n	80011ae <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	68db      	ldr	r3, [r3, #12]
 8001182:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001184:	697b      	ldr	r3, [r7, #20]
 8001186:	005b      	lsls	r3, r3, #1
 8001188:	2203      	movs	r2, #3
 800118a:	fa02 f303 	lsl.w	r3, r2, r3
 800118e:	43db      	mvns	r3, r3
 8001190:	693a      	ldr	r2, [r7, #16]
 8001192:	4013      	ands	r3, r2
 8001194:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001196:	683b      	ldr	r3, [r7, #0]
 8001198:	689a      	ldr	r2, [r3, #8]
 800119a:	697b      	ldr	r3, [r7, #20]
 800119c:	005b      	lsls	r3, r3, #1
 800119e:	fa02 f303 	lsl.w	r3, r2, r3
 80011a2:	693a      	ldr	r2, [r7, #16]
 80011a4:	4313      	orrs	r3, r2
 80011a6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	693a      	ldr	r2, [r7, #16]
 80011ac:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80011ae:	683b      	ldr	r3, [r7, #0]
 80011b0:	685b      	ldr	r3, [r3, #4]
 80011b2:	f003 0303 	and.w	r3, r3, #3
 80011b6:	2b02      	cmp	r3, #2
 80011b8:	d123      	bne.n	8001202 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80011ba:	697b      	ldr	r3, [r7, #20]
 80011bc:	08da      	lsrs	r2, r3, #3
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	3208      	adds	r2, #8
 80011c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80011c6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80011c8:	697b      	ldr	r3, [r7, #20]
 80011ca:	f003 0307 	and.w	r3, r3, #7
 80011ce:	009b      	lsls	r3, r3, #2
 80011d0:	220f      	movs	r2, #15
 80011d2:	fa02 f303 	lsl.w	r3, r2, r3
 80011d6:	43db      	mvns	r3, r3
 80011d8:	693a      	ldr	r2, [r7, #16]
 80011da:	4013      	ands	r3, r2
 80011dc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80011de:	683b      	ldr	r3, [r7, #0]
 80011e0:	691a      	ldr	r2, [r3, #16]
 80011e2:	697b      	ldr	r3, [r7, #20]
 80011e4:	f003 0307 	and.w	r3, r3, #7
 80011e8:	009b      	lsls	r3, r3, #2
 80011ea:	fa02 f303 	lsl.w	r3, r2, r3
 80011ee:	693a      	ldr	r2, [r7, #16]
 80011f0:	4313      	orrs	r3, r2
 80011f2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80011f4:	697b      	ldr	r3, [r7, #20]
 80011f6:	08da      	lsrs	r2, r3, #3
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	3208      	adds	r2, #8
 80011fc:	6939      	ldr	r1, [r7, #16]
 80011fe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001208:	697b      	ldr	r3, [r7, #20]
 800120a:	005b      	lsls	r3, r3, #1
 800120c:	2203      	movs	r2, #3
 800120e:	fa02 f303 	lsl.w	r3, r2, r3
 8001212:	43db      	mvns	r3, r3
 8001214:	693a      	ldr	r2, [r7, #16]
 8001216:	4013      	ands	r3, r2
 8001218:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800121a:	683b      	ldr	r3, [r7, #0]
 800121c:	685b      	ldr	r3, [r3, #4]
 800121e:	f003 0203 	and.w	r2, r3, #3
 8001222:	697b      	ldr	r3, [r7, #20]
 8001224:	005b      	lsls	r3, r3, #1
 8001226:	fa02 f303 	lsl.w	r3, r2, r3
 800122a:	693a      	ldr	r2, [r7, #16]
 800122c:	4313      	orrs	r3, r2
 800122e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	693a      	ldr	r2, [r7, #16]
 8001234:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001236:	683b      	ldr	r3, [r7, #0]
 8001238:	685b      	ldr	r3, [r3, #4]
 800123a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800123e:	2b00      	cmp	r3, #0
 8001240:	f000 80a6 	beq.w	8001390 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001244:	4b5b      	ldr	r3, [pc, #364]	@ (80013b4 <HAL_GPIO_Init+0x2e4>)
 8001246:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001248:	4a5a      	ldr	r2, [pc, #360]	@ (80013b4 <HAL_GPIO_Init+0x2e4>)
 800124a:	f043 0301 	orr.w	r3, r3, #1
 800124e:	6613      	str	r3, [r2, #96]	@ 0x60
 8001250:	4b58      	ldr	r3, [pc, #352]	@ (80013b4 <HAL_GPIO_Init+0x2e4>)
 8001252:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001254:	f003 0301 	and.w	r3, r3, #1
 8001258:	60bb      	str	r3, [r7, #8]
 800125a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800125c:	4a56      	ldr	r2, [pc, #344]	@ (80013b8 <HAL_GPIO_Init+0x2e8>)
 800125e:	697b      	ldr	r3, [r7, #20]
 8001260:	089b      	lsrs	r3, r3, #2
 8001262:	3302      	adds	r3, #2
 8001264:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001268:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800126a:	697b      	ldr	r3, [r7, #20]
 800126c:	f003 0303 	and.w	r3, r3, #3
 8001270:	009b      	lsls	r3, r3, #2
 8001272:	220f      	movs	r2, #15
 8001274:	fa02 f303 	lsl.w	r3, r2, r3
 8001278:	43db      	mvns	r3, r3
 800127a:	693a      	ldr	r2, [r7, #16]
 800127c:	4013      	ands	r3, r2
 800127e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001286:	d01f      	beq.n	80012c8 <HAL_GPIO_Init+0x1f8>
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	4a4c      	ldr	r2, [pc, #304]	@ (80013bc <HAL_GPIO_Init+0x2ec>)
 800128c:	4293      	cmp	r3, r2
 800128e:	d019      	beq.n	80012c4 <HAL_GPIO_Init+0x1f4>
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	4a4b      	ldr	r2, [pc, #300]	@ (80013c0 <HAL_GPIO_Init+0x2f0>)
 8001294:	4293      	cmp	r3, r2
 8001296:	d013      	beq.n	80012c0 <HAL_GPIO_Init+0x1f0>
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	4a4a      	ldr	r2, [pc, #296]	@ (80013c4 <HAL_GPIO_Init+0x2f4>)
 800129c:	4293      	cmp	r3, r2
 800129e:	d00d      	beq.n	80012bc <HAL_GPIO_Init+0x1ec>
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	4a49      	ldr	r2, [pc, #292]	@ (80013c8 <HAL_GPIO_Init+0x2f8>)
 80012a4:	4293      	cmp	r3, r2
 80012a6:	d007      	beq.n	80012b8 <HAL_GPIO_Init+0x1e8>
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	4a48      	ldr	r2, [pc, #288]	@ (80013cc <HAL_GPIO_Init+0x2fc>)
 80012ac:	4293      	cmp	r3, r2
 80012ae:	d101      	bne.n	80012b4 <HAL_GPIO_Init+0x1e4>
 80012b0:	2305      	movs	r3, #5
 80012b2:	e00a      	b.n	80012ca <HAL_GPIO_Init+0x1fa>
 80012b4:	2306      	movs	r3, #6
 80012b6:	e008      	b.n	80012ca <HAL_GPIO_Init+0x1fa>
 80012b8:	2304      	movs	r3, #4
 80012ba:	e006      	b.n	80012ca <HAL_GPIO_Init+0x1fa>
 80012bc:	2303      	movs	r3, #3
 80012be:	e004      	b.n	80012ca <HAL_GPIO_Init+0x1fa>
 80012c0:	2302      	movs	r3, #2
 80012c2:	e002      	b.n	80012ca <HAL_GPIO_Init+0x1fa>
 80012c4:	2301      	movs	r3, #1
 80012c6:	e000      	b.n	80012ca <HAL_GPIO_Init+0x1fa>
 80012c8:	2300      	movs	r3, #0
 80012ca:	697a      	ldr	r2, [r7, #20]
 80012cc:	f002 0203 	and.w	r2, r2, #3
 80012d0:	0092      	lsls	r2, r2, #2
 80012d2:	4093      	lsls	r3, r2
 80012d4:	693a      	ldr	r2, [r7, #16]
 80012d6:	4313      	orrs	r3, r2
 80012d8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80012da:	4937      	ldr	r1, [pc, #220]	@ (80013b8 <HAL_GPIO_Init+0x2e8>)
 80012dc:	697b      	ldr	r3, [r7, #20]
 80012de:	089b      	lsrs	r3, r3, #2
 80012e0:	3302      	adds	r3, #2
 80012e2:	693a      	ldr	r2, [r7, #16]
 80012e4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80012e8:	4b39      	ldr	r3, [pc, #228]	@ (80013d0 <HAL_GPIO_Init+0x300>)
 80012ea:	689b      	ldr	r3, [r3, #8]
 80012ec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	43db      	mvns	r3, r3
 80012f2:	693a      	ldr	r2, [r7, #16]
 80012f4:	4013      	ands	r3, r2
 80012f6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80012f8:	683b      	ldr	r3, [r7, #0]
 80012fa:	685b      	ldr	r3, [r3, #4]
 80012fc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001300:	2b00      	cmp	r3, #0
 8001302:	d003      	beq.n	800130c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001304:	693a      	ldr	r2, [r7, #16]
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	4313      	orrs	r3, r2
 800130a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800130c:	4a30      	ldr	r2, [pc, #192]	@ (80013d0 <HAL_GPIO_Init+0x300>)
 800130e:	693b      	ldr	r3, [r7, #16]
 8001310:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001312:	4b2f      	ldr	r3, [pc, #188]	@ (80013d0 <HAL_GPIO_Init+0x300>)
 8001314:	68db      	ldr	r3, [r3, #12]
 8001316:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	43db      	mvns	r3, r3
 800131c:	693a      	ldr	r2, [r7, #16]
 800131e:	4013      	ands	r3, r2
 8001320:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001322:	683b      	ldr	r3, [r7, #0]
 8001324:	685b      	ldr	r3, [r3, #4]
 8001326:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800132a:	2b00      	cmp	r3, #0
 800132c:	d003      	beq.n	8001336 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800132e:	693a      	ldr	r2, [r7, #16]
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	4313      	orrs	r3, r2
 8001334:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001336:	4a26      	ldr	r2, [pc, #152]	@ (80013d0 <HAL_GPIO_Init+0x300>)
 8001338:	693b      	ldr	r3, [r7, #16]
 800133a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800133c:	4b24      	ldr	r3, [pc, #144]	@ (80013d0 <HAL_GPIO_Init+0x300>)
 800133e:	685b      	ldr	r3, [r3, #4]
 8001340:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	43db      	mvns	r3, r3
 8001346:	693a      	ldr	r2, [r7, #16]
 8001348:	4013      	ands	r3, r2
 800134a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800134c:	683b      	ldr	r3, [r7, #0]
 800134e:	685b      	ldr	r3, [r3, #4]
 8001350:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001354:	2b00      	cmp	r3, #0
 8001356:	d003      	beq.n	8001360 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001358:	693a      	ldr	r2, [r7, #16]
 800135a:	68fb      	ldr	r3, [r7, #12]
 800135c:	4313      	orrs	r3, r2
 800135e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001360:	4a1b      	ldr	r2, [pc, #108]	@ (80013d0 <HAL_GPIO_Init+0x300>)
 8001362:	693b      	ldr	r3, [r7, #16]
 8001364:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001366:	4b1a      	ldr	r3, [pc, #104]	@ (80013d0 <HAL_GPIO_Init+0x300>)
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	43db      	mvns	r3, r3
 8001370:	693a      	ldr	r2, [r7, #16]
 8001372:	4013      	ands	r3, r2
 8001374:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001376:	683b      	ldr	r3, [r7, #0]
 8001378:	685b      	ldr	r3, [r3, #4]
 800137a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800137e:	2b00      	cmp	r3, #0
 8001380:	d003      	beq.n	800138a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8001382:	693a      	ldr	r2, [r7, #16]
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	4313      	orrs	r3, r2
 8001388:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800138a:	4a11      	ldr	r2, [pc, #68]	@ (80013d0 <HAL_GPIO_Init+0x300>)
 800138c:	693b      	ldr	r3, [r7, #16]
 800138e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001390:	697b      	ldr	r3, [r7, #20]
 8001392:	3301      	adds	r3, #1
 8001394:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001396:	683b      	ldr	r3, [r7, #0]
 8001398:	681a      	ldr	r2, [r3, #0]
 800139a:	697b      	ldr	r3, [r7, #20]
 800139c:	fa22 f303 	lsr.w	r3, r2, r3
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	f47f ae9d 	bne.w	80010e0 <HAL_GPIO_Init+0x10>
  }
}
 80013a6:	bf00      	nop
 80013a8:	bf00      	nop
 80013aa:	371c      	adds	r7, #28
 80013ac:	46bd      	mov	sp, r7
 80013ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b2:	4770      	bx	lr
 80013b4:	40021000 	.word	0x40021000
 80013b8:	40010000 	.word	0x40010000
 80013bc:	48000400 	.word	0x48000400
 80013c0:	48000800 	.word	0x48000800
 80013c4:	48000c00 	.word	0x48000c00
 80013c8:	48001000 	.word	0x48001000
 80013cc:	48001400 	.word	0x48001400
 80013d0:	40010400 	.word	0x40010400

080013d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80013d4:	b480      	push	{r7}
 80013d6:	b083      	sub	sp, #12
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
 80013dc:	460b      	mov	r3, r1
 80013de:	807b      	strh	r3, [r7, #2]
 80013e0:	4613      	mov	r3, r2
 80013e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80013e4:	787b      	ldrb	r3, [r7, #1]
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d003      	beq.n	80013f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80013ea:	887a      	ldrh	r2, [r7, #2]
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80013f0:	e002      	b.n	80013f8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80013f2:	887a      	ldrh	r2, [r7, #2]
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80013f8:	bf00      	nop
 80013fa:	370c      	adds	r7, #12
 80013fc:	46bd      	mov	sp, r7
 80013fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001402:	4770      	bx	lr

08001404 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b082      	sub	sp, #8
 8001408:	af00      	add	r7, sp, #0
 800140a:	4603      	mov	r3, r0
 800140c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800140e:	4b08      	ldr	r3, [pc, #32]	@ (8001430 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001410:	695a      	ldr	r2, [r3, #20]
 8001412:	88fb      	ldrh	r3, [r7, #6]
 8001414:	4013      	ands	r3, r2
 8001416:	2b00      	cmp	r3, #0
 8001418:	d006      	beq.n	8001428 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800141a:	4a05      	ldr	r2, [pc, #20]	@ (8001430 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800141c:	88fb      	ldrh	r3, [r7, #6]
 800141e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001420:	88fb      	ldrh	r3, [r7, #6]
 8001422:	4618      	mov	r0, r3
 8001424:	f7ff f976 	bl	8000714 <HAL_GPIO_EXTI_Callback>
  }
}
 8001428:	bf00      	nop
 800142a:	3708      	adds	r7, #8
 800142c:	46bd      	mov	sp, r7
 800142e:	bd80      	pop	{r7, pc}
 8001430:	40010400 	.word	0x40010400

08001434 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001434:	b480      	push	{r7}
 8001436:	b085      	sub	sp, #20
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	2b00      	cmp	r3, #0
 8001440:	d141      	bne.n	80014c6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001442:	4b4b      	ldr	r3, [pc, #300]	@ (8001570 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800144a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800144e:	d131      	bne.n	80014b4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001450:	4b47      	ldr	r3, [pc, #284]	@ (8001570 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001452:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001456:	4a46      	ldr	r2, [pc, #280]	@ (8001570 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001458:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800145c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001460:	4b43      	ldr	r3, [pc, #268]	@ (8001570 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001468:	4a41      	ldr	r2, [pc, #260]	@ (8001570 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800146a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800146e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001470:	4b40      	ldr	r3, [pc, #256]	@ (8001574 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	2232      	movs	r2, #50	@ 0x32
 8001476:	fb02 f303 	mul.w	r3, r2, r3
 800147a:	4a3f      	ldr	r2, [pc, #252]	@ (8001578 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800147c:	fba2 2303 	umull	r2, r3, r2, r3
 8001480:	0c9b      	lsrs	r3, r3, #18
 8001482:	3301      	adds	r3, #1
 8001484:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001486:	e002      	b.n	800148e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	3b01      	subs	r3, #1
 800148c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800148e:	4b38      	ldr	r3, [pc, #224]	@ (8001570 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001490:	695b      	ldr	r3, [r3, #20]
 8001492:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001496:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800149a:	d102      	bne.n	80014a2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d1f2      	bne.n	8001488 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80014a2:	4b33      	ldr	r3, [pc, #204]	@ (8001570 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80014a4:	695b      	ldr	r3, [r3, #20]
 80014a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80014aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80014ae:	d158      	bne.n	8001562 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80014b0:	2303      	movs	r3, #3
 80014b2:	e057      	b.n	8001564 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80014b4:	4b2e      	ldr	r3, [pc, #184]	@ (8001570 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80014b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80014ba:	4a2d      	ldr	r2, [pc, #180]	@ (8001570 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80014bc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80014c0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80014c4:	e04d      	b.n	8001562 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80014cc:	d141      	bne.n	8001552 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80014ce:	4b28      	ldr	r3, [pc, #160]	@ (8001570 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80014d6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80014da:	d131      	bne.n	8001540 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80014dc:	4b24      	ldr	r3, [pc, #144]	@ (8001570 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80014de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80014e2:	4a23      	ldr	r2, [pc, #140]	@ (8001570 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80014e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80014e8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80014ec:	4b20      	ldr	r3, [pc, #128]	@ (8001570 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80014f4:	4a1e      	ldr	r2, [pc, #120]	@ (8001570 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80014f6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80014fa:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80014fc:	4b1d      	ldr	r3, [pc, #116]	@ (8001574 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	2232      	movs	r2, #50	@ 0x32
 8001502:	fb02 f303 	mul.w	r3, r2, r3
 8001506:	4a1c      	ldr	r2, [pc, #112]	@ (8001578 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001508:	fba2 2303 	umull	r2, r3, r2, r3
 800150c:	0c9b      	lsrs	r3, r3, #18
 800150e:	3301      	adds	r3, #1
 8001510:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001512:	e002      	b.n	800151a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	3b01      	subs	r3, #1
 8001518:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800151a:	4b15      	ldr	r3, [pc, #84]	@ (8001570 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800151c:	695b      	ldr	r3, [r3, #20]
 800151e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001522:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001526:	d102      	bne.n	800152e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	2b00      	cmp	r3, #0
 800152c:	d1f2      	bne.n	8001514 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800152e:	4b10      	ldr	r3, [pc, #64]	@ (8001570 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001530:	695b      	ldr	r3, [r3, #20]
 8001532:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001536:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800153a:	d112      	bne.n	8001562 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800153c:	2303      	movs	r3, #3
 800153e:	e011      	b.n	8001564 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001540:	4b0b      	ldr	r3, [pc, #44]	@ (8001570 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001542:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001546:	4a0a      	ldr	r2, [pc, #40]	@ (8001570 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001548:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800154c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001550:	e007      	b.n	8001562 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001552:	4b07      	ldr	r3, [pc, #28]	@ (8001570 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800155a:	4a05      	ldr	r2, [pc, #20]	@ (8001570 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800155c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001560:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8001562:	2300      	movs	r3, #0
}
 8001564:	4618      	mov	r0, r3
 8001566:	3714      	adds	r7, #20
 8001568:	46bd      	mov	sp, r7
 800156a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156e:	4770      	bx	lr
 8001570:	40007000 	.word	0x40007000
 8001574:	20000000 	.word	0x20000000
 8001578:	431bde83 	.word	0x431bde83

0800157c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800157c:	b480      	push	{r7}
 800157e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8001580:	4b05      	ldr	r3, [pc, #20]	@ (8001598 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001582:	689b      	ldr	r3, [r3, #8]
 8001584:	4a04      	ldr	r2, [pc, #16]	@ (8001598 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001586:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800158a:	6093      	str	r3, [r2, #8]
}
 800158c:	bf00      	nop
 800158e:	46bd      	mov	sp, r7
 8001590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001594:	4770      	bx	lr
 8001596:	bf00      	nop
 8001598:	40007000 	.word	0x40007000

0800159c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b088      	sub	sp, #32
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d101      	bne.n	80015ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80015aa:	2301      	movs	r3, #1
 80015ac:	e2fe      	b.n	8001bac <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	f003 0301 	and.w	r3, r3, #1
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d075      	beq.n	80016a6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80015ba:	4b97      	ldr	r3, [pc, #604]	@ (8001818 <HAL_RCC_OscConfig+0x27c>)
 80015bc:	689b      	ldr	r3, [r3, #8]
 80015be:	f003 030c 	and.w	r3, r3, #12
 80015c2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80015c4:	4b94      	ldr	r3, [pc, #592]	@ (8001818 <HAL_RCC_OscConfig+0x27c>)
 80015c6:	68db      	ldr	r3, [r3, #12]
 80015c8:	f003 0303 	and.w	r3, r3, #3
 80015cc:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80015ce:	69bb      	ldr	r3, [r7, #24]
 80015d0:	2b0c      	cmp	r3, #12
 80015d2:	d102      	bne.n	80015da <HAL_RCC_OscConfig+0x3e>
 80015d4:	697b      	ldr	r3, [r7, #20]
 80015d6:	2b03      	cmp	r3, #3
 80015d8:	d002      	beq.n	80015e0 <HAL_RCC_OscConfig+0x44>
 80015da:	69bb      	ldr	r3, [r7, #24]
 80015dc:	2b08      	cmp	r3, #8
 80015de:	d10b      	bne.n	80015f8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015e0:	4b8d      	ldr	r3, [pc, #564]	@ (8001818 <HAL_RCC_OscConfig+0x27c>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d05b      	beq.n	80016a4 <HAL_RCC_OscConfig+0x108>
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	685b      	ldr	r3, [r3, #4]
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d157      	bne.n	80016a4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80015f4:	2301      	movs	r3, #1
 80015f6:	e2d9      	b.n	8001bac <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	685b      	ldr	r3, [r3, #4]
 80015fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001600:	d106      	bne.n	8001610 <HAL_RCC_OscConfig+0x74>
 8001602:	4b85      	ldr	r3, [pc, #532]	@ (8001818 <HAL_RCC_OscConfig+0x27c>)
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	4a84      	ldr	r2, [pc, #528]	@ (8001818 <HAL_RCC_OscConfig+0x27c>)
 8001608:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800160c:	6013      	str	r3, [r2, #0]
 800160e:	e01d      	b.n	800164c <HAL_RCC_OscConfig+0xb0>
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	685b      	ldr	r3, [r3, #4]
 8001614:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001618:	d10c      	bne.n	8001634 <HAL_RCC_OscConfig+0x98>
 800161a:	4b7f      	ldr	r3, [pc, #508]	@ (8001818 <HAL_RCC_OscConfig+0x27c>)
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	4a7e      	ldr	r2, [pc, #504]	@ (8001818 <HAL_RCC_OscConfig+0x27c>)
 8001620:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001624:	6013      	str	r3, [r2, #0]
 8001626:	4b7c      	ldr	r3, [pc, #496]	@ (8001818 <HAL_RCC_OscConfig+0x27c>)
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	4a7b      	ldr	r2, [pc, #492]	@ (8001818 <HAL_RCC_OscConfig+0x27c>)
 800162c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001630:	6013      	str	r3, [r2, #0]
 8001632:	e00b      	b.n	800164c <HAL_RCC_OscConfig+0xb0>
 8001634:	4b78      	ldr	r3, [pc, #480]	@ (8001818 <HAL_RCC_OscConfig+0x27c>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	4a77      	ldr	r2, [pc, #476]	@ (8001818 <HAL_RCC_OscConfig+0x27c>)
 800163a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800163e:	6013      	str	r3, [r2, #0]
 8001640:	4b75      	ldr	r3, [pc, #468]	@ (8001818 <HAL_RCC_OscConfig+0x27c>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	4a74      	ldr	r2, [pc, #464]	@ (8001818 <HAL_RCC_OscConfig+0x27c>)
 8001646:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800164a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	685b      	ldr	r3, [r3, #4]
 8001650:	2b00      	cmp	r3, #0
 8001652:	d013      	beq.n	800167c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001654:	f7ff fc20 	bl	8000e98 <HAL_GetTick>
 8001658:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800165a:	e008      	b.n	800166e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800165c:	f7ff fc1c 	bl	8000e98 <HAL_GetTick>
 8001660:	4602      	mov	r2, r0
 8001662:	693b      	ldr	r3, [r7, #16]
 8001664:	1ad3      	subs	r3, r2, r3
 8001666:	2b64      	cmp	r3, #100	@ 0x64
 8001668:	d901      	bls.n	800166e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800166a:	2303      	movs	r3, #3
 800166c:	e29e      	b.n	8001bac <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800166e:	4b6a      	ldr	r3, [pc, #424]	@ (8001818 <HAL_RCC_OscConfig+0x27c>)
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001676:	2b00      	cmp	r3, #0
 8001678:	d0f0      	beq.n	800165c <HAL_RCC_OscConfig+0xc0>
 800167a:	e014      	b.n	80016a6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800167c:	f7ff fc0c 	bl	8000e98 <HAL_GetTick>
 8001680:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001682:	e008      	b.n	8001696 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001684:	f7ff fc08 	bl	8000e98 <HAL_GetTick>
 8001688:	4602      	mov	r2, r0
 800168a:	693b      	ldr	r3, [r7, #16]
 800168c:	1ad3      	subs	r3, r2, r3
 800168e:	2b64      	cmp	r3, #100	@ 0x64
 8001690:	d901      	bls.n	8001696 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001692:	2303      	movs	r3, #3
 8001694:	e28a      	b.n	8001bac <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001696:	4b60      	ldr	r3, [pc, #384]	@ (8001818 <HAL_RCC_OscConfig+0x27c>)
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d1f0      	bne.n	8001684 <HAL_RCC_OscConfig+0xe8>
 80016a2:	e000      	b.n	80016a6 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	f003 0302 	and.w	r3, r3, #2
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d075      	beq.n	800179e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80016b2:	4b59      	ldr	r3, [pc, #356]	@ (8001818 <HAL_RCC_OscConfig+0x27c>)
 80016b4:	689b      	ldr	r3, [r3, #8]
 80016b6:	f003 030c 	and.w	r3, r3, #12
 80016ba:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80016bc:	4b56      	ldr	r3, [pc, #344]	@ (8001818 <HAL_RCC_OscConfig+0x27c>)
 80016be:	68db      	ldr	r3, [r3, #12]
 80016c0:	f003 0303 	and.w	r3, r3, #3
 80016c4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80016c6:	69bb      	ldr	r3, [r7, #24]
 80016c8:	2b0c      	cmp	r3, #12
 80016ca:	d102      	bne.n	80016d2 <HAL_RCC_OscConfig+0x136>
 80016cc:	697b      	ldr	r3, [r7, #20]
 80016ce:	2b02      	cmp	r3, #2
 80016d0:	d002      	beq.n	80016d8 <HAL_RCC_OscConfig+0x13c>
 80016d2:	69bb      	ldr	r3, [r7, #24]
 80016d4:	2b04      	cmp	r3, #4
 80016d6:	d11f      	bne.n	8001718 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80016d8:	4b4f      	ldr	r3, [pc, #316]	@ (8001818 <HAL_RCC_OscConfig+0x27c>)
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d005      	beq.n	80016f0 <HAL_RCC_OscConfig+0x154>
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	68db      	ldr	r3, [r3, #12]
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d101      	bne.n	80016f0 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80016ec:	2301      	movs	r3, #1
 80016ee:	e25d      	b.n	8001bac <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016f0:	4b49      	ldr	r3, [pc, #292]	@ (8001818 <HAL_RCC_OscConfig+0x27c>)
 80016f2:	685b      	ldr	r3, [r3, #4]
 80016f4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	691b      	ldr	r3, [r3, #16]
 80016fc:	061b      	lsls	r3, r3, #24
 80016fe:	4946      	ldr	r1, [pc, #280]	@ (8001818 <HAL_RCC_OscConfig+0x27c>)
 8001700:	4313      	orrs	r3, r2
 8001702:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001704:	4b45      	ldr	r3, [pc, #276]	@ (800181c <HAL_RCC_OscConfig+0x280>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	4618      	mov	r0, r3
 800170a:	f7ff fb79 	bl	8000e00 <HAL_InitTick>
 800170e:	4603      	mov	r3, r0
 8001710:	2b00      	cmp	r3, #0
 8001712:	d043      	beq.n	800179c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8001714:	2301      	movs	r3, #1
 8001716:	e249      	b.n	8001bac <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	68db      	ldr	r3, [r3, #12]
 800171c:	2b00      	cmp	r3, #0
 800171e:	d023      	beq.n	8001768 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001720:	4b3d      	ldr	r3, [pc, #244]	@ (8001818 <HAL_RCC_OscConfig+0x27c>)
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	4a3c      	ldr	r2, [pc, #240]	@ (8001818 <HAL_RCC_OscConfig+0x27c>)
 8001726:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800172a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800172c:	f7ff fbb4 	bl	8000e98 <HAL_GetTick>
 8001730:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001732:	e008      	b.n	8001746 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001734:	f7ff fbb0 	bl	8000e98 <HAL_GetTick>
 8001738:	4602      	mov	r2, r0
 800173a:	693b      	ldr	r3, [r7, #16]
 800173c:	1ad3      	subs	r3, r2, r3
 800173e:	2b02      	cmp	r3, #2
 8001740:	d901      	bls.n	8001746 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8001742:	2303      	movs	r3, #3
 8001744:	e232      	b.n	8001bac <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001746:	4b34      	ldr	r3, [pc, #208]	@ (8001818 <HAL_RCC_OscConfig+0x27c>)
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800174e:	2b00      	cmp	r3, #0
 8001750:	d0f0      	beq.n	8001734 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001752:	4b31      	ldr	r3, [pc, #196]	@ (8001818 <HAL_RCC_OscConfig+0x27c>)
 8001754:	685b      	ldr	r3, [r3, #4]
 8001756:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	691b      	ldr	r3, [r3, #16]
 800175e:	061b      	lsls	r3, r3, #24
 8001760:	492d      	ldr	r1, [pc, #180]	@ (8001818 <HAL_RCC_OscConfig+0x27c>)
 8001762:	4313      	orrs	r3, r2
 8001764:	604b      	str	r3, [r1, #4]
 8001766:	e01a      	b.n	800179e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001768:	4b2b      	ldr	r3, [pc, #172]	@ (8001818 <HAL_RCC_OscConfig+0x27c>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	4a2a      	ldr	r2, [pc, #168]	@ (8001818 <HAL_RCC_OscConfig+0x27c>)
 800176e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001772:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001774:	f7ff fb90 	bl	8000e98 <HAL_GetTick>
 8001778:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800177a:	e008      	b.n	800178e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800177c:	f7ff fb8c 	bl	8000e98 <HAL_GetTick>
 8001780:	4602      	mov	r2, r0
 8001782:	693b      	ldr	r3, [r7, #16]
 8001784:	1ad3      	subs	r3, r2, r3
 8001786:	2b02      	cmp	r3, #2
 8001788:	d901      	bls.n	800178e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800178a:	2303      	movs	r3, #3
 800178c:	e20e      	b.n	8001bac <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800178e:	4b22      	ldr	r3, [pc, #136]	@ (8001818 <HAL_RCC_OscConfig+0x27c>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001796:	2b00      	cmp	r3, #0
 8001798:	d1f0      	bne.n	800177c <HAL_RCC_OscConfig+0x1e0>
 800179a:	e000      	b.n	800179e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800179c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	f003 0308 	and.w	r3, r3, #8
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d041      	beq.n	800182e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	695b      	ldr	r3, [r3, #20]
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d01c      	beq.n	80017ec <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80017b2:	4b19      	ldr	r3, [pc, #100]	@ (8001818 <HAL_RCC_OscConfig+0x27c>)
 80017b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80017b8:	4a17      	ldr	r2, [pc, #92]	@ (8001818 <HAL_RCC_OscConfig+0x27c>)
 80017ba:	f043 0301 	orr.w	r3, r3, #1
 80017be:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017c2:	f7ff fb69 	bl	8000e98 <HAL_GetTick>
 80017c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80017c8:	e008      	b.n	80017dc <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80017ca:	f7ff fb65 	bl	8000e98 <HAL_GetTick>
 80017ce:	4602      	mov	r2, r0
 80017d0:	693b      	ldr	r3, [r7, #16]
 80017d2:	1ad3      	subs	r3, r2, r3
 80017d4:	2b02      	cmp	r3, #2
 80017d6:	d901      	bls.n	80017dc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80017d8:	2303      	movs	r3, #3
 80017da:	e1e7      	b.n	8001bac <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80017dc:	4b0e      	ldr	r3, [pc, #56]	@ (8001818 <HAL_RCC_OscConfig+0x27c>)
 80017de:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80017e2:	f003 0302 	and.w	r3, r3, #2
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d0ef      	beq.n	80017ca <HAL_RCC_OscConfig+0x22e>
 80017ea:	e020      	b.n	800182e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80017ec:	4b0a      	ldr	r3, [pc, #40]	@ (8001818 <HAL_RCC_OscConfig+0x27c>)
 80017ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80017f2:	4a09      	ldr	r2, [pc, #36]	@ (8001818 <HAL_RCC_OscConfig+0x27c>)
 80017f4:	f023 0301 	bic.w	r3, r3, #1
 80017f8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017fc:	f7ff fb4c 	bl	8000e98 <HAL_GetTick>
 8001800:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001802:	e00d      	b.n	8001820 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001804:	f7ff fb48 	bl	8000e98 <HAL_GetTick>
 8001808:	4602      	mov	r2, r0
 800180a:	693b      	ldr	r3, [r7, #16]
 800180c:	1ad3      	subs	r3, r2, r3
 800180e:	2b02      	cmp	r3, #2
 8001810:	d906      	bls.n	8001820 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001812:	2303      	movs	r3, #3
 8001814:	e1ca      	b.n	8001bac <HAL_RCC_OscConfig+0x610>
 8001816:	bf00      	nop
 8001818:	40021000 	.word	0x40021000
 800181c:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001820:	4b8c      	ldr	r3, [pc, #560]	@ (8001a54 <HAL_RCC_OscConfig+0x4b8>)
 8001822:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001826:	f003 0302 	and.w	r3, r3, #2
 800182a:	2b00      	cmp	r3, #0
 800182c:	d1ea      	bne.n	8001804 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	f003 0304 	and.w	r3, r3, #4
 8001836:	2b00      	cmp	r3, #0
 8001838:	f000 80a6 	beq.w	8001988 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800183c:	2300      	movs	r3, #0
 800183e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001840:	4b84      	ldr	r3, [pc, #528]	@ (8001a54 <HAL_RCC_OscConfig+0x4b8>)
 8001842:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001844:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001848:	2b00      	cmp	r3, #0
 800184a:	d101      	bne.n	8001850 <HAL_RCC_OscConfig+0x2b4>
 800184c:	2301      	movs	r3, #1
 800184e:	e000      	b.n	8001852 <HAL_RCC_OscConfig+0x2b6>
 8001850:	2300      	movs	r3, #0
 8001852:	2b00      	cmp	r3, #0
 8001854:	d00d      	beq.n	8001872 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001856:	4b7f      	ldr	r3, [pc, #508]	@ (8001a54 <HAL_RCC_OscConfig+0x4b8>)
 8001858:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800185a:	4a7e      	ldr	r2, [pc, #504]	@ (8001a54 <HAL_RCC_OscConfig+0x4b8>)
 800185c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001860:	6593      	str	r3, [r2, #88]	@ 0x58
 8001862:	4b7c      	ldr	r3, [pc, #496]	@ (8001a54 <HAL_RCC_OscConfig+0x4b8>)
 8001864:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001866:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800186a:	60fb      	str	r3, [r7, #12]
 800186c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800186e:	2301      	movs	r3, #1
 8001870:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001872:	4b79      	ldr	r3, [pc, #484]	@ (8001a58 <HAL_RCC_OscConfig+0x4bc>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800187a:	2b00      	cmp	r3, #0
 800187c:	d118      	bne.n	80018b0 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800187e:	4b76      	ldr	r3, [pc, #472]	@ (8001a58 <HAL_RCC_OscConfig+0x4bc>)
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	4a75      	ldr	r2, [pc, #468]	@ (8001a58 <HAL_RCC_OscConfig+0x4bc>)
 8001884:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001888:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800188a:	f7ff fb05 	bl	8000e98 <HAL_GetTick>
 800188e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001890:	e008      	b.n	80018a4 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001892:	f7ff fb01 	bl	8000e98 <HAL_GetTick>
 8001896:	4602      	mov	r2, r0
 8001898:	693b      	ldr	r3, [r7, #16]
 800189a:	1ad3      	subs	r3, r2, r3
 800189c:	2b02      	cmp	r3, #2
 800189e:	d901      	bls.n	80018a4 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80018a0:	2303      	movs	r3, #3
 80018a2:	e183      	b.n	8001bac <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80018a4:	4b6c      	ldr	r3, [pc, #432]	@ (8001a58 <HAL_RCC_OscConfig+0x4bc>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d0f0      	beq.n	8001892 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	689b      	ldr	r3, [r3, #8]
 80018b4:	2b01      	cmp	r3, #1
 80018b6:	d108      	bne.n	80018ca <HAL_RCC_OscConfig+0x32e>
 80018b8:	4b66      	ldr	r3, [pc, #408]	@ (8001a54 <HAL_RCC_OscConfig+0x4b8>)
 80018ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80018be:	4a65      	ldr	r2, [pc, #404]	@ (8001a54 <HAL_RCC_OscConfig+0x4b8>)
 80018c0:	f043 0301 	orr.w	r3, r3, #1
 80018c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80018c8:	e024      	b.n	8001914 <HAL_RCC_OscConfig+0x378>
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	689b      	ldr	r3, [r3, #8]
 80018ce:	2b05      	cmp	r3, #5
 80018d0:	d110      	bne.n	80018f4 <HAL_RCC_OscConfig+0x358>
 80018d2:	4b60      	ldr	r3, [pc, #384]	@ (8001a54 <HAL_RCC_OscConfig+0x4b8>)
 80018d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80018d8:	4a5e      	ldr	r2, [pc, #376]	@ (8001a54 <HAL_RCC_OscConfig+0x4b8>)
 80018da:	f043 0304 	orr.w	r3, r3, #4
 80018de:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80018e2:	4b5c      	ldr	r3, [pc, #368]	@ (8001a54 <HAL_RCC_OscConfig+0x4b8>)
 80018e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80018e8:	4a5a      	ldr	r2, [pc, #360]	@ (8001a54 <HAL_RCC_OscConfig+0x4b8>)
 80018ea:	f043 0301 	orr.w	r3, r3, #1
 80018ee:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80018f2:	e00f      	b.n	8001914 <HAL_RCC_OscConfig+0x378>
 80018f4:	4b57      	ldr	r3, [pc, #348]	@ (8001a54 <HAL_RCC_OscConfig+0x4b8>)
 80018f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80018fa:	4a56      	ldr	r2, [pc, #344]	@ (8001a54 <HAL_RCC_OscConfig+0x4b8>)
 80018fc:	f023 0301 	bic.w	r3, r3, #1
 8001900:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001904:	4b53      	ldr	r3, [pc, #332]	@ (8001a54 <HAL_RCC_OscConfig+0x4b8>)
 8001906:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800190a:	4a52      	ldr	r2, [pc, #328]	@ (8001a54 <HAL_RCC_OscConfig+0x4b8>)
 800190c:	f023 0304 	bic.w	r3, r3, #4
 8001910:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	689b      	ldr	r3, [r3, #8]
 8001918:	2b00      	cmp	r3, #0
 800191a:	d016      	beq.n	800194a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800191c:	f7ff fabc 	bl	8000e98 <HAL_GetTick>
 8001920:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001922:	e00a      	b.n	800193a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001924:	f7ff fab8 	bl	8000e98 <HAL_GetTick>
 8001928:	4602      	mov	r2, r0
 800192a:	693b      	ldr	r3, [r7, #16]
 800192c:	1ad3      	subs	r3, r2, r3
 800192e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001932:	4293      	cmp	r3, r2
 8001934:	d901      	bls.n	800193a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8001936:	2303      	movs	r3, #3
 8001938:	e138      	b.n	8001bac <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800193a:	4b46      	ldr	r3, [pc, #280]	@ (8001a54 <HAL_RCC_OscConfig+0x4b8>)
 800193c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001940:	f003 0302 	and.w	r3, r3, #2
 8001944:	2b00      	cmp	r3, #0
 8001946:	d0ed      	beq.n	8001924 <HAL_RCC_OscConfig+0x388>
 8001948:	e015      	b.n	8001976 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800194a:	f7ff faa5 	bl	8000e98 <HAL_GetTick>
 800194e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001950:	e00a      	b.n	8001968 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001952:	f7ff faa1 	bl	8000e98 <HAL_GetTick>
 8001956:	4602      	mov	r2, r0
 8001958:	693b      	ldr	r3, [r7, #16]
 800195a:	1ad3      	subs	r3, r2, r3
 800195c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001960:	4293      	cmp	r3, r2
 8001962:	d901      	bls.n	8001968 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8001964:	2303      	movs	r3, #3
 8001966:	e121      	b.n	8001bac <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001968:	4b3a      	ldr	r3, [pc, #232]	@ (8001a54 <HAL_RCC_OscConfig+0x4b8>)
 800196a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800196e:	f003 0302 	and.w	r3, r3, #2
 8001972:	2b00      	cmp	r3, #0
 8001974:	d1ed      	bne.n	8001952 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001976:	7ffb      	ldrb	r3, [r7, #31]
 8001978:	2b01      	cmp	r3, #1
 800197a:	d105      	bne.n	8001988 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800197c:	4b35      	ldr	r3, [pc, #212]	@ (8001a54 <HAL_RCC_OscConfig+0x4b8>)
 800197e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001980:	4a34      	ldr	r2, [pc, #208]	@ (8001a54 <HAL_RCC_OscConfig+0x4b8>)
 8001982:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001986:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	f003 0320 	and.w	r3, r3, #32
 8001990:	2b00      	cmp	r3, #0
 8001992:	d03c      	beq.n	8001a0e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	699b      	ldr	r3, [r3, #24]
 8001998:	2b00      	cmp	r3, #0
 800199a:	d01c      	beq.n	80019d6 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800199c:	4b2d      	ldr	r3, [pc, #180]	@ (8001a54 <HAL_RCC_OscConfig+0x4b8>)
 800199e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80019a2:	4a2c      	ldr	r2, [pc, #176]	@ (8001a54 <HAL_RCC_OscConfig+0x4b8>)
 80019a4:	f043 0301 	orr.w	r3, r3, #1
 80019a8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019ac:	f7ff fa74 	bl	8000e98 <HAL_GetTick>
 80019b0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80019b2:	e008      	b.n	80019c6 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80019b4:	f7ff fa70 	bl	8000e98 <HAL_GetTick>
 80019b8:	4602      	mov	r2, r0
 80019ba:	693b      	ldr	r3, [r7, #16]
 80019bc:	1ad3      	subs	r3, r2, r3
 80019be:	2b02      	cmp	r3, #2
 80019c0:	d901      	bls.n	80019c6 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80019c2:	2303      	movs	r3, #3
 80019c4:	e0f2      	b.n	8001bac <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80019c6:	4b23      	ldr	r3, [pc, #140]	@ (8001a54 <HAL_RCC_OscConfig+0x4b8>)
 80019c8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80019cc:	f003 0302 	and.w	r3, r3, #2
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d0ef      	beq.n	80019b4 <HAL_RCC_OscConfig+0x418>
 80019d4:	e01b      	b.n	8001a0e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80019d6:	4b1f      	ldr	r3, [pc, #124]	@ (8001a54 <HAL_RCC_OscConfig+0x4b8>)
 80019d8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80019dc:	4a1d      	ldr	r2, [pc, #116]	@ (8001a54 <HAL_RCC_OscConfig+0x4b8>)
 80019de:	f023 0301 	bic.w	r3, r3, #1
 80019e2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019e6:	f7ff fa57 	bl	8000e98 <HAL_GetTick>
 80019ea:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80019ec:	e008      	b.n	8001a00 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80019ee:	f7ff fa53 	bl	8000e98 <HAL_GetTick>
 80019f2:	4602      	mov	r2, r0
 80019f4:	693b      	ldr	r3, [r7, #16]
 80019f6:	1ad3      	subs	r3, r2, r3
 80019f8:	2b02      	cmp	r3, #2
 80019fa:	d901      	bls.n	8001a00 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80019fc:	2303      	movs	r3, #3
 80019fe:	e0d5      	b.n	8001bac <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001a00:	4b14      	ldr	r3, [pc, #80]	@ (8001a54 <HAL_RCC_OscConfig+0x4b8>)
 8001a02:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001a06:	f003 0302 	and.w	r3, r3, #2
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d1ef      	bne.n	80019ee <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	69db      	ldr	r3, [r3, #28]
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	f000 80c9 	beq.w	8001baa <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001a18:	4b0e      	ldr	r3, [pc, #56]	@ (8001a54 <HAL_RCC_OscConfig+0x4b8>)
 8001a1a:	689b      	ldr	r3, [r3, #8]
 8001a1c:	f003 030c 	and.w	r3, r3, #12
 8001a20:	2b0c      	cmp	r3, #12
 8001a22:	f000 8083 	beq.w	8001b2c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	69db      	ldr	r3, [r3, #28]
 8001a2a:	2b02      	cmp	r3, #2
 8001a2c:	d15e      	bne.n	8001aec <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a2e:	4b09      	ldr	r3, [pc, #36]	@ (8001a54 <HAL_RCC_OscConfig+0x4b8>)
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	4a08      	ldr	r2, [pc, #32]	@ (8001a54 <HAL_RCC_OscConfig+0x4b8>)
 8001a34:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001a38:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a3a:	f7ff fa2d 	bl	8000e98 <HAL_GetTick>
 8001a3e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a40:	e00c      	b.n	8001a5c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a42:	f7ff fa29 	bl	8000e98 <HAL_GetTick>
 8001a46:	4602      	mov	r2, r0
 8001a48:	693b      	ldr	r3, [r7, #16]
 8001a4a:	1ad3      	subs	r3, r2, r3
 8001a4c:	2b02      	cmp	r3, #2
 8001a4e:	d905      	bls.n	8001a5c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8001a50:	2303      	movs	r3, #3
 8001a52:	e0ab      	b.n	8001bac <HAL_RCC_OscConfig+0x610>
 8001a54:	40021000 	.word	0x40021000
 8001a58:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a5c:	4b55      	ldr	r3, [pc, #340]	@ (8001bb4 <HAL_RCC_OscConfig+0x618>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d1ec      	bne.n	8001a42 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001a68:	4b52      	ldr	r3, [pc, #328]	@ (8001bb4 <HAL_RCC_OscConfig+0x618>)
 8001a6a:	68da      	ldr	r2, [r3, #12]
 8001a6c:	4b52      	ldr	r3, [pc, #328]	@ (8001bb8 <HAL_RCC_OscConfig+0x61c>)
 8001a6e:	4013      	ands	r3, r2
 8001a70:	687a      	ldr	r2, [r7, #4]
 8001a72:	6a11      	ldr	r1, [r2, #32]
 8001a74:	687a      	ldr	r2, [r7, #4]
 8001a76:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001a78:	3a01      	subs	r2, #1
 8001a7a:	0112      	lsls	r2, r2, #4
 8001a7c:	4311      	orrs	r1, r2
 8001a7e:	687a      	ldr	r2, [r7, #4]
 8001a80:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8001a82:	0212      	lsls	r2, r2, #8
 8001a84:	4311      	orrs	r1, r2
 8001a86:	687a      	ldr	r2, [r7, #4]
 8001a88:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001a8a:	0852      	lsrs	r2, r2, #1
 8001a8c:	3a01      	subs	r2, #1
 8001a8e:	0552      	lsls	r2, r2, #21
 8001a90:	4311      	orrs	r1, r2
 8001a92:	687a      	ldr	r2, [r7, #4]
 8001a94:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001a96:	0852      	lsrs	r2, r2, #1
 8001a98:	3a01      	subs	r2, #1
 8001a9a:	0652      	lsls	r2, r2, #25
 8001a9c:	4311      	orrs	r1, r2
 8001a9e:	687a      	ldr	r2, [r7, #4]
 8001aa0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001aa2:	06d2      	lsls	r2, r2, #27
 8001aa4:	430a      	orrs	r2, r1
 8001aa6:	4943      	ldr	r1, [pc, #268]	@ (8001bb4 <HAL_RCC_OscConfig+0x618>)
 8001aa8:	4313      	orrs	r3, r2
 8001aaa:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001aac:	4b41      	ldr	r3, [pc, #260]	@ (8001bb4 <HAL_RCC_OscConfig+0x618>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	4a40      	ldr	r2, [pc, #256]	@ (8001bb4 <HAL_RCC_OscConfig+0x618>)
 8001ab2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001ab6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001ab8:	4b3e      	ldr	r3, [pc, #248]	@ (8001bb4 <HAL_RCC_OscConfig+0x618>)
 8001aba:	68db      	ldr	r3, [r3, #12]
 8001abc:	4a3d      	ldr	r2, [pc, #244]	@ (8001bb4 <HAL_RCC_OscConfig+0x618>)
 8001abe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001ac2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ac4:	f7ff f9e8 	bl	8000e98 <HAL_GetTick>
 8001ac8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001aca:	e008      	b.n	8001ade <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001acc:	f7ff f9e4 	bl	8000e98 <HAL_GetTick>
 8001ad0:	4602      	mov	r2, r0
 8001ad2:	693b      	ldr	r3, [r7, #16]
 8001ad4:	1ad3      	subs	r3, r2, r3
 8001ad6:	2b02      	cmp	r3, #2
 8001ad8:	d901      	bls.n	8001ade <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8001ada:	2303      	movs	r3, #3
 8001adc:	e066      	b.n	8001bac <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001ade:	4b35      	ldr	r3, [pc, #212]	@ (8001bb4 <HAL_RCC_OscConfig+0x618>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d0f0      	beq.n	8001acc <HAL_RCC_OscConfig+0x530>
 8001aea:	e05e      	b.n	8001baa <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001aec:	4b31      	ldr	r3, [pc, #196]	@ (8001bb4 <HAL_RCC_OscConfig+0x618>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	4a30      	ldr	r2, [pc, #192]	@ (8001bb4 <HAL_RCC_OscConfig+0x618>)
 8001af2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001af6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001af8:	f7ff f9ce 	bl	8000e98 <HAL_GetTick>
 8001afc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001afe:	e008      	b.n	8001b12 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b00:	f7ff f9ca 	bl	8000e98 <HAL_GetTick>
 8001b04:	4602      	mov	r2, r0
 8001b06:	693b      	ldr	r3, [r7, #16]
 8001b08:	1ad3      	subs	r3, r2, r3
 8001b0a:	2b02      	cmp	r3, #2
 8001b0c:	d901      	bls.n	8001b12 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8001b0e:	2303      	movs	r3, #3
 8001b10:	e04c      	b.n	8001bac <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001b12:	4b28      	ldr	r3, [pc, #160]	@ (8001bb4 <HAL_RCC_OscConfig+0x618>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d1f0      	bne.n	8001b00 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8001b1e:	4b25      	ldr	r3, [pc, #148]	@ (8001bb4 <HAL_RCC_OscConfig+0x618>)
 8001b20:	68da      	ldr	r2, [r3, #12]
 8001b22:	4924      	ldr	r1, [pc, #144]	@ (8001bb4 <HAL_RCC_OscConfig+0x618>)
 8001b24:	4b25      	ldr	r3, [pc, #148]	@ (8001bbc <HAL_RCC_OscConfig+0x620>)
 8001b26:	4013      	ands	r3, r2
 8001b28:	60cb      	str	r3, [r1, #12]
 8001b2a:	e03e      	b.n	8001baa <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	69db      	ldr	r3, [r3, #28]
 8001b30:	2b01      	cmp	r3, #1
 8001b32:	d101      	bne.n	8001b38 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8001b34:	2301      	movs	r3, #1
 8001b36:	e039      	b.n	8001bac <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8001b38:	4b1e      	ldr	r3, [pc, #120]	@ (8001bb4 <HAL_RCC_OscConfig+0x618>)
 8001b3a:	68db      	ldr	r3, [r3, #12]
 8001b3c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b3e:	697b      	ldr	r3, [r7, #20]
 8001b40:	f003 0203 	and.w	r2, r3, #3
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	6a1b      	ldr	r3, [r3, #32]
 8001b48:	429a      	cmp	r2, r3
 8001b4a:	d12c      	bne.n	8001ba6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001b4c:	697b      	ldr	r3, [r7, #20]
 8001b4e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b56:	3b01      	subs	r3, #1
 8001b58:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b5a:	429a      	cmp	r2, r3
 8001b5c:	d123      	bne.n	8001ba6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001b5e:	697b      	ldr	r3, [r7, #20]
 8001b60:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b68:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001b6a:	429a      	cmp	r2, r3
 8001b6c:	d11b      	bne.n	8001ba6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001b6e:	697b      	ldr	r3, [r7, #20]
 8001b70:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b78:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001b7a:	429a      	cmp	r2, r3
 8001b7c:	d113      	bne.n	8001ba6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001b7e:	697b      	ldr	r3, [r7, #20]
 8001b80:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b88:	085b      	lsrs	r3, r3, #1
 8001b8a:	3b01      	subs	r3, #1
 8001b8c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001b8e:	429a      	cmp	r2, r3
 8001b90:	d109      	bne.n	8001ba6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001b92:	697b      	ldr	r3, [r7, #20]
 8001b94:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001b9c:	085b      	lsrs	r3, r3, #1
 8001b9e:	3b01      	subs	r3, #1
 8001ba0:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001ba2:	429a      	cmp	r2, r3
 8001ba4:	d001      	beq.n	8001baa <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8001ba6:	2301      	movs	r3, #1
 8001ba8:	e000      	b.n	8001bac <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8001baa:	2300      	movs	r3, #0
}
 8001bac:	4618      	mov	r0, r3
 8001bae:	3720      	adds	r7, #32
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	bd80      	pop	{r7, pc}
 8001bb4:	40021000 	.word	0x40021000
 8001bb8:	019f800c 	.word	0x019f800c
 8001bbc:	feeefffc 	.word	0xfeeefffc

08001bc0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b086      	sub	sp, #24
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
 8001bc8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d101      	bne.n	8001bd8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001bd4:	2301      	movs	r3, #1
 8001bd6:	e11e      	b.n	8001e16 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001bd8:	4b91      	ldr	r3, [pc, #580]	@ (8001e20 <HAL_RCC_ClockConfig+0x260>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	f003 030f 	and.w	r3, r3, #15
 8001be0:	683a      	ldr	r2, [r7, #0]
 8001be2:	429a      	cmp	r2, r3
 8001be4:	d910      	bls.n	8001c08 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001be6:	4b8e      	ldr	r3, [pc, #568]	@ (8001e20 <HAL_RCC_ClockConfig+0x260>)
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	f023 020f 	bic.w	r2, r3, #15
 8001bee:	498c      	ldr	r1, [pc, #560]	@ (8001e20 <HAL_RCC_ClockConfig+0x260>)
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	4313      	orrs	r3, r2
 8001bf4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bf6:	4b8a      	ldr	r3, [pc, #552]	@ (8001e20 <HAL_RCC_ClockConfig+0x260>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	f003 030f 	and.w	r3, r3, #15
 8001bfe:	683a      	ldr	r2, [r7, #0]
 8001c00:	429a      	cmp	r2, r3
 8001c02:	d001      	beq.n	8001c08 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001c04:	2301      	movs	r3, #1
 8001c06:	e106      	b.n	8001e16 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	f003 0301 	and.w	r3, r3, #1
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d073      	beq.n	8001cfc <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	685b      	ldr	r3, [r3, #4]
 8001c18:	2b03      	cmp	r3, #3
 8001c1a:	d129      	bne.n	8001c70 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c1c:	4b81      	ldr	r3, [pc, #516]	@ (8001e24 <HAL_RCC_ClockConfig+0x264>)
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d101      	bne.n	8001c2c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8001c28:	2301      	movs	r3, #1
 8001c2a:	e0f4      	b.n	8001e16 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8001c2c:	f000 f99e 	bl	8001f6c <RCC_GetSysClockFreqFromPLLSource>
 8001c30:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8001c32:	693b      	ldr	r3, [r7, #16]
 8001c34:	4a7c      	ldr	r2, [pc, #496]	@ (8001e28 <HAL_RCC_ClockConfig+0x268>)
 8001c36:	4293      	cmp	r3, r2
 8001c38:	d93f      	bls.n	8001cba <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8001c3a:	4b7a      	ldr	r3, [pc, #488]	@ (8001e24 <HAL_RCC_ClockConfig+0x264>)
 8001c3c:	689b      	ldr	r3, [r3, #8]
 8001c3e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d009      	beq.n	8001c5a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d033      	beq.n	8001cba <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d12f      	bne.n	8001cba <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001c5a:	4b72      	ldr	r3, [pc, #456]	@ (8001e24 <HAL_RCC_ClockConfig+0x264>)
 8001c5c:	689b      	ldr	r3, [r3, #8]
 8001c5e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001c62:	4a70      	ldr	r2, [pc, #448]	@ (8001e24 <HAL_RCC_ClockConfig+0x264>)
 8001c64:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001c68:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001c6a:	2380      	movs	r3, #128	@ 0x80
 8001c6c:	617b      	str	r3, [r7, #20]
 8001c6e:	e024      	b.n	8001cba <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	685b      	ldr	r3, [r3, #4]
 8001c74:	2b02      	cmp	r3, #2
 8001c76:	d107      	bne.n	8001c88 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001c78:	4b6a      	ldr	r3, [pc, #424]	@ (8001e24 <HAL_RCC_ClockConfig+0x264>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d109      	bne.n	8001c98 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001c84:	2301      	movs	r3, #1
 8001c86:	e0c6      	b.n	8001e16 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001c88:	4b66      	ldr	r3, [pc, #408]	@ (8001e24 <HAL_RCC_ClockConfig+0x264>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d101      	bne.n	8001c98 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001c94:	2301      	movs	r3, #1
 8001c96:	e0be      	b.n	8001e16 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8001c98:	f000 f8ce 	bl	8001e38 <HAL_RCC_GetSysClockFreq>
 8001c9c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8001c9e:	693b      	ldr	r3, [r7, #16]
 8001ca0:	4a61      	ldr	r2, [pc, #388]	@ (8001e28 <HAL_RCC_ClockConfig+0x268>)
 8001ca2:	4293      	cmp	r3, r2
 8001ca4:	d909      	bls.n	8001cba <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001ca6:	4b5f      	ldr	r3, [pc, #380]	@ (8001e24 <HAL_RCC_ClockConfig+0x264>)
 8001ca8:	689b      	ldr	r3, [r3, #8]
 8001caa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001cae:	4a5d      	ldr	r2, [pc, #372]	@ (8001e24 <HAL_RCC_ClockConfig+0x264>)
 8001cb0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001cb4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8001cb6:	2380      	movs	r3, #128	@ 0x80
 8001cb8:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001cba:	4b5a      	ldr	r3, [pc, #360]	@ (8001e24 <HAL_RCC_ClockConfig+0x264>)
 8001cbc:	689b      	ldr	r3, [r3, #8]
 8001cbe:	f023 0203 	bic.w	r2, r3, #3
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	685b      	ldr	r3, [r3, #4]
 8001cc6:	4957      	ldr	r1, [pc, #348]	@ (8001e24 <HAL_RCC_ClockConfig+0x264>)
 8001cc8:	4313      	orrs	r3, r2
 8001cca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001ccc:	f7ff f8e4 	bl	8000e98 <HAL_GetTick>
 8001cd0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001cd2:	e00a      	b.n	8001cea <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001cd4:	f7ff f8e0 	bl	8000e98 <HAL_GetTick>
 8001cd8:	4602      	mov	r2, r0
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	1ad3      	subs	r3, r2, r3
 8001cde:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ce2:	4293      	cmp	r3, r2
 8001ce4:	d901      	bls.n	8001cea <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8001ce6:	2303      	movs	r3, #3
 8001ce8:	e095      	b.n	8001e16 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001cea:	4b4e      	ldr	r3, [pc, #312]	@ (8001e24 <HAL_RCC_ClockConfig+0x264>)
 8001cec:	689b      	ldr	r3, [r3, #8]
 8001cee:	f003 020c 	and.w	r2, r3, #12
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	685b      	ldr	r3, [r3, #4]
 8001cf6:	009b      	lsls	r3, r3, #2
 8001cf8:	429a      	cmp	r2, r3
 8001cfa:	d1eb      	bne.n	8001cd4 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	f003 0302 	and.w	r3, r3, #2
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d023      	beq.n	8001d50 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	f003 0304 	and.w	r3, r3, #4
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d005      	beq.n	8001d20 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001d14:	4b43      	ldr	r3, [pc, #268]	@ (8001e24 <HAL_RCC_ClockConfig+0x264>)
 8001d16:	689b      	ldr	r3, [r3, #8]
 8001d18:	4a42      	ldr	r2, [pc, #264]	@ (8001e24 <HAL_RCC_ClockConfig+0x264>)
 8001d1a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001d1e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	f003 0308 	and.w	r3, r3, #8
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d007      	beq.n	8001d3c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8001d2c:	4b3d      	ldr	r3, [pc, #244]	@ (8001e24 <HAL_RCC_ClockConfig+0x264>)
 8001d2e:	689b      	ldr	r3, [r3, #8]
 8001d30:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8001d34:	4a3b      	ldr	r2, [pc, #236]	@ (8001e24 <HAL_RCC_ClockConfig+0x264>)
 8001d36:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001d3a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d3c:	4b39      	ldr	r3, [pc, #228]	@ (8001e24 <HAL_RCC_ClockConfig+0x264>)
 8001d3e:	689b      	ldr	r3, [r3, #8]
 8001d40:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	689b      	ldr	r3, [r3, #8]
 8001d48:	4936      	ldr	r1, [pc, #216]	@ (8001e24 <HAL_RCC_ClockConfig+0x264>)
 8001d4a:	4313      	orrs	r3, r2
 8001d4c:	608b      	str	r3, [r1, #8]
 8001d4e:	e008      	b.n	8001d62 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8001d50:	697b      	ldr	r3, [r7, #20]
 8001d52:	2b80      	cmp	r3, #128	@ 0x80
 8001d54:	d105      	bne.n	8001d62 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8001d56:	4b33      	ldr	r3, [pc, #204]	@ (8001e24 <HAL_RCC_ClockConfig+0x264>)
 8001d58:	689b      	ldr	r3, [r3, #8]
 8001d5a:	4a32      	ldr	r2, [pc, #200]	@ (8001e24 <HAL_RCC_ClockConfig+0x264>)
 8001d5c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001d60:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001d62:	4b2f      	ldr	r3, [pc, #188]	@ (8001e20 <HAL_RCC_ClockConfig+0x260>)
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	f003 030f 	and.w	r3, r3, #15
 8001d6a:	683a      	ldr	r2, [r7, #0]
 8001d6c:	429a      	cmp	r2, r3
 8001d6e:	d21d      	bcs.n	8001dac <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d70:	4b2b      	ldr	r3, [pc, #172]	@ (8001e20 <HAL_RCC_ClockConfig+0x260>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f023 020f 	bic.w	r2, r3, #15
 8001d78:	4929      	ldr	r1, [pc, #164]	@ (8001e20 <HAL_RCC_ClockConfig+0x260>)
 8001d7a:	683b      	ldr	r3, [r7, #0]
 8001d7c:	4313      	orrs	r3, r2
 8001d7e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001d80:	f7ff f88a 	bl	8000e98 <HAL_GetTick>
 8001d84:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d86:	e00a      	b.n	8001d9e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d88:	f7ff f886 	bl	8000e98 <HAL_GetTick>
 8001d8c:	4602      	mov	r2, r0
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	1ad3      	subs	r3, r2, r3
 8001d92:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d96:	4293      	cmp	r3, r2
 8001d98:	d901      	bls.n	8001d9e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8001d9a:	2303      	movs	r3, #3
 8001d9c:	e03b      	b.n	8001e16 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d9e:	4b20      	ldr	r3, [pc, #128]	@ (8001e20 <HAL_RCC_ClockConfig+0x260>)
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	f003 030f 	and.w	r3, r3, #15
 8001da6:	683a      	ldr	r2, [r7, #0]
 8001da8:	429a      	cmp	r2, r3
 8001daa:	d1ed      	bne.n	8001d88 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	f003 0304 	and.w	r3, r3, #4
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d008      	beq.n	8001dca <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001db8:	4b1a      	ldr	r3, [pc, #104]	@ (8001e24 <HAL_RCC_ClockConfig+0x264>)
 8001dba:	689b      	ldr	r3, [r3, #8]
 8001dbc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	68db      	ldr	r3, [r3, #12]
 8001dc4:	4917      	ldr	r1, [pc, #92]	@ (8001e24 <HAL_RCC_ClockConfig+0x264>)
 8001dc6:	4313      	orrs	r3, r2
 8001dc8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f003 0308 	and.w	r3, r3, #8
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d009      	beq.n	8001dea <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001dd6:	4b13      	ldr	r3, [pc, #76]	@ (8001e24 <HAL_RCC_ClockConfig+0x264>)
 8001dd8:	689b      	ldr	r3, [r3, #8]
 8001dda:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	691b      	ldr	r3, [r3, #16]
 8001de2:	00db      	lsls	r3, r3, #3
 8001de4:	490f      	ldr	r1, [pc, #60]	@ (8001e24 <HAL_RCC_ClockConfig+0x264>)
 8001de6:	4313      	orrs	r3, r2
 8001de8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001dea:	f000 f825 	bl	8001e38 <HAL_RCC_GetSysClockFreq>
 8001dee:	4602      	mov	r2, r0
 8001df0:	4b0c      	ldr	r3, [pc, #48]	@ (8001e24 <HAL_RCC_ClockConfig+0x264>)
 8001df2:	689b      	ldr	r3, [r3, #8]
 8001df4:	091b      	lsrs	r3, r3, #4
 8001df6:	f003 030f 	and.w	r3, r3, #15
 8001dfa:	490c      	ldr	r1, [pc, #48]	@ (8001e2c <HAL_RCC_ClockConfig+0x26c>)
 8001dfc:	5ccb      	ldrb	r3, [r1, r3]
 8001dfe:	f003 031f 	and.w	r3, r3, #31
 8001e02:	fa22 f303 	lsr.w	r3, r2, r3
 8001e06:	4a0a      	ldr	r2, [pc, #40]	@ (8001e30 <HAL_RCC_ClockConfig+0x270>)
 8001e08:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001e0a:	4b0a      	ldr	r3, [pc, #40]	@ (8001e34 <HAL_RCC_ClockConfig+0x274>)
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	4618      	mov	r0, r3
 8001e10:	f7fe fff6 	bl	8000e00 <HAL_InitTick>
 8001e14:	4603      	mov	r3, r0
}
 8001e16:	4618      	mov	r0, r3
 8001e18:	3718      	adds	r7, #24
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bd80      	pop	{r7, pc}
 8001e1e:	bf00      	nop
 8001e20:	40022000 	.word	0x40022000
 8001e24:	40021000 	.word	0x40021000
 8001e28:	04c4b400 	.word	0x04c4b400
 8001e2c:	08007df8 	.word	0x08007df8
 8001e30:	20000000 	.word	0x20000000
 8001e34:	20000004 	.word	0x20000004

08001e38 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e38:	b480      	push	{r7}
 8001e3a:	b087      	sub	sp, #28
 8001e3c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001e3e:	4b2c      	ldr	r3, [pc, #176]	@ (8001ef0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001e40:	689b      	ldr	r3, [r3, #8]
 8001e42:	f003 030c 	and.w	r3, r3, #12
 8001e46:	2b04      	cmp	r3, #4
 8001e48:	d102      	bne.n	8001e50 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001e4a:	4b2a      	ldr	r3, [pc, #168]	@ (8001ef4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001e4c:	613b      	str	r3, [r7, #16]
 8001e4e:	e047      	b.n	8001ee0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001e50:	4b27      	ldr	r3, [pc, #156]	@ (8001ef0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001e52:	689b      	ldr	r3, [r3, #8]
 8001e54:	f003 030c 	and.w	r3, r3, #12
 8001e58:	2b08      	cmp	r3, #8
 8001e5a:	d102      	bne.n	8001e62 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001e5c:	4b26      	ldr	r3, [pc, #152]	@ (8001ef8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001e5e:	613b      	str	r3, [r7, #16]
 8001e60:	e03e      	b.n	8001ee0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8001e62:	4b23      	ldr	r3, [pc, #140]	@ (8001ef0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001e64:	689b      	ldr	r3, [r3, #8]
 8001e66:	f003 030c 	and.w	r3, r3, #12
 8001e6a:	2b0c      	cmp	r3, #12
 8001e6c:	d136      	bne.n	8001edc <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001e6e:	4b20      	ldr	r3, [pc, #128]	@ (8001ef0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001e70:	68db      	ldr	r3, [r3, #12]
 8001e72:	f003 0303 	and.w	r3, r3, #3
 8001e76:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001e78:	4b1d      	ldr	r3, [pc, #116]	@ (8001ef0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001e7a:	68db      	ldr	r3, [r3, #12]
 8001e7c:	091b      	lsrs	r3, r3, #4
 8001e7e:	f003 030f 	and.w	r3, r3, #15
 8001e82:	3301      	adds	r3, #1
 8001e84:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	2b03      	cmp	r3, #3
 8001e8a:	d10c      	bne.n	8001ea6 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001e8c:	4a1a      	ldr	r2, [pc, #104]	@ (8001ef8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001e8e:	68bb      	ldr	r3, [r7, #8]
 8001e90:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e94:	4a16      	ldr	r2, [pc, #88]	@ (8001ef0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001e96:	68d2      	ldr	r2, [r2, #12]
 8001e98:	0a12      	lsrs	r2, r2, #8
 8001e9a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001e9e:	fb02 f303 	mul.w	r3, r2, r3
 8001ea2:	617b      	str	r3, [r7, #20]
      break;
 8001ea4:	e00c      	b.n	8001ec0 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001ea6:	4a13      	ldr	r2, [pc, #76]	@ (8001ef4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001ea8:	68bb      	ldr	r3, [r7, #8]
 8001eaa:	fbb2 f3f3 	udiv	r3, r2, r3
 8001eae:	4a10      	ldr	r2, [pc, #64]	@ (8001ef0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001eb0:	68d2      	ldr	r2, [r2, #12]
 8001eb2:	0a12      	lsrs	r2, r2, #8
 8001eb4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001eb8:	fb02 f303 	mul.w	r3, r2, r3
 8001ebc:	617b      	str	r3, [r7, #20]
      break;
 8001ebe:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001ec0:	4b0b      	ldr	r3, [pc, #44]	@ (8001ef0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001ec2:	68db      	ldr	r3, [r3, #12]
 8001ec4:	0e5b      	lsrs	r3, r3, #25
 8001ec6:	f003 0303 	and.w	r3, r3, #3
 8001eca:	3301      	adds	r3, #1
 8001ecc:	005b      	lsls	r3, r3, #1
 8001ece:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8001ed0:	697a      	ldr	r2, [r7, #20]
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ed8:	613b      	str	r3, [r7, #16]
 8001eda:	e001      	b.n	8001ee0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8001edc:	2300      	movs	r3, #0
 8001ede:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001ee0:	693b      	ldr	r3, [r7, #16]
}
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	371c      	adds	r7, #28
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eec:	4770      	bx	lr
 8001eee:	bf00      	nop
 8001ef0:	40021000 	.word	0x40021000
 8001ef4:	00f42400 	.word	0x00f42400
 8001ef8:	016e3600 	.word	0x016e3600

08001efc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001efc:	b480      	push	{r7}
 8001efe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001f00:	4b03      	ldr	r3, [pc, #12]	@ (8001f10 <HAL_RCC_GetHCLKFreq+0x14>)
 8001f02:	681b      	ldr	r3, [r3, #0]
}
 8001f04:	4618      	mov	r0, r3
 8001f06:	46bd      	mov	sp, r7
 8001f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0c:	4770      	bx	lr
 8001f0e:	bf00      	nop
 8001f10:	20000000 	.word	0x20000000

08001f14 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001f18:	f7ff fff0 	bl	8001efc <HAL_RCC_GetHCLKFreq>
 8001f1c:	4602      	mov	r2, r0
 8001f1e:	4b06      	ldr	r3, [pc, #24]	@ (8001f38 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001f20:	689b      	ldr	r3, [r3, #8]
 8001f22:	0a1b      	lsrs	r3, r3, #8
 8001f24:	f003 0307 	and.w	r3, r3, #7
 8001f28:	4904      	ldr	r1, [pc, #16]	@ (8001f3c <HAL_RCC_GetPCLK1Freq+0x28>)
 8001f2a:	5ccb      	ldrb	r3, [r1, r3]
 8001f2c:	f003 031f 	and.w	r3, r3, #31
 8001f30:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f34:	4618      	mov	r0, r3
 8001f36:	bd80      	pop	{r7, pc}
 8001f38:	40021000 	.word	0x40021000
 8001f3c:	08007e08 	.word	0x08007e08

08001f40 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001f44:	f7ff ffda 	bl	8001efc <HAL_RCC_GetHCLKFreq>
 8001f48:	4602      	mov	r2, r0
 8001f4a:	4b06      	ldr	r3, [pc, #24]	@ (8001f64 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001f4c:	689b      	ldr	r3, [r3, #8]
 8001f4e:	0adb      	lsrs	r3, r3, #11
 8001f50:	f003 0307 	and.w	r3, r3, #7
 8001f54:	4904      	ldr	r1, [pc, #16]	@ (8001f68 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001f56:	5ccb      	ldrb	r3, [r1, r3]
 8001f58:	f003 031f 	and.w	r3, r3, #31
 8001f5c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f60:	4618      	mov	r0, r3
 8001f62:	bd80      	pop	{r7, pc}
 8001f64:	40021000 	.word	0x40021000
 8001f68:	08007e08 	.word	0x08007e08

08001f6c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	b087      	sub	sp, #28
 8001f70:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001f72:	4b1e      	ldr	r3, [pc, #120]	@ (8001fec <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001f74:	68db      	ldr	r3, [r3, #12]
 8001f76:	f003 0303 	and.w	r3, r3, #3
 8001f7a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001f7c:	4b1b      	ldr	r3, [pc, #108]	@ (8001fec <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001f7e:	68db      	ldr	r3, [r3, #12]
 8001f80:	091b      	lsrs	r3, r3, #4
 8001f82:	f003 030f 	and.w	r3, r3, #15
 8001f86:	3301      	adds	r3, #1
 8001f88:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8001f8a:	693b      	ldr	r3, [r7, #16]
 8001f8c:	2b03      	cmp	r3, #3
 8001f8e:	d10c      	bne.n	8001faa <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001f90:	4a17      	ldr	r2, [pc, #92]	@ (8001ff0 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f98:	4a14      	ldr	r2, [pc, #80]	@ (8001fec <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001f9a:	68d2      	ldr	r2, [r2, #12]
 8001f9c:	0a12      	lsrs	r2, r2, #8
 8001f9e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001fa2:	fb02 f303 	mul.w	r3, r2, r3
 8001fa6:	617b      	str	r3, [r7, #20]
    break;
 8001fa8:	e00c      	b.n	8001fc4 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001faa:	4a12      	ldr	r2, [pc, #72]	@ (8001ff4 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fb2:	4a0e      	ldr	r2, [pc, #56]	@ (8001fec <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001fb4:	68d2      	ldr	r2, [r2, #12]
 8001fb6:	0a12      	lsrs	r2, r2, #8
 8001fb8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001fbc:	fb02 f303 	mul.w	r3, r2, r3
 8001fc0:	617b      	str	r3, [r7, #20]
    break;
 8001fc2:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001fc4:	4b09      	ldr	r3, [pc, #36]	@ (8001fec <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001fc6:	68db      	ldr	r3, [r3, #12]
 8001fc8:	0e5b      	lsrs	r3, r3, #25
 8001fca:	f003 0303 	and.w	r3, r3, #3
 8001fce:	3301      	adds	r3, #1
 8001fd0:	005b      	lsls	r3, r3, #1
 8001fd2:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8001fd4:	697a      	ldr	r2, [r7, #20]
 8001fd6:	68bb      	ldr	r3, [r7, #8]
 8001fd8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fdc:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8001fde:	687b      	ldr	r3, [r7, #4]
}
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	371c      	adds	r7, #28
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fea:	4770      	bx	lr
 8001fec:	40021000 	.word	0x40021000
 8001ff0:	016e3600 	.word	0x016e3600
 8001ff4:	00f42400 	.word	0x00f42400

08001ff8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b086      	sub	sp, #24
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002000:	2300      	movs	r3, #0
 8002002:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002004:	2300      	movs	r3, #0
 8002006:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002010:	2b00      	cmp	r3, #0
 8002012:	f000 8098 	beq.w	8002146 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002016:	2300      	movs	r3, #0
 8002018:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800201a:	4b43      	ldr	r3, [pc, #268]	@ (8002128 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800201c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800201e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002022:	2b00      	cmp	r3, #0
 8002024:	d10d      	bne.n	8002042 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002026:	4b40      	ldr	r3, [pc, #256]	@ (8002128 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002028:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800202a:	4a3f      	ldr	r2, [pc, #252]	@ (8002128 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800202c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002030:	6593      	str	r3, [r2, #88]	@ 0x58
 8002032:	4b3d      	ldr	r3, [pc, #244]	@ (8002128 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002034:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002036:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800203a:	60bb      	str	r3, [r7, #8]
 800203c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800203e:	2301      	movs	r3, #1
 8002040:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002042:	4b3a      	ldr	r3, [pc, #232]	@ (800212c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	4a39      	ldr	r2, [pc, #228]	@ (800212c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002048:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800204c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800204e:	f7fe ff23 	bl	8000e98 <HAL_GetTick>
 8002052:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002054:	e009      	b.n	800206a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002056:	f7fe ff1f 	bl	8000e98 <HAL_GetTick>
 800205a:	4602      	mov	r2, r0
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	1ad3      	subs	r3, r2, r3
 8002060:	2b02      	cmp	r3, #2
 8002062:	d902      	bls.n	800206a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8002064:	2303      	movs	r3, #3
 8002066:	74fb      	strb	r3, [r7, #19]
        break;
 8002068:	e005      	b.n	8002076 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800206a:	4b30      	ldr	r3, [pc, #192]	@ (800212c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002072:	2b00      	cmp	r3, #0
 8002074:	d0ef      	beq.n	8002056 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8002076:	7cfb      	ldrb	r3, [r7, #19]
 8002078:	2b00      	cmp	r3, #0
 800207a:	d159      	bne.n	8002130 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800207c:	4b2a      	ldr	r3, [pc, #168]	@ (8002128 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800207e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002082:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002086:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002088:	697b      	ldr	r3, [r7, #20]
 800208a:	2b00      	cmp	r3, #0
 800208c:	d01e      	beq.n	80020cc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002092:	697a      	ldr	r2, [r7, #20]
 8002094:	429a      	cmp	r2, r3
 8002096:	d019      	beq.n	80020cc <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002098:	4b23      	ldr	r3, [pc, #140]	@ (8002128 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800209a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800209e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80020a2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80020a4:	4b20      	ldr	r3, [pc, #128]	@ (8002128 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80020a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020aa:	4a1f      	ldr	r2, [pc, #124]	@ (8002128 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80020ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80020b0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80020b4:	4b1c      	ldr	r3, [pc, #112]	@ (8002128 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80020b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020ba:	4a1b      	ldr	r2, [pc, #108]	@ (8002128 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80020bc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80020c0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80020c4:	4a18      	ldr	r2, [pc, #96]	@ (8002128 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80020c6:	697b      	ldr	r3, [r7, #20]
 80020c8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80020cc:	697b      	ldr	r3, [r7, #20]
 80020ce:	f003 0301 	and.w	r3, r3, #1
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d016      	beq.n	8002104 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020d6:	f7fe fedf 	bl	8000e98 <HAL_GetTick>
 80020da:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80020dc:	e00b      	b.n	80020f6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020de:	f7fe fedb 	bl	8000e98 <HAL_GetTick>
 80020e2:	4602      	mov	r2, r0
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	1ad3      	subs	r3, r2, r3
 80020e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020ec:	4293      	cmp	r3, r2
 80020ee:	d902      	bls.n	80020f6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80020f0:	2303      	movs	r3, #3
 80020f2:	74fb      	strb	r3, [r7, #19]
            break;
 80020f4:	e006      	b.n	8002104 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80020f6:	4b0c      	ldr	r3, [pc, #48]	@ (8002128 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80020f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020fc:	f003 0302 	and.w	r3, r3, #2
 8002100:	2b00      	cmp	r3, #0
 8002102:	d0ec      	beq.n	80020de <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8002104:	7cfb      	ldrb	r3, [r7, #19]
 8002106:	2b00      	cmp	r3, #0
 8002108:	d10b      	bne.n	8002122 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800210a:	4b07      	ldr	r3, [pc, #28]	@ (8002128 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800210c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002110:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002118:	4903      	ldr	r1, [pc, #12]	@ (8002128 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800211a:	4313      	orrs	r3, r2
 800211c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002120:	e008      	b.n	8002134 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002122:	7cfb      	ldrb	r3, [r7, #19]
 8002124:	74bb      	strb	r3, [r7, #18]
 8002126:	e005      	b.n	8002134 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8002128:	40021000 	.word	0x40021000
 800212c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002130:	7cfb      	ldrb	r3, [r7, #19]
 8002132:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002134:	7c7b      	ldrb	r3, [r7, #17]
 8002136:	2b01      	cmp	r3, #1
 8002138:	d105      	bne.n	8002146 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800213a:	4ba6      	ldr	r3, [pc, #664]	@ (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800213c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800213e:	4aa5      	ldr	r2, [pc, #660]	@ (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002140:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002144:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f003 0301 	and.w	r3, r3, #1
 800214e:	2b00      	cmp	r3, #0
 8002150:	d00a      	beq.n	8002168 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002152:	4ba0      	ldr	r3, [pc, #640]	@ (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002154:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002158:	f023 0203 	bic.w	r2, r3, #3
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	685b      	ldr	r3, [r3, #4]
 8002160:	499c      	ldr	r1, [pc, #624]	@ (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002162:	4313      	orrs	r3, r2
 8002164:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	f003 0302 	and.w	r3, r3, #2
 8002170:	2b00      	cmp	r3, #0
 8002172:	d00a      	beq.n	800218a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002174:	4b97      	ldr	r3, [pc, #604]	@ (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002176:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800217a:	f023 020c 	bic.w	r2, r3, #12
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	689b      	ldr	r3, [r3, #8]
 8002182:	4994      	ldr	r1, [pc, #592]	@ (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002184:	4313      	orrs	r3, r2
 8002186:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f003 0304 	and.w	r3, r3, #4
 8002192:	2b00      	cmp	r3, #0
 8002194:	d00a      	beq.n	80021ac <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002196:	4b8f      	ldr	r3, [pc, #572]	@ (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002198:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800219c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	68db      	ldr	r3, [r3, #12]
 80021a4:	498b      	ldr	r1, [pc, #556]	@ (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80021a6:	4313      	orrs	r3, r2
 80021a8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f003 0308 	and.w	r3, r3, #8
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d00a      	beq.n	80021ce <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80021b8:	4b86      	ldr	r3, [pc, #536]	@ (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80021ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021be:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	691b      	ldr	r3, [r3, #16]
 80021c6:	4983      	ldr	r1, [pc, #524]	@ (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80021c8:	4313      	orrs	r3, r2
 80021ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f003 0320 	and.w	r3, r3, #32
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d00a      	beq.n	80021f0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80021da:	4b7e      	ldr	r3, [pc, #504]	@ (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80021dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021e0:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	695b      	ldr	r3, [r3, #20]
 80021e8:	497a      	ldr	r1, [pc, #488]	@ (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80021ea:	4313      	orrs	r3, r2
 80021ec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d00a      	beq.n	8002212 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80021fc:	4b75      	ldr	r3, [pc, #468]	@ (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80021fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002202:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	699b      	ldr	r3, [r3, #24]
 800220a:	4972      	ldr	r1, [pc, #456]	@ (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800220c:	4313      	orrs	r3, r2
 800220e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800221a:	2b00      	cmp	r3, #0
 800221c:	d00a      	beq.n	8002234 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800221e:	4b6d      	ldr	r3, [pc, #436]	@ (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002220:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002224:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	69db      	ldr	r3, [r3, #28]
 800222c:	4969      	ldr	r1, [pc, #420]	@ (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800222e:	4313      	orrs	r3, r2
 8002230:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800223c:	2b00      	cmp	r3, #0
 800223e:	d00a      	beq.n	8002256 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002240:	4b64      	ldr	r3, [pc, #400]	@ (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002242:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002246:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	6a1b      	ldr	r3, [r3, #32]
 800224e:	4961      	ldr	r1, [pc, #388]	@ (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002250:	4313      	orrs	r3, r2
 8002252:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800225e:	2b00      	cmp	r3, #0
 8002260:	d00a      	beq.n	8002278 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002262:	4b5c      	ldr	r3, [pc, #368]	@ (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002264:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002268:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002270:	4958      	ldr	r1, [pc, #352]	@ (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002272:	4313      	orrs	r3, r2
 8002274:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002280:	2b00      	cmp	r3, #0
 8002282:	d015      	beq.n	80022b0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002284:	4b53      	ldr	r3, [pc, #332]	@ (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002286:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800228a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002292:	4950      	ldr	r1, [pc, #320]	@ (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002294:	4313      	orrs	r3, r2
 8002296:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800229e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80022a2:	d105      	bne.n	80022b0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80022a4:	4b4b      	ldr	r3, [pc, #300]	@ (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80022a6:	68db      	ldr	r3, [r3, #12]
 80022a8:	4a4a      	ldr	r2, [pc, #296]	@ (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80022aa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80022ae:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d015      	beq.n	80022e8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80022bc:	4b45      	ldr	r3, [pc, #276]	@ (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80022be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022c2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022ca:	4942      	ldr	r1, [pc, #264]	@ (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80022cc:	4313      	orrs	r3, r2
 80022ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022d6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80022da:	d105      	bne.n	80022e8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80022dc:	4b3d      	ldr	r3, [pc, #244]	@ (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80022de:	68db      	ldr	r3, [r3, #12]
 80022e0:	4a3c      	ldr	r2, [pc, #240]	@ (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80022e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80022e6:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d015      	beq.n	8002320 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80022f4:	4b37      	ldr	r3, [pc, #220]	@ (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80022f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022fa:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002302:	4934      	ldr	r1, [pc, #208]	@ (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002304:	4313      	orrs	r3, r2
 8002306:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800230e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002312:	d105      	bne.n	8002320 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002314:	4b2f      	ldr	r3, [pc, #188]	@ (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002316:	68db      	ldr	r3, [r3, #12]
 8002318:	4a2e      	ldr	r2, [pc, #184]	@ (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800231a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800231e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002328:	2b00      	cmp	r3, #0
 800232a:	d015      	beq.n	8002358 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800232c:	4b29      	ldr	r3, [pc, #164]	@ (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800232e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002332:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800233a:	4926      	ldr	r1, [pc, #152]	@ (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800233c:	4313      	orrs	r3, r2
 800233e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002346:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800234a:	d105      	bne.n	8002358 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800234c:	4b21      	ldr	r3, [pc, #132]	@ (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800234e:	68db      	ldr	r3, [r3, #12]
 8002350:	4a20      	ldr	r2, [pc, #128]	@ (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002352:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002356:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002360:	2b00      	cmp	r3, #0
 8002362:	d015      	beq.n	8002390 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002364:	4b1b      	ldr	r3, [pc, #108]	@ (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002366:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800236a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002372:	4918      	ldr	r1, [pc, #96]	@ (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002374:	4313      	orrs	r3, r2
 8002376:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800237e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002382:	d105      	bne.n	8002390 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002384:	4b13      	ldr	r3, [pc, #76]	@ (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002386:	68db      	ldr	r3, [r3, #12]
 8002388:	4a12      	ldr	r2, [pc, #72]	@ (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800238a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800238e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002398:	2b00      	cmp	r3, #0
 800239a:	d015      	beq.n	80023c8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800239c:	4b0d      	ldr	r3, [pc, #52]	@ (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800239e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023a2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80023aa:	490a      	ldr	r1, [pc, #40]	@ (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80023ac:	4313      	orrs	r3, r2
 80023ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80023b6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80023ba:	d105      	bne.n	80023c8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80023bc:	4b05      	ldr	r3, [pc, #20]	@ (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80023be:	68db      	ldr	r3, [r3, #12]
 80023c0:	4a04      	ldr	r2, [pc, #16]	@ (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80023c2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80023c6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80023c8:	7cbb      	ldrb	r3, [r7, #18]
}
 80023ca:	4618      	mov	r0, r3
 80023cc:	3718      	adds	r7, #24
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bd80      	pop	{r7, pc}
 80023d2:	bf00      	nop
 80023d4:	40021000 	.word	0x40021000

080023d8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b082      	sub	sp, #8
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d101      	bne.n	80023ea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80023e6:	2301      	movs	r3, #1
 80023e8:	e042      	b.n	8002470 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d106      	bne.n	8002402 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	2200      	movs	r2, #0
 80023f8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80023fc:	6878      	ldr	r0, [r7, #4]
 80023fe:	f7fe fc65 	bl	8000ccc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	2224      	movs	r2, #36	@ 0x24
 8002406:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	681a      	ldr	r2, [r3, #0]
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f022 0201 	bic.w	r2, r2, #1
 8002418:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800241e:	2b00      	cmp	r3, #0
 8002420:	d002      	beq.n	8002428 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8002422:	6878      	ldr	r0, [r7, #4]
 8002424:	f000 fbe4 	bl	8002bf0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002428:	6878      	ldr	r0, [r7, #4]
 800242a:	f000 f915 	bl	8002658 <UART_SetConfig>
 800242e:	4603      	mov	r3, r0
 8002430:	2b01      	cmp	r3, #1
 8002432:	d101      	bne.n	8002438 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8002434:	2301      	movs	r3, #1
 8002436:	e01b      	b.n	8002470 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	685a      	ldr	r2, [r3, #4]
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002446:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	689a      	ldr	r2, [r3, #8]
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002456:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	681a      	ldr	r2, [r3, #0]
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f042 0201 	orr.w	r2, r2, #1
 8002466:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002468:	6878      	ldr	r0, [r7, #4]
 800246a:	f000 fc63 	bl	8002d34 <UART_CheckIdleState>
 800246e:	4603      	mov	r3, r0
}
 8002470:	4618      	mov	r0, r3
 8002472:	3708      	adds	r7, #8
 8002474:	46bd      	mov	sp, r7
 8002476:	bd80      	pop	{r7, pc}

08002478 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b08a      	sub	sp, #40	@ 0x28
 800247c:	af02      	add	r7, sp, #8
 800247e:	60f8      	str	r0, [r7, #12]
 8002480:	60b9      	str	r1, [r7, #8]
 8002482:	603b      	str	r3, [r7, #0]
 8002484:	4613      	mov	r3, r2
 8002486:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800248e:	2b20      	cmp	r3, #32
 8002490:	d17b      	bne.n	800258a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8002492:	68bb      	ldr	r3, [r7, #8]
 8002494:	2b00      	cmp	r3, #0
 8002496:	d002      	beq.n	800249e <HAL_UART_Transmit+0x26>
 8002498:	88fb      	ldrh	r3, [r7, #6]
 800249a:	2b00      	cmp	r3, #0
 800249c:	d101      	bne.n	80024a2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800249e:	2301      	movs	r3, #1
 80024a0:	e074      	b.n	800258c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	2200      	movs	r2, #0
 80024a6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	2221      	movs	r2, #33	@ 0x21
 80024ae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80024b2:	f7fe fcf1 	bl	8000e98 <HAL_GetTick>
 80024b6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	88fa      	ldrh	r2, [r7, #6]
 80024bc:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	88fa      	ldrh	r2, [r7, #6]
 80024c4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	689b      	ldr	r3, [r3, #8]
 80024cc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80024d0:	d108      	bne.n	80024e4 <HAL_UART_Transmit+0x6c>
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	691b      	ldr	r3, [r3, #16]
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d104      	bne.n	80024e4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80024da:	2300      	movs	r3, #0
 80024dc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80024de:	68bb      	ldr	r3, [r7, #8]
 80024e0:	61bb      	str	r3, [r7, #24]
 80024e2:	e003      	b.n	80024ec <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80024e4:	68bb      	ldr	r3, [r7, #8]
 80024e6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80024e8:	2300      	movs	r3, #0
 80024ea:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80024ec:	e030      	b.n	8002550 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	9300      	str	r3, [sp, #0]
 80024f2:	697b      	ldr	r3, [r7, #20]
 80024f4:	2200      	movs	r2, #0
 80024f6:	2180      	movs	r1, #128	@ 0x80
 80024f8:	68f8      	ldr	r0, [r7, #12]
 80024fa:	f000 fcc5 	bl	8002e88 <UART_WaitOnFlagUntilTimeout>
 80024fe:	4603      	mov	r3, r0
 8002500:	2b00      	cmp	r3, #0
 8002502:	d005      	beq.n	8002510 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	2220      	movs	r2, #32
 8002508:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800250c:	2303      	movs	r3, #3
 800250e:	e03d      	b.n	800258c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8002510:	69fb      	ldr	r3, [r7, #28]
 8002512:	2b00      	cmp	r3, #0
 8002514:	d10b      	bne.n	800252e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002516:	69bb      	ldr	r3, [r7, #24]
 8002518:	881b      	ldrh	r3, [r3, #0]
 800251a:	461a      	mov	r2, r3
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002524:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8002526:	69bb      	ldr	r3, [r7, #24]
 8002528:	3302      	adds	r3, #2
 800252a:	61bb      	str	r3, [r7, #24]
 800252c:	e007      	b.n	800253e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800252e:	69fb      	ldr	r3, [r7, #28]
 8002530:	781a      	ldrb	r2, [r3, #0]
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002538:	69fb      	ldr	r3, [r7, #28]
 800253a:	3301      	adds	r3, #1
 800253c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8002544:	b29b      	uxth	r3, r3
 8002546:	3b01      	subs	r3, #1
 8002548:	b29a      	uxth	r2, r3
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8002556:	b29b      	uxth	r3, r3
 8002558:	2b00      	cmp	r3, #0
 800255a:	d1c8      	bne.n	80024ee <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800255c:	683b      	ldr	r3, [r7, #0]
 800255e:	9300      	str	r3, [sp, #0]
 8002560:	697b      	ldr	r3, [r7, #20]
 8002562:	2200      	movs	r2, #0
 8002564:	2140      	movs	r1, #64	@ 0x40
 8002566:	68f8      	ldr	r0, [r7, #12]
 8002568:	f000 fc8e 	bl	8002e88 <UART_WaitOnFlagUntilTimeout>
 800256c:	4603      	mov	r3, r0
 800256e:	2b00      	cmp	r3, #0
 8002570:	d005      	beq.n	800257e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	2220      	movs	r2, #32
 8002576:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800257a:	2303      	movs	r3, #3
 800257c:	e006      	b.n	800258c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	2220      	movs	r2, #32
 8002582:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8002586:	2300      	movs	r3, #0
 8002588:	e000      	b.n	800258c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800258a:	2302      	movs	r3, #2
  }
}
 800258c:	4618      	mov	r0, r3
 800258e:	3720      	adds	r7, #32
 8002590:	46bd      	mov	sp, r7
 8002592:	bd80      	pop	{r7, pc}

08002594 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b08a      	sub	sp, #40	@ 0x28
 8002598:	af00      	add	r7, sp, #0
 800259a:	60f8      	str	r0, [r7, #12]
 800259c:	60b9      	str	r1, [r7, #8]
 800259e:	4613      	mov	r3, r2
 80025a0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80025a8:	2b20      	cmp	r3, #32
 80025aa:	d137      	bne.n	800261c <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80025ac:	68bb      	ldr	r3, [r7, #8]
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d002      	beq.n	80025b8 <HAL_UART_Receive_IT+0x24>
 80025b2:	88fb      	ldrh	r3, [r7, #6]
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d101      	bne.n	80025bc <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80025b8:	2301      	movs	r3, #1
 80025ba:	e030      	b.n	800261e <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	2200      	movs	r2, #0
 80025c0:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	4a18      	ldr	r2, [pc, #96]	@ (8002628 <HAL_UART_Receive_IT+0x94>)
 80025c8:	4293      	cmp	r3, r2
 80025ca:	d01f      	beq.n	800260c <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	685b      	ldr	r3, [r3, #4]
 80025d2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d018      	beq.n	800260c <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80025e0:	697b      	ldr	r3, [r7, #20]
 80025e2:	e853 3f00 	ldrex	r3, [r3]
 80025e6:	613b      	str	r3, [r7, #16]
   return(result);
 80025e8:	693b      	ldr	r3, [r7, #16]
 80025ea:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80025ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	461a      	mov	r2, r3
 80025f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025f8:	623b      	str	r3, [r7, #32]
 80025fa:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80025fc:	69f9      	ldr	r1, [r7, #28]
 80025fe:	6a3a      	ldr	r2, [r7, #32]
 8002600:	e841 2300 	strex	r3, r2, [r1]
 8002604:	61bb      	str	r3, [r7, #24]
   return(result);
 8002606:	69bb      	ldr	r3, [r7, #24]
 8002608:	2b00      	cmp	r3, #0
 800260a:	d1e6      	bne.n	80025da <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800260c:	88fb      	ldrh	r3, [r7, #6]
 800260e:	461a      	mov	r2, r3
 8002610:	68b9      	ldr	r1, [r7, #8]
 8002612:	68f8      	ldr	r0, [r7, #12]
 8002614:	f000 fca6 	bl	8002f64 <UART_Start_Receive_IT>
 8002618:	4603      	mov	r3, r0
 800261a:	e000      	b.n	800261e <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800261c:	2302      	movs	r3, #2
  }
}
 800261e:	4618      	mov	r0, r3
 8002620:	3728      	adds	r7, #40	@ 0x28
 8002622:	46bd      	mov	sp, r7
 8002624:	bd80      	pop	{r7, pc}
 8002626:	bf00      	nop
 8002628:	40008000 	.word	0x40008000

0800262c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800262c:	b480      	push	{r7}
 800262e:	b083      	sub	sp, #12
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8002634:	bf00      	nop
 8002636:	370c      	adds	r7, #12
 8002638:	46bd      	mov	sp, r7
 800263a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263e:	4770      	bx	lr

08002640 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002640:	b480      	push	{r7}
 8002642:	b083      	sub	sp, #12
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
 8002648:	460b      	mov	r3, r1
 800264a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800264c:	bf00      	nop
 800264e:	370c      	adds	r7, #12
 8002650:	46bd      	mov	sp, r7
 8002652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002656:	4770      	bx	lr

08002658 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002658:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800265c:	b08c      	sub	sp, #48	@ 0x30
 800265e:	af00      	add	r7, sp, #0
 8002660:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002662:	2300      	movs	r3, #0
 8002664:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002668:	697b      	ldr	r3, [r7, #20]
 800266a:	689a      	ldr	r2, [r3, #8]
 800266c:	697b      	ldr	r3, [r7, #20]
 800266e:	691b      	ldr	r3, [r3, #16]
 8002670:	431a      	orrs	r2, r3
 8002672:	697b      	ldr	r3, [r7, #20]
 8002674:	695b      	ldr	r3, [r3, #20]
 8002676:	431a      	orrs	r2, r3
 8002678:	697b      	ldr	r3, [r7, #20]
 800267a:	69db      	ldr	r3, [r3, #28]
 800267c:	4313      	orrs	r3, r2
 800267e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002680:	697b      	ldr	r3, [r7, #20]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	681a      	ldr	r2, [r3, #0]
 8002686:	4bab      	ldr	r3, [pc, #684]	@ (8002934 <UART_SetConfig+0x2dc>)
 8002688:	4013      	ands	r3, r2
 800268a:	697a      	ldr	r2, [r7, #20]
 800268c:	6812      	ldr	r2, [r2, #0]
 800268e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002690:	430b      	orrs	r3, r1
 8002692:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002694:	697b      	ldr	r3, [r7, #20]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	685b      	ldr	r3, [r3, #4]
 800269a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800269e:	697b      	ldr	r3, [r7, #20]
 80026a0:	68da      	ldr	r2, [r3, #12]
 80026a2:	697b      	ldr	r3, [r7, #20]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	430a      	orrs	r2, r1
 80026a8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80026aa:	697b      	ldr	r3, [r7, #20]
 80026ac:	699b      	ldr	r3, [r3, #24]
 80026ae:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80026b0:	697b      	ldr	r3, [r7, #20]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	4aa0      	ldr	r2, [pc, #640]	@ (8002938 <UART_SetConfig+0x2e0>)
 80026b6:	4293      	cmp	r3, r2
 80026b8:	d004      	beq.n	80026c4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80026ba:	697b      	ldr	r3, [r7, #20]
 80026bc:	6a1b      	ldr	r3, [r3, #32]
 80026be:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80026c0:	4313      	orrs	r3, r2
 80026c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80026c4:	697b      	ldr	r3, [r7, #20]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	689b      	ldr	r3, [r3, #8]
 80026ca:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80026ce:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80026d2:	697a      	ldr	r2, [r7, #20]
 80026d4:	6812      	ldr	r2, [r2, #0]
 80026d6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80026d8:	430b      	orrs	r3, r1
 80026da:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80026dc:	697b      	ldr	r3, [r7, #20]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026e2:	f023 010f 	bic.w	r1, r3, #15
 80026e6:	697b      	ldr	r3, [r7, #20]
 80026e8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80026ea:	697b      	ldr	r3, [r7, #20]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	430a      	orrs	r2, r1
 80026f0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80026f2:	697b      	ldr	r3, [r7, #20]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	4a91      	ldr	r2, [pc, #580]	@ (800293c <UART_SetConfig+0x2e4>)
 80026f8:	4293      	cmp	r3, r2
 80026fa:	d125      	bne.n	8002748 <UART_SetConfig+0xf0>
 80026fc:	4b90      	ldr	r3, [pc, #576]	@ (8002940 <UART_SetConfig+0x2e8>)
 80026fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002702:	f003 0303 	and.w	r3, r3, #3
 8002706:	2b03      	cmp	r3, #3
 8002708:	d81a      	bhi.n	8002740 <UART_SetConfig+0xe8>
 800270a:	a201      	add	r2, pc, #4	@ (adr r2, 8002710 <UART_SetConfig+0xb8>)
 800270c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002710:	08002721 	.word	0x08002721
 8002714:	08002731 	.word	0x08002731
 8002718:	08002729 	.word	0x08002729
 800271c:	08002739 	.word	0x08002739
 8002720:	2301      	movs	r3, #1
 8002722:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002726:	e0d6      	b.n	80028d6 <UART_SetConfig+0x27e>
 8002728:	2302      	movs	r3, #2
 800272a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800272e:	e0d2      	b.n	80028d6 <UART_SetConfig+0x27e>
 8002730:	2304      	movs	r3, #4
 8002732:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002736:	e0ce      	b.n	80028d6 <UART_SetConfig+0x27e>
 8002738:	2308      	movs	r3, #8
 800273a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800273e:	e0ca      	b.n	80028d6 <UART_SetConfig+0x27e>
 8002740:	2310      	movs	r3, #16
 8002742:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002746:	e0c6      	b.n	80028d6 <UART_SetConfig+0x27e>
 8002748:	697b      	ldr	r3, [r7, #20]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	4a7d      	ldr	r2, [pc, #500]	@ (8002944 <UART_SetConfig+0x2ec>)
 800274e:	4293      	cmp	r3, r2
 8002750:	d138      	bne.n	80027c4 <UART_SetConfig+0x16c>
 8002752:	4b7b      	ldr	r3, [pc, #492]	@ (8002940 <UART_SetConfig+0x2e8>)
 8002754:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002758:	f003 030c 	and.w	r3, r3, #12
 800275c:	2b0c      	cmp	r3, #12
 800275e:	d82d      	bhi.n	80027bc <UART_SetConfig+0x164>
 8002760:	a201      	add	r2, pc, #4	@ (adr r2, 8002768 <UART_SetConfig+0x110>)
 8002762:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002766:	bf00      	nop
 8002768:	0800279d 	.word	0x0800279d
 800276c:	080027bd 	.word	0x080027bd
 8002770:	080027bd 	.word	0x080027bd
 8002774:	080027bd 	.word	0x080027bd
 8002778:	080027ad 	.word	0x080027ad
 800277c:	080027bd 	.word	0x080027bd
 8002780:	080027bd 	.word	0x080027bd
 8002784:	080027bd 	.word	0x080027bd
 8002788:	080027a5 	.word	0x080027a5
 800278c:	080027bd 	.word	0x080027bd
 8002790:	080027bd 	.word	0x080027bd
 8002794:	080027bd 	.word	0x080027bd
 8002798:	080027b5 	.word	0x080027b5
 800279c:	2300      	movs	r3, #0
 800279e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80027a2:	e098      	b.n	80028d6 <UART_SetConfig+0x27e>
 80027a4:	2302      	movs	r3, #2
 80027a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80027aa:	e094      	b.n	80028d6 <UART_SetConfig+0x27e>
 80027ac:	2304      	movs	r3, #4
 80027ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80027b2:	e090      	b.n	80028d6 <UART_SetConfig+0x27e>
 80027b4:	2308      	movs	r3, #8
 80027b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80027ba:	e08c      	b.n	80028d6 <UART_SetConfig+0x27e>
 80027bc:	2310      	movs	r3, #16
 80027be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80027c2:	e088      	b.n	80028d6 <UART_SetConfig+0x27e>
 80027c4:	697b      	ldr	r3, [r7, #20]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	4a5f      	ldr	r2, [pc, #380]	@ (8002948 <UART_SetConfig+0x2f0>)
 80027ca:	4293      	cmp	r3, r2
 80027cc:	d125      	bne.n	800281a <UART_SetConfig+0x1c2>
 80027ce:	4b5c      	ldr	r3, [pc, #368]	@ (8002940 <UART_SetConfig+0x2e8>)
 80027d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80027d4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80027d8:	2b30      	cmp	r3, #48	@ 0x30
 80027da:	d016      	beq.n	800280a <UART_SetConfig+0x1b2>
 80027dc:	2b30      	cmp	r3, #48	@ 0x30
 80027de:	d818      	bhi.n	8002812 <UART_SetConfig+0x1ba>
 80027e0:	2b20      	cmp	r3, #32
 80027e2:	d00a      	beq.n	80027fa <UART_SetConfig+0x1a2>
 80027e4:	2b20      	cmp	r3, #32
 80027e6:	d814      	bhi.n	8002812 <UART_SetConfig+0x1ba>
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d002      	beq.n	80027f2 <UART_SetConfig+0x19a>
 80027ec:	2b10      	cmp	r3, #16
 80027ee:	d008      	beq.n	8002802 <UART_SetConfig+0x1aa>
 80027f0:	e00f      	b.n	8002812 <UART_SetConfig+0x1ba>
 80027f2:	2300      	movs	r3, #0
 80027f4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80027f8:	e06d      	b.n	80028d6 <UART_SetConfig+0x27e>
 80027fa:	2302      	movs	r3, #2
 80027fc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002800:	e069      	b.n	80028d6 <UART_SetConfig+0x27e>
 8002802:	2304      	movs	r3, #4
 8002804:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002808:	e065      	b.n	80028d6 <UART_SetConfig+0x27e>
 800280a:	2308      	movs	r3, #8
 800280c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002810:	e061      	b.n	80028d6 <UART_SetConfig+0x27e>
 8002812:	2310      	movs	r3, #16
 8002814:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002818:	e05d      	b.n	80028d6 <UART_SetConfig+0x27e>
 800281a:	697b      	ldr	r3, [r7, #20]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	4a4b      	ldr	r2, [pc, #300]	@ (800294c <UART_SetConfig+0x2f4>)
 8002820:	4293      	cmp	r3, r2
 8002822:	d125      	bne.n	8002870 <UART_SetConfig+0x218>
 8002824:	4b46      	ldr	r3, [pc, #280]	@ (8002940 <UART_SetConfig+0x2e8>)
 8002826:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800282a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800282e:	2bc0      	cmp	r3, #192	@ 0xc0
 8002830:	d016      	beq.n	8002860 <UART_SetConfig+0x208>
 8002832:	2bc0      	cmp	r3, #192	@ 0xc0
 8002834:	d818      	bhi.n	8002868 <UART_SetConfig+0x210>
 8002836:	2b80      	cmp	r3, #128	@ 0x80
 8002838:	d00a      	beq.n	8002850 <UART_SetConfig+0x1f8>
 800283a:	2b80      	cmp	r3, #128	@ 0x80
 800283c:	d814      	bhi.n	8002868 <UART_SetConfig+0x210>
 800283e:	2b00      	cmp	r3, #0
 8002840:	d002      	beq.n	8002848 <UART_SetConfig+0x1f0>
 8002842:	2b40      	cmp	r3, #64	@ 0x40
 8002844:	d008      	beq.n	8002858 <UART_SetConfig+0x200>
 8002846:	e00f      	b.n	8002868 <UART_SetConfig+0x210>
 8002848:	2300      	movs	r3, #0
 800284a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800284e:	e042      	b.n	80028d6 <UART_SetConfig+0x27e>
 8002850:	2302      	movs	r3, #2
 8002852:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002856:	e03e      	b.n	80028d6 <UART_SetConfig+0x27e>
 8002858:	2304      	movs	r3, #4
 800285a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800285e:	e03a      	b.n	80028d6 <UART_SetConfig+0x27e>
 8002860:	2308      	movs	r3, #8
 8002862:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002866:	e036      	b.n	80028d6 <UART_SetConfig+0x27e>
 8002868:	2310      	movs	r3, #16
 800286a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800286e:	e032      	b.n	80028d6 <UART_SetConfig+0x27e>
 8002870:	697b      	ldr	r3, [r7, #20]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	4a30      	ldr	r2, [pc, #192]	@ (8002938 <UART_SetConfig+0x2e0>)
 8002876:	4293      	cmp	r3, r2
 8002878:	d12a      	bne.n	80028d0 <UART_SetConfig+0x278>
 800287a:	4b31      	ldr	r3, [pc, #196]	@ (8002940 <UART_SetConfig+0x2e8>)
 800287c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002880:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002884:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002888:	d01a      	beq.n	80028c0 <UART_SetConfig+0x268>
 800288a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800288e:	d81b      	bhi.n	80028c8 <UART_SetConfig+0x270>
 8002890:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002894:	d00c      	beq.n	80028b0 <UART_SetConfig+0x258>
 8002896:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800289a:	d815      	bhi.n	80028c8 <UART_SetConfig+0x270>
 800289c:	2b00      	cmp	r3, #0
 800289e:	d003      	beq.n	80028a8 <UART_SetConfig+0x250>
 80028a0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80028a4:	d008      	beq.n	80028b8 <UART_SetConfig+0x260>
 80028a6:	e00f      	b.n	80028c8 <UART_SetConfig+0x270>
 80028a8:	2300      	movs	r3, #0
 80028aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80028ae:	e012      	b.n	80028d6 <UART_SetConfig+0x27e>
 80028b0:	2302      	movs	r3, #2
 80028b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80028b6:	e00e      	b.n	80028d6 <UART_SetConfig+0x27e>
 80028b8:	2304      	movs	r3, #4
 80028ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80028be:	e00a      	b.n	80028d6 <UART_SetConfig+0x27e>
 80028c0:	2308      	movs	r3, #8
 80028c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80028c6:	e006      	b.n	80028d6 <UART_SetConfig+0x27e>
 80028c8:	2310      	movs	r3, #16
 80028ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80028ce:	e002      	b.n	80028d6 <UART_SetConfig+0x27e>
 80028d0:	2310      	movs	r3, #16
 80028d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80028d6:	697b      	ldr	r3, [r7, #20]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	4a17      	ldr	r2, [pc, #92]	@ (8002938 <UART_SetConfig+0x2e0>)
 80028dc:	4293      	cmp	r3, r2
 80028de:	f040 80a8 	bne.w	8002a32 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80028e2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80028e6:	2b08      	cmp	r3, #8
 80028e8:	d834      	bhi.n	8002954 <UART_SetConfig+0x2fc>
 80028ea:	a201      	add	r2, pc, #4	@ (adr r2, 80028f0 <UART_SetConfig+0x298>)
 80028ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028f0:	08002915 	.word	0x08002915
 80028f4:	08002955 	.word	0x08002955
 80028f8:	0800291d 	.word	0x0800291d
 80028fc:	08002955 	.word	0x08002955
 8002900:	08002923 	.word	0x08002923
 8002904:	08002955 	.word	0x08002955
 8002908:	08002955 	.word	0x08002955
 800290c:	08002955 	.word	0x08002955
 8002910:	0800292b 	.word	0x0800292b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002914:	f7ff fafe 	bl	8001f14 <HAL_RCC_GetPCLK1Freq>
 8002918:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800291a:	e021      	b.n	8002960 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800291c:	4b0c      	ldr	r3, [pc, #48]	@ (8002950 <UART_SetConfig+0x2f8>)
 800291e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002920:	e01e      	b.n	8002960 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002922:	f7ff fa89 	bl	8001e38 <HAL_RCC_GetSysClockFreq>
 8002926:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002928:	e01a      	b.n	8002960 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800292a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800292e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002930:	e016      	b.n	8002960 <UART_SetConfig+0x308>
 8002932:	bf00      	nop
 8002934:	cfff69f3 	.word	0xcfff69f3
 8002938:	40008000 	.word	0x40008000
 800293c:	40013800 	.word	0x40013800
 8002940:	40021000 	.word	0x40021000
 8002944:	40004400 	.word	0x40004400
 8002948:	40004800 	.word	0x40004800
 800294c:	40004c00 	.word	0x40004c00
 8002950:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8002954:	2300      	movs	r3, #0
 8002956:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8002958:	2301      	movs	r3, #1
 800295a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800295e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8002960:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002962:	2b00      	cmp	r3, #0
 8002964:	f000 812a 	beq.w	8002bbc <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8002968:	697b      	ldr	r3, [r7, #20]
 800296a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800296c:	4a9e      	ldr	r2, [pc, #632]	@ (8002be8 <UART_SetConfig+0x590>)
 800296e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002972:	461a      	mov	r2, r3
 8002974:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002976:	fbb3 f3f2 	udiv	r3, r3, r2
 800297a:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800297c:	697b      	ldr	r3, [r7, #20]
 800297e:	685a      	ldr	r2, [r3, #4]
 8002980:	4613      	mov	r3, r2
 8002982:	005b      	lsls	r3, r3, #1
 8002984:	4413      	add	r3, r2
 8002986:	69ba      	ldr	r2, [r7, #24]
 8002988:	429a      	cmp	r2, r3
 800298a:	d305      	bcc.n	8002998 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800298c:	697b      	ldr	r3, [r7, #20]
 800298e:	685b      	ldr	r3, [r3, #4]
 8002990:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002992:	69ba      	ldr	r2, [r7, #24]
 8002994:	429a      	cmp	r2, r3
 8002996:	d903      	bls.n	80029a0 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8002998:	2301      	movs	r3, #1
 800299a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800299e:	e10d      	b.n	8002bbc <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80029a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029a2:	2200      	movs	r2, #0
 80029a4:	60bb      	str	r3, [r7, #8]
 80029a6:	60fa      	str	r2, [r7, #12]
 80029a8:	697b      	ldr	r3, [r7, #20]
 80029aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029ac:	4a8e      	ldr	r2, [pc, #568]	@ (8002be8 <UART_SetConfig+0x590>)
 80029ae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80029b2:	b29b      	uxth	r3, r3
 80029b4:	2200      	movs	r2, #0
 80029b6:	603b      	str	r3, [r7, #0]
 80029b8:	607a      	str	r2, [r7, #4]
 80029ba:	e9d7 2300 	ldrd	r2, r3, [r7]
 80029be:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80029c2:	f7fd fc7d 	bl	80002c0 <__aeabi_uldivmod>
 80029c6:	4602      	mov	r2, r0
 80029c8:	460b      	mov	r3, r1
 80029ca:	4610      	mov	r0, r2
 80029cc:	4619      	mov	r1, r3
 80029ce:	f04f 0200 	mov.w	r2, #0
 80029d2:	f04f 0300 	mov.w	r3, #0
 80029d6:	020b      	lsls	r3, r1, #8
 80029d8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80029dc:	0202      	lsls	r2, r0, #8
 80029de:	6979      	ldr	r1, [r7, #20]
 80029e0:	6849      	ldr	r1, [r1, #4]
 80029e2:	0849      	lsrs	r1, r1, #1
 80029e4:	2000      	movs	r0, #0
 80029e6:	460c      	mov	r4, r1
 80029e8:	4605      	mov	r5, r0
 80029ea:	eb12 0804 	adds.w	r8, r2, r4
 80029ee:	eb43 0905 	adc.w	r9, r3, r5
 80029f2:	697b      	ldr	r3, [r7, #20]
 80029f4:	685b      	ldr	r3, [r3, #4]
 80029f6:	2200      	movs	r2, #0
 80029f8:	469a      	mov	sl, r3
 80029fa:	4693      	mov	fp, r2
 80029fc:	4652      	mov	r2, sl
 80029fe:	465b      	mov	r3, fp
 8002a00:	4640      	mov	r0, r8
 8002a02:	4649      	mov	r1, r9
 8002a04:	f7fd fc5c 	bl	80002c0 <__aeabi_uldivmod>
 8002a08:	4602      	mov	r2, r0
 8002a0a:	460b      	mov	r3, r1
 8002a0c:	4613      	mov	r3, r2
 8002a0e:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002a10:	6a3b      	ldr	r3, [r7, #32]
 8002a12:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002a16:	d308      	bcc.n	8002a2a <UART_SetConfig+0x3d2>
 8002a18:	6a3b      	ldr	r3, [r7, #32]
 8002a1a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002a1e:	d204      	bcs.n	8002a2a <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8002a20:	697b      	ldr	r3, [r7, #20]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	6a3a      	ldr	r2, [r7, #32]
 8002a26:	60da      	str	r2, [r3, #12]
 8002a28:	e0c8      	b.n	8002bbc <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8002a2a:	2301      	movs	r3, #1
 8002a2c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8002a30:	e0c4      	b.n	8002bbc <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002a32:	697b      	ldr	r3, [r7, #20]
 8002a34:	69db      	ldr	r3, [r3, #28]
 8002a36:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002a3a:	d167      	bne.n	8002b0c <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8002a3c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8002a40:	2b08      	cmp	r3, #8
 8002a42:	d828      	bhi.n	8002a96 <UART_SetConfig+0x43e>
 8002a44:	a201      	add	r2, pc, #4	@ (adr r2, 8002a4c <UART_SetConfig+0x3f4>)
 8002a46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a4a:	bf00      	nop
 8002a4c:	08002a71 	.word	0x08002a71
 8002a50:	08002a79 	.word	0x08002a79
 8002a54:	08002a81 	.word	0x08002a81
 8002a58:	08002a97 	.word	0x08002a97
 8002a5c:	08002a87 	.word	0x08002a87
 8002a60:	08002a97 	.word	0x08002a97
 8002a64:	08002a97 	.word	0x08002a97
 8002a68:	08002a97 	.word	0x08002a97
 8002a6c:	08002a8f 	.word	0x08002a8f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002a70:	f7ff fa50 	bl	8001f14 <HAL_RCC_GetPCLK1Freq>
 8002a74:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002a76:	e014      	b.n	8002aa2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002a78:	f7ff fa62 	bl	8001f40 <HAL_RCC_GetPCLK2Freq>
 8002a7c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002a7e:	e010      	b.n	8002aa2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002a80:	4b5a      	ldr	r3, [pc, #360]	@ (8002bec <UART_SetConfig+0x594>)
 8002a82:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002a84:	e00d      	b.n	8002aa2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002a86:	f7ff f9d7 	bl	8001e38 <HAL_RCC_GetSysClockFreq>
 8002a8a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002a8c:	e009      	b.n	8002aa2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002a8e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002a92:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002a94:	e005      	b.n	8002aa2 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8002a96:	2300      	movs	r3, #0
 8002a98:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8002a9a:	2301      	movs	r3, #1
 8002a9c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8002aa0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002aa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	f000 8089 	beq.w	8002bbc <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002aaa:	697b      	ldr	r3, [r7, #20]
 8002aac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002aae:	4a4e      	ldr	r2, [pc, #312]	@ (8002be8 <UART_SetConfig+0x590>)
 8002ab0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002ab4:	461a      	mov	r2, r3
 8002ab6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ab8:	fbb3 f3f2 	udiv	r3, r3, r2
 8002abc:	005a      	lsls	r2, r3, #1
 8002abe:	697b      	ldr	r3, [r7, #20]
 8002ac0:	685b      	ldr	r3, [r3, #4]
 8002ac2:	085b      	lsrs	r3, r3, #1
 8002ac4:	441a      	add	r2, r3
 8002ac6:	697b      	ldr	r3, [r7, #20]
 8002ac8:	685b      	ldr	r3, [r3, #4]
 8002aca:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ace:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002ad0:	6a3b      	ldr	r3, [r7, #32]
 8002ad2:	2b0f      	cmp	r3, #15
 8002ad4:	d916      	bls.n	8002b04 <UART_SetConfig+0x4ac>
 8002ad6:	6a3b      	ldr	r3, [r7, #32]
 8002ad8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002adc:	d212      	bcs.n	8002b04 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002ade:	6a3b      	ldr	r3, [r7, #32]
 8002ae0:	b29b      	uxth	r3, r3
 8002ae2:	f023 030f 	bic.w	r3, r3, #15
 8002ae6:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002ae8:	6a3b      	ldr	r3, [r7, #32]
 8002aea:	085b      	lsrs	r3, r3, #1
 8002aec:	b29b      	uxth	r3, r3
 8002aee:	f003 0307 	and.w	r3, r3, #7
 8002af2:	b29a      	uxth	r2, r3
 8002af4:	8bfb      	ldrh	r3, [r7, #30]
 8002af6:	4313      	orrs	r3, r2
 8002af8:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8002afa:	697b      	ldr	r3, [r7, #20]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	8bfa      	ldrh	r2, [r7, #30]
 8002b00:	60da      	str	r2, [r3, #12]
 8002b02:	e05b      	b.n	8002bbc <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8002b04:	2301      	movs	r3, #1
 8002b06:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8002b0a:	e057      	b.n	8002bbc <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002b0c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8002b10:	2b08      	cmp	r3, #8
 8002b12:	d828      	bhi.n	8002b66 <UART_SetConfig+0x50e>
 8002b14:	a201      	add	r2, pc, #4	@ (adr r2, 8002b1c <UART_SetConfig+0x4c4>)
 8002b16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b1a:	bf00      	nop
 8002b1c:	08002b41 	.word	0x08002b41
 8002b20:	08002b49 	.word	0x08002b49
 8002b24:	08002b51 	.word	0x08002b51
 8002b28:	08002b67 	.word	0x08002b67
 8002b2c:	08002b57 	.word	0x08002b57
 8002b30:	08002b67 	.word	0x08002b67
 8002b34:	08002b67 	.word	0x08002b67
 8002b38:	08002b67 	.word	0x08002b67
 8002b3c:	08002b5f 	.word	0x08002b5f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002b40:	f7ff f9e8 	bl	8001f14 <HAL_RCC_GetPCLK1Freq>
 8002b44:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002b46:	e014      	b.n	8002b72 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002b48:	f7ff f9fa 	bl	8001f40 <HAL_RCC_GetPCLK2Freq>
 8002b4c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002b4e:	e010      	b.n	8002b72 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002b50:	4b26      	ldr	r3, [pc, #152]	@ (8002bec <UART_SetConfig+0x594>)
 8002b52:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002b54:	e00d      	b.n	8002b72 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002b56:	f7ff f96f 	bl	8001e38 <HAL_RCC_GetSysClockFreq>
 8002b5a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002b5c:	e009      	b.n	8002b72 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002b5e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002b62:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002b64:	e005      	b.n	8002b72 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8002b66:	2300      	movs	r3, #0
 8002b68:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8002b6a:	2301      	movs	r3, #1
 8002b6c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8002b70:	bf00      	nop
    }

    if (pclk != 0U)
 8002b72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d021      	beq.n	8002bbc <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002b78:	697b      	ldr	r3, [r7, #20]
 8002b7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b7c:	4a1a      	ldr	r2, [pc, #104]	@ (8002be8 <UART_SetConfig+0x590>)
 8002b7e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002b82:	461a      	mov	r2, r3
 8002b84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b86:	fbb3 f2f2 	udiv	r2, r3, r2
 8002b8a:	697b      	ldr	r3, [r7, #20]
 8002b8c:	685b      	ldr	r3, [r3, #4]
 8002b8e:	085b      	lsrs	r3, r3, #1
 8002b90:	441a      	add	r2, r3
 8002b92:	697b      	ldr	r3, [r7, #20]
 8002b94:	685b      	ldr	r3, [r3, #4]
 8002b96:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b9a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002b9c:	6a3b      	ldr	r3, [r7, #32]
 8002b9e:	2b0f      	cmp	r3, #15
 8002ba0:	d909      	bls.n	8002bb6 <UART_SetConfig+0x55e>
 8002ba2:	6a3b      	ldr	r3, [r7, #32]
 8002ba4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ba8:	d205      	bcs.n	8002bb6 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002baa:	6a3b      	ldr	r3, [r7, #32]
 8002bac:	b29a      	uxth	r2, r3
 8002bae:	697b      	ldr	r3, [r7, #20]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	60da      	str	r2, [r3, #12]
 8002bb4:	e002      	b.n	8002bbc <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8002bb6:	2301      	movs	r3, #1
 8002bb8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8002bbc:	697b      	ldr	r3, [r7, #20]
 8002bbe:	2201      	movs	r2, #1
 8002bc0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8002bc4:	697b      	ldr	r3, [r7, #20]
 8002bc6:	2201      	movs	r2, #1
 8002bc8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002bcc:	697b      	ldr	r3, [r7, #20]
 8002bce:	2200      	movs	r2, #0
 8002bd0:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8002bd2:	697b      	ldr	r3, [r7, #20]
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8002bd8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8002bdc:	4618      	mov	r0, r3
 8002bde:	3730      	adds	r7, #48	@ 0x30
 8002be0:	46bd      	mov	sp, r7
 8002be2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002be6:	bf00      	nop
 8002be8:	08007e10 	.word	0x08007e10
 8002bec:	00f42400 	.word	0x00f42400

08002bf0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002bf0:	b480      	push	{r7}
 8002bf2:	b083      	sub	sp, #12
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bfc:	f003 0308 	and.w	r3, r3, #8
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d00a      	beq.n	8002c1a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	685b      	ldr	r3, [r3, #4]
 8002c0a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	430a      	orrs	r2, r1
 8002c18:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c1e:	f003 0301 	and.w	r3, r3, #1
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d00a      	beq.n	8002c3c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	685b      	ldr	r3, [r3, #4]
 8002c2c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	430a      	orrs	r2, r1
 8002c3a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c40:	f003 0302 	and.w	r3, r3, #2
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d00a      	beq.n	8002c5e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	685b      	ldr	r3, [r3, #4]
 8002c4e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	430a      	orrs	r2, r1
 8002c5c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c62:	f003 0304 	and.w	r3, r3, #4
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d00a      	beq.n	8002c80 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	685b      	ldr	r3, [r3, #4]
 8002c70:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	430a      	orrs	r2, r1
 8002c7e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c84:	f003 0310 	and.w	r3, r3, #16
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d00a      	beq.n	8002ca2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	689b      	ldr	r3, [r3, #8]
 8002c92:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	430a      	orrs	r2, r1
 8002ca0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ca6:	f003 0320 	and.w	r3, r3, #32
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d00a      	beq.n	8002cc4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	689b      	ldr	r3, [r3, #8]
 8002cb4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	430a      	orrs	r2, r1
 8002cc2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cc8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d01a      	beq.n	8002d06 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	685b      	ldr	r3, [r3, #4]
 8002cd6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	430a      	orrs	r2, r1
 8002ce4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cea:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002cee:	d10a      	bne.n	8002d06 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	685b      	ldr	r3, [r3, #4]
 8002cf6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	430a      	orrs	r2, r1
 8002d04:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d00a      	beq.n	8002d28 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	685b      	ldr	r3, [r3, #4]
 8002d18:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	430a      	orrs	r2, r1
 8002d26:	605a      	str	r2, [r3, #4]
  }
}
 8002d28:	bf00      	nop
 8002d2a:	370c      	adds	r7, #12
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d32:	4770      	bx	lr

08002d34 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b098      	sub	sp, #96	@ 0x60
 8002d38:	af02      	add	r7, sp, #8
 8002d3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	2200      	movs	r2, #0
 8002d40:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002d44:	f7fe f8a8 	bl	8000e98 <HAL_GetTick>
 8002d48:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f003 0308 	and.w	r3, r3, #8
 8002d54:	2b08      	cmp	r3, #8
 8002d56:	d12f      	bne.n	8002db8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002d58:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8002d5c:	9300      	str	r3, [sp, #0]
 8002d5e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d60:	2200      	movs	r2, #0
 8002d62:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8002d66:	6878      	ldr	r0, [r7, #4]
 8002d68:	f000 f88e 	bl	8002e88 <UART_WaitOnFlagUntilTimeout>
 8002d6c:	4603      	mov	r3, r0
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d022      	beq.n	8002db8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d7a:	e853 3f00 	ldrex	r3, [r3]
 8002d7e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002d80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d82:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002d86:	653b      	str	r3, [r7, #80]	@ 0x50
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	461a      	mov	r2, r3
 8002d8e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002d90:	647b      	str	r3, [r7, #68]	@ 0x44
 8002d92:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d94:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002d96:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002d98:	e841 2300 	strex	r3, r2, [r1]
 8002d9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002d9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d1e6      	bne.n	8002d72 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	2220      	movs	r2, #32
 8002da8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	2200      	movs	r2, #0
 8002db0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002db4:	2303      	movs	r3, #3
 8002db6:	e063      	b.n	8002e80 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f003 0304 	and.w	r3, r3, #4
 8002dc2:	2b04      	cmp	r3, #4
 8002dc4:	d149      	bne.n	8002e5a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002dc6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8002dca:	9300      	str	r3, [sp, #0]
 8002dcc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002dce:	2200      	movs	r2, #0
 8002dd0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8002dd4:	6878      	ldr	r0, [r7, #4]
 8002dd6:	f000 f857 	bl	8002e88 <UART_WaitOnFlagUntilTimeout>
 8002dda:	4603      	mov	r3, r0
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d03c      	beq.n	8002e5a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002de6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002de8:	e853 3f00 	ldrex	r3, [r3]
 8002dec:	623b      	str	r3, [r7, #32]
   return(result);
 8002dee:	6a3b      	ldr	r3, [r7, #32]
 8002df0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002df4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	461a      	mov	r2, r3
 8002dfc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002dfe:	633b      	str	r3, [r7, #48]	@ 0x30
 8002e00:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e02:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002e04:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002e06:	e841 2300 	strex	r3, r2, [r1]
 8002e0a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002e0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d1e6      	bne.n	8002de0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	3308      	adds	r3, #8
 8002e18:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e1a:	693b      	ldr	r3, [r7, #16]
 8002e1c:	e853 3f00 	ldrex	r3, [r3]
 8002e20:	60fb      	str	r3, [r7, #12]
   return(result);
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	f023 0301 	bic.w	r3, r3, #1
 8002e28:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	3308      	adds	r3, #8
 8002e30:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002e32:	61fa      	str	r2, [r7, #28]
 8002e34:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e36:	69b9      	ldr	r1, [r7, #24]
 8002e38:	69fa      	ldr	r2, [r7, #28]
 8002e3a:	e841 2300 	strex	r3, r2, [r1]
 8002e3e:	617b      	str	r3, [r7, #20]
   return(result);
 8002e40:	697b      	ldr	r3, [r7, #20]
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d1e5      	bne.n	8002e12 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	2220      	movs	r2, #32
 8002e4a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	2200      	movs	r2, #0
 8002e52:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002e56:	2303      	movs	r3, #3
 8002e58:	e012      	b.n	8002e80 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	2220      	movs	r2, #32
 8002e5e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	2220      	movs	r2, #32
 8002e66:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	2200      	movs	r2, #0
 8002e74:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	2200      	movs	r2, #0
 8002e7a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8002e7e:	2300      	movs	r3, #0
}
 8002e80:	4618      	mov	r0, r3
 8002e82:	3758      	adds	r7, #88	@ 0x58
 8002e84:	46bd      	mov	sp, r7
 8002e86:	bd80      	pop	{r7, pc}

08002e88 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b084      	sub	sp, #16
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	60f8      	str	r0, [r7, #12]
 8002e90:	60b9      	str	r1, [r7, #8]
 8002e92:	603b      	str	r3, [r7, #0]
 8002e94:	4613      	mov	r3, r2
 8002e96:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002e98:	e04f      	b.n	8002f3a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e9a:	69bb      	ldr	r3, [r7, #24]
 8002e9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ea0:	d04b      	beq.n	8002f3a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ea2:	f7fd fff9 	bl	8000e98 <HAL_GetTick>
 8002ea6:	4602      	mov	r2, r0
 8002ea8:	683b      	ldr	r3, [r7, #0]
 8002eaa:	1ad3      	subs	r3, r2, r3
 8002eac:	69ba      	ldr	r2, [r7, #24]
 8002eae:	429a      	cmp	r2, r3
 8002eb0:	d302      	bcc.n	8002eb8 <UART_WaitOnFlagUntilTimeout+0x30>
 8002eb2:	69bb      	ldr	r3, [r7, #24]
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d101      	bne.n	8002ebc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002eb8:	2303      	movs	r3, #3
 8002eba:	e04e      	b.n	8002f5a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f003 0304 	and.w	r3, r3, #4
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d037      	beq.n	8002f3a <UART_WaitOnFlagUntilTimeout+0xb2>
 8002eca:	68bb      	ldr	r3, [r7, #8]
 8002ecc:	2b80      	cmp	r3, #128	@ 0x80
 8002ece:	d034      	beq.n	8002f3a <UART_WaitOnFlagUntilTimeout+0xb2>
 8002ed0:	68bb      	ldr	r3, [r7, #8]
 8002ed2:	2b40      	cmp	r3, #64	@ 0x40
 8002ed4:	d031      	beq.n	8002f3a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	69db      	ldr	r3, [r3, #28]
 8002edc:	f003 0308 	and.w	r3, r3, #8
 8002ee0:	2b08      	cmp	r3, #8
 8002ee2:	d110      	bne.n	8002f06 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	2208      	movs	r2, #8
 8002eea:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002eec:	68f8      	ldr	r0, [r7, #12]
 8002eee:	f000 f95b 	bl	80031a8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	2208      	movs	r2, #8
 8002ef6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	2200      	movs	r2, #0
 8002efe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8002f02:	2301      	movs	r3, #1
 8002f04:	e029      	b.n	8002f5a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	69db      	ldr	r3, [r3, #28]
 8002f0c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002f10:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002f14:	d111      	bne.n	8002f3a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002f1e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002f20:	68f8      	ldr	r0, [r7, #12]
 8002f22:	f000 f941 	bl	80031a8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	2220      	movs	r2, #32
 8002f2a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	2200      	movs	r2, #0
 8002f32:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8002f36:	2303      	movs	r3, #3
 8002f38:	e00f      	b.n	8002f5a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	69da      	ldr	r2, [r3, #28]
 8002f40:	68bb      	ldr	r3, [r7, #8]
 8002f42:	4013      	ands	r3, r2
 8002f44:	68ba      	ldr	r2, [r7, #8]
 8002f46:	429a      	cmp	r2, r3
 8002f48:	bf0c      	ite	eq
 8002f4a:	2301      	moveq	r3, #1
 8002f4c:	2300      	movne	r3, #0
 8002f4e:	b2db      	uxtb	r3, r3
 8002f50:	461a      	mov	r2, r3
 8002f52:	79fb      	ldrb	r3, [r7, #7]
 8002f54:	429a      	cmp	r2, r3
 8002f56:	d0a0      	beq.n	8002e9a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002f58:	2300      	movs	r3, #0
}
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	3710      	adds	r7, #16
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	bd80      	pop	{r7, pc}
	...

08002f64 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002f64:	b480      	push	{r7}
 8002f66:	b0a3      	sub	sp, #140	@ 0x8c
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	60f8      	str	r0, [r7, #12]
 8002f6c:	60b9      	str	r1, [r7, #8]
 8002f6e:	4613      	mov	r3, r2
 8002f70:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	68ba      	ldr	r2, [r7, #8]
 8002f76:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	88fa      	ldrh	r2, [r7, #6]
 8002f7c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	88fa      	ldrh	r2, [r7, #6]
 8002f84:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	689b      	ldr	r3, [r3, #8]
 8002f92:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002f96:	d10e      	bne.n	8002fb6 <UART_Start_Receive_IT+0x52>
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	691b      	ldr	r3, [r3, #16]
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d105      	bne.n	8002fac <UART_Start_Receive_IT+0x48>
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8002fa6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8002faa:	e02d      	b.n	8003008 <UART_Start_Receive_IT+0xa4>
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	22ff      	movs	r2, #255	@ 0xff
 8002fb0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8002fb4:	e028      	b.n	8003008 <UART_Start_Receive_IT+0xa4>
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	689b      	ldr	r3, [r3, #8]
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d10d      	bne.n	8002fda <UART_Start_Receive_IT+0x76>
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	691b      	ldr	r3, [r3, #16]
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d104      	bne.n	8002fd0 <UART_Start_Receive_IT+0x6c>
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	22ff      	movs	r2, #255	@ 0xff
 8002fca:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8002fce:	e01b      	b.n	8003008 <UART_Start_Receive_IT+0xa4>
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	227f      	movs	r2, #127	@ 0x7f
 8002fd4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8002fd8:	e016      	b.n	8003008 <UART_Start_Receive_IT+0xa4>
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	689b      	ldr	r3, [r3, #8]
 8002fde:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002fe2:	d10d      	bne.n	8003000 <UART_Start_Receive_IT+0x9c>
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	691b      	ldr	r3, [r3, #16]
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d104      	bne.n	8002ff6 <UART_Start_Receive_IT+0x92>
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	227f      	movs	r2, #127	@ 0x7f
 8002ff0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8002ff4:	e008      	b.n	8003008 <UART_Start_Receive_IT+0xa4>
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	223f      	movs	r2, #63	@ 0x3f
 8002ffa:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8002ffe:	e003      	b.n	8003008 <UART_Start_Receive_IT+0xa4>
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	2200      	movs	r2, #0
 8003004:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	2200      	movs	r2, #0
 800300c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	2222      	movs	r2, #34	@ 0x22
 8003014:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	3308      	adds	r3, #8
 800301e:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003020:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003022:	e853 3f00 	ldrex	r3, [r3]
 8003026:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8003028:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800302a:	f043 0301 	orr.w	r3, r3, #1
 800302e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	3308      	adds	r3, #8
 8003038:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800303c:	673a      	str	r2, [r7, #112]	@ 0x70
 800303e:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003040:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8003042:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8003044:	e841 2300 	strex	r3, r2, [r1]
 8003048:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800304a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800304c:	2b00      	cmp	r3, #0
 800304e:	d1e3      	bne.n	8003018 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003054:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003058:	d14f      	bne.n	80030fa <UART_Start_Receive_IT+0x196>
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8003060:	88fa      	ldrh	r2, [r7, #6]
 8003062:	429a      	cmp	r2, r3
 8003064:	d349      	bcc.n	80030fa <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	689b      	ldr	r3, [r3, #8]
 800306a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800306e:	d107      	bne.n	8003080 <UART_Start_Receive_IT+0x11c>
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	691b      	ldr	r3, [r3, #16]
 8003074:	2b00      	cmp	r3, #0
 8003076:	d103      	bne.n	8003080 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	4a47      	ldr	r2, [pc, #284]	@ (8003198 <UART_Start_Receive_IT+0x234>)
 800307c:	675a      	str	r2, [r3, #116]	@ 0x74
 800307e:	e002      	b.n	8003086 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	4a46      	ldr	r2, [pc, #280]	@ (800319c <UART_Start_Receive_IT+0x238>)
 8003084:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	691b      	ldr	r3, [r3, #16]
 800308a:	2b00      	cmp	r3, #0
 800308c:	d01a      	beq.n	80030c4 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003094:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003096:	e853 3f00 	ldrex	r3, [r3]
 800309a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800309c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800309e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80030a2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	461a      	mov	r2, r3
 80030ac:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80030b0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80030b2:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030b4:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80030b6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80030b8:	e841 2300 	strex	r3, r2, [r1]
 80030bc:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 80030be:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d1e4      	bne.n	800308e <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	3308      	adds	r3, #8
 80030ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80030ce:	e853 3f00 	ldrex	r3, [r3]
 80030d2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80030d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030d6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80030da:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	3308      	adds	r3, #8
 80030e2:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80030e4:	64ba      	str	r2, [r7, #72]	@ 0x48
 80030e6:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030e8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80030ea:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80030ec:	e841 2300 	strex	r3, r2, [r1]
 80030f0:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80030f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d1e5      	bne.n	80030c4 <UART_Start_Receive_IT+0x160>
 80030f8:	e046      	b.n	8003188 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	689b      	ldr	r3, [r3, #8]
 80030fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003102:	d107      	bne.n	8003114 <UART_Start_Receive_IT+0x1b0>
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	691b      	ldr	r3, [r3, #16]
 8003108:	2b00      	cmp	r3, #0
 800310a:	d103      	bne.n	8003114 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	4a24      	ldr	r2, [pc, #144]	@ (80031a0 <UART_Start_Receive_IT+0x23c>)
 8003110:	675a      	str	r2, [r3, #116]	@ 0x74
 8003112:	e002      	b.n	800311a <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	4a23      	ldr	r2, [pc, #140]	@ (80031a4 <UART_Start_Receive_IT+0x240>)
 8003118:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	691b      	ldr	r3, [r3, #16]
 800311e:	2b00      	cmp	r3, #0
 8003120:	d019      	beq.n	8003156 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003128:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800312a:	e853 3f00 	ldrex	r3, [r3]
 800312e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003130:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003132:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8003136:	677b      	str	r3, [r7, #116]	@ 0x74
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	461a      	mov	r2, r3
 800313e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003140:	637b      	str	r3, [r7, #52]	@ 0x34
 8003142:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003144:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003146:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003148:	e841 2300 	strex	r3, r2, [r1]
 800314c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800314e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003150:	2b00      	cmp	r3, #0
 8003152:	d1e6      	bne.n	8003122 <UART_Start_Receive_IT+0x1be>
 8003154:	e018      	b.n	8003188 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800315c:	697b      	ldr	r3, [r7, #20]
 800315e:	e853 3f00 	ldrex	r3, [r3]
 8003162:	613b      	str	r3, [r7, #16]
   return(result);
 8003164:	693b      	ldr	r3, [r7, #16]
 8003166:	f043 0320 	orr.w	r3, r3, #32
 800316a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	461a      	mov	r2, r3
 8003172:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003174:	623b      	str	r3, [r7, #32]
 8003176:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003178:	69f9      	ldr	r1, [r7, #28]
 800317a:	6a3a      	ldr	r2, [r7, #32]
 800317c:	e841 2300 	strex	r3, r2, [r1]
 8003180:	61bb      	str	r3, [r7, #24]
   return(result);
 8003182:	69bb      	ldr	r3, [r7, #24]
 8003184:	2b00      	cmp	r3, #0
 8003186:	d1e6      	bne.n	8003156 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8003188:	2300      	movs	r3, #0
}
 800318a:	4618      	mov	r0, r3
 800318c:	378c      	adds	r7, #140	@ 0x8c
 800318e:	46bd      	mov	sp, r7
 8003190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003194:	4770      	bx	lr
 8003196:	bf00      	nop
 8003198:	08003949 	.word	0x08003949
 800319c:	080035e5 	.word	0x080035e5
 80031a0:	0800342d 	.word	0x0800342d
 80031a4:	08003275 	.word	0x08003275

080031a8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80031a8:	b480      	push	{r7}
 80031aa:	b095      	sub	sp, #84	@ 0x54
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80031b8:	e853 3f00 	ldrex	r3, [r3]
 80031bc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80031be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031c0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80031c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	461a      	mov	r2, r3
 80031cc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80031ce:	643b      	str	r3, [r7, #64]	@ 0x40
 80031d0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031d2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80031d4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80031d6:	e841 2300 	strex	r3, r2, [r1]
 80031da:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80031dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d1e6      	bne.n	80031b0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	3308      	adds	r3, #8
 80031e8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031ea:	6a3b      	ldr	r3, [r7, #32]
 80031ec:	e853 3f00 	ldrex	r3, [r3]
 80031f0:	61fb      	str	r3, [r7, #28]
   return(result);
 80031f2:	69fb      	ldr	r3, [r7, #28]
 80031f4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80031f8:	f023 0301 	bic.w	r3, r3, #1
 80031fc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	3308      	adds	r3, #8
 8003204:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003206:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003208:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800320a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800320c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800320e:	e841 2300 	strex	r3, r2, [r1]
 8003212:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003214:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003216:	2b00      	cmp	r3, #0
 8003218:	d1e3      	bne.n	80031e2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800321e:	2b01      	cmp	r3, #1
 8003220:	d118      	bne.n	8003254 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	e853 3f00 	ldrex	r3, [r3]
 800322e:	60bb      	str	r3, [r7, #8]
   return(result);
 8003230:	68bb      	ldr	r3, [r7, #8]
 8003232:	f023 0310 	bic.w	r3, r3, #16
 8003236:	647b      	str	r3, [r7, #68]	@ 0x44
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	461a      	mov	r2, r3
 800323e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003240:	61bb      	str	r3, [r7, #24]
 8003242:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003244:	6979      	ldr	r1, [r7, #20]
 8003246:	69ba      	ldr	r2, [r7, #24]
 8003248:	e841 2300 	strex	r3, r2, [r1]
 800324c:	613b      	str	r3, [r7, #16]
   return(result);
 800324e:	693b      	ldr	r3, [r7, #16]
 8003250:	2b00      	cmp	r3, #0
 8003252:	d1e6      	bne.n	8003222 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2220      	movs	r2, #32
 8003258:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	2200      	movs	r2, #0
 8003260:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	2200      	movs	r2, #0
 8003266:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8003268:	bf00      	nop
 800326a:	3754      	adds	r7, #84	@ 0x54
 800326c:	46bd      	mov	sp, r7
 800326e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003272:	4770      	bx	lr

08003274 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	b09c      	sub	sp, #112	@ 0x70
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8003282:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800328c:	2b22      	cmp	r3, #34	@ 0x22
 800328e:	f040 80be 	bne.w	800340e <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003298:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800329c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80032a0:	b2d9      	uxtb	r1, r3
 80032a2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80032a6:	b2da      	uxtb	r2, r3
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032ac:	400a      	ands	r2, r1
 80032ae:	b2d2      	uxtb	r2, r2
 80032b0:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032b6:	1c5a      	adds	r2, r3, #1
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80032c2:	b29b      	uxth	r3, r3
 80032c4:	3b01      	subs	r3, #1
 80032c6:	b29a      	uxth	r2, r3
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80032d4:	b29b      	uxth	r3, r3
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	f040 80a1 	bne.w	800341e <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032e2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80032e4:	e853 3f00 	ldrex	r3, [r3]
 80032e8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80032ea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80032ec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80032f0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	461a      	mov	r2, r3
 80032f8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80032fa:	65bb      	str	r3, [r7, #88]	@ 0x58
 80032fc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032fe:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003300:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003302:	e841 2300 	strex	r3, r2, [r1]
 8003306:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003308:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800330a:	2b00      	cmp	r3, #0
 800330c:	d1e6      	bne.n	80032dc <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	3308      	adds	r3, #8
 8003314:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003316:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003318:	e853 3f00 	ldrex	r3, [r3]
 800331c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800331e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003320:	f023 0301 	bic.w	r3, r3, #1
 8003324:	667b      	str	r3, [r7, #100]	@ 0x64
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	3308      	adds	r3, #8
 800332c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800332e:	647a      	str	r2, [r7, #68]	@ 0x44
 8003330:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003332:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003334:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003336:	e841 2300 	strex	r3, r2, [r1]
 800333a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800333c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800333e:	2b00      	cmp	r3, #0
 8003340:	d1e5      	bne.n	800330e <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	2220      	movs	r2, #32
 8003346:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	2200      	movs	r2, #0
 800334e:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2200      	movs	r2, #0
 8003354:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	4a33      	ldr	r2, [pc, #204]	@ (8003428 <UART_RxISR_8BIT+0x1b4>)
 800335c:	4293      	cmp	r3, r2
 800335e:	d01f      	beq.n	80033a0 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	685b      	ldr	r3, [r3, #4]
 8003366:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800336a:	2b00      	cmp	r3, #0
 800336c:	d018      	beq.n	80033a0 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003374:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003376:	e853 3f00 	ldrex	r3, [r3]
 800337a:	623b      	str	r3, [r7, #32]
   return(result);
 800337c:	6a3b      	ldr	r3, [r7, #32]
 800337e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003382:	663b      	str	r3, [r7, #96]	@ 0x60
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	461a      	mov	r2, r3
 800338a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800338c:	633b      	str	r3, [r7, #48]	@ 0x30
 800338e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003390:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003392:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003394:	e841 2300 	strex	r3, r2, [r1]
 8003398:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800339a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800339c:	2b00      	cmp	r3, #0
 800339e:	d1e6      	bne.n	800336e <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80033a4:	2b01      	cmp	r3, #1
 80033a6:	d12e      	bne.n	8003406 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	2200      	movs	r2, #0
 80033ac:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033b4:	693b      	ldr	r3, [r7, #16]
 80033b6:	e853 3f00 	ldrex	r3, [r3]
 80033ba:	60fb      	str	r3, [r7, #12]
   return(result);
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	f023 0310 	bic.w	r3, r3, #16
 80033c2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	461a      	mov	r2, r3
 80033ca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80033cc:	61fb      	str	r3, [r7, #28]
 80033ce:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033d0:	69b9      	ldr	r1, [r7, #24]
 80033d2:	69fa      	ldr	r2, [r7, #28]
 80033d4:	e841 2300 	strex	r3, r2, [r1]
 80033d8:	617b      	str	r3, [r7, #20]
   return(result);
 80033da:	697b      	ldr	r3, [r7, #20]
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d1e6      	bne.n	80033ae <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	69db      	ldr	r3, [r3, #28]
 80033e6:	f003 0310 	and.w	r3, r3, #16
 80033ea:	2b10      	cmp	r3, #16
 80033ec:	d103      	bne.n	80033f6 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	2210      	movs	r2, #16
 80033f4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80033fc:	4619      	mov	r1, r3
 80033fe:	6878      	ldr	r0, [r7, #4]
 8003400:	f7ff f91e 	bl	8002640 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8003404:	e00b      	b.n	800341e <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8003406:	6878      	ldr	r0, [r7, #4]
 8003408:	f7fd f998 	bl	800073c <HAL_UART_RxCpltCallback>
}
 800340c:	e007      	b.n	800341e <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	699a      	ldr	r2, [r3, #24]
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f042 0208 	orr.w	r2, r2, #8
 800341c:	619a      	str	r2, [r3, #24]
}
 800341e:	bf00      	nop
 8003420:	3770      	adds	r7, #112	@ 0x70
 8003422:	46bd      	mov	sp, r7
 8003424:	bd80      	pop	{r7, pc}
 8003426:	bf00      	nop
 8003428:	40008000 	.word	0x40008000

0800342c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	b09c      	sub	sp, #112	@ 0x70
 8003430:	af00      	add	r7, sp, #0
 8003432:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800343a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003444:	2b22      	cmp	r3, #34	@ 0x22
 8003446:	f040 80be 	bne.w	80035c6 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003450:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003458:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800345a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800345e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8003462:	4013      	ands	r3, r2
 8003464:	b29a      	uxth	r2, r3
 8003466:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003468:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800346e:	1c9a      	adds	r2, r3, #2
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800347a:	b29b      	uxth	r3, r3
 800347c:	3b01      	subs	r3, #1
 800347e:	b29a      	uxth	r2, r3
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800348c:	b29b      	uxth	r3, r3
 800348e:	2b00      	cmp	r3, #0
 8003490:	f040 80a1 	bne.w	80035d6 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800349a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800349c:	e853 3f00 	ldrex	r3, [r3]
 80034a0:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80034a2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80034a4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80034a8:	667b      	str	r3, [r7, #100]	@ 0x64
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	461a      	mov	r2, r3
 80034b0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80034b2:	657b      	str	r3, [r7, #84]	@ 0x54
 80034b4:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034b6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80034b8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80034ba:	e841 2300 	strex	r3, r2, [r1]
 80034be:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80034c0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d1e6      	bne.n	8003494 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	3308      	adds	r3, #8
 80034cc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80034d0:	e853 3f00 	ldrex	r3, [r3]
 80034d4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80034d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034d8:	f023 0301 	bic.w	r3, r3, #1
 80034dc:	663b      	str	r3, [r7, #96]	@ 0x60
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	3308      	adds	r3, #8
 80034e4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80034e6:	643a      	str	r2, [r7, #64]	@ 0x40
 80034e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034ea:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80034ec:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80034ee:	e841 2300 	strex	r3, r2, [r1]
 80034f2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80034f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d1e5      	bne.n	80034c6 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	2220      	movs	r2, #32
 80034fe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	2200      	movs	r2, #0
 8003506:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2200      	movs	r2, #0
 800350c:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	4a33      	ldr	r2, [pc, #204]	@ (80035e0 <UART_RxISR_16BIT+0x1b4>)
 8003514:	4293      	cmp	r3, r2
 8003516:	d01f      	beq.n	8003558 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	685b      	ldr	r3, [r3, #4]
 800351e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003522:	2b00      	cmp	r3, #0
 8003524:	d018      	beq.n	8003558 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800352c:	6a3b      	ldr	r3, [r7, #32]
 800352e:	e853 3f00 	ldrex	r3, [r3]
 8003532:	61fb      	str	r3, [r7, #28]
   return(result);
 8003534:	69fb      	ldr	r3, [r7, #28]
 8003536:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800353a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	461a      	mov	r2, r3
 8003542:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003544:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003546:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003548:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800354a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800354c:	e841 2300 	strex	r3, r2, [r1]
 8003550:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003552:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003554:	2b00      	cmp	r3, #0
 8003556:	d1e6      	bne.n	8003526 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800355c:	2b01      	cmp	r3, #1
 800355e:	d12e      	bne.n	80035be <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	2200      	movs	r2, #0
 8003564:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	e853 3f00 	ldrex	r3, [r3]
 8003572:	60bb      	str	r3, [r7, #8]
   return(result);
 8003574:	68bb      	ldr	r3, [r7, #8]
 8003576:	f023 0310 	bic.w	r3, r3, #16
 800357a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	461a      	mov	r2, r3
 8003582:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003584:	61bb      	str	r3, [r7, #24]
 8003586:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003588:	6979      	ldr	r1, [r7, #20]
 800358a:	69ba      	ldr	r2, [r7, #24]
 800358c:	e841 2300 	strex	r3, r2, [r1]
 8003590:	613b      	str	r3, [r7, #16]
   return(result);
 8003592:	693b      	ldr	r3, [r7, #16]
 8003594:	2b00      	cmp	r3, #0
 8003596:	d1e6      	bne.n	8003566 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	69db      	ldr	r3, [r3, #28]
 800359e:	f003 0310 	and.w	r3, r3, #16
 80035a2:	2b10      	cmp	r3, #16
 80035a4:	d103      	bne.n	80035ae <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	2210      	movs	r2, #16
 80035ac:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80035b4:	4619      	mov	r1, r3
 80035b6:	6878      	ldr	r0, [r7, #4]
 80035b8:	f7ff f842 	bl	8002640 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80035bc:	e00b      	b.n	80035d6 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 80035be:	6878      	ldr	r0, [r7, #4]
 80035c0:	f7fd f8bc 	bl	800073c <HAL_UART_RxCpltCallback>
}
 80035c4:	e007      	b.n	80035d6 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	699a      	ldr	r2, [r3, #24]
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f042 0208 	orr.w	r2, r2, #8
 80035d4:	619a      	str	r2, [r3, #24]
}
 80035d6:	bf00      	nop
 80035d8:	3770      	adds	r7, #112	@ 0x70
 80035da:	46bd      	mov	sp, r7
 80035dc:	bd80      	pop	{r7, pc}
 80035de:	bf00      	nop
 80035e0:	40008000 	.word	0x40008000

080035e4 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80035e4:	b580      	push	{r7, lr}
 80035e6:	b0ac      	sub	sp, #176	@ 0xb0
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80035f2:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	69db      	ldr	r3, [r3, #28]
 80035fc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	689b      	ldr	r3, [r3, #8]
 8003610:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800361a:	2b22      	cmp	r3, #34	@ 0x22
 800361c:	f040 8183 	bne.w	8003926 <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8003626:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800362a:	e126      	b.n	800387a <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003632:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8003636:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800363a:	b2d9      	uxtb	r1, r3
 800363c:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8003640:	b2da      	uxtb	r2, r3
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003646:	400a      	ands	r2, r1
 8003648:	b2d2      	uxtb	r2, r2
 800364a:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003650:	1c5a      	adds	r2, r3, #1
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800365c:	b29b      	uxth	r3, r3
 800365e:	3b01      	subs	r3, #1
 8003660:	b29a      	uxth	r2, r3
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	69db      	ldr	r3, [r3, #28]
 800366e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8003672:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003676:	f003 0307 	and.w	r3, r3, #7
 800367a:	2b00      	cmp	r3, #0
 800367c:	d053      	beq.n	8003726 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800367e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003682:	f003 0301 	and.w	r3, r3, #1
 8003686:	2b00      	cmp	r3, #0
 8003688:	d011      	beq.n	80036ae <UART_RxISR_8BIT_FIFOEN+0xca>
 800368a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800368e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003692:	2b00      	cmp	r3, #0
 8003694:	d00b      	beq.n	80036ae <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	2201      	movs	r2, #1
 800369c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036a4:	f043 0201 	orr.w	r2, r3, #1
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80036ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80036b2:	f003 0302 	and.w	r3, r3, #2
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d011      	beq.n	80036de <UART_RxISR_8BIT_FIFOEN+0xfa>
 80036ba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80036be:	f003 0301 	and.w	r3, r3, #1
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d00b      	beq.n	80036de <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	2202      	movs	r2, #2
 80036cc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036d4:	f043 0204 	orr.w	r2, r3, #4
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80036de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80036e2:	f003 0304 	and.w	r3, r3, #4
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d011      	beq.n	800370e <UART_RxISR_8BIT_FIFOEN+0x12a>
 80036ea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80036ee:	f003 0301 	and.w	r3, r3, #1
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d00b      	beq.n	800370e <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	2204      	movs	r2, #4
 80036fc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003704:	f043 0202 	orr.w	r2, r3, #2
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003714:	2b00      	cmp	r3, #0
 8003716:	d006      	beq.n	8003726 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003718:	6878      	ldr	r0, [r7, #4]
 800371a:	f7fe ff87 	bl	800262c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	2200      	movs	r2, #0
 8003722:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800372c:	b29b      	uxth	r3, r3
 800372e:	2b00      	cmp	r3, #0
 8003730:	f040 80a3 	bne.w	800387a <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800373a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800373c:	e853 3f00 	ldrex	r3, [r3]
 8003740:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8003742:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003744:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003748:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	461a      	mov	r2, r3
 8003752:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003756:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003758:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800375a:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800375c:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800375e:	e841 2300 	strex	r3, r2, [r1]
 8003762:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8003764:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003766:	2b00      	cmp	r3, #0
 8003768:	d1e4      	bne.n	8003734 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	3308      	adds	r3, #8
 8003770:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003772:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003774:	e853 3f00 	ldrex	r3, [r3]
 8003778:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800377a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800377c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003780:	f023 0301 	bic.w	r3, r3, #1
 8003784:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	3308      	adds	r3, #8
 800378e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003792:	66ba      	str	r2, [r7, #104]	@ 0x68
 8003794:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003796:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8003798:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800379a:	e841 2300 	strex	r3, r2, [r1]
 800379e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80037a0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d1e1      	bne.n	800376a <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	2220      	movs	r2, #32
 80037aa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	2200      	movs	r2, #0
 80037b2:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	2200      	movs	r2, #0
 80037b8:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	4a60      	ldr	r2, [pc, #384]	@ (8003940 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 80037c0:	4293      	cmp	r3, r2
 80037c2:	d021      	beq.n	8003808 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	685b      	ldr	r3, [r3, #4]
 80037ca:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d01a      	beq.n	8003808 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037d8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80037da:	e853 3f00 	ldrex	r3, [r3]
 80037de:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80037e0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80037e2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80037e6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	461a      	mov	r2, r3
 80037f0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80037f4:	657b      	str	r3, [r7, #84]	@ 0x54
 80037f6:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037f8:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80037fa:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80037fc:	e841 2300 	strex	r3, r2, [r1]
 8003800:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8003802:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003804:	2b00      	cmp	r3, #0
 8003806:	d1e4      	bne.n	80037d2 <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800380c:	2b01      	cmp	r3, #1
 800380e:	d130      	bne.n	8003872 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2200      	movs	r2, #0
 8003814:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800381c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800381e:	e853 3f00 	ldrex	r3, [r3]
 8003822:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003824:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003826:	f023 0310 	bic.w	r3, r3, #16
 800382a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	461a      	mov	r2, r3
 8003834:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003838:	643b      	str	r3, [r7, #64]	@ 0x40
 800383a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800383c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800383e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003840:	e841 2300 	strex	r3, r2, [r1]
 8003844:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003846:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003848:	2b00      	cmp	r3, #0
 800384a:	d1e4      	bne.n	8003816 <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	69db      	ldr	r3, [r3, #28]
 8003852:	f003 0310 	and.w	r3, r3, #16
 8003856:	2b10      	cmp	r3, #16
 8003858:	d103      	bne.n	8003862 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	2210      	movs	r2, #16
 8003860:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8003868:	4619      	mov	r1, r3
 800386a:	6878      	ldr	r0, [r7, #4]
 800386c:	f7fe fee8 	bl	8002640 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8003870:	e00e      	b.n	8003890 <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 8003872:	6878      	ldr	r0, [r7, #4]
 8003874:	f7fc ff62 	bl	800073c <HAL_UART_RxCpltCallback>
        break;
 8003878:	e00a      	b.n	8003890 <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800387a:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800387e:	2b00      	cmp	r3, #0
 8003880:	d006      	beq.n	8003890 <UART_RxISR_8BIT_FIFOEN+0x2ac>
 8003882:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003886:	f003 0320 	and.w	r3, r3, #32
 800388a:	2b00      	cmp	r3, #0
 800388c:	f47f aece 	bne.w	800362c <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8003896:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800389a:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d049      	beq.n	8003936 <UART_RxISR_8BIT_FIFOEN+0x352>
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80038a8:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 80038ac:	429a      	cmp	r2, r3
 80038ae:	d242      	bcs.n	8003936 <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	3308      	adds	r3, #8
 80038b6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038b8:	6a3b      	ldr	r3, [r7, #32]
 80038ba:	e853 3f00 	ldrex	r3, [r3]
 80038be:	61fb      	str	r3, [r7, #28]
   return(result);
 80038c0:	69fb      	ldr	r3, [r7, #28]
 80038c2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80038c6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	3308      	adds	r3, #8
 80038d0:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80038d4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80038d6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038d8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80038da:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80038dc:	e841 2300 	strex	r3, r2, [r1]
 80038e0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80038e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d1e3      	bne.n	80038b0 <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	4a16      	ldr	r2, [pc, #88]	@ (8003944 <UART_RxISR_8BIT_FIFOEN+0x360>)
 80038ec:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	e853 3f00 	ldrex	r3, [r3]
 80038fa:	60bb      	str	r3, [r7, #8]
   return(result);
 80038fc:	68bb      	ldr	r3, [r7, #8]
 80038fe:	f043 0320 	orr.w	r3, r3, #32
 8003902:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	461a      	mov	r2, r3
 800390c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003910:	61bb      	str	r3, [r7, #24]
 8003912:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003914:	6979      	ldr	r1, [r7, #20]
 8003916:	69ba      	ldr	r2, [r7, #24]
 8003918:	e841 2300 	strex	r3, r2, [r1]
 800391c:	613b      	str	r3, [r7, #16]
   return(result);
 800391e:	693b      	ldr	r3, [r7, #16]
 8003920:	2b00      	cmp	r3, #0
 8003922:	d1e4      	bne.n	80038ee <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8003924:	e007      	b.n	8003936 <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	699a      	ldr	r2, [r3, #24]
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f042 0208 	orr.w	r2, r2, #8
 8003934:	619a      	str	r2, [r3, #24]
}
 8003936:	bf00      	nop
 8003938:	37b0      	adds	r7, #176	@ 0xb0
 800393a:	46bd      	mov	sp, r7
 800393c:	bd80      	pop	{r7, pc}
 800393e:	bf00      	nop
 8003940:	40008000 	.word	0x40008000
 8003944:	08003275 	.word	0x08003275

08003948 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8003948:	b580      	push	{r7, lr}
 800394a:	b0ae      	sub	sp, #184	@ 0xb8
 800394c:	af00      	add	r7, sp, #0
 800394e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8003956:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	69db      	ldr	r3, [r3, #28]
 8003960:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	689b      	ldr	r3, [r3, #8]
 8003974:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800397e:	2b22      	cmp	r3, #34	@ 0x22
 8003980:	f040 8187 	bne.w	8003c92 <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800398a:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800398e:	e12a      	b.n	8003be6 <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003996:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800399e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 80039a2:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 80039a6:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 80039aa:	4013      	ands	r3, r2
 80039ac:	b29a      	uxth	r2, r3
 80039ae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80039b2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039b8:	1c9a      	adds	r2, r3, #2
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80039c4:	b29b      	uxth	r3, r3
 80039c6:	3b01      	subs	r3, #1
 80039c8:	b29a      	uxth	r2, r3
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	69db      	ldr	r3, [r3, #28]
 80039d6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80039da:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80039de:	f003 0307 	and.w	r3, r3, #7
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d053      	beq.n	8003a8e <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80039e6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80039ea:	f003 0301 	and.w	r3, r3, #1
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d011      	beq.n	8003a16 <UART_RxISR_16BIT_FIFOEN+0xce>
 80039f2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80039f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d00b      	beq.n	8003a16 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	2201      	movs	r2, #1
 8003a04:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a0c:	f043 0201 	orr.w	r2, r3, #1
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003a16:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003a1a:	f003 0302 	and.w	r3, r3, #2
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d011      	beq.n	8003a46 <UART_RxISR_16BIT_FIFOEN+0xfe>
 8003a22:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003a26:	f003 0301 	and.w	r3, r3, #1
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d00b      	beq.n	8003a46 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	2202      	movs	r2, #2
 8003a34:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a3c:	f043 0204 	orr.w	r2, r3, #4
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003a46:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003a4a:	f003 0304 	and.w	r3, r3, #4
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d011      	beq.n	8003a76 <UART_RxISR_16BIT_FIFOEN+0x12e>
 8003a52:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003a56:	f003 0301 	and.w	r3, r3, #1
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d00b      	beq.n	8003a76 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	2204      	movs	r2, #4
 8003a64:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a6c:	f043 0202 	orr.w	r2, r3, #2
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d006      	beq.n	8003a8e <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003a80:	6878      	ldr	r0, [r7, #4]
 8003a82:	f7fe fdd3 	bl	800262c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	2200      	movs	r2, #0
 8003a8a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8003a94:	b29b      	uxth	r3, r3
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	f040 80a5 	bne.w	8003be6 <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003aa2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003aa4:	e853 3f00 	ldrex	r3, [r3]
 8003aa8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003aaa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003aac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003ab0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	461a      	mov	r2, r3
 8003aba:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003abe:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003ac2:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ac4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003ac6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003aca:	e841 2300 	strex	r3, r2, [r1]
 8003ace:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003ad0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d1e2      	bne.n	8003a9c <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	3308      	adds	r3, #8
 8003adc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ade:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003ae0:	e853 3f00 	ldrex	r3, [r3]
 8003ae4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003ae6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003ae8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003aec:	f023 0301 	bic.w	r3, r3, #1
 8003af0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	3308      	adds	r3, #8
 8003afa:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8003afe:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003b00:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b02:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003b04:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003b06:	e841 2300 	strex	r3, r2, [r1]
 8003b0a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003b0c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d1e1      	bne.n	8003ad6 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	2220      	movs	r2, #32
 8003b16:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	2200      	movs	r2, #0
 8003b24:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	4a60      	ldr	r2, [pc, #384]	@ (8003cac <UART_RxISR_16BIT_FIFOEN+0x364>)
 8003b2c:	4293      	cmp	r3, r2
 8003b2e:	d021      	beq.n	8003b74 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	685b      	ldr	r3, [r3, #4]
 8003b36:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d01a      	beq.n	8003b74 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b44:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003b46:	e853 3f00 	ldrex	r3, [r3]
 8003b4a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003b4c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003b4e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003b52:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	461a      	mov	r2, r3
 8003b5c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003b60:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003b62:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b64:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003b66:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003b68:	e841 2300 	strex	r3, r2, [r1]
 8003b6c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003b6e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d1e4      	bne.n	8003b3e <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003b78:	2b01      	cmp	r3, #1
 8003b7a:	d130      	bne.n	8003bde <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	2200      	movs	r2, #0
 8003b80:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b8a:	e853 3f00 	ldrex	r3, [r3]
 8003b8e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003b90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b92:	f023 0310 	bic.w	r3, r3, #16
 8003b96:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	461a      	mov	r2, r3
 8003ba0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003ba4:	647b      	str	r3, [r7, #68]	@ 0x44
 8003ba6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ba8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003baa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003bac:	e841 2300 	strex	r3, r2, [r1]
 8003bb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003bb2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d1e4      	bne.n	8003b82 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	69db      	ldr	r3, [r3, #28]
 8003bbe:	f003 0310 	and.w	r3, r3, #16
 8003bc2:	2b10      	cmp	r3, #16
 8003bc4:	d103      	bne.n	8003bce <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	2210      	movs	r2, #16
 8003bcc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8003bd4:	4619      	mov	r1, r3
 8003bd6:	6878      	ldr	r0, [r7, #4]
 8003bd8:	f7fe fd32 	bl	8002640 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8003bdc:	e00e      	b.n	8003bfc <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 8003bde:	6878      	ldr	r0, [r7, #4]
 8003be0:	f7fc fdac 	bl	800073c <HAL_UART_RxCpltCallback>
        break;
 8003be4:	e00a      	b.n	8003bfc <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8003be6:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d006      	beq.n	8003bfc <UART_RxISR_16BIT_FIFOEN+0x2b4>
 8003bee:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003bf2:	f003 0320 	and.w	r3, r3, #32
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	f47f aeca 	bne.w	8003990 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8003c02:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8003c06:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d049      	beq.n	8003ca2 <UART_RxISR_16BIT_FIFOEN+0x35a>
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8003c14:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8003c18:	429a      	cmp	r2, r3
 8003c1a:	d242      	bcs.n	8003ca2 <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	3308      	adds	r3, #8
 8003c22:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c26:	e853 3f00 	ldrex	r3, [r3]
 8003c2a:	623b      	str	r3, [r7, #32]
   return(result);
 8003c2c:	6a3b      	ldr	r3, [r7, #32]
 8003c2e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003c32:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	3308      	adds	r3, #8
 8003c3c:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8003c40:	633a      	str	r2, [r7, #48]	@ 0x30
 8003c42:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c44:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003c46:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003c48:	e841 2300 	strex	r3, r2, [r1]
 8003c4c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003c4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d1e3      	bne.n	8003c1c <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	4a16      	ldr	r2, [pc, #88]	@ (8003cb0 <UART_RxISR_16BIT_FIFOEN+0x368>)
 8003c58:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c60:	693b      	ldr	r3, [r7, #16]
 8003c62:	e853 3f00 	ldrex	r3, [r3]
 8003c66:	60fb      	str	r3, [r7, #12]
   return(result);
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	f043 0320 	orr.w	r3, r3, #32
 8003c6e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	461a      	mov	r2, r3
 8003c78:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003c7c:	61fb      	str	r3, [r7, #28]
 8003c7e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c80:	69b9      	ldr	r1, [r7, #24]
 8003c82:	69fa      	ldr	r2, [r7, #28]
 8003c84:	e841 2300 	strex	r3, r2, [r1]
 8003c88:	617b      	str	r3, [r7, #20]
   return(result);
 8003c8a:	697b      	ldr	r3, [r7, #20]
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d1e4      	bne.n	8003c5a <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8003c90:	e007      	b.n	8003ca2 <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	699a      	ldr	r2, [r3, #24]
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f042 0208 	orr.w	r2, r2, #8
 8003ca0:	619a      	str	r2, [r3, #24]
}
 8003ca2:	bf00      	nop
 8003ca4:	37b8      	adds	r7, #184	@ 0xb8
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	bd80      	pop	{r7, pc}
 8003caa:	bf00      	nop
 8003cac:	40008000 	.word	0x40008000
 8003cb0:	0800342d 	.word	0x0800342d

08003cb4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8003cb4:	b480      	push	{r7}
 8003cb6:	b085      	sub	sp, #20
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8003cc2:	2b01      	cmp	r3, #1
 8003cc4:	d101      	bne.n	8003cca <HAL_UARTEx_DisableFifoMode+0x16>
 8003cc6:	2302      	movs	r3, #2
 8003cc8:	e027      	b.n	8003d1a <HAL_UARTEx_DisableFifoMode+0x66>
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	2201      	movs	r2, #1
 8003cce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	2224      	movs	r2, #36	@ 0x24
 8003cd6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	681a      	ldr	r2, [r3, #0]
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f022 0201 	bic.w	r2, r2, #1
 8003cf0:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8003cf8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	68fa      	ldr	r2, [r7, #12]
 8003d06:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	2220      	movs	r2, #32
 8003d0c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	2200      	movs	r2, #0
 8003d14:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003d18:	2300      	movs	r3, #0
}
 8003d1a:	4618      	mov	r0, r3
 8003d1c:	3714      	adds	r7, #20
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d24:	4770      	bx	lr

08003d26 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003d26:	b580      	push	{r7, lr}
 8003d28:	b084      	sub	sp, #16
 8003d2a:	af00      	add	r7, sp, #0
 8003d2c:	6078      	str	r0, [r7, #4]
 8003d2e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8003d36:	2b01      	cmp	r3, #1
 8003d38:	d101      	bne.n	8003d3e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8003d3a:	2302      	movs	r3, #2
 8003d3c:	e02d      	b.n	8003d9a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	2201      	movs	r2, #1
 8003d42:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	2224      	movs	r2, #36	@ 0x24
 8003d4a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	681a      	ldr	r2, [r3, #0]
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f022 0201 	bic.w	r2, r2, #1
 8003d64:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	689b      	ldr	r3, [r3, #8]
 8003d6c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	683a      	ldr	r2, [r7, #0]
 8003d76:	430a      	orrs	r2, r1
 8003d78:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003d7a:	6878      	ldr	r0, [r7, #4]
 8003d7c:	f000 f850 	bl	8003e20 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	68fa      	ldr	r2, [r7, #12]
 8003d86:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2220      	movs	r2, #32
 8003d8c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	2200      	movs	r2, #0
 8003d94:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003d98:	2300      	movs	r3, #0
}
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	3710      	adds	r7, #16
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	bd80      	pop	{r7, pc}

08003da2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003da2:	b580      	push	{r7, lr}
 8003da4:	b084      	sub	sp, #16
 8003da6:	af00      	add	r7, sp, #0
 8003da8:	6078      	str	r0, [r7, #4]
 8003daa:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8003db2:	2b01      	cmp	r3, #1
 8003db4:	d101      	bne.n	8003dba <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8003db6:	2302      	movs	r3, #2
 8003db8:	e02d      	b.n	8003e16 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	2201      	movs	r2, #1
 8003dbe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	2224      	movs	r2, #36	@ 0x24
 8003dc6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	681a      	ldr	r2, [r3, #0]
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f022 0201 	bic.w	r2, r2, #1
 8003de0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	689b      	ldr	r3, [r3, #8]
 8003de8:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	683a      	ldr	r2, [r7, #0]
 8003df2:	430a      	orrs	r2, r1
 8003df4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003df6:	6878      	ldr	r0, [r7, #4]
 8003df8:	f000 f812 	bl	8003e20 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	68fa      	ldr	r2, [r7, #12]
 8003e02:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	2220      	movs	r2, #32
 8003e08:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2200      	movs	r2, #0
 8003e10:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003e14:	2300      	movs	r3, #0
}
 8003e16:	4618      	mov	r0, r3
 8003e18:	3710      	adds	r7, #16
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	bd80      	pop	{r7, pc}
	...

08003e20 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8003e20:	b480      	push	{r7}
 8003e22:	b085      	sub	sp, #20
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d108      	bne.n	8003e42 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	2201      	movs	r2, #1
 8003e34:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	2201      	movs	r2, #1
 8003e3c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8003e40:	e031      	b.n	8003ea6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8003e42:	2308      	movs	r3, #8
 8003e44:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8003e46:	2308      	movs	r3, #8
 8003e48:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	689b      	ldr	r3, [r3, #8]
 8003e50:	0e5b      	lsrs	r3, r3, #25
 8003e52:	b2db      	uxtb	r3, r3
 8003e54:	f003 0307 	and.w	r3, r3, #7
 8003e58:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	689b      	ldr	r3, [r3, #8]
 8003e60:	0f5b      	lsrs	r3, r3, #29
 8003e62:	b2db      	uxtb	r3, r3
 8003e64:	f003 0307 	and.w	r3, r3, #7
 8003e68:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003e6a:	7bbb      	ldrb	r3, [r7, #14]
 8003e6c:	7b3a      	ldrb	r2, [r7, #12]
 8003e6e:	4911      	ldr	r1, [pc, #68]	@ (8003eb4 <UARTEx_SetNbDataToProcess+0x94>)
 8003e70:	5c8a      	ldrb	r2, [r1, r2]
 8003e72:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8003e76:	7b3a      	ldrb	r2, [r7, #12]
 8003e78:	490f      	ldr	r1, [pc, #60]	@ (8003eb8 <UARTEx_SetNbDataToProcess+0x98>)
 8003e7a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003e7c:	fb93 f3f2 	sdiv	r3, r3, r2
 8003e80:	b29a      	uxth	r2, r3
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003e88:	7bfb      	ldrb	r3, [r7, #15]
 8003e8a:	7b7a      	ldrb	r2, [r7, #13]
 8003e8c:	4909      	ldr	r1, [pc, #36]	@ (8003eb4 <UARTEx_SetNbDataToProcess+0x94>)
 8003e8e:	5c8a      	ldrb	r2, [r1, r2]
 8003e90:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8003e94:	7b7a      	ldrb	r2, [r7, #13]
 8003e96:	4908      	ldr	r1, [pc, #32]	@ (8003eb8 <UARTEx_SetNbDataToProcess+0x98>)
 8003e98:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003e9a:	fb93 f3f2 	sdiv	r3, r3, r2
 8003e9e:	b29a      	uxth	r2, r3
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8003ea6:	bf00      	nop
 8003ea8:	3714      	adds	r7, #20
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb0:	4770      	bx	lr
 8003eb2:	bf00      	nop
 8003eb4:	08007e28 	.word	0x08007e28
 8003eb8:	08007e30 	.word	0x08007e30

08003ebc <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8003ebc:	b480      	push	{r7}
 8003ebe:	b085      	sub	sp, #20
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	4603      	mov	r3, r0
 8003ec4:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8003ec6:	2300      	movs	r3, #0
 8003ec8:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8003eca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003ece:	2b84      	cmp	r3, #132	@ 0x84
 8003ed0:	d005      	beq.n	8003ede <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8003ed2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	4413      	add	r3, r2
 8003eda:	3303      	adds	r3, #3
 8003edc:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8003ede:	68fb      	ldr	r3, [r7, #12]
}
 8003ee0:	4618      	mov	r0, r3
 8003ee2:	3714      	adds	r7, #20
 8003ee4:	46bd      	mov	sp, r7
 8003ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eea:	4770      	bx	lr

08003eec <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8003eec:	b580      	push	{r7, lr}
 8003eee:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8003ef0:	f000 ff80 	bl	8004df4 <vTaskStartScheduler>
  
  return osOK;
 8003ef4:	2300      	movs	r3, #0
}
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	bd80      	pop	{r7, pc}

08003efa <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8003efa:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003efc:	b089      	sub	sp, #36	@ 0x24
 8003efe:	af04      	add	r7, sp, #16
 8003f00:	6078      	str	r0, [r7, #4]
 8003f02:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	695b      	ldr	r3, [r3, #20]
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d020      	beq.n	8003f4e <osThreadCreate+0x54>
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	699b      	ldr	r3, [r3, #24]
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d01c      	beq.n	8003f4e <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	685c      	ldr	r4, [r3, #4]
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	691e      	ldr	r6, [r3, #16]
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003f26:	4618      	mov	r0, r3
 8003f28:	f7ff ffc8 	bl	8003ebc <makeFreeRtosPriority>
 8003f2c:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	695b      	ldr	r3, [r3, #20]
 8003f32:	687a      	ldr	r2, [r7, #4]
 8003f34:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003f36:	9202      	str	r2, [sp, #8]
 8003f38:	9301      	str	r3, [sp, #4]
 8003f3a:	9100      	str	r1, [sp, #0]
 8003f3c:	683b      	ldr	r3, [r7, #0]
 8003f3e:	4632      	mov	r2, r6
 8003f40:	4629      	mov	r1, r5
 8003f42:	4620      	mov	r0, r4
 8003f44:	f000 fd88 	bl	8004a58 <xTaskCreateStatic>
 8003f48:	4603      	mov	r3, r0
 8003f4a:	60fb      	str	r3, [r7, #12]
 8003f4c:	e01c      	b.n	8003f88 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	685c      	ldr	r4, [r3, #4]
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003f5a:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003f62:	4618      	mov	r0, r3
 8003f64:	f7ff ffaa 	bl	8003ebc <makeFreeRtosPriority>
 8003f68:	4602      	mov	r2, r0
 8003f6a:	f107 030c 	add.w	r3, r7, #12
 8003f6e:	9301      	str	r3, [sp, #4]
 8003f70:	9200      	str	r2, [sp, #0]
 8003f72:	683b      	ldr	r3, [r7, #0]
 8003f74:	4632      	mov	r2, r6
 8003f76:	4629      	mov	r1, r5
 8003f78:	4620      	mov	r0, r4
 8003f7a:	f000 fdcd 	bl	8004b18 <xTaskCreate>
 8003f7e:	4603      	mov	r3, r0
 8003f80:	2b01      	cmp	r3, #1
 8003f82:	d001      	beq.n	8003f88 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8003f84:	2300      	movs	r3, #0
 8003f86:	e000      	b.n	8003f8a <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8003f88:	68fb      	ldr	r3, [r7, #12]
}
 8003f8a:	4618      	mov	r0, r3
 8003f8c:	3714      	adds	r7, #20
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003f92 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8003f92:	b580      	push	{r7, lr}
 8003f94:	b084      	sub	sp, #16
 8003f96:	af00      	add	r7, sp, #0
 8003f98:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d001      	beq.n	8003fa8 <osDelay+0x16>
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	e000      	b.n	8003faa <osDelay+0x18>
 8003fa8:	2301      	movs	r3, #1
 8003faa:	4618      	mov	r0, r3
 8003fac:	f000 feec 	bl	8004d88 <vTaskDelay>
  
  return osOK;
 8003fb0:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8003fb2:	4618      	mov	r0, r3
 8003fb4:	3710      	adds	r7, #16
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	bd80      	pop	{r7, pc}

08003fba <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003fba:	b480      	push	{r7}
 8003fbc:	b083      	sub	sp, #12
 8003fbe:	af00      	add	r7, sp, #0
 8003fc0:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	f103 0208 	add.w	r2, r3, #8
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	f04f 32ff 	mov.w	r2, #4294967295
 8003fd2:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	f103 0208 	add.w	r2, r3, #8
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	f103 0208 	add.w	r2, r3, #8
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2200      	movs	r2, #0
 8003fec:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003fee:	bf00      	nop
 8003ff0:	370c      	adds	r7, #12
 8003ff2:	46bd      	mov	sp, r7
 8003ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff8:	4770      	bx	lr

08003ffa <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003ffa:	b480      	push	{r7}
 8003ffc:	b083      	sub	sp, #12
 8003ffe:	af00      	add	r7, sp, #0
 8004000:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	2200      	movs	r2, #0
 8004006:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004008:	bf00      	nop
 800400a:	370c      	adds	r7, #12
 800400c:	46bd      	mov	sp, r7
 800400e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004012:	4770      	bx	lr

08004014 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004014:	b480      	push	{r7}
 8004016:	b085      	sub	sp, #20
 8004018:	af00      	add	r7, sp, #0
 800401a:	6078      	str	r0, [r7, #4]
 800401c:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	685b      	ldr	r3, [r3, #4]
 8004022:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004024:	683b      	ldr	r3, [r7, #0]
 8004026:	68fa      	ldr	r2, [r7, #12]
 8004028:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	689a      	ldr	r2, [r3, #8]
 800402e:	683b      	ldr	r3, [r7, #0]
 8004030:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	689b      	ldr	r3, [r3, #8]
 8004036:	683a      	ldr	r2, [r7, #0]
 8004038:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	683a      	ldr	r2, [r7, #0]
 800403e:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004040:	683b      	ldr	r3, [r7, #0]
 8004042:	687a      	ldr	r2, [r7, #4]
 8004044:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	1c5a      	adds	r2, r3, #1
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	601a      	str	r2, [r3, #0]
}
 8004050:	bf00      	nop
 8004052:	3714      	adds	r7, #20
 8004054:	46bd      	mov	sp, r7
 8004056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800405a:	4770      	bx	lr

0800405c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800405c:	b480      	push	{r7}
 800405e:	b085      	sub	sp, #20
 8004060:	af00      	add	r7, sp, #0
 8004062:	6078      	str	r0, [r7, #4]
 8004064:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004066:	683b      	ldr	r3, [r7, #0]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800406c:	68bb      	ldr	r3, [r7, #8]
 800406e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004072:	d103      	bne.n	800407c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	691b      	ldr	r3, [r3, #16]
 8004078:	60fb      	str	r3, [r7, #12]
 800407a:	e00c      	b.n	8004096 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	3308      	adds	r3, #8
 8004080:	60fb      	str	r3, [r7, #12]
 8004082:	e002      	b.n	800408a <vListInsert+0x2e>
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	685b      	ldr	r3, [r3, #4]
 8004088:	60fb      	str	r3, [r7, #12]
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	685b      	ldr	r3, [r3, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	68ba      	ldr	r2, [r7, #8]
 8004092:	429a      	cmp	r2, r3
 8004094:	d2f6      	bcs.n	8004084 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	685a      	ldr	r2, [r3, #4]
 800409a:	683b      	ldr	r3, [r7, #0]
 800409c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800409e:	683b      	ldr	r3, [r7, #0]
 80040a0:	685b      	ldr	r3, [r3, #4]
 80040a2:	683a      	ldr	r2, [r7, #0]
 80040a4:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80040a6:	683b      	ldr	r3, [r7, #0]
 80040a8:	68fa      	ldr	r2, [r7, #12]
 80040aa:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	683a      	ldr	r2, [r7, #0]
 80040b0:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80040b2:	683b      	ldr	r3, [r7, #0]
 80040b4:	687a      	ldr	r2, [r7, #4]
 80040b6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	1c5a      	adds	r2, r3, #1
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	601a      	str	r2, [r3, #0]
}
 80040c2:	bf00      	nop
 80040c4:	3714      	adds	r7, #20
 80040c6:	46bd      	mov	sp, r7
 80040c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040cc:	4770      	bx	lr

080040ce <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80040ce:	b480      	push	{r7}
 80040d0:	b085      	sub	sp, #20
 80040d2:	af00      	add	r7, sp, #0
 80040d4:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	691b      	ldr	r3, [r3, #16]
 80040da:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	685b      	ldr	r3, [r3, #4]
 80040e0:	687a      	ldr	r2, [r7, #4]
 80040e2:	6892      	ldr	r2, [r2, #8]
 80040e4:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	689b      	ldr	r3, [r3, #8]
 80040ea:	687a      	ldr	r2, [r7, #4]
 80040ec:	6852      	ldr	r2, [r2, #4]
 80040ee:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	685b      	ldr	r3, [r3, #4]
 80040f4:	687a      	ldr	r2, [r7, #4]
 80040f6:	429a      	cmp	r2, r3
 80040f8:	d103      	bne.n	8004102 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	689a      	ldr	r2, [r3, #8]
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	2200      	movs	r2, #0
 8004106:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	1e5a      	subs	r2, r3, #1
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	681b      	ldr	r3, [r3, #0]
}
 8004116:	4618      	mov	r0, r3
 8004118:	3714      	adds	r7, #20
 800411a:	46bd      	mov	sp, r7
 800411c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004120:	4770      	bx	lr
	...

08004124 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004124:	b580      	push	{r7, lr}
 8004126:	b084      	sub	sp, #16
 8004128:	af00      	add	r7, sp, #0
 800412a:	6078      	str	r0, [r7, #4]
 800412c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	2b00      	cmp	r3, #0
 8004136:	d10b      	bne.n	8004150 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004138:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800413c:	f383 8811 	msr	BASEPRI, r3
 8004140:	f3bf 8f6f 	isb	sy
 8004144:	f3bf 8f4f 	dsb	sy
 8004148:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800414a:	bf00      	nop
 800414c:	bf00      	nop
 800414e:	e7fd      	b.n	800414c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004150:	f001 fdc4 	bl	8005cdc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	681a      	ldr	r2, [r3, #0]
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800415c:	68f9      	ldr	r1, [r7, #12]
 800415e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004160:	fb01 f303 	mul.w	r3, r1, r3
 8004164:	441a      	add	r2, r3
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	2200      	movs	r2, #0
 800416e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	681a      	ldr	r2, [r3, #0]
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	681a      	ldr	r2, [r3, #0]
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004180:	3b01      	subs	r3, #1
 8004182:	68f9      	ldr	r1, [r7, #12]
 8004184:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004186:	fb01 f303 	mul.w	r3, r1, r3
 800418a:	441a      	add	r2, r3
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	22ff      	movs	r2, #255	@ 0xff
 8004194:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	22ff      	movs	r2, #255	@ 0xff
 800419c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80041a0:	683b      	ldr	r3, [r7, #0]
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d114      	bne.n	80041d0 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	691b      	ldr	r3, [r3, #16]
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d01a      	beq.n	80041e4 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	3310      	adds	r3, #16
 80041b2:	4618      	mov	r0, r3
 80041b4:	f001 f868 	bl	8005288 <xTaskRemoveFromEventList>
 80041b8:	4603      	mov	r3, r0
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d012      	beq.n	80041e4 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80041be:	4b0d      	ldr	r3, [pc, #52]	@ (80041f4 <xQueueGenericReset+0xd0>)
 80041c0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80041c4:	601a      	str	r2, [r3, #0]
 80041c6:	f3bf 8f4f 	dsb	sy
 80041ca:	f3bf 8f6f 	isb	sy
 80041ce:	e009      	b.n	80041e4 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	3310      	adds	r3, #16
 80041d4:	4618      	mov	r0, r3
 80041d6:	f7ff fef0 	bl	8003fba <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	3324      	adds	r3, #36	@ 0x24
 80041de:	4618      	mov	r0, r3
 80041e0:	f7ff feeb 	bl	8003fba <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80041e4:	f001 fdac 	bl	8005d40 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80041e8:	2301      	movs	r3, #1
}
 80041ea:	4618      	mov	r0, r3
 80041ec:	3710      	adds	r7, #16
 80041ee:	46bd      	mov	sp, r7
 80041f0:	bd80      	pop	{r7, pc}
 80041f2:	bf00      	nop
 80041f4:	e000ed04 	.word	0xe000ed04

080041f8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80041f8:	b580      	push	{r7, lr}
 80041fa:	b08a      	sub	sp, #40	@ 0x28
 80041fc:	af02      	add	r7, sp, #8
 80041fe:	60f8      	str	r0, [r7, #12]
 8004200:	60b9      	str	r1, [r7, #8]
 8004202:	4613      	mov	r3, r2
 8004204:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	2b00      	cmp	r3, #0
 800420a:	d10b      	bne.n	8004224 <xQueueGenericCreate+0x2c>
	__asm volatile
 800420c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004210:	f383 8811 	msr	BASEPRI, r3
 8004214:	f3bf 8f6f 	isb	sy
 8004218:	f3bf 8f4f 	dsb	sy
 800421c:	613b      	str	r3, [r7, #16]
}
 800421e:	bf00      	nop
 8004220:	bf00      	nop
 8004222:	e7fd      	b.n	8004220 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	68ba      	ldr	r2, [r7, #8]
 8004228:	fb02 f303 	mul.w	r3, r2, r3
 800422c:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800422e:	69fb      	ldr	r3, [r7, #28]
 8004230:	3348      	adds	r3, #72	@ 0x48
 8004232:	4618      	mov	r0, r3
 8004234:	f001 fe7a 	bl	8005f2c <pvPortMalloc>
 8004238:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800423a:	69bb      	ldr	r3, [r7, #24]
 800423c:	2b00      	cmp	r3, #0
 800423e:	d011      	beq.n	8004264 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8004240:	69bb      	ldr	r3, [r7, #24]
 8004242:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004244:	697b      	ldr	r3, [r7, #20]
 8004246:	3348      	adds	r3, #72	@ 0x48
 8004248:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800424a:	69bb      	ldr	r3, [r7, #24]
 800424c:	2200      	movs	r2, #0
 800424e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004252:	79fa      	ldrb	r2, [r7, #7]
 8004254:	69bb      	ldr	r3, [r7, #24]
 8004256:	9300      	str	r3, [sp, #0]
 8004258:	4613      	mov	r3, r2
 800425a:	697a      	ldr	r2, [r7, #20]
 800425c:	68b9      	ldr	r1, [r7, #8]
 800425e:	68f8      	ldr	r0, [r7, #12]
 8004260:	f000 f805 	bl	800426e <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004264:	69bb      	ldr	r3, [r7, #24]
	}
 8004266:	4618      	mov	r0, r3
 8004268:	3720      	adds	r7, #32
 800426a:	46bd      	mov	sp, r7
 800426c:	bd80      	pop	{r7, pc}

0800426e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800426e:	b580      	push	{r7, lr}
 8004270:	b084      	sub	sp, #16
 8004272:	af00      	add	r7, sp, #0
 8004274:	60f8      	str	r0, [r7, #12]
 8004276:	60b9      	str	r1, [r7, #8]
 8004278:	607a      	str	r2, [r7, #4]
 800427a:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800427c:	68bb      	ldr	r3, [r7, #8]
 800427e:	2b00      	cmp	r3, #0
 8004280:	d103      	bne.n	800428a <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004282:	69bb      	ldr	r3, [r7, #24]
 8004284:	69ba      	ldr	r2, [r7, #24]
 8004286:	601a      	str	r2, [r3, #0]
 8004288:	e002      	b.n	8004290 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800428a:	69bb      	ldr	r3, [r7, #24]
 800428c:	687a      	ldr	r2, [r7, #4]
 800428e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004290:	69bb      	ldr	r3, [r7, #24]
 8004292:	68fa      	ldr	r2, [r7, #12]
 8004294:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004296:	69bb      	ldr	r3, [r7, #24]
 8004298:	68ba      	ldr	r2, [r7, #8]
 800429a:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800429c:	2101      	movs	r1, #1
 800429e:	69b8      	ldr	r0, [r7, #24]
 80042a0:	f7ff ff40 	bl	8004124 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80042a4:	bf00      	nop
 80042a6:	3710      	adds	r7, #16
 80042a8:	46bd      	mov	sp, r7
 80042aa:	bd80      	pop	{r7, pc}

080042ac <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 80042ac:	b580      	push	{r7, lr}
 80042ae:	b082      	sub	sp, #8
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d00e      	beq.n	80042d8 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	2200      	movs	r2, #0
 80042be:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	2200      	movs	r2, #0
 80042c4:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	2200      	movs	r2, #0
 80042ca:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80042cc:	2300      	movs	r3, #0
 80042ce:	2200      	movs	r2, #0
 80042d0:	2100      	movs	r1, #0
 80042d2:	6878      	ldr	r0, [r7, #4]
 80042d4:	f000 f81c 	bl	8004310 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 80042d8:	bf00      	nop
 80042da:	3708      	adds	r7, #8
 80042dc:	46bd      	mov	sp, r7
 80042de:	bd80      	pop	{r7, pc}

080042e0 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 80042e0:	b580      	push	{r7, lr}
 80042e2:	b086      	sub	sp, #24
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	4603      	mov	r3, r0
 80042e8:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80042ea:	2301      	movs	r3, #1
 80042ec:	617b      	str	r3, [r7, #20]
 80042ee:	2300      	movs	r3, #0
 80042f0:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 80042f2:	79fb      	ldrb	r3, [r7, #7]
 80042f4:	461a      	mov	r2, r3
 80042f6:	6939      	ldr	r1, [r7, #16]
 80042f8:	6978      	ldr	r0, [r7, #20]
 80042fa:	f7ff ff7d 	bl	80041f8 <xQueueGenericCreate>
 80042fe:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8004300:	68f8      	ldr	r0, [r7, #12]
 8004302:	f7ff ffd3 	bl	80042ac <prvInitialiseMutex>

		return xNewQueue;
 8004306:	68fb      	ldr	r3, [r7, #12]
	}
 8004308:	4618      	mov	r0, r3
 800430a:	3718      	adds	r7, #24
 800430c:	46bd      	mov	sp, r7
 800430e:	bd80      	pop	{r7, pc}

08004310 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004310:	b580      	push	{r7, lr}
 8004312:	b08e      	sub	sp, #56	@ 0x38
 8004314:	af00      	add	r7, sp, #0
 8004316:	60f8      	str	r0, [r7, #12]
 8004318:	60b9      	str	r1, [r7, #8]
 800431a:	607a      	str	r2, [r7, #4]
 800431c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800431e:	2300      	movs	r3, #0
 8004320:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8004326:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004328:	2b00      	cmp	r3, #0
 800432a:	d10b      	bne.n	8004344 <xQueueGenericSend+0x34>
	__asm volatile
 800432c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004330:	f383 8811 	msr	BASEPRI, r3
 8004334:	f3bf 8f6f 	isb	sy
 8004338:	f3bf 8f4f 	dsb	sy
 800433c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800433e:	bf00      	nop
 8004340:	bf00      	nop
 8004342:	e7fd      	b.n	8004340 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004344:	68bb      	ldr	r3, [r7, #8]
 8004346:	2b00      	cmp	r3, #0
 8004348:	d103      	bne.n	8004352 <xQueueGenericSend+0x42>
 800434a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800434c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800434e:	2b00      	cmp	r3, #0
 8004350:	d101      	bne.n	8004356 <xQueueGenericSend+0x46>
 8004352:	2301      	movs	r3, #1
 8004354:	e000      	b.n	8004358 <xQueueGenericSend+0x48>
 8004356:	2300      	movs	r3, #0
 8004358:	2b00      	cmp	r3, #0
 800435a:	d10b      	bne.n	8004374 <xQueueGenericSend+0x64>
	__asm volatile
 800435c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004360:	f383 8811 	msr	BASEPRI, r3
 8004364:	f3bf 8f6f 	isb	sy
 8004368:	f3bf 8f4f 	dsb	sy
 800436c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800436e:	bf00      	nop
 8004370:	bf00      	nop
 8004372:	e7fd      	b.n	8004370 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004374:	683b      	ldr	r3, [r7, #0]
 8004376:	2b02      	cmp	r3, #2
 8004378:	d103      	bne.n	8004382 <xQueueGenericSend+0x72>
 800437a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800437c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800437e:	2b01      	cmp	r3, #1
 8004380:	d101      	bne.n	8004386 <xQueueGenericSend+0x76>
 8004382:	2301      	movs	r3, #1
 8004384:	e000      	b.n	8004388 <xQueueGenericSend+0x78>
 8004386:	2300      	movs	r3, #0
 8004388:	2b00      	cmp	r3, #0
 800438a:	d10b      	bne.n	80043a4 <xQueueGenericSend+0x94>
	__asm volatile
 800438c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004390:	f383 8811 	msr	BASEPRI, r3
 8004394:	f3bf 8f6f 	isb	sy
 8004398:	f3bf 8f4f 	dsb	sy
 800439c:	623b      	str	r3, [r7, #32]
}
 800439e:	bf00      	nop
 80043a0:	bf00      	nop
 80043a2:	e7fd      	b.n	80043a0 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80043a4:	f001 f930 	bl	8005608 <xTaskGetSchedulerState>
 80043a8:	4603      	mov	r3, r0
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d102      	bne.n	80043b4 <xQueueGenericSend+0xa4>
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d101      	bne.n	80043b8 <xQueueGenericSend+0xa8>
 80043b4:	2301      	movs	r3, #1
 80043b6:	e000      	b.n	80043ba <xQueueGenericSend+0xaa>
 80043b8:	2300      	movs	r3, #0
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d10b      	bne.n	80043d6 <xQueueGenericSend+0xc6>
	__asm volatile
 80043be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043c2:	f383 8811 	msr	BASEPRI, r3
 80043c6:	f3bf 8f6f 	isb	sy
 80043ca:	f3bf 8f4f 	dsb	sy
 80043ce:	61fb      	str	r3, [r7, #28]
}
 80043d0:	bf00      	nop
 80043d2:	bf00      	nop
 80043d4:	e7fd      	b.n	80043d2 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80043d6:	f001 fc81 	bl	8005cdc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80043da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043dc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80043de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043e2:	429a      	cmp	r2, r3
 80043e4:	d302      	bcc.n	80043ec <xQueueGenericSend+0xdc>
 80043e6:	683b      	ldr	r3, [r7, #0]
 80043e8:	2b02      	cmp	r3, #2
 80043ea:	d129      	bne.n	8004440 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80043ec:	683a      	ldr	r2, [r7, #0]
 80043ee:	68b9      	ldr	r1, [r7, #8]
 80043f0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80043f2:	f000 fa47 	bl	8004884 <prvCopyDataToQueue>
 80043f6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80043f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d010      	beq.n	8004422 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004400:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004402:	3324      	adds	r3, #36	@ 0x24
 8004404:	4618      	mov	r0, r3
 8004406:	f000 ff3f 	bl	8005288 <xTaskRemoveFromEventList>
 800440a:	4603      	mov	r3, r0
 800440c:	2b00      	cmp	r3, #0
 800440e:	d013      	beq.n	8004438 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004410:	4b3f      	ldr	r3, [pc, #252]	@ (8004510 <xQueueGenericSend+0x200>)
 8004412:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004416:	601a      	str	r2, [r3, #0]
 8004418:	f3bf 8f4f 	dsb	sy
 800441c:	f3bf 8f6f 	isb	sy
 8004420:	e00a      	b.n	8004438 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004422:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004424:	2b00      	cmp	r3, #0
 8004426:	d007      	beq.n	8004438 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004428:	4b39      	ldr	r3, [pc, #228]	@ (8004510 <xQueueGenericSend+0x200>)
 800442a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800442e:	601a      	str	r2, [r3, #0]
 8004430:	f3bf 8f4f 	dsb	sy
 8004434:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004438:	f001 fc82 	bl	8005d40 <vPortExitCritical>
				return pdPASS;
 800443c:	2301      	movs	r3, #1
 800443e:	e063      	b.n	8004508 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2b00      	cmp	r3, #0
 8004444:	d103      	bne.n	800444e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004446:	f001 fc7b 	bl	8005d40 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800444a:	2300      	movs	r3, #0
 800444c:	e05c      	b.n	8004508 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800444e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004450:	2b00      	cmp	r3, #0
 8004452:	d106      	bne.n	8004462 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004454:	f107 0314 	add.w	r3, r7, #20
 8004458:	4618      	mov	r0, r3
 800445a:	f000 ff79 	bl	8005350 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800445e:	2301      	movs	r3, #1
 8004460:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004462:	f001 fc6d 	bl	8005d40 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004466:	f000 fd27 	bl	8004eb8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800446a:	f001 fc37 	bl	8005cdc <vPortEnterCritical>
 800446e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004470:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004474:	b25b      	sxtb	r3, r3
 8004476:	f1b3 3fff 	cmp.w	r3, #4294967295
 800447a:	d103      	bne.n	8004484 <xQueueGenericSend+0x174>
 800447c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800447e:	2200      	movs	r2, #0
 8004480:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004484:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004486:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800448a:	b25b      	sxtb	r3, r3
 800448c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004490:	d103      	bne.n	800449a <xQueueGenericSend+0x18a>
 8004492:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004494:	2200      	movs	r2, #0
 8004496:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800449a:	f001 fc51 	bl	8005d40 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800449e:	1d3a      	adds	r2, r7, #4
 80044a0:	f107 0314 	add.w	r3, r7, #20
 80044a4:	4611      	mov	r1, r2
 80044a6:	4618      	mov	r0, r3
 80044a8:	f000 ff68 	bl	800537c <xTaskCheckForTimeOut>
 80044ac:	4603      	mov	r3, r0
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d124      	bne.n	80044fc <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80044b2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80044b4:	f000 fab8 	bl	8004a28 <prvIsQueueFull>
 80044b8:	4603      	mov	r3, r0
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d018      	beq.n	80044f0 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80044be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044c0:	3310      	adds	r3, #16
 80044c2:	687a      	ldr	r2, [r7, #4]
 80044c4:	4611      	mov	r1, r2
 80044c6:	4618      	mov	r0, r3
 80044c8:	f000 feb8 	bl	800523c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80044cc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80044ce:	f000 fa43 	bl	8004958 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80044d2:	f000 fcff 	bl	8004ed4 <xTaskResumeAll>
 80044d6:	4603      	mov	r3, r0
 80044d8:	2b00      	cmp	r3, #0
 80044da:	f47f af7c 	bne.w	80043d6 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80044de:	4b0c      	ldr	r3, [pc, #48]	@ (8004510 <xQueueGenericSend+0x200>)
 80044e0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80044e4:	601a      	str	r2, [r3, #0]
 80044e6:	f3bf 8f4f 	dsb	sy
 80044ea:	f3bf 8f6f 	isb	sy
 80044ee:	e772      	b.n	80043d6 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80044f0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80044f2:	f000 fa31 	bl	8004958 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80044f6:	f000 fced 	bl	8004ed4 <xTaskResumeAll>
 80044fa:	e76c      	b.n	80043d6 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80044fc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80044fe:	f000 fa2b 	bl	8004958 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004502:	f000 fce7 	bl	8004ed4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004506:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004508:	4618      	mov	r0, r3
 800450a:	3738      	adds	r7, #56	@ 0x38
 800450c:	46bd      	mov	sp, r7
 800450e:	bd80      	pop	{r7, pc}
 8004510:	e000ed04 	.word	0xe000ed04

08004514 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8004514:	b580      	push	{r7, lr}
 8004516:	b08e      	sub	sp, #56	@ 0x38
 8004518:	af00      	add	r7, sp, #0
 800451a:	6078      	str	r0, [r7, #4]
 800451c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8004522:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004524:	2b00      	cmp	r3, #0
 8004526:	d10b      	bne.n	8004540 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8004528:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800452c:	f383 8811 	msr	BASEPRI, r3
 8004530:	f3bf 8f6f 	isb	sy
 8004534:	f3bf 8f4f 	dsb	sy
 8004538:	623b      	str	r3, [r7, #32]
}
 800453a:	bf00      	nop
 800453c:	bf00      	nop
 800453e:	e7fd      	b.n	800453c <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8004540:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004542:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004544:	2b00      	cmp	r3, #0
 8004546:	d00b      	beq.n	8004560 <xQueueGiveFromISR+0x4c>
	__asm volatile
 8004548:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800454c:	f383 8811 	msr	BASEPRI, r3
 8004550:	f3bf 8f6f 	isb	sy
 8004554:	f3bf 8f4f 	dsb	sy
 8004558:	61fb      	str	r3, [r7, #28]
}
 800455a:	bf00      	nop
 800455c:	bf00      	nop
 800455e:	e7fd      	b.n	800455c <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8004560:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	2b00      	cmp	r3, #0
 8004566:	d103      	bne.n	8004570 <xQueueGiveFromISR+0x5c>
 8004568:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800456a:	689b      	ldr	r3, [r3, #8]
 800456c:	2b00      	cmp	r3, #0
 800456e:	d101      	bne.n	8004574 <xQueueGiveFromISR+0x60>
 8004570:	2301      	movs	r3, #1
 8004572:	e000      	b.n	8004576 <xQueueGiveFromISR+0x62>
 8004574:	2300      	movs	r3, #0
 8004576:	2b00      	cmp	r3, #0
 8004578:	d10b      	bne.n	8004592 <xQueueGiveFromISR+0x7e>
	__asm volatile
 800457a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800457e:	f383 8811 	msr	BASEPRI, r3
 8004582:	f3bf 8f6f 	isb	sy
 8004586:	f3bf 8f4f 	dsb	sy
 800458a:	61bb      	str	r3, [r7, #24]
}
 800458c:	bf00      	nop
 800458e:	bf00      	nop
 8004590:	e7fd      	b.n	800458e <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004592:	f001 fc89 	bl	8005ea8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004596:	f3ef 8211 	mrs	r2, BASEPRI
 800459a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800459e:	f383 8811 	msr	BASEPRI, r3
 80045a2:	f3bf 8f6f 	isb	sy
 80045a6:	f3bf 8f4f 	dsb	sy
 80045aa:	617a      	str	r2, [r7, #20]
 80045ac:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80045ae:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80045b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80045b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045b6:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80045b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045bc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80045be:	429a      	cmp	r2, r3
 80045c0:	d22b      	bcs.n	800461a <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80045c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045c4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80045c8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80045cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045ce:	1c5a      	adds	r2, r3, #1
 80045d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045d2:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80045d4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80045d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045dc:	d112      	bne.n	8004604 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80045de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d016      	beq.n	8004614 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80045e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045e8:	3324      	adds	r3, #36	@ 0x24
 80045ea:	4618      	mov	r0, r3
 80045ec:	f000 fe4c 	bl	8005288 <xTaskRemoveFromEventList>
 80045f0:	4603      	mov	r3, r0
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d00e      	beq.n	8004614 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80045f6:	683b      	ldr	r3, [r7, #0]
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d00b      	beq.n	8004614 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80045fc:	683b      	ldr	r3, [r7, #0]
 80045fe:	2201      	movs	r2, #1
 8004600:	601a      	str	r2, [r3, #0]
 8004602:	e007      	b.n	8004614 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004604:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004608:	3301      	adds	r3, #1
 800460a:	b2db      	uxtb	r3, r3
 800460c:	b25a      	sxtb	r2, r3
 800460e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004610:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8004614:	2301      	movs	r3, #1
 8004616:	637b      	str	r3, [r7, #52]	@ 0x34
 8004618:	e001      	b.n	800461e <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800461a:	2300      	movs	r3, #0
 800461c:	637b      	str	r3, [r7, #52]	@ 0x34
 800461e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004620:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004628:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800462a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800462c:	4618      	mov	r0, r3
 800462e:	3738      	adds	r7, #56	@ 0x38
 8004630:	46bd      	mov	sp, r7
 8004632:	bd80      	pop	{r7, pc}

08004634 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8004634:	b580      	push	{r7, lr}
 8004636:	b08e      	sub	sp, #56	@ 0x38
 8004638:	af00      	add	r7, sp, #0
 800463a:	6078      	str	r0, [r7, #4]
 800463c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800463e:	2300      	movs	r3, #0
 8004640:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8004646:	2300      	movs	r3, #0
 8004648:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800464a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800464c:	2b00      	cmp	r3, #0
 800464e:	d10b      	bne.n	8004668 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8004650:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004654:	f383 8811 	msr	BASEPRI, r3
 8004658:	f3bf 8f6f 	isb	sy
 800465c:	f3bf 8f4f 	dsb	sy
 8004660:	623b      	str	r3, [r7, #32]
}
 8004662:	bf00      	nop
 8004664:	bf00      	nop
 8004666:	e7fd      	b.n	8004664 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8004668:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800466a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800466c:	2b00      	cmp	r3, #0
 800466e:	d00b      	beq.n	8004688 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8004670:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004674:	f383 8811 	msr	BASEPRI, r3
 8004678:	f3bf 8f6f 	isb	sy
 800467c:	f3bf 8f4f 	dsb	sy
 8004680:	61fb      	str	r3, [r7, #28]
}
 8004682:	bf00      	nop
 8004684:	bf00      	nop
 8004686:	e7fd      	b.n	8004684 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004688:	f000 ffbe 	bl	8005608 <xTaskGetSchedulerState>
 800468c:	4603      	mov	r3, r0
 800468e:	2b00      	cmp	r3, #0
 8004690:	d102      	bne.n	8004698 <xQueueSemaphoreTake+0x64>
 8004692:	683b      	ldr	r3, [r7, #0]
 8004694:	2b00      	cmp	r3, #0
 8004696:	d101      	bne.n	800469c <xQueueSemaphoreTake+0x68>
 8004698:	2301      	movs	r3, #1
 800469a:	e000      	b.n	800469e <xQueueSemaphoreTake+0x6a>
 800469c:	2300      	movs	r3, #0
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d10b      	bne.n	80046ba <xQueueSemaphoreTake+0x86>
	__asm volatile
 80046a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046a6:	f383 8811 	msr	BASEPRI, r3
 80046aa:	f3bf 8f6f 	isb	sy
 80046ae:	f3bf 8f4f 	dsb	sy
 80046b2:	61bb      	str	r3, [r7, #24]
}
 80046b4:	bf00      	nop
 80046b6:	bf00      	nop
 80046b8:	e7fd      	b.n	80046b6 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80046ba:	f001 fb0f 	bl	8005cdc <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80046be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046c2:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80046c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d024      	beq.n	8004714 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80046ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046cc:	1e5a      	subs	r2, r3, #1
 80046ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046d0:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80046d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d104      	bne.n	80046e4 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80046da:	f001 f941 	bl	8005960 <pvTaskIncrementMutexHeldCount>
 80046de:	4602      	mov	r2, r0
 80046e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046e2:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80046e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046e6:	691b      	ldr	r3, [r3, #16]
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d00f      	beq.n	800470c <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80046ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046ee:	3310      	adds	r3, #16
 80046f0:	4618      	mov	r0, r3
 80046f2:	f000 fdc9 	bl	8005288 <xTaskRemoveFromEventList>
 80046f6:	4603      	mov	r3, r0
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d007      	beq.n	800470c <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80046fc:	4b54      	ldr	r3, [pc, #336]	@ (8004850 <xQueueSemaphoreTake+0x21c>)
 80046fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004702:	601a      	str	r2, [r3, #0]
 8004704:	f3bf 8f4f 	dsb	sy
 8004708:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800470c:	f001 fb18 	bl	8005d40 <vPortExitCritical>
				return pdPASS;
 8004710:	2301      	movs	r3, #1
 8004712:	e098      	b.n	8004846 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004714:	683b      	ldr	r3, [r7, #0]
 8004716:	2b00      	cmp	r3, #0
 8004718:	d112      	bne.n	8004740 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800471a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800471c:	2b00      	cmp	r3, #0
 800471e:	d00b      	beq.n	8004738 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8004720:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004724:	f383 8811 	msr	BASEPRI, r3
 8004728:	f3bf 8f6f 	isb	sy
 800472c:	f3bf 8f4f 	dsb	sy
 8004730:	617b      	str	r3, [r7, #20]
}
 8004732:	bf00      	nop
 8004734:	bf00      	nop
 8004736:	e7fd      	b.n	8004734 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8004738:	f001 fb02 	bl	8005d40 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800473c:	2300      	movs	r3, #0
 800473e:	e082      	b.n	8004846 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004740:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004742:	2b00      	cmp	r3, #0
 8004744:	d106      	bne.n	8004754 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004746:	f107 030c 	add.w	r3, r7, #12
 800474a:	4618      	mov	r0, r3
 800474c:	f000 fe00 	bl	8005350 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004750:	2301      	movs	r3, #1
 8004752:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004754:	f001 faf4 	bl	8005d40 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004758:	f000 fbae 	bl	8004eb8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800475c:	f001 fabe 	bl	8005cdc <vPortEnterCritical>
 8004760:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004762:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004766:	b25b      	sxtb	r3, r3
 8004768:	f1b3 3fff 	cmp.w	r3, #4294967295
 800476c:	d103      	bne.n	8004776 <xQueueSemaphoreTake+0x142>
 800476e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004770:	2200      	movs	r2, #0
 8004772:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004776:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004778:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800477c:	b25b      	sxtb	r3, r3
 800477e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004782:	d103      	bne.n	800478c <xQueueSemaphoreTake+0x158>
 8004784:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004786:	2200      	movs	r2, #0
 8004788:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800478c:	f001 fad8 	bl	8005d40 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004790:	463a      	mov	r2, r7
 8004792:	f107 030c 	add.w	r3, r7, #12
 8004796:	4611      	mov	r1, r2
 8004798:	4618      	mov	r0, r3
 800479a:	f000 fdef 	bl	800537c <xTaskCheckForTimeOut>
 800479e:	4603      	mov	r3, r0
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d132      	bne.n	800480a <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80047a4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80047a6:	f000 f929 	bl	80049fc <prvIsQueueEmpty>
 80047aa:	4603      	mov	r3, r0
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d026      	beq.n	80047fe <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80047b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d109      	bne.n	80047cc <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 80047b8:	f001 fa90 	bl	8005cdc <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80047bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047be:	689b      	ldr	r3, [r3, #8]
 80047c0:	4618      	mov	r0, r3
 80047c2:	f000 ff3f 	bl	8005644 <xTaskPriorityInherit>
 80047c6:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 80047c8:	f001 faba 	bl	8005d40 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80047cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047ce:	3324      	adds	r3, #36	@ 0x24
 80047d0:	683a      	ldr	r2, [r7, #0]
 80047d2:	4611      	mov	r1, r2
 80047d4:	4618      	mov	r0, r3
 80047d6:	f000 fd31 	bl	800523c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80047da:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80047dc:	f000 f8bc 	bl	8004958 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80047e0:	f000 fb78 	bl	8004ed4 <xTaskResumeAll>
 80047e4:	4603      	mov	r3, r0
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	f47f af67 	bne.w	80046ba <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 80047ec:	4b18      	ldr	r3, [pc, #96]	@ (8004850 <xQueueSemaphoreTake+0x21c>)
 80047ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80047f2:	601a      	str	r2, [r3, #0]
 80047f4:	f3bf 8f4f 	dsb	sy
 80047f8:	f3bf 8f6f 	isb	sy
 80047fc:	e75d      	b.n	80046ba <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80047fe:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004800:	f000 f8aa 	bl	8004958 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004804:	f000 fb66 	bl	8004ed4 <xTaskResumeAll>
 8004808:	e757      	b.n	80046ba <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800480a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800480c:	f000 f8a4 	bl	8004958 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004810:	f000 fb60 	bl	8004ed4 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004814:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004816:	f000 f8f1 	bl	80049fc <prvIsQueueEmpty>
 800481a:	4603      	mov	r3, r0
 800481c:	2b00      	cmp	r3, #0
 800481e:	f43f af4c 	beq.w	80046ba <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8004822:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004824:	2b00      	cmp	r3, #0
 8004826:	d00d      	beq.n	8004844 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8004828:	f001 fa58 	bl	8005cdc <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800482c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800482e:	f000 f811 	bl	8004854 <prvGetDisinheritPriorityAfterTimeout>
 8004832:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8004834:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004836:	689b      	ldr	r3, [r3, #8]
 8004838:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800483a:	4618      	mov	r0, r3
 800483c:	f001 f800 	bl	8005840 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8004840:	f001 fa7e 	bl	8005d40 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004844:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004846:	4618      	mov	r0, r3
 8004848:	3738      	adds	r7, #56	@ 0x38
 800484a:	46bd      	mov	sp, r7
 800484c:	bd80      	pop	{r7, pc}
 800484e:	bf00      	nop
 8004850:	e000ed04 	.word	0xe000ed04

08004854 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8004854:	b480      	push	{r7}
 8004856:	b085      	sub	sp, #20
 8004858:	af00      	add	r7, sp, #0
 800485a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004860:	2b00      	cmp	r3, #0
 8004862:	d006      	beq.n	8004872 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	f1c3 0307 	rsb	r3, r3, #7
 800486e:	60fb      	str	r3, [r7, #12]
 8004870:	e001      	b.n	8004876 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8004872:	2300      	movs	r3, #0
 8004874:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8004876:	68fb      	ldr	r3, [r7, #12]
	}
 8004878:	4618      	mov	r0, r3
 800487a:	3714      	adds	r7, #20
 800487c:	46bd      	mov	sp, r7
 800487e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004882:	4770      	bx	lr

08004884 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004884:	b580      	push	{r7, lr}
 8004886:	b086      	sub	sp, #24
 8004888:	af00      	add	r7, sp, #0
 800488a:	60f8      	str	r0, [r7, #12]
 800488c:	60b9      	str	r1, [r7, #8]
 800488e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004890:	2300      	movs	r3, #0
 8004892:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004898:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d10d      	bne.n	80048be <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d14d      	bne.n	8004946 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	689b      	ldr	r3, [r3, #8]
 80048ae:	4618      	mov	r0, r3
 80048b0:	f000 ff3e 	bl	8005730 <xTaskPriorityDisinherit>
 80048b4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	2200      	movs	r2, #0
 80048ba:	609a      	str	r2, [r3, #8]
 80048bc:	e043      	b.n	8004946 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d119      	bne.n	80048f8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	6858      	ldr	r0, [r3, #4]
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048cc:	461a      	mov	r2, r3
 80048ce:	68b9      	ldr	r1, [r7, #8]
 80048d0:	f002 fa29 	bl	8006d26 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	685a      	ldr	r2, [r3, #4]
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048dc:	441a      	add	r2, r3
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	685a      	ldr	r2, [r3, #4]
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	689b      	ldr	r3, [r3, #8]
 80048ea:	429a      	cmp	r2, r3
 80048ec:	d32b      	bcc.n	8004946 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	681a      	ldr	r2, [r3, #0]
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	605a      	str	r2, [r3, #4]
 80048f6:	e026      	b.n	8004946 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	68d8      	ldr	r0, [r3, #12]
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004900:	461a      	mov	r2, r3
 8004902:	68b9      	ldr	r1, [r7, #8]
 8004904:	f002 fa0f 	bl	8006d26 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	68da      	ldr	r2, [r3, #12]
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004910:	425b      	negs	r3, r3
 8004912:	441a      	add	r2, r3
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	68da      	ldr	r2, [r3, #12]
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	429a      	cmp	r2, r3
 8004922:	d207      	bcs.n	8004934 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	689a      	ldr	r2, [r3, #8]
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800492c:	425b      	negs	r3, r3
 800492e:	441a      	add	r2, r3
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	2b02      	cmp	r3, #2
 8004938:	d105      	bne.n	8004946 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800493a:	693b      	ldr	r3, [r7, #16]
 800493c:	2b00      	cmp	r3, #0
 800493e:	d002      	beq.n	8004946 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004940:	693b      	ldr	r3, [r7, #16]
 8004942:	3b01      	subs	r3, #1
 8004944:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004946:	693b      	ldr	r3, [r7, #16]
 8004948:	1c5a      	adds	r2, r3, #1
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800494e:	697b      	ldr	r3, [r7, #20]
}
 8004950:	4618      	mov	r0, r3
 8004952:	3718      	adds	r7, #24
 8004954:	46bd      	mov	sp, r7
 8004956:	bd80      	pop	{r7, pc}

08004958 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004958:	b580      	push	{r7, lr}
 800495a:	b084      	sub	sp, #16
 800495c:	af00      	add	r7, sp, #0
 800495e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004960:	f001 f9bc 	bl	8005cdc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800496a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800496c:	e011      	b.n	8004992 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004972:	2b00      	cmp	r3, #0
 8004974:	d012      	beq.n	800499c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	3324      	adds	r3, #36	@ 0x24
 800497a:	4618      	mov	r0, r3
 800497c:	f000 fc84 	bl	8005288 <xTaskRemoveFromEventList>
 8004980:	4603      	mov	r3, r0
 8004982:	2b00      	cmp	r3, #0
 8004984:	d001      	beq.n	800498a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004986:	f000 fd5d 	bl	8005444 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800498a:	7bfb      	ldrb	r3, [r7, #15]
 800498c:	3b01      	subs	r3, #1
 800498e:	b2db      	uxtb	r3, r3
 8004990:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004992:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004996:	2b00      	cmp	r3, #0
 8004998:	dce9      	bgt.n	800496e <prvUnlockQueue+0x16>
 800499a:	e000      	b.n	800499e <prvUnlockQueue+0x46>
					break;
 800499c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	22ff      	movs	r2, #255	@ 0xff
 80049a2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80049a6:	f001 f9cb 	bl	8005d40 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80049aa:	f001 f997 	bl	8005cdc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80049b4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80049b6:	e011      	b.n	80049dc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	691b      	ldr	r3, [r3, #16]
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d012      	beq.n	80049e6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	3310      	adds	r3, #16
 80049c4:	4618      	mov	r0, r3
 80049c6:	f000 fc5f 	bl	8005288 <xTaskRemoveFromEventList>
 80049ca:	4603      	mov	r3, r0
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d001      	beq.n	80049d4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80049d0:	f000 fd38 	bl	8005444 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80049d4:	7bbb      	ldrb	r3, [r7, #14]
 80049d6:	3b01      	subs	r3, #1
 80049d8:	b2db      	uxtb	r3, r3
 80049da:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80049dc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	dce9      	bgt.n	80049b8 <prvUnlockQueue+0x60>
 80049e4:	e000      	b.n	80049e8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80049e6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	22ff      	movs	r2, #255	@ 0xff
 80049ec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80049f0:	f001 f9a6 	bl	8005d40 <vPortExitCritical>
}
 80049f4:	bf00      	nop
 80049f6:	3710      	adds	r7, #16
 80049f8:	46bd      	mov	sp, r7
 80049fa:	bd80      	pop	{r7, pc}

080049fc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80049fc:	b580      	push	{r7, lr}
 80049fe:	b084      	sub	sp, #16
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004a04:	f001 f96a 	bl	8005cdc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d102      	bne.n	8004a16 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004a10:	2301      	movs	r3, #1
 8004a12:	60fb      	str	r3, [r7, #12]
 8004a14:	e001      	b.n	8004a1a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004a16:	2300      	movs	r3, #0
 8004a18:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004a1a:	f001 f991 	bl	8005d40 <vPortExitCritical>

	return xReturn;
 8004a1e:	68fb      	ldr	r3, [r7, #12]
}
 8004a20:	4618      	mov	r0, r3
 8004a22:	3710      	adds	r7, #16
 8004a24:	46bd      	mov	sp, r7
 8004a26:	bd80      	pop	{r7, pc}

08004a28 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004a28:	b580      	push	{r7, lr}
 8004a2a:	b084      	sub	sp, #16
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004a30:	f001 f954 	bl	8005cdc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a3c:	429a      	cmp	r2, r3
 8004a3e:	d102      	bne.n	8004a46 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004a40:	2301      	movs	r3, #1
 8004a42:	60fb      	str	r3, [r7, #12]
 8004a44:	e001      	b.n	8004a4a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004a46:	2300      	movs	r3, #0
 8004a48:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004a4a:	f001 f979 	bl	8005d40 <vPortExitCritical>

	return xReturn;
 8004a4e:	68fb      	ldr	r3, [r7, #12]
}
 8004a50:	4618      	mov	r0, r3
 8004a52:	3710      	adds	r7, #16
 8004a54:	46bd      	mov	sp, r7
 8004a56:	bd80      	pop	{r7, pc}

08004a58 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004a58:	b580      	push	{r7, lr}
 8004a5a:	b08e      	sub	sp, #56	@ 0x38
 8004a5c:	af04      	add	r7, sp, #16
 8004a5e:	60f8      	str	r0, [r7, #12]
 8004a60:	60b9      	str	r1, [r7, #8]
 8004a62:	607a      	str	r2, [r7, #4]
 8004a64:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004a66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d10b      	bne.n	8004a84 <xTaskCreateStatic+0x2c>
	__asm volatile
 8004a6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a70:	f383 8811 	msr	BASEPRI, r3
 8004a74:	f3bf 8f6f 	isb	sy
 8004a78:	f3bf 8f4f 	dsb	sy
 8004a7c:	623b      	str	r3, [r7, #32]
}
 8004a7e:	bf00      	nop
 8004a80:	bf00      	nop
 8004a82:	e7fd      	b.n	8004a80 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004a84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d10b      	bne.n	8004aa2 <xTaskCreateStatic+0x4a>
	__asm volatile
 8004a8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a8e:	f383 8811 	msr	BASEPRI, r3
 8004a92:	f3bf 8f6f 	isb	sy
 8004a96:	f3bf 8f4f 	dsb	sy
 8004a9a:	61fb      	str	r3, [r7, #28]
}
 8004a9c:	bf00      	nop
 8004a9e:	bf00      	nop
 8004aa0:	e7fd      	b.n	8004a9e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004aa2:	2354      	movs	r3, #84	@ 0x54
 8004aa4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004aa6:	693b      	ldr	r3, [r7, #16]
 8004aa8:	2b54      	cmp	r3, #84	@ 0x54
 8004aaa:	d00b      	beq.n	8004ac4 <xTaskCreateStatic+0x6c>
	__asm volatile
 8004aac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ab0:	f383 8811 	msr	BASEPRI, r3
 8004ab4:	f3bf 8f6f 	isb	sy
 8004ab8:	f3bf 8f4f 	dsb	sy
 8004abc:	61bb      	str	r3, [r7, #24]
}
 8004abe:	bf00      	nop
 8004ac0:	bf00      	nop
 8004ac2:	e7fd      	b.n	8004ac0 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004ac4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004ac6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d01e      	beq.n	8004b0a <xTaskCreateStatic+0xb2>
 8004acc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d01b      	beq.n	8004b0a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004ad2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ad4:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004ad6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ad8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004ada:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004adc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ade:	2202      	movs	r2, #2
 8004ae0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004ae4:	2300      	movs	r3, #0
 8004ae6:	9303      	str	r3, [sp, #12]
 8004ae8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004aea:	9302      	str	r3, [sp, #8]
 8004aec:	f107 0314 	add.w	r3, r7, #20
 8004af0:	9301      	str	r3, [sp, #4]
 8004af2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004af4:	9300      	str	r3, [sp, #0]
 8004af6:	683b      	ldr	r3, [r7, #0]
 8004af8:	687a      	ldr	r2, [r7, #4]
 8004afa:	68b9      	ldr	r1, [r7, #8]
 8004afc:	68f8      	ldr	r0, [r7, #12]
 8004afe:	f000 f850 	bl	8004ba2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004b02:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004b04:	f000 f8d6 	bl	8004cb4 <prvAddNewTaskToReadyList>
 8004b08:	e001      	b.n	8004b0e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8004b0a:	2300      	movs	r3, #0
 8004b0c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004b0e:	697b      	ldr	r3, [r7, #20]
	}
 8004b10:	4618      	mov	r0, r3
 8004b12:	3728      	adds	r7, #40	@ 0x28
 8004b14:	46bd      	mov	sp, r7
 8004b16:	bd80      	pop	{r7, pc}

08004b18 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004b18:	b580      	push	{r7, lr}
 8004b1a:	b08c      	sub	sp, #48	@ 0x30
 8004b1c:	af04      	add	r7, sp, #16
 8004b1e:	60f8      	str	r0, [r7, #12]
 8004b20:	60b9      	str	r1, [r7, #8]
 8004b22:	603b      	str	r3, [r7, #0]
 8004b24:	4613      	mov	r3, r2
 8004b26:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004b28:	88fb      	ldrh	r3, [r7, #6]
 8004b2a:	009b      	lsls	r3, r3, #2
 8004b2c:	4618      	mov	r0, r3
 8004b2e:	f001 f9fd 	bl	8005f2c <pvPortMalloc>
 8004b32:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004b34:	697b      	ldr	r3, [r7, #20]
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d00e      	beq.n	8004b58 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004b3a:	2054      	movs	r0, #84	@ 0x54
 8004b3c:	f001 f9f6 	bl	8005f2c <pvPortMalloc>
 8004b40:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004b42:	69fb      	ldr	r3, [r7, #28]
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d003      	beq.n	8004b50 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004b48:	69fb      	ldr	r3, [r7, #28]
 8004b4a:	697a      	ldr	r2, [r7, #20]
 8004b4c:	631a      	str	r2, [r3, #48]	@ 0x30
 8004b4e:	e005      	b.n	8004b5c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004b50:	6978      	ldr	r0, [r7, #20]
 8004b52:	f001 fab9 	bl	80060c8 <vPortFree>
 8004b56:	e001      	b.n	8004b5c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004b58:	2300      	movs	r3, #0
 8004b5a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004b5c:	69fb      	ldr	r3, [r7, #28]
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d017      	beq.n	8004b92 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004b62:	69fb      	ldr	r3, [r7, #28]
 8004b64:	2200      	movs	r2, #0
 8004b66:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004b6a:	88fa      	ldrh	r2, [r7, #6]
 8004b6c:	2300      	movs	r3, #0
 8004b6e:	9303      	str	r3, [sp, #12]
 8004b70:	69fb      	ldr	r3, [r7, #28]
 8004b72:	9302      	str	r3, [sp, #8]
 8004b74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b76:	9301      	str	r3, [sp, #4]
 8004b78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b7a:	9300      	str	r3, [sp, #0]
 8004b7c:	683b      	ldr	r3, [r7, #0]
 8004b7e:	68b9      	ldr	r1, [r7, #8]
 8004b80:	68f8      	ldr	r0, [r7, #12]
 8004b82:	f000 f80e 	bl	8004ba2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004b86:	69f8      	ldr	r0, [r7, #28]
 8004b88:	f000 f894 	bl	8004cb4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004b8c:	2301      	movs	r3, #1
 8004b8e:	61bb      	str	r3, [r7, #24]
 8004b90:	e002      	b.n	8004b98 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004b92:	f04f 33ff 	mov.w	r3, #4294967295
 8004b96:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004b98:	69bb      	ldr	r3, [r7, #24]
	}
 8004b9a:	4618      	mov	r0, r3
 8004b9c:	3720      	adds	r7, #32
 8004b9e:	46bd      	mov	sp, r7
 8004ba0:	bd80      	pop	{r7, pc}

08004ba2 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004ba2:	b580      	push	{r7, lr}
 8004ba4:	b088      	sub	sp, #32
 8004ba6:	af00      	add	r7, sp, #0
 8004ba8:	60f8      	str	r0, [r7, #12]
 8004baa:	60b9      	str	r1, [r7, #8]
 8004bac:	607a      	str	r2, [r7, #4]
 8004bae:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004bb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bb2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004bba:	3b01      	subs	r3, #1
 8004bbc:	009b      	lsls	r3, r3, #2
 8004bbe:	4413      	add	r3, r2
 8004bc0:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004bc2:	69bb      	ldr	r3, [r7, #24]
 8004bc4:	f023 0307 	bic.w	r3, r3, #7
 8004bc8:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004bca:	69bb      	ldr	r3, [r7, #24]
 8004bcc:	f003 0307 	and.w	r3, r3, #7
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d00b      	beq.n	8004bec <prvInitialiseNewTask+0x4a>
	__asm volatile
 8004bd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bd8:	f383 8811 	msr	BASEPRI, r3
 8004bdc:	f3bf 8f6f 	isb	sy
 8004be0:	f3bf 8f4f 	dsb	sy
 8004be4:	617b      	str	r3, [r7, #20]
}
 8004be6:	bf00      	nop
 8004be8:	bf00      	nop
 8004bea:	e7fd      	b.n	8004be8 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004bec:	68bb      	ldr	r3, [r7, #8]
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d01f      	beq.n	8004c32 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004bf2:	2300      	movs	r3, #0
 8004bf4:	61fb      	str	r3, [r7, #28]
 8004bf6:	e012      	b.n	8004c1e <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004bf8:	68ba      	ldr	r2, [r7, #8]
 8004bfa:	69fb      	ldr	r3, [r7, #28]
 8004bfc:	4413      	add	r3, r2
 8004bfe:	7819      	ldrb	r1, [r3, #0]
 8004c00:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004c02:	69fb      	ldr	r3, [r7, #28]
 8004c04:	4413      	add	r3, r2
 8004c06:	3334      	adds	r3, #52	@ 0x34
 8004c08:	460a      	mov	r2, r1
 8004c0a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004c0c:	68ba      	ldr	r2, [r7, #8]
 8004c0e:	69fb      	ldr	r3, [r7, #28]
 8004c10:	4413      	add	r3, r2
 8004c12:	781b      	ldrb	r3, [r3, #0]
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d006      	beq.n	8004c26 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004c18:	69fb      	ldr	r3, [r7, #28]
 8004c1a:	3301      	adds	r3, #1
 8004c1c:	61fb      	str	r3, [r7, #28]
 8004c1e:	69fb      	ldr	r3, [r7, #28]
 8004c20:	2b0f      	cmp	r3, #15
 8004c22:	d9e9      	bls.n	8004bf8 <prvInitialiseNewTask+0x56>
 8004c24:	e000      	b.n	8004c28 <prvInitialiseNewTask+0x86>
			{
				break;
 8004c26:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004c28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c2a:	2200      	movs	r2, #0
 8004c2c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004c30:	e003      	b.n	8004c3a <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004c32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c34:	2200      	movs	r2, #0
 8004c36:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004c3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c3c:	2b06      	cmp	r3, #6
 8004c3e:	d901      	bls.n	8004c44 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004c40:	2306      	movs	r3, #6
 8004c42:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004c44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c46:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004c48:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004c4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c4c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004c4e:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8004c50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c52:	2200      	movs	r2, #0
 8004c54:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004c56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c58:	3304      	adds	r3, #4
 8004c5a:	4618      	mov	r0, r3
 8004c5c:	f7ff f9cd 	bl	8003ffa <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004c60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c62:	3318      	adds	r3, #24
 8004c64:	4618      	mov	r0, r3
 8004c66:	f7ff f9c8 	bl	8003ffa <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004c6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c6c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004c6e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004c70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c72:	f1c3 0207 	rsb	r2, r3, #7
 8004c76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c78:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004c7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c7c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004c7e:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004c80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c82:	2200      	movs	r2, #0
 8004c84:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004c86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c88:	2200      	movs	r2, #0
 8004c8a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004c8e:	683a      	ldr	r2, [r7, #0]
 8004c90:	68f9      	ldr	r1, [r7, #12]
 8004c92:	69b8      	ldr	r0, [r7, #24]
 8004c94:	f000 fede 	bl	8005a54 <pxPortInitialiseStack>
 8004c98:	4602      	mov	r2, r0
 8004c9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c9c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004c9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d002      	beq.n	8004caa <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004ca4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ca6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004ca8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004caa:	bf00      	nop
 8004cac:	3720      	adds	r7, #32
 8004cae:	46bd      	mov	sp, r7
 8004cb0:	bd80      	pop	{r7, pc}
	...

08004cb4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004cb4:	b580      	push	{r7, lr}
 8004cb6:	b082      	sub	sp, #8
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004cbc:	f001 f80e 	bl	8005cdc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004cc0:	4b2a      	ldr	r3, [pc, #168]	@ (8004d6c <prvAddNewTaskToReadyList+0xb8>)
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	3301      	adds	r3, #1
 8004cc6:	4a29      	ldr	r2, [pc, #164]	@ (8004d6c <prvAddNewTaskToReadyList+0xb8>)
 8004cc8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004cca:	4b29      	ldr	r3, [pc, #164]	@ (8004d70 <prvAddNewTaskToReadyList+0xbc>)
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d109      	bne.n	8004ce6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004cd2:	4a27      	ldr	r2, [pc, #156]	@ (8004d70 <prvAddNewTaskToReadyList+0xbc>)
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004cd8:	4b24      	ldr	r3, [pc, #144]	@ (8004d6c <prvAddNewTaskToReadyList+0xb8>)
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	2b01      	cmp	r3, #1
 8004cde:	d110      	bne.n	8004d02 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004ce0:	f000 fbd4 	bl	800548c <prvInitialiseTaskLists>
 8004ce4:	e00d      	b.n	8004d02 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004ce6:	4b23      	ldr	r3, [pc, #140]	@ (8004d74 <prvAddNewTaskToReadyList+0xc0>)
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d109      	bne.n	8004d02 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004cee:	4b20      	ldr	r3, [pc, #128]	@ (8004d70 <prvAddNewTaskToReadyList+0xbc>)
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cf8:	429a      	cmp	r2, r3
 8004cfa:	d802      	bhi.n	8004d02 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004cfc:	4a1c      	ldr	r2, [pc, #112]	@ (8004d70 <prvAddNewTaskToReadyList+0xbc>)
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004d02:	4b1d      	ldr	r3, [pc, #116]	@ (8004d78 <prvAddNewTaskToReadyList+0xc4>)
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	3301      	adds	r3, #1
 8004d08:	4a1b      	ldr	r2, [pc, #108]	@ (8004d78 <prvAddNewTaskToReadyList+0xc4>)
 8004d0a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d10:	2201      	movs	r2, #1
 8004d12:	409a      	lsls	r2, r3
 8004d14:	4b19      	ldr	r3, [pc, #100]	@ (8004d7c <prvAddNewTaskToReadyList+0xc8>)
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	4313      	orrs	r3, r2
 8004d1a:	4a18      	ldr	r2, [pc, #96]	@ (8004d7c <prvAddNewTaskToReadyList+0xc8>)
 8004d1c:	6013      	str	r3, [r2, #0]
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d22:	4613      	mov	r3, r2
 8004d24:	009b      	lsls	r3, r3, #2
 8004d26:	4413      	add	r3, r2
 8004d28:	009b      	lsls	r3, r3, #2
 8004d2a:	4a15      	ldr	r2, [pc, #84]	@ (8004d80 <prvAddNewTaskToReadyList+0xcc>)
 8004d2c:	441a      	add	r2, r3
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	3304      	adds	r3, #4
 8004d32:	4619      	mov	r1, r3
 8004d34:	4610      	mov	r0, r2
 8004d36:	f7ff f96d 	bl	8004014 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004d3a:	f001 f801 	bl	8005d40 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004d3e:	4b0d      	ldr	r3, [pc, #52]	@ (8004d74 <prvAddNewTaskToReadyList+0xc0>)
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d00e      	beq.n	8004d64 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004d46:	4b0a      	ldr	r3, [pc, #40]	@ (8004d70 <prvAddNewTaskToReadyList+0xbc>)
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d50:	429a      	cmp	r2, r3
 8004d52:	d207      	bcs.n	8004d64 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004d54:	4b0b      	ldr	r3, [pc, #44]	@ (8004d84 <prvAddNewTaskToReadyList+0xd0>)
 8004d56:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004d5a:	601a      	str	r2, [r3, #0]
 8004d5c:	f3bf 8f4f 	dsb	sy
 8004d60:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004d64:	bf00      	nop
 8004d66:	3708      	adds	r7, #8
 8004d68:	46bd      	mov	sp, r7
 8004d6a:	bd80      	pop	{r7, pc}
 8004d6c:	20000488 	.word	0x20000488
 8004d70:	20000388 	.word	0x20000388
 8004d74:	20000494 	.word	0x20000494
 8004d78:	200004a4 	.word	0x200004a4
 8004d7c:	20000490 	.word	0x20000490
 8004d80:	2000038c 	.word	0x2000038c
 8004d84:	e000ed04 	.word	0xe000ed04

08004d88 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004d88:	b580      	push	{r7, lr}
 8004d8a:	b084      	sub	sp, #16
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004d90:	2300      	movs	r3, #0
 8004d92:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d018      	beq.n	8004dcc <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004d9a:	4b14      	ldr	r3, [pc, #80]	@ (8004dec <vTaskDelay+0x64>)
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d00b      	beq.n	8004dba <vTaskDelay+0x32>
	__asm volatile
 8004da2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004da6:	f383 8811 	msr	BASEPRI, r3
 8004daa:	f3bf 8f6f 	isb	sy
 8004dae:	f3bf 8f4f 	dsb	sy
 8004db2:	60bb      	str	r3, [r7, #8]
}
 8004db4:	bf00      	nop
 8004db6:	bf00      	nop
 8004db8:	e7fd      	b.n	8004db6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8004dba:	f000 f87d 	bl	8004eb8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004dbe:	2100      	movs	r1, #0
 8004dc0:	6878      	ldr	r0, [r7, #4]
 8004dc2:	f000 fde1 	bl	8005988 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004dc6:	f000 f885 	bl	8004ed4 <xTaskResumeAll>
 8004dca:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d107      	bne.n	8004de2 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8004dd2:	4b07      	ldr	r3, [pc, #28]	@ (8004df0 <vTaskDelay+0x68>)
 8004dd4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004dd8:	601a      	str	r2, [r3, #0]
 8004dda:	f3bf 8f4f 	dsb	sy
 8004dde:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004de2:	bf00      	nop
 8004de4:	3710      	adds	r7, #16
 8004de6:	46bd      	mov	sp, r7
 8004de8:	bd80      	pop	{r7, pc}
 8004dea:	bf00      	nop
 8004dec:	200004b0 	.word	0x200004b0
 8004df0:	e000ed04 	.word	0xe000ed04

08004df4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004df4:	b580      	push	{r7, lr}
 8004df6:	b08a      	sub	sp, #40	@ 0x28
 8004df8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004dfe:	2300      	movs	r3, #0
 8004e00:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004e02:	463a      	mov	r2, r7
 8004e04:	1d39      	adds	r1, r7, #4
 8004e06:	f107 0308 	add.w	r3, r7, #8
 8004e0a:	4618      	mov	r0, r3
 8004e0c:	f7fb fbee 	bl	80005ec <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004e10:	6839      	ldr	r1, [r7, #0]
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	68ba      	ldr	r2, [r7, #8]
 8004e16:	9202      	str	r2, [sp, #8]
 8004e18:	9301      	str	r3, [sp, #4]
 8004e1a:	2300      	movs	r3, #0
 8004e1c:	9300      	str	r3, [sp, #0]
 8004e1e:	2300      	movs	r3, #0
 8004e20:	460a      	mov	r2, r1
 8004e22:	491f      	ldr	r1, [pc, #124]	@ (8004ea0 <vTaskStartScheduler+0xac>)
 8004e24:	481f      	ldr	r0, [pc, #124]	@ (8004ea4 <vTaskStartScheduler+0xb0>)
 8004e26:	f7ff fe17 	bl	8004a58 <xTaskCreateStatic>
 8004e2a:	4603      	mov	r3, r0
 8004e2c:	4a1e      	ldr	r2, [pc, #120]	@ (8004ea8 <vTaskStartScheduler+0xb4>)
 8004e2e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004e30:	4b1d      	ldr	r3, [pc, #116]	@ (8004ea8 <vTaskStartScheduler+0xb4>)
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d002      	beq.n	8004e3e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004e38:	2301      	movs	r3, #1
 8004e3a:	617b      	str	r3, [r7, #20]
 8004e3c:	e001      	b.n	8004e42 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004e3e:	2300      	movs	r3, #0
 8004e40:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004e42:	697b      	ldr	r3, [r7, #20]
 8004e44:	2b01      	cmp	r3, #1
 8004e46:	d116      	bne.n	8004e76 <vTaskStartScheduler+0x82>
	__asm volatile
 8004e48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e4c:	f383 8811 	msr	BASEPRI, r3
 8004e50:	f3bf 8f6f 	isb	sy
 8004e54:	f3bf 8f4f 	dsb	sy
 8004e58:	613b      	str	r3, [r7, #16]
}
 8004e5a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004e5c:	4b13      	ldr	r3, [pc, #76]	@ (8004eac <vTaskStartScheduler+0xb8>)
 8004e5e:	f04f 32ff 	mov.w	r2, #4294967295
 8004e62:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004e64:	4b12      	ldr	r3, [pc, #72]	@ (8004eb0 <vTaskStartScheduler+0xbc>)
 8004e66:	2201      	movs	r2, #1
 8004e68:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004e6a:	4b12      	ldr	r3, [pc, #72]	@ (8004eb4 <vTaskStartScheduler+0xc0>)
 8004e6c:	2200      	movs	r2, #0
 8004e6e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004e70:	f000 fe7e 	bl	8005b70 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004e74:	e00f      	b.n	8004e96 <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004e76:	697b      	ldr	r3, [r7, #20]
 8004e78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e7c:	d10b      	bne.n	8004e96 <vTaskStartScheduler+0xa2>
	__asm volatile
 8004e7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e82:	f383 8811 	msr	BASEPRI, r3
 8004e86:	f3bf 8f6f 	isb	sy
 8004e8a:	f3bf 8f4f 	dsb	sy
 8004e8e:	60fb      	str	r3, [r7, #12]
}
 8004e90:	bf00      	nop
 8004e92:	bf00      	nop
 8004e94:	e7fd      	b.n	8004e92 <vTaskStartScheduler+0x9e>
}
 8004e96:	bf00      	nop
 8004e98:	3718      	adds	r7, #24
 8004e9a:	46bd      	mov	sp, r7
 8004e9c:	bd80      	pop	{r7, pc}
 8004e9e:	bf00      	nop
 8004ea0:	08007d88 	.word	0x08007d88
 8004ea4:	0800545d 	.word	0x0800545d
 8004ea8:	200004ac 	.word	0x200004ac
 8004eac:	200004a8 	.word	0x200004a8
 8004eb0:	20000494 	.word	0x20000494
 8004eb4:	2000048c 	.word	0x2000048c

08004eb8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004eb8:	b480      	push	{r7}
 8004eba:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8004ebc:	4b04      	ldr	r3, [pc, #16]	@ (8004ed0 <vTaskSuspendAll+0x18>)
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	3301      	adds	r3, #1
 8004ec2:	4a03      	ldr	r2, [pc, #12]	@ (8004ed0 <vTaskSuspendAll+0x18>)
 8004ec4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8004ec6:	bf00      	nop
 8004ec8:	46bd      	mov	sp, r7
 8004eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ece:	4770      	bx	lr
 8004ed0:	200004b0 	.word	0x200004b0

08004ed4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004ed4:	b580      	push	{r7, lr}
 8004ed6:	b084      	sub	sp, #16
 8004ed8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004eda:	2300      	movs	r3, #0
 8004edc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004ede:	2300      	movs	r3, #0
 8004ee0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004ee2:	4b42      	ldr	r3, [pc, #264]	@ (8004fec <xTaskResumeAll+0x118>)
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d10b      	bne.n	8004f02 <xTaskResumeAll+0x2e>
	__asm volatile
 8004eea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004eee:	f383 8811 	msr	BASEPRI, r3
 8004ef2:	f3bf 8f6f 	isb	sy
 8004ef6:	f3bf 8f4f 	dsb	sy
 8004efa:	603b      	str	r3, [r7, #0]
}
 8004efc:	bf00      	nop
 8004efe:	bf00      	nop
 8004f00:	e7fd      	b.n	8004efe <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004f02:	f000 feeb 	bl	8005cdc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004f06:	4b39      	ldr	r3, [pc, #228]	@ (8004fec <xTaskResumeAll+0x118>)
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	3b01      	subs	r3, #1
 8004f0c:	4a37      	ldr	r2, [pc, #220]	@ (8004fec <xTaskResumeAll+0x118>)
 8004f0e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004f10:	4b36      	ldr	r3, [pc, #216]	@ (8004fec <xTaskResumeAll+0x118>)
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d161      	bne.n	8004fdc <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004f18:	4b35      	ldr	r3, [pc, #212]	@ (8004ff0 <xTaskResumeAll+0x11c>)
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d05d      	beq.n	8004fdc <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004f20:	e02e      	b.n	8004f80 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004f22:	4b34      	ldr	r3, [pc, #208]	@ (8004ff4 <xTaskResumeAll+0x120>)
 8004f24:	68db      	ldr	r3, [r3, #12]
 8004f26:	68db      	ldr	r3, [r3, #12]
 8004f28:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	3318      	adds	r3, #24
 8004f2e:	4618      	mov	r0, r3
 8004f30:	f7ff f8cd 	bl	80040ce <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	3304      	adds	r3, #4
 8004f38:	4618      	mov	r0, r3
 8004f3a:	f7ff f8c8 	bl	80040ce <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f42:	2201      	movs	r2, #1
 8004f44:	409a      	lsls	r2, r3
 8004f46:	4b2c      	ldr	r3, [pc, #176]	@ (8004ff8 <xTaskResumeAll+0x124>)
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	4313      	orrs	r3, r2
 8004f4c:	4a2a      	ldr	r2, [pc, #168]	@ (8004ff8 <xTaskResumeAll+0x124>)
 8004f4e:	6013      	str	r3, [r2, #0]
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f54:	4613      	mov	r3, r2
 8004f56:	009b      	lsls	r3, r3, #2
 8004f58:	4413      	add	r3, r2
 8004f5a:	009b      	lsls	r3, r3, #2
 8004f5c:	4a27      	ldr	r2, [pc, #156]	@ (8004ffc <xTaskResumeAll+0x128>)
 8004f5e:	441a      	add	r2, r3
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	3304      	adds	r3, #4
 8004f64:	4619      	mov	r1, r3
 8004f66:	4610      	mov	r0, r2
 8004f68:	f7ff f854 	bl	8004014 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f70:	4b23      	ldr	r3, [pc, #140]	@ (8005000 <xTaskResumeAll+0x12c>)
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f76:	429a      	cmp	r2, r3
 8004f78:	d302      	bcc.n	8004f80 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8004f7a:	4b22      	ldr	r3, [pc, #136]	@ (8005004 <xTaskResumeAll+0x130>)
 8004f7c:	2201      	movs	r2, #1
 8004f7e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004f80:	4b1c      	ldr	r3, [pc, #112]	@ (8004ff4 <xTaskResumeAll+0x120>)
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d1cc      	bne.n	8004f22 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d001      	beq.n	8004f92 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004f8e:	f000 fb1b 	bl	80055c8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8004f92:	4b1d      	ldr	r3, [pc, #116]	@ (8005008 <xTaskResumeAll+0x134>)
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d010      	beq.n	8004fc0 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004f9e:	f000 f837 	bl	8005010 <xTaskIncrementTick>
 8004fa2:	4603      	mov	r3, r0
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d002      	beq.n	8004fae <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8004fa8:	4b16      	ldr	r3, [pc, #88]	@ (8005004 <xTaskResumeAll+0x130>)
 8004faa:	2201      	movs	r2, #1
 8004fac:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	3b01      	subs	r3, #1
 8004fb2:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d1f1      	bne.n	8004f9e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8004fba:	4b13      	ldr	r3, [pc, #76]	@ (8005008 <xTaskResumeAll+0x134>)
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004fc0:	4b10      	ldr	r3, [pc, #64]	@ (8005004 <xTaskResumeAll+0x130>)
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d009      	beq.n	8004fdc <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004fc8:	2301      	movs	r3, #1
 8004fca:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004fcc:	4b0f      	ldr	r3, [pc, #60]	@ (800500c <xTaskResumeAll+0x138>)
 8004fce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004fd2:	601a      	str	r2, [r3, #0]
 8004fd4:	f3bf 8f4f 	dsb	sy
 8004fd8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004fdc:	f000 feb0 	bl	8005d40 <vPortExitCritical>

	return xAlreadyYielded;
 8004fe0:	68bb      	ldr	r3, [r7, #8]
}
 8004fe2:	4618      	mov	r0, r3
 8004fe4:	3710      	adds	r7, #16
 8004fe6:	46bd      	mov	sp, r7
 8004fe8:	bd80      	pop	{r7, pc}
 8004fea:	bf00      	nop
 8004fec:	200004b0 	.word	0x200004b0
 8004ff0:	20000488 	.word	0x20000488
 8004ff4:	20000448 	.word	0x20000448
 8004ff8:	20000490 	.word	0x20000490
 8004ffc:	2000038c 	.word	0x2000038c
 8005000:	20000388 	.word	0x20000388
 8005004:	2000049c 	.word	0x2000049c
 8005008:	20000498 	.word	0x20000498
 800500c:	e000ed04 	.word	0xe000ed04

08005010 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005010:	b580      	push	{r7, lr}
 8005012:	b086      	sub	sp, #24
 8005014:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005016:	2300      	movs	r3, #0
 8005018:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800501a:	4b4f      	ldr	r3, [pc, #316]	@ (8005158 <xTaskIncrementTick+0x148>)
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	2b00      	cmp	r3, #0
 8005020:	f040 808f 	bne.w	8005142 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005024:	4b4d      	ldr	r3, [pc, #308]	@ (800515c <xTaskIncrementTick+0x14c>)
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	3301      	adds	r3, #1
 800502a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800502c:	4a4b      	ldr	r2, [pc, #300]	@ (800515c <xTaskIncrementTick+0x14c>)
 800502e:	693b      	ldr	r3, [r7, #16]
 8005030:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005032:	693b      	ldr	r3, [r7, #16]
 8005034:	2b00      	cmp	r3, #0
 8005036:	d121      	bne.n	800507c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8005038:	4b49      	ldr	r3, [pc, #292]	@ (8005160 <xTaskIncrementTick+0x150>)
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	2b00      	cmp	r3, #0
 8005040:	d00b      	beq.n	800505a <xTaskIncrementTick+0x4a>
	__asm volatile
 8005042:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005046:	f383 8811 	msr	BASEPRI, r3
 800504a:	f3bf 8f6f 	isb	sy
 800504e:	f3bf 8f4f 	dsb	sy
 8005052:	603b      	str	r3, [r7, #0]
}
 8005054:	bf00      	nop
 8005056:	bf00      	nop
 8005058:	e7fd      	b.n	8005056 <xTaskIncrementTick+0x46>
 800505a:	4b41      	ldr	r3, [pc, #260]	@ (8005160 <xTaskIncrementTick+0x150>)
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	60fb      	str	r3, [r7, #12]
 8005060:	4b40      	ldr	r3, [pc, #256]	@ (8005164 <xTaskIncrementTick+0x154>)
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	4a3e      	ldr	r2, [pc, #248]	@ (8005160 <xTaskIncrementTick+0x150>)
 8005066:	6013      	str	r3, [r2, #0]
 8005068:	4a3e      	ldr	r2, [pc, #248]	@ (8005164 <xTaskIncrementTick+0x154>)
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	6013      	str	r3, [r2, #0]
 800506e:	4b3e      	ldr	r3, [pc, #248]	@ (8005168 <xTaskIncrementTick+0x158>)
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	3301      	adds	r3, #1
 8005074:	4a3c      	ldr	r2, [pc, #240]	@ (8005168 <xTaskIncrementTick+0x158>)
 8005076:	6013      	str	r3, [r2, #0]
 8005078:	f000 faa6 	bl	80055c8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800507c:	4b3b      	ldr	r3, [pc, #236]	@ (800516c <xTaskIncrementTick+0x15c>)
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	693a      	ldr	r2, [r7, #16]
 8005082:	429a      	cmp	r2, r3
 8005084:	d348      	bcc.n	8005118 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005086:	4b36      	ldr	r3, [pc, #216]	@ (8005160 <xTaskIncrementTick+0x150>)
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	2b00      	cmp	r3, #0
 800508e:	d104      	bne.n	800509a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005090:	4b36      	ldr	r3, [pc, #216]	@ (800516c <xTaskIncrementTick+0x15c>)
 8005092:	f04f 32ff 	mov.w	r2, #4294967295
 8005096:	601a      	str	r2, [r3, #0]
					break;
 8005098:	e03e      	b.n	8005118 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800509a:	4b31      	ldr	r3, [pc, #196]	@ (8005160 <xTaskIncrementTick+0x150>)
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	68db      	ldr	r3, [r3, #12]
 80050a0:	68db      	ldr	r3, [r3, #12]
 80050a2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80050a4:	68bb      	ldr	r3, [r7, #8]
 80050a6:	685b      	ldr	r3, [r3, #4]
 80050a8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80050aa:	693a      	ldr	r2, [r7, #16]
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	429a      	cmp	r2, r3
 80050b0:	d203      	bcs.n	80050ba <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80050b2:	4a2e      	ldr	r2, [pc, #184]	@ (800516c <xTaskIncrementTick+0x15c>)
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80050b8:	e02e      	b.n	8005118 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80050ba:	68bb      	ldr	r3, [r7, #8]
 80050bc:	3304      	adds	r3, #4
 80050be:	4618      	mov	r0, r3
 80050c0:	f7ff f805 	bl	80040ce <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80050c4:	68bb      	ldr	r3, [r7, #8]
 80050c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d004      	beq.n	80050d6 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80050cc:	68bb      	ldr	r3, [r7, #8]
 80050ce:	3318      	adds	r3, #24
 80050d0:	4618      	mov	r0, r3
 80050d2:	f7fe fffc 	bl	80040ce <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80050d6:	68bb      	ldr	r3, [r7, #8]
 80050d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050da:	2201      	movs	r2, #1
 80050dc:	409a      	lsls	r2, r3
 80050de:	4b24      	ldr	r3, [pc, #144]	@ (8005170 <xTaskIncrementTick+0x160>)
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	4313      	orrs	r3, r2
 80050e4:	4a22      	ldr	r2, [pc, #136]	@ (8005170 <xTaskIncrementTick+0x160>)
 80050e6:	6013      	str	r3, [r2, #0]
 80050e8:	68bb      	ldr	r3, [r7, #8]
 80050ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80050ec:	4613      	mov	r3, r2
 80050ee:	009b      	lsls	r3, r3, #2
 80050f0:	4413      	add	r3, r2
 80050f2:	009b      	lsls	r3, r3, #2
 80050f4:	4a1f      	ldr	r2, [pc, #124]	@ (8005174 <xTaskIncrementTick+0x164>)
 80050f6:	441a      	add	r2, r3
 80050f8:	68bb      	ldr	r3, [r7, #8]
 80050fa:	3304      	adds	r3, #4
 80050fc:	4619      	mov	r1, r3
 80050fe:	4610      	mov	r0, r2
 8005100:	f7fe ff88 	bl	8004014 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005104:	68bb      	ldr	r3, [r7, #8]
 8005106:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005108:	4b1b      	ldr	r3, [pc, #108]	@ (8005178 <xTaskIncrementTick+0x168>)
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800510e:	429a      	cmp	r2, r3
 8005110:	d3b9      	bcc.n	8005086 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8005112:	2301      	movs	r3, #1
 8005114:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005116:	e7b6      	b.n	8005086 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005118:	4b17      	ldr	r3, [pc, #92]	@ (8005178 <xTaskIncrementTick+0x168>)
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800511e:	4915      	ldr	r1, [pc, #84]	@ (8005174 <xTaskIncrementTick+0x164>)
 8005120:	4613      	mov	r3, r2
 8005122:	009b      	lsls	r3, r3, #2
 8005124:	4413      	add	r3, r2
 8005126:	009b      	lsls	r3, r3, #2
 8005128:	440b      	add	r3, r1
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	2b01      	cmp	r3, #1
 800512e:	d901      	bls.n	8005134 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8005130:	2301      	movs	r3, #1
 8005132:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005134:	4b11      	ldr	r3, [pc, #68]	@ (800517c <xTaskIncrementTick+0x16c>)
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	2b00      	cmp	r3, #0
 800513a:	d007      	beq.n	800514c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800513c:	2301      	movs	r3, #1
 800513e:	617b      	str	r3, [r7, #20]
 8005140:	e004      	b.n	800514c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005142:	4b0f      	ldr	r3, [pc, #60]	@ (8005180 <xTaskIncrementTick+0x170>)
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	3301      	adds	r3, #1
 8005148:	4a0d      	ldr	r2, [pc, #52]	@ (8005180 <xTaskIncrementTick+0x170>)
 800514a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800514c:	697b      	ldr	r3, [r7, #20]
}
 800514e:	4618      	mov	r0, r3
 8005150:	3718      	adds	r7, #24
 8005152:	46bd      	mov	sp, r7
 8005154:	bd80      	pop	{r7, pc}
 8005156:	bf00      	nop
 8005158:	200004b0 	.word	0x200004b0
 800515c:	2000048c 	.word	0x2000048c
 8005160:	20000440 	.word	0x20000440
 8005164:	20000444 	.word	0x20000444
 8005168:	200004a0 	.word	0x200004a0
 800516c:	200004a8 	.word	0x200004a8
 8005170:	20000490 	.word	0x20000490
 8005174:	2000038c 	.word	0x2000038c
 8005178:	20000388 	.word	0x20000388
 800517c:	2000049c 	.word	0x2000049c
 8005180:	20000498 	.word	0x20000498

08005184 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005184:	b480      	push	{r7}
 8005186:	b087      	sub	sp, #28
 8005188:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800518a:	4b27      	ldr	r3, [pc, #156]	@ (8005228 <vTaskSwitchContext+0xa4>)
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	2b00      	cmp	r3, #0
 8005190:	d003      	beq.n	800519a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005192:	4b26      	ldr	r3, [pc, #152]	@ (800522c <vTaskSwitchContext+0xa8>)
 8005194:	2201      	movs	r2, #1
 8005196:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005198:	e040      	b.n	800521c <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 800519a:	4b24      	ldr	r3, [pc, #144]	@ (800522c <vTaskSwitchContext+0xa8>)
 800519c:	2200      	movs	r2, #0
 800519e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80051a0:	4b23      	ldr	r3, [pc, #140]	@ (8005230 <vTaskSwitchContext+0xac>)
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	fab3 f383 	clz	r3, r3
 80051ac:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80051ae:	7afb      	ldrb	r3, [r7, #11]
 80051b0:	f1c3 031f 	rsb	r3, r3, #31
 80051b4:	617b      	str	r3, [r7, #20]
 80051b6:	491f      	ldr	r1, [pc, #124]	@ (8005234 <vTaskSwitchContext+0xb0>)
 80051b8:	697a      	ldr	r2, [r7, #20]
 80051ba:	4613      	mov	r3, r2
 80051bc:	009b      	lsls	r3, r3, #2
 80051be:	4413      	add	r3, r2
 80051c0:	009b      	lsls	r3, r3, #2
 80051c2:	440b      	add	r3, r1
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d10b      	bne.n	80051e2 <vTaskSwitchContext+0x5e>
	__asm volatile
 80051ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051ce:	f383 8811 	msr	BASEPRI, r3
 80051d2:	f3bf 8f6f 	isb	sy
 80051d6:	f3bf 8f4f 	dsb	sy
 80051da:	607b      	str	r3, [r7, #4]
}
 80051dc:	bf00      	nop
 80051de:	bf00      	nop
 80051e0:	e7fd      	b.n	80051de <vTaskSwitchContext+0x5a>
 80051e2:	697a      	ldr	r2, [r7, #20]
 80051e4:	4613      	mov	r3, r2
 80051e6:	009b      	lsls	r3, r3, #2
 80051e8:	4413      	add	r3, r2
 80051ea:	009b      	lsls	r3, r3, #2
 80051ec:	4a11      	ldr	r2, [pc, #68]	@ (8005234 <vTaskSwitchContext+0xb0>)
 80051ee:	4413      	add	r3, r2
 80051f0:	613b      	str	r3, [r7, #16]
 80051f2:	693b      	ldr	r3, [r7, #16]
 80051f4:	685b      	ldr	r3, [r3, #4]
 80051f6:	685a      	ldr	r2, [r3, #4]
 80051f8:	693b      	ldr	r3, [r7, #16]
 80051fa:	605a      	str	r2, [r3, #4]
 80051fc:	693b      	ldr	r3, [r7, #16]
 80051fe:	685a      	ldr	r2, [r3, #4]
 8005200:	693b      	ldr	r3, [r7, #16]
 8005202:	3308      	adds	r3, #8
 8005204:	429a      	cmp	r2, r3
 8005206:	d104      	bne.n	8005212 <vTaskSwitchContext+0x8e>
 8005208:	693b      	ldr	r3, [r7, #16]
 800520a:	685b      	ldr	r3, [r3, #4]
 800520c:	685a      	ldr	r2, [r3, #4]
 800520e:	693b      	ldr	r3, [r7, #16]
 8005210:	605a      	str	r2, [r3, #4]
 8005212:	693b      	ldr	r3, [r7, #16]
 8005214:	685b      	ldr	r3, [r3, #4]
 8005216:	68db      	ldr	r3, [r3, #12]
 8005218:	4a07      	ldr	r2, [pc, #28]	@ (8005238 <vTaskSwitchContext+0xb4>)
 800521a:	6013      	str	r3, [r2, #0]
}
 800521c:	bf00      	nop
 800521e:	371c      	adds	r7, #28
 8005220:	46bd      	mov	sp, r7
 8005222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005226:	4770      	bx	lr
 8005228:	200004b0 	.word	0x200004b0
 800522c:	2000049c 	.word	0x2000049c
 8005230:	20000490 	.word	0x20000490
 8005234:	2000038c 	.word	0x2000038c
 8005238:	20000388 	.word	0x20000388

0800523c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800523c:	b580      	push	{r7, lr}
 800523e:	b084      	sub	sp, #16
 8005240:	af00      	add	r7, sp, #0
 8005242:	6078      	str	r0, [r7, #4]
 8005244:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	2b00      	cmp	r3, #0
 800524a:	d10b      	bne.n	8005264 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800524c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005250:	f383 8811 	msr	BASEPRI, r3
 8005254:	f3bf 8f6f 	isb	sy
 8005258:	f3bf 8f4f 	dsb	sy
 800525c:	60fb      	str	r3, [r7, #12]
}
 800525e:	bf00      	nop
 8005260:	bf00      	nop
 8005262:	e7fd      	b.n	8005260 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005264:	4b07      	ldr	r3, [pc, #28]	@ (8005284 <vTaskPlaceOnEventList+0x48>)
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	3318      	adds	r3, #24
 800526a:	4619      	mov	r1, r3
 800526c:	6878      	ldr	r0, [r7, #4]
 800526e:	f7fe fef5 	bl	800405c <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005272:	2101      	movs	r1, #1
 8005274:	6838      	ldr	r0, [r7, #0]
 8005276:	f000 fb87 	bl	8005988 <prvAddCurrentTaskToDelayedList>
}
 800527a:	bf00      	nop
 800527c:	3710      	adds	r7, #16
 800527e:	46bd      	mov	sp, r7
 8005280:	bd80      	pop	{r7, pc}
 8005282:	bf00      	nop
 8005284:	20000388 	.word	0x20000388

08005288 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005288:	b580      	push	{r7, lr}
 800528a:	b086      	sub	sp, #24
 800528c:	af00      	add	r7, sp, #0
 800528e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	68db      	ldr	r3, [r3, #12]
 8005294:	68db      	ldr	r3, [r3, #12]
 8005296:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005298:	693b      	ldr	r3, [r7, #16]
 800529a:	2b00      	cmp	r3, #0
 800529c:	d10b      	bne.n	80052b6 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800529e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052a2:	f383 8811 	msr	BASEPRI, r3
 80052a6:	f3bf 8f6f 	isb	sy
 80052aa:	f3bf 8f4f 	dsb	sy
 80052ae:	60fb      	str	r3, [r7, #12]
}
 80052b0:	bf00      	nop
 80052b2:	bf00      	nop
 80052b4:	e7fd      	b.n	80052b2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80052b6:	693b      	ldr	r3, [r7, #16]
 80052b8:	3318      	adds	r3, #24
 80052ba:	4618      	mov	r0, r3
 80052bc:	f7fe ff07 	bl	80040ce <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80052c0:	4b1d      	ldr	r3, [pc, #116]	@ (8005338 <xTaskRemoveFromEventList+0xb0>)
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d11c      	bne.n	8005302 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80052c8:	693b      	ldr	r3, [r7, #16]
 80052ca:	3304      	adds	r3, #4
 80052cc:	4618      	mov	r0, r3
 80052ce:	f7fe fefe 	bl	80040ce <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80052d2:	693b      	ldr	r3, [r7, #16]
 80052d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052d6:	2201      	movs	r2, #1
 80052d8:	409a      	lsls	r2, r3
 80052da:	4b18      	ldr	r3, [pc, #96]	@ (800533c <xTaskRemoveFromEventList+0xb4>)
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	4313      	orrs	r3, r2
 80052e0:	4a16      	ldr	r2, [pc, #88]	@ (800533c <xTaskRemoveFromEventList+0xb4>)
 80052e2:	6013      	str	r3, [r2, #0]
 80052e4:	693b      	ldr	r3, [r7, #16]
 80052e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80052e8:	4613      	mov	r3, r2
 80052ea:	009b      	lsls	r3, r3, #2
 80052ec:	4413      	add	r3, r2
 80052ee:	009b      	lsls	r3, r3, #2
 80052f0:	4a13      	ldr	r2, [pc, #76]	@ (8005340 <xTaskRemoveFromEventList+0xb8>)
 80052f2:	441a      	add	r2, r3
 80052f4:	693b      	ldr	r3, [r7, #16]
 80052f6:	3304      	adds	r3, #4
 80052f8:	4619      	mov	r1, r3
 80052fa:	4610      	mov	r0, r2
 80052fc:	f7fe fe8a 	bl	8004014 <vListInsertEnd>
 8005300:	e005      	b.n	800530e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005302:	693b      	ldr	r3, [r7, #16]
 8005304:	3318      	adds	r3, #24
 8005306:	4619      	mov	r1, r3
 8005308:	480e      	ldr	r0, [pc, #56]	@ (8005344 <xTaskRemoveFromEventList+0xbc>)
 800530a:	f7fe fe83 	bl	8004014 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800530e:	693b      	ldr	r3, [r7, #16]
 8005310:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005312:	4b0d      	ldr	r3, [pc, #52]	@ (8005348 <xTaskRemoveFromEventList+0xc0>)
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005318:	429a      	cmp	r2, r3
 800531a:	d905      	bls.n	8005328 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800531c:	2301      	movs	r3, #1
 800531e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005320:	4b0a      	ldr	r3, [pc, #40]	@ (800534c <xTaskRemoveFromEventList+0xc4>)
 8005322:	2201      	movs	r2, #1
 8005324:	601a      	str	r2, [r3, #0]
 8005326:	e001      	b.n	800532c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8005328:	2300      	movs	r3, #0
 800532a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800532c:	697b      	ldr	r3, [r7, #20]
}
 800532e:	4618      	mov	r0, r3
 8005330:	3718      	adds	r7, #24
 8005332:	46bd      	mov	sp, r7
 8005334:	bd80      	pop	{r7, pc}
 8005336:	bf00      	nop
 8005338:	200004b0 	.word	0x200004b0
 800533c:	20000490 	.word	0x20000490
 8005340:	2000038c 	.word	0x2000038c
 8005344:	20000448 	.word	0x20000448
 8005348:	20000388 	.word	0x20000388
 800534c:	2000049c 	.word	0x2000049c

08005350 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005350:	b480      	push	{r7}
 8005352:	b083      	sub	sp, #12
 8005354:	af00      	add	r7, sp, #0
 8005356:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005358:	4b06      	ldr	r3, [pc, #24]	@ (8005374 <vTaskInternalSetTimeOutState+0x24>)
 800535a:	681a      	ldr	r2, [r3, #0]
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005360:	4b05      	ldr	r3, [pc, #20]	@ (8005378 <vTaskInternalSetTimeOutState+0x28>)
 8005362:	681a      	ldr	r2, [r3, #0]
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	605a      	str	r2, [r3, #4]
}
 8005368:	bf00      	nop
 800536a:	370c      	adds	r7, #12
 800536c:	46bd      	mov	sp, r7
 800536e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005372:	4770      	bx	lr
 8005374:	200004a0 	.word	0x200004a0
 8005378:	2000048c 	.word	0x2000048c

0800537c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800537c:	b580      	push	{r7, lr}
 800537e:	b088      	sub	sp, #32
 8005380:	af00      	add	r7, sp, #0
 8005382:	6078      	str	r0, [r7, #4]
 8005384:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	2b00      	cmp	r3, #0
 800538a:	d10b      	bne.n	80053a4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800538c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005390:	f383 8811 	msr	BASEPRI, r3
 8005394:	f3bf 8f6f 	isb	sy
 8005398:	f3bf 8f4f 	dsb	sy
 800539c:	613b      	str	r3, [r7, #16]
}
 800539e:	bf00      	nop
 80053a0:	bf00      	nop
 80053a2:	e7fd      	b.n	80053a0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80053a4:	683b      	ldr	r3, [r7, #0]
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d10b      	bne.n	80053c2 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80053aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053ae:	f383 8811 	msr	BASEPRI, r3
 80053b2:	f3bf 8f6f 	isb	sy
 80053b6:	f3bf 8f4f 	dsb	sy
 80053ba:	60fb      	str	r3, [r7, #12]
}
 80053bc:	bf00      	nop
 80053be:	bf00      	nop
 80053c0:	e7fd      	b.n	80053be <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80053c2:	f000 fc8b 	bl	8005cdc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80053c6:	4b1d      	ldr	r3, [pc, #116]	@ (800543c <xTaskCheckForTimeOut+0xc0>)
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	685b      	ldr	r3, [r3, #4]
 80053d0:	69ba      	ldr	r2, [r7, #24]
 80053d2:	1ad3      	subs	r3, r2, r3
 80053d4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80053d6:	683b      	ldr	r3, [r7, #0]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053de:	d102      	bne.n	80053e6 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80053e0:	2300      	movs	r3, #0
 80053e2:	61fb      	str	r3, [r7, #28]
 80053e4:	e023      	b.n	800542e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681a      	ldr	r2, [r3, #0]
 80053ea:	4b15      	ldr	r3, [pc, #84]	@ (8005440 <xTaskCheckForTimeOut+0xc4>)
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	429a      	cmp	r2, r3
 80053f0:	d007      	beq.n	8005402 <xTaskCheckForTimeOut+0x86>
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	685b      	ldr	r3, [r3, #4]
 80053f6:	69ba      	ldr	r2, [r7, #24]
 80053f8:	429a      	cmp	r2, r3
 80053fa:	d302      	bcc.n	8005402 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80053fc:	2301      	movs	r3, #1
 80053fe:	61fb      	str	r3, [r7, #28]
 8005400:	e015      	b.n	800542e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005402:	683b      	ldr	r3, [r7, #0]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	697a      	ldr	r2, [r7, #20]
 8005408:	429a      	cmp	r2, r3
 800540a:	d20b      	bcs.n	8005424 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800540c:	683b      	ldr	r3, [r7, #0]
 800540e:	681a      	ldr	r2, [r3, #0]
 8005410:	697b      	ldr	r3, [r7, #20]
 8005412:	1ad2      	subs	r2, r2, r3
 8005414:	683b      	ldr	r3, [r7, #0]
 8005416:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005418:	6878      	ldr	r0, [r7, #4]
 800541a:	f7ff ff99 	bl	8005350 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800541e:	2300      	movs	r3, #0
 8005420:	61fb      	str	r3, [r7, #28]
 8005422:	e004      	b.n	800542e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8005424:	683b      	ldr	r3, [r7, #0]
 8005426:	2200      	movs	r2, #0
 8005428:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800542a:	2301      	movs	r3, #1
 800542c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800542e:	f000 fc87 	bl	8005d40 <vPortExitCritical>

	return xReturn;
 8005432:	69fb      	ldr	r3, [r7, #28]
}
 8005434:	4618      	mov	r0, r3
 8005436:	3720      	adds	r7, #32
 8005438:	46bd      	mov	sp, r7
 800543a:	bd80      	pop	{r7, pc}
 800543c:	2000048c 	.word	0x2000048c
 8005440:	200004a0 	.word	0x200004a0

08005444 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005444:	b480      	push	{r7}
 8005446:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005448:	4b03      	ldr	r3, [pc, #12]	@ (8005458 <vTaskMissedYield+0x14>)
 800544a:	2201      	movs	r2, #1
 800544c:	601a      	str	r2, [r3, #0]
}
 800544e:	bf00      	nop
 8005450:	46bd      	mov	sp, r7
 8005452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005456:	4770      	bx	lr
 8005458:	2000049c 	.word	0x2000049c

0800545c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800545c:	b580      	push	{r7, lr}
 800545e:	b082      	sub	sp, #8
 8005460:	af00      	add	r7, sp, #0
 8005462:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005464:	f000 f852 	bl	800550c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005468:	4b06      	ldr	r3, [pc, #24]	@ (8005484 <prvIdleTask+0x28>)
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	2b01      	cmp	r3, #1
 800546e:	d9f9      	bls.n	8005464 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005470:	4b05      	ldr	r3, [pc, #20]	@ (8005488 <prvIdleTask+0x2c>)
 8005472:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005476:	601a      	str	r2, [r3, #0]
 8005478:	f3bf 8f4f 	dsb	sy
 800547c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005480:	e7f0      	b.n	8005464 <prvIdleTask+0x8>
 8005482:	bf00      	nop
 8005484:	2000038c 	.word	0x2000038c
 8005488:	e000ed04 	.word	0xe000ed04

0800548c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800548c:	b580      	push	{r7, lr}
 800548e:	b082      	sub	sp, #8
 8005490:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005492:	2300      	movs	r3, #0
 8005494:	607b      	str	r3, [r7, #4]
 8005496:	e00c      	b.n	80054b2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005498:	687a      	ldr	r2, [r7, #4]
 800549a:	4613      	mov	r3, r2
 800549c:	009b      	lsls	r3, r3, #2
 800549e:	4413      	add	r3, r2
 80054a0:	009b      	lsls	r3, r3, #2
 80054a2:	4a12      	ldr	r2, [pc, #72]	@ (80054ec <prvInitialiseTaskLists+0x60>)
 80054a4:	4413      	add	r3, r2
 80054a6:	4618      	mov	r0, r3
 80054a8:	f7fe fd87 	bl	8003fba <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	3301      	adds	r3, #1
 80054b0:	607b      	str	r3, [r7, #4]
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	2b06      	cmp	r3, #6
 80054b6:	d9ef      	bls.n	8005498 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80054b8:	480d      	ldr	r0, [pc, #52]	@ (80054f0 <prvInitialiseTaskLists+0x64>)
 80054ba:	f7fe fd7e 	bl	8003fba <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80054be:	480d      	ldr	r0, [pc, #52]	@ (80054f4 <prvInitialiseTaskLists+0x68>)
 80054c0:	f7fe fd7b 	bl	8003fba <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80054c4:	480c      	ldr	r0, [pc, #48]	@ (80054f8 <prvInitialiseTaskLists+0x6c>)
 80054c6:	f7fe fd78 	bl	8003fba <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80054ca:	480c      	ldr	r0, [pc, #48]	@ (80054fc <prvInitialiseTaskLists+0x70>)
 80054cc:	f7fe fd75 	bl	8003fba <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80054d0:	480b      	ldr	r0, [pc, #44]	@ (8005500 <prvInitialiseTaskLists+0x74>)
 80054d2:	f7fe fd72 	bl	8003fba <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80054d6:	4b0b      	ldr	r3, [pc, #44]	@ (8005504 <prvInitialiseTaskLists+0x78>)
 80054d8:	4a05      	ldr	r2, [pc, #20]	@ (80054f0 <prvInitialiseTaskLists+0x64>)
 80054da:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80054dc:	4b0a      	ldr	r3, [pc, #40]	@ (8005508 <prvInitialiseTaskLists+0x7c>)
 80054de:	4a05      	ldr	r2, [pc, #20]	@ (80054f4 <prvInitialiseTaskLists+0x68>)
 80054e0:	601a      	str	r2, [r3, #0]
}
 80054e2:	bf00      	nop
 80054e4:	3708      	adds	r7, #8
 80054e6:	46bd      	mov	sp, r7
 80054e8:	bd80      	pop	{r7, pc}
 80054ea:	bf00      	nop
 80054ec:	2000038c 	.word	0x2000038c
 80054f0:	20000418 	.word	0x20000418
 80054f4:	2000042c 	.word	0x2000042c
 80054f8:	20000448 	.word	0x20000448
 80054fc:	2000045c 	.word	0x2000045c
 8005500:	20000474 	.word	0x20000474
 8005504:	20000440 	.word	0x20000440
 8005508:	20000444 	.word	0x20000444

0800550c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800550c:	b580      	push	{r7, lr}
 800550e:	b082      	sub	sp, #8
 8005510:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005512:	e019      	b.n	8005548 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005514:	f000 fbe2 	bl	8005cdc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005518:	4b10      	ldr	r3, [pc, #64]	@ (800555c <prvCheckTasksWaitingTermination+0x50>)
 800551a:	68db      	ldr	r3, [r3, #12]
 800551c:	68db      	ldr	r3, [r3, #12]
 800551e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	3304      	adds	r3, #4
 8005524:	4618      	mov	r0, r3
 8005526:	f7fe fdd2 	bl	80040ce <uxListRemove>
				--uxCurrentNumberOfTasks;
 800552a:	4b0d      	ldr	r3, [pc, #52]	@ (8005560 <prvCheckTasksWaitingTermination+0x54>)
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	3b01      	subs	r3, #1
 8005530:	4a0b      	ldr	r2, [pc, #44]	@ (8005560 <prvCheckTasksWaitingTermination+0x54>)
 8005532:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005534:	4b0b      	ldr	r3, [pc, #44]	@ (8005564 <prvCheckTasksWaitingTermination+0x58>)
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	3b01      	subs	r3, #1
 800553a:	4a0a      	ldr	r2, [pc, #40]	@ (8005564 <prvCheckTasksWaitingTermination+0x58>)
 800553c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800553e:	f000 fbff 	bl	8005d40 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005542:	6878      	ldr	r0, [r7, #4]
 8005544:	f000 f810 	bl	8005568 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005548:	4b06      	ldr	r3, [pc, #24]	@ (8005564 <prvCheckTasksWaitingTermination+0x58>)
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	2b00      	cmp	r3, #0
 800554e:	d1e1      	bne.n	8005514 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005550:	bf00      	nop
 8005552:	bf00      	nop
 8005554:	3708      	adds	r7, #8
 8005556:	46bd      	mov	sp, r7
 8005558:	bd80      	pop	{r7, pc}
 800555a:	bf00      	nop
 800555c:	2000045c 	.word	0x2000045c
 8005560:	20000488 	.word	0x20000488
 8005564:	20000470 	.word	0x20000470

08005568 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005568:	b580      	push	{r7, lr}
 800556a:	b084      	sub	sp, #16
 800556c:	af00      	add	r7, sp, #0
 800556e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005576:	2b00      	cmp	r3, #0
 8005578:	d108      	bne.n	800558c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800557e:	4618      	mov	r0, r3
 8005580:	f000 fda2 	bl	80060c8 <vPortFree>
				vPortFree( pxTCB );
 8005584:	6878      	ldr	r0, [r7, #4]
 8005586:	f000 fd9f 	bl	80060c8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800558a:	e019      	b.n	80055c0 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005592:	2b01      	cmp	r3, #1
 8005594:	d103      	bne.n	800559e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8005596:	6878      	ldr	r0, [r7, #4]
 8005598:	f000 fd96 	bl	80060c8 <vPortFree>
	}
 800559c:	e010      	b.n	80055c0 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80055a4:	2b02      	cmp	r3, #2
 80055a6:	d00b      	beq.n	80055c0 <prvDeleteTCB+0x58>
	__asm volatile
 80055a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055ac:	f383 8811 	msr	BASEPRI, r3
 80055b0:	f3bf 8f6f 	isb	sy
 80055b4:	f3bf 8f4f 	dsb	sy
 80055b8:	60fb      	str	r3, [r7, #12]
}
 80055ba:	bf00      	nop
 80055bc:	bf00      	nop
 80055be:	e7fd      	b.n	80055bc <prvDeleteTCB+0x54>
	}
 80055c0:	bf00      	nop
 80055c2:	3710      	adds	r7, #16
 80055c4:	46bd      	mov	sp, r7
 80055c6:	bd80      	pop	{r7, pc}

080055c8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80055c8:	b480      	push	{r7}
 80055ca:	b083      	sub	sp, #12
 80055cc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80055ce:	4b0c      	ldr	r3, [pc, #48]	@ (8005600 <prvResetNextTaskUnblockTime+0x38>)
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d104      	bne.n	80055e2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80055d8:	4b0a      	ldr	r3, [pc, #40]	@ (8005604 <prvResetNextTaskUnblockTime+0x3c>)
 80055da:	f04f 32ff 	mov.w	r2, #4294967295
 80055de:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80055e0:	e008      	b.n	80055f4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80055e2:	4b07      	ldr	r3, [pc, #28]	@ (8005600 <prvResetNextTaskUnblockTime+0x38>)
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	68db      	ldr	r3, [r3, #12]
 80055e8:	68db      	ldr	r3, [r3, #12]
 80055ea:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	685b      	ldr	r3, [r3, #4]
 80055f0:	4a04      	ldr	r2, [pc, #16]	@ (8005604 <prvResetNextTaskUnblockTime+0x3c>)
 80055f2:	6013      	str	r3, [r2, #0]
}
 80055f4:	bf00      	nop
 80055f6:	370c      	adds	r7, #12
 80055f8:	46bd      	mov	sp, r7
 80055fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055fe:	4770      	bx	lr
 8005600:	20000440 	.word	0x20000440
 8005604:	200004a8 	.word	0x200004a8

08005608 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005608:	b480      	push	{r7}
 800560a:	b083      	sub	sp, #12
 800560c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800560e:	4b0b      	ldr	r3, [pc, #44]	@ (800563c <xTaskGetSchedulerState+0x34>)
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	2b00      	cmp	r3, #0
 8005614:	d102      	bne.n	800561c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005616:	2301      	movs	r3, #1
 8005618:	607b      	str	r3, [r7, #4]
 800561a:	e008      	b.n	800562e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800561c:	4b08      	ldr	r3, [pc, #32]	@ (8005640 <xTaskGetSchedulerState+0x38>)
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	2b00      	cmp	r3, #0
 8005622:	d102      	bne.n	800562a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005624:	2302      	movs	r3, #2
 8005626:	607b      	str	r3, [r7, #4]
 8005628:	e001      	b.n	800562e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800562a:	2300      	movs	r3, #0
 800562c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800562e:	687b      	ldr	r3, [r7, #4]
	}
 8005630:	4618      	mov	r0, r3
 8005632:	370c      	adds	r7, #12
 8005634:	46bd      	mov	sp, r7
 8005636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800563a:	4770      	bx	lr
 800563c:	20000494 	.word	0x20000494
 8005640:	200004b0 	.word	0x200004b0

08005644 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8005644:	b580      	push	{r7, lr}
 8005646:	b084      	sub	sp, #16
 8005648:	af00      	add	r7, sp, #0
 800564a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8005650:	2300      	movs	r3, #0
 8005652:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2b00      	cmp	r3, #0
 8005658:	d05e      	beq.n	8005718 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800565a:	68bb      	ldr	r3, [r7, #8]
 800565c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800565e:	4b31      	ldr	r3, [pc, #196]	@ (8005724 <xTaskPriorityInherit+0xe0>)
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005664:	429a      	cmp	r2, r3
 8005666:	d24e      	bcs.n	8005706 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005668:	68bb      	ldr	r3, [r7, #8]
 800566a:	699b      	ldr	r3, [r3, #24]
 800566c:	2b00      	cmp	r3, #0
 800566e:	db06      	blt.n	800567e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005670:	4b2c      	ldr	r3, [pc, #176]	@ (8005724 <xTaskPriorityInherit+0xe0>)
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005676:	f1c3 0207 	rsb	r2, r3, #7
 800567a:	68bb      	ldr	r3, [r7, #8]
 800567c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800567e:	68bb      	ldr	r3, [r7, #8]
 8005680:	6959      	ldr	r1, [r3, #20]
 8005682:	68bb      	ldr	r3, [r7, #8]
 8005684:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005686:	4613      	mov	r3, r2
 8005688:	009b      	lsls	r3, r3, #2
 800568a:	4413      	add	r3, r2
 800568c:	009b      	lsls	r3, r3, #2
 800568e:	4a26      	ldr	r2, [pc, #152]	@ (8005728 <xTaskPriorityInherit+0xe4>)
 8005690:	4413      	add	r3, r2
 8005692:	4299      	cmp	r1, r3
 8005694:	d12f      	bne.n	80056f6 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005696:	68bb      	ldr	r3, [r7, #8]
 8005698:	3304      	adds	r3, #4
 800569a:	4618      	mov	r0, r3
 800569c:	f7fe fd17 	bl	80040ce <uxListRemove>
 80056a0:	4603      	mov	r3, r0
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d10a      	bne.n	80056bc <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 80056a6:	68bb      	ldr	r3, [r7, #8]
 80056a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056aa:	2201      	movs	r2, #1
 80056ac:	fa02 f303 	lsl.w	r3, r2, r3
 80056b0:	43da      	mvns	r2, r3
 80056b2:	4b1e      	ldr	r3, [pc, #120]	@ (800572c <xTaskPriorityInherit+0xe8>)
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	4013      	ands	r3, r2
 80056b8:	4a1c      	ldr	r2, [pc, #112]	@ (800572c <xTaskPriorityInherit+0xe8>)
 80056ba:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80056bc:	4b19      	ldr	r3, [pc, #100]	@ (8005724 <xTaskPriorityInherit+0xe0>)
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80056c2:	68bb      	ldr	r3, [r7, #8]
 80056c4:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80056c6:	68bb      	ldr	r3, [r7, #8]
 80056c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056ca:	2201      	movs	r2, #1
 80056cc:	409a      	lsls	r2, r3
 80056ce:	4b17      	ldr	r3, [pc, #92]	@ (800572c <xTaskPriorityInherit+0xe8>)
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	4313      	orrs	r3, r2
 80056d4:	4a15      	ldr	r2, [pc, #84]	@ (800572c <xTaskPriorityInherit+0xe8>)
 80056d6:	6013      	str	r3, [r2, #0]
 80056d8:	68bb      	ldr	r3, [r7, #8]
 80056da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80056dc:	4613      	mov	r3, r2
 80056de:	009b      	lsls	r3, r3, #2
 80056e0:	4413      	add	r3, r2
 80056e2:	009b      	lsls	r3, r3, #2
 80056e4:	4a10      	ldr	r2, [pc, #64]	@ (8005728 <xTaskPriorityInherit+0xe4>)
 80056e6:	441a      	add	r2, r3
 80056e8:	68bb      	ldr	r3, [r7, #8]
 80056ea:	3304      	adds	r3, #4
 80056ec:	4619      	mov	r1, r3
 80056ee:	4610      	mov	r0, r2
 80056f0:	f7fe fc90 	bl	8004014 <vListInsertEnd>
 80056f4:	e004      	b.n	8005700 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80056f6:	4b0b      	ldr	r3, [pc, #44]	@ (8005724 <xTaskPriorityInherit+0xe0>)
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80056fc:	68bb      	ldr	r3, [r7, #8]
 80056fe:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8005700:	2301      	movs	r3, #1
 8005702:	60fb      	str	r3, [r7, #12]
 8005704:	e008      	b.n	8005718 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8005706:	68bb      	ldr	r3, [r7, #8]
 8005708:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800570a:	4b06      	ldr	r3, [pc, #24]	@ (8005724 <xTaskPriorityInherit+0xe0>)
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005710:	429a      	cmp	r2, r3
 8005712:	d201      	bcs.n	8005718 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8005714:	2301      	movs	r3, #1
 8005716:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005718:	68fb      	ldr	r3, [r7, #12]
	}
 800571a:	4618      	mov	r0, r3
 800571c:	3710      	adds	r7, #16
 800571e:	46bd      	mov	sp, r7
 8005720:	bd80      	pop	{r7, pc}
 8005722:	bf00      	nop
 8005724:	20000388 	.word	0x20000388
 8005728:	2000038c 	.word	0x2000038c
 800572c:	20000490 	.word	0x20000490

08005730 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005730:	b580      	push	{r7, lr}
 8005732:	b086      	sub	sp, #24
 8005734:	af00      	add	r7, sp, #0
 8005736:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800573c:	2300      	movs	r3, #0
 800573e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2b00      	cmp	r3, #0
 8005744:	d070      	beq.n	8005828 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005746:	4b3b      	ldr	r3, [pc, #236]	@ (8005834 <xTaskPriorityDisinherit+0x104>)
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	693a      	ldr	r2, [r7, #16]
 800574c:	429a      	cmp	r2, r3
 800574e:	d00b      	beq.n	8005768 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8005750:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005754:	f383 8811 	msr	BASEPRI, r3
 8005758:	f3bf 8f6f 	isb	sy
 800575c:	f3bf 8f4f 	dsb	sy
 8005760:	60fb      	str	r3, [r7, #12]
}
 8005762:	bf00      	nop
 8005764:	bf00      	nop
 8005766:	e7fd      	b.n	8005764 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005768:	693b      	ldr	r3, [r7, #16]
 800576a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800576c:	2b00      	cmp	r3, #0
 800576e:	d10b      	bne.n	8005788 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8005770:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005774:	f383 8811 	msr	BASEPRI, r3
 8005778:	f3bf 8f6f 	isb	sy
 800577c:	f3bf 8f4f 	dsb	sy
 8005780:	60bb      	str	r3, [r7, #8]
}
 8005782:	bf00      	nop
 8005784:	bf00      	nop
 8005786:	e7fd      	b.n	8005784 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8005788:	693b      	ldr	r3, [r7, #16]
 800578a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800578c:	1e5a      	subs	r2, r3, #1
 800578e:	693b      	ldr	r3, [r7, #16]
 8005790:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005792:	693b      	ldr	r3, [r7, #16]
 8005794:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005796:	693b      	ldr	r3, [r7, #16]
 8005798:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800579a:	429a      	cmp	r2, r3
 800579c:	d044      	beq.n	8005828 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800579e:	693b      	ldr	r3, [r7, #16]
 80057a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d140      	bne.n	8005828 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80057a6:	693b      	ldr	r3, [r7, #16]
 80057a8:	3304      	adds	r3, #4
 80057aa:	4618      	mov	r0, r3
 80057ac:	f7fe fc8f 	bl	80040ce <uxListRemove>
 80057b0:	4603      	mov	r3, r0
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d115      	bne.n	80057e2 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80057b6:	693b      	ldr	r3, [r7, #16]
 80057b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057ba:	491f      	ldr	r1, [pc, #124]	@ (8005838 <xTaskPriorityDisinherit+0x108>)
 80057bc:	4613      	mov	r3, r2
 80057be:	009b      	lsls	r3, r3, #2
 80057c0:	4413      	add	r3, r2
 80057c2:	009b      	lsls	r3, r3, #2
 80057c4:	440b      	add	r3, r1
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d10a      	bne.n	80057e2 <xTaskPriorityDisinherit+0xb2>
 80057cc:	693b      	ldr	r3, [r7, #16]
 80057ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057d0:	2201      	movs	r2, #1
 80057d2:	fa02 f303 	lsl.w	r3, r2, r3
 80057d6:	43da      	mvns	r2, r3
 80057d8:	4b18      	ldr	r3, [pc, #96]	@ (800583c <xTaskPriorityDisinherit+0x10c>)
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	4013      	ands	r3, r2
 80057de:	4a17      	ldr	r2, [pc, #92]	@ (800583c <xTaskPriorityDisinherit+0x10c>)
 80057e0:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80057e2:	693b      	ldr	r3, [r7, #16]
 80057e4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80057e6:	693b      	ldr	r3, [r7, #16]
 80057e8:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80057ea:	693b      	ldr	r3, [r7, #16]
 80057ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057ee:	f1c3 0207 	rsb	r2, r3, #7
 80057f2:	693b      	ldr	r3, [r7, #16]
 80057f4:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80057f6:	693b      	ldr	r3, [r7, #16]
 80057f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057fa:	2201      	movs	r2, #1
 80057fc:	409a      	lsls	r2, r3
 80057fe:	4b0f      	ldr	r3, [pc, #60]	@ (800583c <xTaskPriorityDisinherit+0x10c>)
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	4313      	orrs	r3, r2
 8005804:	4a0d      	ldr	r2, [pc, #52]	@ (800583c <xTaskPriorityDisinherit+0x10c>)
 8005806:	6013      	str	r3, [r2, #0]
 8005808:	693b      	ldr	r3, [r7, #16]
 800580a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800580c:	4613      	mov	r3, r2
 800580e:	009b      	lsls	r3, r3, #2
 8005810:	4413      	add	r3, r2
 8005812:	009b      	lsls	r3, r3, #2
 8005814:	4a08      	ldr	r2, [pc, #32]	@ (8005838 <xTaskPriorityDisinherit+0x108>)
 8005816:	441a      	add	r2, r3
 8005818:	693b      	ldr	r3, [r7, #16]
 800581a:	3304      	adds	r3, #4
 800581c:	4619      	mov	r1, r3
 800581e:	4610      	mov	r0, r2
 8005820:	f7fe fbf8 	bl	8004014 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005824:	2301      	movs	r3, #1
 8005826:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005828:	697b      	ldr	r3, [r7, #20]
	}
 800582a:	4618      	mov	r0, r3
 800582c:	3718      	adds	r7, #24
 800582e:	46bd      	mov	sp, r7
 8005830:	bd80      	pop	{r7, pc}
 8005832:	bf00      	nop
 8005834:	20000388 	.word	0x20000388
 8005838:	2000038c 	.word	0x2000038c
 800583c:	20000490 	.word	0x20000490

08005840 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8005840:	b580      	push	{r7, lr}
 8005842:	b088      	sub	sp, #32
 8005844:	af00      	add	r7, sp, #0
 8005846:	6078      	str	r0, [r7, #4]
 8005848:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800584e:	2301      	movs	r3, #1
 8005850:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	2b00      	cmp	r3, #0
 8005856:	d079      	beq.n	800594c <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8005858:	69bb      	ldr	r3, [r7, #24]
 800585a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800585c:	2b00      	cmp	r3, #0
 800585e:	d10b      	bne.n	8005878 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8005860:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005864:	f383 8811 	msr	BASEPRI, r3
 8005868:	f3bf 8f6f 	isb	sy
 800586c:	f3bf 8f4f 	dsb	sy
 8005870:	60fb      	str	r3, [r7, #12]
}
 8005872:	bf00      	nop
 8005874:	bf00      	nop
 8005876:	e7fd      	b.n	8005874 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8005878:	69bb      	ldr	r3, [r7, #24]
 800587a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800587c:	683a      	ldr	r2, [r7, #0]
 800587e:	429a      	cmp	r2, r3
 8005880:	d902      	bls.n	8005888 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8005882:	683b      	ldr	r3, [r7, #0]
 8005884:	61fb      	str	r3, [r7, #28]
 8005886:	e002      	b.n	800588e <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8005888:	69bb      	ldr	r3, [r7, #24]
 800588a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800588c:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800588e:	69bb      	ldr	r3, [r7, #24]
 8005890:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005892:	69fa      	ldr	r2, [r7, #28]
 8005894:	429a      	cmp	r2, r3
 8005896:	d059      	beq.n	800594c <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8005898:	69bb      	ldr	r3, [r7, #24]
 800589a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800589c:	697a      	ldr	r2, [r7, #20]
 800589e:	429a      	cmp	r2, r3
 80058a0:	d154      	bne.n	800594c <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80058a2:	4b2c      	ldr	r3, [pc, #176]	@ (8005954 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	69ba      	ldr	r2, [r7, #24]
 80058a8:	429a      	cmp	r2, r3
 80058aa:	d10b      	bne.n	80058c4 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 80058ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058b0:	f383 8811 	msr	BASEPRI, r3
 80058b4:	f3bf 8f6f 	isb	sy
 80058b8:	f3bf 8f4f 	dsb	sy
 80058bc:	60bb      	str	r3, [r7, #8]
}
 80058be:	bf00      	nop
 80058c0:	bf00      	nop
 80058c2:	e7fd      	b.n	80058c0 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80058c4:	69bb      	ldr	r3, [r7, #24]
 80058c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058c8:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80058ca:	69bb      	ldr	r3, [r7, #24]
 80058cc:	69fa      	ldr	r2, [r7, #28]
 80058ce:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80058d0:	69bb      	ldr	r3, [r7, #24]
 80058d2:	699b      	ldr	r3, [r3, #24]
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	db04      	blt.n	80058e2 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80058d8:	69fb      	ldr	r3, [r7, #28]
 80058da:	f1c3 0207 	rsb	r2, r3, #7
 80058de:	69bb      	ldr	r3, [r7, #24]
 80058e0:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80058e2:	69bb      	ldr	r3, [r7, #24]
 80058e4:	6959      	ldr	r1, [r3, #20]
 80058e6:	693a      	ldr	r2, [r7, #16]
 80058e8:	4613      	mov	r3, r2
 80058ea:	009b      	lsls	r3, r3, #2
 80058ec:	4413      	add	r3, r2
 80058ee:	009b      	lsls	r3, r3, #2
 80058f0:	4a19      	ldr	r2, [pc, #100]	@ (8005958 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80058f2:	4413      	add	r3, r2
 80058f4:	4299      	cmp	r1, r3
 80058f6:	d129      	bne.n	800594c <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80058f8:	69bb      	ldr	r3, [r7, #24]
 80058fa:	3304      	adds	r3, #4
 80058fc:	4618      	mov	r0, r3
 80058fe:	f7fe fbe6 	bl	80040ce <uxListRemove>
 8005902:	4603      	mov	r3, r0
 8005904:	2b00      	cmp	r3, #0
 8005906:	d10a      	bne.n	800591e <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8005908:	69bb      	ldr	r3, [r7, #24]
 800590a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800590c:	2201      	movs	r2, #1
 800590e:	fa02 f303 	lsl.w	r3, r2, r3
 8005912:	43da      	mvns	r2, r3
 8005914:	4b11      	ldr	r3, [pc, #68]	@ (800595c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	4013      	ands	r3, r2
 800591a:	4a10      	ldr	r2, [pc, #64]	@ (800595c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800591c:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800591e:	69bb      	ldr	r3, [r7, #24]
 8005920:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005922:	2201      	movs	r2, #1
 8005924:	409a      	lsls	r2, r3
 8005926:	4b0d      	ldr	r3, [pc, #52]	@ (800595c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	4313      	orrs	r3, r2
 800592c:	4a0b      	ldr	r2, [pc, #44]	@ (800595c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800592e:	6013      	str	r3, [r2, #0]
 8005930:	69bb      	ldr	r3, [r7, #24]
 8005932:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005934:	4613      	mov	r3, r2
 8005936:	009b      	lsls	r3, r3, #2
 8005938:	4413      	add	r3, r2
 800593a:	009b      	lsls	r3, r3, #2
 800593c:	4a06      	ldr	r2, [pc, #24]	@ (8005958 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800593e:	441a      	add	r2, r3
 8005940:	69bb      	ldr	r3, [r7, #24]
 8005942:	3304      	adds	r3, #4
 8005944:	4619      	mov	r1, r3
 8005946:	4610      	mov	r0, r2
 8005948:	f7fe fb64 	bl	8004014 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800594c:	bf00      	nop
 800594e:	3720      	adds	r7, #32
 8005950:	46bd      	mov	sp, r7
 8005952:	bd80      	pop	{r7, pc}
 8005954:	20000388 	.word	0x20000388
 8005958:	2000038c 	.word	0x2000038c
 800595c:	20000490 	.word	0x20000490

08005960 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8005960:	b480      	push	{r7}
 8005962:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8005964:	4b07      	ldr	r3, [pc, #28]	@ (8005984 <pvTaskIncrementMutexHeldCount+0x24>)
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	2b00      	cmp	r3, #0
 800596a:	d004      	beq.n	8005976 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800596c:	4b05      	ldr	r3, [pc, #20]	@ (8005984 <pvTaskIncrementMutexHeldCount+0x24>)
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005972:	3201      	adds	r2, #1
 8005974:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 8005976:	4b03      	ldr	r3, [pc, #12]	@ (8005984 <pvTaskIncrementMutexHeldCount+0x24>)
 8005978:	681b      	ldr	r3, [r3, #0]
	}
 800597a:	4618      	mov	r0, r3
 800597c:	46bd      	mov	sp, r7
 800597e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005982:	4770      	bx	lr
 8005984:	20000388 	.word	0x20000388

08005988 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005988:	b580      	push	{r7, lr}
 800598a:	b084      	sub	sp, #16
 800598c:	af00      	add	r7, sp, #0
 800598e:	6078      	str	r0, [r7, #4]
 8005990:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005992:	4b29      	ldr	r3, [pc, #164]	@ (8005a38 <prvAddCurrentTaskToDelayedList+0xb0>)
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005998:	4b28      	ldr	r3, [pc, #160]	@ (8005a3c <prvAddCurrentTaskToDelayedList+0xb4>)
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	3304      	adds	r3, #4
 800599e:	4618      	mov	r0, r3
 80059a0:	f7fe fb95 	bl	80040ce <uxListRemove>
 80059a4:	4603      	mov	r3, r0
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d10b      	bne.n	80059c2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80059aa:	4b24      	ldr	r3, [pc, #144]	@ (8005a3c <prvAddCurrentTaskToDelayedList+0xb4>)
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059b0:	2201      	movs	r2, #1
 80059b2:	fa02 f303 	lsl.w	r3, r2, r3
 80059b6:	43da      	mvns	r2, r3
 80059b8:	4b21      	ldr	r3, [pc, #132]	@ (8005a40 <prvAddCurrentTaskToDelayedList+0xb8>)
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	4013      	ands	r3, r2
 80059be:	4a20      	ldr	r2, [pc, #128]	@ (8005a40 <prvAddCurrentTaskToDelayedList+0xb8>)
 80059c0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059c8:	d10a      	bne.n	80059e0 <prvAddCurrentTaskToDelayedList+0x58>
 80059ca:	683b      	ldr	r3, [r7, #0]
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d007      	beq.n	80059e0 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80059d0:	4b1a      	ldr	r3, [pc, #104]	@ (8005a3c <prvAddCurrentTaskToDelayedList+0xb4>)
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	3304      	adds	r3, #4
 80059d6:	4619      	mov	r1, r3
 80059d8:	481a      	ldr	r0, [pc, #104]	@ (8005a44 <prvAddCurrentTaskToDelayedList+0xbc>)
 80059da:	f7fe fb1b 	bl	8004014 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80059de:	e026      	b.n	8005a2e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80059e0:	68fa      	ldr	r2, [r7, #12]
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	4413      	add	r3, r2
 80059e6:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80059e8:	4b14      	ldr	r3, [pc, #80]	@ (8005a3c <prvAddCurrentTaskToDelayedList+0xb4>)
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	68ba      	ldr	r2, [r7, #8]
 80059ee:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80059f0:	68ba      	ldr	r2, [r7, #8]
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	429a      	cmp	r2, r3
 80059f6:	d209      	bcs.n	8005a0c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80059f8:	4b13      	ldr	r3, [pc, #76]	@ (8005a48 <prvAddCurrentTaskToDelayedList+0xc0>)
 80059fa:	681a      	ldr	r2, [r3, #0]
 80059fc:	4b0f      	ldr	r3, [pc, #60]	@ (8005a3c <prvAddCurrentTaskToDelayedList+0xb4>)
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	3304      	adds	r3, #4
 8005a02:	4619      	mov	r1, r3
 8005a04:	4610      	mov	r0, r2
 8005a06:	f7fe fb29 	bl	800405c <vListInsert>
}
 8005a0a:	e010      	b.n	8005a2e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005a0c:	4b0f      	ldr	r3, [pc, #60]	@ (8005a4c <prvAddCurrentTaskToDelayedList+0xc4>)
 8005a0e:	681a      	ldr	r2, [r3, #0]
 8005a10:	4b0a      	ldr	r3, [pc, #40]	@ (8005a3c <prvAddCurrentTaskToDelayedList+0xb4>)
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	3304      	adds	r3, #4
 8005a16:	4619      	mov	r1, r3
 8005a18:	4610      	mov	r0, r2
 8005a1a:	f7fe fb1f 	bl	800405c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005a1e:	4b0c      	ldr	r3, [pc, #48]	@ (8005a50 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	68ba      	ldr	r2, [r7, #8]
 8005a24:	429a      	cmp	r2, r3
 8005a26:	d202      	bcs.n	8005a2e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8005a28:	4a09      	ldr	r2, [pc, #36]	@ (8005a50 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005a2a:	68bb      	ldr	r3, [r7, #8]
 8005a2c:	6013      	str	r3, [r2, #0]
}
 8005a2e:	bf00      	nop
 8005a30:	3710      	adds	r7, #16
 8005a32:	46bd      	mov	sp, r7
 8005a34:	bd80      	pop	{r7, pc}
 8005a36:	bf00      	nop
 8005a38:	2000048c 	.word	0x2000048c
 8005a3c:	20000388 	.word	0x20000388
 8005a40:	20000490 	.word	0x20000490
 8005a44:	20000474 	.word	0x20000474
 8005a48:	20000444 	.word	0x20000444
 8005a4c:	20000440 	.word	0x20000440
 8005a50:	200004a8 	.word	0x200004a8

08005a54 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005a54:	b480      	push	{r7}
 8005a56:	b085      	sub	sp, #20
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	60f8      	str	r0, [r7, #12]
 8005a5c:	60b9      	str	r1, [r7, #8]
 8005a5e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	3b04      	subs	r3, #4
 8005a64:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8005a6c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	3b04      	subs	r3, #4
 8005a72:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005a74:	68bb      	ldr	r3, [r7, #8]
 8005a76:	f023 0201 	bic.w	r2, r3, #1
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	3b04      	subs	r3, #4
 8005a82:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005a84:	4a0c      	ldr	r2, [pc, #48]	@ (8005ab8 <pxPortInitialiseStack+0x64>)
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	3b14      	subs	r3, #20
 8005a8e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005a90:	687a      	ldr	r2, [r7, #4]
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	3b04      	subs	r3, #4
 8005a9a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	f06f 0202 	mvn.w	r2, #2
 8005aa2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	3b20      	subs	r3, #32
 8005aa8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005aaa:	68fb      	ldr	r3, [r7, #12]
}
 8005aac:	4618      	mov	r0, r3
 8005aae:	3714      	adds	r7, #20
 8005ab0:	46bd      	mov	sp, r7
 8005ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab6:	4770      	bx	lr
 8005ab8:	08005abd 	.word	0x08005abd

08005abc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005abc:	b480      	push	{r7}
 8005abe:	b085      	sub	sp, #20
 8005ac0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8005ac2:	2300      	movs	r3, #0
 8005ac4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005ac6:	4b13      	ldr	r3, [pc, #76]	@ (8005b14 <prvTaskExitError+0x58>)
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ace:	d00b      	beq.n	8005ae8 <prvTaskExitError+0x2c>
	__asm volatile
 8005ad0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ad4:	f383 8811 	msr	BASEPRI, r3
 8005ad8:	f3bf 8f6f 	isb	sy
 8005adc:	f3bf 8f4f 	dsb	sy
 8005ae0:	60fb      	str	r3, [r7, #12]
}
 8005ae2:	bf00      	nop
 8005ae4:	bf00      	nop
 8005ae6:	e7fd      	b.n	8005ae4 <prvTaskExitError+0x28>
	__asm volatile
 8005ae8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005aec:	f383 8811 	msr	BASEPRI, r3
 8005af0:	f3bf 8f6f 	isb	sy
 8005af4:	f3bf 8f4f 	dsb	sy
 8005af8:	60bb      	str	r3, [r7, #8]
}
 8005afa:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005afc:	bf00      	nop
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d0fc      	beq.n	8005afe <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005b04:	bf00      	nop
 8005b06:	bf00      	nop
 8005b08:	3714      	adds	r7, #20
 8005b0a:	46bd      	mov	sp, r7
 8005b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b10:	4770      	bx	lr
 8005b12:	bf00      	nop
 8005b14:	2000000c 	.word	0x2000000c
	...

08005b20 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005b20:	4b07      	ldr	r3, [pc, #28]	@ (8005b40 <pxCurrentTCBConst2>)
 8005b22:	6819      	ldr	r1, [r3, #0]
 8005b24:	6808      	ldr	r0, [r1, #0]
 8005b26:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b2a:	f380 8809 	msr	PSP, r0
 8005b2e:	f3bf 8f6f 	isb	sy
 8005b32:	f04f 0000 	mov.w	r0, #0
 8005b36:	f380 8811 	msr	BASEPRI, r0
 8005b3a:	4770      	bx	lr
 8005b3c:	f3af 8000 	nop.w

08005b40 <pxCurrentTCBConst2>:
 8005b40:	20000388 	.word	0x20000388
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005b44:	bf00      	nop
 8005b46:	bf00      	nop

08005b48 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005b48:	4808      	ldr	r0, [pc, #32]	@ (8005b6c <prvPortStartFirstTask+0x24>)
 8005b4a:	6800      	ldr	r0, [r0, #0]
 8005b4c:	6800      	ldr	r0, [r0, #0]
 8005b4e:	f380 8808 	msr	MSP, r0
 8005b52:	f04f 0000 	mov.w	r0, #0
 8005b56:	f380 8814 	msr	CONTROL, r0
 8005b5a:	b662      	cpsie	i
 8005b5c:	b661      	cpsie	f
 8005b5e:	f3bf 8f4f 	dsb	sy
 8005b62:	f3bf 8f6f 	isb	sy
 8005b66:	df00      	svc	0
 8005b68:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8005b6a:	bf00      	nop
 8005b6c:	e000ed08 	.word	0xe000ed08

08005b70 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005b70:	b580      	push	{r7, lr}
 8005b72:	b088      	sub	sp, #32
 8005b74:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005b76:	4b50      	ldr	r3, [pc, #320]	@ (8005cb8 <xPortStartScheduler+0x148>)
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	4a50      	ldr	r2, [pc, #320]	@ (8005cbc <xPortStartScheduler+0x14c>)
 8005b7c:	4293      	cmp	r3, r2
 8005b7e:	d10b      	bne.n	8005b98 <xPortStartScheduler+0x28>
	__asm volatile
 8005b80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b84:	f383 8811 	msr	BASEPRI, r3
 8005b88:	f3bf 8f6f 	isb	sy
 8005b8c:	f3bf 8f4f 	dsb	sy
 8005b90:	617b      	str	r3, [r7, #20]
}
 8005b92:	bf00      	nop
 8005b94:	bf00      	nop
 8005b96:	e7fd      	b.n	8005b94 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005b98:	4b47      	ldr	r3, [pc, #284]	@ (8005cb8 <xPortStartScheduler+0x148>)
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	4a48      	ldr	r2, [pc, #288]	@ (8005cc0 <xPortStartScheduler+0x150>)
 8005b9e:	4293      	cmp	r3, r2
 8005ba0:	d10b      	bne.n	8005bba <xPortStartScheduler+0x4a>
	__asm volatile
 8005ba2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ba6:	f383 8811 	msr	BASEPRI, r3
 8005baa:	f3bf 8f6f 	isb	sy
 8005bae:	f3bf 8f4f 	dsb	sy
 8005bb2:	61bb      	str	r3, [r7, #24]
}
 8005bb4:	bf00      	nop
 8005bb6:	bf00      	nop
 8005bb8:	e7fd      	b.n	8005bb6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005bba:	4b42      	ldr	r3, [pc, #264]	@ (8005cc4 <xPortStartScheduler+0x154>)
 8005bbc:	61fb      	str	r3, [r7, #28]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005bbe:	69fb      	ldr	r3, [r7, #28]
 8005bc0:	781b      	ldrb	r3, [r3, #0]
 8005bc2:	b2db      	uxtb	r3, r3
 8005bc4:	60bb      	str	r3, [r7, #8]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005bc6:	69fb      	ldr	r3, [r7, #28]
 8005bc8:	22ff      	movs	r2, #255	@ 0xff
 8005bca:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005bcc:	69fb      	ldr	r3, [r7, #28]
 8005bce:	781b      	ldrb	r3, [r3, #0]
 8005bd0:	b2db      	uxtb	r3, r3
 8005bd2:	71fb      	strb	r3, [r7, #7]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005bd4:	79fb      	ldrb	r3, [r7, #7]
 8005bd6:	b2db      	uxtb	r3, r3
 8005bd8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8005bdc:	b2da      	uxtb	r2, r3
 8005bde:	4b3a      	ldr	r3, [pc, #232]	@ (8005cc8 <xPortStartScheduler+0x158>)
 8005be0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005be2:	4b3a      	ldr	r3, [pc, #232]	@ (8005ccc <xPortStartScheduler+0x15c>)
 8005be4:	2207      	movs	r2, #7
 8005be6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005be8:	e009      	b.n	8005bfe <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8005bea:	4b38      	ldr	r3, [pc, #224]	@ (8005ccc <xPortStartScheduler+0x15c>)
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	3b01      	subs	r3, #1
 8005bf0:	4a36      	ldr	r2, [pc, #216]	@ (8005ccc <xPortStartScheduler+0x15c>)
 8005bf2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005bf4:	79fb      	ldrb	r3, [r7, #7]
 8005bf6:	b2db      	uxtb	r3, r3
 8005bf8:	005b      	lsls	r3, r3, #1
 8005bfa:	b2db      	uxtb	r3, r3
 8005bfc:	71fb      	strb	r3, [r7, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005bfe:	79fb      	ldrb	r3, [r7, #7]
 8005c00:	b2db      	uxtb	r3, r3
 8005c02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c06:	2b80      	cmp	r3, #128	@ 0x80
 8005c08:	d0ef      	beq.n	8005bea <xPortStartScheduler+0x7a>
		#ifdef __NVIC_PRIO_BITS
		{
			/* Check the CMSIS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == __NVIC_PRIO_BITS );
 8005c0a:	4b30      	ldr	r3, [pc, #192]	@ (8005ccc <xPortStartScheduler+0x15c>)
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	f1c3 0307 	rsb	r3, r3, #7
 8005c12:	2b04      	cmp	r3, #4
 8005c14:	d00b      	beq.n	8005c2e <xPortStartScheduler+0xbe>
	__asm volatile
 8005c16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c1a:	f383 8811 	msr	BASEPRI, r3
 8005c1e:	f3bf 8f6f 	isb	sy
 8005c22:	f3bf 8f4f 	dsb	sy
 8005c26:	613b      	str	r3, [r7, #16]
}
 8005c28:	bf00      	nop
 8005c2a:	bf00      	nop
 8005c2c:	e7fd      	b.n	8005c2a <xPortStartScheduler+0xba>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005c2e:	4b27      	ldr	r3, [pc, #156]	@ (8005ccc <xPortStartScheduler+0x15c>)
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	f1c3 0307 	rsb	r3, r3, #7
 8005c36:	2b04      	cmp	r3, #4
 8005c38:	d00b      	beq.n	8005c52 <xPortStartScheduler+0xe2>
	__asm volatile
 8005c3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c3e:	f383 8811 	msr	BASEPRI, r3
 8005c42:	f3bf 8f6f 	isb	sy
 8005c46:	f3bf 8f4f 	dsb	sy
 8005c4a:	60fb      	str	r3, [r7, #12]
}
 8005c4c:	bf00      	nop
 8005c4e:	bf00      	nop
 8005c50:	e7fd      	b.n	8005c4e <xPortStartScheduler+0xde>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005c52:	4b1e      	ldr	r3, [pc, #120]	@ (8005ccc <xPortStartScheduler+0x15c>)
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	021b      	lsls	r3, r3, #8
 8005c58:	4a1c      	ldr	r2, [pc, #112]	@ (8005ccc <xPortStartScheduler+0x15c>)
 8005c5a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005c5c:	4b1b      	ldr	r3, [pc, #108]	@ (8005ccc <xPortStartScheduler+0x15c>)
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005c64:	4a19      	ldr	r2, [pc, #100]	@ (8005ccc <xPortStartScheduler+0x15c>)
 8005c66:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005c68:	68bb      	ldr	r3, [r7, #8]
 8005c6a:	b2da      	uxtb	r2, r3
 8005c6c:	69fb      	ldr	r3, [r7, #28]
 8005c6e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005c70:	4b17      	ldr	r3, [pc, #92]	@ (8005cd0 <xPortStartScheduler+0x160>)
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	4a16      	ldr	r2, [pc, #88]	@ (8005cd0 <xPortStartScheduler+0x160>)
 8005c76:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005c7a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005c7c:	4b14      	ldr	r3, [pc, #80]	@ (8005cd0 <xPortStartScheduler+0x160>)
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	4a13      	ldr	r2, [pc, #76]	@ (8005cd0 <xPortStartScheduler+0x160>)
 8005c82:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8005c86:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005c88:	f000 f8e0 	bl	8005e4c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005c8c:	4b11      	ldr	r3, [pc, #68]	@ (8005cd4 <xPortStartScheduler+0x164>)
 8005c8e:	2200      	movs	r2, #0
 8005c90:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8005c92:	f000 f8ff 	bl	8005e94 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005c96:	4b10      	ldr	r3, [pc, #64]	@ (8005cd8 <xPortStartScheduler+0x168>)
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	4a0f      	ldr	r2, [pc, #60]	@ (8005cd8 <xPortStartScheduler+0x168>)
 8005c9c:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8005ca0:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005ca2:	f7ff ff51 	bl	8005b48 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005ca6:	f7ff fa6d 	bl	8005184 <vTaskSwitchContext>
	prvTaskExitError();
 8005caa:	f7ff ff07 	bl	8005abc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8005cae:	2300      	movs	r3, #0
}
 8005cb0:	4618      	mov	r0, r3
 8005cb2:	3720      	adds	r7, #32
 8005cb4:	46bd      	mov	sp, r7
 8005cb6:	bd80      	pop	{r7, pc}
 8005cb8:	e000ed00 	.word	0xe000ed00
 8005cbc:	410fc271 	.word	0x410fc271
 8005cc0:	410fc270 	.word	0x410fc270
 8005cc4:	e000e400 	.word	0xe000e400
 8005cc8:	200004b4 	.word	0x200004b4
 8005ccc:	200004b8 	.word	0x200004b8
 8005cd0:	e000ed20 	.word	0xe000ed20
 8005cd4:	2000000c 	.word	0x2000000c
 8005cd8:	e000ef34 	.word	0xe000ef34

08005cdc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005cdc:	b480      	push	{r7}
 8005cde:	b083      	sub	sp, #12
 8005ce0:	af00      	add	r7, sp, #0
	__asm volatile
 8005ce2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ce6:	f383 8811 	msr	BASEPRI, r3
 8005cea:	f3bf 8f6f 	isb	sy
 8005cee:	f3bf 8f4f 	dsb	sy
 8005cf2:	607b      	str	r3, [r7, #4]
}
 8005cf4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005cf6:	4b10      	ldr	r3, [pc, #64]	@ (8005d38 <vPortEnterCritical+0x5c>)
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	3301      	adds	r3, #1
 8005cfc:	4a0e      	ldr	r2, [pc, #56]	@ (8005d38 <vPortEnterCritical+0x5c>)
 8005cfe:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8005d00:	4b0d      	ldr	r3, [pc, #52]	@ (8005d38 <vPortEnterCritical+0x5c>)
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	2b01      	cmp	r3, #1
 8005d06:	d110      	bne.n	8005d2a <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005d08:	4b0c      	ldr	r3, [pc, #48]	@ (8005d3c <vPortEnterCritical+0x60>)
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	b2db      	uxtb	r3, r3
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d00b      	beq.n	8005d2a <vPortEnterCritical+0x4e>
	__asm volatile
 8005d12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d16:	f383 8811 	msr	BASEPRI, r3
 8005d1a:	f3bf 8f6f 	isb	sy
 8005d1e:	f3bf 8f4f 	dsb	sy
 8005d22:	603b      	str	r3, [r7, #0]
}
 8005d24:	bf00      	nop
 8005d26:	bf00      	nop
 8005d28:	e7fd      	b.n	8005d26 <vPortEnterCritical+0x4a>
	}
}
 8005d2a:	bf00      	nop
 8005d2c:	370c      	adds	r7, #12
 8005d2e:	46bd      	mov	sp, r7
 8005d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d34:	4770      	bx	lr
 8005d36:	bf00      	nop
 8005d38:	2000000c 	.word	0x2000000c
 8005d3c:	e000ed04 	.word	0xe000ed04

08005d40 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005d40:	b480      	push	{r7}
 8005d42:	b083      	sub	sp, #12
 8005d44:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005d46:	4b12      	ldr	r3, [pc, #72]	@ (8005d90 <vPortExitCritical+0x50>)
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d10b      	bne.n	8005d66 <vPortExitCritical+0x26>
	__asm volatile
 8005d4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d52:	f383 8811 	msr	BASEPRI, r3
 8005d56:	f3bf 8f6f 	isb	sy
 8005d5a:	f3bf 8f4f 	dsb	sy
 8005d5e:	607b      	str	r3, [r7, #4]
}
 8005d60:	bf00      	nop
 8005d62:	bf00      	nop
 8005d64:	e7fd      	b.n	8005d62 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005d66:	4b0a      	ldr	r3, [pc, #40]	@ (8005d90 <vPortExitCritical+0x50>)
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	3b01      	subs	r3, #1
 8005d6c:	4a08      	ldr	r2, [pc, #32]	@ (8005d90 <vPortExitCritical+0x50>)
 8005d6e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005d70:	4b07      	ldr	r3, [pc, #28]	@ (8005d90 <vPortExitCritical+0x50>)
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d105      	bne.n	8005d84 <vPortExitCritical+0x44>
 8005d78:	2300      	movs	r3, #0
 8005d7a:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005d7c:	683b      	ldr	r3, [r7, #0]
 8005d7e:	f383 8811 	msr	BASEPRI, r3
}
 8005d82:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005d84:	bf00      	nop
 8005d86:	370c      	adds	r7, #12
 8005d88:	46bd      	mov	sp, r7
 8005d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d8e:	4770      	bx	lr
 8005d90:	2000000c 	.word	0x2000000c
	...

08005da0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005da0:	f3ef 8009 	mrs	r0, PSP
 8005da4:	f3bf 8f6f 	isb	sy
 8005da8:	4b15      	ldr	r3, [pc, #84]	@ (8005e00 <pxCurrentTCBConst>)
 8005daa:	681a      	ldr	r2, [r3, #0]
 8005dac:	f01e 0f10 	tst.w	lr, #16
 8005db0:	bf08      	it	eq
 8005db2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005db6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005dba:	6010      	str	r0, [r2, #0]
 8005dbc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005dc0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8005dc4:	f380 8811 	msr	BASEPRI, r0
 8005dc8:	f3bf 8f4f 	dsb	sy
 8005dcc:	f3bf 8f6f 	isb	sy
 8005dd0:	f7ff f9d8 	bl	8005184 <vTaskSwitchContext>
 8005dd4:	f04f 0000 	mov.w	r0, #0
 8005dd8:	f380 8811 	msr	BASEPRI, r0
 8005ddc:	bc09      	pop	{r0, r3}
 8005dde:	6819      	ldr	r1, [r3, #0]
 8005de0:	6808      	ldr	r0, [r1, #0]
 8005de2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005de6:	f01e 0f10 	tst.w	lr, #16
 8005dea:	bf08      	it	eq
 8005dec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005df0:	f380 8809 	msr	PSP, r0
 8005df4:	f3bf 8f6f 	isb	sy
 8005df8:	4770      	bx	lr
 8005dfa:	bf00      	nop
 8005dfc:	f3af 8000 	nop.w

08005e00 <pxCurrentTCBConst>:
 8005e00:	20000388 	.word	0x20000388
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005e04:	bf00      	nop
 8005e06:	bf00      	nop

08005e08 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005e08:	b580      	push	{r7, lr}
 8005e0a:	b082      	sub	sp, #8
 8005e0c:	af00      	add	r7, sp, #0
	__asm volatile
 8005e0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e12:	f383 8811 	msr	BASEPRI, r3
 8005e16:	f3bf 8f6f 	isb	sy
 8005e1a:	f3bf 8f4f 	dsb	sy
 8005e1e:	607b      	str	r3, [r7, #4]
}
 8005e20:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005e22:	f7ff f8f5 	bl	8005010 <xTaskIncrementTick>
 8005e26:	4603      	mov	r3, r0
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d003      	beq.n	8005e34 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005e2c:	4b06      	ldr	r3, [pc, #24]	@ (8005e48 <xPortSysTickHandler+0x40>)
 8005e2e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005e32:	601a      	str	r2, [r3, #0]
 8005e34:	2300      	movs	r3, #0
 8005e36:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005e38:	683b      	ldr	r3, [r7, #0]
 8005e3a:	f383 8811 	msr	BASEPRI, r3
}
 8005e3e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005e40:	bf00      	nop
 8005e42:	3708      	adds	r7, #8
 8005e44:	46bd      	mov	sp, r7
 8005e46:	bd80      	pop	{r7, pc}
 8005e48:	e000ed04 	.word	0xe000ed04

08005e4c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8005e4c:	b480      	push	{r7}
 8005e4e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005e50:	4b0b      	ldr	r3, [pc, #44]	@ (8005e80 <vPortSetupTimerInterrupt+0x34>)
 8005e52:	2200      	movs	r2, #0
 8005e54:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005e56:	4b0b      	ldr	r3, [pc, #44]	@ (8005e84 <vPortSetupTimerInterrupt+0x38>)
 8005e58:	2200      	movs	r2, #0
 8005e5a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005e5c:	4b0a      	ldr	r3, [pc, #40]	@ (8005e88 <vPortSetupTimerInterrupt+0x3c>)
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	4a0a      	ldr	r2, [pc, #40]	@ (8005e8c <vPortSetupTimerInterrupt+0x40>)
 8005e62:	fba2 2303 	umull	r2, r3, r2, r3
 8005e66:	099b      	lsrs	r3, r3, #6
 8005e68:	4a09      	ldr	r2, [pc, #36]	@ (8005e90 <vPortSetupTimerInterrupt+0x44>)
 8005e6a:	3b01      	subs	r3, #1
 8005e6c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8005e6e:	4b04      	ldr	r3, [pc, #16]	@ (8005e80 <vPortSetupTimerInterrupt+0x34>)
 8005e70:	2207      	movs	r2, #7
 8005e72:	601a      	str	r2, [r3, #0]
}
 8005e74:	bf00      	nop
 8005e76:	46bd      	mov	sp, r7
 8005e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7c:	4770      	bx	lr
 8005e7e:	bf00      	nop
 8005e80:	e000e010 	.word	0xe000e010
 8005e84:	e000e018 	.word	0xe000e018
 8005e88:	20000000 	.word	0x20000000
 8005e8c:	10624dd3 	.word	0x10624dd3
 8005e90:	e000e014 	.word	0xe000e014

08005e94 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005e94:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8005ea4 <vPortEnableVFP+0x10>
 8005e98:	6801      	ldr	r1, [r0, #0]
 8005e9a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8005e9e:	6001      	str	r1, [r0, #0]
 8005ea0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005ea2:	bf00      	nop
 8005ea4:	e000ed88 	.word	0xe000ed88

08005ea8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8005ea8:	b480      	push	{r7}
 8005eaa:	b085      	sub	sp, #20
 8005eac:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8005eae:	f3ef 8305 	mrs	r3, IPSR
 8005eb2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	2b0f      	cmp	r3, #15
 8005eb8:	d915      	bls.n	8005ee6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8005eba:	4a18      	ldr	r2, [pc, #96]	@ (8005f1c <vPortValidateInterruptPriority+0x74>)
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	4413      	add	r3, r2
 8005ec0:	781b      	ldrb	r3, [r3, #0]
 8005ec2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005ec4:	4b16      	ldr	r3, [pc, #88]	@ (8005f20 <vPortValidateInterruptPriority+0x78>)
 8005ec6:	781b      	ldrb	r3, [r3, #0]
 8005ec8:	7afa      	ldrb	r2, [r7, #11]
 8005eca:	429a      	cmp	r2, r3
 8005ecc:	d20b      	bcs.n	8005ee6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8005ece:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ed2:	f383 8811 	msr	BASEPRI, r3
 8005ed6:	f3bf 8f6f 	isb	sy
 8005eda:	f3bf 8f4f 	dsb	sy
 8005ede:	607b      	str	r3, [r7, #4]
}
 8005ee0:	bf00      	nop
 8005ee2:	bf00      	nop
 8005ee4:	e7fd      	b.n	8005ee2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005ee6:	4b0f      	ldr	r3, [pc, #60]	@ (8005f24 <vPortValidateInterruptPriority+0x7c>)
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005eee:	4b0e      	ldr	r3, [pc, #56]	@ (8005f28 <vPortValidateInterruptPriority+0x80>)
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	429a      	cmp	r2, r3
 8005ef4:	d90b      	bls.n	8005f0e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8005ef6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005efa:	f383 8811 	msr	BASEPRI, r3
 8005efe:	f3bf 8f6f 	isb	sy
 8005f02:	f3bf 8f4f 	dsb	sy
 8005f06:	603b      	str	r3, [r7, #0]
}
 8005f08:	bf00      	nop
 8005f0a:	bf00      	nop
 8005f0c:	e7fd      	b.n	8005f0a <vPortValidateInterruptPriority+0x62>
	}
 8005f0e:	bf00      	nop
 8005f10:	3714      	adds	r7, #20
 8005f12:	46bd      	mov	sp, r7
 8005f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f18:	4770      	bx	lr
 8005f1a:	bf00      	nop
 8005f1c:	e000e3f0 	.word	0xe000e3f0
 8005f20:	200004b4 	.word	0x200004b4
 8005f24:	e000ed0c 	.word	0xe000ed0c
 8005f28:	200004b8 	.word	0x200004b8

08005f2c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005f2c:	b580      	push	{r7, lr}
 8005f2e:	b08a      	sub	sp, #40	@ 0x28
 8005f30:	af00      	add	r7, sp, #0
 8005f32:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005f34:	2300      	movs	r3, #0
 8005f36:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005f38:	f7fe ffbe 	bl	8004eb8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005f3c:	4b5c      	ldr	r3, [pc, #368]	@ (80060b0 <pvPortMalloc+0x184>)
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d101      	bne.n	8005f48 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005f44:	f000 f924 	bl	8006190 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005f48:	4b5a      	ldr	r3, [pc, #360]	@ (80060b4 <pvPortMalloc+0x188>)
 8005f4a:	681a      	ldr	r2, [r3, #0]
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	4013      	ands	r3, r2
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	f040 8095 	bne.w	8006080 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d01e      	beq.n	8005f9a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8005f5c:	2208      	movs	r2, #8
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	4413      	add	r3, r2
 8005f62:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	f003 0307 	and.w	r3, r3, #7
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d015      	beq.n	8005f9a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	f023 0307 	bic.w	r3, r3, #7
 8005f74:	3308      	adds	r3, #8
 8005f76:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	f003 0307 	and.w	r3, r3, #7
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d00b      	beq.n	8005f9a <pvPortMalloc+0x6e>
	__asm volatile
 8005f82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f86:	f383 8811 	msr	BASEPRI, r3
 8005f8a:	f3bf 8f6f 	isb	sy
 8005f8e:	f3bf 8f4f 	dsb	sy
 8005f92:	617b      	str	r3, [r7, #20]
}
 8005f94:	bf00      	nop
 8005f96:	bf00      	nop
 8005f98:	e7fd      	b.n	8005f96 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d06f      	beq.n	8006080 <pvPortMalloc+0x154>
 8005fa0:	4b45      	ldr	r3, [pc, #276]	@ (80060b8 <pvPortMalloc+0x18c>)
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	687a      	ldr	r2, [r7, #4]
 8005fa6:	429a      	cmp	r2, r3
 8005fa8:	d86a      	bhi.n	8006080 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005faa:	4b44      	ldr	r3, [pc, #272]	@ (80060bc <pvPortMalloc+0x190>)
 8005fac:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005fae:	4b43      	ldr	r3, [pc, #268]	@ (80060bc <pvPortMalloc+0x190>)
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005fb4:	e004      	b.n	8005fc0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8005fb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fb8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005fba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005fc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fc2:	685b      	ldr	r3, [r3, #4]
 8005fc4:	687a      	ldr	r2, [r7, #4]
 8005fc6:	429a      	cmp	r2, r3
 8005fc8:	d903      	bls.n	8005fd2 <pvPortMalloc+0xa6>
 8005fca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d1f1      	bne.n	8005fb6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005fd2:	4b37      	ldr	r3, [pc, #220]	@ (80060b0 <pvPortMalloc+0x184>)
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005fd8:	429a      	cmp	r2, r3
 8005fda:	d051      	beq.n	8006080 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005fdc:	6a3b      	ldr	r3, [r7, #32]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	2208      	movs	r2, #8
 8005fe2:	4413      	add	r3, r2
 8005fe4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005fe6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fe8:	681a      	ldr	r2, [r3, #0]
 8005fea:	6a3b      	ldr	r3, [r7, #32]
 8005fec:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005fee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ff0:	685a      	ldr	r2, [r3, #4]
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	1ad2      	subs	r2, r2, r3
 8005ff6:	2308      	movs	r3, #8
 8005ff8:	005b      	lsls	r3, r3, #1
 8005ffa:	429a      	cmp	r2, r3
 8005ffc:	d920      	bls.n	8006040 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005ffe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	4413      	add	r3, r2
 8006004:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006006:	69bb      	ldr	r3, [r7, #24]
 8006008:	f003 0307 	and.w	r3, r3, #7
 800600c:	2b00      	cmp	r3, #0
 800600e:	d00b      	beq.n	8006028 <pvPortMalloc+0xfc>
	__asm volatile
 8006010:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006014:	f383 8811 	msr	BASEPRI, r3
 8006018:	f3bf 8f6f 	isb	sy
 800601c:	f3bf 8f4f 	dsb	sy
 8006020:	613b      	str	r3, [r7, #16]
}
 8006022:	bf00      	nop
 8006024:	bf00      	nop
 8006026:	e7fd      	b.n	8006024 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006028:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800602a:	685a      	ldr	r2, [r3, #4]
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	1ad2      	subs	r2, r2, r3
 8006030:	69bb      	ldr	r3, [r7, #24]
 8006032:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006034:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006036:	687a      	ldr	r2, [r7, #4]
 8006038:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800603a:	69b8      	ldr	r0, [r7, #24]
 800603c:	f000 f90a 	bl	8006254 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006040:	4b1d      	ldr	r3, [pc, #116]	@ (80060b8 <pvPortMalloc+0x18c>)
 8006042:	681a      	ldr	r2, [r3, #0]
 8006044:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006046:	685b      	ldr	r3, [r3, #4]
 8006048:	1ad3      	subs	r3, r2, r3
 800604a:	4a1b      	ldr	r2, [pc, #108]	@ (80060b8 <pvPortMalloc+0x18c>)
 800604c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800604e:	4b1a      	ldr	r3, [pc, #104]	@ (80060b8 <pvPortMalloc+0x18c>)
 8006050:	681a      	ldr	r2, [r3, #0]
 8006052:	4b1b      	ldr	r3, [pc, #108]	@ (80060c0 <pvPortMalloc+0x194>)
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	429a      	cmp	r2, r3
 8006058:	d203      	bcs.n	8006062 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800605a:	4b17      	ldr	r3, [pc, #92]	@ (80060b8 <pvPortMalloc+0x18c>)
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	4a18      	ldr	r2, [pc, #96]	@ (80060c0 <pvPortMalloc+0x194>)
 8006060:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006062:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006064:	685a      	ldr	r2, [r3, #4]
 8006066:	4b13      	ldr	r3, [pc, #76]	@ (80060b4 <pvPortMalloc+0x188>)
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	431a      	orrs	r2, r3
 800606c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800606e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006070:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006072:	2200      	movs	r2, #0
 8006074:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006076:	4b13      	ldr	r3, [pc, #76]	@ (80060c4 <pvPortMalloc+0x198>)
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	3301      	adds	r3, #1
 800607c:	4a11      	ldr	r2, [pc, #68]	@ (80060c4 <pvPortMalloc+0x198>)
 800607e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006080:	f7fe ff28 	bl	8004ed4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006084:	69fb      	ldr	r3, [r7, #28]
 8006086:	f003 0307 	and.w	r3, r3, #7
 800608a:	2b00      	cmp	r3, #0
 800608c:	d00b      	beq.n	80060a6 <pvPortMalloc+0x17a>
	__asm volatile
 800608e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006092:	f383 8811 	msr	BASEPRI, r3
 8006096:	f3bf 8f6f 	isb	sy
 800609a:	f3bf 8f4f 	dsb	sy
 800609e:	60fb      	str	r3, [r7, #12]
}
 80060a0:	bf00      	nop
 80060a2:	bf00      	nop
 80060a4:	e7fd      	b.n	80060a2 <pvPortMalloc+0x176>
	return pvReturn;
 80060a6:	69fb      	ldr	r3, [r7, #28]
}
 80060a8:	4618      	mov	r0, r3
 80060aa:	3728      	adds	r7, #40	@ 0x28
 80060ac:	46bd      	mov	sp, r7
 80060ae:	bd80      	pop	{r7, pc}
 80060b0:	200052e4 	.word	0x200052e4
 80060b4:	200052f8 	.word	0x200052f8
 80060b8:	200052e8 	.word	0x200052e8
 80060bc:	200052dc 	.word	0x200052dc
 80060c0:	200052ec 	.word	0x200052ec
 80060c4:	200052f0 	.word	0x200052f0

080060c8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80060c8:	b580      	push	{r7, lr}
 80060ca:	b086      	sub	sp, #24
 80060cc:	af00      	add	r7, sp, #0
 80060ce:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d04f      	beq.n	800617a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80060da:	2308      	movs	r3, #8
 80060dc:	425b      	negs	r3, r3
 80060de:	697a      	ldr	r2, [r7, #20]
 80060e0:	4413      	add	r3, r2
 80060e2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80060e4:	697b      	ldr	r3, [r7, #20]
 80060e6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80060e8:	693b      	ldr	r3, [r7, #16]
 80060ea:	685a      	ldr	r2, [r3, #4]
 80060ec:	4b25      	ldr	r3, [pc, #148]	@ (8006184 <vPortFree+0xbc>)
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	4013      	ands	r3, r2
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d10b      	bne.n	800610e <vPortFree+0x46>
	__asm volatile
 80060f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060fa:	f383 8811 	msr	BASEPRI, r3
 80060fe:	f3bf 8f6f 	isb	sy
 8006102:	f3bf 8f4f 	dsb	sy
 8006106:	60fb      	str	r3, [r7, #12]
}
 8006108:	bf00      	nop
 800610a:	bf00      	nop
 800610c:	e7fd      	b.n	800610a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800610e:	693b      	ldr	r3, [r7, #16]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	2b00      	cmp	r3, #0
 8006114:	d00b      	beq.n	800612e <vPortFree+0x66>
	__asm volatile
 8006116:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800611a:	f383 8811 	msr	BASEPRI, r3
 800611e:	f3bf 8f6f 	isb	sy
 8006122:	f3bf 8f4f 	dsb	sy
 8006126:	60bb      	str	r3, [r7, #8]
}
 8006128:	bf00      	nop
 800612a:	bf00      	nop
 800612c:	e7fd      	b.n	800612a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800612e:	693b      	ldr	r3, [r7, #16]
 8006130:	685a      	ldr	r2, [r3, #4]
 8006132:	4b14      	ldr	r3, [pc, #80]	@ (8006184 <vPortFree+0xbc>)
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	4013      	ands	r3, r2
 8006138:	2b00      	cmp	r3, #0
 800613a:	d01e      	beq.n	800617a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800613c:	693b      	ldr	r3, [r7, #16]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	2b00      	cmp	r3, #0
 8006142:	d11a      	bne.n	800617a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006144:	693b      	ldr	r3, [r7, #16]
 8006146:	685a      	ldr	r2, [r3, #4]
 8006148:	4b0e      	ldr	r3, [pc, #56]	@ (8006184 <vPortFree+0xbc>)
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	43db      	mvns	r3, r3
 800614e:	401a      	ands	r2, r3
 8006150:	693b      	ldr	r3, [r7, #16]
 8006152:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006154:	f7fe feb0 	bl	8004eb8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006158:	693b      	ldr	r3, [r7, #16]
 800615a:	685a      	ldr	r2, [r3, #4]
 800615c:	4b0a      	ldr	r3, [pc, #40]	@ (8006188 <vPortFree+0xc0>)
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	4413      	add	r3, r2
 8006162:	4a09      	ldr	r2, [pc, #36]	@ (8006188 <vPortFree+0xc0>)
 8006164:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006166:	6938      	ldr	r0, [r7, #16]
 8006168:	f000 f874 	bl	8006254 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800616c:	4b07      	ldr	r3, [pc, #28]	@ (800618c <vPortFree+0xc4>)
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	3301      	adds	r3, #1
 8006172:	4a06      	ldr	r2, [pc, #24]	@ (800618c <vPortFree+0xc4>)
 8006174:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006176:	f7fe fead 	bl	8004ed4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800617a:	bf00      	nop
 800617c:	3718      	adds	r7, #24
 800617e:	46bd      	mov	sp, r7
 8006180:	bd80      	pop	{r7, pc}
 8006182:	bf00      	nop
 8006184:	200052f8 	.word	0x200052f8
 8006188:	200052e8 	.word	0x200052e8
 800618c:	200052f4 	.word	0x200052f4

08006190 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006190:	b480      	push	{r7}
 8006192:	b085      	sub	sp, #20
 8006194:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006196:	f644 6320 	movw	r3, #20000	@ 0x4e20
 800619a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800619c:	4b27      	ldr	r3, [pc, #156]	@ (800623c <prvHeapInit+0xac>)
 800619e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	f003 0307 	and.w	r3, r3, #7
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d00c      	beq.n	80061c4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	3307      	adds	r3, #7
 80061ae:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	f023 0307 	bic.w	r3, r3, #7
 80061b6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80061b8:	68ba      	ldr	r2, [r7, #8]
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	1ad3      	subs	r3, r2, r3
 80061be:	4a1f      	ldr	r2, [pc, #124]	@ (800623c <prvHeapInit+0xac>)
 80061c0:	4413      	add	r3, r2
 80061c2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80061c8:	4a1d      	ldr	r2, [pc, #116]	@ (8006240 <prvHeapInit+0xb0>)
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80061ce:	4b1c      	ldr	r3, [pc, #112]	@ (8006240 <prvHeapInit+0xb0>)
 80061d0:	2200      	movs	r2, #0
 80061d2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	68ba      	ldr	r2, [r7, #8]
 80061d8:	4413      	add	r3, r2
 80061da:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80061dc:	2208      	movs	r2, #8
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	1a9b      	subs	r3, r3, r2
 80061e2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	f023 0307 	bic.w	r3, r3, #7
 80061ea:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	4a15      	ldr	r2, [pc, #84]	@ (8006244 <prvHeapInit+0xb4>)
 80061f0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80061f2:	4b14      	ldr	r3, [pc, #80]	@ (8006244 <prvHeapInit+0xb4>)
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	2200      	movs	r2, #0
 80061f8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80061fa:	4b12      	ldr	r3, [pc, #72]	@ (8006244 <prvHeapInit+0xb4>)
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	2200      	movs	r2, #0
 8006200:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006206:	683b      	ldr	r3, [r7, #0]
 8006208:	68fa      	ldr	r2, [r7, #12]
 800620a:	1ad2      	subs	r2, r2, r3
 800620c:	683b      	ldr	r3, [r7, #0]
 800620e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006210:	4b0c      	ldr	r3, [pc, #48]	@ (8006244 <prvHeapInit+0xb4>)
 8006212:	681a      	ldr	r2, [r3, #0]
 8006214:	683b      	ldr	r3, [r7, #0]
 8006216:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006218:	683b      	ldr	r3, [r7, #0]
 800621a:	685b      	ldr	r3, [r3, #4]
 800621c:	4a0a      	ldr	r2, [pc, #40]	@ (8006248 <prvHeapInit+0xb8>)
 800621e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006220:	683b      	ldr	r3, [r7, #0]
 8006222:	685b      	ldr	r3, [r3, #4]
 8006224:	4a09      	ldr	r2, [pc, #36]	@ (800624c <prvHeapInit+0xbc>)
 8006226:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006228:	4b09      	ldr	r3, [pc, #36]	@ (8006250 <prvHeapInit+0xc0>)
 800622a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800622e:	601a      	str	r2, [r3, #0]
}
 8006230:	bf00      	nop
 8006232:	3714      	adds	r7, #20
 8006234:	46bd      	mov	sp, r7
 8006236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800623a:	4770      	bx	lr
 800623c:	200004bc 	.word	0x200004bc
 8006240:	200052dc 	.word	0x200052dc
 8006244:	200052e4 	.word	0x200052e4
 8006248:	200052ec 	.word	0x200052ec
 800624c:	200052e8 	.word	0x200052e8
 8006250:	200052f8 	.word	0x200052f8

08006254 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006254:	b480      	push	{r7}
 8006256:	b085      	sub	sp, #20
 8006258:	af00      	add	r7, sp, #0
 800625a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800625c:	4b28      	ldr	r3, [pc, #160]	@ (8006300 <prvInsertBlockIntoFreeList+0xac>)
 800625e:	60fb      	str	r3, [r7, #12]
 8006260:	e002      	b.n	8006268 <prvInsertBlockIntoFreeList+0x14>
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	60fb      	str	r3, [r7, #12]
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	687a      	ldr	r2, [r7, #4]
 800626e:	429a      	cmp	r2, r3
 8006270:	d8f7      	bhi.n	8006262 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	685b      	ldr	r3, [r3, #4]
 800627a:	68ba      	ldr	r2, [r7, #8]
 800627c:	4413      	add	r3, r2
 800627e:	687a      	ldr	r2, [r7, #4]
 8006280:	429a      	cmp	r2, r3
 8006282:	d108      	bne.n	8006296 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	685a      	ldr	r2, [r3, #4]
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	685b      	ldr	r3, [r3, #4]
 800628c:	441a      	add	r2, r3
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	685b      	ldr	r3, [r3, #4]
 800629e:	68ba      	ldr	r2, [r7, #8]
 80062a0:	441a      	add	r2, r3
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	429a      	cmp	r2, r3
 80062a8:	d118      	bne.n	80062dc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	681a      	ldr	r2, [r3, #0]
 80062ae:	4b15      	ldr	r3, [pc, #84]	@ (8006304 <prvInsertBlockIntoFreeList+0xb0>)
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	429a      	cmp	r2, r3
 80062b4:	d00d      	beq.n	80062d2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	685a      	ldr	r2, [r3, #4]
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	685b      	ldr	r3, [r3, #4]
 80062c0:	441a      	add	r2, r3
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	681a      	ldr	r2, [r3, #0]
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	601a      	str	r2, [r3, #0]
 80062d0:	e008      	b.n	80062e4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80062d2:	4b0c      	ldr	r3, [pc, #48]	@ (8006304 <prvInsertBlockIntoFreeList+0xb0>)
 80062d4:	681a      	ldr	r2, [r3, #0]
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	601a      	str	r2, [r3, #0]
 80062da:	e003      	b.n	80062e4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	681a      	ldr	r2, [r3, #0]
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80062e4:	68fa      	ldr	r2, [r7, #12]
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	429a      	cmp	r2, r3
 80062ea:	d002      	beq.n	80062f2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	687a      	ldr	r2, [r7, #4]
 80062f0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80062f2:	bf00      	nop
 80062f4:	3714      	adds	r7, #20
 80062f6:	46bd      	mov	sp, r7
 80062f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062fc:	4770      	bx	lr
 80062fe:	bf00      	nop
 8006300:	200052dc 	.word	0x200052dc
 8006304:	200052e4 	.word	0x200052e4

08006308 <uart_read>:
static int shell_func_list_size = 0;
static shell_func_t shell_func_list[SHELL_FUNC_LIST_MAX_SIZE];

static char print_buffer[BUFFER_SIZE];

static char uart_read() {
 8006308:	b580      	push	{r7, lr}
 800630a:	b082      	sub	sp, #8
 800630c:	af00      	add	r7, sp, #0
	char c;

	//HAL_UART_Receive(&UART_DEVICE, (uint8_t*)(&c), 1, HAL_MAX_DELAY);
	HAL_UART_Receive_IT(&UART_DEVICE, (uint8_t*)(&c), 1);
 800630e:	1dfb      	adds	r3, r7, #7
 8006310:	2201      	movs	r2, #1
 8006312:	4619      	mov	r1, r3
 8006314:	4807      	ldr	r0, [pc, #28]	@ (8006334 <uart_read+0x2c>)
 8006316:	f7fc f93d 	bl	8002594 <HAL_UART_Receive_IT>

	//il faut bloquer la tache jusqu'à reception de caractère Q20
	xSemaphoreTake(sem_uart_rx, portMAX_DELAY);
 800631a:	4b07      	ldr	r3, [pc, #28]	@ (8006338 <uart_read+0x30>)
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	f04f 31ff 	mov.w	r1, #4294967295
 8006322:	4618      	mov	r0, r3
 8006324:	f7fe f986 	bl	8004634 <xQueueSemaphoreTake>


	return c;
 8006328:	79fb      	ldrb	r3, [r7, #7]
}
 800632a:	4618      	mov	r0, r3
 800632c:	3708      	adds	r7, #8
 800632e:	46bd      	mov	sp, r7
 8006330:	bd80      	pop	{r7, pc}
 8006332:	bf00      	nop
 8006334:	200002f0 	.word	0x200002f0
 8006338:	200052fc 	.word	0x200052fc

0800633c <uart_write>:

static int uart_write(char * s, uint16_t size) {
 800633c:	b580      	push	{r7, lr}
 800633e:	b082      	sub	sp, #8
 8006340:	af00      	add	r7, sp, #0
 8006342:	6078      	str	r0, [r7, #4]
 8006344:	460b      	mov	r3, r1
 8006346:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&UART_DEVICE, (uint8_t*)s, size, HAL_MAX_DELAY);
 8006348:	887a      	ldrh	r2, [r7, #2]
 800634a:	f04f 33ff 	mov.w	r3, #4294967295
 800634e:	6879      	ldr	r1, [r7, #4]
 8006350:	4803      	ldr	r0, [pc, #12]	@ (8006360 <uart_write+0x24>)
 8006352:	f7fc f891 	bl	8002478 <HAL_UART_Transmit>
	return size;
 8006356:	887b      	ldrh	r3, [r7, #2]
}
 8006358:	4618      	mov	r0, r3
 800635a:	3708      	adds	r7, #8
 800635c:	46bd      	mov	sp, r7
 800635e:	bd80      	pop	{r7, pc}
 8006360:	200002f0 	.word	0x200002f0

08006364 <sh_help>:

static int sh_help(int argc, char ** argv) {
 8006364:	b580      	push	{r7, lr}
 8006366:	b086      	sub	sp, #24
 8006368:	af02      	add	r7, sp, #8
 800636a:	6078      	str	r0, [r7, #4]
 800636c:	6039      	str	r1, [r7, #0]
	int i;
	for(i = 0 ; i < shell_func_list_size ; i++) {
 800636e:	2300      	movs	r3, #0
 8006370:	60fb      	str	r3, [r7, #12]
 8006372:	e022      	b.n	80063ba <sh_help+0x56>
		int size;
		size = snprintf (print_buffer, BUFFER_SIZE, "%c: %s\r\n", shell_func_list[i].c, shell_func_list[i].description);
 8006374:	4916      	ldr	r1, [pc, #88]	@ (80063d0 <sh_help+0x6c>)
 8006376:	68fa      	ldr	r2, [r7, #12]
 8006378:	4613      	mov	r3, r2
 800637a:	005b      	lsls	r3, r3, #1
 800637c:	4413      	add	r3, r2
 800637e:	009b      	lsls	r3, r3, #2
 8006380:	440b      	add	r3, r1
 8006382:	781b      	ldrb	r3, [r3, #0]
 8006384:	4618      	mov	r0, r3
 8006386:	4912      	ldr	r1, [pc, #72]	@ (80063d0 <sh_help+0x6c>)
 8006388:	68fa      	ldr	r2, [r7, #12]
 800638a:	4613      	mov	r3, r2
 800638c:	005b      	lsls	r3, r3, #1
 800638e:	4413      	add	r3, r2
 8006390:	009b      	lsls	r3, r3, #2
 8006392:	440b      	add	r3, r1
 8006394:	3308      	adds	r3, #8
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	9300      	str	r3, [sp, #0]
 800639a:	4603      	mov	r3, r0
 800639c:	4a0d      	ldr	r2, [pc, #52]	@ (80063d4 <sh_help+0x70>)
 800639e:	2128      	movs	r1, #40	@ 0x28
 80063a0:	480d      	ldr	r0, [pc, #52]	@ (80063d8 <sh_help+0x74>)
 80063a2:	f000 fb37 	bl	8006a14 <sniprintf>
 80063a6:	60b8      	str	r0, [r7, #8]
		uart_write(print_buffer, size);
 80063a8:	68bb      	ldr	r3, [r7, #8]
 80063aa:	b29b      	uxth	r3, r3
 80063ac:	4619      	mov	r1, r3
 80063ae:	480a      	ldr	r0, [pc, #40]	@ (80063d8 <sh_help+0x74>)
 80063b0:	f7ff ffc4 	bl	800633c <uart_write>
	for(i = 0 ; i < shell_func_list_size ; i++) {
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	3301      	adds	r3, #1
 80063b8:	60fb      	str	r3, [r7, #12]
 80063ba:	4b08      	ldr	r3, [pc, #32]	@ (80063dc <sh_help+0x78>)
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	68fa      	ldr	r2, [r7, #12]
 80063c0:	429a      	cmp	r2, r3
 80063c2:	dbd7      	blt.n	8006374 <sh_help+0x10>
	}

	return 0;
 80063c4:	2300      	movs	r3, #0
}
 80063c6:	4618      	mov	r0, r3
 80063c8:	3710      	adds	r7, #16
 80063ca:	46bd      	mov	sp, r7
 80063cc:	bd80      	pop	{r7, pc}
 80063ce:	bf00      	nop
 80063d0:	20005304 	.word	0x20005304
 80063d4:	08007d90 	.word	0x08007d90
 80063d8:	20005604 	.word	0x20005604
 80063dc:	20005300 	.word	0x20005300

080063e0 <shell_init>:

void shell_init() {
 80063e0:	b580      	push	{r7, lr}
 80063e2:	b082      	sub	sp, #8
 80063e4:	af00      	add	r7, sp, #0
	int size = 0;
 80063e6:	2300      	movs	r3, #0
 80063e8:	607b      	str	r3, [r7, #4]

	//création du sémaphore
	sem_uart_rx = xSemaphoreCreateBinary();
 80063ea:	2203      	movs	r2, #3
 80063ec:	2100      	movs	r1, #0
 80063ee:	2001      	movs	r0, #1
 80063f0:	f7fd ff02 	bl	80041f8 <xQueueGenericCreate>
 80063f4:	4603      	mov	r3, r0
 80063f6:	4a0b      	ldr	r2, [pc, #44]	@ (8006424 <shell_init+0x44>)
 80063f8:	6013      	str	r3, [r2, #0]

	size = snprintf (print_buffer, BUFFER_SIZE, "\r\n\r\n===== Monsieur Shell v0.2 =====\r\n");
 80063fa:	4a0b      	ldr	r2, [pc, #44]	@ (8006428 <shell_init+0x48>)
 80063fc:	2128      	movs	r1, #40	@ 0x28
 80063fe:	480b      	ldr	r0, [pc, #44]	@ (800642c <shell_init+0x4c>)
 8006400:	f000 fb08 	bl	8006a14 <sniprintf>
 8006404:	6078      	str	r0, [r7, #4]
	uart_write(print_buffer, size);
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	b29b      	uxth	r3, r3
 800640a:	4619      	mov	r1, r3
 800640c:	4807      	ldr	r0, [pc, #28]	@ (800642c <shell_init+0x4c>)
 800640e:	f7ff ff95 	bl	800633c <uart_write>

	shell_add('h', sh_help, "Help");
 8006412:	4a07      	ldr	r2, [pc, #28]	@ (8006430 <shell_init+0x50>)
 8006414:	4907      	ldr	r1, [pc, #28]	@ (8006434 <shell_init+0x54>)
 8006416:	2068      	movs	r0, #104	@ 0x68
 8006418:	f000 f80e 	bl	8006438 <shell_add>
}
 800641c:	bf00      	nop
 800641e:	3708      	adds	r7, #8
 8006420:	46bd      	mov	sp, r7
 8006422:	bd80      	pop	{r7, pc}
 8006424:	200052fc 	.word	0x200052fc
 8006428:	08007d9c 	.word	0x08007d9c
 800642c:	20005604 	.word	0x20005604
 8006430:	08007dc4 	.word	0x08007dc4
 8006434:	08006365 	.word	0x08006365

08006438 <shell_add>:

int shell_add(char c, int (* pfunc)(int argc, char ** argv), char * description) {
 8006438:	b480      	push	{r7}
 800643a:	b085      	sub	sp, #20
 800643c:	af00      	add	r7, sp, #0
 800643e:	4603      	mov	r3, r0
 8006440:	60b9      	str	r1, [r7, #8]
 8006442:	607a      	str	r2, [r7, #4]
 8006444:	73fb      	strb	r3, [r7, #15]
	if (shell_func_list_size < SHELL_FUNC_LIST_MAX_SIZE) {
 8006446:	4b19      	ldr	r3, [pc, #100]	@ (80064ac <shell_add+0x74>)
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	2b3f      	cmp	r3, #63	@ 0x3f
 800644c:	dc26      	bgt.n	800649c <shell_add+0x64>
		shell_func_list[shell_func_list_size].c = c;
 800644e:	4b17      	ldr	r3, [pc, #92]	@ (80064ac <shell_add+0x74>)
 8006450:	681a      	ldr	r2, [r3, #0]
 8006452:	4917      	ldr	r1, [pc, #92]	@ (80064b0 <shell_add+0x78>)
 8006454:	4613      	mov	r3, r2
 8006456:	005b      	lsls	r3, r3, #1
 8006458:	4413      	add	r3, r2
 800645a:	009b      	lsls	r3, r3, #2
 800645c:	440b      	add	r3, r1
 800645e:	7bfa      	ldrb	r2, [r7, #15]
 8006460:	701a      	strb	r2, [r3, #0]
		shell_func_list[shell_func_list_size].func = pfunc;
 8006462:	4b12      	ldr	r3, [pc, #72]	@ (80064ac <shell_add+0x74>)
 8006464:	681a      	ldr	r2, [r3, #0]
 8006466:	4912      	ldr	r1, [pc, #72]	@ (80064b0 <shell_add+0x78>)
 8006468:	4613      	mov	r3, r2
 800646a:	005b      	lsls	r3, r3, #1
 800646c:	4413      	add	r3, r2
 800646e:	009b      	lsls	r3, r3, #2
 8006470:	440b      	add	r3, r1
 8006472:	3304      	adds	r3, #4
 8006474:	68ba      	ldr	r2, [r7, #8]
 8006476:	601a      	str	r2, [r3, #0]
		shell_func_list[shell_func_list_size].description = description;
 8006478:	4b0c      	ldr	r3, [pc, #48]	@ (80064ac <shell_add+0x74>)
 800647a:	681a      	ldr	r2, [r3, #0]
 800647c:	490c      	ldr	r1, [pc, #48]	@ (80064b0 <shell_add+0x78>)
 800647e:	4613      	mov	r3, r2
 8006480:	005b      	lsls	r3, r3, #1
 8006482:	4413      	add	r3, r2
 8006484:	009b      	lsls	r3, r3, #2
 8006486:	440b      	add	r3, r1
 8006488:	3308      	adds	r3, #8
 800648a:	687a      	ldr	r2, [r7, #4]
 800648c:	601a      	str	r2, [r3, #0]
		shell_func_list_size++;
 800648e:	4b07      	ldr	r3, [pc, #28]	@ (80064ac <shell_add+0x74>)
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	3301      	adds	r3, #1
 8006494:	4a05      	ldr	r2, [pc, #20]	@ (80064ac <shell_add+0x74>)
 8006496:	6013      	str	r3, [r2, #0]
		return 0;
 8006498:	2300      	movs	r3, #0
 800649a:	e001      	b.n	80064a0 <shell_add+0x68>
	}

	return -1;
 800649c:	f04f 33ff 	mov.w	r3, #4294967295
}
 80064a0:	4618      	mov	r0, r3
 80064a2:	3714      	adds	r7, #20
 80064a4:	46bd      	mov	sp, r7
 80064a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064aa:	4770      	bx	lr
 80064ac:	20005300 	.word	0x20005300
 80064b0:	20005304 	.word	0x20005304

080064b4 <shell_exec>:

static int shell_exec(char * buf) {
 80064b4:	b580      	push	{r7, lr}
 80064b6:	b090      	sub	sp, #64	@ 0x40
 80064b8:	af00      	add	r7, sp, #0
 80064ba:	6078      	str	r0, [r7, #4]
	int i;

	char c = buf[0];
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	781b      	ldrb	r3, [r3, #0]
 80064c0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

	int argc;
	char * argv[ARGC_MAX];
	char *p;

	for(i = 0 ; i < shell_func_list_size ; i++) {
 80064c4:	2300      	movs	r3, #0
 80064c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80064c8:	e040      	b.n	800654c <shell_exec+0x98>
		if (shell_func_list[i].c == c) {
 80064ca:	492d      	ldr	r1, [pc, #180]	@ (8006580 <shell_exec+0xcc>)
 80064cc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80064ce:	4613      	mov	r3, r2
 80064d0:	005b      	lsls	r3, r3, #1
 80064d2:	4413      	add	r3, r2
 80064d4:	009b      	lsls	r3, r3, #2
 80064d6:	440b      	add	r3, r1
 80064d8:	781b      	ldrb	r3, [r3, #0]
 80064da:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 80064de:	429a      	cmp	r2, r3
 80064e0:	d131      	bne.n	8006546 <shell_exec+0x92>
			argc = 1;
 80064e2:	2301      	movs	r3, #1
 80064e4:	63bb      	str	r3, [r7, #56]	@ 0x38
			argv[0] = buf;
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	60fb      	str	r3, [r7, #12]

			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	637b      	str	r3, [r7, #52]	@ 0x34
 80064ee:	e013      	b.n	8006518 <shell_exec+0x64>
				if(*p == ' ') {
 80064f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80064f2:	781b      	ldrb	r3, [r3, #0]
 80064f4:	2b20      	cmp	r3, #32
 80064f6:	d10c      	bne.n	8006512 <shell_exec+0x5e>
					*p = '\0';
 80064f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80064fa:	2200      	movs	r2, #0
 80064fc:	701a      	strb	r2, [r3, #0]
					argv[argc++] = p+1;
 80064fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006500:	1c5a      	adds	r2, r3, #1
 8006502:	63ba      	str	r2, [r7, #56]	@ 0x38
 8006504:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006506:	3201      	adds	r2, #1
 8006508:	009b      	lsls	r3, r3, #2
 800650a:	3340      	adds	r3, #64	@ 0x40
 800650c:	443b      	add	r3, r7
 800650e:	f843 2c34 	str.w	r2, [r3, #-52]
			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 8006512:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006514:	3301      	adds	r3, #1
 8006516:	637b      	str	r3, [r7, #52]	@ 0x34
 8006518:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800651a:	781b      	ldrb	r3, [r3, #0]
 800651c:	2b00      	cmp	r3, #0
 800651e:	d002      	beq.n	8006526 <shell_exec+0x72>
 8006520:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006522:	2b07      	cmp	r3, #7
 8006524:	dde4      	ble.n	80064f0 <shell_exec+0x3c>
				}
			}

			return shell_func_list[i].func(argc, argv);
 8006526:	4916      	ldr	r1, [pc, #88]	@ (8006580 <shell_exec+0xcc>)
 8006528:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800652a:	4613      	mov	r3, r2
 800652c:	005b      	lsls	r3, r3, #1
 800652e:	4413      	add	r3, r2
 8006530:	009b      	lsls	r3, r3, #2
 8006532:	440b      	add	r3, r1
 8006534:	3304      	adds	r3, #4
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	f107 020c 	add.w	r2, r7, #12
 800653c:	4611      	mov	r1, r2
 800653e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8006540:	4798      	blx	r3
 8006542:	4603      	mov	r3, r0
 8006544:	e017      	b.n	8006576 <shell_exec+0xc2>
	for(i = 0 ; i < shell_func_list_size ; i++) {
 8006546:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006548:	3301      	adds	r3, #1
 800654a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800654c:	4b0d      	ldr	r3, [pc, #52]	@ (8006584 <shell_exec+0xd0>)
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006552:	429a      	cmp	r2, r3
 8006554:	dbb9      	blt.n	80064ca <shell_exec+0x16>
		}
	}

	int size;
	size = snprintf (print_buffer, BUFFER_SIZE, "%c: no such command\r\n", c);
 8006556:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800655a:	4a0b      	ldr	r2, [pc, #44]	@ (8006588 <shell_exec+0xd4>)
 800655c:	2128      	movs	r1, #40	@ 0x28
 800655e:	480b      	ldr	r0, [pc, #44]	@ (800658c <shell_exec+0xd8>)
 8006560:	f000 fa58 	bl	8006a14 <sniprintf>
 8006564:	62f8      	str	r0, [r7, #44]	@ 0x2c
	uart_write(print_buffer, size);
 8006566:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006568:	b29b      	uxth	r3, r3
 800656a:	4619      	mov	r1, r3
 800656c:	4807      	ldr	r0, [pc, #28]	@ (800658c <shell_exec+0xd8>)
 800656e:	f7ff fee5 	bl	800633c <uart_write>
	return -1;
 8006572:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006576:	4618      	mov	r0, r3
 8006578:	3740      	adds	r7, #64	@ 0x40
 800657a:	46bd      	mov	sp, r7
 800657c:	bd80      	pop	{r7, pc}
 800657e:	bf00      	nop
 8006580:	20005304 	.word	0x20005304
 8006584:	20005300 	.word	0x20005300
 8006588:	08007dcc 	.word	0x08007dcc
 800658c:	20005604 	.word	0x20005604

08006590 <shell_run>:



int shell_run() {
 8006590:	b580      	push	{r7, lr}
 8006592:	b084      	sub	sp, #16
 8006594:	af00      	add	r7, sp, #0
	int reading = 0;
 8006596:	2300      	movs	r3, #0
 8006598:	60fb      	str	r3, [r7, #12]
	int pos = 0;
 800659a:	2300      	movs	r3, #0
 800659c:	60bb      	str	r3, [r7, #8]

	static char cmd_buffer[BUFFER_SIZE];

	while (1) {
		uart_write("> ", 2);
 800659e:	2102      	movs	r1, #2
 80065a0:	482a      	ldr	r0, [pc, #168]	@ (800664c <shell_run+0xbc>)
 80065a2:	f7ff fecb 	bl	800633c <uart_write>
		reading = 1;
 80065a6:	2301      	movs	r3, #1
 80065a8:	60fb      	str	r3, [r7, #12]

		while(reading) {
 80065aa:	e047      	b.n	800663c <shell_run+0xac>
			char c = uart_read();
 80065ac:	f7ff feac 	bl	8006308 <uart_read>
 80065b0:	4603      	mov	r3, r0
 80065b2:	70fb      	strb	r3, [r7, #3]
			int size;

			switch (c) {
 80065b4:	78fb      	ldrb	r3, [r7, #3]
 80065b6:	2b08      	cmp	r3, #8
 80065b8:	d025      	beq.n	8006606 <shell_run+0x76>
 80065ba:	2b0d      	cmp	r3, #13
 80065bc:	d12e      	bne.n	800661c <shell_run+0x8c>
			//process RETURN key
			case '\r':
				//case '\n':
				size = snprintf (print_buffer, BUFFER_SIZE, "\r\n");
 80065be:	4a24      	ldr	r2, [pc, #144]	@ (8006650 <shell_run+0xc0>)
 80065c0:	2128      	movs	r1, #40	@ 0x28
 80065c2:	4824      	ldr	r0, [pc, #144]	@ (8006654 <shell_run+0xc4>)
 80065c4:	f000 fa26 	bl	8006a14 <sniprintf>
 80065c8:	6078      	str	r0, [r7, #4]
				uart_write(print_buffer, size);
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	b29b      	uxth	r3, r3
 80065ce:	4619      	mov	r1, r3
 80065d0:	4820      	ldr	r0, [pc, #128]	@ (8006654 <shell_run+0xc4>)
 80065d2:	f7ff feb3 	bl	800633c <uart_write>
				cmd_buffer[pos++] = 0;     //add \0 char at end of string
 80065d6:	68bb      	ldr	r3, [r7, #8]
 80065d8:	1c5a      	adds	r2, r3, #1
 80065da:	60ba      	str	r2, [r7, #8]
 80065dc:	4a1e      	ldr	r2, [pc, #120]	@ (8006658 <shell_run+0xc8>)
 80065de:	2100      	movs	r1, #0
 80065e0:	54d1      	strb	r1, [r2, r3]
				size = snprintf (print_buffer, BUFFER_SIZE, ":%s\r\n", cmd_buffer);
 80065e2:	4b1d      	ldr	r3, [pc, #116]	@ (8006658 <shell_run+0xc8>)
 80065e4:	4a1d      	ldr	r2, [pc, #116]	@ (800665c <shell_run+0xcc>)
 80065e6:	2128      	movs	r1, #40	@ 0x28
 80065e8:	481a      	ldr	r0, [pc, #104]	@ (8006654 <shell_run+0xc4>)
 80065ea:	f000 fa13 	bl	8006a14 <sniprintf>
 80065ee:	6078      	str	r0, [r7, #4]
				uart_write(print_buffer, size);
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	b29b      	uxth	r3, r3
 80065f4:	4619      	mov	r1, r3
 80065f6:	4817      	ldr	r0, [pc, #92]	@ (8006654 <shell_run+0xc4>)
 80065f8:	f7ff fea0 	bl	800633c <uart_write>
				reading = 0;        //exit read loop
 80065fc:	2300      	movs	r3, #0
 80065fe:	60fb      	str	r3, [r7, #12]
				pos = 0;            //reset buffer
 8006600:	2300      	movs	r3, #0
 8006602:	60bb      	str	r3, [r7, #8]
				break;
 8006604:	e01a      	b.n	800663c <shell_run+0xac>
				//backspace
			case '\b':
				if (pos > 0) {      //is there a char to delete?
 8006606:	68bb      	ldr	r3, [r7, #8]
 8006608:	2b00      	cmp	r3, #0
 800660a:	dd16      	ble.n	800663a <shell_run+0xaa>
					pos--;          //remove it in buffer
 800660c:	68bb      	ldr	r3, [r7, #8]
 800660e:	3b01      	subs	r3, #1
 8006610:	60bb      	str	r3, [r7, #8]

					uart_write("\b \b", 3);	// delete the char on the terminal
 8006612:	2103      	movs	r1, #3
 8006614:	4812      	ldr	r0, [pc, #72]	@ (8006660 <shell_run+0xd0>)
 8006616:	f7ff fe91 	bl	800633c <uart_write>
				}
				break;
 800661a:	e00e      	b.n	800663a <shell_run+0xaa>
				//other characters
			default:
				//only store characters if buffer has space
				if (pos < BUFFER_SIZE) {
 800661c:	68bb      	ldr	r3, [r7, #8]
 800661e:	2b27      	cmp	r3, #39	@ 0x27
 8006620:	dc0c      	bgt.n	800663c <shell_run+0xac>
					uart_write(&c, 1);
 8006622:	1cfb      	adds	r3, r7, #3
 8006624:	2101      	movs	r1, #1
 8006626:	4618      	mov	r0, r3
 8006628:	f7ff fe88 	bl	800633c <uart_write>
					cmd_buffer[pos++] = c; //store
 800662c:	68bb      	ldr	r3, [r7, #8]
 800662e:	1c5a      	adds	r2, r3, #1
 8006630:	60ba      	str	r2, [r7, #8]
 8006632:	78f9      	ldrb	r1, [r7, #3]
 8006634:	4a08      	ldr	r2, [pc, #32]	@ (8006658 <shell_run+0xc8>)
 8006636:	54d1      	strb	r1, [r2, r3]
 8006638:	e000      	b.n	800663c <shell_run+0xac>
				break;
 800663a:	bf00      	nop
		while(reading) {
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	2b00      	cmp	r3, #0
 8006640:	d1b4      	bne.n	80065ac <shell_run+0x1c>
				}
			}
		}
		shell_exec(cmd_buffer);
 8006642:	4805      	ldr	r0, [pc, #20]	@ (8006658 <shell_run+0xc8>)
 8006644:	f7ff ff36 	bl	80064b4 <shell_exec>
		uart_write("> ", 2);
 8006648:	e7a9      	b.n	800659e <shell_run+0xe>
 800664a:	bf00      	nop
 800664c:	08007de4 	.word	0x08007de4
 8006650:	08007de8 	.word	0x08007de8
 8006654:	20005604 	.word	0x20005604
 8006658:	2000562c 	.word	0x2000562c
 800665c:	08007dec 	.word	0x08007dec
 8006660:	08007df4 	.word	0x08007df4

08006664 <shell_uart_rx_callback>:
	}
	return 0;
}

void shell_uart_rx_callback(void)
{
 8006664:	b580      	push	{r7, lr}
 8006666:	b082      	sub	sp, #8
 8006668:	af00      	add	r7, sp, #0
	BaseType_t hptw;
	xSemaphoreGiveFromISR(sem_uart_rx, &hptw);
 800666a:	4b0b      	ldr	r3, [pc, #44]	@ (8006698 <shell_uart_rx_callback+0x34>)
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	1d3a      	adds	r2, r7, #4
 8006670:	4611      	mov	r1, r2
 8006672:	4618      	mov	r0, r3
 8006674:	f7fd ff4e 	bl	8004514 <xQueueGiveFromISR>
	portYIELD_FROM_ISR(hptw);
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	2b00      	cmp	r3, #0
 800667c:	d007      	beq.n	800668e <shell_uart_rx_callback+0x2a>
 800667e:	4b07      	ldr	r3, [pc, #28]	@ (800669c <shell_uart_rx_callback+0x38>)
 8006680:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006684:	601a      	str	r2, [r3, #0]
 8006686:	f3bf 8f4f 	dsb	sy
 800668a:	f3bf 8f6f 	isb	sy
}
 800668e:	bf00      	nop
 8006690:	3708      	adds	r7, #8
 8006692:	46bd      	mov	sp, r7
 8006694:	bd80      	pop	{r7, pc}
 8006696:	bf00      	nop
 8006698:	200052fc 	.word	0x200052fc
 800669c:	e000ed04 	.word	0xe000ed04

080066a0 <atoi>:
 80066a0:	220a      	movs	r2, #10
 80066a2:	2100      	movs	r1, #0
 80066a4:	f000 b87a 	b.w	800679c <strtol>

080066a8 <_strtol_l.isra.0>:
 80066a8:	2b24      	cmp	r3, #36	@ 0x24
 80066aa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80066ae:	4686      	mov	lr, r0
 80066b0:	4690      	mov	r8, r2
 80066b2:	d801      	bhi.n	80066b8 <_strtol_l.isra.0+0x10>
 80066b4:	2b01      	cmp	r3, #1
 80066b6:	d106      	bne.n	80066c6 <_strtol_l.isra.0+0x1e>
 80066b8:	f000 fb08 	bl	8006ccc <__errno>
 80066bc:	2316      	movs	r3, #22
 80066be:	6003      	str	r3, [r0, #0]
 80066c0:	2000      	movs	r0, #0
 80066c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80066c6:	4834      	ldr	r0, [pc, #208]	@ (8006798 <_strtol_l.isra.0+0xf0>)
 80066c8:	460d      	mov	r5, r1
 80066ca:	462a      	mov	r2, r5
 80066cc:	f815 4b01 	ldrb.w	r4, [r5], #1
 80066d0:	5d06      	ldrb	r6, [r0, r4]
 80066d2:	f016 0608 	ands.w	r6, r6, #8
 80066d6:	d1f8      	bne.n	80066ca <_strtol_l.isra.0+0x22>
 80066d8:	2c2d      	cmp	r4, #45	@ 0x2d
 80066da:	d110      	bne.n	80066fe <_strtol_l.isra.0+0x56>
 80066dc:	782c      	ldrb	r4, [r5, #0]
 80066de:	2601      	movs	r6, #1
 80066e0:	1c95      	adds	r5, r2, #2
 80066e2:	f033 0210 	bics.w	r2, r3, #16
 80066e6:	d115      	bne.n	8006714 <_strtol_l.isra.0+0x6c>
 80066e8:	2c30      	cmp	r4, #48	@ 0x30
 80066ea:	d10d      	bne.n	8006708 <_strtol_l.isra.0+0x60>
 80066ec:	782a      	ldrb	r2, [r5, #0]
 80066ee:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80066f2:	2a58      	cmp	r2, #88	@ 0x58
 80066f4:	d108      	bne.n	8006708 <_strtol_l.isra.0+0x60>
 80066f6:	786c      	ldrb	r4, [r5, #1]
 80066f8:	3502      	adds	r5, #2
 80066fa:	2310      	movs	r3, #16
 80066fc:	e00a      	b.n	8006714 <_strtol_l.isra.0+0x6c>
 80066fe:	2c2b      	cmp	r4, #43	@ 0x2b
 8006700:	bf04      	itt	eq
 8006702:	782c      	ldrbeq	r4, [r5, #0]
 8006704:	1c95      	addeq	r5, r2, #2
 8006706:	e7ec      	b.n	80066e2 <_strtol_l.isra.0+0x3a>
 8006708:	2b00      	cmp	r3, #0
 800670a:	d1f6      	bne.n	80066fa <_strtol_l.isra.0+0x52>
 800670c:	2c30      	cmp	r4, #48	@ 0x30
 800670e:	bf14      	ite	ne
 8006710:	230a      	movne	r3, #10
 8006712:	2308      	moveq	r3, #8
 8006714:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8006718:	f10c 3cff 	add.w	ip, ip, #4294967295
 800671c:	2200      	movs	r2, #0
 800671e:	fbbc f9f3 	udiv	r9, ip, r3
 8006722:	4610      	mov	r0, r2
 8006724:	fb03 ca19 	mls	sl, r3, r9, ip
 8006728:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800672c:	2f09      	cmp	r7, #9
 800672e:	d80f      	bhi.n	8006750 <_strtol_l.isra.0+0xa8>
 8006730:	463c      	mov	r4, r7
 8006732:	42a3      	cmp	r3, r4
 8006734:	dd1b      	ble.n	800676e <_strtol_l.isra.0+0xc6>
 8006736:	1c57      	adds	r7, r2, #1
 8006738:	d007      	beq.n	800674a <_strtol_l.isra.0+0xa2>
 800673a:	4581      	cmp	r9, r0
 800673c:	d314      	bcc.n	8006768 <_strtol_l.isra.0+0xc0>
 800673e:	d101      	bne.n	8006744 <_strtol_l.isra.0+0x9c>
 8006740:	45a2      	cmp	sl, r4
 8006742:	db11      	blt.n	8006768 <_strtol_l.isra.0+0xc0>
 8006744:	fb00 4003 	mla	r0, r0, r3, r4
 8006748:	2201      	movs	r2, #1
 800674a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800674e:	e7eb      	b.n	8006728 <_strtol_l.isra.0+0x80>
 8006750:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8006754:	2f19      	cmp	r7, #25
 8006756:	d801      	bhi.n	800675c <_strtol_l.isra.0+0xb4>
 8006758:	3c37      	subs	r4, #55	@ 0x37
 800675a:	e7ea      	b.n	8006732 <_strtol_l.isra.0+0x8a>
 800675c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8006760:	2f19      	cmp	r7, #25
 8006762:	d804      	bhi.n	800676e <_strtol_l.isra.0+0xc6>
 8006764:	3c57      	subs	r4, #87	@ 0x57
 8006766:	e7e4      	b.n	8006732 <_strtol_l.isra.0+0x8a>
 8006768:	f04f 32ff 	mov.w	r2, #4294967295
 800676c:	e7ed      	b.n	800674a <_strtol_l.isra.0+0xa2>
 800676e:	1c53      	adds	r3, r2, #1
 8006770:	d108      	bne.n	8006784 <_strtol_l.isra.0+0xdc>
 8006772:	2322      	movs	r3, #34	@ 0x22
 8006774:	f8ce 3000 	str.w	r3, [lr]
 8006778:	4660      	mov	r0, ip
 800677a:	f1b8 0f00 	cmp.w	r8, #0
 800677e:	d0a0      	beq.n	80066c2 <_strtol_l.isra.0+0x1a>
 8006780:	1e69      	subs	r1, r5, #1
 8006782:	e006      	b.n	8006792 <_strtol_l.isra.0+0xea>
 8006784:	b106      	cbz	r6, 8006788 <_strtol_l.isra.0+0xe0>
 8006786:	4240      	negs	r0, r0
 8006788:	f1b8 0f00 	cmp.w	r8, #0
 800678c:	d099      	beq.n	80066c2 <_strtol_l.isra.0+0x1a>
 800678e:	2a00      	cmp	r2, #0
 8006790:	d1f6      	bne.n	8006780 <_strtol_l.isra.0+0xd8>
 8006792:	f8c8 1000 	str.w	r1, [r8]
 8006796:	e794      	b.n	80066c2 <_strtol_l.isra.0+0x1a>
 8006798:	08007e39 	.word	0x08007e39

0800679c <strtol>:
 800679c:	4613      	mov	r3, r2
 800679e:	460a      	mov	r2, r1
 80067a0:	4601      	mov	r1, r0
 80067a2:	4802      	ldr	r0, [pc, #8]	@ (80067ac <strtol+0x10>)
 80067a4:	6800      	ldr	r0, [r0, #0]
 80067a6:	f7ff bf7f 	b.w	80066a8 <_strtol_l.isra.0>
 80067aa:	bf00      	nop
 80067ac:	2000001c 	.word	0x2000001c

080067b0 <std>:
 80067b0:	2300      	movs	r3, #0
 80067b2:	b510      	push	{r4, lr}
 80067b4:	4604      	mov	r4, r0
 80067b6:	e9c0 3300 	strd	r3, r3, [r0]
 80067ba:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80067be:	6083      	str	r3, [r0, #8]
 80067c0:	8181      	strh	r1, [r0, #12]
 80067c2:	6643      	str	r3, [r0, #100]	@ 0x64
 80067c4:	81c2      	strh	r2, [r0, #14]
 80067c6:	6183      	str	r3, [r0, #24]
 80067c8:	4619      	mov	r1, r3
 80067ca:	2208      	movs	r2, #8
 80067cc:	305c      	adds	r0, #92	@ 0x5c
 80067ce:	f000 fa2f 	bl	8006c30 <memset>
 80067d2:	4b0d      	ldr	r3, [pc, #52]	@ (8006808 <std+0x58>)
 80067d4:	6263      	str	r3, [r4, #36]	@ 0x24
 80067d6:	4b0d      	ldr	r3, [pc, #52]	@ (800680c <std+0x5c>)
 80067d8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80067da:	4b0d      	ldr	r3, [pc, #52]	@ (8006810 <std+0x60>)
 80067dc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80067de:	4b0d      	ldr	r3, [pc, #52]	@ (8006814 <std+0x64>)
 80067e0:	6323      	str	r3, [r4, #48]	@ 0x30
 80067e2:	4b0d      	ldr	r3, [pc, #52]	@ (8006818 <std+0x68>)
 80067e4:	6224      	str	r4, [r4, #32]
 80067e6:	429c      	cmp	r4, r3
 80067e8:	d006      	beq.n	80067f8 <std+0x48>
 80067ea:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80067ee:	4294      	cmp	r4, r2
 80067f0:	d002      	beq.n	80067f8 <std+0x48>
 80067f2:	33d0      	adds	r3, #208	@ 0xd0
 80067f4:	429c      	cmp	r4, r3
 80067f6:	d105      	bne.n	8006804 <std+0x54>
 80067f8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80067fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006800:	f000 ba8e 	b.w	8006d20 <__retarget_lock_init_recursive>
 8006804:	bd10      	pop	{r4, pc}
 8006806:	bf00      	nop
 8006808:	08006a81 	.word	0x08006a81
 800680c:	08006aa3 	.word	0x08006aa3
 8006810:	08006adb 	.word	0x08006adb
 8006814:	08006aff 	.word	0x08006aff
 8006818:	20005654 	.word	0x20005654

0800681c <stdio_exit_handler>:
 800681c:	4a02      	ldr	r2, [pc, #8]	@ (8006828 <stdio_exit_handler+0xc>)
 800681e:	4903      	ldr	r1, [pc, #12]	@ (800682c <stdio_exit_handler+0x10>)
 8006820:	4803      	ldr	r0, [pc, #12]	@ (8006830 <stdio_exit_handler+0x14>)
 8006822:	f000 b869 	b.w	80068f8 <_fwalk_sglue>
 8006826:	bf00      	nop
 8006828:	20000010 	.word	0x20000010
 800682c:	08007889 	.word	0x08007889
 8006830:	20000020 	.word	0x20000020

08006834 <cleanup_stdio>:
 8006834:	6841      	ldr	r1, [r0, #4]
 8006836:	4b0c      	ldr	r3, [pc, #48]	@ (8006868 <cleanup_stdio+0x34>)
 8006838:	4299      	cmp	r1, r3
 800683a:	b510      	push	{r4, lr}
 800683c:	4604      	mov	r4, r0
 800683e:	d001      	beq.n	8006844 <cleanup_stdio+0x10>
 8006840:	f001 f822 	bl	8007888 <_fflush_r>
 8006844:	68a1      	ldr	r1, [r4, #8]
 8006846:	4b09      	ldr	r3, [pc, #36]	@ (800686c <cleanup_stdio+0x38>)
 8006848:	4299      	cmp	r1, r3
 800684a:	d002      	beq.n	8006852 <cleanup_stdio+0x1e>
 800684c:	4620      	mov	r0, r4
 800684e:	f001 f81b 	bl	8007888 <_fflush_r>
 8006852:	68e1      	ldr	r1, [r4, #12]
 8006854:	4b06      	ldr	r3, [pc, #24]	@ (8006870 <cleanup_stdio+0x3c>)
 8006856:	4299      	cmp	r1, r3
 8006858:	d004      	beq.n	8006864 <cleanup_stdio+0x30>
 800685a:	4620      	mov	r0, r4
 800685c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006860:	f001 b812 	b.w	8007888 <_fflush_r>
 8006864:	bd10      	pop	{r4, pc}
 8006866:	bf00      	nop
 8006868:	20005654 	.word	0x20005654
 800686c:	200056bc 	.word	0x200056bc
 8006870:	20005724 	.word	0x20005724

08006874 <global_stdio_init.part.0>:
 8006874:	b510      	push	{r4, lr}
 8006876:	4b0b      	ldr	r3, [pc, #44]	@ (80068a4 <global_stdio_init.part.0+0x30>)
 8006878:	4c0b      	ldr	r4, [pc, #44]	@ (80068a8 <global_stdio_init.part.0+0x34>)
 800687a:	4a0c      	ldr	r2, [pc, #48]	@ (80068ac <global_stdio_init.part.0+0x38>)
 800687c:	601a      	str	r2, [r3, #0]
 800687e:	4620      	mov	r0, r4
 8006880:	2200      	movs	r2, #0
 8006882:	2104      	movs	r1, #4
 8006884:	f7ff ff94 	bl	80067b0 <std>
 8006888:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800688c:	2201      	movs	r2, #1
 800688e:	2109      	movs	r1, #9
 8006890:	f7ff ff8e 	bl	80067b0 <std>
 8006894:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006898:	2202      	movs	r2, #2
 800689a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800689e:	2112      	movs	r1, #18
 80068a0:	f7ff bf86 	b.w	80067b0 <std>
 80068a4:	2000578c 	.word	0x2000578c
 80068a8:	20005654 	.word	0x20005654
 80068ac:	0800681d 	.word	0x0800681d

080068b0 <__sfp_lock_acquire>:
 80068b0:	4801      	ldr	r0, [pc, #4]	@ (80068b8 <__sfp_lock_acquire+0x8>)
 80068b2:	f000 ba36 	b.w	8006d22 <__retarget_lock_acquire_recursive>
 80068b6:	bf00      	nop
 80068b8:	20005795 	.word	0x20005795

080068bc <__sfp_lock_release>:
 80068bc:	4801      	ldr	r0, [pc, #4]	@ (80068c4 <__sfp_lock_release+0x8>)
 80068be:	f000 ba31 	b.w	8006d24 <__retarget_lock_release_recursive>
 80068c2:	bf00      	nop
 80068c4:	20005795 	.word	0x20005795

080068c8 <__sinit>:
 80068c8:	b510      	push	{r4, lr}
 80068ca:	4604      	mov	r4, r0
 80068cc:	f7ff fff0 	bl	80068b0 <__sfp_lock_acquire>
 80068d0:	6a23      	ldr	r3, [r4, #32]
 80068d2:	b11b      	cbz	r3, 80068dc <__sinit+0x14>
 80068d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80068d8:	f7ff bff0 	b.w	80068bc <__sfp_lock_release>
 80068dc:	4b04      	ldr	r3, [pc, #16]	@ (80068f0 <__sinit+0x28>)
 80068de:	6223      	str	r3, [r4, #32]
 80068e0:	4b04      	ldr	r3, [pc, #16]	@ (80068f4 <__sinit+0x2c>)
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d1f5      	bne.n	80068d4 <__sinit+0xc>
 80068e8:	f7ff ffc4 	bl	8006874 <global_stdio_init.part.0>
 80068ec:	e7f2      	b.n	80068d4 <__sinit+0xc>
 80068ee:	bf00      	nop
 80068f0:	08006835 	.word	0x08006835
 80068f4:	2000578c 	.word	0x2000578c

080068f8 <_fwalk_sglue>:
 80068f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80068fc:	4607      	mov	r7, r0
 80068fe:	4688      	mov	r8, r1
 8006900:	4614      	mov	r4, r2
 8006902:	2600      	movs	r6, #0
 8006904:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006908:	f1b9 0901 	subs.w	r9, r9, #1
 800690c:	d505      	bpl.n	800691a <_fwalk_sglue+0x22>
 800690e:	6824      	ldr	r4, [r4, #0]
 8006910:	2c00      	cmp	r4, #0
 8006912:	d1f7      	bne.n	8006904 <_fwalk_sglue+0xc>
 8006914:	4630      	mov	r0, r6
 8006916:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800691a:	89ab      	ldrh	r3, [r5, #12]
 800691c:	2b01      	cmp	r3, #1
 800691e:	d907      	bls.n	8006930 <_fwalk_sglue+0x38>
 8006920:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006924:	3301      	adds	r3, #1
 8006926:	d003      	beq.n	8006930 <_fwalk_sglue+0x38>
 8006928:	4629      	mov	r1, r5
 800692a:	4638      	mov	r0, r7
 800692c:	47c0      	blx	r8
 800692e:	4306      	orrs	r6, r0
 8006930:	3568      	adds	r5, #104	@ 0x68
 8006932:	e7e9      	b.n	8006908 <_fwalk_sglue+0x10>

08006934 <iprintf>:
 8006934:	b40f      	push	{r0, r1, r2, r3}
 8006936:	b507      	push	{r0, r1, r2, lr}
 8006938:	4906      	ldr	r1, [pc, #24]	@ (8006954 <iprintf+0x20>)
 800693a:	ab04      	add	r3, sp, #16
 800693c:	6808      	ldr	r0, [r1, #0]
 800693e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006942:	6881      	ldr	r1, [r0, #8]
 8006944:	9301      	str	r3, [sp, #4]
 8006946:	f000 fc77 	bl	8007238 <_vfiprintf_r>
 800694a:	b003      	add	sp, #12
 800694c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006950:	b004      	add	sp, #16
 8006952:	4770      	bx	lr
 8006954:	2000001c 	.word	0x2000001c

08006958 <_puts_r>:
 8006958:	6a03      	ldr	r3, [r0, #32]
 800695a:	b570      	push	{r4, r5, r6, lr}
 800695c:	6884      	ldr	r4, [r0, #8]
 800695e:	4605      	mov	r5, r0
 8006960:	460e      	mov	r6, r1
 8006962:	b90b      	cbnz	r3, 8006968 <_puts_r+0x10>
 8006964:	f7ff ffb0 	bl	80068c8 <__sinit>
 8006968:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800696a:	07db      	lsls	r3, r3, #31
 800696c:	d405      	bmi.n	800697a <_puts_r+0x22>
 800696e:	89a3      	ldrh	r3, [r4, #12]
 8006970:	0598      	lsls	r0, r3, #22
 8006972:	d402      	bmi.n	800697a <_puts_r+0x22>
 8006974:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006976:	f000 f9d4 	bl	8006d22 <__retarget_lock_acquire_recursive>
 800697a:	89a3      	ldrh	r3, [r4, #12]
 800697c:	0719      	lsls	r1, r3, #28
 800697e:	d502      	bpl.n	8006986 <_puts_r+0x2e>
 8006980:	6923      	ldr	r3, [r4, #16]
 8006982:	2b00      	cmp	r3, #0
 8006984:	d135      	bne.n	80069f2 <_puts_r+0x9a>
 8006986:	4621      	mov	r1, r4
 8006988:	4628      	mov	r0, r5
 800698a:	f000 f8fb 	bl	8006b84 <__swsetup_r>
 800698e:	b380      	cbz	r0, 80069f2 <_puts_r+0x9a>
 8006990:	f04f 35ff 	mov.w	r5, #4294967295
 8006994:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006996:	07da      	lsls	r2, r3, #31
 8006998:	d405      	bmi.n	80069a6 <_puts_r+0x4e>
 800699a:	89a3      	ldrh	r3, [r4, #12]
 800699c:	059b      	lsls	r3, r3, #22
 800699e:	d402      	bmi.n	80069a6 <_puts_r+0x4e>
 80069a0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80069a2:	f000 f9bf 	bl	8006d24 <__retarget_lock_release_recursive>
 80069a6:	4628      	mov	r0, r5
 80069a8:	bd70      	pop	{r4, r5, r6, pc}
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	da04      	bge.n	80069b8 <_puts_r+0x60>
 80069ae:	69a2      	ldr	r2, [r4, #24]
 80069b0:	429a      	cmp	r2, r3
 80069b2:	dc17      	bgt.n	80069e4 <_puts_r+0x8c>
 80069b4:	290a      	cmp	r1, #10
 80069b6:	d015      	beq.n	80069e4 <_puts_r+0x8c>
 80069b8:	6823      	ldr	r3, [r4, #0]
 80069ba:	1c5a      	adds	r2, r3, #1
 80069bc:	6022      	str	r2, [r4, #0]
 80069be:	7019      	strb	r1, [r3, #0]
 80069c0:	68a3      	ldr	r3, [r4, #8]
 80069c2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80069c6:	3b01      	subs	r3, #1
 80069c8:	60a3      	str	r3, [r4, #8]
 80069ca:	2900      	cmp	r1, #0
 80069cc:	d1ed      	bne.n	80069aa <_puts_r+0x52>
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	da11      	bge.n	80069f6 <_puts_r+0x9e>
 80069d2:	4622      	mov	r2, r4
 80069d4:	210a      	movs	r1, #10
 80069d6:	4628      	mov	r0, r5
 80069d8:	f000 f895 	bl	8006b06 <__swbuf_r>
 80069dc:	3001      	adds	r0, #1
 80069de:	d0d7      	beq.n	8006990 <_puts_r+0x38>
 80069e0:	250a      	movs	r5, #10
 80069e2:	e7d7      	b.n	8006994 <_puts_r+0x3c>
 80069e4:	4622      	mov	r2, r4
 80069e6:	4628      	mov	r0, r5
 80069e8:	f000 f88d 	bl	8006b06 <__swbuf_r>
 80069ec:	3001      	adds	r0, #1
 80069ee:	d1e7      	bne.n	80069c0 <_puts_r+0x68>
 80069f0:	e7ce      	b.n	8006990 <_puts_r+0x38>
 80069f2:	3e01      	subs	r6, #1
 80069f4:	e7e4      	b.n	80069c0 <_puts_r+0x68>
 80069f6:	6823      	ldr	r3, [r4, #0]
 80069f8:	1c5a      	adds	r2, r3, #1
 80069fa:	6022      	str	r2, [r4, #0]
 80069fc:	220a      	movs	r2, #10
 80069fe:	701a      	strb	r2, [r3, #0]
 8006a00:	e7ee      	b.n	80069e0 <_puts_r+0x88>
	...

08006a04 <puts>:
 8006a04:	4b02      	ldr	r3, [pc, #8]	@ (8006a10 <puts+0xc>)
 8006a06:	4601      	mov	r1, r0
 8006a08:	6818      	ldr	r0, [r3, #0]
 8006a0a:	f7ff bfa5 	b.w	8006958 <_puts_r>
 8006a0e:	bf00      	nop
 8006a10:	2000001c 	.word	0x2000001c

08006a14 <sniprintf>:
 8006a14:	b40c      	push	{r2, r3}
 8006a16:	b530      	push	{r4, r5, lr}
 8006a18:	4b18      	ldr	r3, [pc, #96]	@ (8006a7c <sniprintf+0x68>)
 8006a1a:	1e0c      	subs	r4, r1, #0
 8006a1c:	681d      	ldr	r5, [r3, #0]
 8006a1e:	b09d      	sub	sp, #116	@ 0x74
 8006a20:	da08      	bge.n	8006a34 <sniprintf+0x20>
 8006a22:	238b      	movs	r3, #139	@ 0x8b
 8006a24:	602b      	str	r3, [r5, #0]
 8006a26:	f04f 30ff 	mov.w	r0, #4294967295
 8006a2a:	b01d      	add	sp, #116	@ 0x74
 8006a2c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006a30:	b002      	add	sp, #8
 8006a32:	4770      	bx	lr
 8006a34:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8006a38:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006a3c:	f04f 0300 	mov.w	r3, #0
 8006a40:	931b      	str	r3, [sp, #108]	@ 0x6c
 8006a42:	bf14      	ite	ne
 8006a44:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006a48:	4623      	moveq	r3, r4
 8006a4a:	9304      	str	r3, [sp, #16]
 8006a4c:	9307      	str	r3, [sp, #28]
 8006a4e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006a52:	9002      	str	r0, [sp, #8]
 8006a54:	9006      	str	r0, [sp, #24]
 8006a56:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006a5a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006a5c:	ab21      	add	r3, sp, #132	@ 0x84
 8006a5e:	a902      	add	r1, sp, #8
 8006a60:	4628      	mov	r0, r5
 8006a62:	9301      	str	r3, [sp, #4]
 8006a64:	f000 fac2 	bl	8006fec <_svfiprintf_r>
 8006a68:	1c43      	adds	r3, r0, #1
 8006a6a:	bfbc      	itt	lt
 8006a6c:	238b      	movlt	r3, #139	@ 0x8b
 8006a6e:	602b      	strlt	r3, [r5, #0]
 8006a70:	2c00      	cmp	r4, #0
 8006a72:	d0da      	beq.n	8006a2a <sniprintf+0x16>
 8006a74:	9b02      	ldr	r3, [sp, #8]
 8006a76:	2200      	movs	r2, #0
 8006a78:	701a      	strb	r2, [r3, #0]
 8006a7a:	e7d6      	b.n	8006a2a <sniprintf+0x16>
 8006a7c:	2000001c 	.word	0x2000001c

08006a80 <__sread>:
 8006a80:	b510      	push	{r4, lr}
 8006a82:	460c      	mov	r4, r1
 8006a84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a88:	f000 f8fc 	bl	8006c84 <_read_r>
 8006a8c:	2800      	cmp	r0, #0
 8006a8e:	bfab      	itete	ge
 8006a90:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006a92:	89a3      	ldrhlt	r3, [r4, #12]
 8006a94:	181b      	addge	r3, r3, r0
 8006a96:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006a9a:	bfac      	ite	ge
 8006a9c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006a9e:	81a3      	strhlt	r3, [r4, #12]
 8006aa0:	bd10      	pop	{r4, pc}

08006aa2 <__swrite>:
 8006aa2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006aa6:	461f      	mov	r7, r3
 8006aa8:	898b      	ldrh	r3, [r1, #12]
 8006aaa:	05db      	lsls	r3, r3, #23
 8006aac:	4605      	mov	r5, r0
 8006aae:	460c      	mov	r4, r1
 8006ab0:	4616      	mov	r6, r2
 8006ab2:	d505      	bpl.n	8006ac0 <__swrite+0x1e>
 8006ab4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ab8:	2302      	movs	r3, #2
 8006aba:	2200      	movs	r2, #0
 8006abc:	f000 f8d0 	bl	8006c60 <_lseek_r>
 8006ac0:	89a3      	ldrh	r3, [r4, #12]
 8006ac2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006ac6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006aca:	81a3      	strh	r3, [r4, #12]
 8006acc:	4632      	mov	r2, r6
 8006ace:	463b      	mov	r3, r7
 8006ad0:	4628      	mov	r0, r5
 8006ad2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006ad6:	f000 b8e7 	b.w	8006ca8 <_write_r>

08006ada <__sseek>:
 8006ada:	b510      	push	{r4, lr}
 8006adc:	460c      	mov	r4, r1
 8006ade:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ae2:	f000 f8bd 	bl	8006c60 <_lseek_r>
 8006ae6:	1c43      	adds	r3, r0, #1
 8006ae8:	89a3      	ldrh	r3, [r4, #12]
 8006aea:	bf15      	itete	ne
 8006aec:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006aee:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006af2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006af6:	81a3      	strheq	r3, [r4, #12]
 8006af8:	bf18      	it	ne
 8006afa:	81a3      	strhne	r3, [r4, #12]
 8006afc:	bd10      	pop	{r4, pc}

08006afe <__sclose>:
 8006afe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b02:	f000 b89d 	b.w	8006c40 <_close_r>

08006b06 <__swbuf_r>:
 8006b06:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b08:	460e      	mov	r6, r1
 8006b0a:	4614      	mov	r4, r2
 8006b0c:	4605      	mov	r5, r0
 8006b0e:	b118      	cbz	r0, 8006b18 <__swbuf_r+0x12>
 8006b10:	6a03      	ldr	r3, [r0, #32]
 8006b12:	b90b      	cbnz	r3, 8006b18 <__swbuf_r+0x12>
 8006b14:	f7ff fed8 	bl	80068c8 <__sinit>
 8006b18:	69a3      	ldr	r3, [r4, #24]
 8006b1a:	60a3      	str	r3, [r4, #8]
 8006b1c:	89a3      	ldrh	r3, [r4, #12]
 8006b1e:	071a      	lsls	r2, r3, #28
 8006b20:	d501      	bpl.n	8006b26 <__swbuf_r+0x20>
 8006b22:	6923      	ldr	r3, [r4, #16]
 8006b24:	b943      	cbnz	r3, 8006b38 <__swbuf_r+0x32>
 8006b26:	4621      	mov	r1, r4
 8006b28:	4628      	mov	r0, r5
 8006b2a:	f000 f82b 	bl	8006b84 <__swsetup_r>
 8006b2e:	b118      	cbz	r0, 8006b38 <__swbuf_r+0x32>
 8006b30:	f04f 37ff 	mov.w	r7, #4294967295
 8006b34:	4638      	mov	r0, r7
 8006b36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006b38:	6823      	ldr	r3, [r4, #0]
 8006b3a:	6922      	ldr	r2, [r4, #16]
 8006b3c:	1a98      	subs	r0, r3, r2
 8006b3e:	6963      	ldr	r3, [r4, #20]
 8006b40:	b2f6      	uxtb	r6, r6
 8006b42:	4283      	cmp	r3, r0
 8006b44:	4637      	mov	r7, r6
 8006b46:	dc05      	bgt.n	8006b54 <__swbuf_r+0x4e>
 8006b48:	4621      	mov	r1, r4
 8006b4a:	4628      	mov	r0, r5
 8006b4c:	f000 fe9c 	bl	8007888 <_fflush_r>
 8006b50:	2800      	cmp	r0, #0
 8006b52:	d1ed      	bne.n	8006b30 <__swbuf_r+0x2a>
 8006b54:	68a3      	ldr	r3, [r4, #8]
 8006b56:	3b01      	subs	r3, #1
 8006b58:	60a3      	str	r3, [r4, #8]
 8006b5a:	6823      	ldr	r3, [r4, #0]
 8006b5c:	1c5a      	adds	r2, r3, #1
 8006b5e:	6022      	str	r2, [r4, #0]
 8006b60:	701e      	strb	r6, [r3, #0]
 8006b62:	6962      	ldr	r2, [r4, #20]
 8006b64:	1c43      	adds	r3, r0, #1
 8006b66:	429a      	cmp	r2, r3
 8006b68:	d004      	beq.n	8006b74 <__swbuf_r+0x6e>
 8006b6a:	89a3      	ldrh	r3, [r4, #12]
 8006b6c:	07db      	lsls	r3, r3, #31
 8006b6e:	d5e1      	bpl.n	8006b34 <__swbuf_r+0x2e>
 8006b70:	2e0a      	cmp	r6, #10
 8006b72:	d1df      	bne.n	8006b34 <__swbuf_r+0x2e>
 8006b74:	4621      	mov	r1, r4
 8006b76:	4628      	mov	r0, r5
 8006b78:	f000 fe86 	bl	8007888 <_fflush_r>
 8006b7c:	2800      	cmp	r0, #0
 8006b7e:	d0d9      	beq.n	8006b34 <__swbuf_r+0x2e>
 8006b80:	e7d6      	b.n	8006b30 <__swbuf_r+0x2a>
	...

08006b84 <__swsetup_r>:
 8006b84:	b538      	push	{r3, r4, r5, lr}
 8006b86:	4b29      	ldr	r3, [pc, #164]	@ (8006c2c <__swsetup_r+0xa8>)
 8006b88:	4605      	mov	r5, r0
 8006b8a:	6818      	ldr	r0, [r3, #0]
 8006b8c:	460c      	mov	r4, r1
 8006b8e:	b118      	cbz	r0, 8006b98 <__swsetup_r+0x14>
 8006b90:	6a03      	ldr	r3, [r0, #32]
 8006b92:	b90b      	cbnz	r3, 8006b98 <__swsetup_r+0x14>
 8006b94:	f7ff fe98 	bl	80068c8 <__sinit>
 8006b98:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006b9c:	0719      	lsls	r1, r3, #28
 8006b9e:	d422      	bmi.n	8006be6 <__swsetup_r+0x62>
 8006ba0:	06da      	lsls	r2, r3, #27
 8006ba2:	d407      	bmi.n	8006bb4 <__swsetup_r+0x30>
 8006ba4:	2209      	movs	r2, #9
 8006ba6:	602a      	str	r2, [r5, #0]
 8006ba8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006bac:	81a3      	strh	r3, [r4, #12]
 8006bae:	f04f 30ff 	mov.w	r0, #4294967295
 8006bb2:	e033      	b.n	8006c1c <__swsetup_r+0x98>
 8006bb4:	0758      	lsls	r0, r3, #29
 8006bb6:	d512      	bpl.n	8006bde <__swsetup_r+0x5a>
 8006bb8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006bba:	b141      	cbz	r1, 8006bce <__swsetup_r+0x4a>
 8006bbc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006bc0:	4299      	cmp	r1, r3
 8006bc2:	d002      	beq.n	8006bca <__swsetup_r+0x46>
 8006bc4:	4628      	mov	r0, r5
 8006bc6:	f000 f8bd 	bl	8006d44 <_free_r>
 8006bca:	2300      	movs	r3, #0
 8006bcc:	6363      	str	r3, [r4, #52]	@ 0x34
 8006bce:	89a3      	ldrh	r3, [r4, #12]
 8006bd0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006bd4:	81a3      	strh	r3, [r4, #12]
 8006bd6:	2300      	movs	r3, #0
 8006bd8:	6063      	str	r3, [r4, #4]
 8006bda:	6923      	ldr	r3, [r4, #16]
 8006bdc:	6023      	str	r3, [r4, #0]
 8006bde:	89a3      	ldrh	r3, [r4, #12]
 8006be0:	f043 0308 	orr.w	r3, r3, #8
 8006be4:	81a3      	strh	r3, [r4, #12]
 8006be6:	6923      	ldr	r3, [r4, #16]
 8006be8:	b94b      	cbnz	r3, 8006bfe <__swsetup_r+0x7a>
 8006bea:	89a3      	ldrh	r3, [r4, #12]
 8006bec:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006bf0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006bf4:	d003      	beq.n	8006bfe <__swsetup_r+0x7a>
 8006bf6:	4621      	mov	r1, r4
 8006bf8:	4628      	mov	r0, r5
 8006bfa:	f000 fe93 	bl	8007924 <__smakebuf_r>
 8006bfe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006c02:	f013 0201 	ands.w	r2, r3, #1
 8006c06:	d00a      	beq.n	8006c1e <__swsetup_r+0x9a>
 8006c08:	2200      	movs	r2, #0
 8006c0a:	60a2      	str	r2, [r4, #8]
 8006c0c:	6962      	ldr	r2, [r4, #20]
 8006c0e:	4252      	negs	r2, r2
 8006c10:	61a2      	str	r2, [r4, #24]
 8006c12:	6922      	ldr	r2, [r4, #16]
 8006c14:	b942      	cbnz	r2, 8006c28 <__swsetup_r+0xa4>
 8006c16:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006c1a:	d1c5      	bne.n	8006ba8 <__swsetup_r+0x24>
 8006c1c:	bd38      	pop	{r3, r4, r5, pc}
 8006c1e:	0799      	lsls	r1, r3, #30
 8006c20:	bf58      	it	pl
 8006c22:	6962      	ldrpl	r2, [r4, #20]
 8006c24:	60a2      	str	r2, [r4, #8]
 8006c26:	e7f4      	b.n	8006c12 <__swsetup_r+0x8e>
 8006c28:	2000      	movs	r0, #0
 8006c2a:	e7f7      	b.n	8006c1c <__swsetup_r+0x98>
 8006c2c:	2000001c 	.word	0x2000001c

08006c30 <memset>:
 8006c30:	4402      	add	r2, r0
 8006c32:	4603      	mov	r3, r0
 8006c34:	4293      	cmp	r3, r2
 8006c36:	d100      	bne.n	8006c3a <memset+0xa>
 8006c38:	4770      	bx	lr
 8006c3a:	f803 1b01 	strb.w	r1, [r3], #1
 8006c3e:	e7f9      	b.n	8006c34 <memset+0x4>

08006c40 <_close_r>:
 8006c40:	b538      	push	{r3, r4, r5, lr}
 8006c42:	4d06      	ldr	r5, [pc, #24]	@ (8006c5c <_close_r+0x1c>)
 8006c44:	2300      	movs	r3, #0
 8006c46:	4604      	mov	r4, r0
 8006c48:	4608      	mov	r0, r1
 8006c4a:	602b      	str	r3, [r5, #0]
 8006c4c:	f7f9 ff57 	bl	8000afe <_close>
 8006c50:	1c43      	adds	r3, r0, #1
 8006c52:	d102      	bne.n	8006c5a <_close_r+0x1a>
 8006c54:	682b      	ldr	r3, [r5, #0]
 8006c56:	b103      	cbz	r3, 8006c5a <_close_r+0x1a>
 8006c58:	6023      	str	r3, [r4, #0]
 8006c5a:	bd38      	pop	{r3, r4, r5, pc}
 8006c5c:	20005790 	.word	0x20005790

08006c60 <_lseek_r>:
 8006c60:	b538      	push	{r3, r4, r5, lr}
 8006c62:	4d07      	ldr	r5, [pc, #28]	@ (8006c80 <_lseek_r+0x20>)
 8006c64:	4604      	mov	r4, r0
 8006c66:	4608      	mov	r0, r1
 8006c68:	4611      	mov	r1, r2
 8006c6a:	2200      	movs	r2, #0
 8006c6c:	602a      	str	r2, [r5, #0]
 8006c6e:	461a      	mov	r2, r3
 8006c70:	f7f9 ff6c 	bl	8000b4c <_lseek>
 8006c74:	1c43      	adds	r3, r0, #1
 8006c76:	d102      	bne.n	8006c7e <_lseek_r+0x1e>
 8006c78:	682b      	ldr	r3, [r5, #0]
 8006c7a:	b103      	cbz	r3, 8006c7e <_lseek_r+0x1e>
 8006c7c:	6023      	str	r3, [r4, #0]
 8006c7e:	bd38      	pop	{r3, r4, r5, pc}
 8006c80:	20005790 	.word	0x20005790

08006c84 <_read_r>:
 8006c84:	b538      	push	{r3, r4, r5, lr}
 8006c86:	4d07      	ldr	r5, [pc, #28]	@ (8006ca4 <_read_r+0x20>)
 8006c88:	4604      	mov	r4, r0
 8006c8a:	4608      	mov	r0, r1
 8006c8c:	4611      	mov	r1, r2
 8006c8e:	2200      	movs	r2, #0
 8006c90:	602a      	str	r2, [r5, #0]
 8006c92:	461a      	mov	r2, r3
 8006c94:	f7f9 fefa 	bl	8000a8c <_read>
 8006c98:	1c43      	adds	r3, r0, #1
 8006c9a:	d102      	bne.n	8006ca2 <_read_r+0x1e>
 8006c9c:	682b      	ldr	r3, [r5, #0]
 8006c9e:	b103      	cbz	r3, 8006ca2 <_read_r+0x1e>
 8006ca0:	6023      	str	r3, [r4, #0]
 8006ca2:	bd38      	pop	{r3, r4, r5, pc}
 8006ca4:	20005790 	.word	0x20005790

08006ca8 <_write_r>:
 8006ca8:	b538      	push	{r3, r4, r5, lr}
 8006caa:	4d07      	ldr	r5, [pc, #28]	@ (8006cc8 <_write_r+0x20>)
 8006cac:	4604      	mov	r4, r0
 8006cae:	4608      	mov	r0, r1
 8006cb0:	4611      	mov	r1, r2
 8006cb2:	2200      	movs	r2, #0
 8006cb4:	602a      	str	r2, [r5, #0]
 8006cb6:	461a      	mov	r2, r3
 8006cb8:	f7f9 ff05 	bl	8000ac6 <_write>
 8006cbc:	1c43      	adds	r3, r0, #1
 8006cbe:	d102      	bne.n	8006cc6 <_write_r+0x1e>
 8006cc0:	682b      	ldr	r3, [r5, #0]
 8006cc2:	b103      	cbz	r3, 8006cc6 <_write_r+0x1e>
 8006cc4:	6023      	str	r3, [r4, #0]
 8006cc6:	bd38      	pop	{r3, r4, r5, pc}
 8006cc8:	20005790 	.word	0x20005790

08006ccc <__errno>:
 8006ccc:	4b01      	ldr	r3, [pc, #4]	@ (8006cd4 <__errno+0x8>)
 8006cce:	6818      	ldr	r0, [r3, #0]
 8006cd0:	4770      	bx	lr
 8006cd2:	bf00      	nop
 8006cd4:	2000001c 	.word	0x2000001c

08006cd8 <__libc_init_array>:
 8006cd8:	b570      	push	{r4, r5, r6, lr}
 8006cda:	4d0d      	ldr	r5, [pc, #52]	@ (8006d10 <__libc_init_array+0x38>)
 8006cdc:	4c0d      	ldr	r4, [pc, #52]	@ (8006d14 <__libc_init_array+0x3c>)
 8006cde:	1b64      	subs	r4, r4, r5
 8006ce0:	10a4      	asrs	r4, r4, #2
 8006ce2:	2600      	movs	r6, #0
 8006ce4:	42a6      	cmp	r6, r4
 8006ce6:	d109      	bne.n	8006cfc <__libc_init_array+0x24>
 8006ce8:	4d0b      	ldr	r5, [pc, #44]	@ (8006d18 <__libc_init_array+0x40>)
 8006cea:	4c0c      	ldr	r4, [pc, #48]	@ (8006d1c <__libc_init_array+0x44>)
 8006cec:	f000 fed8 	bl	8007aa0 <_init>
 8006cf0:	1b64      	subs	r4, r4, r5
 8006cf2:	10a4      	asrs	r4, r4, #2
 8006cf4:	2600      	movs	r6, #0
 8006cf6:	42a6      	cmp	r6, r4
 8006cf8:	d105      	bne.n	8006d06 <__libc_init_array+0x2e>
 8006cfa:	bd70      	pop	{r4, r5, r6, pc}
 8006cfc:	f855 3b04 	ldr.w	r3, [r5], #4
 8006d00:	4798      	blx	r3
 8006d02:	3601      	adds	r6, #1
 8006d04:	e7ee      	b.n	8006ce4 <__libc_init_array+0xc>
 8006d06:	f855 3b04 	ldr.w	r3, [r5], #4
 8006d0a:	4798      	blx	r3
 8006d0c:	3601      	adds	r6, #1
 8006d0e:	e7f2      	b.n	8006cf6 <__libc_init_array+0x1e>
 8006d10:	08007f74 	.word	0x08007f74
 8006d14:	08007f74 	.word	0x08007f74
 8006d18:	08007f74 	.word	0x08007f74
 8006d1c:	08007f78 	.word	0x08007f78

08006d20 <__retarget_lock_init_recursive>:
 8006d20:	4770      	bx	lr

08006d22 <__retarget_lock_acquire_recursive>:
 8006d22:	4770      	bx	lr

08006d24 <__retarget_lock_release_recursive>:
 8006d24:	4770      	bx	lr

08006d26 <memcpy>:
 8006d26:	440a      	add	r2, r1
 8006d28:	4291      	cmp	r1, r2
 8006d2a:	f100 33ff 	add.w	r3, r0, #4294967295
 8006d2e:	d100      	bne.n	8006d32 <memcpy+0xc>
 8006d30:	4770      	bx	lr
 8006d32:	b510      	push	{r4, lr}
 8006d34:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006d38:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006d3c:	4291      	cmp	r1, r2
 8006d3e:	d1f9      	bne.n	8006d34 <memcpy+0xe>
 8006d40:	bd10      	pop	{r4, pc}
	...

08006d44 <_free_r>:
 8006d44:	b538      	push	{r3, r4, r5, lr}
 8006d46:	4605      	mov	r5, r0
 8006d48:	2900      	cmp	r1, #0
 8006d4a:	d041      	beq.n	8006dd0 <_free_r+0x8c>
 8006d4c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006d50:	1f0c      	subs	r4, r1, #4
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	bfb8      	it	lt
 8006d56:	18e4      	addlt	r4, r4, r3
 8006d58:	f000 f8e0 	bl	8006f1c <__malloc_lock>
 8006d5c:	4a1d      	ldr	r2, [pc, #116]	@ (8006dd4 <_free_r+0x90>)
 8006d5e:	6813      	ldr	r3, [r2, #0]
 8006d60:	b933      	cbnz	r3, 8006d70 <_free_r+0x2c>
 8006d62:	6063      	str	r3, [r4, #4]
 8006d64:	6014      	str	r4, [r2, #0]
 8006d66:	4628      	mov	r0, r5
 8006d68:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006d6c:	f000 b8dc 	b.w	8006f28 <__malloc_unlock>
 8006d70:	42a3      	cmp	r3, r4
 8006d72:	d908      	bls.n	8006d86 <_free_r+0x42>
 8006d74:	6820      	ldr	r0, [r4, #0]
 8006d76:	1821      	adds	r1, r4, r0
 8006d78:	428b      	cmp	r3, r1
 8006d7a:	bf01      	itttt	eq
 8006d7c:	6819      	ldreq	r1, [r3, #0]
 8006d7e:	685b      	ldreq	r3, [r3, #4]
 8006d80:	1809      	addeq	r1, r1, r0
 8006d82:	6021      	streq	r1, [r4, #0]
 8006d84:	e7ed      	b.n	8006d62 <_free_r+0x1e>
 8006d86:	461a      	mov	r2, r3
 8006d88:	685b      	ldr	r3, [r3, #4]
 8006d8a:	b10b      	cbz	r3, 8006d90 <_free_r+0x4c>
 8006d8c:	42a3      	cmp	r3, r4
 8006d8e:	d9fa      	bls.n	8006d86 <_free_r+0x42>
 8006d90:	6811      	ldr	r1, [r2, #0]
 8006d92:	1850      	adds	r0, r2, r1
 8006d94:	42a0      	cmp	r0, r4
 8006d96:	d10b      	bne.n	8006db0 <_free_r+0x6c>
 8006d98:	6820      	ldr	r0, [r4, #0]
 8006d9a:	4401      	add	r1, r0
 8006d9c:	1850      	adds	r0, r2, r1
 8006d9e:	4283      	cmp	r3, r0
 8006da0:	6011      	str	r1, [r2, #0]
 8006da2:	d1e0      	bne.n	8006d66 <_free_r+0x22>
 8006da4:	6818      	ldr	r0, [r3, #0]
 8006da6:	685b      	ldr	r3, [r3, #4]
 8006da8:	6053      	str	r3, [r2, #4]
 8006daa:	4408      	add	r0, r1
 8006dac:	6010      	str	r0, [r2, #0]
 8006dae:	e7da      	b.n	8006d66 <_free_r+0x22>
 8006db0:	d902      	bls.n	8006db8 <_free_r+0x74>
 8006db2:	230c      	movs	r3, #12
 8006db4:	602b      	str	r3, [r5, #0]
 8006db6:	e7d6      	b.n	8006d66 <_free_r+0x22>
 8006db8:	6820      	ldr	r0, [r4, #0]
 8006dba:	1821      	adds	r1, r4, r0
 8006dbc:	428b      	cmp	r3, r1
 8006dbe:	bf04      	itt	eq
 8006dc0:	6819      	ldreq	r1, [r3, #0]
 8006dc2:	685b      	ldreq	r3, [r3, #4]
 8006dc4:	6063      	str	r3, [r4, #4]
 8006dc6:	bf04      	itt	eq
 8006dc8:	1809      	addeq	r1, r1, r0
 8006dca:	6021      	streq	r1, [r4, #0]
 8006dcc:	6054      	str	r4, [r2, #4]
 8006dce:	e7ca      	b.n	8006d66 <_free_r+0x22>
 8006dd0:	bd38      	pop	{r3, r4, r5, pc}
 8006dd2:	bf00      	nop
 8006dd4:	2000579c 	.word	0x2000579c

08006dd8 <sbrk_aligned>:
 8006dd8:	b570      	push	{r4, r5, r6, lr}
 8006dda:	4e0f      	ldr	r6, [pc, #60]	@ (8006e18 <sbrk_aligned+0x40>)
 8006ddc:	460c      	mov	r4, r1
 8006dde:	6831      	ldr	r1, [r6, #0]
 8006de0:	4605      	mov	r5, r0
 8006de2:	b911      	cbnz	r1, 8006dea <sbrk_aligned+0x12>
 8006de4:	f000 fe16 	bl	8007a14 <_sbrk_r>
 8006de8:	6030      	str	r0, [r6, #0]
 8006dea:	4621      	mov	r1, r4
 8006dec:	4628      	mov	r0, r5
 8006dee:	f000 fe11 	bl	8007a14 <_sbrk_r>
 8006df2:	1c43      	adds	r3, r0, #1
 8006df4:	d103      	bne.n	8006dfe <sbrk_aligned+0x26>
 8006df6:	f04f 34ff 	mov.w	r4, #4294967295
 8006dfa:	4620      	mov	r0, r4
 8006dfc:	bd70      	pop	{r4, r5, r6, pc}
 8006dfe:	1cc4      	adds	r4, r0, #3
 8006e00:	f024 0403 	bic.w	r4, r4, #3
 8006e04:	42a0      	cmp	r0, r4
 8006e06:	d0f8      	beq.n	8006dfa <sbrk_aligned+0x22>
 8006e08:	1a21      	subs	r1, r4, r0
 8006e0a:	4628      	mov	r0, r5
 8006e0c:	f000 fe02 	bl	8007a14 <_sbrk_r>
 8006e10:	3001      	adds	r0, #1
 8006e12:	d1f2      	bne.n	8006dfa <sbrk_aligned+0x22>
 8006e14:	e7ef      	b.n	8006df6 <sbrk_aligned+0x1e>
 8006e16:	bf00      	nop
 8006e18:	20005798 	.word	0x20005798

08006e1c <_malloc_r>:
 8006e1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006e20:	1ccd      	adds	r5, r1, #3
 8006e22:	f025 0503 	bic.w	r5, r5, #3
 8006e26:	3508      	adds	r5, #8
 8006e28:	2d0c      	cmp	r5, #12
 8006e2a:	bf38      	it	cc
 8006e2c:	250c      	movcc	r5, #12
 8006e2e:	2d00      	cmp	r5, #0
 8006e30:	4606      	mov	r6, r0
 8006e32:	db01      	blt.n	8006e38 <_malloc_r+0x1c>
 8006e34:	42a9      	cmp	r1, r5
 8006e36:	d904      	bls.n	8006e42 <_malloc_r+0x26>
 8006e38:	230c      	movs	r3, #12
 8006e3a:	6033      	str	r3, [r6, #0]
 8006e3c:	2000      	movs	r0, #0
 8006e3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006e42:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006f18 <_malloc_r+0xfc>
 8006e46:	f000 f869 	bl	8006f1c <__malloc_lock>
 8006e4a:	f8d8 3000 	ldr.w	r3, [r8]
 8006e4e:	461c      	mov	r4, r3
 8006e50:	bb44      	cbnz	r4, 8006ea4 <_malloc_r+0x88>
 8006e52:	4629      	mov	r1, r5
 8006e54:	4630      	mov	r0, r6
 8006e56:	f7ff ffbf 	bl	8006dd8 <sbrk_aligned>
 8006e5a:	1c43      	adds	r3, r0, #1
 8006e5c:	4604      	mov	r4, r0
 8006e5e:	d158      	bne.n	8006f12 <_malloc_r+0xf6>
 8006e60:	f8d8 4000 	ldr.w	r4, [r8]
 8006e64:	4627      	mov	r7, r4
 8006e66:	2f00      	cmp	r7, #0
 8006e68:	d143      	bne.n	8006ef2 <_malloc_r+0xd6>
 8006e6a:	2c00      	cmp	r4, #0
 8006e6c:	d04b      	beq.n	8006f06 <_malloc_r+0xea>
 8006e6e:	6823      	ldr	r3, [r4, #0]
 8006e70:	4639      	mov	r1, r7
 8006e72:	4630      	mov	r0, r6
 8006e74:	eb04 0903 	add.w	r9, r4, r3
 8006e78:	f000 fdcc 	bl	8007a14 <_sbrk_r>
 8006e7c:	4581      	cmp	r9, r0
 8006e7e:	d142      	bne.n	8006f06 <_malloc_r+0xea>
 8006e80:	6821      	ldr	r1, [r4, #0]
 8006e82:	1a6d      	subs	r5, r5, r1
 8006e84:	4629      	mov	r1, r5
 8006e86:	4630      	mov	r0, r6
 8006e88:	f7ff ffa6 	bl	8006dd8 <sbrk_aligned>
 8006e8c:	3001      	adds	r0, #1
 8006e8e:	d03a      	beq.n	8006f06 <_malloc_r+0xea>
 8006e90:	6823      	ldr	r3, [r4, #0]
 8006e92:	442b      	add	r3, r5
 8006e94:	6023      	str	r3, [r4, #0]
 8006e96:	f8d8 3000 	ldr.w	r3, [r8]
 8006e9a:	685a      	ldr	r2, [r3, #4]
 8006e9c:	bb62      	cbnz	r2, 8006ef8 <_malloc_r+0xdc>
 8006e9e:	f8c8 7000 	str.w	r7, [r8]
 8006ea2:	e00f      	b.n	8006ec4 <_malloc_r+0xa8>
 8006ea4:	6822      	ldr	r2, [r4, #0]
 8006ea6:	1b52      	subs	r2, r2, r5
 8006ea8:	d420      	bmi.n	8006eec <_malloc_r+0xd0>
 8006eaa:	2a0b      	cmp	r2, #11
 8006eac:	d917      	bls.n	8006ede <_malloc_r+0xc2>
 8006eae:	1961      	adds	r1, r4, r5
 8006eb0:	42a3      	cmp	r3, r4
 8006eb2:	6025      	str	r5, [r4, #0]
 8006eb4:	bf18      	it	ne
 8006eb6:	6059      	strne	r1, [r3, #4]
 8006eb8:	6863      	ldr	r3, [r4, #4]
 8006eba:	bf08      	it	eq
 8006ebc:	f8c8 1000 	streq.w	r1, [r8]
 8006ec0:	5162      	str	r2, [r4, r5]
 8006ec2:	604b      	str	r3, [r1, #4]
 8006ec4:	4630      	mov	r0, r6
 8006ec6:	f000 f82f 	bl	8006f28 <__malloc_unlock>
 8006eca:	f104 000b 	add.w	r0, r4, #11
 8006ece:	1d23      	adds	r3, r4, #4
 8006ed0:	f020 0007 	bic.w	r0, r0, #7
 8006ed4:	1ac2      	subs	r2, r0, r3
 8006ed6:	bf1c      	itt	ne
 8006ed8:	1a1b      	subne	r3, r3, r0
 8006eda:	50a3      	strne	r3, [r4, r2]
 8006edc:	e7af      	b.n	8006e3e <_malloc_r+0x22>
 8006ede:	6862      	ldr	r2, [r4, #4]
 8006ee0:	42a3      	cmp	r3, r4
 8006ee2:	bf0c      	ite	eq
 8006ee4:	f8c8 2000 	streq.w	r2, [r8]
 8006ee8:	605a      	strne	r2, [r3, #4]
 8006eea:	e7eb      	b.n	8006ec4 <_malloc_r+0xa8>
 8006eec:	4623      	mov	r3, r4
 8006eee:	6864      	ldr	r4, [r4, #4]
 8006ef0:	e7ae      	b.n	8006e50 <_malloc_r+0x34>
 8006ef2:	463c      	mov	r4, r7
 8006ef4:	687f      	ldr	r7, [r7, #4]
 8006ef6:	e7b6      	b.n	8006e66 <_malloc_r+0x4a>
 8006ef8:	461a      	mov	r2, r3
 8006efa:	685b      	ldr	r3, [r3, #4]
 8006efc:	42a3      	cmp	r3, r4
 8006efe:	d1fb      	bne.n	8006ef8 <_malloc_r+0xdc>
 8006f00:	2300      	movs	r3, #0
 8006f02:	6053      	str	r3, [r2, #4]
 8006f04:	e7de      	b.n	8006ec4 <_malloc_r+0xa8>
 8006f06:	230c      	movs	r3, #12
 8006f08:	6033      	str	r3, [r6, #0]
 8006f0a:	4630      	mov	r0, r6
 8006f0c:	f000 f80c 	bl	8006f28 <__malloc_unlock>
 8006f10:	e794      	b.n	8006e3c <_malloc_r+0x20>
 8006f12:	6005      	str	r5, [r0, #0]
 8006f14:	e7d6      	b.n	8006ec4 <_malloc_r+0xa8>
 8006f16:	bf00      	nop
 8006f18:	2000579c 	.word	0x2000579c

08006f1c <__malloc_lock>:
 8006f1c:	4801      	ldr	r0, [pc, #4]	@ (8006f24 <__malloc_lock+0x8>)
 8006f1e:	f7ff bf00 	b.w	8006d22 <__retarget_lock_acquire_recursive>
 8006f22:	bf00      	nop
 8006f24:	20005794 	.word	0x20005794

08006f28 <__malloc_unlock>:
 8006f28:	4801      	ldr	r0, [pc, #4]	@ (8006f30 <__malloc_unlock+0x8>)
 8006f2a:	f7ff befb 	b.w	8006d24 <__retarget_lock_release_recursive>
 8006f2e:	bf00      	nop
 8006f30:	20005794 	.word	0x20005794

08006f34 <__ssputs_r>:
 8006f34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006f38:	688e      	ldr	r6, [r1, #8]
 8006f3a:	461f      	mov	r7, r3
 8006f3c:	42be      	cmp	r6, r7
 8006f3e:	680b      	ldr	r3, [r1, #0]
 8006f40:	4682      	mov	sl, r0
 8006f42:	460c      	mov	r4, r1
 8006f44:	4690      	mov	r8, r2
 8006f46:	d82d      	bhi.n	8006fa4 <__ssputs_r+0x70>
 8006f48:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006f4c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006f50:	d026      	beq.n	8006fa0 <__ssputs_r+0x6c>
 8006f52:	6965      	ldr	r5, [r4, #20]
 8006f54:	6909      	ldr	r1, [r1, #16]
 8006f56:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006f5a:	eba3 0901 	sub.w	r9, r3, r1
 8006f5e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006f62:	1c7b      	adds	r3, r7, #1
 8006f64:	444b      	add	r3, r9
 8006f66:	106d      	asrs	r5, r5, #1
 8006f68:	429d      	cmp	r5, r3
 8006f6a:	bf38      	it	cc
 8006f6c:	461d      	movcc	r5, r3
 8006f6e:	0553      	lsls	r3, r2, #21
 8006f70:	d527      	bpl.n	8006fc2 <__ssputs_r+0x8e>
 8006f72:	4629      	mov	r1, r5
 8006f74:	f7ff ff52 	bl	8006e1c <_malloc_r>
 8006f78:	4606      	mov	r6, r0
 8006f7a:	b360      	cbz	r0, 8006fd6 <__ssputs_r+0xa2>
 8006f7c:	6921      	ldr	r1, [r4, #16]
 8006f7e:	464a      	mov	r2, r9
 8006f80:	f7ff fed1 	bl	8006d26 <memcpy>
 8006f84:	89a3      	ldrh	r3, [r4, #12]
 8006f86:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006f8a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006f8e:	81a3      	strh	r3, [r4, #12]
 8006f90:	6126      	str	r6, [r4, #16]
 8006f92:	6165      	str	r5, [r4, #20]
 8006f94:	444e      	add	r6, r9
 8006f96:	eba5 0509 	sub.w	r5, r5, r9
 8006f9a:	6026      	str	r6, [r4, #0]
 8006f9c:	60a5      	str	r5, [r4, #8]
 8006f9e:	463e      	mov	r6, r7
 8006fa0:	42be      	cmp	r6, r7
 8006fa2:	d900      	bls.n	8006fa6 <__ssputs_r+0x72>
 8006fa4:	463e      	mov	r6, r7
 8006fa6:	6820      	ldr	r0, [r4, #0]
 8006fa8:	4632      	mov	r2, r6
 8006faa:	4641      	mov	r1, r8
 8006fac:	f000 fcf6 	bl	800799c <memmove>
 8006fb0:	68a3      	ldr	r3, [r4, #8]
 8006fb2:	1b9b      	subs	r3, r3, r6
 8006fb4:	60a3      	str	r3, [r4, #8]
 8006fb6:	6823      	ldr	r3, [r4, #0]
 8006fb8:	4433      	add	r3, r6
 8006fba:	6023      	str	r3, [r4, #0]
 8006fbc:	2000      	movs	r0, #0
 8006fbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006fc2:	462a      	mov	r2, r5
 8006fc4:	f000 fd36 	bl	8007a34 <_realloc_r>
 8006fc8:	4606      	mov	r6, r0
 8006fca:	2800      	cmp	r0, #0
 8006fcc:	d1e0      	bne.n	8006f90 <__ssputs_r+0x5c>
 8006fce:	6921      	ldr	r1, [r4, #16]
 8006fd0:	4650      	mov	r0, sl
 8006fd2:	f7ff feb7 	bl	8006d44 <_free_r>
 8006fd6:	230c      	movs	r3, #12
 8006fd8:	f8ca 3000 	str.w	r3, [sl]
 8006fdc:	89a3      	ldrh	r3, [r4, #12]
 8006fde:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006fe2:	81a3      	strh	r3, [r4, #12]
 8006fe4:	f04f 30ff 	mov.w	r0, #4294967295
 8006fe8:	e7e9      	b.n	8006fbe <__ssputs_r+0x8a>
	...

08006fec <_svfiprintf_r>:
 8006fec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ff0:	4698      	mov	r8, r3
 8006ff2:	898b      	ldrh	r3, [r1, #12]
 8006ff4:	061b      	lsls	r3, r3, #24
 8006ff6:	b09d      	sub	sp, #116	@ 0x74
 8006ff8:	4607      	mov	r7, r0
 8006ffa:	460d      	mov	r5, r1
 8006ffc:	4614      	mov	r4, r2
 8006ffe:	d510      	bpl.n	8007022 <_svfiprintf_r+0x36>
 8007000:	690b      	ldr	r3, [r1, #16]
 8007002:	b973      	cbnz	r3, 8007022 <_svfiprintf_r+0x36>
 8007004:	2140      	movs	r1, #64	@ 0x40
 8007006:	f7ff ff09 	bl	8006e1c <_malloc_r>
 800700a:	6028      	str	r0, [r5, #0]
 800700c:	6128      	str	r0, [r5, #16]
 800700e:	b930      	cbnz	r0, 800701e <_svfiprintf_r+0x32>
 8007010:	230c      	movs	r3, #12
 8007012:	603b      	str	r3, [r7, #0]
 8007014:	f04f 30ff 	mov.w	r0, #4294967295
 8007018:	b01d      	add	sp, #116	@ 0x74
 800701a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800701e:	2340      	movs	r3, #64	@ 0x40
 8007020:	616b      	str	r3, [r5, #20]
 8007022:	2300      	movs	r3, #0
 8007024:	9309      	str	r3, [sp, #36]	@ 0x24
 8007026:	2320      	movs	r3, #32
 8007028:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800702c:	f8cd 800c 	str.w	r8, [sp, #12]
 8007030:	2330      	movs	r3, #48	@ 0x30
 8007032:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80071d0 <_svfiprintf_r+0x1e4>
 8007036:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800703a:	f04f 0901 	mov.w	r9, #1
 800703e:	4623      	mov	r3, r4
 8007040:	469a      	mov	sl, r3
 8007042:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007046:	b10a      	cbz	r2, 800704c <_svfiprintf_r+0x60>
 8007048:	2a25      	cmp	r2, #37	@ 0x25
 800704a:	d1f9      	bne.n	8007040 <_svfiprintf_r+0x54>
 800704c:	ebba 0b04 	subs.w	fp, sl, r4
 8007050:	d00b      	beq.n	800706a <_svfiprintf_r+0x7e>
 8007052:	465b      	mov	r3, fp
 8007054:	4622      	mov	r2, r4
 8007056:	4629      	mov	r1, r5
 8007058:	4638      	mov	r0, r7
 800705a:	f7ff ff6b 	bl	8006f34 <__ssputs_r>
 800705e:	3001      	adds	r0, #1
 8007060:	f000 80a7 	beq.w	80071b2 <_svfiprintf_r+0x1c6>
 8007064:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007066:	445a      	add	r2, fp
 8007068:	9209      	str	r2, [sp, #36]	@ 0x24
 800706a:	f89a 3000 	ldrb.w	r3, [sl]
 800706e:	2b00      	cmp	r3, #0
 8007070:	f000 809f 	beq.w	80071b2 <_svfiprintf_r+0x1c6>
 8007074:	2300      	movs	r3, #0
 8007076:	f04f 32ff 	mov.w	r2, #4294967295
 800707a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800707e:	f10a 0a01 	add.w	sl, sl, #1
 8007082:	9304      	str	r3, [sp, #16]
 8007084:	9307      	str	r3, [sp, #28]
 8007086:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800708a:	931a      	str	r3, [sp, #104]	@ 0x68
 800708c:	4654      	mov	r4, sl
 800708e:	2205      	movs	r2, #5
 8007090:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007094:	484e      	ldr	r0, [pc, #312]	@ (80071d0 <_svfiprintf_r+0x1e4>)
 8007096:	f7f9 f8c3 	bl	8000220 <memchr>
 800709a:	9a04      	ldr	r2, [sp, #16]
 800709c:	b9d8      	cbnz	r0, 80070d6 <_svfiprintf_r+0xea>
 800709e:	06d0      	lsls	r0, r2, #27
 80070a0:	bf44      	itt	mi
 80070a2:	2320      	movmi	r3, #32
 80070a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80070a8:	0711      	lsls	r1, r2, #28
 80070aa:	bf44      	itt	mi
 80070ac:	232b      	movmi	r3, #43	@ 0x2b
 80070ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80070b2:	f89a 3000 	ldrb.w	r3, [sl]
 80070b6:	2b2a      	cmp	r3, #42	@ 0x2a
 80070b8:	d015      	beq.n	80070e6 <_svfiprintf_r+0xfa>
 80070ba:	9a07      	ldr	r2, [sp, #28]
 80070bc:	4654      	mov	r4, sl
 80070be:	2000      	movs	r0, #0
 80070c0:	f04f 0c0a 	mov.w	ip, #10
 80070c4:	4621      	mov	r1, r4
 80070c6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80070ca:	3b30      	subs	r3, #48	@ 0x30
 80070cc:	2b09      	cmp	r3, #9
 80070ce:	d94b      	bls.n	8007168 <_svfiprintf_r+0x17c>
 80070d0:	b1b0      	cbz	r0, 8007100 <_svfiprintf_r+0x114>
 80070d2:	9207      	str	r2, [sp, #28]
 80070d4:	e014      	b.n	8007100 <_svfiprintf_r+0x114>
 80070d6:	eba0 0308 	sub.w	r3, r0, r8
 80070da:	fa09 f303 	lsl.w	r3, r9, r3
 80070de:	4313      	orrs	r3, r2
 80070e0:	9304      	str	r3, [sp, #16]
 80070e2:	46a2      	mov	sl, r4
 80070e4:	e7d2      	b.n	800708c <_svfiprintf_r+0xa0>
 80070e6:	9b03      	ldr	r3, [sp, #12]
 80070e8:	1d19      	adds	r1, r3, #4
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	9103      	str	r1, [sp, #12]
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	bfbb      	ittet	lt
 80070f2:	425b      	neglt	r3, r3
 80070f4:	f042 0202 	orrlt.w	r2, r2, #2
 80070f8:	9307      	strge	r3, [sp, #28]
 80070fa:	9307      	strlt	r3, [sp, #28]
 80070fc:	bfb8      	it	lt
 80070fe:	9204      	strlt	r2, [sp, #16]
 8007100:	7823      	ldrb	r3, [r4, #0]
 8007102:	2b2e      	cmp	r3, #46	@ 0x2e
 8007104:	d10a      	bne.n	800711c <_svfiprintf_r+0x130>
 8007106:	7863      	ldrb	r3, [r4, #1]
 8007108:	2b2a      	cmp	r3, #42	@ 0x2a
 800710a:	d132      	bne.n	8007172 <_svfiprintf_r+0x186>
 800710c:	9b03      	ldr	r3, [sp, #12]
 800710e:	1d1a      	adds	r2, r3, #4
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	9203      	str	r2, [sp, #12]
 8007114:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007118:	3402      	adds	r4, #2
 800711a:	9305      	str	r3, [sp, #20]
 800711c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80071e0 <_svfiprintf_r+0x1f4>
 8007120:	7821      	ldrb	r1, [r4, #0]
 8007122:	2203      	movs	r2, #3
 8007124:	4650      	mov	r0, sl
 8007126:	f7f9 f87b 	bl	8000220 <memchr>
 800712a:	b138      	cbz	r0, 800713c <_svfiprintf_r+0x150>
 800712c:	9b04      	ldr	r3, [sp, #16]
 800712e:	eba0 000a 	sub.w	r0, r0, sl
 8007132:	2240      	movs	r2, #64	@ 0x40
 8007134:	4082      	lsls	r2, r0
 8007136:	4313      	orrs	r3, r2
 8007138:	3401      	adds	r4, #1
 800713a:	9304      	str	r3, [sp, #16]
 800713c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007140:	4824      	ldr	r0, [pc, #144]	@ (80071d4 <_svfiprintf_r+0x1e8>)
 8007142:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007146:	2206      	movs	r2, #6
 8007148:	f7f9 f86a 	bl	8000220 <memchr>
 800714c:	2800      	cmp	r0, #0
 800714e:	d036      	beq.n	80071be <_svfiprintf_r+0x1d2>
 8007150:	4b21      	ldr	r3, [pc, #132]	@ (80071d8 <_svfiprintf_r+0x1ec>)
 8007152:	bb1b      	cbnz	r3, 800719c <_svfiprintf_r+0x1b0>
 8007154:	9b03      	ldr	r3, [sp, #12]
 8007156:	3307      	adds	r3, #7
 8007158:	f023 0307 	bic.w	r3, r3, #7
 800715c:	3308      	adds	r3, #8
 800715e:	9303      	str	r3, [sp, #12]
 8007160:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007162:	4433      	add	r3, r6
 8007164:	9309      	str	r3, [sp, #36]	@ 0x24
 8007166:	e76a      	b.n	800703e <_svfiprintf_r+0x52>
 8007168:	fb0c 3202 	mla	r2, ip, r2, r3
 800716c:	460c      	mov	r4, r1
 800716e:	2001      	movs	r0, #1
 8007170:	e7a8      	b.n	80070c4 <_svfiprintf_r+0xd8>
 8007172:	2300      	movs	r3, #0
 8007174:	3401      	adds	r4, #1
 8007176:	9305      	str	r3, [sp, #20]
 8007178:	4619      	mov	r1, r3
 800717a:	f04f 0c0a 	mov.w	ip, #10
 800717e:	4620      	mov	r0, r4
 8007180:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007184:	3a30      	subs	r2, #48	@ 0x30
 8007186:	2a09      	cmp	r2, #9
 8007188:	d903      	bls.n	8007192 <_svfiprintf_r+0x1a6>
 800718a:	2b00      	cmp	r3, #0
 800718c:	d0c6      	beq.n	800711c <_svfiprintf_r+0x130>
 800718e:	9105      	str	r1, [sp, #20]
 8007190:	e7c4      	b.n	800711c <_svfiprintf_r+0x130>
 8007192:	fb0c 2101 	mla	r1, ip, r1, r2
 8007196:	4604      	mov	r4, r0
 8007198:	2301      	movs	r3, #1
 800719a:	e7f0      	b.n	800717e <_svfiprintf_r+0x192>
 800719c:	ab03      	add	r3, sp, #12
 800719e:	9300      	str	r3, [sp, #0]
 80071a0:	462a      	mov	r2, r5
 80071a2:	4b0e      	ldr	r3, [pc, #56]	@ (80071dc <_svfiprintf_r+0x1f0>)
 80071a4:	a904      	add	r1, sp, #16
 80071a6:	4638      	mov	r0, r7
 80071a8:	f3af 8000 	nop.w
 80071ac:	1c42      	adds	r2, r0, #1
 80071ae:	4606      	mov	r6, r0
 80071b0:	d1d6      	bne.n	8007160 <_svfiprintf_r+0x174>
 80071b2:	89ab      	ldrh	r3, [r5, #12]
 80071b4:	065b      	lsls	r3, r3, #25
 80071b6:	f53f af2d 	bmi.w	8007014 <_svfiprintf_r+0x28>
 80071ba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80071bc:	e72c      	b.n	8007018 <_svfiprintf_r+0x2c>
 80071be:	ab03      	add	r3, sp, #12
 80071c0:	9300      	str	r3, [sp, #0]
 80071c2:	462a      	mov	r2, r5
 80071c4:	4b05      	ldr	r3, [pc, #20]	@ (80071dc <_svfiprintf_r+0x1f0>)
 80071c6:	a904      	add	r1, sp, #16
 80071c8:	4638      	mov	r0, r7
 80071ca:	f000 f9bb 	bl	8007544 <_printf_i>
 80071ce:	e7ed      	b.n	80071ac <_svfiprintf_r+0x1c0>
 80071d0:	08007f39 	.word	0x08007f39
 80071d4:	08007f43 	.word	0x08007f43
 80071d8:	00000000 	.word	0x00000000
 80071dc:	08006f35 	.word	0x08006f35
 80071e0:	08007f3f 	.word	0x08007f3f

080071e4 <__sfputc_r>:
 80071e4:	6893      	ldr	r3, [r2, #8]
 80071e6:	3b01      	subs	r3, #1
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	b410      	push	{r4}
 80071ec:	6093      	str	r3, [r2, #8]
 80071ee:	da08      	bge.n	8007202 <__sfputc_r+0x1e>
 80071f0:	6994      	ldr	r4, [r2, #24]
 80071f2:	42a3      	cmp	r3, r4
 80071f4:	db01      	blt.n	80071fa <__sfputc_r+0x16>
 80071f6:	290a      	cmp	r1, #10
 80071f8:	d103      	bne.n	8007202 <__sfputc_r+0x1e>
 80071fa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80071fe:	f7ff bc82 	b.w	8006b06 <__swbuf_r>
 8007202:	6813      	ldr	r3, [r2, #0]
 8007204:	1c58      	adds	r0, r3, #1
 8007206:	6010      	str	r0, [r2, #0]
 8007208:	7019      	strb	r1, [r3, #0]
 800720a:	4608      	mov	r0, r1
 800720c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007210:	4770      	bx	lr

08007212 <__sfputs_r>:
 8007212:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007214:	4606      	mov	r6, r0
 8007216:	460f      	mov	r7, r1
 8007218:	4614      	mov	r4, r2
 800721a:	18d5      	adds	r5, r2, r3
 800721c:	42ac      	cmp	r4, r5
 800721e:	d101      	bne.n	8007224 <__sfputs_r+0x12>
 8007220:	2000      	movs	r0, #0
 8007222:	e007      	b.n	8007234 <__sfputs_r+0x22>
 8007224:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007228:	463a      	mov	r2, r7
 800722a:	4630      	mov	r0, r6
 800722c:	f7ff ffda 	bl	80071e4 <__sfputc_r>
 8007230:	1c43      	adds	r3, r0, #1
 8007232:	d1f3      	bne.n	800721c <__sfputs_r+0xa>
 8007234:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007238 <_vfiprintf_r>:
 8007238:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800723c:	460d      	mov	r5, r1
 800723e:	b09d      	sub	sp, #116	@ 0x74
 8007240:	4614      	mov	r4, r2
 8007242:	4698      	mov	r8, r3
 8007244:	4606      	mov	r6, r0
 8007246:	b118      	cbz	r0, 8007250 <_vfiprintf_r+0x18>
 8007248:	6a03      	ldr	r3, [r0, #32]
 800724a:	b90b      	cbnz	r3, 8007250 <_vfiprintf_r+0x18>
 800724c:	f7ff fb3c 	bl	80068c8 <__sinit>
 8007250:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007252:	07d9      	lsls	r1, r3, #31
 8007254:	d405      	bmi.n	8007262 <_vfiprintf_r+0x2a>
 8007256:	89ab      	ldrh	r3, [r5, #12]
 8007258:	059a      	lsls	r2, r3, #22
 800725a:	d402      	bmi.n	8007262 <_vfiprintf_r+0x2a>
 800725c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800725e:	f7ff fd60 	bl	8006d22 <__retarget_lock_acquire_recursive>
 8007262:	89ab      	ldrh	r3, [r5, #12]
 8007264:	071b      	lsls	r3, r3, #28
 8007266:	d501      	bpl.n	800726c <_vfiprintf_r+0x34>
 8007268:	692b      	ldr	r3, [r5, #16]
 800726a:	b99b      	cbnz	r3, 8007294 <_vfiprintf_r+0x5c>
 800726c:	4629      	mov	r1, r5
 800726e:	4630      	mov	r0, r6
 8007270:	f7ff fc88 	bl	8006b84 <__swsetup_r>
 8007274:	b170      	cbz	r0, 8007294 <_vfiprintf_r+0x5c>
 8007276:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007278:	07dc      	lsls	r4, r3, #31
 800727a:	d504      	bpl.n	8007286 <_vfiprintf_r+0x4e>
 800727c:	f04f 30ff 	mov.w	r0, #4294967295
 8007280:	b01d      	add	sp, #116	@ 0x74
 8007282:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007286:	89ab      	ldrh	r3, [r5, #12]
 8007288:	0598      	lsls	r0, r3, #22
 800728a:	d4f7      	bmi.n	800727c <_vfiprintf_r+0x44>
 800728c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800728e:	f7ff fd49 	bl	8006d24 <__retarget_lock_release_recursive>
 8007292:	e7f3      	b.n	800727c <_vfiprintf_r+0x44>
 8007294:	2300      	movs	r3, #0
 8007296:	9309      	str	r3, [sp, #36]	@ 0x24
 8007298:	2320      	movs	r3, #32
 800729a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800729e:	f8cd 800c 	str.w	r8, [sp, #12]
 80072a2:	2330      	movs	r3, #48	@ 0x30
 80072a4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007454 <_vfiprintf_r+0x21c>
 80072a8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80072ac:	f04f 0901 	mov.w	r9, #1
 80072b0:	4623      	mov	r3, r4
 80072b2:	469a      	mov	sl, r3
 80072b4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80072b8:	b10a      	cbz	r2, 80072be <_vfiprintf_r+0x86>
 80072ba:	2a25      	cmp	r2, #37	@ 0x25
 80072bc:	d1f9      	bne.n	80072b2 <_vfiprintf_r+0x7a>
 80072be:	ebba 0b04 	subs.w	fp, sl, r4
 80072c2:	d00b      	beq.n	80072dc <_vfiprintf_r+0xa4>
 80072c4:	465b      	mov	r3, fp
 80072c6:	4622      	mov	r2, r4
 80072c8:	4629      	mov	r1, r5
 80072ca:	4630      	mov	r0, r6
 80072cc:	f7ff ffa1 	bl	8007212 <__sfputs_r>
 80072d0:	3001      	adds	r0, #1
 80072d2:	f000 80a7 	beq.w	8007424 <_vfiprintf_r+0x1ec>
 80072d6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80072d8:	445a      	add	r2, fp
 80072da:	9209      	str	r2, [sp, #36]	@ 0x24
 80072dc:	f89a 3000 	ldrb.w	r3, [sl]
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	f000 809f 	beq.w	8007424 <_vfiprintf_r+0x1ec>
 80072e6:	2300      	movs	r3, #0
 80072e8:	f04f 32ff 	mov.w	r2, #4294967295
 80072ec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80072f0:	f10a 0a01 	add.w	sl, sl, #1
 80072f4:	9304      	str	r3, [sp, #16]
 80072f6:	9307      	str	r3, [sp, #28]
 80072f8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80072fc:	931a      	str	r3, [sp, #104]	@ 0x68
 80072fe:	4654      	mov	r4, sl
 8007300:	2205      	movs	r2, #5
 8007302:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007306:	4853      	ldr	r0, [pc, #332]	@ (8007454 <_vfiprintf_r+0x21c>)
 8007308:	f7f8 ff8a 	bl	8000220 <memchr>
 800730c:	9a04      	ldr	r2, [sp, #16]
 800730e:	b9d8      	cbnz	r0, 8007348 <_vfiprintf_r+0x110>
 8007310:	06d1      	lsls	r1, r2, #27
 8007312:	bf44      	itt	mi
 8007314:	2320      	movmi	r3, #32
 8007316:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800731a:	0713      	lsls	r3, r2, #28
 800731c:	bf44      	itt	mi
 800731e:	232b      	movmi	r3, #43	@ 0x2b
 8007320:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007324:	f89a 3000 	ldrb.w	r3, [sl]
 8007328:	2b2a      	cmp	r3, #42	@ 0x2a
 800732a:	d015      	beq.n	8007358 <_vfiprintf_r+0x120>
 800732c:	9a07      	ldr	r2, [sp, #28]
 800732e:	4654      	mov	r4, sl
 8007330:	2000      	movs	r0, #0
 8007332:	f04f 0c0a 	mov.w	ip, #10
 8007336:	4621      	mov	r1, r4
 8007338:	f811 3b01 	ldrb.w	r3, [r1], #1
 800733c:	3b30      	subs	r3, #48	@ 0x30
 800733e:	2b09      	cmp	r3, #9
 8007340:	d94b      	bls.n	80073da <_vfiprintf_r+0x1a2>
 8007342:	b1b0      	cbz	r0, 8007372 <_vfiprintf_r+0x13a>
 8007344:	9207      	str	r2, [sp, #28]
 8007346:	e014      	b.n	8007372 <_vfiprintf_r+0x13a>
 8007348:	eba0 0308 	sub.w	r3, r0, r8
 800734c:	fa09 f303 	lsl.w	r3, r9, r3
 8007350:	4313      	orrs	r3, r2
 8007352:	9304      	str	r3, [sp, #16]
 8007354:	46a2      	mov	sl, r4
 8007356:	e7d2      	b.n	80072fe <_vfiprintf_r+0xc6>
 8007358:	9b03      	ldr	r3, [sp, #12]
 800735a:	1d19      	adds	r1, r3, #4
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	9103      	str	r1, [sp, #12]
 8007360:	2b00      	cmp	r3, #0
 8007362:	bfbb      	ittet	lt
 8007364:	425b      	neglt	r3, r3
 8007366:	f042 0202 	orrlt.w	r2, r2, #2
 800736a:	9307      	strge	r3, [sp, #28]
 800736c:	9307      	strlt	r3, [sp, #28]
 800736e:	bfb8      	it	lt
 8007370:	9204      	strlt	r2, [sp, #16]
 8007372:	7823      	ldrb	r3, [r4, #0]
 8007374:	2b2e      	cmp	r3, #46	@ 0x2e
 8007376:	d10a      	bne.n	800738e <_vfiprintf_r+0x156>
 8007378:	7863      	ldrb	r3, [r4, #1]
 800737a:	2b2a      	cmp	r3, #42	@ 0x2a
 800737c:	d132      	bne.n	80073e4 <_vfiprintf_r+0x1ac>
 800737e:	9b03      	ldr	r3, [sp, #12]
 8007380:	1d1a      	adds	r2, r3, #4
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	9203      	str	r2, [sp, #12]
 8007386:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800738a:	3402      	adds	r4, #2
 800738c:	9305      	str	r3, [sp, #20]
 800738e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007464 <_vfiprintf_r+0x22c>
 8007392:	7821      	ldrb	r1, [r4, #0]
 8007394:	2203      	movs	r2, #3
 8007396:	4650      	mov	r0, sl
 8007398:	f7f8 ff42 	bl	8000220 <memchr>
 800739c:	b138      	cbz	r0, 80073ae <_vfiprintf_r+0x176>
 800739e:	9b04      	ldr	r3, [sp, #16]
 80073a0:	eba0 000a 	sub.w	r0, r0, sl
 80073a4:	2240      	movs	r2, #64	@ 0x40
 80073a6:	4082      	lsls	r2, r0
 80073a8:	4313      	orrs	r3, r2
 80073aa:	3401      	adds	r4, #1
 80073ac:	9304      	str	r3, [sp, #16]
 80073ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 80073b2:	4829      	ldr	r0, [pc, #164]	@ (8007458 <_vfiprintf_r+0x220>)
 80073b4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80073b8:	2206      	movs	r2, #6
 80073ba:	f7f8 ff31 	bl	8000220 <memchr>
 80073be:	2800      	cmp	r0, #0
 80073c0:	d03f      	beq.n	8007442 <_vfiprintf_r+0x20a>
 80073c2:	4b26      	ldr	r3, [pc, #152]	@ (800745c <_vfiprintf_r+0x224>)
 80073c4:	bb1b      	cbnz	r3, 800740e <_vfiprintf_r+0x1d6>
 80073c6:	9b03      	ldr	r3, [sp, #12]
 80073c8:	3307      	adds	r3, #7
 80073ca:	f023 0307 	bic.w	r3, r3, #7
 80073ce:	3308      	adds	r3, #8
 80073d0:	9303      	str	r3, [sp, #12]
 80073d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80073d4:	443b      	add	r3, r7
 80073d6:	9309      	str	r3, [sp, #36]	@ 0x24
 80073d8:	e76a      	b.n	80072b0 <_vfiprintf_r+0x78>
 80073da:	fb0c 3202 	mla	r2, ip, r2, r3
 80073de:	460c      	mov	r4, r1
 80073e0:	2001      	movs	r0, #1
 80073e2:	e7a8      	b.n	8007336 <_vfiprintf_r+0xfe>
 80073e4:	2300      	movs	r3, #0
 80073e6:	3401      	adds	r4, #1
 80073e8:	9305      	str	r3, [sp, #20]
 80073ea:	4619      	mov	r1, r3
 80073ec:	f04f 0c0a 	mov.w	ip, #10
 80073f0:	4620      	mov	r0, r4
 80073f2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80073f6:	3a30      	subs	r2, #48	@ 0x30
 80073f8:	2a09      	cmp	r2, #9
 80073fa:	d903      	bls.n	8007404 <_vfiprintf_r+0x1cc>
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d0c6      	beq.n	800738e <_vfiprintf_r+0x156>
 8007400:	9105      	str	r1, [sp, #20]
 8007402:	e7c4      	b.n	800738e <_vfiprintf_r+0x156>
 8007404:	fb0c 2101 	mla	r1, ip, r1, r2
 8007408:	4604      	mov	r4, r0
 800740a:	2301      	movs	r3, #1
 800740c:	e7f0      	b.n	80073f0 <_vfiprintf_r+0x1b8>
 800740e:	ab03      	add	r3, sp, #12
 8007410:	9300      	str	r3, [sp, #0]
 8007412:	462a      	mov	r2, r5
 8007414:	4b12      	ldr	r3, [pc, #72]	@ (8007460 <_vfiprintf_r+0x228>)
 8007416:	a904      	add	r1, sp, #16
 8007418:	4630      	mov	r0, r6
 800741a:	f3af 8000 	nop.w
 800741e:	4607      	mov	r7, r0
 8007420:	1c78      	adds	r0, r7, #1
 8007422:	d1d6      	bne.n	80073d2 <_vfiprintf_r+0x19a>
 8007424:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007426:	07d9      	lsls	r1, r3, #31
 8007428:	d405      	bmi.n	8007436 <_vfiprintf_r+0x1fe>
 800742a:	89ab      	ldrh	r3, [r5, #12]
 800742c:	059a      	lsls	r2, r3, #22
 800742e:	d402      	bmi.n	8007436 <_vfiprintf_r+0x1fe>
 8007430:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007432:	f7ff fc77 	bl	8006d24 <__retarget_lock_release_recursive>
 8007436:	89ab      	ldrh	r3, [r5, #12]
 8007438:	065b      	lsls	r3, r3, #25
 800743a:	f53f af1f 	bmi.w	800727c <_vfiprintf_r+0x44>
 800743e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007440:	e71e      	b.n	8007280 <_vfiprintf_r+0x48>
 8007442:	ab03      	add	r3, sp, #12
 8007444:	9300      	str	r3, [sp, #0]
 8007446:	462a      	mov	r2, r5
 8007448:	4b05      	ldr	r3, [pc, #20]	@ (8007460 <_vfiprintf_r+0x228>)
 800744a:	a904      	add	r1, sp, #16
 800744c:	4630      	mov	r0, r6
 800744e:	f000 f879 	bl	8007544 <_printf_i>
 8007452:	e7e4      	b.n	800741e <_vfiprintf_r+0x1e6>
 8007454:	08007f39 	.word	0x08007f39
 8007458:	08007f43 	.word	0x08007f43
 800745c:	00000000 	.word	0x00000000
 8007460:	08007213 	.word	0x08007213
 8007464:	08007f3f 	.word	0x08007f3f

08007468 <_printf_common>:
 8007468:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800746c:	4616      	mov	r6, r2
 800746e:	4698      	mov	r8, r3
 8007470:	688a      	ldr	r2, [r1, #8]
 8007472:	690b      	ldr	r3, [r1, #16]
 8007474:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007478:	4293      	cmp	r3, r2
 800747a:	bfb8      	it	lt
 800747c:	4613      	movlt	r3, r2
 800747e:	6033      	str	r3, [r6, #0]
 8007480:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007484:	4607      	mov	r7, r0
 8007486:	460c      	mov	r4, r1
 8007488:	b10a      	cbz	r2, 800748e <_printf_common+0x26>
 800748a:	3301      	adds	r3, #1
 800748c:	6033      	str	r3, [r6, #0]
 800748e:	6823      	ldr	r3, [r4, #0]
 8007490:	0699      	lsls	r1, r3, #26
 8007492:	bf42      	ittt	mi
 8007494:	6833      	ldrmi	r3, [r6, #0]
 8007496:	3302      	addmi	r3, #2
 8007498:	6033      	strmi	r3, [r6, #0]
 800749a:	6825      	ldr	r5, [r4, #0]
 800749c:	f015 0506 	ands.w	r5, r5, #6
 80074a0:	d106      	bne.n	80074b0 <_printf_common+0x48>
 80074a2:	f104 0a19 	add.w	sl, r4, #25
 80074a6:	68e3      	ldr	r3, [r4, #12]
 80074a8:	6832      	ldr	r2, [r6, #0]
 80074aa:	1a9b      	subs	r3, r3, r2
 80074ac:	42ab      	cmp	r3, r5
 80074ae:	dc26      	bgt.n	80074fe <_printf_common+0x96>
 80074b0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80074b4:	6822      	ldr	r2, [r4, #0]
 80074b6:	3b00      	subs	r3, #0
 80074b8:	bf18      	it	ne
 80074ba:	2301      	movne	r3, #1
 80074bc:	0692      	lsls	r2, r2, #26
 80074be:	d42b      	bmi.n	8007518 <_printf_common+0xb0>
 80074c0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80074c4:	4641      	mov	r1, r8
 80074c6:	4638      	mov	r0, r7
 80074c8:	47c8      	blx	r9
 80074ca:	3001      	adds	r0, #1
 80074cc:	d01e      	beq.n	800750c <_printf_common+0xa4>
 80074ce:	6823      	ldr	r3, [r4, #0]
 80074d0:	6922      	ldr	r2, [r4, #16]
 80074d2:	f003 0306 	and.w	r3, r3, #6
 80074d6:	2b04      	cmp	r3, #4
 80074d8:	bf02      	ittt	eq
 80074da:	68e5      	ldreq	r5, [r4, #12]
 80074dc:	6833      	ldreq	r3, [r6, #0]
 80074de:	1aed      	subeq	r5, r5, r3
 80074e0:	68a3      	ldr	r3, [r4, #8]
 80074e2:	bf0c      	ite	eq
 80074e4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80074e8:	2500      	movne	r5, #0
 80074ea:	4293      	cmp	r3, r2
 80074ec:	bfc4      	itt	gt
 80074ee:	1a9b      	subgt	r3, r3, r2
 80074f0:	18ed      	addgt	r5, r5, r3
 80074f2:	2600      	movs	r6, #0
 80074f4:	341a      	adds	r4, #26
 80074f6:	42b5      	cmp	r5, r6
 80074f8:	d11a      	bne.n	8007530 <_printf_common+0xc8>
 80074fa:	2000      	movs	r0, #0
 80074fc:	e008      	b.n	8007510 <_printf_common+0xa8>
 80074fe:	2301      	movs	r3, #1
 8007500:	4652      	mov	r2, sl
 8007502:	4641      	mov	r1, r8
 8007504:	4638      	mov	r0, r7
 8007506:	47c8      	blx	r9
 8007508:	3001      	adds	r0, #1
 800750a:	d103      	bne.n	8007514 <_printf_common+0xac>
 800750c:	f04f 30ff 	mov.w	r0, #4294967295
 8007510:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007514:	3501      	adds	r5, #1
 8007516:	e7c6      	b.n	80074a6 <_printf_common+0x3e>
 8007518:	18e1      	adds	r1, r4, r3
 800751a:	1c5a      	adds	r2, r3, #1
 800751c:	2030      	movs	r0, #48	@ 0x30
 800751e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007522:	4422      	add	r2, r4
 8007524:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007528:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800752c:	3302      	adds	r3, #2
 800752e:	e7c7      	b.n	80074c0 <_printf_common+0x58>
 8007530:	2301      	movs	r3, #1
 8007532:	4622      	mov	r2, r4
 8007534:	4641      	mov	r1, r8
 8007536:	4638      	mov	r0, r7
 8007538:	47c8      	blx	r9
 800753a:	3001      	adds	r0, #1
 800753c:	d0e6      	beq.n	800750c <_printf_common+0xa4>
 800753e:	3601      	adds	r6, #1
 8007540:	e7d9      	b.n	80074f6 <_printf_common+0x8e>
	...

08007544 <_printf_i>:
 8007544:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007548:	7e0f      	ldrb	r7, [r1, #24]
 800754a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800754c:	2f78      	cmp	r7, #120	@ 0x78
 800754e:	4691      	mov	r9, r2
 8007550:	4680      	mov	r8, r0
 8007552:	460c      	mov	r4, r1
 8007554:	469a      	mov	sl, r3
 8007556:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800755a:	d807      	bhi.n	800756c <_printf_i+0x28>
 800755c:	2f62      	cmp	r7, #98	@ 0x62
 800755e:	d80a      	bhi.n	8007576 <_printf_i+0x32>
 8007560:	2f00      	cmp	r7, #0
 8007562:	f000 80d1 	beq.w	8007708 <_printf_i+0x1c4>
 8007566:	2f58      	cmp	r7, #88	@ 0x58
 8007568:	f000 80b8 	beq.w	80076dc <_printf_i+0x198>
 800756c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007570:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007574:	e03a      	b.n	80075ec <_printf_i+0xa8>
 8007576:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800757a:	2b15      	cmp	r3, #21
 800757c:	d8f6      	bhi.n	800756c <_printf_i+0x28>
 800757e:	a101      	add	r1, pc, #4	@ (adr r1, 8007584 <_printf_i+0x40>)
 8007580:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007584:	080075dd 	.word	0x080075dd
 8007588:	080075f1 	.word	0x080075f1
 800758c:	0800756d 	.word	0x0800756d
 8007590:	0800756d 	.word	0x0800756d
 8007594:	0800756d 	.word	0x0800756d
 8007598:	0800756d 	.word	0x0800756d
 800759c:	080075f1 	.word	0x080075f1
 80075a0:	0800756d 	.word	0x0800756d
 80075a4:	0800756d 	.word	0x0800756d
 80075a8:	0800756d 	.word	0x0800756d
 80075ac:	0800756d 	.word	0x0800756d
 80075b0:	080076ef 	.word	0x080076ef
 80075b4:	0800761b 	.word	0x0800761b
 80075b8:	080076a9 	.word	0x080076a9
 80075bc:	0800756d 	.word	0x0800756d
 80075c0:	0800756d 	.word	0x0800756d
 80075c4:	08007711 	.word	0x08007711
 80075c8:	0800756d 	.word	0x0800756d
 80075cc:	0800761b 	.word	0x0800761b
 80075d0:	0800756d 	.word	0x0800756d
 80075d4:	0800756d 	.word	0x0800756d
 80075d8:	080076b1 	.word	0x080076b1
 80075dc:	6833      	ldr	r3, [r6, #0]
 80075de:	1d1a      	adds	r2, r3, #4
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	6032      	str	r2, [r6, #0]
 80075e4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80075e8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80075ec:	2301      	movs	r3, #1
 80075ee:	e09c      	b.n	800772a <_printf_i+0x1e6>
 80075f0:	6833      	ldr	r3, [r6, #0]
 80075f2:	6820      	ldr	r0, [r4, #0]
 80075f4:	1d19      	adds	r1, r3, #4
 80075f6:	6031      	str	r1, [r6, #0]
 80075f8:	0606      	lsls	r6, r0, #24
 80075fa:	d501      	bpl.n	8007600 <_printf_i+0xbc>
 80075fc:	681d      	ldr	r5, [r3, #0]
 80075fe:	e003      	b.n	8007608 <_printf_i+0xc4>
 8007600:	0645      	lsls	r5, r0, #25
 8007602:	d5fb      	bpl.n	80075fc <_printf_i+0xb8>
 8007604:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007608:	2d00      	cmp	r5, #0
 800760a:	da03      	bge.n	8007614 <_printf_i+0xd0>
 800760c:	232d      	movs	r3, #45	@ 0x2d
 800760e:	426d      	negs	r5, r5
 8007610:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007614:	4858      	ldr	r0, [pc, #352]	@ (8007778 <_printf_i+0x234>)
 8007616:	230a      	movs	r3, #10
 8007618:	e011      	b.n	800763e <_printf_i+0xfa>
 800761a:	6821      	ldr	r1, [r4, #0]
 800761c:	6833      	ldr	r3, [r6, #0]
 800761e:	0608      	lsls	r0, r1, #24
 8007620:	f853 5b04 	ldr.w	r5, [r3], #4
 8007624:	d402      	bmi.n	800762c <_printf_i+0xe8>
 8007626:	0649      	lsls	r1, r1, #25
 8007628:	bf48      	it	mi
 800762a:	b2ad      	uxthmi	r5, r5
 800762c:	2f6f      	cmp	r7, #111	@ 0x6f
 800762e:	4852      	ldr	r0, [pc, #328]	@ (8007778 <_printf_i+0x234>)
 8007630:	6033      	str	r3, [r6, #0]
 8007632:	bf14      	ite	ne
 8007634:	230a      	movne	r3, #10
 8007636:	2308      	moveq	r3, #8
 8007638:	2100      	movs	r1, #0
 800763a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800763e:	6866      	ldr	r6, [r4, #4]
 8007640:	60a6      	str	r6, [r4, #8]
 8007642:	2e00      	cmp	r6, #0
 8007644:	db05      	blt.n	8007652 <_printf_i+0x10e>
 8007646:	6821      	ldr	r1, [r4, #0]
 8007648:	432e      	orrs	r6, r5
 800764a:	f021 0104 	bic.w	r1, r1, #4
 800764e:	6021      	str	r1, [r4, #0]
 8007650:	d04b      	beq.n	80076ea <_printf_i+0x1a6>
 8007652:	4616      	mov	r6, r2
 8007654:	fbb5 f1f3 	udiv	r1, r5, r3
 8007658:	fb03 5711 	mls	r7, r3, r1, r5
 800765c:	5dc7      	ldrb	r7, [r0, r7]
 800765e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007662:	462f      	mov	r7, r5
 8007664:	42bb      	cmp	r3, r7
 8007666:	460d      	mov	r5, r1
 8007668:	d9f4      	bls.n	8007654 <_printf_i+0x110>
 800766a:	2b08      	cmp	r3, #8
 800766c:	d10b      	bne.n	8007686 <_printf_i+0x142>
 800766e:	6823      	ldr	r3, [r4, #0]
 8007670:	07df      	lsls	r7, r3, #31
 8007672:	d508      	bpl.n	8007686 <_printf_i+0x142>
 8007674:	6923      	ldr	r3, [r4, #16]
 8007676:	6861      	ldr	r1, [r4, #4]
 8007678:	4299      	cmp	r1, r3
 800767a:	bfde      	ittt	le
 800767c:	2330      	movle	r3, #48	@ 0x30
 800767e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007682:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007686:	1b92      	subs	r2, r2, r6
 8007688:	6122      	str	r2, [r4, #16]
 800768a:	f8cd a000 	str.w	sl, [sp]
 800768e:	464b      	mov	r3, r9
 8007690:	aa03      	add	r2, sp, #12
 8007692:	4621      	mov	r1, r4
 8007694:	4640      	mov	r0, r8
 8007696:	f7ff fee7 	bl	8007468 <_printf_common>
 800769a:	3001      	adds	r0, #1
 800769c:	d14a      	bne.n	8007734 <_printf_i+0x1f0>
 800769e:	f04f 30ff 	mov.w	r0, #4294967295
 80076a2:	b004      	add	sp, #16
 80076a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80076a8:	6823      	ldr	r3, [r4, #0]
 80076aa:	f043 0320 	orr.w	r3, r3, #32
 80076ae:	6023      	str	r3, [r4, #0]
 80076b0:	4832      	ldr	r0, [pc, #200]	@ (800777c <_printf_i+0x238>)
 80076b2:	2778      	movs	r7, #120	@ 0x78
 80076b4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80076b8:	6823      	ldr	r3, [r4, #0]
 80076ba:	6831      	ldr	r1, [r6, #0]
 80076bc:	061f      	lsls	r7, r3, #24
 80076be:	f851 5b04 	ldr.w	r5, [r1], #4
 80076c2:	d402      	bmi.n	80076ca <_printf_i+0x186>
 80076c4:	065f      	lsls	r7, r3, #25
 80076c6:	bf48      	it	mi
 80076c8:	b2ad      	uxthmi	r5, r5
 80076ca:	6031      	str	r1, [r6, #0]
 80076cc:	07d9      	lsls	r1, r3, #31
 80076ce:	bf44      	itt	mi
 80076d0:	f043 0320 	orrmi.w	r3, r3, #32
 80076d4:	6023      	strmi	r3, [r4, #0]
 80076d6:	b11d      	cbz	r5, 80076e0 <_printf_i+0x19c>
 80076d8:	2310      	movs	r3, #16
 80076da:	e7ad      	b.n	8007638 <_printf_i+0xf4>
 80076dc:	4826      	ldr	r0, [pc, #152]	@ (8007778 <_printf_i+0x234>)
 80076de:	e7e9      	b.n	80076b4 <_printf_i+0x170>
 80076e0:	6823      	ldr	r3, [r4, #0]
 80076e2:	f023 0320 	bic.w	r3, r3, #32
 80076e6:	6023      	str	r3, [r4, #0]
 80076e8:	e7f6      	b.n	80076d8 <_printf_i+0x194>
 80076ea:	4616      	mov	r6, r2
 80076ec:	e7bd      	b.n	800766a <_printf_i+0x126>
 80076ee:	6833      	ldr	r3, [r6, #0]
 80076f0:	6825      	ldr	r5, [r4, #0]
 80076f2:	6961      	ldr	r1, [r4, #20]
 80076f4:	1d18      	adds	r0, r3, #4
 80076f6:	6030      	str	r0, [r6, #0]
 80076f8:	062e      	lsls	r6, r5, #24
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	d501      	bpl.n	8007702 <_printf_i+0x1be>
 80076fe:	6019      	str	r1, [r3, #0]
 8007700:	e002      	b.n	8007708 <_printf_i+0x1c4>
 8007702:	0668      	lsls	r0, r5, #25
 8007704:	d5fb      	bpl.n	80076fe <_printf_i+0x1ba>
 8007706:	8019      	strh	r1, [r3, #0]
 8007708:	2300      	movs	r3, #0
 800770a:	6123      	str	r3, [r4, #16]
 800770c:	4616      	mov	r6, r2
 800770e:	e7bc      	b.n	800768a <_printf_i+0x146>
 8007710:	6833      	ldr	r3, [r6, #0]
 8007712:	1d1a      	adds	r2, r3, #4
 8007714:	6032      	str	r2, [r6, #0]
 8007716:	681e      	ldr	r6, [r3, #0]
 8007718:	6862      	ldr	r2, [r4, #4]
 800771a:	2100      	movs	r1, #0
 800771c:	4630      	mov	r0, r6
 800771e:	f7f8 fd7f 	bl	8000220 <memchr>
 8007722:	b108      	cbz	r0, 8007728 <_printf_i+0x1e4>
 8007724:	1b80      	subs	r0, r0, r6
 8007726:	6060      	str	r0, [r4, #4]
 8007728:	6863      	ldr	r3, [r4, #4]
 800772a:	6123      	str	r3, [r4, #16]
 800772c:	2300      	movs	r3, #0
 800772e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007732:	e7aa      	b.n	800768a <_printf_i+0x146>
 8007734:	6923      	ldr	r3, [r4, #16]
 8007736:	4632      	mov	r2, r6
 8007738:	4649      	mov	r1, r9
 800773a:	4640      	mov	r0, r8
 800773c:	47d0      	blx	sl
 800773e:	3001      	adds	r0, #1
 8007740:	d0ad      	beq.n	800769e <_printf_i+0x15a>
 8007742:	6823      	ldr	r3, [r4, #0]
 8007744:	079b      	lsls	r3, r3, #30
 8007746:	d413      	bmi.n	8007770 <_printf_i+0x22c>
 8007748:	68e0      	ldr	r0, [r4, #12]
 800774a:	9b03      	ldr	r3, [sp, #12]
 800774c:	4298      	cmp	r0, r3
 800774e:	bfb8      	it	lt
 8007750:	4618      	movlt	r0, r3
 8007752:	e7a6      	b.n	80076a2 <_printf_i+0x15e>
 8007754:	2301      	movs	r3, #1
 8007756:	4632      	mov	r2, r6
 8007758:	4649      	mov	r1, r9
 800775a:	4640      	mov	r0, r8
 800775c:	47d0      	blx	sl
 800775e:	3001      	adds	r0, #1
 8007760:	d09d      	beq.n	800769e <_printf_i+0x15a>
 8007762:	3501      	adds	r5, #1
 8007764:	68e3      	ldr	r3, [r4, #12]
 8007766:	9903      	ldr	r1, [sp, #12]
 8007768:	1a5b      	subs	r3, r3, r1
 800776a:	42ab      	cmp	r3, r5
 800776c:	dcf2      	bgt.n	8007754 <_printf_i+0x210>
 800776e:	e7eb      	b.n	8007748 <_printf_i+0x204>
 8007770:	2500      	movs	r5, #0
 8007772:	f104 0619 	add.w	r6, r4, #25
 8007776:	e7f5      	b.n	8007764 <_printf_i+0x220>
 8007778:	08007f4a 	.word	0x08007f4a
 800777c:	08007f5b 	.word	0x08007f5b

08007780 <__sflush_r>:
 8007780:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007784:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007788:	0716      	lsls	r6, r2, #28
 800778a:	4605      	mov	r5, r0
 800778c:	460c      	mov	r4, r1
 800778e:	d454      	bmi.n	800783a <__sflush_r+0xba>
 8007790:	684b      	ldr	r3, [r1, #4]
 8007792:	2b00      	cmp	r3, #0
 8007794:	dc02      	bgt.n	800779c <__sflush_r+0x1c>
 8007796:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007798:	2b00      	cmp	r3, #0
 800779a:	dd48      	ble.n	800782e <__sflush_r+0xae>
 800779c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800779e:	2e00      	cmp	r6, #0
 80077a0:	d045      	beq.n	800782e <__sflush_r+0xae>
 80077a2:	2300      	movs	r3, #0
 80077a4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80077a8:	682f      	ldr	r7, [r5, #0]
 80077aa:	6a21      	ldr	r1, [r4, #32]
 80077ac:	602b      	str	r3, [r5, #0]
 80077ae:	d030      	beq.n	8007812 <__sflush_r+0x92>
 80077b0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80077b2:	89a3      	ldrh	r3, [r4, #12]
 80077b4:	0759      	lsls	r1, r3, #29
 80077b6:	d505      	bpl.n	80077c4 <__sflush_r+0x44>
 80077b8:	6863      	ldr	r3, [r4, #4]
 80077ba:	1ad2      	subs	r2, r2, r3
 80077bc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80077be:	b10b      	cbz	r3, 80077c4 <__sflush_r+0x44>
 80077c0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80077c2:	1ad2      	subs	r2, r2, r3
 80077c4:	2300      	movs	r3, #0
 80077c6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80077c8:	6a21      	ldr	r1, [r4, #32]
 80077ca:	4628      	mov	r0, r5
 80077cc:	47b0      	blx	r6
 80077ce:	1c43      	adds	r3, r0, #1
 80077d0:	89a3      	ldrh	r3, [r4, #12]
 80077d2:	d106      	bne.n	80077e2 <__sflush_r+0x62>
 80077d4:	6829      	ldr	r1, [r5, #0]
 80077d6:	291d      	cmp	r1, #29
 80077d8:	d82b      	bhi.n	8007832 <__sflush_r+0xb2>
 80077da:	4a2a      	ldr	r2, [pc, #168]	@ (8007884 <__sflush_r+0x104>)
 80077dc:	40ca      	lsrs	r2, r1
 80077de:	07d6      	lsls	r6, r2, #31
 80077e0:	d527      	bpl.n	8007832 <__sflush_r+0xb2>
 80077e2:	2200      	movs	r2, #0
 80077e4:	6062      	str	r2, [r4, #4]
 80077e6:	04d9      	lsls	r1, r3, #19
 80077e8:	6922      	ldr	r2, [r4, #16]
 80077ea:	6022      	str	r2, [r4, #0]
 80077ec:	d504      	bpl.n	80077f8 <__sflush_r+0x78>
 80077ee:	1c42      	adds	r2, r0, #1
 80077f0:	d101      	bne.n	80077f6 <__sflush_r+0x76>
 80077f2:	682b      	ldr	r3, [r5, #0]
 80077f4:	b903      	cbnz	r3, 80077f8 <__sflush_r+0x78>
 80077f6:	6560      	str	r0, [r4, #84]	@ 0x54
 80077f8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80077fa:	602f      	str	r7, [r5, #0]
 80077fc:	b1b9      	cbz	r1, 800782e <__sflush_r+0xae>
 80077fe:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007802:	4299      	cmp	r1, r3
 8007804:	d002      	beq.n	800780c <__sflush_r+0x8c>
 8007806:	4628      	mov	r0, r5
 8007808:	f7ff fa9c 	bl	8006d44 <_free_r>
 800780c:	2300      	movs	r3, #0
 800780e:	6363      	str	r3, [r4, #52]	@ 0x34
 8007810:	e00d      	b.n	800782e <__sflush_r+0xae>
 8007812:	2301      	movs	r3, #1
 8007814:	4628      	mov	r0, r5
 8007816:	47b0      	blx	r6
 8007818:	4602      	mov	r2, r0
 800781a:	1c50      	adds	r0, r2, #1
 800781c:	d1c9      	bne.n	80077b2 <__sflush_r+0x32>
 800781e:	682b      	ldr	r3, [r5, #0]
 8007820:	2b00      	cmp	r3, #0
 8007822:	d0c6      	beq.n	80077b2 <__sflush_r+0x32>
 8007824:	2b1d      	cmp	r3, #29
 8007826:	d001      	beq.n	800782c <__sflush_r+0xac>
 8007828:	2b16      	cmp	r3, #22
 800782a:	d11e      	bne.n	800786a <__sflush_r+0xea>
 800782c:	602f      	str	r7, [r5, #0]
 800782e:	2000      	movs	r0, #0
 8007830:	e022      	b.n	8007878 <__sflush_r+0xf8>
 8007832:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007836:	b21b      	sxth	r3, r3
 8007838:	e01b      	b.n	8007872 <__sflush_r+0xf2>
 800783a:	690f      	ldr	r7, [r1, #16]
 800783c:	2f00      	cmp	r7, #0
 800783e:	d0f6      	beq.n	800782e <__sflush_r+0xae>
 8007840:	0793      	lsls	r3, r2, #30
 8007842:	680e      	ldr	r6, [r1, #0]
 8007844:	bf08      	it	eq
 8007846:	694b      	ldreq	r3, [r1, #20]
 8007848:	600f      	str	r7, [r1, #0]
 800784a:	bf18      	it	ne
 800784c:	2300      	movne	r3, #0
 800784e:	eba6 0807 	sub.w	r8, r6, r7
 8007852:	608b      	str	r3, [r1, #8]
 8007854:	f1b8 0f00 	cmp.w	r8, #0
 8007858:	dde9      	ble.n	800782e <__sflush_r+0xae>
 800785a:	6a21      	ldr	r1, [r4, #32]
 800785c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800785e:	4643      	mov	r3, r8
 8007860:	463a      	mov	r2, r7
 8007862:	4628      	mov	r0, r5
 8007864:	47b0      	blx	r6
 8007866:	2800      	cmp	r0, #0
 8007868:	dc08      	bgt.n	800787c <__sflush_r+0xfc>
 800786a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800786e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007872:	81a3      	strh	r3, [r4, #12]
 8007874:	f04f 30ff 	mov.w	r0, #4294967295
 8007878:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800787c:	4407      	add	r7, r0
 800787e:	eba8 0800 	sub.w	r8, r8, r0
 8007882:	e7e7      	b.n	8007854 <__sflush_r+0xd4>
 8007884:	20400001 	.word	0x20400001

08007888 <_fflush_r>:
 8007888:	b538      	push	{r3, r4, r5, lr}
 800788a:	690b      	ldr	r3, [r1, #16]
 800788c:	4605      	mov	r5, r0
 800788e:	460c      	mov	r4, r1
 8007890:	b913      	cbnz	r3, 8007898 <_fflush_r+0x10>
 8007892:	2500      	movs	r5, #0
 8007894:	4628      	mov	r0, r5
 8007896:	bd38      	pop	{r3, r4, r5, pc}
 8007898:	b118      	cbz	r0, 80078a2 <_fflush_r+0x1a>
 800789a:	6a03      	ldr	r3, [r0, #32]
 800789c:	b90b      	cbnz	r3, 80078a2 <_fflush_r+0x1a>
 800789e:	f7ff f813 	bl	80068c8 <__sinit>
 80078a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d0f3      	beq.n	8007892 <_fflush_r+0xa>
 80078aa:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80078ac:	07d0      	lsls	r0, r2, #31
 80078ae:	d404      	bmi.n	80078ba <_fflush_r+0x32>
 80078b0:	0599      	lsls	r1, r3, #22
 80078b2:	d402      	bmi.n	80078ba <_fflush_r+0x32>
 80078b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80078b6:	f7ff fa34 	bl	8006d22 <__retarget_lock_acquire_recursive>
 80078ba:	4628      	mov	r0, r5
 80078bc:	4621      	mov	r1, r4
 80078be:	f7ff ff5f 	bl	8007780 <__sflush_r>
 80078c2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80078c4:	07da      	lsls	r2, r3, #31
 80078c6:	4605      	mov	r5, r0
 80078c8:	d4e4      	bmi.n	8007894 <_fflush_r+0xc>
 80078ca:	89a3      	ldrh	r3, [r4, #12]
 80078cc:	059b      	lsls	r3, r3, #22
 80078ce:	d4e1      	bmi.n	8007894 <_fflush_r+0xc>
 80078d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80078d2:	f7ff fa27 	bl	8006d24 <__retarget_lock_release_recursive>
 80078d6:	e7dd      	b.n	8007894 <_fflush_r+0xc>

080078d8 <__swhatbuf_r>:
 80078d8:	b570      	push	{r4, r5, r6, lr}
 80078da:	460c      	mov	r4, r1
 80078dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80078e0:	2900      	cmp	r1, #0
 80078e2:	b096      	sub	sp, #88	@ 0x58
 80078e4:	4615      	mov	r5, r2
 80078e6:	461e      	mov	r6, r3
 80078e8:	da0d      	bge.n	8007906 <__swhatbuf_r+0x2e>
 80078ea:	89a3      	ldrh	r3, [r4, #12]
 80078ec:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80078f0:	f04f 0100 	mov.w	r1, #0
 80078f4:	bf14      	ite	ne
 80078f6:	2340      	movne	r3, #64	@ 0x40
 80078f8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80078fc:	2000      	movs	r0, #0
 80078fe:	6031      	str	r1, [r6, #0]
 8007900:	602b      	str	r3, [r5, #0]
 8007902:	b016      	add	sp, #88	@ 0x58
 8007904:	bd70      	pop	{r4, r5, r6, pc}
 8007906:	466a      	mov	r2, sp
 8007908:	f000 f862 	bl	80079d0 <_fstat_r>
 800790c:	2800      	cmp	r0, #0
 800790e:	dbec      	blt.n	80078ea <__swhatbuf_r+0x12>
 8007910:	9901      	ldr	r1, [sp, #4]
 8007912:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007916:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800791a:	4259      	negs	r1, r3
 800791c:	4159      	adcs	r1, r3
 800791e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007922:	e7eb      	b.n	80078fc <__swhatbuf_r+0x24>

08007924 <__smakebuf_r>:
 8007924:	898b      	ldrh	r3, [r1, #12]
 8007926:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007928:	079d      	lsls	r5, r3, #30
 800792a:	4606      	mov	r6, r0
 800792c:	460c      	mov	r4, r1
 800792e:	d507      	bpl.n	8007940 <__smakebuf_r+0x1c>
 8007930:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007934:	6023      	str	r3, [r4, #0]
 8007936:	6123      	str	r3, [r4, #16]
 8007938:	2301      	movs	r3, #1
 800793a:	6163      	str	r3, [r4, #20]
 800793c:	b003      	add	sp, #12
 800793e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007940:	ab01      	add	r3, sp, #4
 8007942:	466a      	mov	r2, sp
 8007944:	f7ff ffc8 	bl	80078d8 <__swhatbuf_r>
 8007948:	9f00      	ldr	r7, [sp, #0]
 800794a:	4605      	mov	r5, r0
 800794c:	4639      	mov	r1, r7
 800794e:	4630      	mov	r0, r6
 8007950:	f7ff fa64 	bl	8006e1c <_malloc_r>
 8007954:	b948      	cbnz	r0, 800796a <__smakebuf_r+0x46>
 8007956:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800795a:	059a      	lsls	r2, r3, #22
 800795c:	d4ee      	bmi.n	800793c <__smakebuf_r+0x18>
 800795e:	f023 0303 	bic.w	r3, r3, #3
 8007962:	f043 0302 	orr.w	r3, r3, #2
 8007966:	81a3      	strh	r3, [r4, #12]
 8007968:	e7e2      	b.n	8007930 <__smakebuf_r+0xc>
 800796a:	89a3      	ldrh	r3, [r4, #12]
 800796c:	6020      	str	r0, [r4, #0]
 800796e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007972:	81a3      	strh	r3, [r4, #12]
 8007974:	9b01      	ldr	r3, [sp, #4]
 8007976:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800797a:	b15b      	cbz	r3, 8007994 <__smakebuf_r+0x70>
 800797c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007980:	4630      	mov	r0, r6
 8007982:	f000 f837 	bl	80079f4 <_isatty_r>
 8007986:	b128      	cbz	r0, 8007994 <__smakebuf_r+0x70>
 8007988:	89a3      	ldrh	r3, [r4, #12]
 800798a:	f023 0303 	bic.w	r3, r3, #3
 800798e:	f043 0301 	orr.w	r3, r3, #1
 8007992:	81a3      	strh	r3, [r4, #12]
 8007994:	89a3      	ldrh	r3, [r4, #12]
 8007996:	431d      	orrs	r5, r3
 8007998:	81a5      	strh	r5, [r4, #12]
 800799a:	e7cf      	b.n	800793c <__smakebuf_r+0x18>

0800799c <memmove>:
 800799c:	4288      	cmp	r0, r1
 800799e:	b510      	push	{r4, lr}
 80079a0:	eb01 0402 	add.w	r4, r1, r2
 80079a4:	d902      	bls.n	80079ac <memmove+0x10>
 80079a6:	4284      	cmp	r4, r0
 80079a8:	4623      	mov	r3, r4
 80079aa:	d807      	bhi.n	80079bc <memmove+0x20>
 80079ac:	1e43      	subs	r3, r0, #1
 80079ae:	42a1      	cmp	r1, r4
 80079b0:	d008      	beq.n	80079c4 <memmove+0x28>
 80079b2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80079b6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80079ba:	e7f8      	b.n	80079ae <memmove+0x12>
 80079bc:	4402      	add	r2, r0
 80079be:	4601      	mov	r1, r0
 80079c0:	428a      	cmp	r2, r1
 80079c2:	d100      	bne.n	80079c6 <memmove+0x2a>
 80079c4:	bd10      	pop	{r4, pc}
 80079c6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80079ca:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80079ce:	e7f7      	b.n	80079c0 <memmove+0x24>

080079d0 <_fstat_r>:
 80079d0:	b538      	push	{r3, r4, r5, lr}
 80079d2:	4d07      	ldr	r5, [pc, #28]	@ (80079f0 <_fstat_r+0x20>)
 80079d4:	2300      	movs	r3, #0
 80079d6:	4604      	mov	r4, r0
 80079d8:	4608      	mov	r0, r1
 80079da:	4611      	mov	r1, r2
 80079dc:	602b      	str	r3, [r5, #0]
 80079de:	f7f9 f89a 	bl	8000b16 <_fstat>
 80079e2:	1c43      	adds	r3, r0, #1
 80079e4:	d102      	bne.n	80079ec <_fstat_r+0x1c>
 80079e6:	682b      	ldr	r3, [r5, #0]
 80079e8:	b103      	cbz	r3, 80079ec <_fstat_r+0x1c>
 80079ea:	6023      	str	r3, [r4, #0]
 80079ec:	bd38      	pop	{r3, r4, r5, pc}
 80079ee:	bf00      	nop
 80079f0:	20005790 	.word	0x20005790

080079f4 <_isatty_r>:
 80079f4:	b538      	push	{r3, r4, r5, lr}
 80079f6:	4d06      	ldr	r5, [pc, #24]	@ (8007a10 <_isatty_r+0x1c>)
 80079f8:	2300      	movs	r3, #0
 80079fa:	4604      	mov	r4, r0
 80079fc:	4608      	mov	r0, r1
 80079fe:	602b      	str	r3, [r5, #0]
 8007a00:	f7f9 f899 	bl	8000b36 <_isatty>
 8007a04:	1c43      	adds	r3, r0, #1
 8007a06:	d102      	bne.n	8007a0e <_isatty_r+0x1a>
 8007a08:	682b      	ldr	r3, [r5, #0]
 8007a0a:	b103      	cbz	r3, 8007a0e <_isatty_r+0x1a>
 8007a0c:	6023      	str	r3, [r4, #0]
 8007a0e:	bd38      	pop	{r3, r4, r5, pc}
 8007a10:	20005790 	.word	0x20005790

08007a14 <_sbrk_r>:
 8007a14:	b538      	push	{r3, r4, r5, lr}
 8007a16:	4d06      	ldr	r5, [pc, #24]	@ (8007a30 <_sbrk_r+0x1c>)
 8007a18:	2300      	movs	r3, #0
 8007a1a:	4604      	mov	r4, r0
 8007a1c:	4608      	mov	r0, r1
 8007a1e:	602b      	str	r3, [r5, #0]
 8007a20:	f7f9 f8a2 	bl	8000b68 <_sbrk>
 8007a24:	1c43      	adds	r3, r0, #1
 8007a26:	d102      	bne.n	8007a2e <_sbrk_r+0x1a>
 8007a28:	682b      	ldr	r3, [r5, #0]
 8007a2a:	b103      	cbz	r3, 8007a2e <_sbrk_r+0x1a>
 8007a2c:	6023      	str	r3, [r4, #0]
 8007a2e:	bd38      	pop	{r3, r4, r5, pc}
 8007a30:	20005790 	.word	0x20005790

08007a34 <_realloc_r>:
 8007a34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a38:	4607      	mov	r7, r0
 8007a3a:	4614      	mov	r4, r2
 8007a3c:	460d      	mov	r5, r1
 8007a3e:	b921      	cbnz	r1, 8007a4a <_realloc_r+0x16>
 8007a40:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007a44:	4611      	mov	r1, r2
 8007a46:	f7ff b9e9 	b.w	8006e1c <_malloc_r>
 8007a4a:	b92a      	cbnz	r2, 8007a58 <_realloc_r+0x24>
 8007a4c:	f7ff f97a 	bl	8006d44 <_free_r>
 8007a50:	4625      	mov	r5, r4
 8007a52:	4628      	mov	r0, r5
 8007a54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007a58:	f000 f81a 	bl	8007a90 <_malloc_usable_size_r>
 8007a5c:	4284      	cmp	r4, r0
 8007a5e:	4606      	mov	r6, r0
 8007a60:	d802      	bhi.n	8007a68 <_realloc_r+0x34>
 8007a62:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007a66:	d8f4      	bhi.n	8007a52 <_realloc_r+0x1e>
 8007a68:	4621      	mov	r1, r4
 8007a6a:	4638      	mov	r0, r7
 8007a6c:	f7ff f9d6 	bl	8006e1c <_malloc_r>
 8007a70:	4680      	mov	r8, r0
 8007a72:	b908      	cbnz	r0, 8007a78 <_realloc_r+0x44>
 8007a74:	4645      	mov	r5, r8
 8007a76:	e7ec      	b.n	8007a52 <_realloc_r+0x1e>
 8007a78:	42b4      	cmp	r4, r6
 8007a7a:	4622      	mov	r2, r4
 8007a7c:	4629      	mov	r1, r5
 8007a7e:	bf28      	it	cs
 8007a80:	4632      	movcs	r2, r6
 8007a82:	f7ff f950 	bl	8006d26 <memcpy>
 8007a86:	4629      	mov	r1, r5
 8007a88:	4638      	mov	r0, r7
 8007a8a:	f7ff f95b 	bl	8006d44 <_free_r>
 8007a8e:	e7f1      	b.n	8007a74 <_realloc_r+0x40>

08007a90 <_malloc_usable_size_r>:
 8007a90:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007a94:	1f18      	subs	r0, r3, #4
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	bfbc      	itt	lt
 8007a9a:	580b      	ldrlt	r3, [r1, r0]
 8007a9c:	18c0      	addlt	r0, r0, r3
 8007a9e:	4770      	bx	lr

08007aa0 <_init>:
 8007aa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007aa2:	bf00      	nop
 8007aa4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007aa6:	bc08      	pop	{r3}
 8007aa8:	469e      	mov	lr, r3
 8007aaa:	4770      	bx	lr

08007aac <_fini>:
 8007aac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007aae:	bf00      	nop
 8007ab0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007ab2:	bc08      	pop	{r3}
 8007ab4:	469e      	mov	lr, r3
 8007ab6:	4770      	bx	lr
