Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Nov 23 16:32:49 2020
| Host         : DESKTOP-MDJ4TOO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file uartSystem_control_sets_placed.rpt
| Design       : uartSystem
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    71 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              48 |           12 |
| Yes          | No                    | No                     |              24 |           12 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               1 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------+---------------------------------+------------------+----------------+--------------+
|  Clock Signal  |        Enable Signal        |         Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------+---------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                             |                                 |                1 |              1 |         1.00 |
|  baud_BUFG     | receiver/data_out_0[0]      |                                 |                1 |              1 |         1.00 |
|  baud_BUFG     | receiver/data_out_0[1]      |                                 |                1 |              1 |         1.00 |
|  baud_BUFG     | receiver/data_out_0[5]      |                                 |                1 |              1 |         1.00 |
|  baud_BUFG     | receiver/data_out_0[6]      |                                 |                1 |              1 |         1.00 |
|  baud_BUFG     | receiver/data_out_0[3]      |                                 |                1 |              1 |         1.00 |
|  baud_BUFG     | receiver/data_out_0[2]      |                                 |                1 |              1 |         1.00 |
|  baud_BUFG     | receiver/data_out_0[4]      |                                 |                1 |              1 |         1.00 |
|  baud_BUFG     | receiver/data_out_0[7]      |                                 |                1 |              1 |         1.00 |
|  baud_BUFG     | transmitter/bit_out_i_2_n_0 | transmitter/bit_out0            |                1 |              1 |         1.00 |
|  baud_BUFG     |                             |                                 |                3 |              7 |         2.33 |
|  baud_BUFG     |                             | receiver/count[7]_i_1_n_0       |                2 |              8 |         4.00 |
|  baud_BUFG     |                             | transmitter/count[7]_i_1__0_n_0 |                2 |              8 |         4.00 |
|  baud_BUFG     | receiver/E[0]               |                                 |                3 |              8 |         2.67 |
|  baud_BUFG     | transmitter/temp[7]_i_1_n_0 |                                 |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG |                             | baudrate_gen/clear              |                8 |             32 |         4.00 |
+----------------+-----------------------------+---------------------------------+------------------+----------------+--------------+


