
MCU_Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005178  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  08005284  08005284  00015284  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080052f0  080052f0  00020098  2**0
                  CONTENTS
  4 .ARM          00000000  080052f0  080052f0  00020098  2**0
                  CONTENTS
  5 .preinit_array 00000000  080052f0  080052f0  00020098  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080052f0  080052f0  000152f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080052f4  080052f4  000152f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000098  20000000  080052f8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000194  20000098  08005390  00020098  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000022c  08005390  0002022c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011eaf  00000000  00000000  000200c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002d82  00000000  00000000  00031f70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e50  00000000  00000000  00034cf8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ce0  00000000  00000000  00035b48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a872  00000000  00000000  00036828  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000136fa  00000000  00000000  0005109a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008aeea  00000000  00000000  00064794  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000ef67e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003c78  00000000  00000000  000ef6d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000098 	.word	0x20000098
 8000128:	00000000 	.word	0x00000000
 800012c:	0800526c 	.word	0x0800526c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000009c 	.word	0x2000009c
 8000148:	0800526c 	.word	0x0800526c

0800014c <__aeabi_drsub>:
 800014c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000150:	e002      	b.n	8000158 <__adddf3>
 8000152:	bf00      	nop

08000154 <__aeabi_dsub>:
 8000154:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000158 <__adddf3>:
 8000158:	b530      	push	{r4, r5, lr}
 800015a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800015e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000162:	ea94 0f05 	teq	r4, r5
 8000166:	bf08      	it	eq
 8000168:	ea90 0f02 	teqeq	r0, r2
 800016c:	bf1f      	itttt	ne
 800016e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000172:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000176:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800017e:	f000 80e2 	beq.w	8000346 <__adddf3+0x1ee>
 8000182:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000186:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018a:	bfb8      	it	lt
 800018c:	426d      	neglt	r5, r5
 800018e:	dd0c      	ble.n	80001aa <__adddf3+0x52>
 8000190:	442c      	add	r4, r5
 8000192:	ea80 0202 	eor.w	r2, r0, r2
 8000196:	ea81 0303 	eor.w	r3, r1, r3
 800019a:	ea82 0000 	eor.w	r0, r2, r0
 800019e:	ea83 0101 	eor.w	r1, r3, r1
 80001a2:	ea80 0202 	eor.w	r2, r0, r2
 80001a6:	ea81 0303 	eor.w	r3, r1, r3
 80001aa:	2d36      	cmp	r5, #54	; 0x36
 80001ac:	bf88      	it	hi
 80001ae:	bd30      	pophi	{r4, r5, pc}
 80001b0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001b8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001bc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c0:	d002      	beq.n	80001c8 <__adddf3+0x70>
 80001c2:	4240      	negs	r0, r0
 80001c4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001c8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001cc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x84>
 80001d6:	4252      	negs	r2, r2
 80001d8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001dc:	ea94 0f05 	teq	r4, r5
 80001e0:	f000 80a7 	beq.w	8000332 <__adddf3+0x1da>
 80001e4:	f1a4 0401 	sub.w	r4, r4, #1
 80001e8:	f1d5 0e20 	rsbs	lr, r5, #32
 80001ec:	db0d      	blt.n	800020a <__adddf3+0xb2>
 80001ee:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f2:	fa22 f205 	lsr.w	r2, r2, r5
 80001f6:	1880      	adds	r0, r0, r2
 80001f8:	f141 0100 	adc.w	r1, r1, #0
 80001fc:	fa03 f20e 	lsl.w	r2, r3, lr
 8000200:	1880      	adds	r0, r0, r2
 8000202:	fa43 f305 	asr.w	r3, r3, r5
 8000206:	4159      	adcs	r1, r3
 8000208:	e00e      	b.n	8000228 <__adddf3+0xd0>
 800020a:	f1a5 0520 	sub.w	r5, r5, #32
 800020e:	f10e 0e20 	add.w	lr, lr, #32
 8000212:	2a01      	cmp	r2, #1
 8000214:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000218:	bf28      	it	cs
 800021a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800021e:	fa43 f305 	asr.w	r3, r3, r5
 8000222:	18c0      	adds	r0, r0, r3
 8000224:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000228:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800022c:	d507      	bpl.n	800023e <__adddf3+0xe6>
 800022e:	f04f 0e00 	mov.w	lr, #0
 8000232:	f1dc 0c00 	rsbs	ip, ip, #0
 8000236:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023a:	eb6e 0101 	sbc.w	r1, lr, r1
 800023e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000242:	d31b      	bcc.n	800027c <__adddf3+0x124>
 8000244:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000248:	d30c      	bcc.n	8000264 <__adddf3+0x10c>
 800024a:	0849      	lsrs	r1, r1, #1
 800024c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000250:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000254:	f104 0401 	add.w	r4, r4, #1
 8000258:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800025c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000260:	f080 809a 	bcs.w	8000398 <__adddf3+0x240>
 8000264:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000268:	bf08      	it	eq
 800026a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800026e:	f150 0000 	adcs.w	r0, r0, #0
 8000272:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000276:	ea41 0105 	orr.w	r1, r1, r5
 800027a:	bd30      	pop	{r4, r5, pc}
 800027c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000280:	4140      	adcs	r0, r0
 8000282:	eb41 0101 	adc.w	r1, r1, r1
 8000286:	3c01      	subs	r4, #1
 8000288:	bf28      	it	cs
 800028a:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800028e:	d2e9      	bcs.n	8000264 <__adddf3+0x10c>
 8000290:	f091 0f00 	teq	r1, #0
 8000294:	bf04      	itt	eq
 8000296:	4601      	moveq	r1, r0
 8000298:	2000      	moveq	r0, #0
 800029a:	fab1 f381 	clz	r3, r1
 800029e:	bf08      	it	eq
 80002a0:	3320      	addeq	r3, #32
 80002a2:	f1a3 030b 	sub.w	r3, r3, #11
 80002a6:	f1b3 0220 	subs.w	r2, r3, #32
 80002aa:	da0c      	bge.n	80002c6 <__adddf3+0x16e>
 80002ac:	320c      	adds	r2, #12
 80002ae:	dd08      	ble.n	80002c2 <__adddf3+0x16a>
 80002b0:	f102 0c14 	add.w	ip, r2, #20
 80002b4:	f1c2 020c 	rsb	r2, r2, #12
 80002b8:	fa01 f00c 	lsl.w	r0, r1, ip
 80002bc:	fa21 f102 	lsr.w	r1, r1, r2
 80002c0:	e00c      	b.n	80002dc <__adddf3+0x184>
 80002c2:	f102 0214 	add.w	r2, r2, #20
 80002c6:	bfd8      	it	le
 80002c8:	f1c2 0c20 	rsble	ip, r2, #32
 80002cc:	fa01 f102 	lsl.w	r1, r1, r2
 80002d0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d4:	bfdc      	itt	le
 80002d6:	ea41 010c 	orrle.w	r1, r1, ip
 80002da:	4090      	lslle	r0, r2
 80002dc:	1ae4      	subs	r4, r4, r3
 80002de:	bfa2      	ittt	ge
 80002e0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e4:	4329      	orrge	r1, r5
 80002e6:	bd30      	popge	{r4, r5, pc}
 80002e8:	ea6f 0404 	mvn.w	r4, r4
 80002ec:	3c1f      	subs	r4, #31
 80002ee:	da1c      	bge.n	800032a <__adddf3+0x1d2>
 80002f0:	340c      	adds	r4, #12
 80002f2:	dc0e      	bgt.n	8000312 <__adddf3+0x1ba>
 80002f4:	f104 0414 	add.w	r4, r4, #20
 80002f8:	f1c4 0220 	rsb	r2, r4, #32
 80002fc:	fa20 f004 	lsr.w	r0, r0, r4
 8000300:	fa01 f302 	lsl.w	r3, r1, r2
 8000304:	ea40 0003 	orr.w	r0, r0, r3
 8000308:	fa21 f304 	lsr.w	r3, r1, r4
 800030c:	ea45 0103 	orr.w	r1, r5, r3
 8000310:	bd30      	pop	{r4, r5, pc}
 8000312:	f1c4 040c 	rsb	r4, r4, #12
 8000316:	f1c4 0220 	rsb	r2, r4, #32
 800031a:	fa20 f002 	lsr.w	r0, r0, r2
 800031e:	fa01 f304 	lsl.w	r3, r1, r4
 8000322:	ea40 0003 	orr.w	r0, r0, r3
 8000326:	4629      	mov	r1, r5
 8000328:	bd30      	pop	{r4, r5, pc}
 800032a:	fa21 f004 	lsr.w	r0, r1, r4
 800032e:	4629      	mov	r1, r5
 8000330:	bd30      	pop	{r4, r5, pc}
 8000332:	f094 0f00 	teq	r4, #0
 8000336:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033a:	bf06      	itte	eq
 800033c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000340:	3401      	addeq	r4, #1
 8000342:	3d01      	subne	r5, #1
 8000344:	e74e      	b.n	80001e4 <__adddf3+0x8c>
 8000346:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034a:	bf18      	it	ne
 800034c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000350:	d029      	beq.n	80003a6 <__adddf3+0x24e>
 8000352:	ea94 0f05 	teq	r4, r5
 8000356:	bf08      	it	eq
 8000358:	ea90 0f02 	teqeq	r0, r2
 800035c:	d005      	beq.n	800036a <__adddf3+0x212>
 800035e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000362:	bf04      	itt	eq
 8000364:	4619      	moveq	r1, r3
 8000366:	4610      	moveq	r0, r2
 8000368:	bd30      	pop	{r4, r5, pc}
 800036a:	ea91 0f03 	teq	r1, r3
 800036e:	bf1e      	ittt	ne
 8000370:	2100      	movne	r1, #0
 8000372:	2000      	movne	r0, #0
 8000374:	bd30      	popne	{r4, r5, pc}
 8000376:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037a:	d105      	bne.n	8000388 <__adddf3+0x230>
 800037c:	0040      	lsls	r0, r0, #1
 800037e:	4149      	adcs	r1, r1
 8000380:	bf28      	it	cs
 8000382:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000386:	bd30      	pop	{r4, r5, pc}
 8000388:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800038c:	bf3c      	itt	cc
 800038e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000392:	bd30      	popcc	{r4, r5, pc}
 8000394:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000398:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800039c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a0:	f04f 0000 	mov.w	r0, #0
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003aa:	bf1a      	itte	ne
 80003ac:	4619      	movne	r1, r3
 80003ae:	4610      	movne	r0, r2
 80003b0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b4:	bf1c      	itt	ne
 80003b6:	460b      	movne	r3, r1
 80003b8:	4602      	movne	r2, r0
 80003ba:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003be:	bf06      	itte	eq
 80003c0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c4:	ea91 0f03 	teqeq	r1, r3
 80003c8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	bf00      	nop

080003d0 <__aeabi_ui2d>:
 80003d0:	f090 0f00 	teq	r0, #0
 80003d4:	bf04      	itt	eq
 80003d6:	2100      	moveq	r1, #0
 80003d8:	4770      	bxeq	lr
 80003da:	b530      	push	{r4, r5, lr}
 80003dc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e4:	f04f 0500 	mov.w	r5, #0
 80003e8:	f04f 0100 	mov.w	r1, #0
 80003ec:	e750      	b.n	8000290 <__adddf3+0x138>
 80003ee:	bf00      	nop

080003f0 <__aeabi_i2d>:
 80003f0:	f090 0f00 	teq	r0, #0
 80003f4:	bf04      	itt	eq
 80003f6:	2100      	moveq	r1, #0
 80003f8:	4770      	bxeq	lr
 80003fa:	b530      	push	{r4, r5, lr}
 80003fc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000400:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000404:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000408:	bf48      	it	mi
 800040a:	4240      	negmi	r0, r0
 800040c:	f04f 0100 	mov.w	r1, #0
 8000410:	e73e      	b.n	8000290 <__adddf3+0x138>
 8000412:	bf00      	nop

08000414 <__aeabi_f2d>:
 8000414:	0042      	lsls	r2, r0, #1
 8000416:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041a:	ea4f 0131 	mov.w	r1, r1, rrx
 800041e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000422:	bf1f      	itttt	ne
 8000424:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000428:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800042c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000430:	4770      	bxne	lr
 8000432:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000436:	bf08      	it	eq
 8000438:	4770      	bxeq	lr
 800043a:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800043e:	bf04      	itt	eq
 8000440:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000444:	4770      	bxeq	lr
 8000446:	b530      	push	{r4, r5, lr}
 8000448:	f44f 7460 	mov.w	r4, #896	; 0x380
 800044c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000450:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000454:	e71c      	b.n	8000290 <__adddf3+0x138>
 8000456:	bf00      	nop

08000458 <__aeabi_ul2d>:
 8000458:	ea50 0201 	orrs.w	r2, r0, r1
 800045c:	bf08      	it	eq
 800045e:	4770      	bxeq	lr
 8000460:	b530      	push	{r4, r5, lr}
 8000462:	f04f 0500 	mov.w	r5, #0
 8000466:	e00a      	b.n	800047e <__aeabi_l2d+0x16>

08000468 <__aeabi_l2d>:
 8000468:	ea50 0201 	orrs.w	r2, r0, r1
 800046c:	bf08      	it	eq
 800046e:	4770      	bxeq	lr
 8000470:	b530      	push	{r4, r5, lr}
 8000472:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000476:	d502      	bpl.n	800047e <__aeabi_l2d+0x16>
 8000478:	4240      	negs	r0, r0
 800047a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800047e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000482:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000486:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048a:	f43f aed8 	beq.w	800023e <__adddf3+0xe6>
 800048e:	f04f 0203 	mov.w	r2, #3
 8000492:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000496:	bf18      	it	ne
 8000498:	3203      	addne	r2, #3
 800049a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049e:	bf18      	it	ne
 80004a0:	3203      	addne	r2, #3
 80004a2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004a6:	f1c2 0320 	rsb	r3, r2, #32
 80004aa:	fa00 fc03 	lsl.w	ip, r0, r3
 80004ae:	fa20 f002 	lsr.w	r0, r0, r2
 80004b2:	fa01 fe03 	lsl.w	lr, r1, r3
 80004b6:	ea40 000e 	orr.w	r0, r0, lr
 80004ba:	fa21 f102 	lsr.w	r1, r1, r2
 80004be:	4414      	add	r4, r2
 80004c0:	e6bd      	b.n	800023e <__adddf3+0xe6>
 80004c2:	bf00      	nop

080004c4 <__aeabi_dmul>:
 80004c4:	b570      	push	{r4, r5, r6, lr}
 80004c6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ca:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004ce:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d2:	bf1d      	ittte	ne
 80004d4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004d8:	ea94 0f0c 	teqne	r4, ip
 80004dc:	ea95 0f0c 	teqne	r5, ip
 80004e0:	f000 f8de 	bleq	80006a0 <__aeabi_dmul+0x1dc>
 80004e4:	442c      	add	r4, r5
 80004e6:	ea81 0603 	eor.w	r6, r1, r3
 80004ea:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004ee:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004f6:	bf18      	it	ne
 80004f8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80004fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000500:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000504:	d038      	beq.n	8000578 <__aeabi_dmul+0xb4>
 8000506:	fba0 ce02 	umull	ip, lr, r0, r2
 800050a:	f04f 0500 	mov.w	r5, #0
 800050e:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000512:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000516:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051a:	f04f 0600 	mov.w	r6, #0
 800051e:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000522:	f09c 0f00 	teq	ip, #0
 8000526:	bf18      	it	ne
 8000528:	f04e 0e01 	orrne.w	lr, lr, #1
 800052c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000530:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000534:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000538:	d204      	bcs.n	8000544 <__aeabi_dmul+0x80>
 800053a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800053e:	416d      	adcs	r5, r5
 8000540:	eb46 0606 	adc.w	r6, r6, r6
 8000544:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000548:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 800054c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000550:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000554:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000558:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800055c:	bf88      	it	hi
 800055e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000562:	d81e      	bhi.n	80005a2 <__aeabi_dmul+0xde>
 8000564:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000568:	bf08      	it	eq
 800056a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800056e:	f150 0000 	adcs.w	r0, r0, #0
 8000572:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000576:	bd70      	pop	{r4, r5, r6, pc}
 8000578:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 800057c:	ea46 0101 	orr.w	r1, r6, r1
 8000580:	ea40 0002 	orr.w	r0, r0, r2
 8000584:	ea81 0103 	eor.w	r1, r1, r3
 8000588:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800058c:	bfc2      	ittt	gt
 800058e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000592:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000596:	bd70      	popgt	{r4, r5, r6, pc}
 8000598:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800059c:	f04f 0e00 	mov.w	lr, #0
 80005a0:	3c01      	subs	r4, #1
 80005a2:	f300 80ab 	bgt.w	80006fc <__aeabi_dmul+0x238>
 80005a6:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005aa:	bfde      	ittt	le
 80005ac:	2000      	movle	r0, #0
 80005ae:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b2:	bd70      	pople	{r4, r5, r6, pc}
 80005b4:	f1c4 0400 	rsb	r4, r4, #0
 80005b8:	3c20      	subs	r4, #32
 80005ba:	da35      	bge.n	8000628 <__aeabi_dmul+0x164>
 80005bc:	340c      	adds	r4, #12
 80005be:	dc1b      	bgt.n	80005f8 <__aeabi_dmul+0x134>
 80005c0:	f104 0414 	add.w	r4, r4, #20
 80005c4:	f1c4 0520 	rsb	r5, r4, #32
 80005c8:	fa00 f305 	lsl.w	r3, r0, r5
 80005cc:	fa20 f004 	lsr.w	r0, r0, r4
 80005d0:	fa01 f205 	lsl.w	r2, r1, r5
 80005d4:	ea40 0002 	orr.w	r0, r0, r2
 80005d8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e4:	fa21 f604 	lsr.w	r6, r1, r4
 80005e8:	eb42 0106 	adc.w	r1, r2, r6
 80005ec:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f0:	bf08      	it	eq
 80005f2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005f6:	bd70      	pop	{r4, r5, r6, pc}
 80005f8:	f1c4 040c 	rsb	r4, r4, #12
 80005fc:	f1c4 0520 	rsb	r5, r4, #32
 8000600:	fa00 f304 	lsl.w	r3, r0, r4
 8000604:	fa20 f005 	lsr.w	r0, r0, r5
 8000608:	fa01 f204 	lsl.w	r2, r1, r4
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000614:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000618:	f141 0100 	adc.w	r1, r1, #0
 800061c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000620:	bf08      	it	eq
 8000622:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000626:	bd70      	pop	{r4, r5, r6, pc}
 8000628:	f1c4 0520 	rsb	r5, r4, #32
 800062c:	fa00 f205 	lsl.w	r2, r0, r5
 8000630:	ea4e 0e02 	orr.w	lr, lr, r2
 8000634:	fa20 f304 	lsr.w	r3, r0, r4
 8000638:	fa01 f205 	lsl.w	r2, r1, r5
 800063c:	ea43 0302 	orr.w	r3, r3, r2
 8000640:	fa21 f004 	lsr.w	r0, r1, r4
 8000644:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000648:	fa21 f204 	lsr.w	r2, r1, r4
 800064c:	ea20 0002 	bic.w	r0, r0, r2
 8000650:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000654:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000658:	bf08      	it	eq
 800065a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800065e:	bd70      	pop	{r4, r5, r6, pc}
 8000660:	f094 0f00 	teq	r4, #0
 8000664:	d10f      	bne.n	8000686 <__aeabi_dmul+0x1c2>
 8000666:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066a:	0040      	lsls	r0, r0, #1
 800066c:	eb41 0101 	adc.w	r1, r1, r1
 8000670:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000674:	bf08      	it	eq
 8000676:	3c01      	subeq	r4, #1
 8000678:	d0f7      	beq.n	800066a <__aeabi_dmul+0x1a6>
 800067a:	ea41 0106 	orr.w	r1, r1, r6
 800067e:	f095 0f00 	teq	r5, #0
 8000682:	bf18      	it	ne
 8000684:	4770      	bxne	lr
 8000686:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068a:	0052      	lsls	r2, r2, #1
 800068c:	eb43 0303 	adc.w	r3, r3, r3
 8000690:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000694:	bf08      	it	eq
 8000696:	3d01      	subeq	r5, #1
 8000698:	d0f7      	beq.n	800068a <__aeabi_dmul+0x1c6>
 800069a:	ea43 0306 	orr.w	r3, r3, r6
 800069e:	4770      	bx	lr
 80006a0:	ea94 0f0c 	teq	r4, ip
 80006a4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006a8:	bf18      	it	ne
 80006aa:	ea95 0f0c 	teqne	r5, ip
 80006ae:	d00c      	beq.n	80006ca <__aeabi_dmul+0x206>
 80006b0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b4:	bf18      	it	ne
 80006b6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ba:	d1d1      	bne.n	8000660 <__aeabi_dmul+0x19c>
 80006bc:	ea81 0103 	eor.w	r1, r1, r3
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	f04f 0000 	mov.w	r0, #0
 80006c8:	bd70      	pop	{r4, r5, r6, pc}
 80006ca:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006ce:	bf06      	itte	eq
 80006d0:	4610      	moveq	r0, r2
 80006d2:	4619      	moveq	r1, r3
 80006d4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006d8:	d019      	beq.n	800070e <__aeabi_dmul+0x24a>
 80006da:	ea94 0f0c 	teq	r4, ip
 80006de:	d102      	bne.n	80006e6 <__aeabi_dmul+0x222>
 80006e0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e4:	d113      	bne.n	800070e <__aeabi_dmul+0x24a>
 80006e6:	ea95 0f0c 	teq	r5, ip
 80006ea:	d105      	bne.n	80006f8 <__aeabi_dmul+0x234>
 80006ec:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f0:	bf1c      	itt	ne
 80006f2:	4610      	movne	r0, r2
 80006f4:	4619      	movne	r1, r3
 80006f6:	d10a      	bne.n	800070e <__aeabi_dmul+0x24a>
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000700:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000704:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000708:	f04f 0000 	mov.w	r0, #0
 800070c:	bd70      	pop	{r4, r5, r6, pc}
 800070e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000712:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000716:	bd70      	pop	{r4, r5, r6, pc}

08000718 <__aeabi_ddiv>:
 8000718:	b570      	push	{r4, r5, r6, lr}
 800071a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800071e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000722:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000726:	bf1d      	ittte	ne
 8000728:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800072c:	ea94 0f0c 	teqne	r4, ip
 8000730:	ea95 0f0c 	teqne	r5, ip
 8000734:	f000 f8a7 	bleq	8000886 <__aeabi_ddiv+0x16e>
 8000738:	eba4 0405 	sub.w	r4, r4, r5
 800073c:	ea81 0e03 	eor.w	lr, r1, r3
 8000740:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000744:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000748:	f000 8088 	beq.w	800085c <__aeabi_ddiv+0x144>
 800074c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000750:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000754:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000758:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 800075c:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000760:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000764:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000768:	ea4f 2600 	mov.w	r6, r0, lsl #8
 800076c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000770:	429d      	cmp	r5, r3
 8000772:	bf08      	it	eq
 8000774:	4296      	cmpeq	r6, r2
 8000776:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077a:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800077e:	d202      	bcs.n	8000786 <__aeabi_ddiv+0x6e>
 8000780:	085b      	lsrs	r3, r3, #1
 8000782:	ea4f 0232 	mov.w	r2, r2, rrx
 8000786:	1ab6      	subs	r6, r6, r2
 8000788:	eb65 0503 	sbc.w	r5, r5, r3
 800078c:	085b      	lsrs	r3, r3, #1
 800078e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000792:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000796:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079a:	ebb6 0e02 	subs.w	lr, r6, r2
 800079e:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a2:	bf22      	ittt	cs
 80007a4:	1ab6      	subcs	r6, r6, r2
 80007a6:	4675      	movcs	r5, lr
 80007a8:	ea40 000c 	orrcs.w	r0, r0, ip
 80007ac:	085b      	lsrs	r3, r3, #1
 80007ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ba:	bf22      	ittt	cs
 80007bc:	1ab6      	subcs	r6, r6, r2
 80007be:	4675      	movcs	r5, lr
 80007c0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c4:	085b      	lsrs	r3, r3, #1
 80007c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ca:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ce:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d2:	bf22      	ittt	cs
 80007d4:	1ab6      	subcs	r6, r6, r2
 80007d6:	4675      	movcs	r5, lr
 80007d8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007dc:	085b      	lsrs	r3, r3, #1
 80007de:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ea:	bf22      	ittt	cs
 80007ec:	1ab6      	subcs	r6, r6, r2
 80007ee:	4675      	movcs	r5, lr
 80007f0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f4:	ea55 0e06 	orrs.w	lr, r5, r6
 80007f8:	d018      	beq.n	800082c <__aeabi_ddiv+0x114>
 80007fa:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80007fe:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000802:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000806:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800080e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000812:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000816:	d1c0      	bne.n	800079a <__aeabi_ddiv+0x82>
 8000818:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800081c:	d10b      	bne.n	8000836 <__aeabi_ddiv+0x11e>
 800081e:	ea41 0100 	orr.w	r1, r1, r0
 8000822:	f04f 0000 	mov.w	r0, #0
 8000826:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082a:	e7b6      	b.n	800079a <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	bf04      	itt	eq
 8000832:	4301      	orreq	r1, r0
 8000834:	2000      	moveq	r0, #0
 8000836:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083a:	bf88      	it	hi
 800083c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000840:	f63f aeaf 	bhi.w	80005a2 <__aeabi_dmul+0xde>
 8000844:	ebb5 0c03 	subs.w	ip, r5, r3
 8000848:	bf04      	itt	eq
 800084a:	ebb6 0c02 	subseq.w	ip, r6, r2
 800084e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000852:	f150 0000 	adcs.w	r0, r0, #0
 8000856:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085a:	bd70      	pop	{r4, r5, r6, pc}
 800085c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000860:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000864:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000868:	bfc2      	ittt	gt
 800086a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800086e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000872:	bd70      	popgt	{r4, r5, r6, pc}
 8000874:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000878:	f04f 0e00 	mov.w	lr, #0
 800087c:	3c01      	subs	r4, #1
 800087e:	e690      	b.n	80005a2 <__aeabi_dmul+0xde>
 8000880:	ea45 0e06 	orr.w	lr, r5, r6
 8000884:	e68d      	b.n	80005a2 <__aeabi_dmul+0xde>
 8000886:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088a:	ea94 0f0c 	teq	r4, ip
 800088e:	bf08      	it	eq
 8000890:	ea95 0f0c 	teqeq	r5, ip
 8000894:	f43f af3b 	beq.w	800070e <__aeabi_dmul+0x24a>
 8000898:	ea94 0f0c 	teq	r4, ip
 800089c:	d10a      	bne.n	80008b4 <__aeabi_ddiv+0x19c>
 800089e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a2:	f47f af34 	bne.w	800070e <__aeabi_dmul+0x24a>
 80008a6:	ea95 0f0c 	teq	r5, ip
 80008aa:	f47f af25 	bne.w	80006f8 <__aeabi_dmul+0x234>
 80008ae:	4610      	mov	r0, r2
 80008b0:	4619      	mov	r1, r3
 80008b2:	e72c      	b.n	800070e <__aeabi_dmul+0x24a>
 80008b4:	ea95 0f0c 	teq	r5, ip
 80008b8:	d106      	bne.n	80008c8 <__aeabi_ddiv+0x1b0>
 80008ba:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008be:	f43f aefd 	beq.w	80006bc <__aeabi_dmul+0x1f8>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e722      	b.n	800070e <__aeabi_dmul+0x24a>
 80008c8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008cc:	bf18      	it	ne
 80008ce:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d2:	f47f aec5 	bne.w	8000660 <__aeabi_dmul+0x19c>
 80008d6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008da:	f47f af0d 	bne.w	80006f8 <__aeabi_dmul+0x234>
 80008de:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e2:	f47f aeeb 	bne.w	80006bc <__aeabi_dmul+0x1f8>
 80008e6:	e712      	b.n	800070e <__aeabi_dmul+0x24a>

080008e8 <__aeabi_d2iz>:
 80008e8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008ec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80008f0:	d215      	bcs.n	800091e <__aeabi_d2iz+0x36>
 80008f2:	d511      	bpl.n	8000918 <__aeabi_d2iz+0x30>
 80008f4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80008f8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80008fc:	d912      	bls.n	8000924 <__aeabi_d2iz+0x3c>
 80008fe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000902:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000906:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800090a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800090e:	fa23 f002 	lsr.w	r0, r3, r2
 8000912:	bf18      	it	ne
 8000914:	4240      	negne	r0, r0
 8000916:	4770      	bx	lr
 8000918:	f04f 0000 	mov.w	r0, #0
 800091c:	4770      	bx	lr
 800091e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000922:	d105      	bne.n	8000930 <__aeabi_d2iz+0x48>
 8000924:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000928:	bf08      	it	eq
 800092a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 800092e:	4770      	bx	lr
 8000930:	f04f 0000 	mov.w	r0, #0
 8000934:	4770      	bx	lr
 8000936:	bf00      	nop

08000938 <automatic_run>:

#include "automatic_fsm.h"
//#include "utils.h"


void automatic_run(){
 8000938:	b580      	push	{r7, lr}
 800093a:	af00      	add	r7, sp, #0
	switch (status)
 800093c:	4b70      	ldr	r3, [pc, #448]	; (8000b00 <automatic_run+0x1c8>)
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	3b01      	subs	r3, #1
 8000942:	2b04      	cmp	r3, #4
 8000944:	f200 80da 	bhi.w	8000afc <automatic_run+0x1c4>
 8000948:	a201      	add	r2, pc, #4	; (adr r2, 8000950 <automatic_run+0x18>)
 800094a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800094e:	bf00      	nop
 8000950:	08000965 	.word	0x08000965
 8000954:	08000999 	.word	0x08000999
 8000958:	080009eb 	.word	0x080009eb
 800095c:	08000a43 	.word	0x08000a43
 8000960:	08000a97 	.word	0x08000a97
	{
	case INIT:
		pedsStatus = NO_PED;
 8000964:	4b67      	ldr	r3, [pc, #412]	; (8000b04 <automatic_run+0x1cc>)
 8000966:	2202      	movs	r2, #2
 8000968:	601a      	str	r2, [r3, #0]
		Red_1();
 800096a:	f000 ff89 	bl	8001880 <Red_1>
		Green_2();
 800096e:	f001 f80f 	bl	8001990 <Green_2>
		pedsGreen();
 8000972:	f001 f873 	bl	8001a5c <pedsGreen>
		status=AUTO_RED_GREEN;
 8000976:	4b62      	ldr	r3, [pc, #392]	; (8000b00 <automatic_run+0x1c8>)
 8000978:	2202      	movs	r2, #2
 800097a:	601a      	str	r2, [r3, #0]
		numberCounter = redDuration1;
 800097c:	4b62      	ldr	r3, [pc, #392]	; (8000b08 <automatic_run+0x1d0>)
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	4a62      	ldr	r2, [pc, #392]	; (8000b0c <automatic_run+0x1d4>)
 8000982:	6013      	str	r3, [r2, #0]
		UART_display();
 8000984:	f001 f892 	bl	8001aac <UART_display>
		setTimer1(1000);
 8000988:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800098c:	f000 ff2e 	bl	80017ec <setTimer1>
		pedsStatus = PED_GREEN;
 8000990:	4b5c      	ldr	r3, [pc, #368]	; (8000b04 <automatic_run+0x1cc>)
 8000992:	2204      	movs	r2, #4
 8000994:	601a      	str	r2, [r3, #0]
		//buzzer
		break;
 8000996:	e0b1      	b.n	8000afc <automatic_run+0x1c4>
	case AUTO_RED_GREEN:
		if(timer1_flag == 1){
 8000998:	4b5d      	ldr	r3, [pc, #372]	; (8000b10 <automatic_run+0x1d8>)
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	2b01      	cmp	r3, #1
 800099e:	d11a      	bne.n	80009d6 <automatic_run+0x9e>
			numberCounter--;
 80009a0:	4b5a      	ldr	r3, [pc, #360]	; (8000b0c <automatic_run+0x1d4>)
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	3b01      	subs	r3, #1
 80009a6:	4a59      	ldr	r2, [pc, #356]	; (8000b0c <automatic_run+0x1d4>)
 80009a8:	6013      	str	r3, [r2, #0]
			setTimer1(1000);
 80009aa:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80009ae:	f000 ff1d 	bl	80017ec <setTimer1>
			if(numberCounter == yellowDuration2){
 80009b2:	4b56      	ldr	r3, [pc, #344]	; (8000b0c <automatic_run+0x1d4>)
 80009b4:	681a      	ldr	r2, [r3, #0]
 80009b6:	4b57      	ldr	r3, [pc, #348]	; (8000b14 <automatic_run+0x1dc>)
 80009b8:	681b      	ldr	r3, [r3, #0]
 80009ba:	429a      	cmp	r2, r3
 80009bc:	d106      	bne.n	80009cc <automatic_run+0x94>
				Yellow_2();
 80009be:	f000 fff7 	bl	80019b0 <Yellow_2>
				pedsGreen();
 80009c2:	f001 f84b 	bl	8001a5c <pedsGreen>
				status=AUTO_RED_YELLOW;
 80009c6:	4b4e      	ldr	r3, [pc, #312]	; (8000b00 <automatic_run+0x1c8>)
 80009c8:	2203      	movs	r2, #3
 80009ca:	601a      	str	r2, [r3, #0]

			}
			pedsStatus = PED_GREEN;
 80009cc:	4b4d      	ldr	r3, [pc, #308]	; (8000b04 <automatic_run+0x1cc>)
 80009ce:	2204      	movs	r2, #4
 80009d0:	601a      	str	r2, [r3, #0]
			UART_display();
 80009d2:	f001 f86b 	bl	8001aac <UART_display>
		}

		if(isButtonPressed(1)){
 80009d6:	2001      	movs	r0, #1
 80009d8:	f000 f8a2 	bl	8000b20 <isButtonPressed>
 80009dc:	4603      	mov	r3, r0
 80009de:	2b00      	cmp	r3, #0
 80009e0:	f000 8085 	beq.w	8000aee <automatic_run+0x1b6>
			autoClickButton1();
 80009e4:	f001 faa8 	bl	8001f38 <autoClickButton1>
			break;
 80009e8:	e088      	b.n	8000afc <automatic_run+0x1c4>
		}
		break;
	case AUTO_RED_YELLOW:
		if(timer1_flag == 1){
 80009ea:	4b49      	ldr	r3, [pc, #292]	; (8000b10 <automatic_run+0x1d8>)
 80009ec:	681b      	ldr	r3, [r3, #0]
 80009ee:	2b01      	cmp	r3, #1
 80009f0:	d11e      	bne.n	8000a30 <automatic_run+0xf8>
			numberCounter--;
 80009f2:	4b46      	ldr	r3, [pc, #280]	; (8000b0c <automatic_run+0x1d4>)
 80009f4:	681b      	ldr	r3, [r3, #0]
 80009f6:	3b01      	subs	r3, #1
 80009f8:	4a44      	ldr	r2, [pc, #272]	; (8000b0c <automatic_run+0x1d4>)
 80009fa:	6013      	str	r3, [r2, #0]
			setTimer1(1000);
 80009fc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000a00:	f000 fef4 	bl	80017ec <setTimer1>
			if(numberCounter == 0){
 8000a04:	4b41      	ldr	r3, [pc, #260]	; (8000b0c <automatic_run+0x1d4>)
 8000a06:	681b      	ldr	r3, [r3, #0]
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	d10f      	bne.n	8000a2c <automatic_run+0xf4>
				numberCounter = greenDuration1;
 8000a0c:	4b42      	ldr	r3, [pc, #264]	; (8000b18 <automatic_run+0x1e0>)
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	4a3e      	ldr	r2, [pc, #248]	; (8000b0c <automatic_run+0x1d4>)
 8000a12:	6013      	str	r3, [r2, #0]
				Green_1();
 8000a14:	f000 ff48 	bl	80018a8 <Green_1>
				Red_2();
 8000a18:	f000 ffaa 	bl	8001970 <Red_2>
				pedsRed();
 8000a1c:	f001 f80a 	bl	8001a34 <pedsRed>
				status=AUTO_GREEN_RED;
 8000a20:	4b37      	ldr	r3, [pc, #220]	; (8000b00 <automatic_run+0x1c8>)
 8000a22:	2204      	movs	r2, #4
 8000a24:	601a      	str	r2, [r3, #0]
				pedsStatus = PED_RED;
 8000a26:	4b37      	ldr	r3, [pc, #220]	; (8000b04 <automatic_run+0x1cc>)
 8000a28:	2203      	movs	r2, #3
 8000a2a:	601a      	str	r2, [r3, #0]
				//buzzer
			}
			UART_display();
 8000a2c:	f001 f83e 	bl	8001aac <UART_display>
		}

		if(isButtonPressed(1)){
 8000a30:	2001      	movs	r0, #1
 8000a32:	f000 f875 	bl	8000b20 <isButtonPressed>
 8000a36:	4603      	mov	r3, r0
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d05a      	beq.n	8000af2 <automatic_run+0x1ba>
			autoClickButton1();
 8000a3c:	f001 fa7c 	bl	8001f38 <autoClickButton1>
			break;
 8000a40:	e05c      	b.n	8000afc <automatic_run+0x1c4>
		}
		break;

	case AUTO_GREEN_RED:
		if(timer1_flag == 1){
 8000a42:	4b33      	ldr	r3, [pc, #204]	; (8000b10 <automatic_run+0x1d8>)
 8000a44:	681b      	ldr	r3, [r3, #0]
 8000a46:	2b01      	cmp	r3, #1
 8000a48:	d11c      	bne.n	8000a84 <automatic_run+0x14c>
			numberCounter--;
 8000a4a:	4b30      	ldr	r3, [pc, #192]	; (8000b0c <automatic_run+0x1d4>)
 8000a4c:	681b      	ldr	r3, [r3, #0]
 8000a4e:	3b01      	subs	r3, #1
 8000a50:	4a2e      	ldr	r2, [pc, #184]	; (8000b0c <automatic_run+0x1d4>)
 8000a52:	6013      	str	r3, [r2, #0]
			setTimer1(1000);
 8000a54:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000a58:	f000 fec8 	bl	80017ec <setTimer1>
			if(numberCounter == 0){
 8000a5c:	4b2b      	ldr	r3, [pc, #172]	; (8000b0c <automatic_run+0x1d4>)
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	d10d      	bne.n	8000a80 <automatic_run+0x148>
				numberCounter = yellowDuration1;
 8000a64:	4b2d      	ldr	r3, [pc, #180]	; (8000b1c <automatic_run+0x1e4>)
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	4a28      	ldr	r2, [pc, #160]	; (8000b0c <automatic_run+0x1d4>)
 8000a6a:	6013      	str	r3, [r2, #0]
				Yellow_1();
 8000a6c:	f000 ff30 	bl	80018d0 <Yellow_1>
				pedsRed();
 8000a70:	f000 ffe0 	bl	8001a34 <pedsRed>
				status=AUTO_YELLOW_RED;
 8000a74:	4b22      	ldr	r3, [pc, #136]	; (8000b00 <automatic_run+0x1c8>)
 8000a76:	2205      	movs	r2, #5
 8000a78:	601a      	str	r2, [r3, #0]
				pedsStatus = PED_RED;
 8000a7a:	4b22      	ldr	r3, [pc, #136]	; (8000b04 <automatic_run+0x1cc>)
 8000a7c:	2203      	movs	r2, #3
 8000a7e:	601a      	str	r2, [r3, #0]
			}
			UART_display();
 8000a80:	f001 f814 	bl	8001aac <UART_display>
		}

		if(isButtonPressed(1)){
 8000a84:	2001      	movs	r0, #1
 8000a86:	f000 f84b 	bl	8000b20 <isButtonPressed>
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d032      	beq.n	8000af6 <automatic_run+0x1be>
			autoClickButton1();
 8000a90:	f001 fa52 	bl	8001f38 <autoClickButton1>
			break;
 8000a94:	e032      	b.n	8000afc <automatic_run+0x1c4>
		}
		break;

	case AUTO_YELLOW_RED:

		if(timer1_flag == 1){
 8000a96:	4b1e      	ldr	r3, [pc, #120]	; (8000b10 <automatic_run+0x1d8>)
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	2b01      	cmp	r3, #1
 8000a9c:	d11e      	bne.n	8000adc <automatic_run+0x1a4>
			numberCounter--;
 8000a9e:	4b1b      	ldr	r3, [pc, #108]	; (8000b0c <automatic_run+0x1d4>)
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	3b01      	subs	r3, #1
 8000aa4:	4a19      	ldr	r2, [pc, #100]	; (8000b0c <automatic_run+0x1d4>)
 8000aa6:	6013      	str	r3, [r2, #0]
			setTimer1(1000);
 8000aa8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000aac:	f000 fe9e 	bl	80017ec <setTimer1>
			if(numberCounter == 0){
 8000ab0:	4b16      	ldr	r3, [pc, #88]	; (8000b0c <automatic_run+0x1d4>)
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d10f      	bne.n	8000ad8 <automatic_run+0x1a0>
				numberCounter = redDuration1;
 8000ab8:	4b13      	ldr	r3, [pc, #76]	; (8000b08 <automatic_run+0x1d0>)
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	4a13      	ldr	r2, [pc, #76]	; (8000b0c <automatic_run+0x1d4>)
 8000abe:	6013      	str	r3, [r2, #0]
				Red_1();
 8000ac0:	f000 fede 	bl	8001880 <Red_1>
				Green_2();
 8000ac4:	f000 ff64 	bl	8001990 <Green_2>
				pedsGreen();
 8000ac8:	f000 ffc8 	bl	8001a5c <pedsGreen>
				status=AUTO_RED_GREEN;
 8000acc:	4b0c      	ldr	r3, [pc, #48]	; (8000b00 <automatic_run+0x1c8>)
 8000ace:	2202      	movs	r2, #2
 8000ad0:	601a      	str	r2, [r3, #0]
				pedsStatus = PED_GREEN;
 8000ad2:	4b0c      	ldr	r3, [pc, #48]	; (8000b04 <automatic_run+0x1cc>)
 8000ad4:	2204      	movs	r2, #4
 8000ad6:	601a      	str	r2, [r3, #0]
			}
			UART_display();
 8000ad8:	f000 ffe8 	bl	8001aac <UART_display>
		}

		if(isButtonPressed(1)==1){
 8000adc:	2001      	movs	r0, #1
 8000ade:	f000 f81f 	bl	8000b20 <isButtonPressed>
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	2b01      	cmp	r3, #1
 8000ae6:	d108      	bne.n	8000afa <automatic_run+0x1c2>
			autoClickButton1();
 8000ae8:	f001 fa26 	bl	8001f38 <autoClickButton1>
			break;
 8000aec:	e006      	b.n	8000afc <automatic_run+0x1c4>
		break;
 8000aee:	bf00      	nop
 8000af0:	e004      	b.n	8000afc <automatic_run+0x1c4>
		break;
 8000af2:	bf00      	nop
 8000af4:	e002      	b.n	8000afc <automatic_run+0x1c4>
		break;
 8000af6:	bf00      	nop
 8000af8:	e000      	b.n	8000afc <automatic_run+0x1c4>
		}
		break;
 8000afa:	bf00      	nop
	}

}
 8000afc:	bf00      	nop
 8000afe:	bd80      	pop	{r7, pc}
 8000b00:	20000114 	.word	0x20000114
 8000b04:	20000118 	.word	0x20000118
 8000b08:	20000010 	.word	0x20000010
 8000b0c:	2000011c 	.word	0x2000011c
 8000b10:	20000134 	.word	0x20000134
 8000b14:	20000024 	.word	0x20000024
 8000b18:	20000014 	.word	0x20000014
 8000b1c:	20000018 	.word	0x20000018

08000b20 <isButtonPressed>:

static int counterForButtonPressed[NO_OF_BUTTONS];

static int button_flag[NO_OF_BUTTONS];

int isButtonPressed(int index){
 8000b20:	b480      	push	{r7}
 8000b22:	b083      	sub	sp, #12
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]
	if(button_flag[index] == 1){
 8000b28:	4a09      	ldr	r2, [pc, #36]	; (8000b50 <isButtonPressed+0x30>)
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b30:	2b01      	cmp	r3, #1
 8000b32:	d106      	bne.n	8000b42 <isButtonPressed+0x22>
		button_flag[index] = 0;
 8000b34:	4a06      	ldr	r2, [pc, #24]	; (8000b50 <isButtonPressed+0x30>)
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	2100      	movs	r1, #0
 8000b3a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 8000b3e:	2301      	movs	r3, #1
 8000b40:	e000      	b.n	8000b44 <isButtonPressed+0x24>
	}
	return 0;
 8000b42:	2300      	movs	r3, #0
}
 8000b44:	4618      	mov	r0, r3
 8000b46:	370c      	adds	r7, #12
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	bc80      	pop	{r7}
 8000b4c:	4770      	bx	lr
 8000b4e:	bf00      	nop
 8000b50:	20000104 	.word	0x20000104

08000b54 <button_process>:

void button_process(int index){
 8000b54:	b480      	push	{r7}
 8000b56:	b083      	sub	sp, #12
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	6078      	str	r0, [r7, #4]
	if(index >= 0 && index < NO_OF_BUTTONS){
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	db07      	blt.n	8000b72 <button_process+0x1e>
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	2b03      	cmp	r3, #3
 8000b66:	dc04      	bgt.n	8000b72 <button_process+0x1e>
		button_flag[index] = 1;
 8000b68:	4a04      	ldr	r2, [pc, #16]	; (8000b7c <button_process+0x28>)
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	2101      	movs	r1, #1
 8000b6e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	}
}
 8000b72:	bf00      	nop
 8000b74:	370c      	adds	r7, #12
 8000b76:	46bd      	mov	sp, r7
 8000b78:	bc80      	pop	{r7}
 8000b7a:	4770      	bx	lr
 8000b7c:	20000104 	.word	0x20000104

08000b80 <button_reading>:

void button_reading(){
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b082      	sub	sp, #8
 8000b84:	af00      	add	r7, sp, #0
	for(uint8_t i = 0 ; i < NO_OF_BUTTONS; i++){
 8000b86:	2300      	movs	r3, #0
 8000b88:	71fb      	strb	r3, [r7, #7]
 8000b8a:	e0e5      	b.n	8000d58 <button_reading+0x1d8>

		debounceButtonBuffer3[i] = debounceButtonBuffer2[i];
 8000b8c:	79fa      	ldrb	r2, [r7, #7]
 8000b8e:	79fb      	ldrb	r3, [r7, #7]
 8000b90:	4976      	ldr	r1, [pc, #472]	; (8000d6c <button_reading+0x1ec>)
 8000b92:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000b96:	4976      	ldr	r1, [pc, #472]	; (8000d70 <button_reading+0x1f0>)
 8000b98:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		debounceButtonBuffer2[i] = debounceButtonBuffer1[i];
 8000b9c:	79fa      	ldrb	r2, [r7, #7]
 8000b9e:	79fb      	ldrb	r3, [r7, #7]
 8000ba0:	4974      	ldr	r1, [pc, #464]	; (8000d74 <button_reading+0x1f4>)
 8000ba2:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000ba6:	4971      	ldr	r1, [pc, #452]	; (8000d6c <button_reading+0x1ec>)
 8000ba8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


		if(i == 0) debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(PedestrianButton_GPIO_Port, PedestrianButton_Pin);
 8000bac:	79fb      	ldrb	r3, [r7, #7]
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d10b      	bne.n	8000bca <button_reading+0x4a>
 8000bb2:	2101      	movs	r1, #1
 8000bb4:	4870      	ldr	r0, [pc, #448]	; (8000d78 <button_reading+0x1f8>)
 8000bb6:	f001 fe15 	bl	80027e4 <HAL_GPIO_ReadPin>
 8000bba:	4603      	mov	r3, r0
 8000bbc:	461a      	mov	r2, r3
 8000bbe:	79fb      	ldrb	r3, [r7, #7]
 8000bc0:	4611      	mov	r1, r2
 8000bc2:	4a6c      	ldr	r2, [pc, #432]	; (8000d74 <button_reading+0x1f4>)
 8000bc4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000bc8:	e02b      	b.n	8000c22 <button_reading+0xa2>
		else if(i == 1) debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(Button1_GPIO_Port, Button1_Pin);
 8000bca:	79fb      	ldrb	r3, [r7, #7]
 8000bcc:	2b01      	cmp	r3, #1
 8000bce:	d10b      	bne.n	8000be8 <button_reading+0x68>
 8000bd0:	2102      	movs	r1, #2
 8000bd2:	4869      	ldr	r0, [pc, #420]	; (8000d78 <button_reading+0x1f8>)
 8000bd4:	f001 fe06 	bl	80027e4 <HAL_GPIO_ReadPin>
 8000bd8:	4603      	mov	r3, r0
 8000bda:	461a      	mov	r2, r3
 8000bdc:	79fb      	ldrb	r3, [r7, #7]
 8000bde:	4611      	mov	r1, r2
 8000be0:	4a64      	ldr	r2, [pc, #400]	; (8000d74 <button_reading+0x1f4>)
 8000be2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000be6:	e01c      	b.n	8000c22 <button_reading+0xa2>
		else if(i == 2) debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(Button2_GPIO_Port, Button2_Pin);
 8000be8:	79fb      	ldrb	r3, [r7, #7]
 8000bea:	2b02      	cmp	r3, #2
 8000bec:	d10b      	bne.n	8000c06 <button_reading+0x86>
 8000bee:	2110      	movs	r1, #16
 8000bf0:	4861      	ldr	r0, [pc, #388]	; (8000d78 <button_reading+0x1f8>)
 8000bf2:	f001 fdf7 	bl	80027e4 <HAL_GPIO_ReadPin>
 8000bf6:	4603      	mov	r3, r0
 8000bf8:	461a      	mov	r2, r3
 8000bfa:	79fb      	ldrb	r3, [r7, #7]
 8000bfc:	4611      	mov	r1, r2
 8000bfe:	4a5d      	ldr	r2, [pc, #372]	; (8000d74 <button_reading+0x1f4>)
 8000c00:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000c04:	e00d      	b.n	8000c22 <button_reading+0xa2>
		else if(i == 3) debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(Button3_GPIO_Port, Button3_Pin);
 8000c06:	79fb      	ldrb	r3, [r7, #7]
 8000c08:	2b03      	cmp	r3, #3
 8000c0a:	d10a      	bne.n	8000c22 <button_reading+0xa2>
 8000c0c:	2101      	movs	r1, #1
 8000c0e:	485b      	ldr	r0, [pc, #364]	; (8000d7c <button_reading+0x1fc>)
 8000c10:	f001 fde8 	bl	80027e4 <HAL_GPIO_ReadPin>
 8000c14:	4603      	mov	r3, r0
 8000c16:	461a      	mov	r2, r3
 8000c18:	79fb      	ldrb	r3, [r7, #7]
 8000c1a:	4611      	mov	r1, r2
 8000c1c:	4a55      	ldr	r2, [pc, #340]	; (8000d74 <button_reading+0x1f4>)
 8000c1e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]


		if((debounceButtonBuffer3[i] == debounceButtonBuffer2[i]) && debounceButtonBuffer2[i] == debounceButtonBuffer1[i]){
 8000c22:	79fb      	ldrb	r3, [r7, #7]
 8000c24:	4a52      	ldr	r2, [pc, #328]	; (8000d70 <button_reading+0x1f0>)
 8000c26:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000c2a:	79fb      	ldrb	r3, [r7, #7]
 8000c2c:	494f      	ldr	r1, [pc, #316]	; (8000d6c <button_reading+0x1ec>)
 8000c2e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000c32:	429a      	cmp	r2, r3
 8000c34:	f040 8084 	bne.w	8000d40 <button_reading+0x1c0>
 8000c38:	79fb      	ldrb	r3, [r7, #7]
 8000c3a:	4a4c      	ldr	r2, [pc, #304]	; (8000d6c <button_reading+0x1ec>)
 8000c3c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000c40:	79fb      	ldrb	r3, [r7, #7]
 8000c42:	494c      	ldr	r1, [pc, #304]	; (8000d74 <button_reading+0x1f4>)
 8000c44:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000c48:	429a      	cmp	r2, r3
 8000c4a:	d179      	bne.n	8000d40 <button_reading+0x1c0>
			button_buffer[i] = debounceButtonBuffer3[i];
 8000c4c:	79fa      	ldrb	r2, [r7, #7]
 8000c4e:	79fb      	ldrb	r3, [r7, #7]
 8000c50:	4947      	ldr	r1, [pc, #284]	; (8000d70 <button_reading+0x1f0>)
 8000c52:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000c56:	494a      	ldr	r1, [pc, #296]	; (8000d80 <button_reading+0x200>)
 8000c58:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			switch(buttonState[i]){
 8000c5c:	79fb      	ldrb	r3, [r7, #7]
 8000c5e:	4a49      	ldr	r2, [pc, #292]	; (8000d84 <button_reading+0x204>)
 8000c60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c64:	2b0d      	cmp	r3, #13
 8000c66:	d043      	beq.n	8000cf0 <button_reading+0x170>
 8000c68:	2b0d      	cmp	r3, #13
 8000c6a:	dc6b      	bgt.n	8000d44 <button_reading+0x1c4>
 8000c6c:	2b0b      	cmp	r3, #11
 8000c6e:	d002      	beq.n	8000c76 <button_reading+0xf6>
 8000c70:	2b0c      	cmp	r3, #12
 8000c72:	d02d      	beq.n	8000cd0 <button_reading+0x150>
					buttonState[i] = BUTTON_IS_RELEASED;
					counterForButtonPressed[i] = 0;
				}
				break;
			default:
				break;
 8000c74:	e066      	b.n	8000d44 <button_reading+0x1c4>
				counterForButtonPressed[i]++;
 8000c76:	79fb      	ldrb	r3, [r7, #7]
 8000c78:	4a43      	ldr	r2, [pc, #268]	; (8000d88 <button_reading+0x208>)
 8000c7a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000c7e:	3201      	adds	r2, #1
 8000c80:	4941      	ldr	r1, [pc, #260]	; (8000d88 <button_reading+0x208>)
 8000c82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if(counterForButtonPressed[i] == TIME_OUT_FOR_LONG_KEY_PRESSED/TIMER_CYCLE){
 8000c86:	79fb      	ldrb	r3, [r7, #7]
 8000c88:	4a3f      	ldr	r2, [pc, #252]	; (8000d88 <button_reading+0x208>)
 8000c8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c8e:	2b64      	cmp	r3, #100	; 0x64
 8000c90:	d10d      	bne.n	8000cae <button_reading+0x12e>
					buttonState[i] = BUTTON_IS_LONG_PRESSED;
 8000c92:	79fb      	ldrb	r3, [r7, #7]
 8000c94:	4a3b      	ldr	r2, [pc, #236]	; (8000d84 <button_reading+0x204>)
 8000c96:	210d      	movs	r1, #13
 8000c98:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					counterForButtonPressed[i] = 0;
 8000c9c:	79fb      	ldrb	r3, [r7, #7]
 8000c9e:	4a3a      	ldr	r2, [pc, #232]	; (8000d88 <button_reading+0x208>)
 8000ca0:	2100      	movs	r1, #0
 8000ca2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					button_process(i);
 8000ca6:	79fb      	ldrb	r3, [r7, #7]
 8000ca8:	4618      	mov	r0, r3
 8000caa:	f7ff ff53 	bl	8000b54 <button_process>
				if(button_buffer[i] == RELEASED_STATE){
 8000cae:	79fb      	ldrb	r3, [r7, #7]
 8000cb0:	4a33      	ldr	r2, [pc, #204]	; (8000d80 <button_reading+0x200>)
 8000cb2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000cb6:	2b01      	cmp	r3, #1
 8000cb8:	d146      	bne.n	8000d48 <button_reading+0x1c8>
					buttonState[i] = BUTTON_IS_RELEASED;
 8000cba:	79fb      	ldrb	r3, [r7, #7]
 8000cbc:	4a31      	ldr	r2, [pc, #196]	; (8000d84 <button_reading+0x204>)
 8000cbe:	210c      	movs	r1, #12
 8000cc0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					counterForButtonPressed[i] = 0;
 8000cc4:	79fb      	ldrb	r3, [r7, #7]
 8000cc6:	4a30      	ldr	r2, [pc, #192]	; (8000d88 <button_reading+0x208>)
 8000cc8:	2100      	movs	r1, #0
 8000cca:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				break;
 8000cce:	e03b      	b.n	8000d48 <button_reading+0x1c8>
				if(button_buffer[i] == PRESSED_STATE){
 8000cd0:	79fb      	ldrb	r3, [r7, #7]
 8000cd2:	4a2b      	ldr	r2, [pc, #172]	; (8000d80 <button_reading+0x200>)
 8000cd4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d137      	bne.n	8000d4c <button_reading+0x1cc>
					buttonState[i] = BUTTON_IS_PRESSED;
 8000cdc:	79fb      	ldrb	r3, [r7, #7]
 8000cde:	4a29      	ldr	r2, [pc, #164]	; (8000d84 <button_reading+0x204>)
 8000ce0:	210b      	movs	r1, #11
 8000ce2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					button_process(i);
 8000ce6:	79fb      	ldrb	r3, [r7, #7]
 8000ce8:	4618      	mov	r0, r3
 8000cea:	f7ff ff33 	bl	8000b54 <button_process>
				break;
 8000cee:	e02d      	b.n	8000d4c <button_reading+0x1cc>
				counterForButtonPressed[i]++;
 8000cf0:	79fb      	ldrb	r3, [r7, #7]
 8000cf2:	4a25      	ldr	r2, [pc, #148]	; (8000d88 <button_reading+0x208>)
 8000cf4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000cf8:	3201      	adds	r2, #1
 8000cfa:	4923      	ldr	r1, [pc, #140]	; (8000d88 <button_reading+0x208>)
 8000cfc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if(counterForButtonPressed[i] == TIME_OUT_FOR_KEY_PRESSED/TIMER_CYCLE){
 8000d00:	79fb      	ldrb	r3, [r7, #7]
 8000d02:	4a21      	ldr	r2, [pc, #132]	; (8000d88 <button_reading+0x208>)
 8000d04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d08:	2b14      	cmp	r3, #20
 8000d0a:	d108      	bne.n	8000d1e <button_reading+0x19e>
					button_process(i);
 8000d0c:	79fb      	ldrb	r3, [r7, #7]
 8000d0e:	4618      	mov	r0, r3
 8000d10:	f7ff ff20 	bl	8000b54 <button_process>
					counterForButtonPressed[i] = 0;
 8000d14:	79fb      	ldrb	r3, [r7, #7]
 8000d16:	4a1c      	ldr	r2, [pc, #112]	; (8000d88 <button_reading+0x208>)
 8000d18:	2100      	movs	r1, #0
 8000d1a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				if(button_buffer[i] == RELEASED_STATE){
 8000d1e:	79fb      	ldrb	r3, [r7, #7]
 8000d20:	4a17      	ldr	r2, [pc, #92]	; (8000d80 <button_reading+0x200>)
 8000d22:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d26:	2b01      	cmp	r3, #1
 8000d28:	d112      	bne.n	8000d50 <button_reading+0x1d0>
					buttonState[i] = BUTTON_IS_RELEASED;
 8000d2a:	79fb      	ldrb	r3, [r7, #7]
 8000d2c:	4a15      	ldr	r2, [pc, #84]	; (8000d84 <button_reading+0x204>)
 8000d2e:	210c      	movs	r1, #12
 8000d30:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					counterForButtonPressed[i] = 0;
 8000d34:	79fb      	ldrb	r3, [r7, #7]
 8000d36:	4a14      	ldr	r2, [pc, #80]	; (8000d88 <button_reading+0x208>)
 8000d38:	2100      	movs	r1, #0
 8000d3a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				break;
 8000d3e:	e007      	b.n	8000d50 <button_reading+0x1d0>
			}
		}
 8000d40:	bf00      	nop
 8000d42:	e006      	b.n	8000d52 <button_reading+0x1d2>
				break;
 8000d44:	bf00      	nop
 8000d46:	e004      	b.n	8000d52 <button_reading+0x1d2>
				break;
 8000d48:	bf00      	nop
 8000d4a:	e002      	b.n	8000d52 <button_reading+0x1d2>
				break;
 8000d4c:	bf00      	nop
 8000d4e:	e000      	b.n	8000d52 <button_reading+0x1d2>
				break;
 8000d50:	bf00      	nop
	for(uint8_t i = 0 ; i < NO_OF_BUTTONS; i++){
 8000d52:	79fb      	ldrb	r3, [r7, #7]
 8000d54:	3301      	adds	r3, #1
 8000d56:	71fb      	strb	r3, [r7, #7]
 8000d58:	79fb      	ldrb	r3, [r7, #7]
 8000d5a:	2b03      	cmp	r3, #3
 8000d5c:	f67f af16 	bls.w	8000b8c <button_reading+0xc>
	}
}
 8000d60:	bf00      	nop
 8000d62:	bf00      	nop
 8000d64:	3708      	adds	r7, #8
 8000d66:	46bd      	mov	sp, r7
 8000d68:	bd80      	pop	{r7, pc}
 8000d6a:	bf00      	nop
 8000d6c:	200000d4 	.word	0x200000d4
 8000d70:	200000e4 	.word	0x200000e4
 8000d74:	200000c4 	.word	0x200000c4
 8000d78:	40010800 	.word	0x40010800
 8000d7c:	40010c00 	.word	0x40010c00
 8000d80:	200000b4 	.word	0x200000b4
 8000d84:	20000000 	.word	0x20000000
 8000d88:	200000f4 	.word	0x200000f4

08000d8c <configRed1>:
 *
 */

#include "configTraffic.h"

void configRed1(){
 8000d8c:	b480      	push	{r7}
 8000d8e:	af00      	add	r7, sp, #0
	redDuration1 = numberCounter;
 8000d90:	4b0b      	ldr	r3, [pc, #44]	; (8000dc0 <configRed1+0x34>)
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	4a0b      	ldr	r2, [pc, #44]	; (8000dc4 <configRed1+0x38>)
 8000d96:	6013      	str	r3, [r2, #0]
	if(redDuration1 <= yellowDuration2) yellowDuration2 = 1;
 8000d98:	4b0a      	ldr	r3, [pc, #40]	; (8000dc4 <configRed1+0x38>)
 8000d9a:	681a      	ldr	r2, [r3, #0]
 8000d9c:	4b0a      	ldr	r3, [pc, #40]	; (8000dc8 <configRed1+0x3c>)
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	429a      	cmp	r2, r3
 8000da2:	dc02      	bgt.n	8000daa <configRed1+0x1e>
 8000da4:	4b08      	ldr	r3, [pc, #32]	; (8000dc8 <configRed1+0x3c>)
 8000da6:	2201      	movs	r2, #1
 8000da8:	601a      	str	r2, [r3, #0]
	greenDuration2 = redDuration1 - yellowDuration2;
 8000daa:	4b06      	ldr	r3, [pc, #24]	; (8000dc4 <configRed1+0x38>)
 8000dac:	681a      	ldr	r2, [r3, #0]
 8000dae:	4b06      	ldr	r3, [pc, #24]	; (8000dc8 <configRed1+0x3c>)
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	1ad3      	subs	r3, r2, r3
 8000db4:	4a05      	ldr	r2, [pc, #20]	; (8000dcc <configRed1+0x40>)
 8000db6:	6013      	str	r3, [r2, #0]
}
 8000db8:	bf00      	nop
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	bc80      	pop	{r7}
 8000dbe:	4770      	bx	lr
 8000dc0:	2000011c 	.word	0x2000011c
 8000dc4:	20000010 	.word	0x20000010
 8000dc8:	20000024 	.word	0x20000024
 8000dcc:	20000020 	.word	0x20000020

08000dd0 <configGreen1>:


void configGreen1(){
 8000dd0:	b480      	push	{r7}
 8000dd2:	af00      	add	r7, sp, #0
	greenDuration1 = numberCounter;
 8000dd4:	4b07      	ldr	r3, [pc, #28]	; (8000df4 <configGreen1+0x24>)
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	4a07      	ldr	r2, [pc, #28]	; (8000df8 <configGreen1+0x28>)
 8000dda:	6013      	str	r3, [r2, #0]
	yellowDuration1 = redDuration2 - greenDuration1;
 8000ddc:	4b07      	ldr	r3, [pc, #28]	; (8000dfc <configGreen1+0x2c>)
 8000dde:	681a      	ldr	r2, [r3, #0]
 8000de0:	4b05      	ldr	r3, [pc, #20]	; (8000df8 <configGreen1+0x28>)
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	1ad3      	subs	r3, r2, r3
 8000de6:	4a06      	ldr	r2, [pc, #24]	; (8000e00 <configGreen1+0x30>)
 8000de8:	6013      	str	r3, [r2, #0]
}
 8000dea:	bf00      	nop
 8000dec:	46bd      	mov	sp, r7
 8000dee:	bc80      	pop	{r7}
 8000df0:	4770      	bx	lr
 8000df2:	bf00      	nop
 8000df4:	2000011c 	.word	0x2000011c
 8000df8:	20000014 	.word	0x20000014
 8000dfc:	2000001c 	.word	0x2000001c
 8000e00:	20000018 	.word	0x20000018

08000e04 <configYellow1>:

void configYellow1(){
 8000e04:	b480      	push	{r7}
 8000e06:	af00      	add	r7, sp, #0
	yellowDuration1 = numberCounter;
 8000e08:	4b07      	ldr	r3, [pc, #28]	; (8000e28 <configYellow1+0x24>)
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	4a07      	ldr	r2, [pc, #28]	; (8000e2c <configYellow1+0x28>)
 8000e0e:	6013      	str	r3, [r2, #0]
	greenDuration1 = redDuration2 - yellowDuration1;
 8000e10:	4b07      	ldr	r3, [pc, #28]	; (8000e30 <configYellow1+0x2c>)
 8000e12:	681a      	ldr	r2, [r3, #0]
 8000e14:	4b05      	ldr	r3, [pc, #20]	; (8000e2c <configYellow1+0x28>)
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	1ad3      	subs	r3, r2, r3
 8000e1a:	4a06      	ldr	r2, [pc, #24]	; (8000e34 <configYellow1+0x30>)
 8000e1c:	6013      	str	r3, [r2, #0]
}
 8000e1e:	bf00      	nop
 8000e20:	46bd      	mov	sp, r7
 8000e22:	bc80      	pop	{r7}
 8000e24:	4770      	bx	lr
 8000e26:	bf00      	nop
 8000e28:	2000011c 	.word	0x2000011c
 8000e2c:	20000018 	.word	0x20000018
 8000e30:	2000001c 	.word	0x2000001c
 8000e34:	20000014 	.word	0x20000014

08000e38 <configRed2>:

void configRed2(){
 8000e38:	b480      	push	{r7}
 8000e3a:	af00      	add	r7, sp, #0
	redDuration2 = numberCounter;
 8000e3c:	4b0b      	ldr	r3, [pc, #44]	; (8000e6c <configRed2+0x34>)
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	4a0b      	ldr	r2, [pc, #44]	; (8000e70 <configRed2+0x38>)
 8000e42:	6013      	str	r3, [r2, #0]
	if(redDuration2 <= yellowDuration1) yellowDuration1 = 1;
 8000e44:	4b0a      	ldr	r3, [pc, #40]	; (8000e70 <configRed2+0x38>)
 8000e46:	681a      	ldr	r2, [r3, #0]
 8000e48:	4b0a      	ldr	r3, [pc, #40]	; (8000e74 <configRed2+0x3c>)
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	429a      	cmp	r2, r3
 8000e4e:	dc02      	bgt.n	8000e56 <configRed2+0x1e>
 8000e50:	4b08      	ldr	r3, [pc, #32]	; (8000e74 <configRed2+0x3c>)
 8000e52:	2201      	movs	r2, #1
 8000e54:	601a      	str	r2, [r3, #0]
	greenDuration1 = redDuration2 - yellowDuration1;
 8000e56:	4b06      	ldr	r3, [pc, #24]	; (8000e70 <configRed2+0x38>)
 8000e58:	681a      	ldr	r2, [r3, #0]
 8000e5a:	4b06      	ldr	r3, [pc, #24]	; (8000e74 <configRed2+0x3c>)
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	1ad3      	subs	r3, r2, r3
 8000e60:	4a05      	ldr	r2, [pc, #20]	; (8000e78 <configRed2+0x40>)
 8000e62:	6013      	str	r3, [r2, #0]
}
 8000e64:	bf00      	nop
 8000e66:	46bd      	mov	sp, r7
 8000e68:	bc80      	pop	{r7}
 8000e6a:	4770      	bx	lr
 8000e6c:	2000011c 	.word	0x2000011c
 8000e70:	2000001c 	.word	0x2000001c
 8000e74:	20000018 	.word	0x20000018
 8000e78:	20000014 	.word	0x20000014

08000e7c <configGreen2>:

void configGreen2(){
 8000e7c:	b480      	push	{r7}
 8000e7e:	af00      	add	r7, sp, #0
	greenDuration2 = numberCounter;
 8000e80:	4b07      	ldr	r3, [pc, #28]	; (8000ea0 <configGreen2+0x24>)
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	4a07      	ldr	r2, [pc, #28]	; (8000ea4 <configGreen2+0x28>)
 8000e86:	6013      	str	r3, [r2, #0]
	yellowDuration2 = redDuration1 - greenDuration2;
 8000e88:	4b07      	ldr	r3, [pc, #28]	; (8000ea8 <configGreen2+0x2c>)
 8000e8a:	681a      	ldr	r2, [r3, #0]
 8000e8c:	4b05      	ldr	r3, [pc, #20]	; (8000ea4 <configGreen2+0x28>)
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	1ad3      	subs	r3, r2, r3
 8000e92:	4a06      	ldr	r2, [pc, #24]	; (8000eac <configGreen2+0x30>)
 8000e94:	6013      	str	r3, [r2, #0]
}
 8000e96:	bf00      	nop
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	bc80      	pop	{r7}
 8000e9c:	4770      	bx	lr
 8000e9e:	bf00      	nop
 8000ea0:	2000011c 	.word	0x2000011c
 8000ea4:	20000020 	.word	0x20000020
 8000ea8:	20000010 	.word	0x20000010
 8000eac:	20000024 	.word	0x20000024

08000eb0 <configYellow2>:

void configYellow2(){
 8000eb0:	b480      	push	{r7}
 8000eb2:	af00      	add	r7, sp, #0
	yellowDuration2 = numberCounter;
 8000eb4:	4b07      	ldr	r3, [pc, #28]	; (8000ed4 <configYellow2+0x24>)
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	4a07      	ldr	r2, [pc, #28]	; (8000ed8 <configYellow2+0x28>)
 8000eba:	6013      	str	r3, [r2, #0]
	greenDuration2 = redDuration1 - yellowDuration2;
 8000ebc:	4b07      	ldr	r3, [pc, #28]	; (8000edc <configYellow2+0x2c>)
 8000ebe:	681a      	ldr	r2, [r3, #0]
 8000ec0:	4b05      	ldr	r3, [pc, #20]	; (8000ed8 <configYellow2+0x28>)
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	1ad3      	subs	r3, r2, r3
 8000ec6:	4a06      	ldr	r2, [pc, #24]	; (8000ee0 <configYellow2+0x30>)
 8000ec8:	6013      	str	r3, [r2, #0]
}
 8000eca:	bf00      	nop
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	bc80      	pop	{r7}
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop
 8000ed4:	2000011c 	.word	0x2000011c
 8000ed8:	20000024 	.word	0x20000024
 8000edc:	20000010 	.word	0x20000010
 8000ee0:	20000020 	.word	0x20000020

08000ee4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ee8:	f001 f8d8 	bl	800209c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000eec:	f000 f826 	bl	8000f3c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ef0:	f000 f952 	bl	8001198 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000ef4:	f000 f864 	bl	8000fc0 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8000ef8:	f000 f924 	bl	8001144 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 8000efc:	f000 f8ac 	bl	8001058 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
//  SCH_Add_Task(test_IO, 10, 10);
  HAL_TIM_Base_Start_IT(&htim2);
 8000f00:	480a      	ldr	r0, [pc, #40]	; (8000f2c <main+0x48>)
 8000f02:	f002 f921 	bl	8003148 <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8000f06:	2100      	movs	r1, #0
 8000f08:	4809      	ldr	r0, [pc, #36]	; (8000f30 <main+0x4c>)
 8000f0a:	f002 f9c7 	bl	800329c <HAL_TIM_PWM_Start>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  status = INIT;
 8000f0e:	4b09      	ldr	r3, [pc, #36]	; (8000f34 <main+0x50>)
 8000f10:	2201      	movs	r2, #1
 8000f12:	601a      	str	r2, [r3, #0]
  pedsStatus = NO_PED;
 8000f14:	4b08      	ldr	r3, [pc, #32]	; (8000f38 <main+0x54>)
 8000f16:	2202      	movs	r2, #2
 8000f18:	601a      	str	r2, [r3, #0]

  while (1)
  {
	  automatic_run();
 8000f1a:	f7ff fd0d 	bl	8000938 <automatic_run>
	  manual_run();
 8000f1e:	f000 f9bb 	bl	8001298 <manual_run>
	  tuning_run();
 8000f22:	f000 fdf9 	bl	8001b18 <tuning_run>
	  pedestrian_run();
 8000f26:	f000 fa85 	bl	8001434 <pedestrian_run>
	  automatic_run();
 8000f2a:	e7f6      	b.n	8000f1a <main+0x36>
 8000f2c:	2000019c 	.word	0x2000019c
 8000f30:	20000154 	.word	0x20000154
 8000f34:	20000114 	.word	0x20000114
 8000f38:	20000118 	.word	0x20000118

08000f3c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b090      	sub	sp, #64	; 0x40
 8000f40:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f42:	f107 0318 	add.w	r3, r7, #24
 8000f46:	2228      	movs	r2, #40	; 0x28
 8000f48:	2100      	movs	r1, #0
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	f003 fd0c 	bl	8004968 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f50:	1d3b      	adds	r3, r7, #4
 8000f52:	2200      	movs	r2, #0
 8000f54:	601a      	str	r2, [r3, #0]
 8000f56:	605a      	str	r2, [r3, #4]
 8000f58:	609a      	str	r2, [r3, #8]
 8000f5a:	60da      	str	r2, [r3, #12]
 8000f5c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f5e:	2302      	movs	r3, #2
 8000f60:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f62:	2301      	movs	r3, #1
 8000f64:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f66:	2310      	movs	r3, #16
 8000f68:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f6a:	2302      	movs	r3, #2
 8000f6c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000f6e:	2300      	movs	r3, #0
 8000f70:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000f72:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8000f76:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f78:	f107 0318 	add.w	r3, r7, #24
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	f001 fc79 	bl	8002874 <HAL_RCC_OscConfig>
 8000f82:	4603      	mov	r3, r0
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d001      	beq.n	8000f8c <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000f88:	f000 f980 	bl	800128c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f8c:	230f      	movs	r3, #15
 8000f8e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f90:	2302      	movs	r3, #2
 8000f92:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f94:	2300      	movs	r3, #0
 8000f96:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000f98:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000f9c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000fa2:	1d3b      	adds	r3, r7, #4
 8000fa4:	2102      	movs	r1, #2
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	f001 fee6 	bl	8002d78 <HAL_RCC_ClockConfig>
 8000fac:	4603      	mov	r3, r0
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d001      	beq.n	8000fb6 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8000fb2:	f000 f96b 	bl	800128c <Error_Handler>
  }
}
 8000fb6:	bf00      	nop
 8000fb8:	3740      	adds	r7, #64	; 0x40
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}
	...

08000fc0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b086      	sub	sp, #24
 8000fc4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000fc6:	f107 0308 	add.w	r3, r7, #8
 8000fca:	2200      	movs	r2, #0
 8000fcc:	601a      	str	r2, [r3, #0]
 8000fce:	605a      	str	r2, [r3, #4]
 8000fd0:	609a      	str	r2, [r3, #8]
 8000fd2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000fd4:	463b      	mov	r3, r7
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	601a      	str	r2, [r3, #0]
 8000fda:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000fdc:	4b1d      	ldr	r3, [pc, #116]	; (8001054 <MX_TIM2_Init+0x94>)
 8000fde:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000fe2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000fe4:	4b1b      	ldr	r3, [pc, #108]	; (8001054 <MX_TIM2_Init+0x94>)
 8000fe6:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000fea:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fec:	4b19      	ldr	r3, [pc, #100]	; (8001054 <MX_TIM2_Init+0x94>)
 8000fee:	2200      	movs	r2, #0
 8000ff0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 79;
 8000ff2:	4b18      	ldr	r3, [pc, #96]	; (8001054 <MX_TIM2_Init+0x94>)
 8000ff4:	224f      	movs	r2, #79	; 0x4f
 8000ff6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ff8:	4b16      	ldr	r3, [pc, #88]	; (8001054 <MX_TIM2_Init+0x94>)
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ffe:	4b15      	ldr	r3, [pc, #84]	; (8001054 <MX_TIM2_Init+0x94>)
 8001000:	2200      	movs	r2, #0
 8001002:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001004:	4813      	ldr	r0, [pc, #76]	; (8001054 <MX_TIM2_Init+0x94>)
 8001006:	f002 f84f 	bl	80030a8 <HAL_TIM_Base_Init>
 800100a:	4603      	mov	r3, r0
 800100c:	2b00      	cmp	r3, #0
 800100e:	d001      	beq.n	8001014 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001010:	f000 f93c 	bl	800128c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001014:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001018:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800101a:	f107 0308 	add.w	r3, r7, #8
 800101e:	4619      	mov	r1, r3
 8001020:	480c      	ldr	r0, [pc, #48]	; (8001054 <MX_TIM2_Init+0x94>)
 8001022:	f002 fba3 	bl	800376c <HAL_TIM_ConfigClockSource>
 8001026:	4603      	mov	r3, r0
 8001028:	2b00      	cmp	r3, #0
 800102a:	d001      	beq.n	8001030 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 800102c:	f000 f92e 	bl	800128c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001030:	2300      	movs	r3, #0
 8001032:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001034:	2300      	movs	r3, #0
 8001036:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001038:	463b      	mov	r3, r7
 800103a:	4619      	mov	r1, r3
 800103c:	4805      	ldr	r0, [pc, #20]	; (8001054 <MX_TIM2_Init+0x94>)
 800103e:	f002 ff21 	bl	8003e84 <HAL_TIMEx_MasterConfigSynchronization>
 8001042:	4603      	mov	r3, r0
 8001044:	2b00      	cmp	r3, #0
 8001046:	d001      	beq.n	800104c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001048:	f000 f920 	bl	800128c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800104c:	bf00      	nop
 800104e:	3718      	adds	r7, #24
 8001050:	46bd      	mov	sp, r7
 8001052:	bd80      	pop	{r7, pc}
 8001054:	2000019c 	.word	0x2000019c

08001058 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b08e      	sub	sp, #56	; 0x38
 800105c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800105e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001062:	2200      	movs	r2, #0
 8001064:	601a      	str	r2, [r3, #0]
 8001066:	605a      	str	r2, [r3, #4]
 8001068:	609a      	str	r2, [r3, #8]
 800106a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800106c:	f107 0320 	add.w	r3, r7, #32
 8001070:	2200      	movs	r2, #0
 8001072:	601a      	str	r2, [r3, #0]
 8001074:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001076:	1d3b      	adds	r3, r7, #4
 8001078:	2200      	movs	r2, #0
 800107a:	601a      	str	r2, [r3, #0]
 800107c:	605a      	str	r2, [r3, #4]
 800107e:	609a      	str	r2, [r3, #8]
 8001080:	60da      	str	r2, [r3, #12]
 8001082:	611a      	str	r2, [r3, #16]
 8001084:	615a      	str	r2, [r3, #20]
 8001086:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001088:	4b2c      	ldr	r3, [pc, #176]	; (800113c <MX_TIM3_Init+0xe4>)
 800108a:	4a2d      	ldr	r2, [pc, #180]	; (8001140 <MX_TIM3_Init+0xe8>)
 800108c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 999;
 800108e:	4b2b      	ldr	r3, [pc, #172]	; (800113c <MX_TIM3_Init+0xe4>)
 8001090:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001094:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001096:	4b29      	ldr	r3, [pc, #164]	; (800113c <MX_TIM3_Init+0xe4>)
 8001098:	2200      	movs	r2, #0
 800109a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 63;
 800109c:	4b27      	ldr	r3, [pc, #156]	; (800113c <MX_TIM3_Init+0xe4>)
 800109e:	223f      	movs	r2, #63	; 0x3f
 80010a0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010a2:	4b26      	ldr	r3, [pc, #152]	; (800113c <MX_TIM3_Init+0xe4>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010a8:	4b24      	ldr	r3, [pc, #144]	; (800113c <MX_TIM3_Init+0xe4>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80010ae:	4823      	ldr	r0, [pc, #140]	; (800113c <MX_TIM3_Init+0xe4>)
 80010b0:	f001 fffa 	bl	80030a8 <HAL_TIM_Base_Init>
 80010b4:	4603      	mov	r3, r0
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d001      	beq.n	80010be <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 80010ba:	f000 f8e7 	bl	800128c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80010be:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010c2:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80010c4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80010c8:	4619      	mov	r1, r3
 80010ca:	481c      	ldr	r0, [pc, #112]	; (800113c <MX_TIM3_Init+0xe4>)
 80010cc:	f002 fb4e 	bl	800376c <HAL_TIM_ConfigClockSource>
 80010d0:	4603      	mov	r3, r0
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d001      	beq.n	80010da <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 80010d6:	f000 f8d9 	bl	800128c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80010da:	4818      	ldr	r0, [pc, #96]	; (800113c <MX_TIM3_Init+0xe4>)
 80010dc:	f002 f886 	bl	80031ec <HAL_TIM_PWM_Init>
 80010e0:	4603      	mov	r3, r0
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d001      	beq.n	80010ea <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 80010e6:	f000 f8d1 	bl	800128c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010ea:	2300      	movs	r3, #0
 80010ec:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010ee:	2300      	movs	r3, #0
 80010f0:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80010f2:	f107 0320 	add.w	r3, r7, #32
 80010f6:	4619      	mov	r1, r3
 80010f8:	4810      	ldr	r0, [pc, #64]	; (800113c <MX_TIM3_Init+0xe4>)
 80010fa:	f002 fec3 	bl	8003e84 <HAL_TIMEx_MasterConfigSynchronization>
 80010fe:	4603      	mov	r3, r0
 8001100:	2b00      	cmp	r3, #0
 8001102:	d001      	beq.n	8001108 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001104:	f000 f8c2 	bl	800128c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001108:	2360      	movs	r3, #96	; 0x60
 800110a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800110c:	2300      	movs	r3, #0
 800110e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001110:	2300      	movs	r3, #0
 8001112:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001114:	2300      	movs	r3, #0
 8001116:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001118:	1d3b      	adds	r3, r7, #4
 800111a:	2200      	movs	r2, #0
 800111c:	4619      	mov	r1, r3
 800111e:	4807      	ldr	r0, [pc, #28]	; (800113c <MX_TIM3_Init+0xe4>)
 8001120:	f002 fa66 	bl	80035f0 <HAL_TIM_PWM_ConfigChannel>
 8001124:	4603      	mov	r3, r0
 8001126:	2b00      	cmp	r3, #0
 8001128:	d001      	beq.n	800112e <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 800112a:	f000 f8af 	bl	800128c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800112e:	4803      	ldr	r0, [pc, #12]	; (800113c <MX_TIM3_Init+0xe4>)
 8001130:	f000 fa60 	bl	80015f4 <HAL_TIM_MspPostInit>

}
 8001134:	bf00      	nop
 8001136:	3738      	adds	r7, #56	; 0x38
 8001138:	46bd      	mov	sp, r7
 800113a:	bd80      	pop	{r7, pc}
 800113c:	20000154 	.word	0x20000154
 8001140:	40000400 	.word	0x40000400

08001144 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001148:	4b11      	ldr	r3, [pc, #68]	; (8001190 <MX_USART2_UART_Init+0x4c>)
 800114a:	4a12      	ldr	r2, [pc, #72]	; (8001194 <MX_USART2_UART_Init+0x50>)
 800114c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800114e:	4b10      	ldr	r3, [pc, #64]	; (8001190 <MX_USART2_UART_Init+0x4c>)
 8001150:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001154:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001156:	4b0e      	ldr	r3, [pc, #56]	; (8001190 <MX_USART2_UART_Init+0x4c>)
 8001158:	2200      	movs	r2, #0
 800115a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800115c:	4b0c      	ldr	r3, [pc, #48]	; (8001190 <MX_USART2_UART_Init+0x4c>)
 800115e:	2200      	movs	r2, #0
 8001160:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001162:	4b0b      	ldr	r3, [pc, #44]	; (8001190 <MX_USART2_UART_Init+0x4c>)
 8001164:	2200      	movs	r2, #0
 8001166:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001168:	4b09      	ldr	r3, [pc, #36]	; (8001190 <MX_USART2_UART_Init+0x4c>)
 800116a:	220c      	movs	r2, #12
 800116c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800116e:	4b08      	ldr	r3, [pc, #32]	; (8001190 <MX_USART2_UART_Init+0x4c>)
 8001170:	2200      	movs	r2, #0
 8001172:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001174:	4b06      	ldr	r3, [pc, #24]	; (8001190 <MX_USART2_UART_Init+0x4c>)
 8001176:	2200      	movs	r2, #0
 8001178:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800117a:	4805      	ldr	r0, [pc, #20]	; (8001190 <MX_USART2_UART_Init+0x4c>)
 800117c:	f002 fef2 	bl	8003f64 <HAL_UART_Init>
 8001180:	4603      	mov	r3, r0
 8001182:	2b00      	cmp	r3, #0
 8001184:	d001      	beq.n	800118a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001186:	f000 f881 	bl	800128c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800118a:	bf00      	nop
 800118c:	bd80      	pop	{r7, pc}
 800118e:	bf00      	nop
 8001190:	200001e4 	.word	0x200001e4
 8001194:	40004400 	.word	0x40004400

08001198 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b086      	sub	sp, #24
 800119c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800119e:	f107 0308 	add.w	r3, r7, #8
 80011a2:	2200      	movs	r2, #0
 80011a4:	601a      	str	r2, [r3, #0]
 80011a6:	605a      	str	r2, [r3, #4]
 80011a8:	609a      	str	r2, [r3, #8]
 80011aa:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011ac:	4b2e      	ldr	r3, [pc, #184]	; (8001268 <MX_GPIO_Init+0xd0>)
 80011ae:	699b      	ldr	r3, [r3, #24]
 80011b0:	4a2d      	ldr	r2, [pc, #180]	; (8001268 <MX_GPIO_Init+0xd0>)
 80011b2:	f043 0304 	orr.w	r3, r3, #4
 80011b6:	6193      	str	r3, [r2, #24]
 80011b8:	4b2b      	ldr	r3, [pc, #172]	; (8001268 <MX_GPIO_Init+0xd0>)
 80011ba:	699b      	ldr	r3, [r3, #24]
 80011bc:	f003 0304 	and.w	r3, r3, #4
 80011c0:	607b      	str	r3, [r7, #4]
 80011c2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011c4:	4b28      	ldr	r3, [pc, #160]	; (8001268 <MX_GPIO_Init+0xd0>)
 80011c6:	699b      	ldr	r3, [r3, #24]
 80011c8:	4a27      	ldr	r2, [pc, #156]	; (8001268 <MX_GPIO_Init+0xd0>)
 80011ca:	f043 0308 	orr.w	r3, r3, #8
 80011ce:	6193      	str	r3, [r2, #24]
 80011d0:	4b25      	ldr	r3, [pc, #148]	; (8001268 <MX_GPIO_Init+0xd0>)
 80011d2:	699b      	ldr	r3, [r3, #24]
 80011d4:	f003 0308 	and.w	r3, r3, #8
 80011d8:	603b      	str	r3, [r7, #0]
 80011da:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, PedestrianLight_0_Pin|TL1_1_Pin|TL2_1_Pin|TL2_0_Pin, GPIO_PIN_RESET);
 80011dc:	2200      	movs	r2, #0
 80011de:	f44f 6187 	mov.w	r1, #1080	; 0x438
 80011e2:	4822      	ldr	r0, [pc, #136]	; (800126c <MX_GPIO_Init+0xd4>)
 80011e4:	f001 fb15 	bl	8002812 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PedestrianLight_1_Pin|TL1_0_Pin, GPIO_PIN_RESET);
 80011e8:	2200      	movs	r2, #0
 80011ea:	f44f 61a0 	mov.w	r1, #1280	; 0x500
 80011ee:	4820      	ldr	r0, [pc, #128]	; (8001270 <MX_GPIO_Init+0xd8>)
 80011f0:	f001 fb0f 	bl	8002812 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PedestrianButton_Pin Button1_Pin Button2_Pin */
  GPIO_InitStruct.Pin = PedestrianButton_Pin|Button1_Pin|Button2_Pin;
 80011f4:	2313      	movs	r3, #19
 80011f6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011f8:	2300      	movs	r3, #0
 80011fa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011fc:	2300      	movs	r3, #0
 80011fe:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001200:	f107 0308 	add.w	r3, r7, #8
 8001204:	4619      	mov	r1, r3
 8001206:	481a      	ldr	r0, [pc, #104]	; (8001270 <MX_GPIO_Init+0xd8>)
 8001208:	f001 f968 	bl	80024dc <HAL_GPIO_Init>

  /*Configure GPIO pin : Button3_Pin */
  GPIO_InitStruct.Pin = Button3_Pin;
 800120c:	2301      	movs	r3, #1
 800120e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001210:	2300      	movs	r3, #0
 8001212:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001214:	2300      	movs	r3, #0
 8001216:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(Button3_GPIO_Port, &GPIO_InitStruct);
 8001218:	f107 0308 	add.w	r3, r7, #8
 800121c:	4619      	mov	r1, r3
 800121e:	4813      	ldr	r0, [pc, #76]	; (800126c <MX_GPIO_Init+0xd4>)
 8001220:	f001 f95c 	bl	80024dc <HAL_GPIO_Init>

  /*Configure GPIO pins : PedestrianLight_0_Pin TL1_1_Pin TL2_1_Pin TL2_0_Pin */
  GPIO_InitStruct.Pin = PedestrianLight_0_Pin|TL1_1_Pin|TL2_1_Pin|TL2_0_Pin;
 8001224:	f44f 6387 	mov.w	r3, #1080	; 0x438
 8001228:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800122a:	2301      	movs	r3, #1
 800122c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800122e:	2300      	movs	r3, #0
 8001230:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001232:	2302      	movs	r3, #2
 8001234:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001236:	f107 0308 	add.w	r3, r7, #8
 800123a:	4619      	mov	r1, r3
 800123c:	480b      	ldr	r0, [pc, #44]	; (800126c <MX_GPIO_Init+0xd4>)
 800123e:	f001 f94d 	bl	80024dc <HAL_GPIO_Init>

  /*Configure GPIO pins : PedestrianLight_1_Pin TL1_0_Pin */
  GPIO_InitStruct.Pin = PedestrianLight_1_Pin|TL1_0_Pin;
 8001242:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8001246:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001248:	2301      	movs	r3, #1
 800124a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800124c:	2300      	movs	r3, #0
 800124e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001250:	2302      	movs	r3, #2
 8001252:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001254:	f107 0308 	add.w	r3, r7, #8
 8001258:	4619      	mov	r1, r3
 800125a:	4805      	ldr	r0, [pc, #20]	; (8001270 <MX_GPIO_Init+0xd8>)
 800125c:	f001 f93e 	bl	80024dc <HAL_GPIO_Init>

}
 8001260:	bf00      	nop
 8001262:	3718      	adds	r7, #24
 8001264:	46bd      	mov	sp, r7
 8001266:	bd80      	pop	{r7, pc}
 8001268:	40021000 	.word	0x40021000
 800126c:	40010c00 	.word	0x40010c00
 8001270:	40010800 	.word	0x40010800

08001274 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001274:	b580      	push	{r7, lr}
 8001276:	b082      	sub	sp, #8
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
	timer_run();
 800127c:	f000 fad2 	bl	8001824 <timer_run>
	button_reading();
 8001280:	f7ff fc7e 	bl	8000b80 <button_reading>
}
 8001284:	bf00      	nop
 8001286:	3708      	adds	r7, #8
 8001288:	46bd      	mov	sp, r7
 800128a:	bd80      	pop	{r7, pc}

0800128c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001290:	b672      	cpsid	i
}
 8001292:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001294:	e7fe      	b.n	8001294 <Error_Handler+0x8>
	...

08001298 <manual_run>:
    */
#include "manual_fsm.h"



void manual_run(){
 8001298:	b580      	push	{r7, lr}
 800129a:	af00      	add	r7, sp, #0
	switch (status) {
 800129c:	4b62      	ldr	r3, [pc, #392]	; (8001428 <manual_run+0x190>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	3b0b      	subs	r3, #11
 80012a2:	2b03      	cmp	r3, #3
 80012a4:	f200 80b5 	bhi.w	8001412 <manual_run+0x17a>
 80012a8:	a201      	add	r2, pc, #4	; (adr r2, 80012b0 <manual_run+0x18>)
 80012aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012ae:	bf00      	nop
 80012b0:	080012c1 	.word	0x080012c1
 80012b4:	08001317 	.word	0x08001317
 80012b8:	0800136b 	.word	0x0800136b
 80012bc:	080013bf 	.word	0x080013bf
		case MAN_RED_GREEN:
			isButtonPressed(3);
 80012c0:	2003      	movs	r0, #3
 80012c2:	f7ff fc2d 	bl	8000b20 <isButtonPressed>
			if(timer1_flag == 1) {
 80012c6:	4b59      	ldr	r3, [pc, #356]	; (800142c <manual_run+0x194>)
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	2b01      	cmp	r3, #1
 80012cc:	d102      	bne.n	80012d4 <manual_run+0x3c>
				status = INIT;
 80012ce:	4b56      	ldr	r3, [pc, #344]	; (8001428 <manual_run+0x190>)
 80012d0:	2201      	movs	r2, #1
 80012d2:	601a      	str	r2, [r3, #0]
			}

			if(isButtonPressed(1)){
 80012d4:	2001      	movs	r0, #1
 80012d6:	f7ff fc23 	bl	8000b20 <isButtonPressed>
 80012da:	4603      	mov	r3, r0
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d002      	beq.n	80012e6 <manual_run+0x4e>
				manualClickButton1();
 80012e0:	f000 fe50 	bl	8001f84 <manualClickButton1>
				break;
 80012e4:	e09e      	b.n	8001424 <manual_run+0x18c>
			}

			if (isButtonPressed(2)) {
 80012e6:	2002      	movs	r0, #2
 80012e8:	f7ff fc1a 	bl	8000b20 <isButtonPressed>
 80012ec:	4603      	mov	r3, r0
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	f000 8091 	beq.w	8001416 <manual_run+0x17e>
				status = MAN_RED_YELLOW;
 80012f4:	4b4c      	ldr	r3, [pc, #304]	; (8001428 <manual_run+0x190>)
 80012f6:	220c      	movs	r2, #12
 80012f8:	601a      	str	r2, [r3, #0]
				Red_1();
 80012fa:	f000 fac1 	bl	8001880 <Red_1>
				Yellow_2();
 80012fe:	f000 fb57 	bl	80019b0 <Yellow_2>
				pedsGreen();
 8001302:	f000 fbab 	bl	8001a5c <pedsGreen>
				setTimer1(10000);
 8001306:	f242 7010 	movw	r0, #10000	; 0x2710
 800130a:	f000 fa6f 	bl	80017ec <setTimer1>
				pedsStatus = PED_GREEN;
 800130e:	4b48      	ldr	r3, [pc, #288]	; (8001430 <manual_run+0x198>)
 8001310:	2204      	movs	r2, #4
 8001312:	601a      	str	r2, [r3, #0]
			}
			break;
 8001314:	e07f      	b.n	8001416 <manual_run+0x17e>

		case MAN_RED_YELLOW:
			if(isButtonPressed(3));
 8001316:	2003      	movs	r0, #3
 8001318:	f7ff fc02 	bl	8000b20 <isButtonPressed>
			if(timer1_flag) {
 800131c:	4b43      	ldr	r3, [pc, #268]	; (800142c <manual_run+0x194>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	2b00      	cmp	r3, #0
 8001322:	d002      	beq.n	800132a <manual_run+0x92>
				status = INIT;
 8001324:	4b40      	ldr	r3, [pc, #256]	; (8001428 <manual_run+0x190>)
 8001326:	2201      	movs	r2, #1
 8001328:	601a      	str	r2, [r3, #0]
			}

			if(isButtonPressed(1)) {
 800132a:	2001      	movs	r0, #1
 800132c:	f7ff fbf8 	bl	8000b20 <isButtonPressed>
 8001330:	4603      	mov	r3, r0
 8001332:	2b00      	cmp	r3, #0
 8001334:	d002      	beq.n	800133c <manual_run+0xa4>
				manualClickButton1();
 8001336:	f000 fe25 	bl	8001f84 <manualClickButton1>
				break;
 800133a:	e073      	b.n	8001424 <manual_run+0x18c>
			}

			if (isButtonPressed(2)) {
 800133c:	2002      	movs	r0, #2
 800133e:	f7ff fbef 	bl	8000b20 <isButtonPressed>
 8001342:	4603      	mov	r3, r0
 8001344:	2b00      	cmp	r3, #0
 8001346:	d068      	beq.n	800141a <manual_run+0x182>
				status = MAN_GREEN_RED;
 8001348:	4b37      	ldr	r3, [pc, #220]	; (8001428 <manual_run+0x190>)
 800134a:	220d      	movs	r2, #13
 800134c:	601a      	str	r2, [r3, #0]
				Green_1();
 800134e:	f000 faab 	bl	80018a8 <Green_1>
				Red_2();
 8001352:	f000 fb0d 	bl	8001970 <Red_2>
				pedsRed();
 8001356:	f000 fb6d 	bl	8001a34 <pedsRed>
				pedsStatus = PED_RED;
 800135a:	4b35      	ldr	r3, [pc, #212]	; (8001430 <manual_run+0x198>)
 800135c:	2203      	movs	r2, #3
 800135e:	601a      	str	r2, [r3, #0]
				setTimer1(10000);
 8001360:	f242 7010 	movw	r0, #10000	; 0x2710
 8001364:	f000 fa42 	bl	80017ec <setTimer1>
			}
			break;
 8001368:	e057      	b.n	800141a <manual_run+0x182>

		case MAN_GREEN_RED:
			isButtonPressed(3);
 800136a:	2003      	movs	r0, #3
 800136c:	f7ff fbd8 	bl	8000b20 <isButtonPressed>
			if(timer1_flag) {
 8001370:	4b2e      	ldr	r3, [pc, #184]	; (800142c <manual_run+0x194>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	2b00      	cmp	r3, #0
 8001376:	d002      	beq.n	800137e <manual_run+0xe6>
				status = INIT;
 8001378:	4b2b      	ldr	r3, [pc, #172]	; (8001428 <manual_run+0x190>)
 800137a:	2201      	movs	r2, #1
 800137c:	601a      	str	r2, [r3, #0]
			}

			if(isButtonPressed(1)) {
 800137e:	2001      	movs	r0, #1
 8001380:	f7ff fbce 	bl	8000b20 <isButtonPressed>
 8001384:	4603      	mov	r3, r0
 8001386:	2b00      	cmp	r3, #0
 8001388:	d002      	beq.n	8001390 <manual_run+0xf8>
				manualClickButton1();
 800138a:	f000 fdfb 	bl	8001f84 <manualClickButton1>
				break;
 800138e:	e049      	b.n	8001424 <manual_run+0x18c>
			}

			if (isButtonPressed(2)) {
 8001390:	2002      	movs	r0, #2
 8001392:	f7ff fbc5 	bl	8000b20 <isButtonPressed>
 8001396:	4603      	mov	r3, r0
 8001398:	2b00      	cmp	r3, #0
 800139a:	d040      	beq.n	800141e <manual_run+0x186>
				status = MAN_YELLOW_RED;
 800139c:	4b22      	ldr	r3, [pc, #136]	; (8001428 <manual_run+0x190>)
 800139e:	220e      	movs	r2, #14
 80013a0:	601a      	str	r2, [r3, #0]
				Yellow_1();
 80013a2:	f000 fa95 	bl	80018d0 <Yellow_1>
				Red_2();
 80013a6:	f000 fae3 	bl	8001970 <Red_2>
				pedsRed();
 80013aa:	f000 fb43 	bl	8001a34 <pedsRed>
				pedsStatus = PED_RED;
 80013ae:	4b20      	ldr	r3, [pc, #128]	; (8001430 <manual_run+0x198>)
 80013b0:	2203      	movs	r2, #3
 80013b2:	601a      	str	r2, [r3, #0]
				setTimer1(10000);
 80013b4:	f242 7010 	movw	r0, #10000	; 0x2710
 80013b8:	f000 fa18 	bl	80017ec <setTimer1>
			}

			break;
 80013bc:	e02f      	b.n	800141e <manual_run+0x186>

		case MAN_YELLOW_RED:
			isButtonPressed(3);
 80013be:	2003      	movs	r0, #3
 80013c0:	f7ff fbae 	bl	8000b20 <isButtonPressed>
			if(timer1_flag) {
 80013c4:	4b19      	ldr	r3, [pc, #100]	; (800142c <manual_run+0x194>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d002      	beq.n	80013d2 <manual_run+0x13a>
				status = INIT;
 80013cc:	4b16      	ldr	r3, [pc, #88]	; (8001428 <manual_run+0x190>)
 80013ce:	2201      	movs	r2, #1
 80013d0:	601a      	str	r2, [r3, #0]
			}

			if(isButtonPressed(1)) {
 80013d2:	2001      	movs	r0, #1
 80013d4:	f7ff fba4 	bl	8000b20 <isButtonPressed>
 80013d8:	4603      	mov	r3, r0
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d002      	beq.n	80013e4 <manual_run+0x14c>
				manualClickButton1();
 80013de:	f000 fdd1 	bl	8001f84 <manualClickButton1>
				break;
 80013e2:	e01f      	b.n	8001424 <manual_run+0x18c>
			}

			if (isButtonPressed(2)) {
 80013e4:	2002      	movs	r0, #2
 80013e6:	f7ff fb9b 	bl	8000b20 <isButtonPressed>
 80013ea:	4603      	mov	r3, r0
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d018      	beq.n	8001422 <manual_run+0x18a>
				status = MAN_RED_GREEN;
 80013f0:	4b0d      	ldr	r3, [pc, #52]	; (8001428 <manual_run+0x190>)
 80013f2:	220b      	movs	r2, #11
 80013f4:	601a      	str	r2, [r3, #0]
				Red_1();
 80013f6:	f000 fa43 	bl	8001880 <Red_1>
				Green_2();
 80013fa:	f000 fac9 	bl	8001990 <Green_2>
				pedsGreen();
 80013fe:	f000 fb2d 	bl	8001a5c <pedsGreen>
				pedsStatus = PED_GREEN;
 8001402:	4b0b      	ldr	r3, [pc, #44]	; (8001430 <manual_run+0x198>)
 8001404:	2204      	movs	r2, #4
 8001406:	601a      	str	r2, [r3, #0]
				setTimer1(10000);
 8001408:	f242 7010 	movw	r0, #10000	; 0x2710
 800140c:	f000 f9ee 	bl	80017ec <setTimer1>
			}


			break;
 8001410:	e007      	b.n	8001422 <manual_run+0x18a>
		default:
			break;
 8001412:	bf00      	nop
 8001414:	e006      	b.n	8001424 <manual_run+0x18c>
			break;
 8001416:	bf00      	nop
 8001418:	e004      	b.n	8001424 <manual_run+0x18c>
			break;
 800141a:	bf00      	nop
 800141c:	e002      	b.n	8001424 <manual_run+0x18c>
			break;
 800141e:	bf00      	nop
 8001420:	e000      	b.n	8001424 <manual_run+0x18c>
			break;
 8001422:	bf00      	nop
	}
}
 8001424:	bf00      	nop
 8001426:	bd80      	pop	{r7, pc}
 8001428:	20000114 	.word	0x20000114
 800142c:	20000134 	.word	0x20000134
 8001430:	20000118 	.word	0x20000118

08001434 <pedestrian_run>:

#include "pedestrian_fsm.h"

int magnitude = 0;

void pedestrian_run(){
 8001434:	b5b0      	push	{r4, r5, r7, lr}
 8001436:	af00      	add	r7, sp, #0
	switch(pedsStatus) {
 8001438:	4b32      	ldr	r3, [pc, #200]	; (8001504 <pedestrian_run+0xd0>)
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	2b04      	cmp	r3, #4
 800143e:	d012      	beq.n	8001466 <pedestrian_run+0x32>
 8001440:	2b04      	cmp	r3, #4
 8001442:	dc59      	bgt.n	80014f8 <pedestrian_run+0xc4>
 8001444:	2b02      	cmp	r3, #2
 8001446:	d002      	beq.n	800144e <pedestrian_run+0x1a>
 8001448:	2b03      	cmp	r3, #3
 800144a:	d007      	beq.n	800145c <pedestrian_run+0x28>
			magnitude = 1000 - 1000*(numberCounter/(double)redDuration1);
			__HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_1,magnitude);
		}
		break;
	default:
		break;
 800144c:	e054      	b.n	80014f8 <pedestrian_run+0xc4>
		turnOffPeds();
 800144e:	f000 fb19 	bl	8001a84 <turnOffPeds>
		__HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_1,0);
 8001452:	4b2d      	ldr	r3, [pc, #180]	; (8001508 <pedestrian_run+0xd4>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	2200      	movs	r2, #0
 8001458:	635a      	str	r2, [r3, #52]	; 0x34
		break;
 800145a:	e050      	b.n	80014fe <pedestrian_run+0xca>
		__HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_1,0);
 800145c:	4b2a      	ldr	r3, [pc, #168]	; (8001508 <pedestrian_run+0xd4>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	2200      	movs	r2, #0
 8001462:	635a      	str	r2, [r3, #52]	; 0x34
		break;
 8001464:	e04b      	b.n	80014fe <pedestrian_run+0xca>
		if(isButtonPressed(0)){
 8001466:	2000      	movs	r0, #0
 8001468:	f7ff fb5a 	bl	8000b20 <isButtonPressed>
 800146c:	4603      	mov	r3, r0
 800146e:	2b00      	cmp	r3, #0
 8001470:	d044      	beq.n	80014fc <pedestrian_run+0xc8>
			if(status == MAN_RED_GREEN || status == MAN_RED_YELLOW){
 8001472:	4b26      	ldr	r3, [pc, #152]	; (800150c <pedestrian_run+0xd8>)
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	2b0b      	cmp	r3, #11
 8001478:	d003      	beq.n	8001482 <pedestrian_run+0x4e>
 800147a:	4b24      	ldr	r3, [pc, #144]	; (800150c <pedestrian_run+0xd8>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	2b0c      	cmp	r3, #12
 8001480:	d109      	bne.n	8001496 <pedestrian_run+0x62>
				magnitude = 1000;
 8001482:	4b23      	ldr	r3, [pc, #140]	; (8001510 <pedestrian_run+0xdc>)
 8001484:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001488:	601a      	str	r2, [r3, #0]
				__HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_1,1000);
 800148a:	4b1f      	ldr	r3, [pc, #124]	; (8001508 <pedestrian_run+0xd4>)
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001492:	635a      	str	r2, [r3, #52]	; 0x34
				break;
 8001494:	e033      	b.n	80014fe <pedestrian_run+0xca>
			magnitude = 1000 - 1000*(numberCounter/(double)redDuration1);
 8001496:	4b1f      	ldr	r3, [pc, #124]	; (8001514 <pedestrian_run+0xe0>)
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	4618      	mov	r0, r3
 800149c:	f7fe ffa8 	bl	80003f0 <__aeabi_i2d>
 80014a0:	4604      	mov	r4, r0
 80014a2:	460d      	mov	r5, r1
 80014a4:	4b1c      	ldr	r3, [pc, #112]	; (8001518 <pedestrian_run+0xe4>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	4618      	mov	r0, r3
 80014aa:	f7fe ffa1 	bl	80003f0 <__aeabi_i2d>
 80014ae:	4602      	mov	r2, r0
 80014b0:	460b      	mov	r3, r1
 80014b2:	4620      	mov	r0, r4
 80014b4:	4629      	mov	r1, r5
 80014b6:	f7ff f92f 	bl	8000718 <__aeabi_ddiv>
 80014ba:	4602      	mov	r2, r0
 80014bc:	460b      	mov	r3, r1
 80014be:	4610      	mov	r0, r2
 80014c0:	4619      	mov	r1, r3
 80014c2:	f04f 0200 	mov.w	r2, #0
 80014c6:	4b15      	ldr	r3, [pc, #84]	; (800151c <pedestrian_run+0xe8>)
 80014c8:	f7fe fffc 	bl	80004c4 <__aeabi_dmul>
 80014cc:	4602      	mov	r2, r0
 80014ce:	460b      	mov	r3, r1
 80014d0:	f04f 0000 	mov.w	r0, #0
 80014d4:	4911      	ldr	r1, [pc, #68]	; (800151c <pedestrian_run+0xe8>)
 80014d6:	f7fe fe3d 	bl	8000154 <__aeabi_dsub>
 80014da:	4602      	mov	r2, r0
 80014dc:	460b      	mov	r3, r1
 80014de:	4610      	mov	r0, r2
 80014e0:	4619      	mov	r1, r3
 80014e2:	f7ff fa01 	bl	80008e8 <__aeabi_d2iz>
 80014e6:	4603      	mov	r3, r0
 80014e8:	4a09      	ldr	r2, [pc, #36]	; (8001510 <pedestrian_run+0xdc>)
 80014ea:	6013      	str	r3, [r2, #0]
			__HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_1,magnitude);
 80014ec:	4b08      	ldr	r3, [pc, #32]	; (8001510 <pedestrian_run+0xdc>)
 80014ee:	681a      	ldr	r2, [r3, #0]
 80014f0:	4b05      	ldr	r3, [pc, #20]	; (8001508 <pedestrian_run+0xd4>)
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	635a      	str	r2, [r3, #52]	; 0x34
		break;
 80014f6:	e001      	b.n	80014fc <pedestrian_run+0xc8>
		break;
 80014f8:	bf00      	nop
 80014fa:	e000      	b.n	80014fe <pedestrian_run+0xca>
		break;
 80014fc:	bf00      	nop
	}
}
 80014fe:	bf00      	nop
 8001500:	bdb0      	pop	{r4, r5, r7, pc}
 8001502:	bf00      	nop
 8001504:	20000118 	.word	0x20000118
 8001508:	20000154 	.word	0x20000154
 800150c:	20000114 	.word	0x20000114
 8001510:	2000012c 	.word	0x2000012c
 8001514:	2000011c 	.word	0x2000011c
 8001518:	20000010 	.word	0x20000010
 800151c:	408f4000 	.word	0x408f4000

08001520 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001520:	b480      	push	{r7}
 8001522:	b085      	sub	sp, #20
 8001524:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001526:	4b15      	ldr	r3, [pc, #84]	; (800157c <HAL_MspInit+0x5c>)
 8001528:	699b      	ldr	r3, [r3, #24]
 800152a:	4a14      	ldr	r2, [pc, #80]	; (800157c <HAL_MspInit+0x5c>)
 800152c:	f043 0301 	orr.w	r3, r3, #1
 8001530:	6193      	str	r3, [r2, #24]
 8001532:	4b12      	ldr	r3, [pc, #72]	; (800157c <HAL_MspInit+0x5c>)
 8001534:	699b      	ldr	r3, [r3, #24]
 8001536:	f003 0301 	and.w	r3, r3, #1
 800153a:	60bb      	str	r3, [r7, #8]
 800153c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800153e:	4b0f      	ldr	r3, [pc, #60]	; (800157c <HAL_MspInit+0x5c>)
 8001540:	69db      	ldr	r3, [r3, #28]
 8001542:	4a0e      	ldr	r2, [pc, #56]	; (800157c <HAL_MspInit+0x5c>)
 8001544:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001548:	61d3      	str	r3, [r2, #28]
 800154a:	4b0c      	ldr	r3, [pc, #48]	; (800157c <HAL_MspInit+0x5c>)
 800154c:	69db      	ldr	r3, [r3, #28]
 800154e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001552:	607b      	str	r3, [r7, #4]
 8001554:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001556:	4b0a      	ldr	r3, [pc, #40]	; (8001580 <HAL_MspInit+0x60>)
 8001558:	685b      	ldr	r3, [r3, #4]
 800155a:	60fb      	str	r3, [r7, #12]
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001562:	60fb      	str	r3, [r7, #12]
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800156a:	60fb      	str	r3, [r7, #12]
 800156c:	4a04      	ldr	r2, [pc, #16]	; (8001580 <HAL_MspInit+0x60>)
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001572:	bf00      	nop
 8001574:	3714      	adds	r7, #20
 8001576:	46bd      	mov	sp, r7
 8001578:	bc80      	pop	{r7}
 800157a:	4770      	bx	lr
 800157c:	40021000 	.word	0x40021000
 8001580:	40010000 	.word	0x40010000

08001584 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b084      	sub	sp, #16
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001594:	d114      	bne.n	80015c0 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001596:	4b15      	ldr	r3, [pc, #84]	; (80015ec <HAL_TIM_Base_MspInit+0x68>)
 8001598:	69db      	ldr	r3, [r3, #28]
 800159a:	4a14      	ldr	r2, [pc, #80]	; (80015ec <HAL_TIM_Base_MspInit+0x68>)
 800159c:	f043 0301 	orr.w	r3, r3, #1
 80015a0:	61d3      	str	r3, [r2, #28]
 80015a2:	4b12      	ldr	r3, [pc, #72]	; (80015ec <HAL_TIM_Base_MspInit+0x68>)
 80015a4:	69db      	ldr	r3, [r3, #28]
 80015a6:	f003 0301 	and.w	r3, r3, #1
 80015aa:	60fb      	str	r3, [r7, #12]
 80015ac:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80015ae:	2200      	movs	r2, #0
 80015b0:	2100      	movs	r1, #0
 80015b2:	201c      	movs	r0, #28
 80015b4:	f000 feab 	bl	800230e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80015b8:	201c      	movs	r0, #28
 80015ba:	f000 fec4 	bl	8002346 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80015be:	e010      	b.n	80015e2 <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM3)
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	4a0a      	ldr	r2, [pc, #40]	; (80015f0 <HAL_TIM_Base_MspInit+0x6c>)
 80015c6:	4293      	cmp	r3, r2
 80015c8:	d10b      	bne.n	80015e2 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80015ca:	4b08      	ldr	r3, [pc, #32]	; (80015ec <HAL_TIM_Base_MspInit+0x68>)
 80015cc:	69db      	ldr	r3, [r3, #28]
 80015ce:	4a07      	ldr	r2, [pc, #28]	; (80015ec <HAL_TIM_Base_MspInit+0x68>)
 80015d0:	f043 0302 	orr.w	r3, r3, #2
 80015d4:	61d3      	str	r3, [r2, #28]
 80015d6:	4b05      	ldr	r3, [pc, #20]	; (80015ec <HAL_TIM_Base_MspInit+0x68>)
 80015d8:	69db      	ldr	r3, [r3, #28]
 80015da:	f003 0302 	and.w	r3, r3, #2
 80015de:	60bb      	str	r3, [r7, #8]
 80015e0:	68bb      	ldr	r3, [r7, #8]
}
 80015e2:	bf00      	nop
 80015e4:	3710      	adds	r7, #16
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bd80      	pop	{r7, pc}
 80015ea:	bf00      	nop
 80015ec:	40021000 	.word	0x40021000
 80015f0:	40000400 	.word	0x40000400

080015f4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b088      	sub	sp, #32
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015fc:	f107 0310 	add.w	r3, r7, #16
 8001600:	2200      	movs	r2, #0
 8001602:	601a      	str	r2, [r3, #0]
 8001604:	605a      	str	r2, [r3, #4]
 8001606:	609a      	str	r2, [r3, #8]
 8001608:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM3)
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	4a0f      	ldr	r2, [pc, #60]	; (800164c <HAL_TIM_MspPostInit+0x58>)
 8001610:	4293      	cmp	r3, r2
 8001612:	d117      	bne.n	8001644 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001614:	4b0e      	ldr	r3, [pc, #56]	; (8001650 <HAL_TIM_MspPostInit+0x5c>)
 8001616:	699b      	ldr	r3, [r3, #24]
 8001618:	4a0d      	ldr	r2, [pc, #52]	; (8001650 <HAL_TIM_MspPostInit+0x5c>)
 800161a:	f043 0304 	orr.w	r3, r3, #4
 800161e:	6193      	str	r3, [r2, #24]
 8001620:	4b0b      	ldr	r3, [pc, #44]	; (8001650 <HAL_TIM_MspPostInit+0x5c>)
 8001622:	699b      	ldr	r3, [r3, #24]
 8001624:	f003 0304 	and.w	r3, r3, #4
 8001628:	60fb      	str	r3, [r7, #12]
 800162a:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = Buzzer_Pin;
 800162c:	2340      	movs	r3, #64	; 0x40
 800162e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001630:	2302      	movs	r3, #2
 8001632:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001634:	2302      	movs	r3, #2
 8001636:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Buzzer_GPIO_Port, &GPIO_InitStruct);
 8001638:	f107 0310 	add.w	r3, r7, #16
 800163c:	4619      	mov	r1, r3
 800163e:	4805      	ldr	r0, [pc, #20]	; (8001654 <HAL_TIM_MspPostInit+0x60>)
 8001640:	f000 ff4c 	bl	80024dc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001644:	bf00      	nop
 8001646:	3720      	adds	r7, #32
 8001648:	46bd      	mov	sp, r7
 800164a:	bd80      	pop	{r7, pc}
 800164c:	40000400 	.word	0x40000400
 8001650:	40021000 	.word	0x40021000
 8001654:	40010800 	.word	0x40010800

08001658 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b088      	sub	sp, #32
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001660:	f107 0310 	add.w	r3, r7, #16
 8001664:	2200      	movs	r2, #0
 8001666:	601a      	str	r2, [r3, #0]
 8001668:	605a      	str	r2, [r3, #4]
 800166a:	609a      	str	r2, [r3, #8]
 800166c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	4a1f      	ldr	r2, [pc, #124]	; (80016f0 <HAL_UART_MspInit+0x98>)
 8001674:	4293      	cmp	r3, r2
 8001676:	d137      	bne.n	80016e8 <HAL_UART_MspInit+0x90>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001678:	4b1e      	ldr	r3, [pc, #120]	; (80016f4 <HAL_UART_MspInit+0x9c>)
 800167a:	69db      	ldr	r3, [r3, #28]
 800167c:	4a1d      	ldr	r2, [pc, #116]	; (80016f4 <HAL_UART_MspInit+0x9c>)
 800167e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001682:	61d3      	str	r3, [r2, #28]
 8001684:	4b1b      	ldr	r3, [pc, #108]	; (80016f4 <HAL_UART_MspInit+0x9c>)
 8001686:	69db      	ldr	r3, [r3, #28]
 8001688:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800168c:	60fb      	str	r3, [r7, #12]
 800168e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001690:	4b18      	ldr	r3, [pc, #96]	; (80016f4 <HAL_UART_MspInit+0x9c>)
 8001692:	699b      	ldr	r3, [r3, #24]
 8001694:	4a17      	ldr	r2, [pc, #92]	; (80016f4 <HAL_UART_MspInit+0x9c>)
 8001696:	f043 0304 	orr.w	r3, r3, #4
 800169a:	6193      	str	r3, [r2, #24]
 800169c:	4b15      	ldr	r3, [pc, #84]	; (80016f4 <HAL_UART_MspInit+0x9c>)
 800169e:	699b      	ldr	r3, [r3, #24]
 80016a0:	f003 0304 	and.w	r3, r3, #4
 80016a4:	60bb      	str	r3, [r7, #8]
 80016a6:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80016a8:	2304      	movs	r3, #4
 80016aa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016ac:	2302      	movs	r3, #2
 80016ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80016b0:	2303      	movs	r3, #3
 80016b2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016b4:	f107 0310 	add.w	r3, r7, #16
 80016b8:	4619      	mov	r1, r3
 80016ba:	480f      	ldr	r0, [pc, #60]	; (80016f8 <HAL_UART_MspInit+0xa0>)
 80016bc:	f000 ff0e 	bl	80024dc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80016c0:	2308      	movs	r3, #8
 80016c2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016c4:	2300      	movs	r3, #0
 80016c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016c8:	2300      	movs	r3, #0
 80016ca:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016cc:	f107 0310 	add.w	r3, r7, #16
 80016d0:	4619      	mov	r1, r3
 80016d2:	4809      	ldr	r0, [pc, #36]	; (80016f8 <HAL_UART_MspInit+0xa0>)
 80016d4:	f000 ff02 	bl	80024dc <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80016d8:	2200      	movs	r2, #0
 80016da:	2100      	movs	r1, #0
 80016dc:	2026      	movs	r0, #38	; 0x26
 80016de:	f000 fe16 	bl	800230e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80016e2:	2026      	movs	r0, #38	; 0x26
 80016e4:	f000 fe2f 	bl	8002346 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80016e8:	bf00      	nop
 80016ea:	3720      	adds	r7, #32
 80016ec:	46bd      	mov	sp, r7
 80016ee:	bd80      	pop	{r7, pc}
 80016f0:	40004400 	.word	0x40004400
 80016f4:	40021000 	.word	0x40021000
 80016f8:	40010800 	.word	0x40010800

080016fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016fc:	b480      	push	{r7}
 80016fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001700:	e7fe      	b.n	8001700 <NMI_Handler+0x4>

08001702 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001702:	b480      	push	{r7}
 8001704:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001706:	e7fe      	b.n	8001706 <HardFault_Handler+0x4>

08001708 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001708:	b480      	push	{r7}
 800170a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800170c:	e7fe      	b.n	800170c <MemManage_Handler+0x4>

0800170e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800170e:	b480      	push	{r7}
 8001710:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001712:	e7fe      	b.n	8001712 <BusFault_Handler+0x4>

08001714 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001714:	b480      	push	{r7}
 8001716:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001718:	e7fe      	b.n	8001718 <UsageFault_Handler+0x4>

0800171a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800171a:	b480      	push	{r7}
 800171c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800171e:	bf00      	nop
 8001720:	46bd      	mov	sp, r7
 8001722:	bc80      	pop	{r7}
 8001724:	4770      	bx	lr

08001726 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001726:	b480      	push	{r7}
 8001728:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800172a:	bf00      	nop
 800172c:	46bd      	mov	sp, r7
 800172e:	bc80      	pop	{r7}
 8001730:	4770      	bx	lr

08001732 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001732:	b480      	push	{r7}
 8001734:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001736:	bf00      	nop
 8001738:	46bd      	mov	sp, r7
 800173a:	bc80      	pop	{r7}
 800173c:	4770      	bx	lr

0800173e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800173e:	b580      	push	{r7, lr}
 8001740:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001742:	f000 fcf1 	bl	8002128 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001746:	bf00      	nop
 8001748:	bd80      	pop	{r7, pc}
	...

0800174c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001750:	4802      	ldr	r0, [pc, #8]	; (800175c <TIM2_IRQHandler+0x10>)
 8001752:	f001 fe45 	bl	80033e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001756:	bf00      	nop
 8001758:	bd80      	pop	{r7, pc}
 800175a:	bf00      	nop
 800175c:	2000019c 	.word	0x2000019c

08001760 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001764:	4802      	ldr	r0, [pc, #8]	; (8001770 <USART2_IRQHandler+0x10>)
 8001766:	f002 fcdd 	bl	8004124 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800176a:	bf00      	nop
 800176c:	bd80      	pop	{r7, pc}
 800176e:	bf00      	nop
 8001770:	200001e4 	.word	0x200001e4

08001774 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b086      	sub	sp, #24
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800177c:	4a14      	ldr	r2, [pc, #80]	; (80017d0 <_sbrk+0x5c>)
 800177e:	4b15      	ldr	r3, [pc, #84]	; (80017d4 <_sbrk+0x60>)
 8001780:	1ad3      	subs	r3, r2, r3
 8001782:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001784:	697b      	ldr	r3, [r7, #20]
 8001786:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001788:	4b13      	ldr	r3, [pc, #76]	; (80017d8 <_sbrk+0x64>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	2b00      	cmp	r3, #0
 800178e:	d102      	bne.n	8001796 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001790:	4b11      	ldr	r3, [pc, #68]	; (80017d8 <_sbrk+0x64>)
 8001792:	4a12      	ldr	r2, [pc, #72]	; (80017dc <_sbrk+0x68>)
 8001794:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001796:	4b10      	ldr	r3, [pc, #64]	; (80017d8 <_sbrk+0x64>)
 8001798:	681a      	ldr	r2, [r3, #0]
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	4413      	add	r3, r2
 800179e:	693a      	ldr	r2, [r7, #16]
 80017a0:	429a      	cmp	r2, r3
 80017a2:	d207      	bcs.n	80017b4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80017a4:	f003 f8b6 	bl	8004914 <__errno>
 80017a8:	4603      	mov	r3, r0
 80017aa:	220c      	movs	r2, #12
 80017ac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80017ae:	f04f 33ff 	mov.w	r3, #4294967295
 80017b2:	e009      	b.n	80017c8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80017b4:	4b08      	ldr	r3, [pc, #32]	; (80017d8 <_sbrk+0x64>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80017ba:	4b07      	ldr	r3, [pc, #28]	; (80017d8 <_sbrk+0x64>)
 80017bc:	681a      	ldr	r2, [r3, #0]
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	4413      	add	r3, r2
 80017c2:	4a05      	ldr	r2, [pc, #20]	; (80017d8 <_sbrk+0x64>)
 80017c4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80017c6:	68fb      	ldr	r3, [r7, #12]
}
 80017c8:	4618      	mov	r0, r3
 80017ca:	3718      	adds	r7, #24
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd80      	pop	{r7, pc}
 80017d0:	20005000 	.word	0x20005000
 80017d4:	00000400 	.word	0x00000400
 80017d8:	20000130 	.word	0x20000130
 80017dc:	20000230 	.word	0x20000230

080017e0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80017e0:	b480      	push	{r7}
 80017e2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80017e4:	bf00      	nop
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bc80      	pop	{r7}
 80017ea:	4770      	bx	lr

080017ec <setTimer1>:
#include "timer.h"

int timer1_flag = 0, timer2_flag = 0;
int timer1_counter = 0, timer2_counter = 0;

void setTimer1(int duration){
 80017ec:	b480      	push	{r7}
 80017ee:	b083      	sub	sp, #12
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
	timer1_counter = duration/TIMER_CYCLE;
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	4a08      	ldr	r2, [pc, #32]	; (8001818 <setTimer1+0x2c>)
 80017f8:	fb82 1203 	smull	r1, r2, r2, r3
 80017fc:	1092      	asrs	r2, r2, #2
 80017fe:	17db      	asrs	r3, r3, #31
 8001800:	1ad3      	subs	r3, r2, r3
 8001802:	4a06      	ldr	r2, [pc, #24]	; (800181c <setTimer1+0x30>)
 8001804:	6013      	str	r3, [r2, #0]
	timer1_flag = 0;
 8001806:	4b06      	ldr	r3, [pc, #24]	; (8001820 <setTimer1+0x34>)
 8001808:	2200      	movs	r2, #0
 800180a:	601a      	str	r2, [r3, #0]
}
 800180c:	bf00      	nop
 800180e:	370c      	adds	r7, #12
 8001810:	46bd      	mov	sp, r7
 8001812:	bc80      	pop	{r7}
 8001814:	4770      	bx	lr
 8001816:	bf00      	nop
 8001818:	66666667 	.word	0x66666667
 800181c:	2000013c 	.word	0x2000013c
 8001820:	20000134 	.word	0x20000134

08001824 <timer_run>:
	timer2_flag = 0;
}



void timer_run(){
 8001824:	b480      	push	{r7}
 8001826:	af00      	add	r7, sp, #0
	if(timer1_counter > 0){
 8001828:	4b11      	ldr	r3, [pc, #68]	; (8001870 <timer_run+0x4c>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	2b00      	cmp	r3, #0
 800182e:	dd0b      	ble.n	8001848 <timer_run+0x24>
		timer1_counter--;
 8001830:	4b0f      	ldr	r3, [pc, #60]	; (8001870 <timer_run+0x4c>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	3b01      	subs	r3, #1
 8001836:	4a0e      	ldr	r2, [pc, #56]	; (8001870 <timer_run+0x4c>)
 8001838:	6013      	str	r3, [r2, #0]
		if(timer1_counter == 0) timer1_flag = 1;
 800183a:	4b0d      	ldr	r3, [pc, #52]	; (8001870 <timer_run+0x4c>)
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	2b00      	cmp	r3, #0
 8001840:	d102      	bne.n	8001848 <timer_run+0x24>
 8001842:	4b0c      	ldr	r3, [pc, #48]	; (8001874 <timer_run+0x50>)
 8001844:	2201      	movs	r2, #1
 8001846:	601a      	str	r2, [r3, #0]
	}
	if(timer2_counter > 0){
 8001848:	4b0b      	ldr	r3, [pc, #44]	; (8001878 <timer_run+0x54>)
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	2b00      	cmp	r3, #0
 800184e:	dd0b      	ble.n	8001868 <timer_run+0x44>
		timer2_counter--;
 8001850:	4b09      	ldr	r3, [pc, #36]	; (8001878 <timer_run+0x54>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	3b01      	subs	r3, #1
 8001856:	4a08      	ldr	r2, [pc, #32]	; (8001878 <timer_run+0x54>)
 8001858:	6013      	str	r3, [r2, #0]
		if(timer2_counter == 0) timer2_flag = 1;
 800185a:	4b07      	ldr	r3, [pc, #28]	; (8001878 <timer_run+0x54>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	2b00      	cmp	r3, #0
 8001860:	d102      	bne.n	8001868 <timer_run+0x44>
 8001862:	4b06      	ldr	r3, [pc, #24]	; (800187c <timer_run+0x58>)
 8001864:	2201      	movs	r2, #1
 8001866:	601a      	str	r2, [r3, #0]
	}

}
 8001868:	bf00      	nop
 800186a:	46bd      	mov	sp, r7
 800186c:	bc80      	pop	{r7}
 800186e:	4770      	bx	lr
 8001870:	2000013c 	.word	0x2000013c
 8001874:	20000134 	.word	0x20000134
 8001878:	20000140 	.word	0x20000140
 800187c:	20000138 	.word	0x20000138

08001880 <Red_1>:
 *      Author: HuyKiet
 */

#include "traffic1.h"

void Red_1(){
 8001880:	b580      	push	{r7, lr}
 8001882:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(TL1_0_GPIO_Port, TL1_0_Pin, GPIO_PIN_SET);
 8001884:	2201      	movs	r2, #1
 8001886:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800188a:	4805      	ldr	r0, [pc, #20]	; (80018a0 <Red_1+0x20>)
 800188c:	f000 ffc1 	bl	8002812 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TL1_1_GPIO_Port, TL1_1_Pin, GPIO_PIN_RESET);
 8001890:	2200      	movs	r2, #0
 8001892:	2108      	movs	r1, #8
 8001894:	4803      	ldr	r0, [pc, #12]	; (80018a4 <Red_1+0x24>)
 8001896:	f000 ffbc 	bl	8002812 <HAL_GPIO_WritePin>

}
 800189a:	bf00      	nop
 800189c:	bd80      	pop	{r7, pc}
 800189e:	bf00      	nop
 80018a0:	40010800 	.word	0x40010800
 80018a4:	40010c00 	.word	0x40010c00

080018a8 <Green_1>:

void Green_1(){
 80018a8:	b580      	push	{r7, lr}
 80018aa:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(TL1_0_GPIO_Port, TL1_0_Pin, GPIO_PIN_RESET);
 80018ac:	2200      	movs	r2, #0
 80018ae:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80018b2:	4805      	ldr	r0, [pc, #20]	; (80018c8 <Green_1+0x20>)
 80018b4:	f000 ffad 	bl	8002812 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TL1_1_GPIO_Port, TL1_1_Pin, GPIO_PIN_SET);
 80018b8:	2201      	movs	r2, #1
 80018ba:	2108      	movs	r1, #8
 80018bc:	4803      	ldr	r0, [pc, #12]	; (80018cc <Green_1+0x24>)
 80018be:	f000 ffa8 	bl	8002812 <HAL_GPIO_WritePin>
}
 80018c2:	bf00      	nop
 80018c4:	bd80      	pop	{r7, pc}
 80018c6:	bf00      	nop
 80018c8:	40010800 	.word	0x40010800
 80018cc:	40010c00 	.word	0x40010c00

080018d0 <Yellow_1>:

void Yellow_1(){
 80018d0:	b580      	push	{r7, lr}
 80018d2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(TL1_0_GPIO_Port, TL1_0_Pin, GPIO_PIN_SET);
 80018d4:	2201      	movs	r2, #1
 80018d6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80018da:	4805      	ldr	r0, [pc, #20]	; (80018f0 <Yellow_1+0x20>)
 80018dc:	f000 ff99 	bl	8002812 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TL1_1_GPIO_Port, TL1_1_Pin, GPIO_PIN_SET);
 80018e0:	2201      	movs	r2, #1
 80018e2:	2108      	movs	r1, #8
 80018e4:	4803      	ldr	r0, [pc, #12]	; (80018f4 <Yellow_1+0x24>)
 80018e6:	f000 ff94 	bl	8002812 <HAL_GPIO_WritePin>
}
 80018ea:	bf00      	nop
 80018ec:	bd80      	pop	{r7, pc}
 80018ee:	bf00      	nop
 80018f0:	40010800 	.word	0x40010800
 80018f4:	40010c00 	.word	0x40010c00

080018f8 <turnOffTraffic1>:

void turnOffTraffic1(){
 80018f8:	b580      	push	{r7, lr}
 80018fa:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(TL1_0_GPIO_Port, TL1_0_Pin, GPIO_PIN_RESET);
 80018fc:	2200      	movs	r2, #0
 80018fe:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001902:	4805      	ldr	r0, [pc, #20]	; (8001918 <turnOffTraffic1+0x20>)
 8001904:	f000 ff85 	bl	8002812 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TL1_1_GPIO_Port, TL1_1_Pin, GPIO_PIN_RESET);
 8001908:	2200      	movs	r2, #0
 800190a:	2108      	movs	r1, #8
 800190c:	4803      	ldr	r0, [pc, #12]	; (800191c <turnOffTraffic1+0x24>)
 800190e:	f000 ff80 	bl	8002812 <HAL_GPIO_WritePin>
}
 8001912:	bf00      	nop
 8001914:	bd80      	pop	{r7, pc}
 8001916:	bf00      	nop
 8001918:	40010800 	.word	0x40010800
 800191c:	40010c00 	.word	0x40010c00

08001920 <toggleRed1>:

void toggleRed1(){
 8001920:	b580      	push	{r7, lr}
 8001922:	af00      	add	r7, sp, #0
	// Only use when led is clear or red.
	HAL_GPIO_TogglePin(TL1_0_GPIO_Port, TL1_0_Pin);
 8001924:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001928:	4802      	ldr	r0, [pc, #8]	; (8001934 <toggleRed1+0x14>)
 800192a:	f000 ff8a 	bl	8002842 <HAL_GPIO_TogglePin>
}
 800192e:	bf00      	nop
 8001930:	bd80      	pop	{r7, pc}
 8001932:	bf00      	nop
 8001934:	40010800 	.word	0x40010800

08001938 <toggleGreen1>:

void toggleGreen1(){
 8001938:	b580      	push	{r7, lr}
 800193a:	af00      	add	r7, sp, #0
	// Only use when led is clear or green.
	HAL_GPIO_TogglePin(TL1_1_GPIO_Port, TL1_1_Pin);
 800193c:	2108      	movs	r1, #8
 800193e:	4802      	ldr	r0, [pc, #8]	; (8001948 <toggleGreen1+0x10>)
 8001940:	f000 ff7f 	bl	8002842 <HAL_GPIO_TogglePin>
}
 8001944:	bf00      	nop
 8001946:	bd80      	pop	{r7, pc}
 8001948:	40010c00 	.word	0x40010c00

0800194c <toggleYellow1>:

void toggleYellow1(){
 800194c:	b580      	push	{r7, lr}
 800194e:	af00      	add	r7, sp, #0
	// Only use when led is clear or yellow.
	HAL_GPIO_TogglePin(TL1_0_GPIO_Port, TL1_0_Pin);
 8001950:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001954:	4804      	ldr	r0, [pc, #16]	; (8001968 <toggleYellow1+0x1c>)
 8001956:	f000 ff74 	bl	8002842 <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(TL1_1_GPIO_Port, TL1_1_Pin);
 800195a:	2108      	movs	r1, #8
 800195c:	4803      	ldr	r0, [pc, #12]	; (800196c <toggleYellow1+0x20>)
 800195e:	f000 ff70 	bl	8002842 <HAL_GPIO_TogglePin>
}
 8001962:	bf00      	nop
 8001964:	bd80      	pop	{r7, pc}
 8001966:	bf00      	nop
 8001968:	40010800 	.word	0x40010800
 800196c:	40010c00 	.word	0x40010c00

08001970 <Red_2>:
 */

#include "traffic2.h"


void Red_2(){
 8001970:	b580      	push	{r7, lr}
 8001972:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(TL2_0_GPIO_Port, TL2_0_Pin, GPIO_PIN_SET);
 8001974:	2201      	movs	r2, #1
 8001976:	2120      	movs	r1, #32
 8001978:	4804      	ldr	r0, [pc, #16]	; (800198c <Red_2+0x1c>)
 800197a:	f000 ff4a 	bl	8002812 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TL2_1_GPIO_Port, TL2_1_Pin, GPIO_PIN_RESET);
 800197e:	2200      	movs	r2, #0
 8001980:	2110      	movs	r1, #16
 8001982:	4802      	ldr	r0, [pc, #8]	; (800198c <Red_2+0x1c>)
 8001984:	f000 ff45 	bl	8002812 <HAL_GPIO_WritePin>
}
 8001988:	bf00      	nop
 800198a:	bd80      	pop	{r7, pc}
 800198c:	40010c00 	.word	0x40010c00

08001990 <Green_2>:


void Green_2(){
 8001990:	b580      	push	{r7, lr}
 8001992:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(TL2_0_GPIO_Port, TL2_0_Pin, GPIO_PIN_RESET);
 8001994:	2200      	movs	r2, #0
 8001996:	2120      	movs	r1, #32
 8001998:	4804      	ldr	r0, [pc, #16]	; (80019ac <Green_2+0x1c>)
 800199a:	f000 ff3a 	bl	8002812 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TL2_1_GPIO_Port, TL2_1_Pin, GPIO_PIN_SET);
 800199e:	2201      	movs	r2, #1
 80019a0:	2110      	movs	r1, #16
 80019a2:	4802      	ldr	r0, [pc, #8]	; (80019ac <Green_2+0x1c>)
 80019a4:	f000 ff35 	bl	8002812 <HAL_GPIO_WritePin>
}
 80019a8:	bf00      	nop
 80019aa:	bd80      	pop	{r7, pc}
 80019ac:	40010c00 	.word	0x40010c00

080019b0 <Yellow_2>:

void Yellow_2(){
 80019b0:	b580      	push	{r7, lr}
 80019b2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(TL2_0_GPIO_Port, TL2_0_Pin, GPIO_PIN_SET);
 80019b4:	2201      	movs	r2, #1
 80019b6:	2120      	movs	r1, #32
 80019b8:	4804      	ldr	r0, [pc, #16]	; (80019cc <Yellow_2+0x1c>)
 80019ba:	f000 ff2a 	bl	8002812 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TL2_1_GPIO_Port, TL2_1_Pin, GPIO_PIN_SET);
 80019be:	2201      	movs	r2, #1
 80019c0:	2110      	movs	r1, #16
 80019c2:	4802      	ldr	r0, [pc, #8]	; (80019cc <Yellow_2+0x1c>)
 80019c4:	f000 ff25 	bl	8002812 <HAL_GPIO_WritePin>
}
 80019c8:	bf00      	nop
 80019ca:	bd80      	pop	{r7, pc}
 80019cc:	40010c00 	.word	0x40010c00

080019d0 <turnOffTraffic2>:

void turnOffTraffic2(){
 80019d0:	b580      	push	{r7, lr}
 80019d2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(TL2_0_GPIO_Port, TL2_0_Pin, GPIO_PIN_RESET);
 80019d4:	2200      	movs	r2, #0
 80019d6:	2120      	movs	r1, #32
 80019d8:	4804      	ldr	r0, [pc, #16]	; (80019ec <turnOffTraffic2+0x1c>)
 80019da:	f000 ff1a 	bl	8002812 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TL2_1_GPIO_Port, TL2_1_Pin, GPIO_PIN_RESET);
 80019de:	2200      	movs	r2, #0
 80019e0:	2110      	movs	r1, #16
 80019e2:	4802      	ldr	r0, [pc, #8]	; (80019ec <turnOffTraffic2+0x1c>)
 80019e4:	f000 ff15 	bl	8002812 <HAL_GPIO_WritePin>
}
 80019e8:	bf00      	nop
 80019ea:	bd80      	pop	{r7, pc}
 80019ec:	40010c00 	.word	0x40010c00

080019f0 <toggleRed2>:


void toggleRed2(){
 80019f0:	b580      	push	{r7, lr}
 80019f2:	af00      	add	r7, sp, #0
	// Only use when led is clear or red.
	HAL_GPIO_TogglePin(TL2_0_GPIO_Port, TL2_0_Pin);
 80019f4:	2120      	movs	r1, #32
 80019f6:	4802      	ldr	r0, [pc, #8]	; (8001a00 <toggleRed2+0x10>)
 80019f8:	f000 ff23 	bl	8002842 <HAL_GPIO_TogglePin>
}
 80019fc:	bf00      	nop
 80019fe:	bd80      	pop	{r7, pc}
 8001a00:	40010c00 	.word	0x40010c00

08001a04 <toggleGreen2>:

void toggleGreen2(){
 8001a04:	b580      	push	{r7, lr}
 8001a06:	af00      	add	r7, sp, #0
	// Only use when led is clear or green.
	HAL_GPIO_TogglePin(TL2_1_GPIO_Port, TL2_1_Pin);
 8001a08:	2110      	movs	r1, #16
 8001a0a:	4802      	ldr	r0, [pc, #8]	; (8001a14 <toggleGreen2+0x10>)
 8001a0c:	f000 ff19 	bl	8002842 <HAL_GPIO_TogglePin>
}
 8001a10:	bf00      	nop
 8001a12:	bd80      	pop	{r7, pc}
 8001a14:	40010c00 	.word	0x40010c00

08001a18 <toggleYellow2>:


void toggleYellow2(){
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	af00      	add	r7, sp, #0
	// Only use when led is clear or yellow.
	HAL_GPIO_TogglePin(TL2_0_GPIO_Port, TL2_0_Pin);
 8001a1c:	2120      	movs	r1, #32
 8001a1e:	4804      	ldr	r0, [pc, #16]	; (8001a30 <toggleYellow2+0x18>)
 8001a20:	f000 ff0f 	bl	8002842 <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(TL2_1_GPIO_Port, TL2_1_Pin);
 8001a24:	2110      	movs	r1, #16
 8001a26:	4802      	ldr	r0, [pc, #8]	; (8001a30 <toggleYellow2+0x18>)
 8001a28:	f000 ff0b 	bl	8002842 <HAL_GPIO_TogglePin>
}
 8001a2c:	bf00      	nop
 8001a2e:	bd80      	pop	{r7, pc}
 8001a30:	40010c00 	.word	0x40010c00

08001a34 <pedsRed>:
 *
 */
#include <trafficPeds.h>


void pedsRed(){
 8001a34:	b580      	push	{r7, lr}
 8001a36:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(PedestrianLight_0_GPIO_Port, PedestrianLight_0_Pin, GPIO_PIN_SET);
 8001a38:	2201      	movs	r2, #1
 8001a3a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001a3e:	4805      	ldr	r0, [pc, #20]	; (8001a54 <pedsRed+0x20>)
 8001a40:	f000 fee7 	bl	8002812 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PedestrianLight_1_GPIO_Port, PedestrianLight_1_Pin, GPIO_PIN_RESET);
 8001a44:	2200      	movs	r2, #0
 8001a46:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001a4a:	4803      	ldr	r0, [pc, #12]	; (8001a58 <pedsRed+0x24>)
 8001a4c:	f000 fee1 	bl	8002812 <HAL_GPIO_WritePin>
}
 8001a50:	bf00      	nop
 8001a52:	bd80      	pop	{r7, pc}
 8001a54:	40010c00 	.word	0x40010c00
 8001a58:	40010800 	.word	0x40010800

08001a5c <pedsGreen>:

void pedsGreen(){
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(PedestrianLight_0_GPIO_Port, PedestrianLight_0_Pin, GPIO_PIN_RESET);
 8001a60:	2200      	movs	r2, #0
 8001a62:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001a66:	4805      	ldr	r0, [pc, #20]	; (8001a7c <pedsGreen+0x20>)
 8001a68:	f000 fed3 	bl	8002812 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PedestrianLight_1_GPIO_Port, PedestrianLight_1_Pin, GPIO_PIN_SET);
 8001a6c:	2201      	movs	r2, #1
 8001a6e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001a72:	4803      	ldr	r0, [pc, #12]	; (8001a80 <pedsGreen+0x24>)
 8001a74:	f000 fecd 	bl	8002812 <HAL_GPIO_WritePin>
}
 8001a78:	bf00      	nop
 8001a7a:	bd80      	pop	{r7, pc}
 8001a7c:	40010c00 	.word	0x40010c00
 8001a80:	40010800 	.word	0x40010800

08001a84 <turnOffPeds>:
void pedsYellow(){
	HAL_GPIO_WritePin(PedestrianLight_0_GPIO_Port, PedestrianLight_0_Pin, GPIO_PIN_SET);
	HAL_GPIO_WritePin(PedestrianLight_1_GPIO_Port, PedestrianLight_1_Pin, GPIO_PIN_SET);
}

void turnOffPeds(){
 8001a84:	b580      	push	{r7, lr}
 8001a86:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(PedestrianLight_0_GPIO_Port, PedestrianLight_0_Pin, GPIO_PIN_RESET);
 8001a88:	2200      	movs	r2, #0
 8001a8a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001a8e:	4805      	ldr	r0, [pc, #20]	; (8001aa4 <turnOffPeds+0x20>)
 8001a90:	f000 febf 	bl	8002812 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PedestrianLight_1_GPIO_Port, PedestrianLight_1_Pin, GPIO_PIN_RESET);
 8001a94:	2200      	movs	r2, #0
 8001a96:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001a9a:	4803      	ldr	r0, [pc, #12]	; (8001aa8 <turnOffPeds+0x24>)
 8001a9c:	f000 feb9 	bl	8002812 <HAL_GPIO_WritePin>
}
 8001aa0:	bf00      	nop
 8001aa2:	bd80      	pop	{r7, pc}
 8001aa4:	40010c00 	.word	0x40010c00
 8001aa8:	40010800 	.word	0x40010800

08001aac <UART_display>:


void UART_display(){
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b082      	sub	sp, #8
 8001ab0:	af00      	add	r7, sp, #0
	int d1 = numberCounter / 10;
 8001ab2:	4b14      	ldr	r3, [pc, #80]	; (8001b04 <UART_display+0x58>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	4a14      	ldr	r2, [pc, #80]	; (8001b08 <UART_display+0x5c>)
 8001ab8:	fb82 1203 	smull	r1, r2, r2, r3
 8001abc:	1092      	asrs	r2, r2, #2
 8001abe:	17db      	asrs	r3, r3, #31
 8001ac0:	1ad3      	subs	r3, r2, r3
 8001ac2:	607b      	str	r3, [r7, #4]
	int d2 = numberCounter % 10;
 8001ac4:	4b0f      	ldr	r3, [pc, #60]	; (8001b04 <UART_display+0x58>)
 8001ac6:	681a      	ldr	r2, [r3, #0]
 8001ac8:	4b0f      	ldr	r3, [pc, #60]	; (8001b08 <UART_display+0x5c>)
 8001aca:	fb83 1302 	smull	r1, r3, r3, r2
 8001ace:	1099      	asrs	r1, r3, #2
 8001ad0:	17d3      	asrs	r3, r2, #31
 8001ad2:	1ac9      	subs	r1, r1, r3
 8001ad4:	460b      	mov	r3, r1
 8001ad6:	009b      	lsls	r3, r3, #2
 8001ad8:	440b      	add	r3, r1
 8001ada:	005b      	lsls	r3, r3, #1
 8001adc:	1ad3      	subs	r3, r2, r3
 8001ade:	603b      	str	r3, [r7, #0]
	HAL_UART_Transmit(&huart2, (void*)str, sprintf(str, "!7SEG=%d%d#\r\n", d1, d2), 1000);
 8001ae0:	683b      	ldr	r3, [r7, #0]
 8001ae2:	687a      	ldr	r2, [r7, #4]
 8001ae4:	4909      	ldr	r1, [pc, #36]	; (8001b0c <UART_display+0x60>)
 8001ae6:	480a      	ldr	r0, [pc, #40]	; (8001b10 <UART_display+0x64>)
 8001ae8:	f002 ff46 	bl	8004978 <siprintf>
 8001aec:	4603      	mov	r3, r0
 8001aee:	b29a      	uxth	r2, r3
 8001af0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001af4:	4906      	ldr	r1, [pc, #24]	; (8001b10 <UART_display+0x64>)
 8001af6:	4807      	ldr	r0, [pc, #28]	; (8001b14 <UART_display+0x68>)
 8001af8:	f002 fa81 	bl	8003ffe <HAL_UART_Transmit>
}
 8001afc:	bf00      	nop
 8001afe:	3708      	adds	r7, #8
 8001b00:	46bd      	mov	sp, r7
 8001b02:	bd80      	pop	{r7, pc}
 8001b04:	2000011c 	.word	0x2000011c
 8001b08:	66666667 	.word	0x66666667
 8001b0c:	08005284 	.word	0x08005284
 8001b10:	20000120 	.word	0x20000120
 8001b14:	200001e4 	.word	0x200001e4

08001b18 <tuning_run>:
#include "tuning_fsm.h"
//#include "utils.h"



void tuning_run(){
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	af00      	add	r7, sp, #0
	switch(status){
 8001b1c:	4bae      	ldr	r3, [pc, #696]	; (8001dd8 <tuning_run+0x2c0>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	3b14      	subs	r3, #20
 8001b22:	2b05      	cmp	r3, #5
 8001b24:	f200 81ec 	bhi.w	8001f00 <tuning_run+0x3e8>
 8001b28:	a201      	add	r2, pc, #4	; (adr r2, 8001b30 <tuning_run+0x18>)
 8001b2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b2e:	bf00      	nop
 8001b30:	08001b49 	.word	0x08001b49
 8001b34:	08001bdb 	.word	0x08001bdb
 8001b38:	08001c73 	.word	0x08001c73
 8001b3c:	08001d0f 	.word	0x08001d0f
 8001b40:	08001dab 	.word	0x08001dab
 8001b44:	08001e67 	.word	0x08001e67
	case SETTING_RED1:

		if(timer1_flag){
 8001b48:	4ba4      	ldr	r3, [pc, #656]	; (8001ddc <tuning_run+0x2c4>)
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d005      	beq.n	8001b5c <tuning_run+0x44>
//			timer1_flag = 0;
			setTimer1(1000);
 8001b50:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001b54:	f7ff fe4a 	bl	80017ec <setTimer1>
			toggleRed1();
 8001b58:	f7ff fee2 	bl	8001920 <toggleRed1>
		}

		if(isButtonPressed(1)){
 8001b5c:	2001      	movs	r0, #1
 8001b5e:	f7fe ffdf 	bl	8000b20 <isButtonPressed>
 8001b62:	4603      	mov	r3, r0
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d002      	beq.n	8001b6e <tuning_run+0x56>
			tuningReturnToAuto();
 8001b68:	f000 fa2a 	bl	8001fc0 <tuningReturnToAuto>
			break;
 8001b6c:	e1d5      	b.n	8001f1a <tuning_run+0x402>
		}

		if(isButtonPressed(0)){
 8001b6e:	2000      	movs	r0, #0
 8001b70:	f7fe ffd6 	bl	8000b20 <isButtonPressed>

		}

		if(isButtonPressed(2)){
 8001b74:	2002      	movs	r0, #2
 8001b76:	f7fe ffd3 	bl	8000b20 <isButtonPressed>
 8001b7a:	4603      	mov	r3, r0
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d016      	beq.n	8001bae <tuning_run+0x96>
			isButtonPressed(3);
 8001b80:	2003      	movs	r0, #3
 8001b82:	f7fe ffcd 	bl	8000b20 <isButtonPressed>
			status = SETTING_RED2;
 8001b86:	4b94      	ldr	r3, [pc, #592]	; (8001dd8 <tuning_run+0x2c0>)
 8001b88:	2215      	movs	r2, #21
 8001b8a:	601a      	str	r2, [r3, #0]
			setTimer1(1000);
 8001b8c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001b90:	f7ff fe2c 	bl	80017ec <setTimer1>
			configRed1();
 8001b94:	f7ff f8fa 	bl	8000d8c <configRed1>
			numberCounter = redDuration2;
 8001b98:	4b91      	ldr	r3, [pc, #580]	; (8001de0 <tuning_run+0x2c8>)
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	4a91      	ldr	r2, [pc, #580]	; (8001de4 <tuning_run+0x2cc>)
 8001b9e:	6013      	str	r3, [r2, #0]
			UART_display();
 8001ba0:	f7ff ff84 	bl	8001aac <UART_display>
			turnOffTraffic1();
 8001ba4:	f7ff fea8 	bl	80018f8 <turnOffTraffic1>
			turnOffTraffic2();
 8001ba8:	f7ff ff12 	bl	80019d0 <turnOffTraffic2>
			break;
 8001bac:	e1b5      	b.n	8001f1a <tuning_run+0x402>
		}

		if(isButtonPressed(3)){
 8001bae:	2003      	movs	r0, #3
 8001bb0:	f7fe ffb6 	bl	8000b20 <isButtonPressed>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	f000 81a4 	beq.w	8001f04 <tuning_run+0x3ec>
			numberCounter++;
 8001bbc:	4b89      	ldr	r3, [pc, #548]	; (8001de4 <tuning_run+0x2cc>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	3301      	adds	r3, #1
 8001bc2:	4a88      	ldr	r2, [pc, #544]	; (8001de4 <tuning_run+0x2cc>)
 8001bc4:	6013      	str	r3, [r2, #0]
			if(numberCounter > 60){
 8001bc6:	4b87      	ldr	r3, [pc, #540]	; (8001de4 <tuning_run+0x2cc>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	2b3c      	cmp	r3, #60	; 0x3c
 8001bcc:	dd02      	ble.n	8001bd4 <tuning_run+0xbc>
				numberCounter = 2;
 8001bce:	4b85      	ldr	r3, [pc, #532]	; (8001de4 <tuning_run+0x2cc>)
 8001bd0:	2202      	movs	r2, #2
 8001bd2:	601a      	str	r2, [r3, #0]
			}
			UART_display();
 8001bd4:	f7ff ff6a 	bl	8001aac <UART_display>
		}

		break;
 8001bd8:	e194      	b.n	8001f04 <tuning_run+0x3ec>
	case SETTING_RED2:
		if(timer1_flag){
 8001bda:	4b80      	ldr	r3, [pc, #512]	; (8001ddc <tuning_run+0x2c4>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d008      	beq.n	8001bf4 <tuning_run+0xdc>
			timer1_flag = 0;
 8001be2:	4b7e      	ldr	r3, [pc, #504]	; (8001ddc <tuning_run+0x2c4>)
 8001be4:	2200      	movs	r2, #0
 8001be6:	601a      	str	r2, [r3, #0]
			setTimer1(1000);
 8001be8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001bec:	f7ff fdfe 	bl	80017ec <setTimer1>
			toggleRed2();
 8001bf0:	f7ff fefe 	bl	80019f0 <toggleRed2>
		}

		if(isButtonPressed(1)){
 8001bf4:	2001      	movs	r0, #1
 8001bf6:	f7fe ff93 	bl	8000b20 <isButtonPressed>
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d002      	beq.n	8001c06 <tuning_run+0xee>
			tuningReturnToAuto();
 8001c00:	f000 f9de 	bl	8001fc0 <tuningReturnToAuto>
			break;
 8001c04:	e189      	b.n	8001f1a <tuning_run+0x402>
		}
		if(isButtonPressed(0)){
 8001c06:	2000      	movs	r0, #0
 8001c08:	f7fe ff8a 	bl	8000b20 <isButtonPressed>

		}

		if(isButtonPressed(2)){
 8001c0c:	2002      	movs	r0, #2
 8001c0e:	f7fe ff87 	bl	8000b20 <isButtonPressed>
 8001c12:	4603      	mov	r3, r0
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d016      	beq.n	8001c46 <tuning_run+0x12e>
			isButtonPressed(3);
 8001c18:	2003      	movs	r0, #3
 8001c1a:	f7fe ff81 	bl	8000b20 <isButtonPressed>
			status = SETTING_GREEN1;
 8001c1e:	4b6e      	ldr	r3, [pc, #440]	; (8001dd8 <tuning_run+0x2c0>)
 8001c20:	2216      	movs	r2, #22
 8001c22:	601a      	str	r2, [r3, #0]
			setTimer1(1000);
 8001c24:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001c28:	f7ff fde0 	bl	80017ec <setTimer1>
			configRed2();
 8001c2c:	f7ff f904 	bl	8000e38 <configRed2>
			numberCounter = greenDuration1;
 8001c30:	4b6d      	ldr	r3, [pc, #436]	; (8001de8 <tuning_run+0x2d0>)
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	4a6b      	ldr	r2, [pc, #428]	; (8001de4 <tuning_run+0x2cc>)
 8001c36:	6013      	str	r3, [r2, #0]
			UART_display();
 8001c38:	f7ff ff38 	bl	8001aac <UART_display>
			turnOffTraffic1();
 8001c3c:	f7ff fe5c 	bl	80018f8 <turnOffTraffic1>
			turnOffTraffic2();
 8001c40:	f7ff fec6 	bl	80019d0 <turnOffTraffic2>
			break;
 8001c44:	e169      	b.n	8001f1a <tuning_run+0x402>
		}

		if(isButtonPressed(3)){
 8001c46:	2003      	movs	r0, #3
 8001c48:	f7fe ff6a 	bl	8000b20 <isButtonPressed>
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	f000 815a 	beq.w	8001f08 <tuning_run+0x3f0>
			numberCounter++;
 8001c54:	4b63      	ldr	r3, [pc, #396]	; (8001de4 <tuning_run+0x2cc>)
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	3301      	adds	r3, #1
 8001c5a:	4a62      	ldr	r2, [pc, #392]	; (8001de4 <tuning_run+0x2cc>)
 8001c5c:	6013      	str	r3, [r2, #0]
			if(numberCounter > 60){
 8001c5e:	4b61      	ldr	r3, [pc, #388]	; (8001de4 <tuning_run+0x2cc>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	2b3c      	cmp	r3, #60	; 0x3c
 8001c64:	dd02      	ble.n	8001c6c <tuning_run+0x154>
				numberCounter = 2;
 8001c66:	4b5f      	ldr	r3, [pc, #380]	; (8001de4 <tuning_run+0x2cc>)
 8001c68:	2202      	movs	r2, #2
 8001c6a:	601a      	str	r2, [r3, #0]
			}
			UART_display();
 8001c6c:	f7ff ff1e 	bl	8001aac <UART_display>
		}
		break;
 8001c70:	e14a      	b.n	8001f08 <tuning_run+0x3f0>
	case SETTING_GREEN1:

		if(timer1_flag){
 8001c72:	4b5a      	ldr	r3, [pc, #360]	; (8001ddc <tuning_run+0x2c4>)
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d008      	beq.n	8001c8c <tuning_run+0x174>
			timer1_flag = 0;
 8001c7a:	4b58      	ldr	r3, [pc, #352]	; (8001ddc <tuning_run+0x2c4>)
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	601a      	str	r2, [r3, #0]
			setTimer1(1000);
 8001c80:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001c84:	f7ff fdb2 	bl	80017ec <setTimer1>
			toggleGreen1();
 8001c88:	f7ff fe56 	bl	8001938 <toggleGreen1>
		}

		if(isButtonPressed(1)){
 8001c8c:	2001      	movs	r0, #1
 8001c8e:	f7fe ff47 	bl	8000b20 <isButtonPressed>
 8001c92:	4603      	mov	r3, r0
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d002      	beq.n	8001c9e <tuning_run+0x186>
			tuningReturnToAuto();
 8001c98:	f000 f992 	bl	8001fc0 <tuningReturnToAuto>
			break;
 8001c9c:	e13d      	b.n	8001f1a <tuning_run+0x402>
		}

		if(isButtonPressed(0)){
 8001c9e:	2000      	movs	r0, #0
 8001ca0:	f7fe ff3e 	bl	8000b20 <isButtonPressed>

		}

		if(isButtonPressed(2)){
 8001ca4:	2002      	movs	r0, #2
 8001ca6:	f7fe ff3b 	bl	8000b20 <isButtonPressed>
 8001caa:	4603      	mov	r3, r0
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d016      	beq.n	8001cde <tuning_run+0x1c6>
			isButtonPressed(3);
 8001cb0:	2003      	movs	r0, #3
 8001cb2:	f7fe ff35 	bl	8000b20 <isButtonPressed>
			status = SETTING_GREEN2;
 8001cb6:	4b48      	ldr	r3, [pc, #288]	; (8001dd8 <tuning_run+0x2c0>)
 8001cb8:	2217      	movs	r2, #23
 8001cba:	601a      	str	r2, [r3, #0]
			setTimer1(1000);
 8001cbc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001cc0:	f7ff fd94 	bl	80017ec <setTimer1>
			configGreen1();
 8001cc4:	f7ff f884 	bl	8000dd0 <configGreen1>
			numberCounter = greenDuration2;
 8001cc8:	4b48      	ldr	r3, [pc, #288]	; (8001dec <tuning_run+0x2d4>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	4a45      	ldr	r2, [pc, #276]	; (8001de4 <tuning_run+0x2cc>)
 8001cce:	6013      	str	r3, [r2, #0]
			UART_display();
 8001cd0:	f7ff feec 	bl	8001aac <UART_display>
			turnOffTraffic1();
 8001cd4:	f7ff fe10 	bl	80018f8 <turnOffTraffic1>
			turnOffTraffic2();
 8001cd8:	f7ff fe7a 	bl	80019d0 <turnOffTraffic2>
			break;
 8001cdc:	e11d      	b.n	8001f1a <tuning_run+0x402>
		}

		if(isButtonPressed(3)){
 8001cde:	2003      	movs	r0, #3
 8001ce0:	f7fe ff1e 	bl	8000b20 <isButtonPressed>
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	f000 8110 	beq.w	8001f0c <tuning_run+0x3f4>
			numberCounter++;
 8001cec:	4b3d      	ldr	r3, [pc, #244]	; (8001de4 <tuning_run+0x2cc>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	3301      	adds	r3, #1
 8001cf2:	4a3c      	ldr	r2, [pc, #240]	; (8001de4 <tuning_run+0x2cc>)
 8001cf4:	6013      	str	r3, [r2, #0]
			if(numberCounter > redDuration2 - 1){
 8001cf6:	4b3a      	ldr	r3, [pc, #232]	; (8001de0 <tuning_run+0x2c8>)
 8001cf8:	681a      	ldr	r2, [r3, #0]
 8001cfa:	4b3a      	ldr	r3, [pc, #232]	; (8001de4 <tuning_run+0x2cc>)
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	429a      	cmp	r2, r3
 8001d00:	dc02      	bgt.n	8001d08 <tuning_run+0x1f0>
				numberCounter = 1;
 8001d02:	4b38      	ldr	r3, [pc, #224]	; (8001de4 <tuning_run+0x2cc>)
 8001d04:	2201      	movs	r2, #1
 8001d06:	601a      	str	r2, [r3, #0]
			}
			UART_display();
 8001d08:	f7ff fed0 	bl	8001aac <UART_display>
		}
		break;
 8001d0c:	e0fe      	b.n	8001f0c <tuning_run+0x3f4>
	case SETTING_GREEN2:

		if(timer1_flag){
 8001d0e:	4b33      	ldr	r3, [pc, #204]	; (8001ddc <tuning_run+0x2c4>)
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d008      	beq.n	8001d28 <tuning_run+0x210>
			timer1_flag = 0;
 8001d16:	4b31      	ldr	r3, [pc, #196]	; (8001ddc <tuning_run+0x2c4>)
 8001d18:	2200      	movs	r2, #0
 8001d1a:	601a      	str	r2, [r3, #0]
			setTimer1(1000);
 8001d1c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001d20:	f7ff fd64 	bl	80017ec <setTimer1>
			toggleGreen2();
 8001d24:	f7ff fe6e 	bl	8001a04 <toggleGreen2>
		}

		if(isButtonPressed(1)){
 8001d28:	2001      	movs	r0, #1
 8001d2a:	f7fe fef9 	bl	8000b20 <isButtonPressed>
 8001d2e:	4603      	mov	r3, r0
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d002      	beq.n	8001d3a <tuning_run+0x222>
			tuningReturnToAuto();
 8001d34:	f000 f944 	bl	8001fc0 <tuningReturnToAuto>
			break;
 8001d38:	e0ef      	b.n	8001f1a <tuning_run+0x402>
		}

		if(isButtonPressed(0)){
 8001d3a:	2000      	movs	r0, #0
 8001d3c:	f7fe fef0 	bl	8000b20 <isButtonPressed>

		}

		if(isButtonPressed(2)){
 8001d40:	2002      	movs	r0, #2
 8001d42:	f7fe feed 	bl	8000b20 <isButtonPressed>
 8001d46:	4603      	mov	r3, r0
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d016      	beq.n	8001d7a <tuning_run+0x262>
			isButtonPressed(3);
 8001d4c:	2003      	movs	r0, #3
 8001d4e:	f7fe fee7 	bl	8000b20 <isButtonPressed>
			status = SETTING_YELLOW1;
 8001d52:	4b21      	ldr	r3, [pc, #132]	; (8001dd8 <tuning_run+0x2c0>)
 8001d54:	2218      	movs	r2, #24
 8001d56:	601a      	str	r2, [r3, #0]
			setTimer1(1000);
 8001d58:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001d5c:	f7ff fd46 	bl	80017ec <setTimer1>
			configGreen2();
 8001d60:	f7ff f88c 	bl	8000e7c <configGreen2>
			numberCounter = yellowDuration1;
 8001d64:	4b22      	ldr	r3, [pc, #136]	; (8001df0 <tuning_run+0x2d8>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	4a1e      	ldr	r2, [pc, #120]	; (8001de4 <tuning_run+0x2cc>)
 8001d6a:	6013      	str	r3, [r2, #0]
			UART_display();
 8001d6c:	f7ff fe9e 	bl	8001aac <UART_display>
			turnOffTraffic1();
 8001d70:	f7ff fdc2 	bl	80018f8 <turnOffTraffic1>
			turnOffTraffic2();
 8001d74:	f7ff fe2c 	bl	80019d0 <turnOffTraffic2>
			break;
 8001d78:	e0cf      	b.n	8001f1a <tuning_run+0x402>
		}

		if(isButtonPressed(3)){
 8001d7a:	2003      	movs	r0, #3
 8001d7c:	f7fe fed0 	bl	8000b20 <isButtonPressed>
 8001d80:	4603      	mov	r3, r0
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	f000 80c4 	beq.w	8001f10 <tuning_run+0x3f8>
			numberCounter++;
 8001d88:	4b16      	ldr	r3, [pc, #88]	; (8001de4 <tuning_run+0x2cc>)
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	3301      	adds	r3, #1
 8001d8e:	4a15      	ldr	r2, [pc, #84]	; (8001de4 <tuning_run+0x2cc>)
 8001d90:	6013      	str	r3, [r2, #0]
			if(numberCounter > redDuration1 - 1){
 8001d92:	4b18      	ldr	r3, [pc, #96]	; (8001df4 <tuning_run+0x2dc>)
 8001d94:	681a      	ldr	r2, [r3, #0]
 8001d96:	4b13      	ldr	r3, [pc, #76]	; (8001de4 <tuning_run+0x2cc>)
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	429a      	cmp	r2, r3
 8001d9c:	dc02      	bgt.n	8001da4 <tuning_run+0x28c>
				numberCounter = 1;
 8001d9e:	4b11      	ldr	r3, [pc, #68]	; (8001de4 <tuning_run+0x2cc>)
 8001da0:	2201      	movs	r2, #1
 8001da2:	601a      	str	r2, [r3, #0]
			}
			UART_display();
 8001da4:	f7ff fe82 	bl	8001aac <UART_display>
		}
		break;
 8001da8:	e0b2      	b.n	8001f10 <tuning_run+0x3f8>
	case SETTING_YELLOW1:
		if(timer1_flag){
 8001daa:	4b0c      	ldr	r3, [pc, #48]	; (8001ddc <tuning_run+0x2c4>)
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d008      	beq.n	8001dc4 <tuning_run+0x2ac>
			timer1_flag = 0;
 8001db2:	4b0a      	ldr	r3, [pc, #40]	; (8001ddc <tuning_run+0x2c4>)
 8001db4:	2200      	movs	r2, #0
 8001db6:	601a      	str	r2, [r3, #0]
			setTimer1(1000);
 8001db8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001dbc:	f7ff fd16 	bl	80017ec <setTimer1>
			toggleYellow1();
 8001dc0:	f7ff fdc4 	bl	800194c <toggleYellow1>
		}
		if(isButtonPressed(1)){
 8001dc4:	2001      	movs	r0, #1
 8001dc6:	f7fe feab 	bl	8000b20 <isButtonPressed>
 8001dca:	4603      	mov	r3, r0
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d013      	beq.n	8001df8 <tuning_run+0x2e0>
			tuningReturnToAuto();
 8001dd0:	f000 f8f6 	bl	8001fc0 <tuningReturnToAuto>
			break;
 8001dd4:	e0a1      	b.n	8001f1a <tuning_run+0x402>
 8001dd6:	bf00      	nop
 8001dd8:	20000114 	.word	0x20000114
 8001ddc:	20000134 	.word	0x20000134
 8001de0:	2000001c 	.word	0x2000001c
 8001de4:	2000011c 	.word	0x2000011c
 8001de8:	20000014 	.word	0x20000014
 8001dec:	20000020 	.word	0x20000020
 8001df0:	20000018 	.word	0x20000018
 8001df4:	20000010 	.word	0x20000010
		}

		if(isButtonPressed(0)){
 8001df8:	2000      	movs	r0, #0
 8001dfa:	f7fe fe91 	bl	8000b20 <isButtonPressed>

		}

		if(isButtonPressed(2)){
 8001dfe:	2002      	movs	r0, #2
 8001e00:	f7fe fe8e 	bl	8000b20 <isButtonPressed>
 8001e04:	4603      	mov	r3, r0
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d016      	beq.n	8001e38 <tuning_run+0x320>
			isButtonPressed(3);
 8001e0a:	2003      	movs	r0, #3
 8001e0c:	f7fe fe88 	bl	8000b20 <isButtonPressed>
			status = SETTING_YELLOW2;
 8001e10:	4b43      	ldr	r3, [pc, #268]	; (8001f20 <tuning_run+0x408>)
 8001e12:	2219      	movs	r2, #25
 8001e14:	601a      	str	r2, [r3, #0]
			setTimer1(1000);
 8001e16:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001e1a:	f7ff fce7 	bl	80017ec <setTimer1>
			configYellow1();
 8001e1e:	f7fe fff1 	bl	8000e04 <configYellow1>
			numberCounter = yellowDuration2;
 8001e22:	4b40      	ldr	r3, [pc, #256]	; (8001f24 <tuning_run+0x40c>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	4a40      	ldr	r2, [pc, #256]	; (8001f28 <tuning_run+0x410>)
 8001e28:	6013      	str	r3, [r2, #0]
			UART_display();
 8001e2a:	f7ff fe3f 	bl	8001aac <UART_display>
			turnOffTraffic1();
 8001e2e:	f7ff fd63 	bl	80018f8 <turnOffTraffic1>
			turnOffTraffic2();
 8001e32:	f7ff fdcd 	bl	80019d0 <turnOffTraffic2>
			break;
 8001e36:	e070      	b.n	8001f1a <tuning_run+0x402>
		}

		if(isButtonPressed(3)){
 8001e38:	2003      	movs	r0, #3
 8001e3a:	f7fe fe71 	bl	8000b20 <isButtonPressed>
 8001e3e:	4603      	mov	r3, r0
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d067      	beq.n	8001f14 <tuning_run+0x3fc>
			numberCounter++;
 8001e44:	4b38      	ldr	r3, [pc, #224]	; (8001f28 <tuning_run+0x410>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	3301      	adds	r3, #1
 8001e4a:	4a37      	ldr	r2, [pc, #220]	; (8001f28 <tuning_run+0x410>)
 8001e4c:	6013      	str	r3, [r2, #0]
			if(numberCounter > redDuration2 - 1){
 8001e4e:	4b37      	ldr	r3, [pc, #220]	; (8001f2c <tuning_run+0x414>)
 8001e50:	681a      	ldr	r2, [r3, #0]
 8001e52:	4b35      	ldr	r3, [pc, #212]	; (8001f28 <tuning_run+0x410>)
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	429a      	cmp	r2, r3
 8001e58:	dc02      	bgt.n	8001e60 <tuning_run+0x348>
				numberCounter = 1;
 8001e5a:	4b33      	ldr	r3, [pc, #204]	; (8001f28 <tuning_run+0x410>)
 8001e5c:	2201      	movs	r2, #1
 8001e5e:	601a      	str	r2, [r3, #0]
			}
			UART_display();
 8001e60:	f7ff fe24 	bl	8001aac <UART_display>
		}
		break;
 8001e64:	e056      	b.n	8001f14 <tuning_run+0x3fc>
	case SETTING_YELLOW2:
		if(timer1_flag){
 8001e66:	4b32      	ldr	r3, [pc, #200]	; (8001f30 <tuning_run+0x418>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d008      	beq.n	8001e80 <tuning_run+0x368>
			timer1_flag = 0;
 8001e6e:	4b30      	ldr	r3, [pc, #192]	; (8001f30 <tuning_run+0x418>)
 8001e70:	2200      	movs	r2, #0
 8001e72:	601a      	str	r2, [r3, #0]
			setTimer1(1000);
 8001e74:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001e78:	f7ff fcb8 	bl	80017ec <setTimer1>
			toggleYellow2();
 8001e7c:	f7ff fdcc 	bl	8001a18 <toggleYellow2>
		}

		if(isButtonPressed(1)){
 8001e80:	2001      	movs	r0, #1
 8001e82:	f7fe fe4d 	bl	8000b20 <isButtonPressed>
 8001e86:	4603      	mov	r3, r0
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d002      	beq.n	8001e92 <tuning_run+0x37a>
			tuningReturnToAuto();
 8001e8c:	f000 f898 	bl	8001fc0 <tuningReturnToAuto>
			break;
 8001e90:	e043      	b.n	8001f1a <tuning_run+0x402>
		}

		if(isButtonPressed(0)){
 8001e92:	2000      	movs	r0, #0
 8001e94:	f7fe fe44 	bl	8000b20 <isButtonPressed>

		}

		if(isButtonPressed(2)){
 8001e98:	2002      	movs	r0, #2
 8001e9a:	f7fe fe41 	bl	8000b20 <isButtonPressed>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d016      	beq.n	8001ed2 <tuning_run+0x3ba>
			isButtonPressed(3);
 8001ea4:	2003      	movs	r0, #3
 8001ea6:	f7fe fe3b 	bl	8000b20 <isButtonPressed>
			status = SETTING_RED1;
 8001eaa:	4b1d      	ldr	r3, [pc, #116]	; (8001f20 <tuning_run+0x408>)
 8001eac:	2214      	movs	r2, #20
 8001eae:	601a      	str	r2, [r3, #0]
			setTimer1(1000);
 8001eb0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001eb4:	f7ff fc9a 	bl	80017ec <setTimer1>
			configYellow2();
 8001eb8:	f7fe fffa 	bl	8000eb0 <configYellow2>
			numberCounter = redDuration1;
 8001ebc:	4b1d      	ldr	r3, [pc, #116]	; (8001f34 <tuning_run+0x41c>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	4a19      	ldr	r2, [pc, #100]	; (8001f28 <tuning_run+0x410>)
 8001ec2:	6013      	str	r3, [r2, #0]
			UART_display();
 8001ec4:	f7ff fdf2 	bl	8001aac <UART_display>
			turnOffTraffic1();
 8001ec8:	f7ff fd16 	bl	80018f8 <turnOffTraffic1>
			turnOffTraffic2();
 8001ecc:	f7ff fd80 	bl	80019d0 <turnOffTraffic2>
			break;
 8001ed0:	e023      	b.n	8001f1a <tuning_run+0x402>
		}

		if(isButtonPressed(3)){
 8001ed2:	2003      	movs	r0, #3
 8001ed4:	f7fe fe24 	bl	8000b20 <isButtonPressed>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d01c      	beq.n	8001f18 <tuning_run+0x400>
			numberCounter++;
 8001ede:	4b12      	ldr	r3, [pc, #72]	; (8001f28 <tuning_run+0x410>)
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	3301      	adds	r3, #1
 8001ee4:	4a10      	ldr	r2, [pc, #64]	; (8001f28 <tuning_run+0x410>)
 8001ee6:	6013      	str	r3, [r2, #0]
			if(numberCounter > redDuration1 - 1){
 8001ee8:	4b12      	ldr	r3, [pc, #72]	; (8001f34 <tuning_run+0x41c>)
 8001eea:	681a      	ldr	r2, [r3, #0]
 8001eec:	4b0e      	ldr	r3, [pc, #56]	; (8001f28 <tuning_run+0x410>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	429a      	cmp	r2, r3
 8001ef2:	dc02      	bgt.n	8001efa <tuning_run+0x3e2>
				numberCounter = 1;
 8001ef4:	4b0c      	ldr	r3, [pc, #48]	; (8001f28 <tuning_run+0x410>)
 8001ef6:	2201      	movs	r2, #1
 8001ef8:	601a      	str	r2, [r3, #0]
			}
			UART_display();
 8001efa:	f7ff fdd7 	bl	8001aac <UART_display>
		}
		break;
 8001efe:	e00b      	b.n	8001f18 <tuning_run+0x400>
	default:
		break;
 8001f00:	bf00      	nop
 8001f02:	e00a      	b.n	8001f1a <tuning_run+0x402>
		break;
 8001f04:	bf00      	nop
 8001f06:	e008      	b.n	8001f1a <tuning_run+0x402>
		break;
 8001f08:	bf00      	nop
 8001f0a:	e006      	b.n	8001f1a <tuning_run+0x402>
		break;
 8001f0c:	bf00      	nop
 8001f0e:	e004      	b.n	8001f1a <tuning_run+0x402>
		break;
 8001f10:	bf00      	nop
 8001f12:	e002      	b.n	8001f1a <tuning_run+0x402>
		break;
 8001f14:	bf00      	nop
 8001f16:	e000      	b.n	8001f1a <tuning_run+0x402>
		break;
 8001f18:	bf00      	nop
	}
}
 8001f1a:	bf00      	nop
 8001f1c:	bd80      	pop	{r7, pc}
 8001f1e:	bf00      	nop
 8001f20:	20000114 	.word	0x20000114
 8001f24:	20000024 	.word	0x20000024
 8001f28:	2000011c 	.word	0x2000011c
 8001f2c:	2000001c 	.word	0x2000001c
 8001f30:	20000134 	.word	0x20000134
 8001f34:	20000010 	.word	0x20000010

08001f38 <autoClickButton1>:
 */

#include "utils.h"
#include "global.h"

void autoClickButton1() {
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	af00      	add	r7, sp, #0
	isButtonPressed(2);
 8001f3c:	2002      	movs	r0, #2
 8001f3e:	f7fe fdef 	bl	8000b20 <isButtonPressed>
	isButtonPressed(3);
 8001f42:	2003      	movs	r0, #3
 8001f44:	f7fe fdec 	bl	8000b20 <isButtonPressed>
	status=MAN_RED_GREEN;
 8001f48:	4b0b      	ldr	r3, [pc, #44]	; (8001f78 <autoClickButton1+0x40>)
 8001f4a:	220b      	movs	r2, #11
 8001f4c:	601a      	str	r2, [r3, #0]
	Red_1();
 8001f4e:	f7ff fc97 	bl	8001880 <Red_1>
	Green_2();
 8001f52:	f7ff fd1d 	bl	8001990 <Green_2>
	pedsGreen();
 8001f56:	f7ff fd81 	bl	8001a5c <pedsGreen>
	pedsStatus = PED_GREEN;
 8001f5a:	4b08      	ldr	r3, [pc, #32]	; (8001f7c <autoClickButton1+0x44>)
 8001f5c:	2204      	movs	r2, #4
 8001f5e:	601a      	str	r2, [r3, #0]
	setTimer1(10000);
 8001f60:	f242 7010 	movw	r0, #10000	; 0x2710
 8001f64:	f7ff fc42 	bl	80017ec <setTimer1>
	numberCounter = 60;
 8001f68:	4b05      	ldr	r3, [pc, #20]	; (8001f80 <autoClickButton1+0x48>)
 8001f6a:	223c      	movs	r2, #60	; 0x3c
 8001f6c:	601a      	str	r2, [r3, #0]
	UART_display();
 8001f6e:	f7ff fd9d 	bl	8001aac <UART_display>
}
 8001f72:	bf00      	nop
 8001f74:	bd80      	pop	{r7, pc}
 8001f76:	bf00      	nop
 8001f78:	20000114 	.word	0x20000114
 8001f7c:	20000118 	.word	0x20000118
 8001f80:	2000011c 	.word	0x2000011c

08001f84 <manualClickButton1>:

void manualClickButton1() {
 8001f84:	b580      	push	{r7, lr}
 8001f86:	af00      	add	r7, sp, #0
	isButtonPressed(2);
 8001f88:	2002      	movs	r0, #2
 8001f8a:	f7fe fdc9 	bl	8000b20 <isButtonPressed>
	status = SETTING_RED1;
 8001f8e:	4b09      	ldr	r3, [pc, #36]	; (8001fb4 <manualClickButton1+0x30>)
 8001f90:	2214      	movs	r2, #20
 8001f92:	601a      	str	r2, [r3, #0]
	setTimer1(1000);
 8001f94:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001f98:	f7ff fc28 	bl	80017ec <setTimer1>
	numberCounter = redDuration1;
 8001f9c:	4b06      	ldr	r3, [pc, #24]	; (8001fb8 <manualClickButton1+0x34>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	4a06      	ldr	r2, [pc, #24]	; (8001fbc <manualClickButton1+0x38>)
 8001fa2:	6013      	str	r3, [r2, #0]
	UART_display();
 8001fa4:	f7ff fd82 	bl	8001aac <UART_display>
	turnOffTraffic1();
 8001fa8:	f7ff fca6 	bl	80018f8 <turnOffTraffic1>
	turnOffTraffic2();
 8001fac:	f7ff fd10 	bl	80019d0 <turnOffTraffic2>
}
 8001fb0:	bf00      	nop
 8001fb2:	bd80      	pop	{r7, pc}
 8001fb4:	20000114 	.word	0x20000114
 8001fb8:	20000010 	.word	0x20000010
 8001fbc:	2000011c 	.word	0x2000011c

08001fc0 <tuningReturnToAuto>:

void tuningReturnToAuto(){
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	af00      	add	r7, sp, #0
	isButtonPressed(2);
 8001fc4:	2002      	movs	r0, #2
 8001fc6:	f7fe fdab 	bl	8000b20 <isButtonPressed>
	isButtonPressed(3);
 8001fca:	2003      	movs	r0, #3
 8001fcc:	f7fe fda8 	bl	8000b20 <isButtonPressed>

	switch(status) {
 8001fd0:	4b1c      	ldr	r3, [pc, #112]	; (8002044 <tuningReturnToAuto+0x84>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	3b14      	subs	r3, #20
 8001fd6:	2b05      	cmp	r3, #5
 8001fd8:	d820      	bhi.n	800201c <tuningReturnToAuto+0x5c>
 8001fda:	a201      	add	r2, pc, #4	; (adr r2, 8001fe0 <tuningReturnToAuto+0x20>)
 8001fdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fe0:	08001ff9 	.word	0x08001ff9
 8001fe4:	08001fff 	.word	0x08001fff
 8001fe8:	08002005 	.word	0x08002005
 8001fec:	0800200b 	.word	0x0800200b
 8001ff0:	08002011 	.word	0x08002011
 8001ff4:	08002017 	.word	0x08002017
		case SETTING_RED1:
			configRed1();
 8001ff8:	f7fe fec8 	bl	8000d8c <configRed1>
			break;
 8001ffc:	e00f      	b.n	800201e <tuningReturnToAuto+0x5e>
		case SETTING_RED2:
			configRed2();
 8001ffe:	f7fe ff1b 	bl	8000e38 <configRed2>
			break;
 8002002:	e00c      	b.n	800201e <tuningReturnToAuto+0x5e>
		case SETTING_GREEN1:
			configGreen1();
 8002004:	f7fe fee4 	bl	8000dd0 <configGreen1>
			break;
 8002008:	e009      	b.n	800201e <tuningReturnToAuto+0x5e>
		case SETTING_GREEN2:
			configGreen2();
 800200a:	f7fe ff37 	bl	8000e7c <configGreen2>
			break;
 800200e:	e006      	b.n	800201e <tuningReturnToAuto+0x5e>
		case SETTING_YELLOW1:
			configYellow1();
 8002010:	f7fe fef8 	bl	8000e04 <configYellow1>
			break;
 8002014:	e003      	b.n	800201e <tuningReturnToAuto+0x5e>
		case SETTING_YELLOW2:
			configYellow2();
 8002016:	f7fe ff4b 	bl	8000eb0 <configYellow2>
			break;
 800201a:	e000      	b.n	800201e <tuningReturnToAuto+0x5e>
		default:
			break;
 800201c:	bf00      	nop
	}
	status = AUTO_RED_GREEN;
 800201e:	4b09      	ldr	r3, [pc, #36]	; (8002044 <tuningReturnToAuto+0x84>)
 8002020:	2202      	movs	r2, #2
 8002022:	601a      	str	r2, [r3, #0]
	setTimer1(1000);
 8002024:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002028:	f7ff fbe0 	bl	80017ec <setTimer1>
	numberCounter = redDuration1;
 800202c:	4b06      	ldr	r3, [pc, #24]	; (8002048 <tuningReturnToAuto+0x88>)
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	4a06      	ldr	r2, [pc, #24]	; (800204c <tuningReturnToAuto+0x8c>)
 8002032:	6013      	str	r3, [r2, #0]
	UART_display();
 8002034:	f7ff fd3a 	bl	8001aac <UART_display>
	Red_1();
 8002038:	f7ff fc22 	bl	8001880 <Red_1>
	Green_2();
 800203c:	f7ff fca8 	bl	8001990 <Green_2>
}
 8002040:	bf00      	nop
 8002042:	bd80      	pop	{r7, pc}
 8002044:	20000114 	.word	0x20000114
 8002048:	20000010 	.word	0x20000010
 800204c:	2000011c 	.word	0x2000011c

08002050 <Reset_Handler>:
 8002050:	480c      	ldr	r0, [pc, #48]	; (8002084 <LoopFillZerobss+0x12>)
 8002052:	490d      	ldr	r1, [pc, #52]	; (8002088 <LoopFillZerobss+0x16>)
 8002054:	4a0d      	ldr	r2, [pc, #52]	; (800208c <LoopFillZerobss+0x1a>)
 8002056:	2300      	movs	r3, #0
 8002058:	e002      	b.n	8002060 <LoopCopyDataInit>

0800205a <CopyDataInit>:
 800205a:	58d4      	ldr	r4, [r2, r3]
 800205c:	50c4      	str	r4, [r0, r3]
 800205e:	3304      	adds	r3, #4

08002060 <LoopCopyDataInit>:
 8002060:	18c4      	adds	r4, r0, r3
 8002062:	428c      	cmp	r4, r1
 8002064:	d3f9      	bcc.n	800205a <CopyDataInit>
 8002066:	4a0a      	ldr	r2, [pc, #40]	; (8002090 <LoopFillZerobss+0x1e>)
 8002068:	4c0a      	ldr	r4, [pc, #40]	; (8002094 <LoopFillZerobss+0x22>)
 800206a:	2300      	movs	r3, #0
 800206c:	e001      	b.n	8002072 <LoopFillZerobss>

0800206e <FillZerobss>:
 800206e:	6013      	str	r3, [r2, #0]
 8002070:	3204      	adds	r2, #4

08002072 <LoopFillZerobss>:
 8002072:	42a2      	cmp	r2, r4
 8002074:	d3fb      	bcc.n	800206e <FillZerobss>
 8002076:	f7ff fbb3 	bl	80017e0 <SystemInit>
 800207a:	f002 fc51 	bl	8004920 <__libc_init_array>
 800207e:	f7fe ff31 	bl	8000ee4 <main>
 8002082:	4770      	bx	lr
 8002084:	20000000 	.word	0x20000000
 8002088:	20000098 	.word	0x20000098
 800208c:	080052f8 	.word	0x080052f8
 8002090:	20000098 	.word	0x20000098
 8002094:	2000022c 	.word	0x2000022c

08002098 <ADC1_2_IRQHandler>:
 8002098:	e7fe      	b.n	8002098 <ADC1_2_IRQHandler>
	...

0800209c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80020a0:	4b08      	ldr	r3, [pc, #32]	; (80020c4 <HAL_Init+0x28>)
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	4a07      	ldr	r2, [pc, #28]	; (80020c4 <HAL_Init+0x28>)
 80020a6:	f043 0310 	orr.w	r3, r3, #16
 80020aa:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80020ac:	2003      	movs	r0, #3
 80020ae:	f000 f923 	bl	80022f8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80020b2:	200f      	movs	r0, #15
 80020b4:	f000 f808 	bl	80020c8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80020b8:	f7ff fa32 	bl	8001520 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80020bc:	2300      	movs	r3, #0
}
 80020be:	4618      	mov	r0, r3
 80020c0:	bd80      	pop	{r7, pc}
 80020c2:	bf00      	nop
 80020c4:	40022000 	.word	0x40022000

080020c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b082      	sub	sp, #8
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80020d0:	4b12      	ldr	r3, [pc, #72]	; (800211c <HAL_InitTick+0x54>)
 80020d2:	681a      	ldr	r2, [r3, #0]
 80020d4:	4b12      	ldr	r3, [pc, #72]	; (8002120 <HAL_InitTick+0x58>)
 80020d6:	781b      	ldrb	r3, [r3, #0]
 80020d8:	4619      	mov	r1, r3
 80020da:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80020de:	fbb3 f3f1 	udiv	r3, r3, r1
 80020e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80020e6:	4618      	mov	r0, r3
 80020e8:	f000 f93b 	bl	8002362 <HAL_SYSTICK_Config>
 80020ec:	4603      	mov	r3, r0
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d001      	beq.n	80020f6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80020f2:	2301      	movs	r3, #1
 80020f4:	e00e      	b.n	8002114 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	2b0f      	cmp	r3, #15
 80020fa:	d80a      	bhi.n	8002112 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80020fc:	2200      	movs	r2, #0
 80020fe:	6879      	ldr	r1, [r7, #4]
 8002100:	f04f 30ff 	mov.w	r0, #4294967295
 8002104:	f000 f903 	bl	800230e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002108:	4a06      	ldr	r2, [pc, #24]	; (8002124 <HAL_InitTick+0x5c>)
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800210e:	2300      	movs	r3, #0
 8002110:	e000      	b.n	8002114 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002112:	2301      	movs	r3, #1
}
 8002114:	4618      	mov	r0, r3
 8002116:	3708      	adds	r7, #8
 8002118:	46bd      	mov	sp, r7
 800211a:	bd80      	pop	{r7, pc}
 800211c:	20000028 	.word	0x20000028
 8002120:	20000030 	.word	0x20000030
 8002124:	2000002c 	.word	0x2000002c

08002128 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002128:	b480      	push	{r7}
 800212a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800212c:	4b05      	ldr	r3, [pc, #20]	; (8002144 <HAL_IncTick+0x1c>)
 800212e:	781b      	ldrb	r3, [r3, #0]
 8002130:	461a      	mov	r2, r3
 8002132:	4b05      	ldr	r3, [pc, #20]	; (8002148 <HAL_IncTick+0x20>)
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	4413      	add	r3, r2
 8002138:	4a03      	ldr	r2, [pc, #12]	; (8002148 <HAL_IncTick+0x20>)
 800213a:	6013      	str	r3, [r2, #0]
}
 800213c:	bf00      	nop
 800213e:	46bd      	mov	sp, r7
 8002140:	bc80      	pop	{r7}
 8002142:	4770      	bx	lr
 8002144:	20000030 	.word	0x20000030
 8002148:	20000228 	.word	0x20000228

0800214c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800214c:	b480      	push	{r7}
 800214e:	af00      	add	r7, sp, #0
  return uwTick;
 8002150:	4b02      	ldr	r3, [pc, #8]	; (800215c <HAL_GetTick+0x10>)
 8002152:	681b      	ldr	r3, [r3, #0]
}
 8002154:	4618      	mov	r0, r3
 8002156:	46bd      	mov	sp, r7
 8002158:	bc80      	pop	{r7}
 800215a:	4770      	bx	lr
 800215c:	20000228 	.word	0x20000228

08002160 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002160:	b480      	push	{r7}
 8002162:	b085      	sub	sp, #20
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	f003 0307 	and.w	r3, r3, #7
 800216e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002170:	4b0c      	ldr	r3, [pc, #48]	; (80021a4 <__NVIC_SetPriorityGrouping+0x44>)
 8002172:	68db      	ldr	r3, [r3, #12]
 8002174:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002176:	68ba      	ldr	r2, [r7, #8]
 8002178:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800217c:	4013      	ands	r3, r2
 800217e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002184:	68bb      	ldr	r3, [r7, #8]
 8002186:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002188:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800218c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002190:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002192:	4a04      	ldr	r2, [pc, #16]	; (80021a4 <__NVIC_SetPriorityGrouping+0x44>)
 8002194:	68bb      	ldr	r3, [r7, #8]
 8002196:	60d3      	str	r3, [r2, #12]
}
 8002198:	bf00      	nop
 800219a:	3714      	adds	r7, #20
 800219c:	46bd      	mov	sp, r7
 800219e:	bc80      	pop	{r7}
 80021a0:	4770      	bx	lr
 80021a2:	bf00      	nop
 80021a4:	e000ed00 	.word	0xe000ed00

080021a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80021a8:	b480      	push	{r7}
 80021aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80021ac:	4b04      	ldr	r3, [pc, #16]	; (80021c0 <__NVIC_GetPriorityGrouping+0x18>)
 80021ae:	68db      	ldr	r3, [r3, #12]
 80021b0:	0a1b      	lsrs	r3, r3, #8
 80021b2:	f003 0307 	and.w	r3, r3, #7
}
 80021b6:	4618      	mov	r0, r3
 80021b8:	46bd      	mov	sp, r7
 80021ba:	bc80      	pop	{r7}
 80021bc:	4770      	bx	lr
 80021be:	bf00      	nop
 80021c0:	e000ed00 	.word	0xe000ed00

080021c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021c4:	b480      	push	{r7}
 80021c6:	b083      	sub	sp, #12
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	4603      	mov	r3, r0
 80021cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	db0b      	blt.n	80021ee <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80021d6:	79fb      	ldrb	r3, [r7, #7]
 80021d8:	f003 021f 	and.w	r2, r3, #31
 80021dc:	4906      	ldr	r1, [pc, #24]	; (80021f8 <__NVIC_EnableIRQ+0x34>)
 80021de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021e2:	095b      	lsrs	r3, r3, #5
 80021e4:	2001      	movs	r0, #1
 80021e6:	fa00 f202 	lsl.w	r2, r0, r2
 80021ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80021ee:	bf00      	nop
 80021f0:	370c      	adds	r7, #12
 80021f2:	46bd      	mov	sp, r7
 80021f4:	bc80      	pop	{r7}
 80021f6:	4770      	bx	lr
 80021f8:	e000e100 	.word	0xe000e100

080021fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80021fc:	b480      	push	{r7}
 80021fe:	b083      	sub	sp, #12
 8002200:	af00      	add	r7, sp, #0
 8002202:	4603      	mov	r3, r0
 8002204:	6039      	str	r1, [r7, #0]
 8002206:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002208:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800220c:	2b00      	cmp	r3, #0
 800220e:	db0a      	blt.n	8002226 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	b2da      	uxtb	r2, r3
 8002214:	490c      	ldr	r1, [pc, #48]	; (8002248 <__NVIC_SetPriority+0x4c>)
 8002216:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800221a:	0112      	lsls	r2, r2, #4
 800221c:	b2d2      	uxtb	r2, r2
 800221e:	440b      	add	r3, r1
 8002220:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002224:	e00a      	b.n	800223c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002226:	683b      	ldr	r3, [r7, #0]
 8002228:	b2da      	uxtb	r2, r3
 800222a:	4908      	ldr	r1, [pc, #32]	; (800224c <__NVIC_SetPriority+0x50>)
 800222c:	79fb      	ldrb	r3, [r7, #7]
 800222e:	f003 030f 	and.w	r3, r3, #15
 8002232:	3b04      	subs	r3, #4
 8002234:	0112      	lsls	r2, r2, #4
 8002236:	b2d2      	uxtb	r2, r2
 8002238:	440b      	add	r3, r1
 800223a:	761a      	strb	r2, [r3, #24]
}
 800223c:	bf00      	nop
 800223e:	370c      	adds	r7, #12
 8002240:	46bd      	mov	sp, r7
 8002242:	bc80      	pop	{r7}
 8002244:	4770      	bx	lr
 8002246:	bf00      	nop
 8002248:	e000e100 	.word	0xe000e100
 800224c:	e000ed00 	.word	0xe000ed00

08002250 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002250:	b480      	push	{r7}
 8002252:	b089      	sub	sp, #36	; 0x24
 8002254:	af00      	add	r7, sp, #0
 8002256:	60f8      	str	r0, [r7, #12]
 8002258:	60b9      	str	r1, [r7, #8]
 800225a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	f003 0307 	and.w	r3, r3, #7
 8002262:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002264:	69fb      	ldr	r3, [r7, #28]
 8002266:	f1c3 0307 	rsb	r3, r3, #7
 800226a:	2b04      	cmp	r3, #4
 800226c:	bf28      	it	cs
 800226e:	2304      	movcs	r3, #4
 8002270:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002272:	69fb      	ldr	r3, [r7, #28]
 8002274:	3304      	adds	r3, #4
 8002276:	2b06      	cmp	r3, #6
 8002278:	d902      	bls.n	8002280 <NVIC_EncodePriority+0x30>
 800227a:	69fb      	ldr	r3, [r7, #28]
 800227c:	3b03      	subs	r3, #3
 800227e:	e000      	b.n	8002282 <NVIC_EncodePriority+0x32>
 8002280:	2300      	movs	r3, #0
 8002282:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002284:	f04f 32ff 	mov.w	r2, #4294967295
 8002288:	69bb      	ldr	r3, [r7, #24]
 800228a:	fa02 f303 	lsl.w	r3, r2, r3
 800228e:	43da      	mvns	r2, r3
 8002290:	68bb      	ldr	r3, [r7, #8]
 8002292:	401a      	ands	r2, r3
 8002294:	697b      	ldr	r3, [r7, #20]
 8002296:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002298:	f04f 31ff 	mov.w	r1, #4294967295
 800229c:	697b      	ldr	r3, [r7, #20]
 800229e:	fa01 f303 	lsl.w	r3, r1, r3
 80022a2:	43d9      	mvns	r1, r3
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022a8:	4313      	orrs	r3, r2
         );
}
 80022aa:	4618      	mov	r0, r3
 80022ac:	3724      	adds	r7, #36	; 0x24
 80022ae:	46bd      	mov	sp, r7
 80022b0:	bc80      	pop	{r7}
 80022b2:	4770      	bx	lr

080022b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b082      	sub	sp, #8
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	3b01      	subs	r3, #1
 80022c0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80022c4:	d301      	bcc.n	80022ca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80022c6:	2301      	movs	r3, #1
 80022c8:	e00f      	b.n	80022ea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80022ca:	4a0a      	ldr	r2, [pc, #40]	; (80022f4 <SysTick_Config+0x40>)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	3b01      	subs	r3, #1
 80022d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80022d2:	210f      	movs	r1, #15
 80022d4:	f04f 30ff 	mov.w	r0, #4294967295
 80022d8:	f7ff ff90 	bl	80021fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80022dc:	4b05      	ldr	r3, [pc, #20]	; (80022f4 <SysTick_Config+0x40>)
 80022de:	2200      	movs	r2, #0
 80022e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80022e2:	4b04      	ldr	r3, [pc, #16]	; (80022f4 <SysTick_Config+0x40>)
 80022e4:	2207      	movs	r2, #7
 80022e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80022e8:	2300      	movs	r3, #0
}
 80022ea:	4618      	mov	r0, r3
 80022ec:	3708      	adds	r7, #8
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bd80      	pop	{r7, pc}
 80022f2:	bf00      	nop
 80022f4:	e000e010 	.word	0xe000e010

080022f8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b082      	sub	sp, #8
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002300:	6878      	ldr	r0, [r7, #4]
 8002302:	f7ff ff2d 	bl	8002160 <__NVIC_SetPriorityGrouping>
}
 8002306:	bf00      	nop
 8002308:	3708      	adds	r7, #8
 800230a:	46bd      	mov	sp, r7
 800230c:	bd80      	pop	{r7, pc}

0800230e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800230e:	b580      	push	{r7, lr}
 8002310:	b086      	sub	sp, #24
 8002312:	af00      	add	r7, sp, #0
 8002314:	4603      	mov	r3, r0
 8002316:	60b9      	str	r1, [r7, #8]
 8002318:	607a      	str	r2, [r7, #4]
 800231a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800231c:	2300      	movs	r3, #0
 800231e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002320:	f7ff ff42 	bl	80021a8 <__NVIC_GetPriorityGrouping>
 8002324:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002326:	687a      	ldr	r2, [r7, #4]
 8002328:	68b9      	ldr	r1, [r7, #8]
 800232a:	6978      	ldr	r0, [r7, #20]
 800232c:	f7ff ff90 	bl	8002250 <NVIC_EncodePriority>
 8002330:	4602      	mov	r2, r0
 8002332:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002336:	4611      	mov	r1, r2
 8002338:	4618      	mov	r0, r3
 800233a:	f7ff ff5f 	bl	80021fc <__NVIC_SetPriority>
}
 800233e:	bf00      	nop
 8002340:	3718      	adds	r7, #24
 8002342:	46bd      	mov	sp, r7
 8002344:	bd80      	pop	{r7, pc}

08002346 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002346:	b580      	push	{r7, lr}
 8002348:	b082      	sub	sp, #8
 800234a:	af00      	add	r7, sp, #0
 800234c:	4603      	mov	r3, r0
 800234e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002350:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002354:	4618      	mov	r0, r3
 8002356:	f7ff ff35 	bl	80021c4 <__NVIC_EnableIRQ>
}
 800235a:	bf00      	nop
 800235c:	3708      	adds	r7, #8
 800235e:	46bd      	mov	sp, r7
 8002360:	bd80      	pop	{r7, pc}

08002362 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002362:	b580      	push	{r7, lr}
 8002364:	b082      	sub	sp, #8
 8002366:	af00      	add	r7, sp, #0
 8002368:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800236a:	6878      	ldr	r0, [r7, #4]
 800236c:	f7ff ffa2 	bl	80022b4 <SysTick_Config>
 8002370:	4603      	mov	r3, r0
}
 8002372:	4618      	mov	r0, r3
 8002374:	3708      	adds	r7, #8
 8002376:	46bd      	mov	sp, r7
 8002378:	bd80      	pop	{r7, pc}

0800237a <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800237a:	b480      	push	{r7}
 800237c:	b085      	sub	sp, #20
 800237e:	af00      	add	r7, sp, #0
 8002380:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002382:	2300      	movs	r3, #0
 8002384:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800238c:	2b02      	cmp	r3, #2
 800238e:	d008      	beq.n	80023a2 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	2204      	movs	r2, #4
 8002394:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	2200      	movs	r2, #0
 800239a:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800239e:	2301      	movs	r3, #1
 80023a0:	e020      	b.n	80023e4 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	681a      	ldr	r2, [r3, #0]
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f022 020e 	bic.w	r2, r2, #14
 80023b0:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	681a      	ldr	r2, [r3, #0]
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f022 0201 	bic.w	r2, r2, #1
 80023c0:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023ca:	2101      	movs	r1, #1
 80023cc:	fa01 f202 	lsl.w	r2, r1, r2
 80023d0:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	2201      	movs	r2, #1
 80023d6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	2200      	movs	r2, #0
 80023de:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80023e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80023e4:	4618      	mov	r0, r3
 80023e6:	3714      	adds	r7, #20
 80023e8:	46bd      	mov	sp, r7
 80023ea:	bc80      	pop	{r7}
 80023ec:	4770      	bx	lr
	...

080023f0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b084      	sub	sp, #16
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80023f8:	2300      	movs	r3, #0
 80023fa:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002402:	2b02      	cmp	r3, #2
 8002404:	d005      	beq.n	8002412 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	2204      	movs	r2, #4
 800240a:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 800240c:	2301      	movs	r3, #1
 800240e:	73fb      	strb	r3, [r7, #15]
 8002410:	e051      	b.n	80024b6 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	681a      	ldr	r2, [r3, #0]
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f022 020e 	bic.w	r2, r2, #14
 8002420:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	681a      	ldr	r2, [r3, #0]
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f022 0201 	bic.w	r2, r2, #1
 8002430:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	4a22      	ldr	r2, [pc, #136]	; (80024c0 <HAL_DMA_Abort_IT+0xd0>)
 8002438:	4293      	cmp	r3, r2
 800243a:	d029      	beq.n	8002490 <HAL_DMA_Abort_IT+0xa0>
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	4a20      	ldr	r2, [pc, #128]	; (80024c4 <HAL_DMA_Abort_IT+0xd4>)
 8002442:	4293      	cmp	r3, r2
 8002444:	d022      	beq.n	800248c <HAL_DMA_Abort_IT+0x9c>
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	4a1f      	ldr	r2, [pc, #124]	; (80024c8 <HAL_DMA_Abort_IT+0xd8>)
 800244c:	4293      	cmp	r3, r2
 800244e:	d01a      	beq.n	8002486 <HAL_DMA_Abort_IT+0x96>
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	4a1d      	ldr	r2, [pc, #116]	; (80024cc <HAL_DMA_Abort_IT+0xdc>)
 8002456:	4293      	cmp	r3, r2
 8002458:	d012      	beq.n	8002480 <HAL_DMA_Abort_IT+0x90>
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	4a1c      	ldr	r2, [pc, #112]	; (80024d0 <HAL_DMA_Abort_IT+0xe0>)
 8002460:	4293      	cmp	r3, r2
 8002462:	d00a      	beq.n	800247a <HAL_DMA_Abort_IT+0x8a>
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	4a1a      	ldr	r2, [pc, #104]	; (80024d4 <HAL_DMA_Abort_IT+0xe4>)
 800246a:	4293      	cmp	r3, r2
 800246c:	d102      	bne.n	8002474 <HAL_DMA_Abort_IT+0x84>
 800246e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002472:	e00e      	b.n	8002492 <HAL_DMA_Abort_IT+0xa2>
 8002474:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002478:	e00b      	b.n	8002492 <HAL_DMA_Abort_IT+0xa2>
 800247a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800247e:	e008      	b.n	8002492 <HAL_DMA_Abort_IT+0xa2>
 8002480:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002484:	e005      	b.n	8002492 <HAL_DMA_Abort_IT+0xa2>
 8002486:	f44f 7380 	mov.w	r3, #256	; 0x100
 800248a:	e002      	b.n	8002492 <HAL_DMA_Abort_IT+0xa2>
 800248c:	2310      	movs	r3, #16
 800248e:	e000      	b.n	8002492 <HAL_DMA_Abort_IT+0xa2>
 8002490:	2301      	movs	r3, #1
 8002492:	4a11      	ldr	r2, [pc, #68]	; (80024d8 <HAL_DMA_Abort_IT+0xe8>)
 8002494:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	2201      	movs	r2, #1
 800249a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	2200      	movs	r2, #0
 80024a2:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d003      	beq.n	80024b6 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80024b2:	6878      	ldr	r0, [r7, #4]
 80024b4:	4798      	blx	r3
    } 
  }
  return status;
 80024b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80024b8:	4618      	mov	r0, r3
 80024ba:	3710      	adds	r7, #16
 80024bc:	46bd      	mov	sp, r7
 80024be:	bd80      	pop	{r7, pc}
 80024c0:	40020008 	.word	0x40020008
 80024c4:	4002001c 	.word	0x4002001c
 80024c8:	40020030 	.word	0x40020030
 80024cc:	40020044 	.word	0x40020044
 80024d0:	40020058 	.word	0x40020058
 80024d4:	4002006c 	.word	0x4002006c
 80024d8:	40020000 	.word	0x40020000

080024dc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80024dc:	b480      	push	{r7}
 80024de:	b08b      	sub	sp, #44	; 0x2c
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
 80024e4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80024e6:	2300      	movs	r3, #0
 80024e8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80024ea:	2300      	movs	r3, #0
 80024ec:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80024ee:	e169      	b.n	80027c4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80024f0:	2201      	movs	r2, #1
 80024f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024f4:	fa02 f303 	lsl.w	r3, r2, r3
 80024f8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80024fa:	683b      	ldr	r3, [r7, #0]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	69fa      	ldr	r2, [r7, #28]
 8002500:	4013      	ands	r3, r2
 8002502:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002504:	69ba      	ldr	r2, [r7, #24]
 8002506:	69fb      	ldr	r3, [r7, #28]
 8002508:	429a      	cmp	r2, r3
 800250a:	f040 8158 	bne.w	80027be <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800250e:	683b      	ldr	r3, [r7, #0]
 8002510:	685b      	ldr	r3, [r3, #4]
 8002512:	4a9a      	ldr	r2, [pc, #616]	; (800277c <HAL_GPIO_Init+0x2a0>)
 8002514:	4293      	cmp	r3, r2
 8002516:	d05e      	beq.n	80025d6 <HAL_GPIO_Init+0xfa>
 8002518:	4a98      	ldr	r2, [pc, #608]	; (800277c <HAL_GPIO_Init+0x2a0>)
 800251a:	4293      	cmp	r3, r2
 800251c:	d875      	bhi.n	800260a <HAL_GPIO_Init+0x12e>
 800251e:	4a98      	ldr	r2, [pc, #608]	; (8002780 <HAL_GPIO_Init+0x2a4>)
 8002520:	4293      	cmp	r3, r2
 8002522:	d058      	beq.n	80025d6 <HAL_GPIO_Init+0xfa>
 8002524:	4a96      	ldr	r2, [pc, #600]	; (8002780 <HAL_GPIO_Init+0x2a4>)
 8002526:	4293      	cmp	r3, r2
 8002528:	d86f      	bhi.n	800260a <HAL_GPIO_Init+0x12e>
 800252a:	4a96      	ldr	r2, [pc, #600]	; (8002784 <HAL_GPIO_Init+0x2a8>)
 800252c:	4293      	cmp	r3, r2
 800252e:	d052      	beq.n	80025d6 <HAL_GPIO_Init+0xfa>
 8002530:	4a94      	ldr	r2, [pc, #592]	; (8002784 <HAL_GPIO_Init+0x2a8>)
 8002532:	4293      	cmp	r3, r2
 8002534:	d869      	bhi.n	800260a <HAL_GPIO_Init+0x12e>
 8002536:	4a94      	ldr	r2, [pc, #592]	; (8002788 <HAL_GPIO_Init+0x2ac>)
 8002538:	4293      	cmp	r3, r2
 800253a:	d04c      	beq.n	80025d6 <HAL_GPIO_Init+0xfa>
 800253c:	4a92      	ldr	r2, [pc, #584]	; (8002788 <HAL_GPIO_Init+0x2ac>)
 800253e:	4293      	cmp	r3, r2
 8002540:	d863      	bhi.n	800260a <HAL_GPIO_Init+0x12e>
 8002542:	4a92      	ldr	r2, [pc, #584]	; (800278c <HAL_GPIO_Init+0x2b0>)
 8002544:	4293      	cmp	r3, r2
 8002546:	d046      	beq.n	80025d6 <HAL_GPIO_Init+0xfa>
 8002548:	4a90      	ldr	r2, [pc, #576]	; (800278c <HAL_GPIO_Init+0x2b0>)
 800254a:	4293      	cmp	r3, r2
 800254c:	d85d      	bhi.n	800260a <HAL_GPIO_Init+0x12e>
 800254e:	2b12      	cmp	r3, #18
 8002550:	d82a      	bhi.n	80025a8 <HAL_GPIO_Init+0xcc>
 8002552:	2b12      	cmp	r3, #18
 8002554:	d859      	bhi.n	800260a <HAL_GPIO_Init+0x12e>
 8002556:	a201      	add	r2, pc, #4	; (adr r2, 800255c <HAL_GPIO_Init+0x80>)
 8002558:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800255c:	080025d7 	.word	0x080025d7
 8002560:	080025b1 	.word	0x080025b1
 8002564:	080025c3 	.word	0x080025c3
 8002568:	08002605 	.word	0x08002605
 800256c:	0800260b 	.word	0x0800260b
 8002570:	0800260b 	.word	0x0800260b
 8002574:	0800260b 	.word	0x0800260b
 8002578:	0800260b 	.word	0x0800260b
 800257c:	0800260b 	.word	0x0800260b
 8002580:	0800260b 	.word	0x0800260b
 8002584:	0800260b 	.word	0x0800260b
 8002588:	0800260b 	.word	0x0800260b
 800258c:	0800260b 	.word	0x0800260b
 8002590:	0800260b 	.word	0x0800260b
 8002594:	0800260b 	.word	0x0800260b
 8002598:	0800260b 	.word	0x0800260b
 800259c:	0800260b 	.word	0x0800260b
 80025a0:	080025b9 	.word	0x080025b9
 80025a4:	080025cd 	.word	0x080025cd
 80025a8:	4a79      	ldr	r2, [pc, #484]	; (8002790 <HAL_GPIO_Init+0x2b4>)
 80025aa:	4293      	cmp	r3, r2
 80025ac:	d013      	beq.n	80025d6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80025ae:	e02c      	b.n	800260a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80025b0:	683b      	ldr	r3, [r7, #0]
 80025b2:	68db      	ldr	r3, [r3, #12]
 80025b4:	623b      	str	r3, [r7, #32]
          break;
 80025b6:	e029      	b.n	800260c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	68db      	ldr	r3, [r3, #12]
 80025bc:	3304      	adds	r3, #4
 80025be:	623b      	str	r3, [r7, #32]
          break;
 80025c0:	e024      	b.n	800260c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80025c2:	683b      	ldr	r3, [r7, #0]
 80025c4:	68db      	ldr	r3, [r3, #12]
 80025c6:	3308      	adds	r3, #8
 80025c8:	623b      	str	r3, [r7, #32]
          break;
 80025ca:	e01f      	b.n	800260c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80025cc:	683b      	ldr	r3, [r7, #0]
 80025ce:	68db      	ldr	r3, [r3, #12]
 80025d0:	330c      	adds	r3, #12
 80025d2:	623b      	str	r3, [r7, #32]
          break;
 80025d4:	e01a      	b.n	800260c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80025d6:	683b      	ldr	r3, [r7, #0]
 80025d8:	689b      	ldr	r3, [r3, #8]
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d102      	bne.n	80025e4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80025de:	2304      	movs	r3, #4
 80025e0:	623b      	str	r3, [r7, #32]
          break;
 80025e2:	e013      	b.n	800260c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80025e4:	683b      	ldr	r3, [r7, #0]
 80025e6:	689b      	ldr	r3, [r3, #8]
 80025e8:	2b01      	cmp	r3, #1
 80025ea:	d105      	bne.n	80025f8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80025ec:	2308      	movs	r3, #8
 80025ee:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	69fa      	ldr	r2, [r7, #28]
 80025f4:	611a      	str	r2, [r3, #16]
          break;
 80025f6:	e009      	b.n	800260c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80025f8:	2308      	movs	r3, #8
 80025fa:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	69fa      	ldr	r2, [r7, #28]
 8002600:	615a      	str	r2, [r3, #20]
          break;
 8002602:	e003      	b.n	800260c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002604:	2300      	movs	r3, #0
 8002606:	623b      	str	r3, [r7, #32]
          break;
 8002608:	e000      	b.n	800260c <HAL_GPIO_Init+0x130>
          break;
 800260a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800260c:	69bb      	ldr	r3, [r7, #24]
 800260e:	2bff      	cmp	r3, #255	; 0xff
 8002610:	d801      	bhi.n	8002616 <HAL_GPIO_Init+0x13a>
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	e001      	b.n	800261a <HAL_GPIO_Init+0x13e>
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	3304      	adds	r3, #4
 800261a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800261c:	69bb      	ldr	r3, [r7, #24]
 800261e:	2bff      	cmp	r3, #255	; 0xff
 8002620:	d802      	bhi.n	8002628 <HAL_GPIO_Init+0x14c>
 8002622:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002624:	009b      	lsls	r3, r3, #2
 8002626:	e002      	b.n	800262e <HAL_GPIO_Init+0x152>
 8002628:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800262a:	3b08      	subs	r3, #8
 800262c:	009b      	lsls	r3, r3, #2
 800262e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002630:	697b      	ldr	r3, [r7, #20]
 8002632:	681a      	ldr	r2, [r3, #0]
 8002634:	210f      	movs	r1, #15
 8002636:	693b      	ldr	r3, [r7, #16]
 8002638:	fa01 f303 	lsl.w	r3, r1, r3
 800263c:	43db      	mvns	r3, r3
 800263e:	401a      	ands	r2, r3
 8002640:	6a39      	ldr	r1, [r7, #32]
 8002642:	693b      	ldr	r3, [r7, #16]
 8002644:	fa01 f303 	lsl.w	r3, r1, r3
 8002648:	431a      	orrs	r2, r3
 800264a:	697b      	ldr	r3, [r7, #20]
 800264c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	685b      	ldr	r3, [r3, #4]
 8002652:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002656:	2b00      	cmp	r3, #0
 8002658:	f000 80b1 	beq.w	80027be <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800265c:	4b4d      	ldr	r3, [pc, #308]	; (8002794 <HAL_GPIO_Init+0x2b8>)
 800265e:	699b      	ldr	r3, [r3, #24]
 8002660:	4a4c      	ldr	r2, [pc, #304]	; (8002794 <HAL_GPIO_Init+0x2b8>)
 8002662:	f043 0301 	orr.w	r3, r3, #1
 8002666:	6193      	str	r3, [r2, #24]
 8002668:	4b4a      	ldr	r3, [pc, #296]	; (8002794 <HAL_GPIO_Init+0x2b8>)
 800266a:	699b      	ldr	r3, [r3, #24]
 800266c:	f003 0301 	and.w	r3, r3, #1
 8002670:	60bb      	str	r3, [r7, #8]
 8002672:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002674:	4a48      	ldr	r2, [pc, #288]	; (8002798 <HAL_GPIO_Init+0x2bc>)
 8002676:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002678:	089b      	lsrs	r3, r3, #2
 800267a:	3302      	adds	r3, #2
 800267c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002680:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002682:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002684:	f003 0303 	and.w	r3, r3, #3
 8002688:	009b      	lsls	r3, r3, #2
 800268a:	220f      	movs	r2, #15
 800268c:	fa02 f303 	lsl.w	r3, r2, r3
 8002690:	43db      	mvns	r3, r3
 8002692:	68fa      	ldr	r2, [r7, #12]
 8002694:	4013      	ands	r3, r2
 8002696:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	4a40      	ldr	r2, [pc, #256]	; (800279c <HAL_GPIO_Init+0x2c0>)
 800269c:	4293      	cmp	r3, r2
 800269e:	d013      	beq.n	80026c8 <HAL_GPIO_Init+0x1ec>
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	4a3f      	ldr	r2, [pc, #252]	; (80027a0 <HAL_GPIO_Init+0x2c4>)
 80026a4:	4293      	cmp	r3, r2
 80026a6:	d00d      	beq.n	80026c4 <HAL_GPIO_Init+0x1e8>
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	4a3e      	ldr	r2, [pc, #248]	; (80027a4 <HAL_GPIO_Init+0x2c8>)
 80026ac:	4293      	cmp	r3, r2
 80026ae:	d007      	beq.n	80026c0 <HAL_GPIO_Init+0x1e4>
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	4a3d      	ldr	r2, [pc, #244]	; (80027a8 <HAL_GPIO_Init+0x2cc>)
 80026b4:	4293      	cmp	r3, r2
 80026b6:	d101      	bne.n	80026bc <HAL_GPIO_Init+0x1e0>
 80026b8:	2303      	movs	r3, #3
 80026ba:	e006      	b.n	80026ca <HAL_GPIO_Init+0x1ee>
 80026bc:	2304      	movs	r3, #4
 80026be:	e004      	b.n	80026ca <HAL_GPIO_Init+0x1ee>
 80026c0:	2302      	movs	r3, #2
 80026c2:	e002      	b.n	80026ca <HAL_GPIO_Init+0x1ee>
 80026c4:	2301      	movs	r3, #1
 80026c6:	e000      	b.n	80026ca <HAL_GPIO_Init+0x1ee>
 80026c8:	2300      	movs	r3, #0
 80026ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80026cc:	f002 0203 	and.w	r2, r2, #3
 80026d0:	0092      	lsls	r2, r2, #2
 80026d2:	4093      	lsls	r3, r2
 80026d4:	68fa      	ldr	r2, [r7, #12]
 80026d6:	4313      	orrs	r3, r2
 80026d8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80026da:	492f      	ldr	r1, [pc, #188]	; (8002798 <HAL_GPIO_Init+0x2bc>)
 80026dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026de:	089b      	lsrs	r3, r3, #2
 80026e0:	3302      	adds	r3, #2
 80026e2:	68fa      	ldr	r2, [r7, #12]
 80026e4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	685b      	ldr	r3, [r3, #4]
 80026ec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d006      	beq.n	8002702 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80026f4:	4b2d      	ldr	r3, [pc, #180]	; (80027ac <HAL_GPIO_Init+0x2d0>)
 80026f6:	681a      	ldr	r2, [r3, #0]
 80026f8:	492c      	ldr	r1, [pc, #176]	; (80027ac <HAL_GPIO_Init+0x2d0>)
 80026fa:	69bb      	ldr	r3, [r7, #24]
 80026fc:	4313      	orrs	r3, r2
 80026fe:	600b      	str	r3, [r1, #0]
 8002700:	e006      	b.n	8002710 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002702:	4b2a      	ldr	r3, [pc, #168]	; (80027ac <HAL_GPIO_Init+0x2d0>)
 8002704:	681a      	ldr	r2, [r3, #0]
 8002706:	69bb      	ldr	r3, [r7, #24]
 8002708:	43db      	mvns	r3, r3
 800270a:	4928      	ldr	r1, [pc, #160]	; (80027ac <HAL_GPIO_Init+0x2d0>)
 800270c:	4013      	ands	r3, r2
 800270e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	685b      	ldr	r3, [r3, #4]
 8002714:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002718:	2b00      	cmp	r3, #0
 800271a:	d006      	beq.n	800272a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800271c:	4b23      	ldr	r3, [pc, #140]	; (80027ac <HAL_GPIO_Init+0x2d0>)
 800271e:	685a      	ldr	r2, [r3, #4]
 8002720:	4922      	ldr	r1, [pc, #136]	; (80027ac <HAL_GPIO_Init+0x2d0>)
 8002722:	69bb      	ldr	r3, [r7, #24]
 8002724:	4313      	orrs	r3, r2
 8002726:	604b      	str	r3, [r1, #4]
 8002728:	e006      	b.n	8002738 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800272a:	4b20      	ldr	r3, [pc, #128]	; (80027ac <HAL_GPIO_Init+0x2d0>)
 800272c:	685a      	ldr	r2, [r3, #4]
 800272e:	69bb      	ldr	r3, [r7, #24]
 8002730:	43db      	mvns	r3, r3
 8002732:	491e      	ldr	r1, [pc, #120]	; (80027ac <HAL_GPIO_Init+0x2d0>)
 8002734:	4013      	ands	r3, r2
 8002736:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	685b      	ldr	r3, [r3, #4]
 800273c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002740:	2b00      	cmp	r3, #0
 8002742:	d006      	beq.n	8002752 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002744:	4b19      	ldr	r3, [pc, #100]	; (80027ac <HAL_GPIO_Init+0x2d0>)
 8002746:	689a      	ldr	r2, [r3, #8]
 8002748:	4918      	ldr	r1, [pc, #96]	; (80027ac <HAL_GPIO_Init+0x2d0>)
 800274a:	69bb      	ldr	r3, [r7, #24]
 800274c:	4313      	orrs	r3, r2
 800274e:	608b      	str	r3, [r1, #8]
 8002750:	e006      	b.n	8002760 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002752:	4b16      	ldr	r3, [pc, #88]	; (80027ac <HAL_GPIO_Init+0x2d0>)
 8002754:	689a      	ldr	r2, [r3, #8]
 8002756:	69bb      	ldr	r3, [r7, #24]
 8002758:	43db      	mvns	r3, r3
 800275a:	4914      	ldr	r1, [pc, #80]	; (80027ac <HAL_GPIO_Init+0x2d0>)
 800275c:	4013      	ands	r3, r2
 800275e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002760:	683b      	ldr	r3, [r7, #0]
 8002762:	685b      	ldr	r3, [r3, #4]
 8002764:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002768:	2b00      	cmp	r3, #0
 800276a:	d021      	beq.n	80027b0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800276c:	4b0f      	ldr	r3, [pc, #60]	; (80027ac <HAL_GPIO_Init+0x2d0>)
 800276e:	68da      	ldr	r2, [r3, #12]
 8002770:	490e      	ldr	r1, [pc, #56]	; (80027ac <HAL_GPIO_Init+0x2d0>)
 8002772:	69bb      	ldr	r3, [r7, #24]
 8002774:	4313      	orrs	r3, r2
 8002776:	60cb      	str	r3, [r1, #12]
 8002778:	e021      	b.n	80027be <HAL_GPIO_Init+0x2e2>
 800277a:	bf00      	nop
 800277c:	10320000 	.word	0x10320000
 8002780:	10310000 	.word	0x10310000
 8002784:	10220000 	.word	0x10220000
 8002788:	10210000 	.word	0x10210000
 800278c:	10120000 	.word	0x10120000
 8002790:	10110000 	.word	0x10110000
 8002794:	40021000 	.word	0x40021000
 8002798:	40010000 	.word	0x40010000
 800279c:	40010800 	.word	0x40010800
 80027a0:	40010c00 	.word	0x40010c00
 80027a4:	40011000 	.word	0x40011000
 80027a8:	40011400 	.word	0x40011400
 80027ac:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80027b0:	4b0b      	ldr	r3, [pc, #44]	; (80027e0 <HAL_GPIO_Init+0x304>)
 80027b2:	68da      	ldr	r2, [r3, #12]
 80027b4:	69bb      	ldr	r3, [r7, #24]
 80027b6:	43db      	mvns	r3, r3
 80027b8:	4909      	ldr	r1, [pc, #36]	; (80027e0 <HAL_GPIO_Init+0x304>)
 80027ba:	4013      	ands	r3, r2
 80027bc:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80027be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027c0:	3301      	adds	r3, #1
 80027c2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80027c4:	683b      	ldr	r3, [r7, #0]
 80027c6:	681a      	ldr	r2, [r3, #0]
 80027c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027ca:	fa22 f303 	lsr.w	r3, r2, r3
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	f47f ae8e 	bne.w	80024f0 <HAL_GPIO_Init+0x14>
  }
}
 80027d4:	bf00      	nop
 80027d6:	bf00      	nop
 80027d8:	372c      	adds	r7, #44	; 0x2c
 80027da:	46bd      	mov	sp, r7
 80027dc:	bc80      	pop	{r7}
 80027de:	4770      	bx	lr
 80027e0:	40010400 	.word	0x40010400

080027e4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80027e4:	b480      	push	{r7}
 80027e6:	b085      	sub	sp, #20
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]
 80027ec:	460b      	mov	r3, r1
 80027ee:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	689a      	ldr	r2, [r3, #8]
 80027f4:	887b      	ldrh	r3, [r7, #2]
 80027f6:	4013      	ands	r3, r2
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d002      	beq.n	8002802 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80027fc:	2301      	movs	r3, #1
 80027fe:	73fb      	strb	r3, [r7, #15]
 8002800:	e001      	b.n	8002806 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002802:	2300      	movs	r3, #0
 8002804:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002806:	7bfb      	ldrb	r3, [r7, #15]
}
 8002808:	4618      	mov	r0, r3
 800280a:	3714      	adds	r7, #20
 800280c:	46bd      	mov	sp, r7
 800280e:	bc80      	pop	{r7}
 8002810:	4770      	bx	lr

08002812 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002812:	b480      	push	{r7}
 8002814:	b083      	sub	sp, #12
 8002816:	af00      	add	r7, sp, #0
 8002818:	6078      	str	r0, [r7, #4]
 800281a:	460b      	mov	r3, r1
 800281c:	807b      	strh	r3, [r7, #2]
 800281e:	4613      	mov	r3, r2
 8002820:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002822:	787b      	ldrb	r3, [r7, #1]
 8002824:	2b00      	cmp	r3, #0
 8002826:	d003      	beq.n	8002830 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002828:	887a      	ldrh	r2, [r7, #2]
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800282e:	e003      	b.n	8002838 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002830:	887b      	ldrh	r3, [r7, #2]
 8002832:	041a      	lsls	r2, r3, #16
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	611a      	str	r2, [r3, #16]
}
 8002838:	bf00      	nop
 800283a:	370c      	adds	r7, #12
 800283c:	46bd      	mov	sp, r7
 800283e:	bc80      	pop	{r7}
 8002840:	4770      	bx	lr

08002842 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002842:	b480      	push	{r7}
 8002844:	b085      	sub	sp, #20
 8002846:	af00      	add	r7, sp, #0
 8002848:	6078      	str	r0, [r7, #4]
 800284a:	460b      	mov	r3, r1
 800284c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	68db      	ldr	r3, [r3, #12]
 8002852:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002854:	887a      	ldrh	r2, [r7, #2]
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	4013      	ands	r3, r2
 800285a:	041a      	lsls	r2, r3, #16
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	43d9      	mvns	r1, r3
 8002860:	887b      	ldrh	r3, [r7, #2]
 8002862:	400b      	ands	r3, r1
 8002864:	431a      	orrs	r2, r3
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	611a      	str	r2, [r3, #16]
}
 800286a:	bf00      	nop
 800286c:	3714      	adds	r7, #20
 800286e:	46bd      	mov	sp, r7
 8002870:	bc80      	pop	{r7}
 8002872:	4770      	bx	lr

08002874 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	b086      	sub	sp, #24
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	2b00      	cmp	r3, #0
 8002880:	d101      	bne.n	8002886 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002882:	2301      	movs	r3, #1
 8002884:	e272      	b.n	8002d6c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f003 0301 	and.w	r3, r3, #1
 800288e:	2b00      	cmp	r3, #0
 8002890:	f000 8087 	beq.w	80029a2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002894:	4b92      	ldr	r3, [pc, #584]	; (8002ae0 <HAL_RCC_OscConfig+0x26c>)
 8002896:	685b      	ldr	r3, [r3, #4]
 8002898:	f003 030c 	and.w	r3, r3, #12
 800289c:	2b04      	cmp	r3, #4
 800289e:	d00c      	beq.n	80028ba <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80028a0:	4b8f      	ldr	r3, [pc, #572]	; (8002ae0 <HAL_RCC_OscConfig+0x26c>)
 80028a2:	685b      	ldr	r3, [r3, #4]
 80028a4:	f003 030c 	and.w	r3, r3, #12
 80028a8:	2b08      	cmp	r3, #8
 80028aa:	d112      	bne.n	80028d2 <HAL_RCC_OscConfig+0x5e>
 80028ac:	4b8c      	ldr	r3, [pc, #560]	; (8002ae0 <HAL_RCC_OscConfig+0x26c>)
 80028ae:	685b      	ldr	r3, [r3, #4]
 80028b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80028b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80028b8:	d10b      	bne.n	80028d2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028ba:	4b89      	ldr	r3, [pc, #548]	; (8002ae0 <HAL_RCC_OscConfig+0x26c>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d06c      	beq.n	80029a0 <HAL_RCC_OscConfig+0x12c>
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	685b      	ldr	r3, [r3, #4]
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d168      	bne.n	80029a0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80028ce:	2301      	movs	r3, #1
 80028d0:	e24c      	b.n	8002d6c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	685b      	ldr	r3, [r3, #4]
 80028d6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80028da:	d106      	bne.n	80028ea <HAL_RCC_OscConfig+0x76>
 80028dc:	4b80      	ldr	r3, [pc, #512]	; (8002ae0 <HAL_RCC_OscConfig+0x26c>)
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	4a7f      	ldr	r2, [pc, #508]	; (8002ae0 <HAL_RCC_OscConfig+0x26c>)
 80028e2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028e6:	6013      	str	r3, [r2, #0]
 80028e8:	e02e      	b.n	8002948 <HAL_RCC_OscConfig+0xd4>
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	685b      	ldr	r3, [r3, #4]
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d10c      	bne.n	800290c <HAL_RCC_OscConfig+0x98>
 80028f2:	4b7b      	ldr	r3, [pc, #492]	; (8002ae0 <HAL_RCC_OscConfig+0x26c>)
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	4a7a      	ldr	r2, [pc, #488]	; (8002ae0 <HAL_RCC_OscConfig+0x26c>)
 80028f8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80028fc:	6013      	str	r3, [r2, #0]
 80028fe:	4b78      	ldr	r3, [pc, #480]	; (8002ae0 <HAL_RCC_OscConfig+0x26c>)
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	4a77      	ldr	r2, [pc, #476]	; (8002ae0 <HAL_RCC_OscConfig+0x26c>)
 8002904:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002908:	6013      	str	r3, [r2, #0]
 800290a:	e01d      	b.n	8002948 <HAL_RCC_OscConfig+0xd4>
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	685b      	ldr	r3, [r3, #4]
 8002910:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002914:	d10c      	bne.n	8002930 <HAL_RCC_OscConfig+0xbc>
 8002916:	4b72      	ldr	r3, [pc, #456]	; (8002ae0 <HAL_RCC_OscConfig+0x26c>)
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	4a71      	ldr	r2, [pc, #452]	; (8002ae0 <HAL_RCC_OscConfig+0x26c>)
 800291c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002920:	6013      	str	r3, [r2, #0]
 8002922:	4b6f      	ldr	r3, [pc, #444]	; (8002ae0 <HAL_RCC_OscConfig+0x26c>)
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	4a6e      	ldr	r2, [pc, #440]	; (8002ae0 <HAL_RCC_OscConfig+0x26c>)
 8002928:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800292c:	6013      	str	r3, [r2, #0]
 800292e:	e00b      	b.n	8002948 <HAL_RCC_OscConfig+0xd4>
 8002930:	4b6b      	ldr	r3, [pc, #428]	; (8002ae0 <HAL_RCC_OscConfig+0x26c>)
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	4a6a      	ldr	r2, [pc, #424]	; (8002ae0 <HAL_RCC_OscConfig+0x26c>)
 8002936:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800293a:	6013      	str	r3, [r2, #0]
 800293c:	4b68      	ldr	r3, [pc, #416]	; (8002ae0 <HAL_RCC_OscConfig+0x26c>)
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	4a67      	ldr	r2, [pc, #412]	; (8002ae0 <HAL_RCC_OscConfig+0x26c>)
 8002942:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002946:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	685b      	ldr	r3, [r3, #4]
 800294c:	2b00      	cmp	r3, #0
 800294e:	d013      	beq.n	8002978 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002950:	f7ff fbfc 	bl	800214c <HAL_GetTick>
 8002954:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002956:	e008      	b.n	800296a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002958:	f7ff fbf8 	bl	800214c <HAL_GetTick>
 800295c:	4602      	mov	r2, r0
 800295e:	693b      	ldr	r3, [r7, #16]
 8002960:	1ad3      	subs	r3, r2, r3
 8002962:	2b64      	cmp	r3, #100	; 0x64
 8002964:	d901      	bls.n	800296a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002966:	2303      	movs	r3, #3
 8002968:	e200      	b.n	8002d6c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800296a:	4b5d      	ldr	r3, [pc, #372]	; (8002ae0 <HAL_RCC_OscConfig+0x26c>)
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002972:	2b00      	cmp	r3, #0
 8002974:	d0f0      	beq.n	8002958 <HAL_RCC_OscConfig+0xe4>
 8002976:	e014      	b.n	80029a2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002978:	f7ff fbe8 	bl	800214c <HAL_GetTick>
 800297c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800297e:	e008      	b.n	8002992 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002980:	f7ff fbe4 	bl	800214c <HAL_GetTick>
 8002984:	4602      	mov	r2, r0
 8002986:	693b      	ldr	r3, [r7, #16]
 8002988:	1ad3      	subs	r3, r2, r3
 800298a:	2b64      	cmp	r3, #100	; 0x64
 800298c:	d901      	bls.n	8002992 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800298e:	2303      	movs	r3, #3
 8002990:	e1ec      	b.n	8002d6c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002992:	4b53      	ldr	r3, [pc, #332]	; (8002ae0 <HAL_RCC_OscConfig+0x26c>)
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800299a:	2b00      	cmp	r3, #0
 800299c:	d1f0      	bne.n	8002980 <HAL_RCC_OscConfig+0x10c>
 800299e:	e000      	b.n	80029a2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f003 0302 	and.w	r3, r3, #2
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d063      	beq.n	8002a76 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80029ae:	4b4c      	ldr	r3, [pc, #304]	; (8002ae0 <HAL_RCC_OscConfig+0x26c>)
 80029b0:	685b      	ldr	r3, [r3, #4]
 80029b2:	f003 030c 	and.w	r3, r3, #12
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d00b      	beq.n	80029d2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80029ba:	4b49      	ldr	r3, [pc, #292]	; (8002ae0 <HAL_RCC_OscConfig+0x26c>)
 80029bc:	685b      	ldr	r3, [r3, #4]
 80029be:	f003 030c 	and.w	r3, r3, #12
 80029c2:	2b08      	cmp	r3, #8
 80029c4:	d11c      	bne.n	8002a00 <HAL_RCC_OscConfig+0x18c>
 80029c6:	4b46      	ldr	r3, [pc, #280]	; (8002ae0 <HAL_RCC_OscConfig+0x26c>)
 80029c8:	685b      	ldr	r3, [r3, #4]
 80029ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d116      	bne.n	8002a00 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80029d2:	4b43      	ldr	r3, [pc, #268]	; (8002ae0 <HAL_RCC_OscConfig+0x26c>)
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f003 0302 	and.w	r3, r3, #2
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d005      	beq.n	80029ea <HAL_RCC_OscConfig+0x176>
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	691b      	ldr	r3, [r3, #16]
 80029e2:	2b01      	cmp	r3, #1
 80029e4:	d001      	beq.n	80029ea <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80029e6:	2301      	movs	r3, #1
 80029e8:	e1c0      	b.n	8002d6c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029ea:	4b3d      	ldr	r3, [pc, #244]	; (8002ae0 <HAL_RCC_OscConfig+0x26c>)
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	695b      	ldr	r3, [r3, #20]
 80029f6:	00db      	lsls	r3, r3, #3
 80029f8:	4939      	ldr	r1, [pc, #228]	; (8002ae0 <HAL_RCC_OscConfig+0x26c>)
 80029fa:	4313      	orrs	r3, r2
 80029fc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80029fe:	e03a      	b.n	8002a76 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	691b      	ldr	r3, [r3, #16]
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d020      	beq.n	8002a4a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002a08:	4b36      	ldr	r3, [pc, #216]	; (8002ae4 <HAL_RCC_OscConfig+0x270>)
 8002a0a:	2201      	movs	r2, #1
 8002a0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a0e:	f7ff fb9d 	bl	800214c <HAL_GetTick>
 8002a12:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a14:	e008      	b.n	8002a28 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a16:	f7ff fb99 	bl	800214c <HAL_GetTick>
 8002a1a:	4602      	mov	r2, r0
 8002a1c:	693b      	ldr	r3, [r7, #16]
 8002a1e:	1ad3      	subs	r3, r2, r3
 8002a20:	2b02      	cmp	r3, #2
 8002a22:	d901      	bls.n	8002a28 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002a24:	2303      	movs	r3, #3
 8002a26:	e1a1      	b.n	8002d6c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a28:	4b2d      	ldr	r3, [pc, #180]	; (8002ae0 <HAL_RCC_OscConfig+0x26c>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f003 0302 	and.w	r3, r3, #2
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d0f0      	beq.n	8002a16 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a34:	4b2a      	ldr	r3, [pc, #168]	; (8002ae0 <HAL_RCC_OscConfig+0x26c>)
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	695b      	ldr	r3, [r3, #20]
 8002a40:	00db      	lsls	r3, r3, #3
 8002a42:	4927      	ldr	r1, [pc, #156]	; (8002ae0 <HAL_RCC_OscConfig+0x26c>)
 8002a44:	4313      	orrs	r3, r2
 8002a46:	600b      	str	r3, [r1, #0]
 8002a48:	e015      	b.n	8002a76 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a4a:	4b26      	ldr	r3, [pc, #152]	; (8002ae4 <HAL_RCC_OscConfig+0x270>)
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a50:	f7ff fb7c 	bl	800214c <HAL_GetTick>
 8002a54:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a56:	e008      	b.n	8002a6a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a58:	f7ff fb78 	bl	800214c <HAL_GetTick>
 8002a5c:	4602      	mov	r2, r0
 8002a5e:	693b      	ldr	r3, [r7, #16]
 8002a60:	1ad3      	subs	r3, r2, r3
 8002a62:	2b02      	cmp	r3, #2
 8002a64:	d901      	bls.n	8002a6a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002a66:	2303      	movs	r3, #3
 8002a68:	e180      	b.n	8002d6c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a6a:	4b1d      	ldr	r3, [pc, #116]	; (8002ae0 <HAL_RCC_OscConfig+0x26c>)
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f003 0302 	and.w	r3, r3, #2
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d1f0      	bne.n	8002a58 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f003 0308 	and.w	r3, r3, #8
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d03a      	beq.n	8002af8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	699b      	ldr	r3, [r3, #24]
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d019      	beq.n	8002abe <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a8a:	4b17      	ldr	r3, [pc, #92]	; (8002ae8 <HAL_RCC_OscConfig+0x274>)
 8002a8c:	2201      	movs	r2, #1
 8002a8e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a90:	f7ff fb5c 	bl	800214c <HAL_GetTick>
 8002a94:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a96:	e008      	b.n	8002aaa <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a98:	f7ff fb58 	bl	800214c <HAL_GetTick>
 8002a9c:	4602      	mov	r2, r0
 8002a9e:	693b      	ldr	r3, [r7, #16]
 8002aa0:	1ad3      	subs	r3, r2, r3
 8002aa2:	2b02      	cmp	r3, #2
 8002aa4:	d901      	bls.n	8002aaa <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002aa6:	2303      	movs	r3, #3
 8002aa8:	e160      	b.n	8002d6c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002aaa:	4b0d      	ldr	r3, [pc, #52]	; (8002ae0 <HAL_RCC_OscConfig+0x26c>)
 8002aac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aae:	f003 0302 	and.w	r3, r3, #2
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d0f0      	beq.n	8002a98 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002ab6:	2001      	movs	r0, #1
 8002ab8:	f000 fad8 	bl	800306c <RCC_Delay>
 8002abc:	e01c      	b.n	8002af8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002abe:	4b0a      	ldr	r3, [pc, #40]	; (8002ae8 <HAL_RCC_OscConfig+0x274>)
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ac4:	f7ff fb42 	bl	800214c <HAL_GetTick>
 8002ac8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002aca:	e00f      	b.n	8002aec <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002acc:	f7ff fb3e 	bl	800214c <HAL_GetTick>
 8002ad0:	4602      	mov	r2, r0
 8002ad2:	693b      	ldr	r3, [r7, #16]
 8002ad4:	1ad3      	subs	r3, r2, r3
 8002ad6:	2b02      	cmp	r3, #2
 8002ad8:	d908      	bls.n	8002aec <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002ada:	2303      	movs	r3, #3
 8002adc:	e146      	b.n	8002d6c <HAL_RCC_OscConfig+0x4f8>
 8002ade:	bf00      	nop
 8002ae0:	40021000 	.word	0x40021000
 8002ae4:	42420000 	.word	0x42420000
 8002ae8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002aec:	4b92      	ldr	r3, [pc, #584]	; (8002d38 <HAL_RCC_OscConfig+0x4c4>)
 8002aee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002af0:	f003 0302 	and.w	r3, r3, #2
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d1e9      	bne.n	8002acc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f003 0304 	and.w	r3, r3, #4
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	f000 80a6 	beq.w	8002c52 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b06:	2300      	movs	r3, #0
 8002b08:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b0a:	4b8b      	ldr	r3, [pc, #556]	; (8002d38 <HAL_RCC_OscConfig+0x4c4>)
 8002b0c:	69db      	ldr	r3, [r3, #28]
 8002b0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d10d      	bne.n	8002b32 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b16:	4b88      	ldr	r3, [pc, #544]	; (8002d38 <HAL_RCC_OscConfig+0x4c4>)
 8002b18:	69db      	ldr	r3, [r3, #28]
 8002b1a:	4a87      	ldr	r2, [pc, #540]	; (8002d38 <HAL_RCC_OscConfig+0x4c4>)
 8002b1c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b20:	61d3      	str	r3, [r2, #28]
 8002b22:	4b85      	ldr	r3, [pc, #532]	; (8002d38 <HAL_RCC_OscConfig+0x4c4>)
 8002b24:	69db      	ldr	r3, [r3, #28]
 8002b26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b2a:	60bb      	str	r3, [r7, #8]
 8002b2c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002b2e:	2301      	movs	r3, #1
 8002b30:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b32:	4b82      	ldr	r3, [pc, #520]	; (8002d3c <HAL_RCC_OscConfig+0x4c8>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d118      	bne.n	8002b70 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002b3e:	4b7f      	ldr	r3, [pc, #508]	; (8002d3c <HAL_RCC_OscConfig+0x4c8>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	4a7e      	ldr	r2, [pc, #504]	; (8002d3c <HAL_RCC_OscConfig+0x4c8>)
 8002b44:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b48:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b4a:	f7ff faff 	bl	800214c <HAL_GetTick>
 8002b4e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b50:	e008      	b.n	8002b64 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b52:	f7ff fafb 	bl	800214c <HAL_GetTick>
 8002b56:	4602      	mov	r2, r0
 8002b58:	693b      	ldr	r3, [r7, #16]
 8002b5a:	1ad3      	subs	r3, r2, r3
 8002b5c:	2b64      	cmp	r3, #100	; 0x64
 8002b5e:	d901      	bls.n	8002b64 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002b60:	2303      	movs	r3, #3
 8002b62:	e103      	b.n	8002d6c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b64:	4b75      	ldr	r3, [pc, #468]	; (8002d3c <HAL_RCC_OscConfig+0x4c8>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d0f0      	beq.n	8002b52 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	68db      	ldr	r3, [r3, #12]
 8002b74:	2b01      	cmp	r3, #1
 8002b76:	d106      	bne.n	8002b86 <HAL_RCC_OscConfig+0x312>
 8002b78:	4b6f      	ldr	r3, [pc, #444]	; (8002d38 <HAL_RCC_OscConfig+0x4c4>)
 8002b7a:	6a1b      	ldr	r3, [r3, #32]
 8002b7c:	4a6e      	ldr	r2, [pc, #440]	; (8002d38 <HAL_RCC_OscConfig+0x4c4>)
 8002b7e:	f043 0301 	orr.w	r3, r3, #1
 8002b82:	6213      	str	r3, [r2, #32]
 8002b84:	e02d      	b.n	8002be2 <HAL_RCC_OscConfig+0x36e>
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	68db      	ldr	r3, [r3, #12]
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d10c      	bne.n	8002ba8 <HAL_RCC_OscConfig+0x334>
 8002b8e:	4b6a      	ldr	r3, [pc, #424]	; (8002d38 <HAL_RCC_OscConfig+0x4c4>)
 8002b90:	6a1b      	ldr	r3, [r3, #32]
 8002b92:	4a69      	ldr	r2, [pc, #420]	; (8002d38 <HAL_RCC_OscConfig+0x4c4>)
 8002b94:	f023 0301 	bic.w	r3, r3, #1
 8002b98:	6213      	str	r3, [r2, #32]
 8002b9a:	4b67      	ldr	r3, [pc, #412]	; (8002d38 <HAL_RCC_OscConfig+0x4c4>)
 8002b9c:	6a1b      	ldr	r3, [r3, #32]
 8002b9e:	4a66      	ldr	r2, [pc, #408]	; (8002d38 <HAL_RCC_OscConfig+0x4c4>)
 8002ba0:	f023 0304 	bic.w	r3, r3, #4
 8002ba4:	6213      	str	r3, [r2, #32]
 8002ba6:	e01c      	b.n	8002be2 <HAL_RCC_OscConfig+0x36e>
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	68db      	ldr	r3, [r3, #12]
 8002bac:	2b05      	cmp	r3, #5
 8002bae:	d10c      	bne.n	8002bca <HAL_RCC_OscConfig+0x356>
 8002bb0:	4b61      	ldr	r3, [pc, #388]	; (8002d38 <HAL_RCC_OscConfig+0x4c4>)
 8002bb2:	6a1b      	ldr	r3, [r3, #32]
 8002bb4:	4a60      	ldr	r2, [pc, #384]	; (8002d38 <HAL_RCC_OscConfig+0x4c4>)
 8002bb6:	f043 0304 	orr.w	r3, r3, #4
 8002bba:	6213      	str	r3, [r2, #32]
 8002bbc:	4b5e      	ldr	r3, [pc, #376]	; (8002d38 <HAL_RCC_OscConfig+0x4c4>)
 8002bbe:	6a1b      	ldr	r3, [r3, #32]
 8002bc0:	4a5d      	ldr	r2, [pc, #372]	; (8002d38 <HAL_RCC_OscConfig+0x4c4>)
 8002bc2:	f043 0301 	orr.w	r3, r3, #1
 8002bc6:	6213      	str	r3, [r2, #32]
 8002bc8:	e00b      	b.n	8002be2 <HAL_RCC_OscConfig+0x36e>
 8002bca:	4b5b      	ldr	r3, [pc, #364]	; (8002d38 <HAL_RCC_OscConfig+0x4c4>)
 8002bcc:	6a1b      	ldr	r3, [r3, #32]
 8002bce:	4a5a      	ldr	r2, [pc, #360]	; (8002d38 <HAL_RCC_OscConfig+0x4c4>)
 8002bd0:	f023 0301 	bic.w	r3, r3, #1
 8002bd4:	6213      	str	r3, [r2, #32]
 8002bd6:	4b58      	ldr	r3, [pc, #352]	; (8002d38 <HAL_RCC_OscConfig+0x4c4>)
 8002bd8:	6a1b      	ldr	r3, [r3, #32]
 8002bda:	4a57      	ldr	r2, [pc, #348]	; (8002d38 <HAL_RCC_OscConfig+0x4c4>)
 8002bdc:	f023 0304 	bic.w	r3, r3, #4
 8002be0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	68db      	ldr	r3, [r3, #12]
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d015      	beq.n	8002c16 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002bea:	f7ff faaf 	bl	800214c <HAL_GetTick>
 8002bee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002bf0:	e00a      	b.n	8002c08 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002bf2:	f7ff faab 	bl	800214c <HAL_GetTick>
 8002bf6:	4602      	mov	r2, r0
 8002bf8:	693b      	ldr	r3, [r7, #16]
 8002bfa:	1ad3      	subs	r3, r2, r3
 8002bfc:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c00:	4293      	cmp	r3, r2
 8002c02:	d901      	bls.n	8002c08 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002c04:	2303      	movs	r3, #3
 8002c06:	e0b1      	b.n	8002d6c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c08:	4b4b      	ldr	r3, [pc, #300]	; (8002d38 <HAL_RCC_OscConfig+0x4c4>)
 8002c0a:	6a1b      	ldr	r3, [r3, #32]
 8002c0c:	f003 0302 	and.w	r3, r3, #2
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d0ee      	beq.n	8002bf2 <HAL_RCC_OscConfig+0x37e>
 8002c14:	e014      	b.n	8002c40 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c16:	f7ff fa99 	bl	800214c <HAL_GetTick>
 8002c1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c1c:	e00a      	b.n	8002c34 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c1e:	f7ff fa95 	bl	800214c <HAL_GetTick>
 8002c22:	4602      	mov	r2, r0
 8002c24:	693b      	ldr	r3, [r7, #16]
 8002c26:	1ad3      	subs	r3, r2, r3
 8002c28:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c2c:	4293      	cmp	r3, r2
 8002c2e:	d901      	bls.n	8002c34 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002c30:	2303      	movs	r3, #3
 8002c32:	e09b      	b.n	8002d6c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c34:	4b40      	ldr	r3, [pc, #256]	; (8002d38 <HAL_RCC_OscConfig+0x4c4>)
 8002c36:	6a1b      	ldr	r3, [r3, #32]
 8002c38:	f003 0302 	and.w	r3, r3, #2
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d1ee      	bne.n	8002c1e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002c40:	7dfb      	ldrb	r3, [r7, #23]
 8002c42:	2b01      	cmp	r3, #1
 8002c44:	d105      	bne.n	8002c52 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c46:	4b3c      	ldr	r3, [pc, #240]	; (8002d38 <HAL_RCC_OscConfig+0x4c4>)
 8002c48:	69db      	ldr	r3, [r3, #28]
 8002c4a:	4a3b      	ldr	r2, [pc, #236]	; (8002d38 <HAL_RCC_OscConfig+0x4c4>)
 8002c4c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002c50:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	69db      	ldr	r3, [r3, #28]
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	f000 8087 	beq.w	8002d6a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002c5c:	4b36      	ldr	r3, [pc, #216]	; (8002d38 <HAL_RCC_OscConfig+0x4c4>)
 8002c5e:	685b      	ldr	r3, [r3, #4]
 8002c60:	f003 030c 	and.w	r3, r3, #12
 8002c64:	2b08      	cmp	r3, #8
 8002c66:	d061      	beq.n	8002d2c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	69db      	ldr	r3, [r3, #28]
 8002c6c:	2b02      	cmp	r3, #2
 8002c6e:	d146      	bne.n	8002cfe <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c70:	4b33      	ldr	r3, [pc, #204]	; (8002d40 <HAL_RCC_OscConfig+0x4cc>)
 8002c72:	2200      	movs	r2, #0
 8002c74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c76:	f7ff fa69 	bl	800214c <HAL_GetTick>
 8002c7a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c7c:	e008      	b.n	8002c90 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c7e:	f7ff fa65 	bl	800214c <HAL_GetTick>
 8002c82:	4602      	mov	r2, r0
 8002c84:	693b      	ldr	r3, [r7, #16]
 8002c86:	1ad3      	subs	r3, r2, r3
 8002c88:	2b02      	cmp	r3, #2
 8002c8a:	d901      	bls.n	8002c90 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002c8c:	2303      	movs	r3, #3
 8002c8e:	e06d      	b.n	8002d6c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c90:	4b29      	ldr	r3, [pc, #164]	; (8002d38 <HAL_RCC_OscConfig+0x4c4>)
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d1f0      	bne.n	8002c7e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	6a1b      	ldr	r3, [r3, #32]
 8002ca0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ca4:	d108      	bne.n	8002cb8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002ca6:	4b24      	ldr	r3, [pc, #144]	; (8002d38 <HAL_RCC_OscConfig+0x4c4>)
 8002ca8:	685b      	ldr	r3, [r3, #4]
 8002caa:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	689b      	ldr	r3, [r3, #8]
 8002cb2:	4921      	ldr	r1, [pc, #132]	; (8002d38 <HAL_RCC_OscConfig+0x4c4>)
 8002cb4:	4313      	orrs	r3, r2
 8002cb6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002cb8:	4b1f      	ldr	r3, [pc, #124]	; (8002d38 <HAL_RCC_OscConfig+0x4c4>)
 8002cba:	685b      	ldr	r3, [r3, #4]
 8002cbc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	6a19      	ldr	r1, [r3, #32]
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cc8:	430b      	orrs	r3, r1
 8002cca:	491b      	ldr	r1, [pc, #108]	; (8002d38 <HAL_RCC_OscConfig+0x4c4>)
 8002ccc:	4313      	orrs	r3, r2
 8002cce:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002cd0:	4b1b      	ldr	r3, [pc, #108]	; (8002d40 <HAL_RCC_OscConfig+0x4cc>)
 8002cd2:	2201      	movs	r2, #1
 8002cd4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cd6:	f7ff fa39 	bl	800214c <HAL_GetTick>
 8002cda:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002cdc:	e008      	b.n	8002cf0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002cde:	f7ff fa35 	bl	800214c <HAL_GetTick>
 8002ce2:	4602      	mov	r2, r0
 8002ce4:	693b      	ldr	r3, [r7, #16]
 8002ce6:	1ad3      	subs	r3, r2, r3
 8002ce8:	2b02      	cmp	r3, #2
 8002cea:	d901      	bls.n	8002cf0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002cec:	2303      	movs	r3, #3
 8002cee:	e03d      	b.n	8002d6c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002cf0:	4b11      	ldr	r3, [pc, #68]	; (8002d38 <HAL_RCC_OscConfig+0x4c4>)
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d0f0      	beq.n	8002cde <HAL_RCC_OscConfig+0x46a>
 8002cfc:	e035      	b.n	8002d6a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002cfe:	4b10      	ldr	r3, [pc, #64]	; (8002d40 <HAL_RCC_OscConfig+0x4cc>)
 8002d00:	2200      	movs	r2, #0
 8002d02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d04:	f7ff fa22 	bl	800214c <HAL_GetTick>
 8002d08:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002d0a:	e008      	b.n	8002d1e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d0c:	f7ff fa1e 	bl	800214c <HAL_GetTick>
 8002d10:	4602      	mov	r2, r0
 8002d12:	693b      	ldr	r3, [r7, #16]
 8002d14:	1ad3      	subs	r3, r2, r3
 8002d16:	2b02      	cmp	r3, #2
 8002d18:	d901      	bls.n	8002d1e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002d1a:	2303      	movs	r3, #3
 8002d1c:	e026      	b.n	8002d6c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002d1e:	4b06      	ldr	r3, [pc, #24]	; (8002d38 <HAL_RCC_OscConfig+0x4c4>)
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d1f0      	bne.n	8002d0c <HAL_RCC_OscConfig+0x498>
 8002d2a:	e01e      	b.n	8002d6a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	69db      	ldr	r3, [r3, #28]
 8002d30:	2b01      	cmp	r3, #1
 8002d32:	d107      	bne.n	8002d44 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002d34:	2301      	movs	r3, #1
 8002d36:	e019      	b.n	8002d6c <HAL_RCC_OscConfig+0x4f8>
 8002d38:	40021000 	.word	0x40021000
 8002d3c:	40007000 	.word	0x40007000
 8002d40:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002d44:	4b0b      	ldr	r3, [pc, #44]	; (8002d74 <HAL_RCC_OscConfig+0x500>)
 8002d46:	685b      	ldr	r3, [r3, #4]
 8002d48:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	6a1b      	ldr	r3, [r3, #32]
 8002d54:	429a      	cmp	r2, r3
 8002d56:	d106      	bne.n	8002d66 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d62:	429a      	cmp	r2, r3
 8002d64:	d001      	beq.n	8002d6a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002d66:	2301      	movs	r3, #1
 8002d68:	e000      	b.n	8002d6c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002d6a:	2300      	movs	r3, #0
}
 8002d6c:	4618      	mov	r0, r3
 8002d6e:	3718      	adds	r7, #24
 8002d70:	46bd      	mov	sp, r7
 8002d72:	bd80      	pop	{r7, pc}
 8002d74:	40021000 	.word	0x40021000

08002d78 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b084      	sub	sp, #16
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
 8002d80:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d101      	bne.n	8002d8c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002d88:	2301      	movs	r3, #1
 8002d8a:	e0d0      	b.n	8002f2e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002d8c:	4b6a      	ldr	r3, [pc, #424]	; (8002f38 <HAL_RCC_ClockConfig+0x1c0>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f003 0307 	and.w	r3, r3, #7
 8002d94:	683a      	ldr	r2, [r7, #0]
 8002d96:	429a      	cmp	r2, r3
 8002d98:	d910      	bls.n	8002dbc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d9a:	4b67      	ldr	r3, [pc, #412]	; (8002f38 <HAL_RCC_ClockConfig+0x1c0>)
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f023 0207 	bic.w	r2, r3, #7
 8002da2:	4965      	ldr	r1, [pc, #404]	; (8002f38 <HAL_RCC_ClockConfig+0x1c0>)
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	4313      	orrs	r3, r2
 8002da8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002daa:	4b63      	ldr	r3, [pc, #396]	; (8002f38 <HAL_RCC_ClockConfig+0x1c0>)
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f003 0307 	and.w	r3, r3, #7
 8002db2:	683a      	ldr	r2, [r7, #0]
 8002db4:	429a      	cmp	r2, r3
 8002db6:	d001      	beq.n	8002dbc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002db8:	2301      	movs	r3, #1
 8002dba:	e0b8      	b.n	8002f2e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f003 0302 	and.w	r3, r3, #2
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d020      	beq.n	8002e0a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f003 0304 	and.w	r3, r3, #4
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d005      	beq.n	8002de0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002dd4:	4b59      	ldr	r3, [pc, #356]	; (8002f3c <HAL_RCC_ClockConfig+0x1c4>)
 8002dd6:	685b      	ldr	r3, [r3, #4]
 8002dd8:	4a58      	ldr	r2, [pc, #352]	; (8002f3c <HAL_RCC_ClockConfig+0x1c4>)
 8002dda:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002dde:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f003 0308 	and.w	r3, r3, #8
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d005      	beq.n	8002df8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002dec:	4b53      	ldr	r3, [pc, #332]	; (8002f3c <HAL_RCC_ClockConfig+0x1c4>)
 8002dee:	685b      	ldr	r3, [r3, #4]
 8002df0:	4a52      	ldr	r2, [pc, #328]	; (8002f3c <HAL_RCC_ClockConfig+0x1c4>)
 8002df2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002df6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002df8:	4b50      	ldr	r3, [pc, #320]	; (8002f3c <HAL_RCC_ClockConfig+0x1c4>)
 8002dfa:	685b      	ldr	r3, [r3, #4]
 8002dfc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	689b      	ldr	r3, [r3, #8]
 8002e04:	494d      	ldr	r1, [pc, #308]	; (8002f3c <HAL_RCC_ClockConfig+0x1c4>)
 8002e06:	4313      	orrs	r3, r2
 8002e08:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f003 0301 	and.w	r3, r3, #1
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d040      	beq.n	8002e98 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	685b      	ldr	r3, [r3, #4]
 8002e1a:	2b01      	cmp	r3, #1
 8002e1c:	d107      	bne.n	8002e2e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e1e:	4b47      	ldr	r3, [pc, #284]	; (8002f3c <HAL_RCC_ClockConfig+0x1c4>)
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d115      	bne.n	8002e56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e2a:	2301      	movs	r3, #1
 8002e2c:	e07f      	b.n	8002f2e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	685b      	ldr	r3, [r3, #4]
 8002e32:	2b02      	cmp	r3, #2
 8002e34:	d107      	bne.n	8002e46 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e36:	4b41      	ldr	r3, [pc, #260]	; (8002f3c <HAL_RCC_ClockConfig+0x1c4>)
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d109      	bne.n	8002e56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e42:	2301      	movs	r3, #1
 8002e44:	e073      	b.n	8002f2e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e46:	4b3d      	ldr	r3, [pc, #244]	; (8002f3c <HAL_RCC_ClockConfig+0x1c4>)
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f003 0302 	and.w	r3, r3, #2
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d101      	bne.n	8002e56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e52:	2301      	movs	r3, #1
 8002e54:	e06b      	b.n	8002f2e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002e56:	4b39      	ldr	r3, [pc, #228]	; (8002f3c <HAL_RCC_ClockConfig+0x1c4>)
 8002e58:	685b      	ldr	r3, [r3, #4]
 8002e5a:	f023 0203 	bic.w	r2, r3, #3
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	685b      	ldr	r3, [r3, #4]
 8002e62:	4936      	ldr	r1, [pc, #216]	; (8002f3c <HAL_RCC_ClockConfig+0x1c4>)
 8002e64:	4313      	orrs	r3, r2
 8002e66:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002e68:	f7ff f970 	bl	800214c <HAL_GetTick>
 8002e6c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e6e:	e00a      	b.n	8002e86 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e70:	f7ff f96c 	bl	800214c <HAL_GetTick>
 8002e74:	4602      	mov	r2, r0
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	1ad3      	subs	r3, r2, r3
 8002e7a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e7e:	4293      	cmp	r3, r2
 8002e80:	d901      	bls.n	8002e86 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002e82:	2303      	movs	r3, #3
 8002e84:	e053      	b.n	8002f2e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e86:	4b2d      	ldr	r3, [pc, #180]	; (8002f3c <HAL_RCC_ClockConfig+0x1c4>)
 8002e88:	685b      	ldr	r3, [r3, #4]
 8002e8a:	f003 020c 	and.w	r2, r3, #12
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	685b      	ldr	r3, [r3, #4]
 8002e92:	009b      	lsls	r3, r3, #2
 8002e94:	429a      	cmp	r2, r3
 8002e96:	d1eb      	bne.n	8002e70 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002e98:	4b27      	ldr	r3, [pc, #156]	; (8002f38 <HAL_RCC_ClockConfig+0x1c0>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f003 0307 	and.w	r3, r3, #7
 8002ea0:	683a      	ldr	r2, [r7, #0]
 8002ea2:	429a      	cmp	r2, r3
 8002ea4:	d210      	bcs.n	8002ec8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ea6:	4b24      	ldr	r3, [pc, #144]	; (8002f38 <HAL_RCC_ClockConfig+0x1c0>)
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f023 0207 	bic.w	r2, r3, #7
 8002eae:	4922      	ldr	r1, [pc, #136]	; (8002f38 <HAL_RCC_ClockConfig+0x1c0>)
 8002eb0:	683b      	ldr	r3, [r7, #0]
 8002eb2:	4313      	orrs	r3, r2
 8002eb4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002eb6:	4b20      	ldr	r3, [pc, #128]	; (8002f38 <HAL_RCC_ClockConfig+0x1c0>)
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f003 0307 	and.w	r3, r3, #7
 8002ebe:	683a      	ldr	r2, [r7, #0]
 8002ec0:	429a      	cmp	r2, r3
 8002ec2:	d001      	beq.n	8002ec8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002ec4:	2301      	movs	r3, #1
 8002ec6:	e032      	b.n	8002f2e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f003 0304 	and.w	r3, r3, #4
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d008      	beq.n	8002ee6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002ed4:	4b19      	ldr	r3, [pc, #100]	; (8002f3c <HAL_RCC_ClockConfig+0x1c4>)
 8002ed6:	685b      	ldr	r3, [r3, #4]
 8002ed8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	68db      	ldr	r3, [r3, #12]
 8002ee0:	4916      	ldr	r1, [pc, #88]	; (8002f3c <HAL_RCC_ClockConfig+0x1c4>)
 8002ee2:	4313      	orrs	r3, r2
 8002ee4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f003 0308 	and.w	r3, r3, #8
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d009      	beq.n	8002f06 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002ef2:	4b12      	ldr	r3, [pc, #72]	; (8002f3c <HAL_RCC_ClockConfig+0x1c4>)
 8002ef4:	685b      	ldr	r3, [r3, #4]
 8002ef6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	691b      	ldr	r3, [r3, #16]
 8002efe:	00db      	lsls	r3, r3, #3
 8002f00:	490e      	ldr	r1, [pc, #56]	; (8002f3c <HAL_RCC_ClockConfig+0x1c4>)
 8002f02:	4313      	orrs	r3, r2
 8002f04:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002f06:	f000 f821 	bl	8002f4c <HAL_RCC_GetSysClockFreq>
 8002f0a:	4602      	mov	r2, r0
 8002f0c:	4b0b      	ldr	r3, [pc, #44]	; (8002f3c <HAL_RCC_ClockConfig+0x1c4>)
 8002f0e:	685b      	ldr	r3, [r3, #4]
 8002f10:	091b      	lsrs	r3, r3, #4
 8002f12:	f003 030f 	and.w	r3, r3, #15
 8002f16:	490a      	ldr	r1, [pc, #40]	; (8002f40 <HAL_RCC_ClockConfig+0x1c8>)
 8002f18:	5ccb      	ldrb	r3, [r1, r3]
 8002f1a:	fa22 f303 	lsr.w	r3, r2, r3
 8002f1e:	4a09      	ldr	r2, [pc, #36]	; (8002f44 <HAL_RCC_ClockConfig+0x1cc>)
 8002f20:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002f22:	4b09      	ldr	r3, [pc, #36]	; (8002f48 <HAL_RCC_ClockConfig+0x1d0>)
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	4618      	mov	r0, r3
 8002f28:	f7ff f8ce 	bl	80020c8 <HAL_InitTick>

  return HAL_OK;
 8002f2c:	2300      	movs	r3, #0
}
 8002f2e:	4618      	mov	r0, r3
 8002f30:	3710      	adds	r7, #16
 8002f32:	46bd      	mov	sp, r7
 8002f34:	bd80      	pop	{r7, pc}
 8002f36:	bf00      	nop
 8002f38:	40022000 	.word	0x40022000
 8002f3c:	40021000 	.word	0x40021000
 8002f40:	080052a4 	.word	0x080052a4
 8002f44:	20000028 	.word	0x20000028
 8002f48:	2000002c 	.word	0x2000002c

08002f4c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002f4c:	b490      	push	{r4, r7}
 8002f4e:	b08a      	sub	sp, #40	; 0x28
 8002f50:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002f52:	4b29      	ldr	r3, [pc, #164]	; (8002ff8 <HAL_RCC_GetSysClockFreq+0xac>)
 8002f54:	1d3c      	adds	r4, r7, #4
 8002f56:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002f58:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002f5c:	f240 2301 	movw	r3, #513	; 0x201
 8002f60:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002f62:	2300      	movs	r3, #0
 8002f64:	61fb      	str	r3, [r7, #28]
 8002f66:	2300      	movs	r3, #0
 8002f68:	61bb      	str	r3, [r7, #24]
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	627b      	str	r3, [r7, #36]	; 0x24
 8002f6e:	2300      	movs	r3, #0
 8002f70:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002f72:	2300      	movs	r3, #0
 8002f74:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002f76:	4b21      	ldr	r3, [pc, #132]	; (8002ffc <HAL_RCC_GetSysClockFreq+0xb0>)
 8002f78:	685b      	ldr	r3, [r3, #4]
 8002f7a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002f7c:	69fb      	ldr	r3, [r7, #28]
 8002f7e:	f003 030c 	and.w	r3, r3, #12
 8002f82:	2b04      	cmp	r3, #4
 8002f84:	d002      	beq.n	8002f8c <HAL_RCC_GetSysClockFreq+0x40>
 8002f86:	2b08      	cmp	r3, #8
 8002f88:	d003      	beq.n	8002f92 <HAL_RCC_GetSysClockFreq+0x46>
 8002f8a:	e02b      	b.n	8002fe4 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002f8c:	4b1c      	ldr	r3, [pc, #112]	; (8003000 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002f8e:	623b      	str	r3, [r7, #32]
      break;
 8002f90:	e02b      	b.n	8002fea <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002f92:	69fb      	ldr	r3, [r7, #28]
 8002f94:	0c9b      	lsrs	r3, r3, #18
 8002f96:	f003 030f 	and.w	r3, r3, #15
 8002f9a:	3328      	adds	r3, #40	; 0x28
 8002f9c:	443b      	add	r3, r7
 8002f9e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002fa2:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002fa4:	69fb      	ldr	r3, [r7, #28]
 8002fa6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d012      	beq.n	8002fd4 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002fae:	4b13      	ldr	r3, [pc, #76]	; (8002ffc <HAL_RCC_GetSysClockFreq+0xb0>)
 8002fb0:	685b      	ldr	r3, [r3, #4]
 8002fb2:	0c5b      	lsrs	r3, r3, #17
 8002fb4:	f003 0301 	and.w	r3, r3, #1
 8002fb8:	3328      	adds	r3, #40	; 0x28
 8002fba:	443b      	add	r3, r7
 8002fbc:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002fc0:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002fc2:	697b      	ldr	r3, [r7, #20]
 8002fc4:	4a0e      	ldr	r2, [pc, #56]	; (8003000 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002fc6:	fb03 f202 	mul.w	r2, r3, r2
 8002fca:	69bb      	ldr	r3, [r7, #24]
 8002fcc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fd0:	627b      	str	r3, [r7, #36]	; 0x24
 8002fd2:	e004      	b.n	8002fde <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002fd4:	697b      	ldr	r3, [r7, #20]
 8002fd6:	4a0b      	ldr	r2, [pc, #44]	; (8003004 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002fd8:	fb02 f303 	mul.w	r3, r2, r3
 8002fdc:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002fde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fe0:	623b      	str	r3, [r7, #32]
      break;
 8002fe2:	e002      	b.n	8002fea <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002fe4:	4b06      	ldr	r3, [pc, #24]	; (8003000 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002fe6:	623b      	str	r3, [r7, #32]
      break;
 8002fe8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002fea:	6a3b      	ldr	r3, [r7, #32]
}
 8002fec:	4618      	mov	r0, r3
 8002fee:	3728      	adds	r7, #40	; 0x28
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	bc90      	pop	{r4, r7}
 8002ff4:	4770      	bx	lr
 8002ff6:	bf00      	nop
 8002ff8:	08005294 	.word	0x08005294
 8002ffc:	40021000 	.word	0x40021000
 8003000:	007a1200 	.word	0x007a1200
 8003004:	003d0900 	.word	0x003d0900

08003008 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003008:	b480      	push	{r7}
 800300a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800300c:	4b02      	ldr	r3, [pc, #8]	; (8003018 <HAL_RCC_GetHCLKFreq+0x10>)
 800300e:	681b      	ldr	r3, [r3, #0]
}
 8003010:	4618      	mov	r0, r3
 8003012:	46bd      	mov	sp, r7
 8003014:	bc80      	pop	{r7}
 8003016:	4770      	bx	lr
 8003018:	20000028 	.word	0x20000028

0800301c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003020:	f7ff fff2 	bl	8003008 <HAL_RCC_GetHCLKFreq>
 8003024:	4602      	mov	r2, r0
 8003026:	4b05      	ldr	r3, [pc, #20]	; (800303c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003028:	685b      	ldr	r3, [r3, #4]
 800302a:	0a1b      	lsrs	r3, r3, #8
 800302c:	f003 0307 	and.w	r3, r3, #7
 8003030:	4903      	ldr	r1, [pc, #12]	; (8003040 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003032:	5ccb      	ldrb	r3, [r1, r3]
 8003034:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003038:	4618      	mov	r0, r3
 800303a:	bd80      	pop	{r7, pc}
 800303c:	40021000 	.word	0x40021000
 8003040:	080052b4 	.word	0x080052b4

08003044 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003048:	f7ff ffde 	bl	8003008 <HAL_RCC_GetHCLKFreq>
 800304c:	4602      	mov	r2, r0
 800304e:	4b05      	ldr	r3, [pc, #20]	; (8003064 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003050:	685b      	ldr	r3, [r3, #4]
 8003052:	0adb      	lsrs	r3, r3, #11
 8003054:	f003 0307 	and.w	r3, r3, #7
 8003058:	4903      	ldr	r1, [pc, #12]	; (8003068 <HAL_RCC_GetPCLK2Freq+0x24>)
 800305a:	5ccb      	ldrb	r3, [r1, r3]
 800305c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003060:	4618      	mov	r0, r3
 8003062:	bd80      	pop	{r7, pc}
 8003064:	40021000 	.word	0x40021000
 8003068:	080052b4 	.word	0x080052b4

0800306c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800306c:	b480      	push	{r7}
 800306e:	b085      	sub	sp, #20
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003074:	4b0a      	ldr	r3, [pc, #40]	; (80030a0 <RCC_Delay+0x34>)
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	4a0a      	ldr	r2, [pc, #40]	; (80030a4 <RCC_Delay+0x38>)
 800307a:	fba2 2303 	umull	r2, r3, r2, r3
 800307e:	0a5b      	lsrs	r3, r3, #9
 8003080:	687a      	ldr	r2, [r7, #4]
 8003082:	fb02 f303 	mul.w	r3, r2, r3
 8003086:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003088:	bf00      	nop
  }
  while (Delay --);
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	1e5a      	subs	r2, r3, #1
 800308e:	60fa      	str	r2, [r7, #12]
 8003090:	2b00      	cmp	r3, #0
 8003092:	d1f9      	bne.n	8003088 <RCC_Delay+0x1c>
}
 8003094:	bf00      	nop
 8003096:	bf00      	nop
 8003098:	3714      	adds	r7, #20
 800309a:	46bd      	mov	sp, r7
 800309c:	bc80      	pop	{r7}
 800309e:	4770      	bx	lr
 80030a0:	20000028 	.word	0x20000028
 80030a4:	10624dd3 	.word	0x10624dd3

080030a8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	b082      	sub	sp, #8
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d101      	bne.n	80030ba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80030b6:	2301      	movs	r3, #1
 80030b8:	e041      	b.n	800313e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80030c0:	b2db      	uxtb	r3, r3
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d106      	bne.n	80030d4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	2200      	movs	r2, #0
 80030ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80030ce:	6878      	ldr	r0, [r7, #4]
 80030d0:	f7fe fa58 	bl	8001584 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	2202      	movs	r2, #2
 80030d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681a      	ldr	r2, [r3, #0]
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	3304      	adds	r3, #4
 80030e4:	4619      	mov	r1, r3
 80030e6:	4610      	mov	r0, r2
 80030e8:	f000 fc28 	bl	800393c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	2201      	movs	r2, #1
 80030f0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	2201      	movs	r2, #1
 80030f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	2201      	movs	r2, #1
 8003100:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2201      	movs	r2, #1
 8003108:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2201      	movs	r2, #1
 8003110:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2201      	movs	r2, #1
 8003118:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	2201      	movs	r2, #1
 8003120:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	2201      	movs	r2, #1
 8003128:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	2201      	movs	r2, #1
 8003130:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2201      	movs	r2, #1
 8003138:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800313c:	2300      	movs	r3, #0
}
 800313e:	4618      	mov	r0, r3
 8003140:	3708      	adds	r7, #8
 8003142:	46bd      	mov	sp, r7
 8003144:	bd80      	pop	{r7, pc}
	...

08003148 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003148:	b480      	push	{r7}
 800314a:	b085      	sub	sp, #20
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003156:	b2db      	uxtb	r3, r3
 8003158:	2b01      	cmp	r3, #1
 800315a:	d001      	beq.n	8003160 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800315c:	2301      	movs	r3, #1
 800315e:	e03a      	b.n	80031d6 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	2202      	movs	r2, #2
 8003164:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	68da      	ldr	r2, [r3, #12]
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f042 0201 	orr.w	r2, r2, #1
 8003176:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	4a18      	ldr	r2, [pc, #96]	; (80031e0 <HAL_TIM_Base_Start_IT+0x98>)
 800317e:	4293      	cmp	r3, r2
 8003180:	d00e      	beq.n	80031a0 <HAL_TIM_Base_Start_IT+0x58>
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800318a:	d009      	beq.n	80031a0 <HAL_TIM_Base_Start_IT+0x58>
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	4a14      	ldr	r2, [pc, #80]	; (80031e4 <HAL_TIM_Base_Start_IT+0x9c>)
 8003192:	4293      	cmp	r3, r2
 8003194:	d004      	beq.n	80031a0 <HAL_TIM_Base_Start_IT+0x58>
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	4a13      	ldr	r2, [pc, #76]	; (80031e8 <HAL_TIM_Base_Start_IT+0xa0>)
 800319c:	4293      	cmp	r3, r2
 800319e:	d111      	bne.n	80031c4 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	689b      	ldr	r3, [r3, #8]
 80031a6:	f003 0307 	and.w	r3, r3, #7
 80031aa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	2b06      	cmp	r3, #6
 80031b0:	d010      	beq.n	80031d4 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	681a      	ldr	r2, [r3, #0]
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f042 0201 	orr.w	r2, r2, #1
 80031c0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80031c2:	e007      	b.n	80031d4 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	681a      	ldr	r2, [r3, #0]
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f042 0201 	orr.w	r2, r2, #1
 80031d2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80031d4:	2300      	movs	r3, #0
}
 80031d6:	4618      	mov	r0, r3
 80031d8:	3714      	adds	r7, #20
 80031da:	46bd      	mov	sp, r7
 80031dc:	bc80      	pop	{r7}
 80031de:	4770      	bx	lr
 80031e0:	40012c00 	.word	0x40012c00
 80031e4:	40000400 	.word	0x40000400
 80031e8:	40000800 	.word	0x40000800

080031ec <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b082      	sub	sp, #8
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d101      	bne.n	80031fe <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80031fa:	2301      	movs	r3, #1
 80031fc:	e041      	b.n	8003282 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003204:	b2db      	uxtb	r3, r3
 8003206:	2b00      	cmp	r3, #0
 8003208:	d106      	bne.n	8003218 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	2200      	movs	r2, #0
 800320e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003212:	6878      	ldr	r0, [r7, #4]
 8003214:	f000 f839 	bl	800328a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	2202      	movs	r2, #2
 800321c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681a      	ldr	r2, [r3, #0]
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	3304      	adds	r3, #4
 8003228:	4619      	mov	r1, r3
 800322a:	4610      	mov	r0, r2
 800322c:	f000 fb86 	bl	800393c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	2201      	movs	r2, #1
 8003234:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	2201      	movs	r2, #1
 800323c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2201      	movs	r2, #1
 8003244:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	2201      	movs	r2, #1
 800324c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	2201      	movs	r2, #1
 8003254:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	2201      	movs	r2, #1
 800325c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	2201      	movs	r2, #1
 8003264:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2201      	movs	r2, #1
 800326c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2201      	movs	r2, #1
 8003274:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	2201      	movs	r2, #1
 800327c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003280:	2300      	movs	r3, #0
}
 8003282:	4618      	mov	r0, r3
 8003284:	3708      	adds	r7, #8
 8003286:	46bd      	mov	sp, r7
 8003288:	bd80      	pop	{r7, pc}

0800328a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800328a:	b480      	push	{r7}
 800328c:	b083      	sub	sp, #12
 800328e:	af00      	add	r7, sp, #0
 8003290:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003292:	bf00      	nop
 8003294:	370c      	adds	r7, #12
 8003296:	46bd      	mov	sp, r7
 8003298:	bc80      	pop	{r7}
 800329a:	4770      	bx	lr

0800329c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	b084      	sub	sp, #16
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
 80032a4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80032a6:	683b      	ldr	r3, [r7, #0]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d109      	bne.n	80032c0 <HAL_TIM_PWM_Start+0x24>
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80032b2:	b2db      	uxtb	r3, r3
 80032b4:	2b01      	cmp	r3, #1
 80032b6:	bf14      	ite	ne
 80032b8:	2301      	movne	r3, #1
 80032ba:	2300      	moveq	r3, #0
 80032bc:	b2db      	uxtb	r3, r3
 80032be:	e022      	b.n	8003306 <HAL_TIM_PWM_Start+0x6a>
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	2b04      	cmp	r3, #4
 80032c4:	d109      	bne.n	80032da <HAL_TIM_PWM_Start+0x3e>
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80032cc:	b2db      	uxtb	r3, r3
 80032ce:	2b01      	cmp	r3, #1
 80032d0:	bf14      	ite	ne
 80032d2:	2301      	movne	r3, #1
 80032d4:	2300      	moveq	r3, #0
 80032d6:	b2db      	uxtb	r3, r3
 80032d8:	e015      	b.n	8003306 <HAL_TIM_PWM_Start+0x6a>
 80032da:	683b      	ldr	r3, [r7, #0]
 80032dc:	2b08      	cmp	r3, #8
 80032de:	d109      	bne.n	80032f4 <HAL_TIM_PWM_Start+0x58>
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80032e6:	b2db      	uxtb	r3, r3
 80032e8:	2b01      	cmp	r3, #1
 80032ea:	bf14      	ite	ne
 80032ec:	2301      	movne	r3, #1
 80032ee:	2300      	moveq	r3, #0
 80032f0:	b2db      	uxtb	r3, r3
 80032f2:	e008      	b.n	8003306 <HAL_TIM_PWM_Start+0x6a>
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80032fa:	b2db      	uxtb	r3, r3
 80032fc:	2b01      	cmp	r3, #1
 80032fe:	bf14      	ite	ne
 8003300:	2301      	movne	r3, #1
 8003302:	2300      	moveq	r3, #0
 8003304:	b2db      	uxtb	r3, r3
 8003306:	2b00      	cmp	r3, #0
 8003308:	d001      	beq.n	800330e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800330a:	2301      	movs	r3, #1
 800330c:	e05e      	b.n	80033cc <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800330e:	683b      	ldr	r3, [r7, #0]
 8003310:	2b00      	cmp	r3, #0
 8003312:	d104      	bne.n	800331e <HAL_TIM_PWM_Start+0x82>
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	2202      	movs	r2, #2
 8003318:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800331c:	e013      	b.n	8003346 <HAL_TIM_PWM_Start+0xaa>
 800331e:	683b      	ldr	r3, [r7, #0]
 8003320:	2b04      	cmp	r3, #4
 8003322:	d104      	bne.n	800332e <HAL_TIM_PWM_Start+0x92>
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	2202      	movs	r2, #2
 8003328:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800332c:	e00b      	b.n	8003346 <HAL_TIM_PWM_Start+0xaa>
 800332e:	683b      	ldr	r3, [r7, #0]
 8003330:	2b08      	cmp	r3, #8
 8003332:	d104      	bne.n	800333e <HAL_TIM_PWM_Start+0xa2>
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	2202      	movs	r2, #2
 8003338:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800333c:	e003      	b.n	8003346 <HAL_TIM_PWM_Start+0xaa>
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	2202      	movs	r2, #2
 8003342:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	2201      	movs	r2, #1
 800334c:	6839      	ldr	r1, [r7, #0]
 800334e:	4618      	mov	r0, r3
 8003350:	f000 fd74 	bl	8003e3c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	4a1e      	ldr	r2, [pc, #120]	; (80033d4 <HAL_TIM_PWM_Start+0x138>)
 800335a:	4293      	cmp	r3, r2
 800335c:	d107      	bne.n	800336e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800336c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	4a18      	ldr	r2, [pc, #96]	; (80033d4 <HAL_TIM_PWM_Start+0x138>)
 8003374:	4293      	cmp	r3, r2
 8003376:	d00e      	beq.n	8003396 <HAL_TIM_PWM_Start+0xfa>
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003380:	d009      	beq.n	8003396 <HAL_TIM_PWM_Start+0xfa>
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	4a14      	ldr	r2, [pc, #80]	; (80033d8 <HAL_TIM_PWM_Start+0x13c>)
 8003388:	4293      	cmp	r3, r2
 800338a:	d004      	beq.n	8003396 <HAL_TIM_PWM_Start+0xfa>
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	4a12      	ldr	r2, [pc, #72]	; (80033dc <HAL_TIM_PWM_Start+0x140>)
 8003392:	4293      	cmp	r3, r2
 8003394:	d111      	bne.n	80033ba <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	689b      	ldr	r3, [r3, #8]
 800339c:	f003 0307 	and.w	r3, r3, #7
 80033a0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	2b06      	cmp	r3, #6
 80033a6:	d010      	beq.n	80033ca <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	681a      	ldr	r2, [r3, #0]
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f042 0201 	orr.w	r2, r2, #1
 80033b6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80033b8:	e007      	b.n	80033ca <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	681a      	ldr	r2, [r3, #0]
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f042 0201 	orr.w	r2, r2, #1
 80033c8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80033ca:	2300      	movs	r3, #0
}
 80033cc:	4618      	mov	r0, r3
 80033ce:	3710      	adds	r7, #16
 80033d0:	46bd      	mov	sp, r7
 80033d2:	bd80      	pop	{r7, pc}
 80033d4:	40012c00 	.word	0x40012c00
 80033d8:	40000400 	.word	0x40000400
 80033dc:	40000800 	.word	0x40000800

080033e0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b082      	sub	sp, #8
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	691b      	ldr	r3, [r3, #16]
 80033ee:	f003 0302 	and.w	r3, r3, #2
 80033f2:	2b02      	cmp	r3, #2
 80033f4:	d122      	bne.n	800343c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	68db      	ldr	r3, [r3, #12]
 80033fc:	f003 0302 	and.w	r3, r3, #2
 8003400:	2b02      	cmp	r3, #2
 8003402:	d11b      	bne.n	800343c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f06f 0202 	mvn.w	r2, #2
 800340c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	2201      	movs	r2, #1
 8003412:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	699b      	ldr	r3, [r3, #24]
 800341a:	f003 0303 	and.w	r3, r3, #3
 800341e:	2b00      	cmp	r3, #0
 8003420:	d003      	beq.n	800342a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003422:	6878      	ldr	r0, [r7, #4]
 8003424:	f000 fa6f 	bl	8003906 <HAL_TIM_IC_CaptureCallback>
 8003428:	e005      	b.n	8003436 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800342a:	6878      	ldr	r0, [r7, #4]
 800342c:	f000 fa62 	bl	80038f4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003430:	6878      	ldr	r0, [r7, #4]
 8003432:	f000 fa71 	bl	8003918 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	2200      	movs	r2, #0
 800343a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	691b      	ldr	r3, [r3, #16]
 8003442:	f003 0304 	and.w	r3, r3, #4
 8003446:	2b04      	cmp	r3, #4
 8003448:	d122      	bne.n	8003490 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	68db      	ldr	r3, [r3, #12]
 8003450:	f003 0304 	and.w	r3, r3, #4
 8003454:	2b04      	cmp	r3, #4
 8003456:	d11b      	bne.n	8003490 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f06f 0204 	mvn.w	r2, #4
 8003460:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	2202      	movs	r2, #2
 8003466:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	699b      	ldr	r3, [r3, #24]
 800346e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003472:	2b00      	cmp	r3, #0
 8003474:	d003      	beq.n	800347e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003476:	6878      	ldr	r0, [r7, #4]
 8003478:	f000 fa45 	bl	8003906 <HAL_TIM_IC_CaptureCallback>
 800347c:	e005      	b.n	800348a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800347e:	6878      	ldr	r0, [r7, #4]
 8003480:	f000 fa38 	bl	80038f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003484:	6878      	ldr	r0, [r7, #4]
 8003486:	f000 fa47 	bl	8003918 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	2200      	movs	r2, #0
 800348e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	691b      	ldr	r3, [r3, #16]
 8003496:	f003 0308 	and.w	r3, r3, #8
 800349a:	2b08      	cmp	r3, #8
 800349c:	d122      	bne.n	80034e4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	68db      	ldr	r3, [r3, #12]
 80034a4:	f003 0308 	and.w	r3, r3, #8
 80034a8:	2b08      	cmp	r3, #8
 80034aa:	d11b      	bne.n	80034e4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f06f 0208 	mvn.w	r2, #8
 80034b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	2204      	movs	r2, #4
 80034ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	69db      	ldr	r3, [r3, #28]
 80034c2:	f003 0303 	and.w	r3, r3, #3
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d003      	beq.n	80034d2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80034ca:	6878      	ldr	r0, [r7, #4]
 80034cc:	f000 fa1b 	bl	8003906 <HAL_TIM_IC_CaptureCallback>
 80034d0:	e005      	b.n	80034de <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80034d2:	6878      	ldr	r0, [r7, #4]
 80034d4:	f000 fa0e 	bl	80038f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034d8:	6878      	ldr	r0, [r7, #4]
 80034da:	f000 fa1d 	bl	8003918 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	2200      	movs	r2, #0
 80034e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	691b      	ldr	r3, [r3, #16]
 80034ea:	f003 0310 	and.w	r3, r3, #16
 80034ee:	2b10      	cmp	r3, #16
 80034f0:	d122      	bne.n	8003538 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	68db      	ldr	r3, [r3, #12]
 80034f8:	f003 0310 	and.w	r3, r3, #16
 80034fc:	2b10      	cmp	r3, #16
 80034fe:	d11b      	bne.n	8003538 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f06f 0210 	mvn.w	r2, #16
 8003508:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	2208      	movs	r2, #8
 800350e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	69db      	ldr	r3, [r3, #28]
 8003516:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800351a:	2b00      	cmp	r3, #0
 800351c:	d003      	beq.n	8003526 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800351e:	6878      	ldr	r0, [r7, #4]
 8003520:	f000 f9f1 	bl	8003906 <HAL_TIM_IC_CaptureCallback>
 8003524:	e005      	b.n	8003532 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003526:	6878      	ldr	r0, [r7, #4]
 8003528:	f000 f9e4 	bl	80038f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800352c:	6878      	ldr	r0, [r7, #4]
 800352e:	f000 f9f3 	bl	8003918 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	2200      	movs	r2, #0
 8003536:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	691b      	ldr	r3, [r3, #16]
 800353e:	f003 0301 	and.w	r3, r3, #1
 8003542:	2b01      	cmp	r3, #1
 8003544:	d10e      	bne.n	8003564 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	68db      	ldr	r3, [r3, #12]
 800354c:	f003 0301 	and.w	r3, r3, #1
 8003550:	2b01      	cmp	r3, #1
 8003552:	d107      	bne.n	8003564 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f06f 0201 	mvn.w	r2, #1
 800355c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800355e:	6878      	ldr	r0, [r7, #4]
 8003560:	f7fd fe88 	bl	8001274 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	691b      	ldr	r3, [r3, #16]
 800356a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800356e:	2b80      	cmp	r3, #128	; 0x80
 8003570:	d10e      	bne.n	8003590 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	68db      	ldr	r3, [r3, #12]
 8003578:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800357c:	2b80      	cmp	r3, #128	; 0x80
 800357e:	d107      	bne.n	8003590 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003588:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800358a:	6878      	ldr	r0, [r7, #4]
 800358c:	f000 fce1 	bl	8003f52 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	691b      	ldr	r3, [r3, #16]
 8003596:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800359a:	2b40      	cmp	r3, #64	; 0x40
 800359c:	d10e      	bne.n	80035bc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	68db      	ldr	r3, [r3, #12]
 80035a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035a8:	2b40      	cmp	r3, #64	; 0x40
 80035aa:	d107      	bne.n	80035bc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80035b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80035b6:	6878      	ldr	r0, [r7, #4]
 80035b8:	f000 f9b7 	bl	800392a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	691b      	ldr	r3, [r3, #16]
 80035c2:	f003 0320 	and.w	r3, r3, #32
 80035c6:	2b20      	cmp	r3, #32
 80035c8:	d10e      	bne.n	80035e8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	68db      	ldr	r3, [r3, #12]
 80035d0:	f003 0320 	and.w	r3, r3, #32
 80035d4:	2b20      	cmp	r3, #32
 80035d6:	d107      	bne.n	80035e8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f06f 0220 	mvn.w	r2, #32
 80035e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80035e2:	6878      	ldr	r0, [r7, #4]
 80035e4:	f000 fcac 	bl	8003f40 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80035e8:	bf00      	nop
 80035ea:	3708      	adds	r7, #8
 80035ec:	46bd      	mov	sp, r7
 80035ee:	bd80      	pop	{r7, pc}

080035f0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80035f0:	b580      	push	{r7, lr}
 80035f2:	b084      	sub	sp, #16
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	60f8      	str	r0, [r7, #12]
 80035f8:	60b9      	str	r1, [r7, #8]
 80035fa:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003602:	2b01      	cmp	r3, #1
 8003604:	d101      	bne.n	800360a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8003606:	2302      	movs	r3, #2
 8003608:	e0ac      	b.n	8003764 <HAL_TIM_PWM_ConfigChannel+0x174>
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	2201      	movs	r2, #1
 800360e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	2b0c      	cmp	r3, #12
 8003616:	f200 809f 	bhi.w	8003758 <HAL_TIM_PWM_ConfigChannel+0x168>
 800361a:	a201      	add	r2, pc, #4	; (adr r2, 8003620 <HAL_TIM_PWM_ConfigChannel+0x30>)
 800361c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003620:	08003655 	.word	0x08003655
 8003624:	08003759 	.word	0x08003759
 8003628:	08003759 	.word	0x08003759
 800362c:	08003759 	.word	0x08003759
 8003630:	08003695 	.word	0x08003695
 8003634:	08003759 	.word	0x08003759
 8003638:	08003759 	.word	0x08003759
 800363c:	08003759 	.word	0x08003759
 8003640:	080036d7 	.word	0x080036d7
 8003644:	08003759 	.word	0x08003759
 8003648:	08003759 	.word	0x08003759
 800364c:	08003759 	.word	0x08003759
 8003650:	08003717 	.word	0x08003717
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	68b9      	ldr	r1, [r7, #8]
 800365a:	4618      	mov	r0, r3
 800365c:	f000 f9d0 	bl	8003a00 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	699a      	ldr	r2, [r3, #24]
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f042 0208 	orr.w	r2, r2, #8
 800366e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	699a      	ldr	r2, [r3, #24]
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f022 0204 	bic.w	r2, r2, #4
 800367e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	6999      	ldr	r1, [r3, #24]
 8003686:	68bb      	ldr	r3, [r7, #8]
 8003688:	691a      	ldr	r2, [r3, #16]
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	430a      	orrs	r2, r1
 8003690:	619a      	str	r2, [r3, #24]
      break;
 8003692:	e062      	b.n	800375a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	68b9      	ldr	r1, [r7, #8]
 800369a:	4618      	mov	r0, r3
 800369c:	f000 fa16 	bl	8003acc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	699a      	ldr	r2, [r3, #24]
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80036ae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	699a      	ldr	r2, [r3, #24]
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80036be:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	6999      	ldr	r1, [r3, #24]
 80036c6:	68bb      	ldr	r3, [r7, #8]
 80036c8:	691b      	ldr	r3, [r3, #16]
 80036ca:	021a      	lsls	r2, r3, #8
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	430a      	orrs	r2, r1
 80036d2:	619a      	str	r2, [r3, #24]
      break;
 80036d4:	e041      	b.n	800375a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	68b9      	ldr	r1, [r7, #8]
 80036dc:	4618      	mov	r0, r3
 80036de:	f000 fa5f 	bl	8003ba0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	69da      	ldr	r2, [r3, #28]
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f042 0208 	orr.w	r2, r2, #8
 80036f0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	69da      	ldr	r2, [r3, #28]
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f022 0204 	bic.w	r2, r2, #4
 8003700:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	69d9      	ldr	r1, [r3, #28]
 8003708:	68bb      	ldr	r3, [r7, #8]
 800370a:	691a      	ldr	r2, [r3, #16]
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	430a      	orrs	r2, r1
 8003712:	61da      	str	r2, [r3, #28]
      break;
 8003714:	e021      	b.n	800375a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	68b9      	ldr	r1, [r7, #8]
 800371c:	4618      	mov	r0, r3
 800371e:	f000 faa9 	bl	8003c74 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	69da      	ldr	r2, [r3, #28]
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003730:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	69da      	ldr	r2, [r3, #28]
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003740:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	69d9      	ldr	r1, [r3, #28]
 8003748:	68bb      	ldr	r3, [r7, #8]
 800374a:	691b      	ldr	r3, [r3, #16]
 800374c:	021a      	lsls	r2, r3, #8
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	430a      	orrs	r2, r1
 8003754:	61da      	str	r2, [r3, #28]
      break;
 8003756:	e000      	b.n	800375a <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8003758:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	2200      	movs	r2, #0
 800375e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003762:	2300      	movs	r3, #0
}
 8003764:	4618      	mov	r0, r3
 8003766:	3710      	adds	r7, #16
 8003768:	46bd      	mov	sp, r7
 800376a:	bd80      	pop	{r7, pc}

0800376c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800376c:	b580      	push	{r7, lr}
 800376e:	b084      	sub	sp, #16
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
 8003774:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800377c:	2b01      	cmp	r3, #1
 800377e:	d101      	bne.n	8003784 <HAL_TIM_ConfigClockSource+0x18>
 8003780:	2302      	movs	r3, #2
 8003782:	e0b3      	b.n	80038ec <HAL_TIM_ConfigClockSource+0x180>
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	2201      	movs	r2, #1
 8003788:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	2202      	movs	r2, #2
 8003790:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	689b      	ldr	r3, [r3, #8]
 800379a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80037a2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80037aa:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	68fa      	ldr	r2, [r7, #12]
 80037b2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80037b4:	683b      	ldr	r3, [r7, #0]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80037bc:	d03e      	beq.n	800383c <HAL_TIM_ConfigClockSource+0xd0>
 80037be:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80037c2:	f200 8087 	bhi.w	80038d4 <HAL_TIM_ConfigClockSource+0x168>
 80037c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80037ca:	f000 8085 	beq.w	80038d8 <HAL_TIM_ConfigClockSource+0x16c>
 80037ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80037d2:	d87f      	bhi.n	80038d4 <HAL_TIM_ConfigClockSource+0x168>
 80037d4:	2b70      	cmp	r3, #112	; 0x70
 80037d6:	d01a      	beq.n	800380e <HAL_TIM_ConfigClockSource+0xa2>
 80037d8:	2b70      	cmp	r3, #112	; 0x70
 80037da:	d87b      	bhi.n	80038d4 <HAL_TIM_ConfigClockSource+0x168>
 80037dc:	2b60      	cmp	r3, #96	; 0x60
 80037de:	d050      	beq.n	8003882 <HAL_TIM_ConfigClockSource+0x116>
 80037e0:	2b60      	cmp	r3, #96	; 0x60
 80037e2:	d877      	bhi.n	80038d4 <HAL_TIM_ConfigClockSource+0x168>
 80037e4:	2b50      	cmp	r3, #80	; 0x50
 80037e6:	d03c      	beq.n	8003862 <HAL_TIM_ConfigClockSource+0xf6>
 80037e8:	2b50      	cmp	r3, #80	; 0x50
 80037ea:	d873      	bhi.n	80038d4 <HAL_TIM_ConfigClockSource+0x168>
 80037ec:	2b40      	cmp	r3, #64	; 0x40
 80037ee:	d058      	beq.n	80038a2 <HAL_TIM_ConfigClockSource+0x136>
 80037f0:	2b40      	cmp	r3, #64	; 0x40
 80037f2:	d86f      	bhi.n	80038d4 <HAL_TIM_ConfigClockSource+0x168>
 80037f4:	2b30      	cmp	r3, #48	; 0x30
 80037f6:	d064      	beq.n	80038c2 <HAL_TIM_ConfigClockSource+0x156>
 80037f8:	2b30      	cmp	r3, #48	; 0x30
 80037fa:	d86b      	bhi.n	80038d4 <HAL_TIM_ConfigClockSource+0x168>
 80037fc:	2b20      	cmp	r3, #32
 80037fe:	d060      	beq.n	80038c2 <HAL_TIM_ConfigClockSource+0x156>
 8003800:	2b20      	cmp	r3, #32
 8003802:	d867      	bhi.n	80038d4 <HAL_TIM_ConfigClockSource+0x168>
 8003804:	2b00      	cmp	r3, #0
 8003806:	d05c      	beq.n	80038c2 <HAL_TIM_ConfigClockSource+0x156>
 8003808:	2b10      	cmp	r3, #16
 800380a:	d05a      	beq.n	80038c2 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800380c:	e062      	b.n	80038d4 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6818      	ldr	r0, [r3, #0]
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	6899      	ldr	r1, [r3, #8]
 8003816:	683b      	ldr	r3, [r7, #0]
 8003818:	685a      	ldr	r2, [r3, #4]
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	68db      	ldr	r3, [r3, #12]
 800381e:	f000 faee 	bl	8003dfe <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	689b      	ldr	r3, [r3, #8]
 8003828:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003830:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	68fa      	ldr	r2, [r7, #12]
 8003838:	609a      	str	r2, [r3, #8]
      break;
 800383a:	e04e      	b.n	80038da <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6818      	ldr	r0, [r3, #0]
 8003840:	683b      	ldr	r3, [r7, #0]
 8003842:	6899      	ldr	r1, [r3, #8]
 8003844:	683b      	ldr	r3, [r7, #0]
 8003846:	685a      	ldr	r2, [r3, #4]
 8003848:	683b      	ldr	r3, [r7, #0]
 800384a:	68db      	ldr	r3, [r3, #12]
 800384c:	f000 fad7 	bl	8003dfe <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	689a      	ldr	r2, [r3, #8]
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800385e:	609a      	str	r2, [r3, #8]
      break;
 8003860:	e03b      	b.n	80038da <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	6818      	ldr	r0, [r3, #0]
 8003866:	683b      	ldr	r3, [r7, #0]
 8003868:	6859      	ldr	r1, [r3, #4]
 800386a:	683b      	ldr	r3, [r7, #0]
 800386c:	68db      	ldr	r3, [r3, #12]
 800386e:	461a      	mov	r2, r3
 8003870:	f000 fa4e 	bl	8003d10 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	2150      	movs	r1, #80	; 0x50
 800387a:	4618      	mov	r0, r3
 800387c:	f000 faa5 	bl	8003dca <TIM_ITRx_SetConfig>
      break;
 8003880:	e02b      	b.n	80038da <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	6818      	ldr	r0, [r3, #0]
 8003886:	683b      	ldr	r3, [r7, #0]
 8003888:	6859      	ldr	r1, [r3, #4]
 800388a:	683b      	ldr	r3, [r7, #0]
 800388c:	68db      	ldr	r3, [r3, #12]
 800388e:	461a      	mov	r2, r3
 8003890:	f000 fa6c 	bl	8003d6c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	2160      	movs	r1, #96	; 0x60
 800389a:	4618      	mov	r0, r3
 800389c:	f000 fa95 	bl	8003dca <TIM_ITRx_SetConfig>
      break;
 80038a0:	e01b      	b.n	80038da <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6818      	ldr	r0, [r3, #0]
 80038a6:	683b      	ldr	r3, [r7, #0]
 80038a8:	6859      	ldr	r1, [r3, #4]
 80038aa:	683b      	ldr	r3, [r7, #0]
 80038ac:	68db      	ldr	r3, [r3, #12]
 80038ae:	461a      	mov	r2, r3
 80038b0:	f000 fa2e 	bl	8003d10 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	2140      	movs	r1, #64	; 0x40
 80038ba:	4618      	mov	r0, r3
 80038bc:	f000 fa85 	bl	8003dca <TIM_ITRx_SetConfig>
      break;
 80038c0:	e00b      	b.n	80038da <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681a      	ldr	r2, [r3, #0]
 80038c6:	683b      	ldr	r3, [r7, #0]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	4619      	mov	r1, r3
 80038cc:	4610      	mov	r0, r2
 80038ce:	f000 fa7c 	bl	8003dca <TIM_ITRx_SetConfig>
        break;
 80038d2:	e002      	b.n	80038da <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80038d4:	bf00      	nop
 80038d6:	e000      	b.n	80038da <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80038d8:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	2201      	movs	r2, #1
 80038de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	2200      	movs	r2, #0
 80038e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80038ea:	2300      	movs	r3, #0
}
 80038ec:	4618      	mov	r0, r3
 80038ee:	3710      	adds	r7, #16
 80038f0:	46bd      	mov	sp, r7
 80038f2:	bd80      	pop	{r7, pc}

080038f4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80038f4:	b480      	push	{r7}
 80038f6:	b083      	sub	sp, #12
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80038fc:	bf00      	nop
 80038fe:	370c      	adds	r7, #12
 8003900:	46bd      	mov	sp, r7
 8003902:	bc80      	pop	{r7}
 8003904:	4770      	bx	lr

08003906 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003906:	b480      	push	{r7}
 8003908:	b083      	sub	sp, #12
 800390a:	af00      	add	r7, sp, #0
 800390c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800390e:	bf00      	nop
 8003910:	370c      	adds	r7, #12
 8003912:	46bd      	mov	sp, r7
 8003914:	bc80      	pop	{r7}
 8003916:	4770      	bx	lr

08003918 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003918:	b480      	push	{r7}
 800391a:	b083      	sub	sp, #12
 800391c:	af00      	add	r7, sp, #0
 800391e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003920:	bf00      	nop
 8003922:	370c      	adds	r7, #12
 8003924:	46bd      	mov	sp, r7
 8003926:	bc80      	pop	{r7}
 8003928:	4770      	bx	lr

0800392a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800392a:	b480      	push	{r7}
 800392c:	b083      	sub	sp, #12
 800392e:	af00      	add	r7, sp, #0
 8003930:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003932:	bf00      	nop
 8003934:	370c      	adds	r7, #12
 8003936:	46bd      	mov	sp, r7
 8003938:	bc80      	pop	{r7}
 800393a:	4770      	bx	lr

0800393c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800393c:	b480      	push	{r7}
 800393e:	b085      	sub	sp, #20
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]
 8003944:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	4a29      	ldr	r2, [pc, #164]	; (80039f4 <TIM_Base_SetConfig+0xb8>)
 8003950:	4293      	cmp	r3, r2
 8003952:	d00b      	beq.n	800396c <TIM_Base_SetConfig+0x30>
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800395a:	d007      	beq.n	800396c <TIM_Base_SetConfig+0x30>
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	4a26      	ldr	r2, [pc, #152]	; (80039f8 <TIM_Base_SetConfig+0xbc>)
 8003960:	4293      	cmp	r3, r2
 8003962:	d003      	beq.n	800396c <TIM_Base_SetConfig+0x30>
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	4a25      	ldr	r2, [pc, #148]	; (80039fc <TIM_Base_SetConfig+0xc0>)
 8003968:	4293      	cmp	r3, r2
 800396a:	d108      	bne.n	800397e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003972:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003974:	683b      	ldr	r3, [r7, #0]
 8003976:	685b      	ldr	r3, [r3, #4]
 8003978:	68fa      	ldr	r2, [r7, #12]
 800397a:	4313      	orrs	r3, r2
 800397c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	4a1c      	ldr	r2, [pc, #112]	; (80039f4 <TIM_Base_SetConfig+0xb8>)
 8003982:	4293      	cmp	r3, r2
 8003984:	d00b      	beq.n	800399e <TIM_Base_SetConfig+0x62>
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800398c:	d007      	beq.n	800399e <TIM_Base_SetConfig+0x62>
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	4a19      	ldr	r2, [pc, #100]	; (80039f8 <TIM_Base_SetConfig+0xbc>)
 8003992:	4293      	cmp	r3, r2
 8003994:	d003      	beq.n	800399e <TIM_Base_SetConfig+0x62>
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	4a18      	ldr	r2, [pc, #96]	; (80039fc <TIM_Base_SetConfig+0xc0>)
 800399a:	4293      	cmp	r3, r2
 800399c:	d108      	bne.n	80039b0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80039a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80039a6:	683b      	ldr	r3, [r7, #0]
 80039a8:	68db      	ldr	r3, [r3, #12]
 80039aa:	68fa      	ldr	r2, [r7, #12]
 80039ac:	4313      	orrs	r3, r2
 80039ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80039b6:	683b      	ldr	r3, [r7, #0]
 80039b8:	695b      	ldr	r3, [r3, #20]
 80039ba:	4313      	orrs	r3, r2
 80039bc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	68fa      	ldr	r2, [r7, #12]
 80039c2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80039c4:	683b      	ldr	r3, [r7, #0]
 80039c6:	689a      	ldr	r2, [r3, #8]
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80039cc:	683b      	ldr	r3, [r7, #0]
 80039ce:	681a      	ldr	r2, [r3, #0]
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	4a07      	ldr	r2, [pc, #28]	; (80039f4 <TIM_Base_SetConfig+0xb8>)
 80039d8:	4293      	cmp	r3, r2
 80039da:	d103      	bne.n	80039e4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80039dc:	683b      	ldr	r3, [r7, #0]
 80039de:	691a      	ldr	r2, [r3, #16]
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	2201      	movs	r2, #1
 80039e8:	615a      	str	r2, [r3, #20]
}
 80039ea:	bf00      	nop
 80039ec:	3714      	adds	r7, #20
 80039ee:	46bd      	mov	sp, r7
 80039f0:	bc80      	pop	{r7}
 80039f2:	4770      	bx	lr
 80039f4:	40012c00 	.word	0x40012c00
 80039f8:	40000400 	.word	0x40000400
 80039fc:	40000800 	.word	0x40000800

08003a00 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003a00:	b480      	push	{r7}
 8003a02:	b087      	sub	sp, #28
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]
 8003a08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	6a1b      	ldr	r3, [r3, #32]
 8003a0e:	f023 0201 	bic.w	r2, r3, #1
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	6a1b      	ldr	r3, [r3, #32]
 8003a1a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	685b      	ldr	r3, [r3, #4]
 8003a20:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	699b      	ldr	r3, [r3, #24]
 8003a26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a2e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	f023 0303 	bic.w	r3, r3, #3
 8003a36:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003a38:	683b      	ldr	r3, [r7, #0]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	68fa      	ldr	r2, [r7, #12]
 8003a3e:	4313      	orrs	r3, r2
 8003a40:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003a42:	697b      	ldr	r3, [r7, #20]
 8003a44:	f023 0302 	bic.w	r3, r3, #2
 8003a48:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003a4a:	683b      	ldr	r3, [r7, #0]
 8003a4c:	689b      	ldr	r3, [r3, #8]
 8003a4e:	697a      	ldr	r2, [r7, #20]
 8003a50:	4313      	orrs	r3, r2
 8003a52:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	4a1c      	ldr	r2, [pc, #112]	; (8003ac8 <TIM_OC1_SetConfig+0xc8>)
 8003a58:	4293      	cmp	r3, r2
 8003a5a:	d10c      	bne.n	8003a76 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003a5c:	697b      	ldr	r3, [r7, #20]
 8003a5e:	f023 0308 	bic.w	r3, r3, #8
 8003a62:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003a64:	683b      	ldr	r3, [r7, #0]
 8003a66:	68db      	ldr	r3, [r3, #12]
 8003a68:	697a      	ldr	r2, [r7, #20]
 8003a6a:	4313      	orrs	r3, r2
 8003a6c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003a6e:	697b      	ldr	r3, [r7, #20]
 8003a70:	f023 0304 	bic.w	r3, r3, #4
 8003a74:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	4a13      	ldr	r2, [pc, #76]	; (8003ac8 <TIM_OC1_SetConfig+0xc8>)
 8003a7a:	4293      	cmp	r3, r2
 8003a7c:	d111      	bne.n	8003aa2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003a7e:	693b      	ldr	r3, [r7, #16]
 8003a80:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003a84:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003a86:	693b      	ldr	r3, [r7, #16]
 8003a88:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003a8c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003a8e:	683b      	ldr	r3, [r7, #0]
 8003a90:	695b      	ldr	r3, [r3, #20]
 8003a92:	693a      	ldr	r2, [r7, #16]
 8003a94:	4313      	orrs	r3, r2
 8003a96:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003a98:	683b      	ldr	r3, [r7, #0]
 8003a9a:	699b      	ldr	r3, [r3, #24]
 8003a9c:	693a      	ldr	r2, [r7, #16]
 8003a9e:	4313      	orrs	r3, r2
 8003aa0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	693a      	ldr	r2, [r7, #16]
 8003aa6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	68fa      	ldr	r2, [r7, #12]
 8003aac:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003aae:	683b      	ldr	r3, [r7, #0]
 8003ab0:	685a      	ldr	r2, [r3, #4]
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	697a      	ldr	r2, [r7, #20]
 8003aba:	621a      	str	r2, [r3, #32]
}
 8003abc:	bf00      	nop
 8003abe:	371c      	adds	r7, #28
 8003ac0:	46bd      	mov	sp, r7
 8003ac2:	bc80      	pop	{r7}
 8003ac4:	4770      	bx	lr
 8003ac6:	bf00      	nop
 8003ac8:	40012c00 	.word	0x40012c00

08003acc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003acc:	b480      	push	{r7}
 8003ace:	b087      	sub	sp, #28
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	6078      	str	r0, [r7, #4]
 8003ad4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6a1b      	ldr	r3, [r3, #32]
 8003ada:	f023 0210 	bic.w	r2, r3, #16
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	6a1b      	ldr	r3, [r3, #32]
 8003ae6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	685b      	ldr	r3, [r3, #4]
 8003aec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	699b      	ldr	r3, [r3, #24]
 8003af2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003afa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b02:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	021b      	lsls	r3, r3, #8
 8003b0a:	68fa      	ldr	r2, [r7, #12]
 8003b0c:	4313      	orrs	r3, r2
 8003b0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003b10:	697b      	ldr	r3, [r7, #20]
 8003b12:	f023 0320 	bic.w	r3, r3, #32
 8003b16:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003b18:	683b      	ldr	r3, [r7, #0]
 8003b1a:	689b      	ldr	r3, [r3, #8]
 8003b1c:	011b      	lsls	r3, r3, #4
 8003b1e:	697a      	ldr	r2, [r7, #20]
 8003b20:	4313      	orrs	r3, r2
 8003b22:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	4a1d      	ldr	r2, [pc, #116]	; (8003b9c <TIM_OC2_SetConfig+0xd0>)
 8003b28:	4293      	cmp	r3, r2
 8003b2a:	d10d      	bne.n	8003b48 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003b2c:	697b      	ldr	r3, [r7, #20]
 8003b2e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003b32:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003b34:	683b      	ldr	r3, [r7, #0]
 8003b36:	68db      	ldr	r3, [r3, #12]
 8003b38:	011b      	lsls	r3, r3, #4
 8003b3a:	697a      	ldr	r2, [r7, #20]
 8003b3c:	4313      	orrs	r3, r2
 8003b3e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003b40:	697b      	ldr	r3, [r7, #20]
 8003b42:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003b46:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	4a14      	ldr	r2, [pc, #80]	; (8003b9c <TIM_OC2_SetConfig+0xd0>)
 8003b4c:	4293      	cmp	r3, r2
 8003b4e:	d113      	bne.n	8003b78 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003b50:	693b      	ldr	r3, [r7, #16]
 8003b52:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003b56:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003b58:	693b      	ldr	r3, [r7, #16]
 8003b5a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003b5e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003b60:	683b      	ldr	r3, [r7, #0]
 8003b62:	695b      	ldr	r3, [r3, #20]
 8003b64:	009b      	lsls	r3, r3, #2
 8003b66:	693a      	ldr	r2, [r7, #16]
 8003b68:	4313      	orrs	r3, r2
 8003b6a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003b6c:	683b      	ldr	r3, [r7, #0]
 8003b6e:	699b      	ldr	r3, [r3, #24]
 8003b70:	009b      	lsls	r3, r3, #2
 8003b72:	693a      	ldr	r2, [r7, #16]
 8003b74:	4313      	orrs	r3, r2
 8003b76:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	693a      	ldr	r2, [r7, #16]
 8003b7c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	68fa      	ldr	r2, [r7, #12]
 8003b82:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003b84:	683b      	ldr	r3, [r7, #0]
 8003b86:	685a      	ldr	r2, [r3, #4]
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	697a      	ldr	r2, [r7, #20]
 8003b90:	621a      	str	r2, [r3, #32]
}
 8003b92:	bf00      	nop
 8003b94:	371c      	adds	r7, #28
 8003b96:	46bd      	mov	sp, r7
 8003b98:	bc80      	pop	{r7}
 8003b9a:	4770      	bx	lr
 8003b9c:	40012c00 	.word	0x40012c00

08003ba0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003ba0:	b480      	push	{r7}
 8003ba2:	b087      	sub	sp, #28
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	6078      	str	r0, [r7, #4]
 8003ba8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	6a1b      	ldr	r3, [r3, #32]
 8003bae:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	6a1b      	ldr	r3, [r3, #32]
 8003bba:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	685b      	ldr	r3, [r3, #4]
 8003bc0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	69db      	ldr	r3, [r3, #28]
 8003bc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003bce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	f023 0303 	bic.w	r3, r3, #3
 8003bd6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003bd8:	683b      	ldr	r3, [r7, #0]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	68fa      	ldr	r2, [r7, #12]
 8003bde:	4313      	orrs	r3, r2
 8003be0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003be2:	697b      	ldr	r3, [r7, #20]
 8003be4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003be8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003bea:	683b      	ldr	r3, [r7, #0]
 8003bec:	689b      	ldr	r3, [r3, #8]
 8003bee:	021b      	lsls	r3, r3, #8
 8003bf0:	697a      	ldr	r2, [r7, #20]
 8003bf2:	4313      	orrs	r3, r2
 8003bf4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	4a1d      	ldr	r2, [pc, #116]	; (8003c70 <TIM_OC3_SetConfig+0xd0>)
 8003bfa:	4293      	cmp	r3, r2
 8003bfc:	d10d      	bne.n	8003c1a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003bfe:	697b      	ldr	r3, [r7, #20]
 8003c00:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003c04:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003c06:	683b      	ldr	r3, [r7, #0]
 8003c08:	68db      	ldr	r3, [r3, #12]
 8003c0a:	021b      	lsls	r3, r3, #8
 8003c0c:	697a      	ldr	r2, [r7, #20]
 8003c0e:	4313      	orrs	r3, r2
 8003c10:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003c12:	697b      	ldr	r3, [r7, #20]
 8003c14:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003c18:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	4a14      	ldr	r2, [pc, #80]	; (8003c70 <TIM_OC3_SetConfig+0xd0>)
 8003c1e:	4293      	cmp	r3, r2
 8003c20:	d113      	bne.n	8003c4a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003c22:	693b      	ldr	r3, [r7, #16]
 8003c24:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003c28:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003c2a:	693b      	ldr	r3, [r7, #16]
 8003c2c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003c30:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003c32:	683b      	ldr	r3, [r7, #0]
 8003c34:	695b      	ldr	r3, [r3, #20]
 8003c36:	011b      	lsls	r3, r3, #4
 8003c38:	693a      	ldr	r2, [r7, #16]
 8003c3a:	4313      	orrs	r3, r2
 8003c3c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003c3e:	683b      	ldr	r3, [r7, #0]
 8003c40:	699b      	ldr	r3, [r3, #24]
 8003c42:	011b      	lsls	r3, r3, #4
 8003c44:	693a      	ldr	r2, [r7, #16]
 8003c46:	4313      	orrs	r3, r2
 8003c48:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	693a      	ldr	r2, [r7, #16]
 8003c4e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	68fa      	ldr	r2, [r7, #12]
 8003c54:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003c56:	683b      	ldr	r3, [r7, #0]
 8003c58:	685a      	ldr	r2, [r3, #4]
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	697a      	ldr	r2, [r7, #20]
 8003c62:	621a      	str	r2, [r3, #32]
}
 8003c64:	bf00      	nop
 8003c66:	371c      	adds	r7, #28
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	bc80      	pop	{r7}
 8003c6c:	4770      	bx	lr
 8003c6e:	bf00      	nop
 8003c70:	40012c00 	.word	0x40012c00

08003c74 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003c74:	b480      	push	{r7}
 8003c76:	b087      	sub	sp, #28
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
 8003c7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6a1b      	ldr	r3, [r3, #32]
 8003c82:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	6a1b      	ldr	r3, [r3, #32]
 8003c8e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	685b      	ldr	r3, [r3, #4]
 8003c94:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	69db      	ldr	r3, [r3, #28]
 8003c9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003ca2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003caa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003cac:	683b      	ldr	r3, [r7, #0]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	021b      	lsls	r3, r3, #8
 8003cb2:	68fa      	ldr	r2, [r7, #12]
 8003cb4:	4313      	orrs	r3, r2
 8003cb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003cb8:	693b      	ldr	r3, [r7, #16]
 8003cba:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003cbe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003cc0:	683b      	ldr	r3, [r7, #0]
 8003cc2:	689b      	ldr	r3, [r3, #8]
 8003cc4:	031b      	lsls	r3, r3, #12
 8003cc6:	693a      	ldr	r2, [r7, #16]
 8003cc8:	4313      	orrs	r3, r2
 8003cca:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	4a0f      	ldr	r2, [pc, #60]	; (8003d0c <TIM_OC4_SetConfig+0x98>)
 8003cd0:	4293      	cmp	r3, r2
 8003cd2:	d109      	bne.n	8003ce8 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003cd4:	697b      	ldr	r3, [r7, #20]
 8003cd6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003cda:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003cdc:	683b      	ldr	r3, [r7, #0]
 8003cde:	695b      	ldr	r3, [r3, #20]
 8003ce0:	019b      	lsls	r3, r3, #6
 8003ce2:	697a      	ldr	r2, [r7, #20]
 8003ce4:	4313      	orrs	r3, r2
 8003ce6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	697a      	ldr	r2, [r7, #20]
 8003cec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	68fa      	ldr	r2, [r7, #12]
 8003cf2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003cf4:	683b      	ldr	r3, [r7, #0]
 8003cf6:	685a      	ldr	r2, [r3, #4]
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	693a      	ldr	r2, [r7, #16]
 8003d00:	621a      	str	r2, [r3, #32]
}
 8003d02:	bf00      	nop
 8003d04:	371c      	adds	r7, #28
 8003d06:	46bd      	mov	sp, r7
 8003d08:	bc80      	pop	{r7}
 8003d0a:	4770      	bx	lr
 8003d0c:	40012c00 	.word	0x40012c00

08003d10 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003d10:	b480      	push	{r7}
 8003d12:	b087      	sub	sp, #28
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	60f8      	str	r0, [r7, #12]
 8003d18:	60b9      	str	r1, [r7, #8]
 8003d1a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	6a1b      	ldr	r3, [r3, #32]
 8003d20:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	6a1b      	ldr	r3, [r3, #32]
 8003d26:	f023 0201 	bic.w	r2, r3, #1
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	699b      	ldr	r3, [r3, #24]
 8003d32:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003d34:	693b      	ldr	r3, [r7, #16]
 8003d36:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003d3a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	011b      	lsls	r3, r3, #4
 8003d40:	693a      	ldr	r2, [r7, #16]
 8003d42:	4313      	orrs	r3, r2
 8003d44:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003d46:	697b      	ldr	r3, [r7, #20]
 8003d48:	f023 030a 	bic.w	r3, r3, #10
 8003d4c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003d4e:	697a      	ldr	r2, [r7, #20]
 8003d50:	68bb      	ldr	r3, [r7, #8]
 8003d52:	4313      	orrs	r3, r2
 8003d54:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	693a      	ldr	r2, [r7, #16]
 8003d5a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	697a      	ldr	r2, [r7, #20]
 8003d60:	621a      	str	r2, [r3, #32]
}
 8003d62:	bf00      	nop
 8003d64:	371c      	adds	r7, #28
 8003d66:	46bd      	mov	sp, r7
 8003d68:	bc80      	pop	{r7}
 8003d6a:	4770      	bx	lr

08003d6c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003d6c:	b480      	push	{r7}
 8003d6e:	b087      	sub	sp, #28
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	60f8      	str	r0, [r7, #12]
 8003d74:	60b9      	str	r1, [r7, #8]
 8003d76:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	6a1b      	ldr	r3, [r3, #32]
 8003d7c:	f023 0210 	bic.w	r2, r3, #16
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	699b      	ldr	r3, [r3, #24]
 8003d88:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	6a1b      	ldr	r3, [r3, #32]
 8003d8e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003d90:	697b      	ldr	r3, [r7, #20]
 8003d92:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003d96:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	031b      	lsls	r3, r3, #12
 8003d9c:	697a      	ldr	r2, [r7, #20]
 8003d9e:	4313      	orrs	r3, r2
 8003da0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003da2:	693b      	ldr	r3, [r7, #16]
 8003da4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003da8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003daa:	68bb      	ldr	r3, [r7, #8]
 8003dac:	011b      	lsls	r3, r3, #4
 8003dae:	693a      	ldr	r2, [r7, #16]
 8003db0:	4313      	orrs	r3, r2
 8003db2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	697a      	ldr	r2, [r7, #20]
 8003db8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	693a      	ldr	r2, [r7, #16]
 8003dbe:	621a      	str	r2, [r3, #32]
}
 8003dc0:	bf00      	nop
 8003dc2:	371c      	adds	r7, #28
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	bc80      	pop	{r7}
 8003dc8:	4770      	bx	lr

08003dca <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003dca:	b480      	push	{r7}
 8003dcc:	b085      	sub	sp, #20
 8003dce:	af00      	add	r7, sp, #0
 8003dd0:	6078      	str	r0, [r7, #4]
 8003dd2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	689b      	ldr	r3, [r3, #8]
 8003dd8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003de0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003de2:	683a      	ldr	r2, [r7, #0]
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	4313      	orrs	r3, r2
 8003de8:	f043 0307 	orr.w	r3, r3, #7
 8003dec:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	68fa      	ldr	r2, [r7, #12]
 8003df2:	609a      	str	r2, [r3, #8]
}
 8003df4:	bf00      	nop
 8003df6:	3714      	adds	r7, #20
 8003df8:	46bd      	mov	sp, r7
 8003dfa:	bc80      	pop	{r7}
 8003dfc:	4770      	bx	lr

08003dfe <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003dfe:	b480      	push	{r7}
 8003e00:	b087      	sub	sp, #28
 8003e02:	af00      	add	r7, sp, #0
 8003e04:	60f8      	str	r0, [r7, #12]
 8003e06:	60b9      	str	r1, [r7, #8]
 8003e08:	607a      	str	r2, [r7, #4]
 8003e0a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	689b      	ldr	r3, [r3, #8]
 8003e10:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003e12:	697b      	ldr	r3, [r7, #20]
 8003e14:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003e18:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003e1a:	683b      	ldr	r3, [r7, #0]
 8003e1c:	021a      	lsls	r2, r3, #8
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	431a      	orrs	r2, r3
 8003e22:	68bb      	ldr	r3, [r7, #8]
 8003e24:	4313      	orrs	r3, r2
 8003e26:	697a      	ldr	r2, [r7, #20]
 8003e28:	4313      	orrs	r3, r2
 8003e2a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	697a      	ldr	r2, [r7, #20]
 8003e30:	609a      	str	r2, [r3, #8]
}
 8003e32:	bf00      	nop
 8003e34:	371c      	adds	r7, #28
 8003e36:	46bd      	mov	sp, r7
 8003e38:	bc80      	pop	{r7}
 8003e3a:	4770      	bx	lr

08003e3c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003e3c:	b480      	push	{r7}
 8003e3e:	b087      	sub	sp, #28
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	60f8      	str	r0, [r7, #12]
 8003e44:	60b9      	str	r1, [r7, #8]
 8003e46:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003e48:	68bb      	ldr	r3, [r7, #8]
 8003e4a:	f003 031f 	and.w	r3, r3, #31
 8003e4e:	2201      	movs	r2, #1
 8003e50:	fa02 f303 	lsl.w	r3, r2, r3
 8003e54:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	6a1a      	ldr	r2, [r3, #32]
 8003e5a:	697b      	ldr	r3, [r7, #20]
 8003e5c:	43db      	mvns	r3, r3
 8003e5e:	401a      	ands	r2, r3
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	6a1a      	ldr	r2, [r3, #32]
 8003e68:	68bb      	ldr	r3, [r7, #8]
 8003e6a:	f003 031f 	and.w	r3, r3, #31
 8003e6e:	6879      	ldr	r1, [r7, #4]
 8003e70:	fa01 f303 	lsl.w	r3, r1, r3
 8003e74:	431a      	orrs	r2, r3
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	621a      	str	r2, [r3, #32]
}
 8003e7a:	bf00      	nop
 8003e7c:	371c      	adds	r7, #28
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	bc80      	pop	{r7}
 8003e82:	4770      	bx	lr

08003e84 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003e84:	b480      	push	{r7}
 8003e86:	b085      	sub	sp, #20
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	6078      	str	r0, [r7, #4]
 8003e8c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e94:	2b01      	cmp	r3, #1
 8003e96:	d101      	bne.n	8003e9c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003e98:	2302      	movs	r3, #2
 8003e9a:	e046      	b.n	8003f2a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2201      	movs	r2, #1
 8003ea0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2202      	movs	r2, #2
 8003ea8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	685b      	ldr	r3, [r3, #4]
 8003eb2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	689b      	ldr	r3, [r3, #8]
 8003eba:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ec2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003ec4:	683b      	ldr	r3, [r7, #0]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	68fa      	ldr	r2, [r7, #12]
 8003eca:	4313      	orrs	r3, r2
 8003ecc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	68fa      	ldr	r2, [r7, #12]
 8003ed4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	4a16      	ldr	r2, [pc, #88]	; (8003f34 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003edc:	4293      	cmp	r3, r2
 8003ede:	d00e      	beq.n	8003efe <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ee8:	d009      	beq.n	8003efe <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	4a12      	ldr	r2, [pc, #72]	; (8003f38 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003ef0:	4293      	cmp	r3, r2
 8003ef2:	d004      	beq.n	8003efe <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	4a10      	ldr	r2, [pc, #64]	; (8003f3c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d10c      	bne.n	8003f18 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003efe:	68bb      	ldr	r3, [r7, #8]
 8003f00:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003f04:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003f06:	683b      	ldr	r3, [r7, #0]
 8003f08:	685b      	ldr	r3, [r3, #4]
 8003f0a:	68ba      	ldr	r2, [r7, #8]
 8003f0c:	4313      	orrs	r3, r2
 8003f0e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	68ba      	ldr	r2, [r7, #8]
 8003f16:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2201      	movs	r2, #1
 8003f1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	2200      	movs	r2, #0
 8003f24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003f28:	2300      	movs	r3, #0
}
 8003f2a:	4618      	mov	r0, r3
 8003f2c:	3714      	adds	r7, #20
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	bc80      	pop	{r7}
 8003f32:	4770      	bx	lr
 8003f34:	40012c00 	.word	0x40012c00
 8003f38:	40000400 	.word	0x40000400
 8003f3c:	40000800 	.word	0x40000800

08003f40 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003f40:	b480      	push	{r7}
 8003f42:	b083      	sub	sp, #12
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003f48:	bf00      	nop
 8003f4a:	370c      	adds	r7, #12
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	bc80      	pop	{r7}
 8003f50:	4770      	bx	lr

08003f52 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003f52:	b480      	push	{r7}
 8003f54:	b083      	sub	sp, #12
 8003f56:	af00      	add	r7, sp, #0
 8003f58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003f5a:	bf00      	nop
 8003f5c:	370c      	adds	r7, #12
 8003f5e:	46bd      	mov	sp, r7
 8003f60:	bc80      	pop	{r7}
 8003f62:	4770      	bx	lr

08003f64 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003f64:	b580      	push	{r7, lr}
 8003f66:	b082      	sub	sp, #8
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d101      	bne.n	8003f76 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003f72:	2301      	movs	r3, #1
 8003f74:	e03f      	b.n	8003ff6 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f7c:	b2db      	uxtb	r3, r3
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d106      	bne.n	8003f90 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	2200      	movs	r2, #0
 8003f86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003f8a:	6878      	ldr	r0, [r7, #4]
 8003f8c:	f7fd fb64 	bl	8001658 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2224      	movs	r2, #36	; 0x24
 8003f94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	68da      	ldr	r2, [r3, #12]
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003fa6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003fa8:	6878      	ldr	r0, [r7, #4]
 8003faa:	f000 fc25 	bl	80047f8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	691a      	ldr	r2, [r3, #16]
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003fbc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	695a      	ldr	r2, [r3, #20]
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003fcc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	68da      	ldr	r2, [r3, #12]
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003fdc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2220      	movs	r2, #32
 8003fe8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	2220      	movs	r2, #32
 8003ff0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003ff4:	2300      	movs	r3, #0
}
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	3708      	adds	r7, #8
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	bd80      	pop	{r7, pc}

08003ffe <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ffe:	b580      	push	{r7, lr}
 8004000:	b08a      	sub	sp, #40	; 0x28
 8004002:	af02      	add	r7, sp, #8
 8004004:	60f8      	str	r0, [r7, #12]
 8004006:	60b9      	str	r1, [r7, #8]
 8004008:	603b      	str	r3, [r7, #0]
 800400a:	4613      	mov	r3, r2
 800400c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800400e:	2300      	movs	r3, #0
 8004010:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004018:	b2db      	uxtb	r3, r3
 800401a:	2b20      	cmp	r3, #32
 800401c:	d17c      	bne.n	8004118 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800401e:	68bb      	ldr	r3, [r7, #8]
 8004020:	2b00      	cmp	r3, #0
 8004022:	d002      	beq.n	800402a <HAL_UART_Transmit+0x2c>
 8004024:	88fb      	ldrh	r3, [r7, #6]
 8004026:	2b00      	cmp	r3, #0
 8004028:	d101      	bne.n	800402e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800402a:	2301      	movs	r3, #1
 800402c:	e075      	b.n	800411a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004034:	2b01      	cmp	r3, #1
 8004036:	d101      	bne.n	800403c <HAL_UART_Transmit+0x3e>
 8004038:	2302      	movs	r3, #2
 800403a:	e06e      	b.n	800411a <HAL_UART_Transmit+0x11c>
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	2201      	movs	r2, #1
 8004040:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	2200      	movs	r2, #0
 8004048:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	2221      	movs	r2, #33	; 0x21
 800404e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004052:	f7fe f87b 	bl	800214c <HAL_GetTick>
 8004056:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	88fa      	ldrh	r2, [r7, #6]
 800405c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	88fa      	ldrh	r2, [r7, #6]
 8004062:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	689b      	ldr	r3, [r3, #8]
 8004068:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800406c:	d108      	bne.n	8004080 <HAL_UART_Transmit+0x82>
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	691b      	ldr	r3, [r3, #16]
 8004072:	2b00      	cmp	r3, #0
 8004074:	d104      	bne.n	8004080 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004076:	2300      	movs	r3, #0
 8004078:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800407a:	68bb      	ldr	r3, [r7, #8]
 800407c:	61bb      	str	r3, [r7, #24]
 800407e:	e003      	b.n	8004088 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004080:	68bb      	ldr	r3, [r7, #8]
 8004082:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004084:	2300      	movs	r3, #0
 8004086:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	2200      	movs	r2, #0
 800408c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004090:	e02a      	b.n	80040e8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004092:	683b      	ldr	r3, [r7, #0]
 8004094:	9300      	str	r3, [sp, #0]
 8004096:	697b      	ldr	r3, [r7, #20]
 8004098:	2200      	movs	r2, #0
 800409a:	2180      	movs	r1, #128	; 0x80
 800409c:	68f8      	ldr	r0, [r7, #12]
 800409e:	f000 fa11 	bl	80044c4 <UART_WaitOnFlagUntilTimeout>
 80040a2:	4603      	mov	r3, r0
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d001      	beq.n	80040ac <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80040a8:	2303      	movs	r3, #3
 80040aa:	e036      	b.n	800411a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80040ac:	69fb      	ldr	r3, [r7, #28]
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d10b      	bne.n	80040ca <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80040b2:	69bb      	ldr	r3, [r7, #24]
 80040b4:	881b      	ldrh	r3, [r3, #0]
 80040b6:	461a      	mov	r2, r3
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80040c0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80040c2:	69bb      	ldr	r3, [r7, #24]
 80040c4:	3302      	adds	r3, #2
 80040c6:	61bb      	str	r3, [r7, #24]
 80040c8:	e007      	b.n	80040da <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80040ca:	69fb      	ldr	r3, [r7, #28]
 80040cc:	781a      	ldrb	r2, [r3, #0]
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80040d4:	69fb      	ldr	r3, [r7, #28]
 80040d6:	3301      	adds	r3, #1
 80040d8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80040de:	b29b      	uxth	r3, r3
 80040e0:	3b01      	subs	r3, #1
 80040e2:	b29a      	uxth	r2, r3
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80040ec:	b29b      	uxth	r3, r3
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d1cf      	bne.n	8004092 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80040f2:	683b      	ldr	r3, [r7, #0]
 80040f4:	9300      	str	r3, [sp, #0]
 80040f6:	697b      	ldr	r3, [r7, #20]
 80040f8:	2200      	movs	r2, #0
 80040fa:	2140      	movs	r1, #64	; 0x40
 80040fc:	68f8      	ldr	r0, [r7, #12]
 80040fe:	f000 f9e1 	bl	80044c4 <UART_WaitOnFlagUntilTimeout>
 8004102:	4603      	mov	r3, r0
 8004104:	2b00      	cmp	r3, #0
 8004106:	d001      	beq.n	800410c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004108:	2303      	movs	r3, #3
 800410a:	e006      	b.n	800411a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	2220      	movs	r2, #32
 8004110:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004114:	2300      	movs	r3, #0
 8004116:	e000      	b.n	800411a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004118:	2302      	movs	r3, #2
  }
}
 800411a:	4618      	mov	r0, r3
 800411c:	3720      	adds	r7, #32
 800411e:	46bd      	mov	sp, r7
 8004120:	bd80      	pop	{r7, pc}
	...

08004124 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004124:	b580      	push	{r7, lr}
 8004126:	b08a      	sub	sp, #40	; 0x28
 8004128:	af00      	add	r7, sp, #0
 800412a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	68db      	ldr	r3, [r3, #12]
 800413a:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	695b      	ldr	r3, [r3, #20]
 8004142:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8004144:	2300      	movs	r3, #0
 8004146:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8004148:	2300      	movs	r3, #0
 800414a:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800414c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800414e:	f003 030f 	and.w	r3, r3, #15
 8004152:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8004154:	69bb      	ldr	r3, [r7, #24]
 8004156:	2b00      	cmp	r3, #0
 8004158:	d10d      	bne.n	8004176 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800415a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800415c:	f003 0320 	and.w	r3, r3, #32
 8004160:	2b00      	cmp	r3, #0
 8004162:	d008      	beq.n	8004176 <HAL_UART_IRQHandler+0x52>
 8004164:	6a3b      	ldr	r3, [r7, #32]
 8004166:	f003 0320 	and.w	r3, r3, #32
 800416a:	2b00      	cmp	r3, #0
 800416c:	d003      	beq.n	8004176 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800416e:	6878      	ldr	r0, [r7, #4]
 8004170:	f000 fa99 	bl	80046a6 <UART_Receive_IT>
      return;
 8004174:	e17b      	b.n	800446e <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004176:	69bb      	ldr	r3, [r7, #24]
 8004178:	2b00      	cmp	r3, #0
 800417a:	f000 80b1 	beq.w	80042e0 <HAL_UART_IRQHandler+0x1bc>
 800417e:	69fb      	ldr	r3, [r7, #28]
 8004180:	f003 0301 	and.w	r3, r3, #1
 8004184:	2b00      	cmp	r3, #0
 8004186:	d105      	bne.n	8004194 <HAL_UART_IRQHandler+0x70>
 8004188:	6a3b      	ldr	r3, [r7, #32]
 800418a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800418e:	2b00      	cmp	r3, #0
 8004190:	f000 80a6 	beq.w	80042e0 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004194:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004196:	f003 0301 	and.w	r3, r3, #1
 800419a:	2b00      	cmp	r3, #0
 800419c:	d00a      	beq.n	80041b4 <HAL_UART_IRQHandler+0x90>
 800419e:	6a3b      	ldr	r3, [r7, #32]
 80041a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d005      	beq.n	80041b4 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041ac:	f043 0201 	orr.w	r2, r3, #1
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80041b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041b6:	f003 0304 	and.w	r3, r3, #4
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d00a      	beq.n	80041d4 <HAL_UART_IRQHandler+0xb0>
 80041be:	69fb      	ldr	r3, [r7, #28]
 80041c0:	f003 0301 	and.w	r3, r3, #1
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d005      	beq.n	80041d4 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041cc:	f043 0202 	orr.w	r2, r3, #2
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80041d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041d6:	f003 0302 	and.w	r3, r3, #2
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d00a      	beq.n	80041f4 <HAL_UART_IRQHandler+0xd0>
 80041de:	69fb      	ldr	r3, [r7, #28]
 80041e0:	f003 0301 	and.w	r3, r3, #1
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d005      	beq.n	80041f4 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041ec:	f043 0204 	orr.w	r2, r3, #4
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80041f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041f6:	f003 0308 	and.w	r3, r3, #8
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d00f      	beq.n	800421e <HAL_UART_IRQHandler+0xfa>
 80041fe:	6a3b      	ldr	r3, [r7, #32]
 8004200:	f003 0320 	and.w	r3, r3, #32
 8004204:	2b00      	cmp	r3, #0
 8004206:	d104      	bne.n	8004212 <HAL_UART_IRQHandler+0xee>
 8004208:	69fb      	ldr	r3, [r7, #28]
 800420a:	f003 0301 	and.w	r3, r3, #1
 800420e:	2b00      	cmp	r3, #0
 8004210:	d005      	beq.n	800421e <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004216:	f043 0208 	orr.w	r2, r3, #8
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004222:	2b00      	cmp	r3, #0
 8004224:	f000 811e 	beq.w	8004464 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004228:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800422a:	f003 0320 	and.w	r3, r3, #32
 800422e:	2b00      	cmp	r3, #0
 8004230:	d007      	beq.n	8004242 <HAL_UART_IRQHandler+0x11e>
 8004232:	6a3b      	ldr	r3, [r7, #32]
 8004234:	f003 0320 	and.w	r3, r3, #32
 8004238:	2b00      	cmp	r3, #0
 800423a:	d002      	beq.n	8004242 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 800423c:	6878      	ldr	r0, [r7, #4]
 800423e:	f000 fa32 	bl	80046a6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	695b      	ldr	r3, [r3, #20]
 8004248:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800424c:	2b00      	cmp	r3, #0
 800424e:	bf14      	ite	ne
 8004250:	2301      	movne	r3, #1
 8004252:	2300      	moveq	r3, #0
 8004254:	b2db      	uxtb	r3, r3
 8004256:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800425c:	f003 0308 	and.w	r3, r3, #8
 8004260:	2b00      	cmp	r3, #0
 8004262:	d102      	bne.n	800426a <HAL_UART_IRQHandler+0x146>
 8004264:	697b      	ldr	r3, [r7, #20]
 8004266:	2b00      	cmp	r3, #0
 8004268:	d031      	beq.n	80042ce <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800426a:	6878      	ldr	r0, [r7, #4]
 800426c:	f000 f974 	bl	8004558 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	695b      	ldr	r3, [r3, #20]
 8004276:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800427a:	2b00      	cmp	r3, #0
 800427c:	d023      	beq.n	80042c6 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	695a      	ldr	r2, [r3, #20]
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800428c:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004292:	2b00      	cmp	r3, #0
 8004294:	d013      	beq.n	80042be <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800429a:	4a76      	ldr	r2, [pc, #472]	; (8004474 <HAL_UART_IRQHandler+0x350>)
 800429c:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042a2:	4618      	mov	r0, r3
 80042a4:	f7fe f8a4 	bl	80023f0 <HAL_DMA_Abort_IT>
 80042a8:	4603      	mov	r3, r0
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d016      	beq.n	80042dc <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80042b4:	687a      	ldr	r2, [r7, #4]
 80042b6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80042b8:	4610      	mov	r0, r2
 80042ba:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042bc:	e00e      	b.n	80042dc <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80042be:	6878      	ldr	r0, [r7, #4]
 80042c0:	f000 f8ec 	bl	800449c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042c4:	e00a      	b.n	80042dc <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80042c6:	6878      	ldr	r0, [r7, #4]
 80042c8:	f000 f8e8 	bl	800449c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042cc:	e006      	b.n	80042dc <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80042ce:	6878      	ldr	r0, [r7, #4]
 80042d0:	f000 f8e4 	bl	800449c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2200      	movs	r2, #0
 80042d8:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80042da:	e0c3      	b.n	8004464 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042dc:	bf00      	nop
    return;
 80042de:	e0c1      	b.n	8004464 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042e4:	2b01      	cmp	r3, #1
 80042e6:	f040 80a1 	bne.w	800442c <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 80042ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042ec:	f003 0310 	and.w	r3, r3, #16
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	f000 809b 	beq.w	800442c <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 80042f6:	6a3b      	ldr	r3, [r7, #32]
 80042f8:	f003 0310 	and.w	r3, r3, #16
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	f000 8095 	beq.w	800442c <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004302:	2300      	movs	r3, #0
 8004304:	60fb      	str	r3, [r7, #12]
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	60fb      	str	r3, [r7, #12]
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	685b      	ldr	r3, [r3, #4]
 8004314:	60fb      	str	r3, [r7, #12]
 8004316:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	695b      	ldr	r3, [r3, #20]
 800431e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004322:	2b00      	cmp	r3, #0
 8004324:	d04e      	beq.n	80043c4 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	685b      	ldr	r3, [r3, #4]
 800432e:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8004330:	8a3b      	ldrh	r3, [r7, #16]
 8004332:	2b00      	cmp	r3, #0
 8004334:	f000 8098 	beq.w	8004468 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800433c:	8a3a      	ldrh	r2, [r7, #16]
 800433e:	429a      	cmp	r2, r3
 8004340:	f080 8092 	bcs.w	8004468 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	8a3a      	ldrh	r2, [r7, #16]
 8004348:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800434e:	699b      	ldr	r3, [r3, #24]
 8004350:	2b20      	cmp	r3, #32
 8004352:	d02b      	beq.n	80043ac <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	68da      	ldr	r2, [r3, #12]
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004362:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	695a      	ldr	r2, [r3, #20]
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f022 0201 	bic.w	r2, r2, #1
 8004372:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	695a      	ldr	r2, [r3, #20]
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004382:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2220      	movs	r2, #32
 8004388:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2200      	movs	r2, #0
 8004390:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	68da      	ldr	r2, [r3, #12]
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f022 0210 	bic.w	r2, r2, #16
 80043a0:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043a6:	4618      	mov	r0, r3
 80043a8:	f7fd ffe7 	bl	800237a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80043b4:	b29b      	uxth	r3, r3
 80043b6:	1ad3      	subs	r3, r2, r3
 80043b8:	b29b      	uxth	r3, r3
 80043ba:	4619      	mov	r1, r3
 80043bc:	6878      	ldr	r0, [r7, #4]
 80043be:	f000 f876 	bl	80044ae <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80043c2:	e051      	b.n	8004468 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80043cc:	b29b      	uxth	r3, r3
 80043ce:	1ad3      	subs	r3, r2, r3
 80043d0:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80043d6:	b29b      	uxth	r3, r3
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d047      	beq.n	800446c <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 80043dc:	8a7b      	ldrh	r3, [r7, #18]
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d044      	beq.n	800446c <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	68da      	ldr	r2, [r3, #12]
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80043f0:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	695a      	ldr	r2, [r3, #20]
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	f022 0201 	bic.w	r2, r2, #1
 8004400:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	2220      	movs	r2, #32
 8004406:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	2200      	movs	r2, #0
 800440e:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	68da      	ldr	r2, [r3, #12]
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	f022 0210 	bic.w	r2, r2, #16
 800441e:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004420:	8a7b      	ldrh	r3, [r7, #18]
 8004422:	4619      	mov	r1, r3
 8004424:	6878      	ldr	r0, [r7, #4]
 8004426:	f000 f842 	bl	80044ae <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800442a:	e01f      	b.n	800446c <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800442c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800442e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004432:	2b00      	cmp	r3, #0
 8004434:	d008      	beq.n	8004448 <HAL_UART_IRQHandler+0x324>
 8004436:	6a3b      	ldr	r3, [r7, #32]
 8004438:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800443c:	2b00      	cmp	r3, #0
 800443e:	d003      	beq.n	8004448 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8004440:	6878      	ldr	r0, [r7, #4]
 8004442:	f000 f8c9 	bl	80045d8 <UART_Transmit_IT>
    return;
 8004446:	e012      	b.n	800446e <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004448:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800444a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800444e:	2b00      	cmp	r3, #0
 8004450:	d00d      	beq.n	800446e <HAL_UART_IRQHandler+0x34a>
 8004452:	6a3b      	ldr	r3, [r7, #32]
 8004454:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004458:	2b00      	cmp	r3, #0
 800445a:	d008      	beq.n	800446e <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 800445c:	6878      	ldr	r0, [r7, #4]
 800445e:	f000 f90a 	bl	8004676 <UART_EndTransmit_IT>
    return;
 8004462:	e004      	b.n	800446e <HAL_UART_IRQHandler+0x34a>
    return;
 8004464:	bf00      	nop
 8004466:	e002      	b.n	800446e <HAL_UART_IRQHandler+0x34a>
      return;
 8004468:	bf00      	nop
 800446a:	e000      	b.n	800446e <HAL_UART_IRQHandler+0x34a>
      return;
 800446c:	bf00      	nop
  }
}
 800446e:	3728      	adds	r7, #40	; 0x28
 8004470:	46bd      	mov	sp, r7
 8004472:	bd80      	pop	{r7, pc}
 8004474:	080045b1 	.word	0x080045b1

08004478 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004478:	b480      	push	{r7}
 800447a:	b083      	sub	sp, #12
 800447c:	af00      	add	r7, sp, #0
 800447e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004480:	bf00      	nop
 8004482:	370c      	adds	r7, #12
 8004484:	46bd      	mov	sp, r7
 8004486:	bc80      	pop	{r7}
 8004488:	4770      	bx	lr

0800448a <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800448a:	b480      	push	{r7}
 800448c:	b083      	sub	sp, #12
 800448e:	af00      	add	r7, sp, #0
 8004490:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004492:	bf00      	nop
 8004494:	370c      	adds	r7, #12
 8004496:	46bd      	mov	sp, r7
 8004498:	bc80      	pop	{r7}
 800449a:	4770      	bx	lr

0800449c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800449c:	b480      	push	{r7}
 800449e:	b083      	sub	sp, #12
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80044a4:	bf00      	nop
 80044a6:	370c      	adds	r7, #12
 80044a8:	46bd      	mov	sp, r7
 80044aa:	bc80      	pop	{r7}
 80044ac:	4770      	bx	lr

080044ae <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80044ae:	b480      	push	{r7}
 80044b0:	b083      	sub	sp, #12
 80044b2:	af00      	add	r7, sp, #0
 80044b4:	6078      	str	r0, [r7, #4]
 80044b6:	460b      	mov	r3, r1
 80044b8:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80044ba:	bf00      	nop
 80044bc:	370c      	adds	r7, #12
 80044be:	46bd      	mov	sp, r7
 80044c0:	bc80      	pop	{r7}
 80044c2:	4770      	bx	lr

080044c4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	b084      	sub	sp, #16
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	60f8      	str	r0, [r7, #12]
 80044cc:	60b9      	str	r1, [r7, #8]
 80044ce:	603b      	str	r3, [r7, #0]
 80044d0:	4613      	mov	r3, r2
 80044d2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80044d4:	e02c      	b.n	8004530 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80044d6:	69bb      	ldr	r3, [r7, #24]
 80044d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044dc:	d028      	beq.n	8004530 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80044de:	69bb      	ldr	r3, [r7, #24]
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d007      	beq.n	80044f4 <UART_WaitOnFlagUntilTimeout+0x30>
 80044e4:	f7fd fe32 	bl	800214c <HAL_GetTick>
 80044e8:	4602      	mov	r2, r0
 80044ea:	683b      	ldr	r3, [r7, #0]
 80044ec:	1ad3      	subs	r3, r2, r3
 80044ee:	69ba      	ldr	r2, [r7, #24]
 80044f0:	429a      	cmp	r2, r3
 80044f2:	d21d      	bcs.n	8004530 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	68da      	ldr	r2, [r3, #12]
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004502:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	695a      	ldr	r2, [r3, #20]
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f022 0201 	bic.w	r2, r2, #1
 8004512:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	2220      	movs	r2, #32
 8004518:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	2220      	movs	r2, #32
 8004520:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	2200      	movs	r2, #0
 8004528:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800452c:	2303      	movs	r3, #3
 800452e:	e00f      	b.n	8004550 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	681a      	ldr	r2, [r3, #0]
 8004536:	68bb      	ldr	r3, [r7, #8]
 8004538:	4013      	ands	r3, r2
 800453a:	68ba      	ldr	r2, [r7, #8]
 800453c:	429a      	cmp	r2, r3
 800453e:	bf0c      	ite	eq
 8004540:	2301      	moveq	r3, #1
 8004542:	2300      	movne	r3, #0
 8004544:	b2db      	uxtb	r3, r3
 8004546:	461a      	mov	r2, r3
 8004548:	79fb      	ldrb	r3, [r7, #7]
 800454a:	429a      	cmp	r2, r3
 800454c:	d0c3      	beq.n	80044d6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800454e:	2300      	movs	r3, #0
}
 8004550:	4618      	mov	r0, r3
 8004552:	3710      	adds	r7, #16
 8004554:	46bd      	mov	sp, r7
 8004556:	bd80      	pop	{r7, pc}

08004558 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004558:	b480      	push	{r7}
 800455a:	b083      	sub	sp, #12
 800455c:	af00      	add	r7, sp, #0
 800455e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	68da      	ldr	r2, [r3, #12]
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800456e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	695a      	ldr	r2, [r3, #20]
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f022 0201 	bic.w	r2, r2, #1
 800457e:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004584:	2b01      	cmp	r3, #1
 8004586:	d107      	bne.n	8004598 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	68da      	ldr	r2, [r3, #12]
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f022 0210 	bic.w	r2, r2, #16
 8004596:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	2220      	movs	r2, #32
 800459c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	2200      	movs	r2, #0
 80045a4:	631a      	str	r2, [r3, #48]	; 0x30
}
 80045a6:	bf00      	nop
 80045a8:	370c      	adds	r7, #12
 80045aa:	46bd      	mov	sp, r7
 80045ac:	bc80      	pop	{r7}
 80045ae:	4770      	bx	lr

080045b0 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80045b0:	b580      	push	{r7, lr}
 80045b2:	b084      	sub	sp, #16
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045bc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	2200      	movs	r2, #0
 80045c2:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	2200      	movs	r2, #0
 80045c8:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80045ca:	68f8      	ldr	r0, [r7, #12]
 80045cc:	f7ff ff66 	bl	800449c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80045d0:	bf00      	nop
 80045d2:	3710      	adds	r7, #16
 80045d4:	46bd      	mov	sp, r7
 80045d6:	bd80      	pop	{r7, pc}

080045d8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80045d8:	b480      	push	{r7}
 80045da:	b085      	sub	sp, #20
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80045e6:	b2db      	uxtb	r3, r3
 80045e8:	2b21      	cmp	r3, #33	; 0x21
 80045ea:	d13e      	bne.n	800466a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	689b      	ldr	r3, [r3, #8]
 80045f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80045f4:	d114      	bne.n	8004620 <UART_Transmit_IT+0x48>
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	691b      	ldr	r3, [r3, #16]
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d110      	bne.n	8004620 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	6a1b      	ldr	r3, [r3, #32]
 8004602:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	881b      	ldrh	r3, [r3, #0]
 8004608:	461a      	mov	r2, r3
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004612:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	6a1b      	ldr	r3, [r3, #32]
 8004618:	1c9a      	adds	r2, r3, #2
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	621a      	str	r2, [r3, #32]
 800461e:	e008      	b.n	8004632 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	6a1b      	ldr	r3, [r3, #32]
 8004624:	1c59      	adds	r1, r3, #1
 8004626:	687a      	ldr	r2, [r7, #4]
 8004628:	6211      	str	r1, [r2, #32]
 800462a:	781a      	ldrb	r2, [r3, #0]
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004636:	b29b      	uxth	r3, r3
 8004638:	3b01      	subs	r3, #1
 800463a:	b29b      	uxth	r3, r3
 800463c:	687a      	ldr	r2, [r7, #4]
 800463e:	4619      	mov	r1, r3
 8004640:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004642:	2b00      	cmp	r3, #0
 8004644:	d10f      	bne.n	8004666 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	68da      	ldr	r2, [r3, #12]
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004654:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	68da      	ldr	r2, [r3, #12]
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004664:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004666:	2300      	movs	r3, #0
 8004668:	e000      	b.n	800466c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800466a:	2302      	movs	r3, #2
  }
}
 800466c:	4618      	mov	r0, r3
 800466e:	3714      	adds	r7, #20
 8004670:	46bd      	mov	sp, r7
 8004672:	bc80      	pop	{r7}
 8004674:	4770      	bx	lr

08004676 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004676:	b580      	push	{r7, lr}
 8004678:	b082      	sub	sp, #8
 800467a:	af00      	add	r7, sp, #0
 800467c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	68da      	ldr	r2, [r3, #12]
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800468c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	2220      	movs	r2, #32
 8004692:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004696:	6878      	ldr	r0, [r7, #4]
 8004698:	f7ff feee 	bl	8004478 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800469c:	2300      	movs	r3, #0
}
 800469e:	4618      	mov	r0, r3
 80046a0:	3708      	adds	r7, #8
 80046a2:	46bd      	mov	sp, r7
 80046a4:	bd80      	pop	{r7, pc}

080046a6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80046a6:	b580      	push	{r7, lr}
 80046a8:	b086      	sub	sp, #24
 80046aa:	af00      	add	r7, sp, #0
 80046ac:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80046b4:	b2db      	uxtb	r3, r3
 80046b6:	2b22      	cmp	r3, #34	; 0x22
 80046b8:	f040 8099 	bne.w	80047ee <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	689b      	ldr	r3, [r3, #8]
 80046c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80046c4:	d117      	bne.n	80046f6 <UART_Receive_IT+0x50>
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	691b      	ldr	r3, [r3, #16]
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d113      	bne.n	80046f6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80046ce:	2300      	movs	r3, #0
 80046d0:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046d6:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	685b      	ldr	r3, [r3, #4]
 80046de:	b29b      	uxth	r3, r3
 80046e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80046e4:	b29a      	uxth	r2, r3
 80046e6:	693b      	ldr	r3, [r7, #16]
 80046e8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046ee:	1c9a      	adds	r2, r3, #2
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	629a      	str	r2, [r3, #40]	; 0x28
 80046f4:	e026      	b.n	8004744 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046fa:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 80046fc:	2300      	movs	r3, #0
 80046fe:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	689b      	ldr	r3, [r3, #8]
 8004704:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004708:	d007      	beq.n	800471a <UART_Receive_IT+0x74>
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	689b      	ldr	r3, [r3, #8]
 800470e:	2b00      	cmp	r3, #0
 8004710:	d10a      	bne.n	8004728 <UART_Receive_IT+0x82>
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	691b      	ldr	r3, [r3, #16]
 8004716:	2b00      	cmp	r3, #0
 8004718:	d106      	bne.n	8004728 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	685b      	ldr	r3, [r3, #4]
 8004720:	b2da      	uxtb	r2, r3
 8004722:	697b      	ldr	r3, [r7, #20]
 8004724:	701a      	strb	r2, [r3, #0]
 8004726:	e008      	b.n	800473a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	685b      	ldr	r3, [r3, #4]
 800472e:	b2db      	uxtb	r3, r3
 8004730:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004734:	b2da      	uxtb	r2, r3
 8004736:	697b      	ldr	r3, [r7, #20]
 8004738:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800473e:	1c5a      	adds	r2, r3, #1
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004748:	b29b      	uxth	r3, r3
 800474a:	3b01      	subs	r3, #1
 800474c:	b29b      	uxth	r3, r3
 800474e:	687a      	ldr	r2, [r7, #4]
 8004750:	4619      	mov	r1, r3
 8004752:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004754:	2b00      	cmp	r3, #0
 8004756:	d148      	bne.n	80047ea <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	68da      	ldr	r2, [r3, #12]
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	f022 0220 	bic.w	r2, r2, #32
 8004766:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	68da      	ldr	r2, [r3, #12]
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004776:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	695a      	ldr	r2, [r3, #20]
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f022 0201 	bic.w	r2, r2, #1
 8004786:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2220      	movs	r2, #32
 800478c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004794:	2b01      	cmp	r3, #1
 8004796:	d123      	bne.n	80047e0 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2200      	movs	r2, #0
 800479c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	68da      	ldr	r2, [r3, #12]
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	f022 0210 	bic.w	r2, r2, #16
 80047ac:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	f003 0310 	and.w	r3, r3, #16
 80047b8:	2b10      	cmp	r3, #16
 80047ba:	d10a      	bne.n	80047d2 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80047bc:	2300      	movs	r3, #0
 80047be:	60fb      	str	r3, [r7, #12]
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	60fb      	str	r3, [r7, #12]
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	685b      	ldr	r3, [r3, #4]
 80047ce:	60fb      	str	r3, [r7, #12]
 80047d0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80047d6:	4619      	mov	r1, r3
 80047d8:	6878      	ldr	r0, [r7, #4]
 80047da:	f7ff fe68 	bl	80044ae <HAL_UARTEx_RxEventCallback>
 80047de:	e002      	b.n	80047e6 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 80047e0:	6878      	ldr	r0, [r7, #4]
 80047e2:	f7ff fe52 	bl	800448a <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80047e6:	2300      	movs	r3, #0
 80047e8:	e002      	b.n	80047f0 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 80047ea:	2300      	movs	r3, #0
 80047ec:	e000      	b.n	80047f0 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 80047ee:	2302      	movs	r3, #2
  }
}
 80047f0:	4618      	mov	r0, r3
 80047f2:	3718      	adds	r7, #24
 80047f4:	46bd      	mov	sp, r7
 80047f6:	bd80      	pop	{r7, pc}

080047f8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80047f8:	b580      	push	{r7, lr}
 80047fa:	b084      	sub	sp, #16
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	691b      	ldr	r3, [r3, #16]
 8004806:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	68da      	ldr	r2, [r3, #12]
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	430a      	orrs	r2, r1
 8004814:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	689a      	ldr	r2, [r3, #8]
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	691b      	ldr	r3, [r3, #16]
 800481e:	431a      	orrs	r2, r3
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	695b      	ldr	r3, [r3, #20]
 8004824:	4313      	orrs	r3, r2
 8004826:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	68db      	ldr	r3, [r3, #12]
 800482e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8004832:	f023 030c 	bic.w	r3, r3, #12
 8004836:	687a      	ldr	r2, [r7, #4]
 8004838:	6812      	ldr	r2, [r2, #0]
 800483a:	68b9      	ldr	r1, [r7, #8]
 800483c:	430b      	orrs	r3, r1
 800483e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	695b      	ldr	r3, [r3, #20]
 8004846:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	699a      	ldr	r2, [r3, #24]
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	430a      	orrs	r2, r1
 8004854:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	4a2c      	ldr	r2, [pc, #176]	; (800490c <UART_SetConfig+0x114>)
 800485c:	4293      	cmp	r3, r2
 800485e:	d103      	bne.n	8004868 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004860:	f7fe fbf0 	bl	8003044 <HAL_RCC_GetPCLK2Freq>
 8004864:	60f8      	str	r0, [r7, #12]
 8004866:	e002      	b.n	800486e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004868:	f7fe fbd8 	bl	800301c <HAL_RCC_GetPCLK1Freq>
 800486c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800486e:	68fa      	ldr	r2, [r7, #12]
 8004870:	4613      	mov	r3, r2
 8004872:	009b      	lsls	r3, r3, #2
 8004874:	4413      	add	r3, r2
 8004876:	009a      	lsls	r2, r3, #2
 8004878:	441a      	add	r2, r3
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	685b      	ldr	r3, [r3, #4]
 800487e:	009b      	lsls	r3, r3, #2
 8004880:	fbb2 f3f3 	udiv	r3, r2, r3
 8004884:	4a22      	ldr	r2, [pc, #136]	; (8004910 <UART_SetConfig+0x118>)
 8004886:	fba2 2303 	umull	r2, r3, r2, r3
 800488a:	095b      	lsrs	r3, r3, #5
 800488c:	0119      	lsls	r1, r3, #4
 800488e:	68fa      	ldr	r2, [r7, #12]
 8004890:	4613      	mov	r3, r2
 8004892:	009b      	lsls	r3, r3, #2
 8004894:	4413      	add	r3, r2
 8004896:	009a      	lsls	r2, r3, #2
 8004898:	441a      	add	r2, r3
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	685b      	ldr	r3, [r3, #4]
 800489e:	009b      	lsls	r3, r3, #2
 80048a0:	fbb2 f2f3 	udiv	r2, r2, r3
 80048a4:	4b1a      	ldr	r3, [pc, #104]	; (8004910 <UART_SetConfig+0x118>)
 80048a6:	fba3 0302 	umull	r0, r3, r3, r2
 80048aa:	095b      	lsrs	r3, r3, #5
 80048ac:	2064      	movs	r0, #100	; 0x64
 80048ae:	fb00 f303 	mul.w	r3, r0, r3
 80048b2:	1ad3      	subs	r3, r2, r3
 80048b4:	011b      	lsls	r3, r3, #4
 80048b6:	3332      	adds	r3, #50	; 0x32
 80048b8:	4a15      	ldr	r2, [pc, #84]	; (8004910 <UART_SetConfig+0x118>)
 80048ba:	fba2 2303 	umull	r2, r3, r2, r3
 80048be:	095b      	lsrs	r3, r3, #5
 80048c0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80048c4:	4419      	add	r1, r3
 80048c6:	68fa      	ldr	r2, [r7, #12]
 80048c8:	4613      	mov	r3, r2
 80048ca:	009b      	lsls	r3, r3, #2
 80048cc:	4413      	add	r3, r2
 80048ce:	009a      	lsls	r2, r3, #2
 80048d0:	441a      	add	r2, r3
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	685b      	ldr	r3, [r3, #4]
 80048d6:	009b      	lsls	r3, r3, #2
 80048d8:	fbb2 f2f3 	udiv	r2, r2, r3
 80048dc:	4b0c      	ldr	r3, [pc, #48]	; (8004910 <UART_SetConfig+0x118>)
 80048de:	fba3 0302 	umull	r0, r3, r3, r2
 80048e2:	095b      	lsrs	r3, r3, #5
 80048e4:	2064      	movs	r0, #100	; 0x64
 80048e6:	fb00 f303 	mul.w	r3, r0, r3
 80048ea:	1ad3      	subs	r3, r2, r3
 80048ec:	011b      	lsls	r3, r3, #4
 80048ee:	3332      	adds	r3, #50	; 0x32
 80048f0:	4a07      	ldr	r2, [pc, #28]	; (8004910 <UART_SetConfig+0x118>)
 80048f2:	fba2 2303 	umull	r2, r3, r2, r3
 80048f6:	095b      	lsrs	r3, r3, #5
 80048f8:	f003 020f 	and.w	r2, r3, #15
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	440a      	add	r2, r1
 8004902:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004904:	bf00      	nop
 8004906:	3710      	adds	r7, #16
 8004908:	46bd      	mov	sp, r7
 800490a:	bd80      	pop	{r7, pc}
 800490c:	40013800 	.word	0x40013800
 8004910:	51eb851f 	.word	0x51eb851f

08004914 <__errno>:
 8004914:	4b01      	ldr	r3, [pc, #4]	; (800491c <__errno+0x8>)
 8004916:	6818      	ldr	r0, [r3, #0]
 8004918:	4770      	bx	lr
 800491a:	bf00      	nop
 800491c:	20000034 	.word	0x20000034

08004920 <__libc_init_array>:
 8004920:	b570      	push	{r4, r5, r6, lr}
 8004922:	2600      	movs	r6, #0
 8004924:	4d0c      	ldr	r5, [pc, #48]	; (8004958 <__libc_init_array+0x38>)
 8004926:	4c0d      	ldr	r4, [pc, #52]	; (800495c <__libc_init_array+0x3c>)
 8004928:	1b64      	subs	r4, r4, r5
 800492a:	10a4      	asrs	r4, r4, #2
 800492c:	42a6      	cmp	r6, r4
 800492e:	d109      	bne.n	8004944 <__libc_init_array+0x24>
 8004930:	f000 fc9c 	bl	800526c <_init>
 8004934:	2600      	movs	r6, #0
 8004936:	4d0a      	ldr	r5, [pc, #40]	; (8004960 <__libc_init_array+0x40>)
 8004938:	4c0a      	ldr	r4, [pc, #40]	; (8004964 <__libc_init_array+0x44>)
 800493a:	1b64      	subs	r4, r4, r5
 800493c:	10a4      	asrs	r4, r4, #2
 800493e:	42a6      	cmp	r6, r4
 8004940:	d105      	bne.n	800494e <__libc_init_array+0x2e>
 8004942:	bd70      	pop	{r4, r5, r6, pc}
 8004944:	f855 3b04 	ldr.w	r3, [r5], #4
 8004948:	4798      	blx	r3
 800494a:	3601      	adds	r6, #1
 800494c:	e7ee      	b.n	800492c <__libc_init_array+0xc>
 800494e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004952:	4798      	blx	r3
 8004954:	3601      	adds	r6, #1
 8004956:	e7f2      	b.n	800493e <__libc_init_array+0x1e>
 8004958:	080052f0 	.word	0x080052f0
 800495c:	080052f0 	.word	0x080052f0
 8004960:	080052f0 	.word	0x080052f0
 8004964:	080052f4 	.word	0x080052f4

08004968 <memset>:
 8004968:	4603      	mov	r3, r0
 800496a:	4402      	add	r2, r0
 800496c:	4293      	cmp	r3, r2
 800496e:	d100      	bne.n	8004972 <memset+0xa>
 8004970:	4770      	bx	lr
 8004972:	f803 1b01 	strb.w	r1, [r3], #1
 8004976:	e7f9      	b.n	800496c <memset+0x4>

08004978 <siprintf>:
 8004978:	b40e      	push	{r1, r2, r3}
 800497a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800497e:	b500      	push	{lr}
 8004980:	b09c      	sub	sp, #112	; 0x70
 8004982:	ab1d      	add	r3, sp, #116	; 0x74
 8004984:	9002      	str	r0, [sp, #8]
 8004986:	9006      	str	r0, [sp, #24]
 8004988:	9107      	str	r1, [sp, #28]
 800498a:	9104      	str	r1, [sp, #16]
 800498c:	4808      	ldr	r0, [pc, #32]	; (80049b0 <siprintf+0x38>)
 800498e:	4909      	ldr	r1, [pc, #36]	; (80049b4 <siprintf+0x3c>)
 8004990:	f853 2b04 	ldr.w	r2, [r3], #4
 8004994:	9105      	str	r1, [sp, #20]
 8004996:	6800      	ldr	r0, [r0, #0]
 8004998:	a902      	add	r1, sp, #8
 800499a:	9301      	str	r3, [sp, #4]
 800499c:	f000 f868 	bl	8004a70 <_svfiprintf_r>
 80049a0:	2200      	movs	r2, #0
 80049a2:	9b02      	ldr	r3, [sp, #8]
 80049a4:	701a      	strb	r2, [r3, #0]
 80049a6:	b01c      	add	sp, #112	; 0x70
 80049a8:	f85d eb04 	ldr.w	lr, [sp], #4
 80049ac:	b003      	add	sp, #12
 80049ae:	4770      	bx	lr
 80049b0:	20000034 	.word	0x20000034
 80049b4:	ffff0208 	.word	0xffff0208

080049b8 <__ssputs_r>:
 80049b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80049bc:	688e      	ldr	r6, [r1, #8]
 80049be:	4682      	mov	sl, r0
 80049c0:	429e      	cmp	r6, r3
 80049c2:	460c      	mov	r4, r1
 80049c4:	4690      	mov	r8, r2
 80049c6:	461f      	mov	r7, r3
 80049c8:	d838      	bhi.n	8004a3c <__ssputs_r+0x84>
 80049ca:	898a      	ldrh	r2, [r1, #12]
 80049cc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80049d0:	d032      	beq.n	8004a38 <__ssputs_r+0x80>
 80049d2:	6825      	ldr	r5, [r4, #0]
 80049d4:	6909      	ldr	r1, [r1, #16]
 80049d6:	3301      	adds	r3, #1
 80049d8:	eba5 0901 	sub.w	r9, r5, r1
 80049dc:	6965      	ldr	r5, [r4, #20]
 80049de:	444b      	add	r3, r9
 80049e0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80049e4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80049e8:	106d      	asrs	r5, r5, #1
 80049ea:	429d      	cmp	r5, r3
 80049ec:	bf38      	it	cc
 80049ee:	461d      	movcc	r5, r3
 80049f0:	0553      	lsls	r3, r2, #21
 80049f2:	d531      	bpl.n	8004a58 <__ssputs_r+0xa0>
 80049f4:	4629      	mov	r1, r5
 80049f6:	f000 fb6f 	bl	80050d8 <_malloc_r>
 80049fa:	4606      	mov	r6, r0
 80049fc:	b950      	cbnz	r0, 8004a14 <__ssputs_r+0x5c>
 80049fe:	230c      	movs	r3, #12
 8004a00:	f04f 30ff 	mov.w	r0, #4294967295
 8004a04:	f8ca 3000 	str.w	r3, [sl]
 8004a08:	89a3      	ldrh	r3, [r4, #12]
 8004a0a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004a0e:	81a3      	strh	r3, [r4, #12]
 8004a10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a14:	464a      	mov	r2, r9
 8004a16:	6921      	ldr	r1, [r4, #16]
 8004a18:	f000 face 	bl	8004fb8 <memcpy>
 8004a1c:	89a3      	ldrh	r3, [r4, #12]
 8004a1e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004a22:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004a26:	81a3      	strh	r3, [r4, #12]
 8004a28:	6126      	str	r6, [r4, #16]
 8004a2a:	444e      	add	r6, r9
 8004a2c:	6026      	str	r6, [r4, #0]
 8004a2e:	463e      	mov	r6, r7
 8004a30:	6165      	str	r5, [r4, #20]
 8004a32:	eba5 0509 	sub.w	r5, r5, r9
 8004a36:	60a5      	str	r5, [r4, #8]
 8004a38:	42be      	cmp	r6, r7
 8004a3a:	d900      	bls.n	8004a3e <__ssputs_r+0x86>
 8004a3c:	463e      	mov	r6, r7
 8004a3e:	4632      	mov	r2, r6
 8004a40:	4641      	mov	r1, r8
 8004a42:	6820      	ldr	r0, [r4, #0]
 8004a44:	f000 fac6 	bl	8004fd4 <memmove>
 8004a48:	68a3      	ldr	r3, [r4, #8]
 8004a4a:	2000      	movs	r0, #0
 8004a4c:	1b9b      	subs	r3, r3, r6
 8004a4e:	60a3      	str	r3, [r4, #8]
 8004a50:	6823      	ldr	r3, [r4, #0]
 8004a52:	4433      	add	r3, r6
 8004a54:	6023      	str	r3, [r4, #0]
 8004a56:	e7db      	b.n	8004a10 <__ssputs_r+0x58>
 8004a58:	462a      	mov	r2, r5
 8004a5a:	f000 fbb1 	bl	80051c0 <_realloc_r>
 8004a5e:	4606      	mov	r6, r0
 8004a60:	2800      	cmp	r0, #0
 8004a62:	d1e1      	bne.n	8004a28 <__ssputs_r+0x70>
 8004a64:	4650      	mov	r0, sl
 8004a66:	6921      	ldr	r1, [r4, #16]
 8004a68:	f000 face 	bl	8005008 <_free_r>
 8004a6c:	e7c7      	b.n	80049fe <__ssputs_r+0x46>
	...

08004a70 <_svfiprintf_r>:
 8004a70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a74:	4698      	mov	r8, r3
 8004a76:	898b      	ldrh	r3, [r1, #12]
 8004a78:	4607      	mov	r7, r0
 8004a7a:	061b      	lsls	r3, r3, #24
 8004a7c:	460d      	mov	r5, r1
 8004a7e:	4614      	mov	r4, r2
 8004a80:	b09d      	sub	sp, #116	; 0x74
 8004a82:	d50e      	bpl.n	8004aa2 <_svfiprintf_r+0x32>
 8004a84:	690b      	ldr	r3, [r1, #16]
 8004a86:	b963      	cbnz	r3, 8004aa2 <_svfiprintf_r+0x32>
 8004a88:	2140      	movs	r1, #64	; 0x40
 8004a8a:	f000 fb25 	bl	80050d8 <_malloc_r>
 8004a8e:	6028      	str	r0, [r5, #0]
 8004a90:	6128      	str	r0, [r5, #16]
 8004a92:	b920      	cbnz	r0, 8004a9e <_svfiprintf_r+0x2e>
 8004a94:	230c      	movs	r3, #12
 8004a96:	603b      	str	r3, [r7, #0]
 8004a98:	f04f 30ff 	mov.w	r0, #4294967295
 8004a9c:	e0d1      	b.n	8004c42 <_svfiprintf_r+0x1d2>
 8004a9e:	2340      	movs	r3, #64	; 0x40
 8004aa0:	616b      	str	r3, [r5, #20]
 8004aa2:	2300      	movs	r3, #0
 8004aa4:	9309      	str	r3, [sp, #36]	; 0x24
 8004aa6:	2320      	movs	r3, #32
 8004aa8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004aac:	2330      	movs	r3, #48	; 0x30
 8004aae:	f04f 0901 	mov.w	r9, #1
 8004ab2:	f8cd 800c 	str.w	r8, [sp, #12]
 8004ab6:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8004c5c <_svfiprintf_r+0x1ec>
 8004aba:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004abe:	4623      	mov	r3, r4
 8004ac0:	469a      	mov	sl, r3
 8004ac2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004ac6:	b10a      	cbz	r2, 8004acc <_svfiprintf_r+0x5c>
 8004ac8:	2a25      	cmp	r2, #37	; 0x25
 8004aca:	d1f9      	bne.n	8004ac0 <_svfiprintf_r+0x50>
 8004acc:	ebba 0b04 	subs.w	fp, sl, r4
 8004ad0:	d00b      	beq.n	8004aea <_svfiprintf_r+0x7a>
 8004ad2:	465b      	mov	r3, fp
 8004ad4:	4622      	mov	r2, r4
 8004ad6:	4629      	mov	r1, r5
 8004ad8:	4638      	mov	r0, r7
 8004ada:	f7ff ff6d 	bl	80049b8 <__ssputs_r>
 8004ade:	3001      	adds	r0, #1
 8004ae0:	f000 80aa 	beq.w	8004c38 <_svfiprintf_r+0x1c8>
 8004ae4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004ae6:	445a      	add	r2, fp
 8004ae8:	9209      	str	r2, [sp, #36]	; 0x24
 8004aea:	f89a 3000 	ldrb.w	r3, [sl]
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	f000 80a2 	beq.w	8004c38 <_svfiprintf_r+0x1c8>
 8004af4:	2300      	movs	r3, #0
 8004af6:	f04f 32ff 	mov.w	r2, #4294967295
 8004afa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004afe:	f10a 0a01 	add.w	sl, sl, #1
 8004b02:	9304      	str	r3, [sp, #16]
 8004b04:	9307      	str	r3, [sp, #28]
 8004b06:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004b0a:	931a      	str	r3, [sp, #104]	; 0x68
 8004b0c:	4654      	mov	r4, sl
 8004b0e:	2205      	movs	r2, #5
 8004b10:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004b14:	4851      	ldr	r0, [pc, #324]	; (8004c5c <_svfiprintf_r+0x1ec>)
 8004b16:	f000 fa41 	bl	8004f9c <memchr>
 8004b1a:	9a04      	ldr	r2, [sp, #16]
 8004b1c:	b9d8      	cbnz	r0, 8004b56 <_svfiprintf_r+0xe6>
 8004b1e:	06d0      	lsls	r0, r2, #27
 8004b20:	bf44      	itt	mi
 8004b22:	2320      	movmi	r3, #32
 8004b24:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004b28:	0711      	lsls	r1, r2, #28
 8004b2a:	bf44      	itt	mi
 8004b2c:	232b      	movmi	r3, #43	; 0x2b
 8004b2e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004b32:	f89a 3000 	ldrb.w	r3, [sl]
 8004b36:	2b2a      	cmp	r3, #42	; 0x2a
 8004b38:	d015      	beq.n	8004b66 <_svfiprintf_r+0xf6>
 8004b3a:	4654      	mov	r4, sl
 8004b3c:	2000      	movs	r0, #0
 8004b3e:	f04f 0c0a 	mov.w	ip, #10
 8004b42:	9a07      	ldr	r2, [sp, #28]
 8004b44:	4621      	mov	r1, r4
 8004b46:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004b4a:	3b30      	subs	r3, #48	; 0x30
 8004b4c:	2b09      	cmp	r3, #9
 8004b4e:	d94e      	bls.n	8004bee <_svfiprintf_r+0x17e>
 8004b50:	b1b0      	cbz	r0, 8004b80 <_svfiprintf_r+0x110>
 8004b52:	9207      	str	r2, [sp, #28]
 8004b54:	e014      	b.n	8004b80 <_svfiprintf_r+0x110>
 8004b56:	eba0 0308 	sub.w	r3, r0, r8
 8004b5a:	fa09 f303 	lsl.w	r3, r9, r3
 8004b5e:	4313      	orrs	r3, r2
 8004b60:	46a2      	mov	sl, r4
 8004b62:	9304      	str	r3, [sp, #16]
 8004b64:	e7d2      	b.n	8004b0c <_svfiprintf_r+0x9c>
 8004b66:	9b03      	ldr	r3, [sp, #12]
 8004b68:	1d19      	adds	r1, r3, #4
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	9103      	str	r1, [sp, #12]
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	bfbb      	ittet	lt
 8004b72:	425b      	neglt	r3, r3
 8004b74:	f042 0202 	orrlt.w	r2, r2, #2
 8004b78:	9307      	strge	r3, [sp, #28]
 8004b7a:	9307      	strlt	r3, [sp, #28]
 8004b7c:	bfb8      	it	lt
 8004b7e:	9204      	strlt	r2, [sp, #16]
 8004b80:	7823      	ldrb	r3, [r4, #0]
 8004b82:	2b2e      	cmp	r3, #46	; 0x2e
 8004b84:	d10c      	bne.n	8004ba0 <_svfiprintf_r+0x130>
 8004b86:	7863      	ldrb	r3, [r4, #1]
 8004b88:	2b2a      	cmp	r3, #42	; 0x2a
 8004b8a:	d135      	bne.n	8004bf8 <_svfiprintf_r+0x188>
 8004b8c:	9b03      	ldr	r3, [sp, #12]
 8004b8e:	3402      	adds	r4, #2
 8004b90:	1d1a      	adds	r2, r3, #4
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	9203      	str	r2, [sp, #12]
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	bfb8      	it	lt
 8004b9a:	f04f 33ff 	movlt.w	r3, #4294967295
 8004b9e:	9305      	str	r3, [sp, #20]
 8004ba0:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8004c60 <_svfiprintf_r+0x1f0>
 8004ba4:	2203      	movs	r2, #3
 8004ba6:	4650      	mov	r0, sl
 8004ba8:	7821      	ldrb	r1, [r4, #0]
 8004baa:	f000 f9f7 	bl	8004f9c <memchr>
 8004bae:	b140      	cbz	r0, 8004bc2 <_svfiprintf_r+0x152>
 8004bb0:	2340      	movs	r3, #64	; 0x40
 8004bb2:	eba0 000a 	sub.w	r0, r0, sl
 8004bb6:	fa03 f000 	lsl.w	r0, r3, r0
 8004bba:	9b04      	ldr	r3, [sp, #16]
 8004bbc:	3401      	adds	r4, #1
 8004bbe:	4303      	orrs	r3, r0
 8004bc0:	9304      	str	r3, [sp, #16]
 8004bc2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004bc6:	2206      	movs	r2, #6
 8004bc8:	4826      	ldr	r0, [pc, #152]	; (8004c64 <_svfiprintf_r+0x1f4>)
 8004bca:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004bce:	f000 f9e5 	bl	8004f9c <memchr>
 8004bd2:	2800      	cmp	r0, #0
 8004bd4:	d038      	beq.n	8004c48 <_svfiprintf_r+0x1d8>
 8004bd6:	4b24      	ldr	r3, [pc, #144]	; (8004c68 <_svfiprintf_r+0x1f8>)
 8004bd8:	bb1b      	cbnz	r3, 8004c22 <_svfiprintf_r+0x1b2>
 8004bda:	9b03      	ldr	r3, [sp, #12]
 8004bdc:	3307      	adds	r3, #7
 8004bde:	f023 0307 	bic.w	r3, r3, #7
 8004be2:	3308      	adds	r3, #8
 8004be4:	9303      	str	r3, [sp, #12]
 8004be6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004be8:	4433      	add	r3, r6
 8004bea:	9309      	str	r3, [sp, #36]	; 0x24
 8004bec:	e767      	b.n	8004abe <_svfiprintf_r+0x4e>
 8004bee:	460c      	mov	r4, r1
 8004bf0:	2001      	movs	r0, #1
 8004bf2:	fb0c 3202 	mla	r2, ip, r2, r3
 8004bf6:	e7a5      	b.n	8004b44 <_svfiprintf_r+0xd4>
 8004bf8:	2300      	movs	r3, #0
 8004bfa:	f04f 0c0a 	mov.w	ip, #10
 8004bfe:	4619      	mov	r1, r3
 8004c00:	3401      	adds	r4, #1
 8004c02:	9305      	str	r3, [sp, #20]
 8004c04:	4620      	mov	r0, r4
 8004c06:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004c0a:	3a30      	subs	r2, #48	; 0x30
 8004c0c:	2a09      	cmp	r2, #9
 8004c0e:	d903      	bls.n	8004c18 <_svfiprintf_r+0x1a8>
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d0c5      	beq.n	8004ba0 <_svfiprintf_r+0x130>
 8004c14:	9105      	str	r1, [sp, #20]
 8004c16:	e7c3      	b.n	8004ba0 <_svfiprintf_r+0x130>
 8004c18:	4604      	mov	r4, r0
 8004c1a:	2301      	movs	r3, #1
 8004c1c:	fb0c 2101 	mla	r1, ip, r1, r2
 8004c20:	e7f0      	b.n	8004c04 <_svfiprintf_r+0x194>
 8004c22:	ab03      	add	r3, sp, #12
 8004c24:	9300      	str	r3, [sp, #0]
 8004c26:	462a      	mov	r2, r5
 8004c28:	4638      	mov	r0, r7
 8004c2a:	4b10      	ldr	r3, [pc, #64]	; (8004c6c <_svfiprintf_r+0x1fc>)
 8004c2c:	a904      	add	r1, sp, #16
 8004c2e:	f3af 8000 	nop.w
 8004c32:	1c42      	adds	r2, r0, #1
 8004c34:	4606      	mov	r6, r0
 8004c36:	d1d6      	bne.n	8004be6 <_svfiprintf_r+0x176>
 8004c38:	89ab      	ldrh	r3, [r5, #12]
 8004c3a:	065b      	lsls	r3, r3, #25
 8004c3c:	f53f af2c 	bmi.w	8004a98 <_svfiprintf_r+0x28>
 8004c40:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004c42:	b01d      	add	sp, #116	; 0x74
 8004c44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c48:	ab03      	add	r3, sp, #12
 8004c4a:	9300      	str	r3, [sp, #0]
 8004c4c:	462a      	mov	r2, r5
 8004c4e:	4638      	mov	r0, r7
 8004c50:	4b06      	ldr	r3, [pc, #24]	; (8004c6c <_svfiprintf_r+0x1fc>)
 8004c52:	a904      	add	r1, sp, #16
 8004c54:	f000 f87c 	bl	8004d50 <_printf_i>
 8004c58:	e7eb      	b.n	8004c32 <_svfiprintf_r+0x1c2>
 8004c5a:	bf00      	nop
 8004c5c:	080052bc 	.word	0x080052bc
 8004c60:	080052c2 	.word	0x080052c2
 8004c64:	080052c6 	.word	0x080052c6
 8004c68:	00000000 	.word	0x00000000
 8004c6c:	080049b9 	.word	0x080049b9

08004c70 <_printf_common>:
 8004c70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004c74:	4616      	mov	r6, r2
 8004c76:	4699      	mov	r9, r3
 8004c78:	688a      	ldr	r2, [r1, #8]
 8004c7a:	690b      	ldr	r3, [r1, #16]
 8004c7c:	4607      	mov	r7, r0
 8004c7e:	4293      	cmp	r3, r2
 8004c80:	bfb8      	it	lt
 8004c82:	4613      	movlt	r3, r2
 8004c84:	6033      	str	r3, [r6, #0]
 8004c86:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004c8a:	460c      	mov	r4, r1
 8004c8c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004c90:	b10a      	cbz	r2, 8004c96 <_printf_common+0x26>
 8004c92:	3301      	adds	r3, #1
 8004c94:	6033      	str	r3, [r6, #0]
 8004c96:	6823      	ldr	r3, [r4, #0]
 8004c98:	0699      	lsls	r1, r3, #26
 8004c9a:	bf42      	ittt	mi
 8004c9c:	6833      	ldrmi	r3, [r6, #0]
 8004c9e:	3302      	addmi	r3, #2
 8004ca0:	6033      	strmi	r3, [r6, #0]
 8004ca2:	6825      	ldr	r5, [r4, #0]
 8004ca4:	f015 0506 	ands.w	r5, r5, #6
 8004ca8:	d106      	bne.n	8004cb8 <_printf_common+0x48>
 8004caa:	f104 0a19 	add.w	sl, r4, #25
 8004cae:	68e3      	ldr	r3, [r4, #12]
 8004cb0:	6832      	ldr	r2, [r6, #0]
 8004cb2:	1a9b      	subs	r3, r3, r2
 8004cb4:	42ab      	cmp	r3, r5
 8004cb6:	dc28      	bgt.n	8004d0a <_printf_common+0x9a>
 8004cb8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004cbc:	1e13      	subs	r3, r2, #0
 8004cbe:	6822      	ldr	r2, [r4, #0]
 8004cc0:	bf18      	it	ne
 8004cc2:	2301      	movne	r3, #1
 8004cc4:	0692      	lsls	r2, r2, #26
 8004cc6:	d42d      	bmi.n	8004d24 <_printf_common+0xb4>
 8004cc8:	4649      	mov	r1, r9
 8004cca:	4638      	mov	r0, r7
 8004ccc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004cd0:	47c0      	blx	r8
 8004cd2:	3001      	adds	r0, #1
 8004cd4:	d020      	beq.n	8004d18 <_printf_common+0xa8>
 8004cd6:	6823      	ldr	r3, [r4, #0]
 8004cd8:	68e5      	ldr	r5, [r4, #12]
 8004cda:	f003 0306 	and.w	r3, r3, #6
 8004cde:	2b04      	cmp	r3, #4
 8004ce0:	bf18      	it	ne
 8004ce2:	2500      	movne	r5, #0
 8004ce4:	6832      	ldr	r2, [r6, #0]
 8004ce6:	f04f 0600 	mov.w	r6, #0
 8004cea:	68a3      	ldr	r3, [r4, #8]
 8004cec:	bf08      	it	eq
 8004cee:	1aad      	subeq	r5, r5, r2
 8004cf0:	6922      	ldr	r2, [r4, #16]
 8004cf2:	bf08      	it	eq
 8004cf4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004cf8:	4293      	cmp	r3, r2
 8004cfa:	bfc4      	itt	gt
 8004cfc:	1a9b      	subgt	r3, r3, r2
 8004cfe:	18ed      	addgt	r5, r5, r3
 8004d00:	341a      	adds	r4, #26
 8004d02:	42b5      	cmp	r5, r6
 8004d04:	d11a      	bne.n	8004d3c <_printf_common+0xcc>
 8004d06:	2000      	movs	r0, #0
 8004d08:	e008      	b.n	8004d1c <_printf_common+0xac>
 8004d0a:	2301      	movs	r3, #1
 8004d0c:	4652      	mov	r2, sl
 8004d0e:	4649      	mov	r1, r9
 8004d10:	4638      	mov	r0, r7
 8004d12:	47c0      	blx	r8
 8004d14:	3001      	adds	r0, #1
 8004d16:	d103      	bne.n	8004d20 <_printf_common+0xb0>
 8004d18:	f04f 30ff 	mov.w	r0, #4294967295
 8004d1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d20:	3501      	adds	r5, #1
 8004d22:	e7c4      	b.n	8004cae <_printf_common+0x3e>
 8004d24:	2030      	movs	r0, #48	; 0x30
 8004d26:	18e1      	adds	r1, r4, r3
 8004d28:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004d2c:	1c5a      	adds	r2, r3, #1
 8004d2e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004d32:	4422      	add	r2, r4
 8004d34:	3302      	adds	r3, #2
 8004d36:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004d3a:	e7c5      	b.n	8004cc8 <_printf_common+0x58>
 8004d3c:	2301      	movs	r3, #1
 8004d3e:	4622      	mov	r2, r4
 8004d40:	4649      	mov	r1, r9
 8004d42:	4638      	mov	r0, r7
 8004d44:	47c0      	blx	r8
 8004d46:	3001      	adds	r0, #1
 8004d48:	d0e6      	beq.n	8004d18 <_printf_common+0xa8>
 8004d4a:	3601      	adds	r6, #1
 8004d4c:	e7d9      	b.n	8004d02 <_printf_common+0x92>
	...

08004d50 <_printf_i>:
 8004d50:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004d54:	7e0f      	ldrb	r7, [r1, #24]
 8004d56:	4691      	mov	r9, r2
 8004d58:	2f78      	cmp	r7, #120	; 0x78
 8004d5a:	4680      	mov	r8, r0
 8004d5c:	460c      	mov	r4, r1
 8004d5e:	469a      	mov	sl, r3
 8004d60:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004d62:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004d66:	d807      	bhi.n	8004d78 <_printf_i+0x28>
 8004d68:	2f62      	cmp	r7, #98	; 0x62
 8004d6a:	d80a      	bhi.n	8004d82 <_printf_i+0x32>
 8004d6c:	2f00      	cmp	r7, #0
 8004d6e:	f000 80d9 	beq.w	8004f24 <_printf_i+0x1d4>
 8004d72:	2f58      	cmp	r7, #88	; 0x58
 8004d74:	f000 80a4 	beq.w	8004ec0 <_printf_i+0x170>
 8004d78:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004d7c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004d80:	e03a      	b.n	8004df8 <_printf_i+0xa8>
 8004d82:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004d86:	2b15      	cmp	r3, #21
 8004d88:	d8f6      	bhi.n	8004d78 <_printf_i+0x28>
 8004d8a:	a101      	add	r1, pc, #4	; (adr r1, 8004d90 <_printf_i+0x40>)
 8004d8c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004d90:	08004de9 	.word	0x08004de9
 8004d94:	08004dfd 	.word	0x08004dfd
 8004d98:	08004d79 	.word	0x08004d79
 8004d9c:	08004d79 	.word	0x08004d79
 8004da0:	08004d79 	.word	0x08004d79
 8004da4:	08004d79 	.word	0x08004d79
 8004da8:	08004dfd 	.word	0x08004dfd
 8004dac:	08004d79 	.word	0x08004d79
 8004db0:	08004d79 	.word	0x08004d79
 8004db4:	08004d79 	.word	0x08004d79
 8004db8:	08004d79 	.word	0x08004d79
 8004dbc:	08004f0b 	.word	0x08004f0b
 8004dc0:	08004e2d 	.word	0x08004e2d
 8004dc4:	08004eed 	.word	0x08004eed
 8004dc8:	08004d79 	.word	0x08004d79
 8004dcc:	08004d79 	.word	0x08004d79
 8004dd0:	08004f2d 	.word	0x08004f2d
 8004dd4:	08004d79 	.word	0x08004d79
 8004dd8:	08004e2d 	.word	0x08004e2d
 8004ddc:	08004d79 	.word	0x08004d79
 8004de0:	08004d79 	.word	0x08004d79
 8004de4:	08004ef5 	.word	0x08004ef5
 8004de8:	682b      	ldr	r3, [r5, #0]
 8004dea:	1d1a      	adds	r2, r3, #4
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	602a      	str	r2, [r5, #0]
 8004df0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004df4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004df8:	2301      	movs	r3, #1
 8004dfa:	e0a4      	b.n	8004f46 <_printf_i+0x1f6>
 8004dfc:	6820      	ldr	r0, [r4, #0]
 8004dfe:	6829      	ldr	r1, [r5, #0]
 8004e00:	0606      	lsls	r6, r0, #24
 8004e02:	f101 0304 	add.w	r3, r1, #4
 8004e06:	d50a      	bpl.n	8004e1e <_printf_i+0xce>
 8004e08:	680e      	ldr	r6, [r1, #0]
 8004e0a:	602b      	str	r3, [r5, #0]
 8004e0c:	2e00      	cmp	r6, #0
 8004e0e:	da03      	bge.n	8004e18 <_printf_i+0xc8>
 8004e10:	232d      	movs	r3, #45	; 0x2d
 8004e12:	4276      	negs	r6, r6
 8004e14:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004e18:	230a      	movs	r3, #10
 8004e1a:	485e      	ldr	r0, [pc, #376]	; (8004f94 <_printf_i+0x244>)
 8004e1c:	e019      	b.n	8004e52 <_printf_i+0x102>
 8004e1e:	680e      	ldr	r6, [r1, #0]
 8004e20:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004e24:	602b      	str	r3, [r5, #0]
 8004e26:	bf18      	it	ne
 8004e28:	b236      	sxthne	r6, r6
 8004e2a:	e7ef      	b.n	8004e0c <_printf_i+0xbc>
 8004e2c:	682b      	ldr	r3, [r5, #0]
 8004e2e:	6820      	ldr	r0, [r4, #0]
 8004e30:	1d19      	adds	r1, r3, #4
 8004e32:	6029      	str	r1, [r5, #0]
 8004e34:	0601      	lsls	r1, r0, #24
 8004e36:	d501      	bpl.n	8004e3c <_printf_i+0xec>
 8004e38:	681e      	ldr	r6, [r3, #0]
 8004e3a:	e002      	b.n	8004e42 <_printf_i+0xf2>
 8004e3c:	0646      	lsls	r6, r0, #25
 8004e3e:	d5fb      	bpl.n	8004e38 <_printf_i+0xe8>
 8004e40:	881e      	ldrh	r6, [r3, #0]
 8004e42:	2f6f      	cmp	r7, #111	; 0x6f
 8004e44:	bf0c      	ite	eq
 8004e46:	2308      	moveq	r3, #8
 8004e48:	230a      	movne	r3, #10
 8004e4a:	4852      	ldr	r0, [pc, #328]	; (8004f94 <_printf_i+0x244>)
 8004e4c:	2100      	movs	r1, #0
 8004e4e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004e52:	6865      	ldr	r5, [r4, #4]
 8004e54:	2d00      	cmp	r5, #0
 8004e56:	bfa8      	it	ge
 8004e58:	6821      	ldrge	r1, [r4, #0]
 8004e5a:	60a5      	str	r5, [r4, #8]
 8004e5c:	bfa4      	itt	ge
 8004e5e:	f021 0104 	bicge.w	r1, r1, #4
 8004e62:	6021      	strge	r1, [r4, #0]
 8004e64:	b90e      	cbnz	r6, 8004e6a <_printf_i+0x11a>
 8004e66:	2d00      	cmp	r5, #0
 8004e68:	d04d      	beq.n	8004f06 <_printf_i+0x1b6>
 8004e6a:	4615      	mov	r5, r2
 8004e6c:	fbb6 f1f3 	udiv	r1, r6, r3
 8004e70:	fb03 6711 	mls	r7, r3, r1, r6
 8004e74:	5dc7      	ldrb	r7, [r0, r7]
 8004e76:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004e7a:	4637      	mov	r7, r6
 8004e7c:	42bb      	cmp	r3, r7
 8004e7e:	460e      	mov	r6, r1
 8004e80:	d9f4      	bls.n	8004e6c <_printf_i+0x11c>
 8004e82:	2b08      	cmp	r3, #8
 8004e84:	d10b      	bne.n	8004e9e <_printf_i+0x14e>
 8004e86:	6823      	ldr	r3, [r4, #0]
 8004e88:	07de      	lsls	r6, r3, #31
 8004e8a:	d508      	bpl.n	8004e9e <_printf_i+0x14e>
 8004e8c:	6923      	ldr	r3, [r4, #16]
 8004e8e:	6861      	ldr	r1, [r4, #4]
 8004e90:	4299      	cmp	r1, r3
 8004e92:	bfde      	ittt	le
 8004e94:	2330      	movle	r3, #48	; 0x30
 8004e96:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004e9a:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004e9e:	1b52      	subs	r2, r2, r5
 8004ea0:	6122      	str	r2, [r4, #16]
 8004ea2:	464b      	mov	r3, r9
 8004ea4:	4621      	mov	r1, r4
 8004ea6:	4640      	mov	r0, r8
 8004ea8:	f8cd a000 	str.w	sl, [sp]
 8004eac:	aa03      	add	r2, sp, #12
 8004eae:	f7ff fedf 	bl	8004c70 <_printf_common>
 8004eb2:	3001      	adds	r0, #1
 8004eb4:	d14c      	bne.n	8004f50 <_printf_i+0x200>
 8004eb6:	f04f 30ff 	mov.w	r0, #4294967295
 8004eba:	b004      	add	sp, #16
 8004ebc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ec0:	4834      	ldr	r0, [pc, #208]	; (8004f94 <_printf_i+0x244>)
 8004ec2:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004ec6:	6829      	ldr	r1, [r5, #0]
 8004ec8:	6823      	ldr	r3, [r4, #0]
 8004eca:	f851 6b04 	ldr.w	r6, [r1], #4
 8004ece:	6029      	str	r1, [r5, #0]
 8004ed0:	061d      	lsls	r5, r3, #24
 8004ed2:	d514      	bpl.n	8004efe <_printf_i+0x1ae>
 8004ed4:	07df      	lsls	r7, r3, #31
 8004ed6:	bf44      	itt	mi
 8004ed8:	f043 0320 	orrmi.w	r3, r3, #32
 8004edc:	6023      	strmi	r3, [r4, #0]
 8004ede:	b91e      	cbnz	r6, 8004ee8 <_printf_i+0x198>
 8004ee0:	6823      	ldr	r3, [r4, #0]
 8004ee2:	f023 0320 	bic.w	r3, r3, #32
 8004ee6:	6023      	str	r3, [r4, #0]
 8004ee8:	2310      	movs	r3, #16
 8004eea:	e7af      	b.n	8004e4c <_printf_i+0xfc>
 8004eec:	6823      	ldr	r3, [r4, #0]
 8004eee:	f043 0320 	orr.w	r3, r3, #32
 8004ef2:	6023      	str	r3, [r4, #0]
 8004ef4:	2378      	movs	r3, #120	; 0x78
 8004ef6:	4828      	ldr	r0, [pc, #160]	; (8004f98 <_printf_i+0x248>)
 8004ef8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004efc:	e7e3      	b.n	8004ec6 <_printf_i+0x176>
 8004efe:	0659      	lsls	r1, r3, #25
 8004f00:	bf48      	it	mi
 8004f02:	b2b6      	uxthmi	r6, r6
 8004f04:	e7e6      	b.n	8004ed4 <_printf_i+0x184>
 8004f06:	4615      	mov	r5, r2
 8004f08:	e7bb      	b.n	8004e82 <_printf_i+0x132>
 8004f0a:	682b      	ldr	r3, [r5, #0]
 8004f0c:	6826      	ldr	r6, [r4, #0]
 8004f0e:	1d18      	adds	r0, r3, #4
 8004f10:	6961      	ldr	r1, [r4, #20]
 8004f12:	6028      	str	r0, [r5, #0]
 8004f14:	0635      	lsls	r5, r6, #24
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	d501      	bpl.n	8004f1e <_printf_i+0x1ce>
 8004f1a:	6019      	str	r1, [r3, #0]
 8004f1c:	e002      	b.n	8004f24 <_printf_i+0x1d4>
 8004f1e:	0670      	lsls	r0, r6, #25
 8004f20:	d5fb      	bpl.n	8004f1a <_printf_i+0x1ca>
 8004f22:	8019      	strh	r1, [r3, #0]
 8004f24:	2300      	movs	r3, #0
 8004f26:	4615      	mov	r5, r2
 8004f28:	6123      	str	r3, [r4, #16]
 8004f2a:	e7ba      	b.n	8004ea2 <_printf_i+0x152>
 8004f2c:	682b      	ldr	r3, [r5, #0]
 8004f2e:	2100      	movs	r1, #0
 8004f30:	1d1a      	adds	r2, r3, #4
 8004f32:	602a      	str	r2, [r5, #0]
 8004f34:	681d      	ldr	r5, [r3, #0]
 8004f36:	6862      	ldr	r2, [r4, #4]
 8004f38:	4628      	mov	r0, r5
 8004f3a:	f000 f82f 	bl	8004f9c <memchr>
 8004f3e:	b108      	cbz	r0, 8004f44 <_printf_i+0x1f4>
 8004f40:	1b40      	subs	r0, r0, r5
 8004f42:	6060      	str	r0, [r4, #4]
 8004f44:	6863      	ldr	r3, [r4, #4]
 8004f46:	6123      	str	r3, [r4, #16]
 8004f48:	2300      	movs	r3, #0
 8004f4a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004f4e:	e7a8      	b.n	8004ea2 <_printf_i+0x152>
 8004f50:	462a      	mov	r2, r5
 8004f52:	4649      	mov	r1, r9
 8004f54:	4640      	mov	r0, r8
 8004f56:	6923      	ldr	r3, [r4, #16]
 8004f58:	47d0      	blx	sl
 8004f5a:	3001      	adds	r0, #1
 8004f5c:	d0ab      	beq.n	8004eb6 <_printf_i+0x166>
 8004f5e:	6823      	ldr	r3, [r4, #0]
 8004f60:	079b      	lsls	r3, r3, #30
 8004f62:	d413      	bmi.n	8004f8c <_printf_i+0x23c>
 8004f64:	68e0      	ldr	r0, [r4, #12]
 8004f66:	9b03      	ldr	r3, [sp, #12]
 8004f68:	4298      	cmp	r0, r3
 8004f6a:	bfb8      	it	lt
 8004f6c:	4618      	movlt	r0, r3
 8004f6e:	e7a4      	b.n	8004eba <_printf_i+0x16a>
 8004f70:	2301      	movs	r3, #1
 8004f72:	4632      	mov	r2, r6
 8004f74:	4649      	mov	r1, r9
 8004f76:	4640      	mov	r0, r8
 8004f78:	47d0      	blx	sl
 8004f7a:	3001      	adds	r0, #1
 8004f7c:	d09b      	beq.n	8004eb6 <_printf_i+0x166>
 8004f7e:	3501      	adds	r5, #1
 8004f80:	68e3      	ldr	r3, [r4, #12]
 8004f82:	9903      	ldr	r1, [sp, #12]
 8004f84:	1a5b      	subs	r3, r3, r1
 8004f86:	42ab      	cmp	r3, r5
 8004f88:	dcf2      	bgt.n	8004f70 <_printf_i+0x220>
 8004f8a:	e7eb      	b.n	8004f64 <_printf_i+0x214>
 8004f8c:	2500      	movs	r5, #0
 8004f8e:	f104 0619 	add.w	r6, r4, #25
 8004f92:	e7f5      	b.n	8004f80 <_printf_i+0x230>
 8004f94:	080052cd 	.word	0x080052cd
 8004f98:	080052de 	.word	0x080052de

08004f9c <memchr>:
 8004f9c:	4603      	mov	r3, r0
 8004f9e:	b510      	push	{r4, lr}
 8004fa0:	b2c9      	uxtb	r1, r1
 8004fa2:	4402      	add	r2, r0
 8004fa4:	4293      	cmp	r3, r2
 8004fa6:	4618      	mov	r0, r3
 8004fa8:	d101      	bne.n	8004fae <memchr+0x12>
 8004faa:	2000      	movs	r0, #0
 8004fac:	e003      	b.n	8004fb6 <memchr+0x1a>
 8004fae:	7804      	ldrb	r4, [r0, #0]
 8004fb0:	3301      	adds	r3, #1
 8004fb2:	428c      	cmp	r4, r1
 8004fb4:	d1f6      	bne.n	8004fa4 <memchr+0x8>
 8004fb6:	bd10      	pop	{r4, pc}

08004fb8 <memcpy>:
 8004fb8:	440a      	add	r2, r1
 8004fba:	4291      	cmp	r1, r2
 8004fbc:	f100 33ff 	add.w	r3, r0, #4294967295
 8004fc0:	d100      	bne.n	8004fc4 <memcpy+0xc>
 8004fc2:	4770      	bx	lr
 8004fc4:	b510      	push	{r4, lr}
 8004fc6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004fca:	4291      	cmp	r1, r2
 8004fcc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004fd0:	d1f9      	bne.n	8004fc6 <memcpy+0xe>
 8004fd2:	bd10      	pop	{r4, pc}

08004fd4 <memmove>:
 8004fd4:	4288      	cmp	r0, r1
 8004fd6:	b510      	push	{r4, lr}
 8004fd8:	eb01 0402 	add.w	r4, r1, r2
 8004fdc:	d902      	bls.n	8004fe4 <memmove+0x10>
 8004fde:	4284      	cmp	r4, r0
 8004fe0:	4623      	mov	r3, r4
 8004fe2:	d807      	bhi.n	8004ff4 <memmove+0x20>
 8004fe4:	1e43      	subs	r3, r0, #1
 8004fe6:	42a1      	cmp	r1, r4
 8004fe8:	d008      	beq.n	8004ffc <memmove+0x28>
 8004fea:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004fee:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004ff2:	e7f8      	b.n	8004fe6 <memmove+0x12>
 8004ff4:	4601      	mov	r1, r0
 8004ff6:	4402      	add	r2, r0
 8004ff8:	428a      	cmp	r2, r1
 8004ffa:	d100      	bne.n	8004ffe <memmove+0x2a>
 8004ffc:	bd10      	pop	{r4, pc}
 8004ffe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005002:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005006:	e7f7      	b.n	8004ff8 <memmove+0x24>

08005008 <_free_r>:
 8005008:	b538      	push	{r3, r4, r5, lr}
 800500a:	4605      	mov	r5, r0
 800500c:	2900      	cmp	r1, #0
 800500e:	d040      	beq.n	8005092 <_free_r+0x8a>
 8005010:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005014:	1f0c      	subs	r4, r1, #4
 8005016:	2b00      	cmp	r3, #0
 8005018:	bfb8      	it	lt
 800501a:	18e4      	addlt	r4, r4, r3
 800501c:	f000 f910 	bl	8005240 <__malloc_lock>
 8005020:	4a1c      	ldr	r2, [pc, #112]	; (8005094 <_free_r+0x8c>)
 8005022:	6813      	ldr	r3, [r2, #0]
 8005024:	b933      	cbnz	r3, 8005034 <_free_r+0x2c>
 8005026:	6063      	str	r3, [r4, #4]
 8005028:	6014      	str	r4, [r2, #0]
 800502a:	4628      	mov	r0, r5
 800502c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005030:	f000 b90c 	b.w	800524c <__malloc_unlock>
 8005034:	42a3      	cmp	r3, r4
 8005036:	d908      	bls.n	800504a <_free_r+0x42>
 8005038:	6820      	ldr	r0, [r4, #0]
 800503a:	1821      	adds	r1, r4, r0
 800503c:	428b      	cmp	r3, r1
 800503e:	bf01      	itttt	eq
 8005040:	6819      	ldreq	r1, [r3, #0]
 8005042:	685b      	ldreq	r3, [r3, #4]
 8005044:	1809      	addeq	r1, r1, r0
 8005046:	6021      	streq	r1, [r4, #0]
 8005048:	e7ed      	b.n	8005026 <_free_r+0x1e>
 800504a:	461a      	mov	r2, r3
 800504c:	685b      	ldr	r3, [r3, #4]
 800504e:	b10b      	cbz	r3, 8005054 <_free_r+0x4c>
 8005050:	42a3      	cmp	r3, r4
 8005052:	d9fa      	bls.n	800504a <_free_r+0x42>
 8005054:	6811      	ldr	r1, [r2, #0]
 8005056:	1850      	adds	r0, r2, r1
 8005058:	42a0      	cmp	r0, r4
 800505a:	d10b      	bne.n	8005074 <_free_r+0x6c>
 800505c:	6820      	ldr	r0, [r4, #0]
 800505e:	4401      	add	r1, r0
 8005060:	1850      	adds	r0, r2, r1
 8005062:	4283      	cmp	r3, r0
 8005064:	6011      	str	r1, [r2, #0]
 8005066:	d1e0      	bne.n	800502a <_free_r+0x22>
 8005068:	6818      	ldr	r0, [r3, #0]
 800506a:	685b      	ldr	r3, [r3, #4]
 800506c:	4401      	add	r1, r0
 800506e:	6011      	str	r1, [r2, #0]
 8005070:	6053      	str	r3, [r2, #4]
 8005072:	e7da      	b.n	800502a <_free_r+0x22>
 8005074:	d902      	bls.n	800507c <_free_r+0x74>
 8005076:	230c      	movs	r3, #12
 8005078:	602b      	str	r3, [r5, #0]
 800507a:	e7d6      	b.n	800502a <_free_r+0x22>
 800507c:	6820      	ldr	r0, [r4, #0]
 800507e:	1821      	adds	r1, r4, r0
 8005080:	428b      	cmp	r3, r1
 8005082:	bf01      	itttt	eq
 8005084:	6819      	ldreq	r1, [r3, #0]
 8005086:	685b      	ldreq	r3, [r3, #4]
 8005088:	1809      	addeq	r1, r1, r0
 800508a:	6021      	streq	r1, [r4, #0]
 800508c:	6063      	str	r3, [r4, #4]
 800508e:	6054      	str	r4, [r2, #4]
 8005090:	e7cb      	b.n	800502a <_free_r+0x22>
 8005092:	bd38      	pop	{r3, r4, r5, pc}
 8005094:	20000144 	.word	0x20000144

08005098 <sbrk_aligned>:
 8005098:	b570      	push	{r4, r5, r6, lr}
 800509a:	4e0e      	ldr	r6, [pc, #56]	; (80050d4 <sbrk_aligned+0x3c>)
 800509c:	460c      	mov	r4, r1
 800509e:	6831      	ldr	r1, [r6, #0]
 80050a0:	4605      	mov	r5, r0
 80050a2:	b911      	cbnz	r1, 80050aa <sbrk_aligned+0x12>
 80050a4:	f000 f8bc 	bl	8005220 <_sbrk_r>
 80050a8:	6030      	str	r0, [r6, #0]
 80050aa:	4621      	mov	r1, r4
 80050ac:	4628      	mov	r0, r5
 80050ae:	f000 f8b7 	bl	8005220 <_sbrk_r>
 80050b2:	1c43      	adds	r3, r0, #1
 80050b4:	d00a      	beq.n	80050cc <sbrk_aligned+0x34>
 80050b6:	1cc4      	adds	r4, r0, #3
 80050b8:	f024 0403 	bic.w	r4, r4, #3
 80050bc:	42a0      	cmp	r0, r4
 80050be:	d007      	beq.n	80050d0 <sbrk_aligned+0x38>
 80050c0:	1a21      	subs	r1, r4, r0
 80050c2:	4628      	mov	r0, r5
 80050c4:	f000 f8ac 	bl	8005220 <_sbrk_r>
 80050c8:	3001      	adds	r0, #1
 80050ca:	d101      	bne.n	80050d0 <sbrk_aligned+0x38>
 80050cc:	f04f 34ff 	mov.w	r4, #4294967295
 80050d0:	4620      	mov	r0, r4
 80050d2:	bd70      	pop	{r4, r5, r6, pc}
 80050d4:	20000148 	.word	0x20000148

080050d8 <_malloc_r>:
 80050d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80050dc:	1ccd      	adds	r5, r1, #3
 80050de:	f025 0503 	bic.w	r5, r5, #3
 80050e2:	3508      	adds	r5, #8
 80050e4:	2d0c      	cmp	r5, #12
 80050e6:	bf38      	it	cc
 80050e8:	250c      	movcc	r5, #12
 80050ea:	2d00      	cmp	r5, #0
 80050ec:	4607      	mov	r7, r0
 80050ee:	db01      	blt.n	80050f4 <_malloc_r+0x1c>
 80050f0:	42a9      	cmp	r1, r5
 80050f2:	d905      	bls.n	8005100 <_malloc_r+0x28>
 80050f4:	230c      	movs	r3, #12
 80050f6:	2600      	movs	r6, #0
 80050f8:	603b      	str	r3, [r7, #0]
 80050fa:	4630      	mov	r0, r6
 80050fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005100:	4e2e      	ldr	r6, [pc, #184]	; (80051bc <_malloc_r+0xe4>)
 8005102:	f000 f89d 	bl	8005240 <__malloc_lock>
 8005106:	6833      	ldr	r3, [r6, #0]
 8005108:	461c      	mov	r4, r3
 800510a:	bb34      	cbnz	r4, 800515a <_malloc_r+0x82>
 800510c:	4629      	mov	r1, r5
 800510e:	4638      	mov	r0, r7
 8005110:	f7ff ffc2 	bl	8005098 <sbrk_aligned>
 8005114:	1c43      	adds	r3, r0, #1
 8005116:	4604      	mov	r4, r0
 8005118:	d14d      	bne.n	80051b6 <_malloc_r+0xde>
 800511a:	6834      	ldr	r4, [r6, #0]
 800511c:	4626      	mov	r6, r4
 800511e:	2e00      	cmp	r6, #0
 8005120:	d140      	bne.n	80051a4 <_malloc_r+0xcc>
 8005122:	6823      	ldr	r3, [r4, #0]
 8005124:	4631      	mov	r1, r6
 8005126:	4638      	mov	r0, r7
 8005128:	eb04 0803 	add.w	r8, r4, r3
 800512c:	f000 f878 	bl	8005220 <_sbrk_r>
 8005130:	4580      	cmp	r8, r0
 8005132:	d13a      	bne.n	80051aa <_malloc_r+0xd2>
 8005134:	6821      	ldr	r1, [r4, #0]
 8005136:	3503      	adds	r5, #3
 8005138:	1a6d      	subs	r5, r5, r1
 800513a:	f025 0503 	bic.w	r5, r5, #3
 800513e:	3508      	adds	r5, #8
 8005140:	2d0c      	cmp	r5, #12
 8005142:	bf38      	it	cc
 8005144:	250c      	movcc	r5, #12
 8005146:	4638      	mov	r0, r7
 8005148:	4629      	mov	r1, r5
 800514a:	f7ff ffa5 	bl	8005098 <sbrk_aligned>
 800514e:	3001      	adds	r0, #1
 8005150:	d02b      	beq.n	80051aa <_malloc_r+0xd2>
 8005152:	6823      	ldr	r3, [r4, #0]
 8005154:	442b      	add	r3, r5
 8005156:	6023      	str	r3, [r4, #0]
 8005158:	e00e      	b.n	8005178 <_malloc_r+0xa0>
 800515a:	6822      	ldr	r2, [r4, #0]
 800515c:	1b52      	subs	r2, r2, r5
 800515e:	d41e      	bmi.n	800519e <_malloc_r+0xc6>
 8005160:	2a0b      	cmp	r2, #11
 8005162:	d916      	bls.n	8005192 <_malloc_r+0xba>
 8005164:	1961      	adds	r1, r4, r5
 8005166:	42a3      	cmp	r3, r4
 8005168:	6025      	str	r5, [r4, #0]
 800516a:	bf18      	it	ne
 800516c:	6059      	strne	r1, [r3, #4]
 800516e:	6863      	ldr	r3, [r4, #4]
 8005170:	bf08      	it	eq
 8005172:	6031      	streq	r1, [r6, #0]
 8005174:	5162      	str	r2, [r4, r5]
 8005176:	604b      	str	r3, [r1, #4]
 8005178:	4638      	mov	r0, r7
 800517a:	f104 060b 	add.w	r6, r4, #11
 800517e:	f000 f865 	bl	800524c <__malloc_unlock>
 8005182:	f026 0607 	bic.w	r6, r6, #7
 8005186:	1d23      	adds	r3, r4, #4
 8005188:	1af2      	subs	r2, r6, r3
 800518a:	d0b6      	beq.n	80050fa <_malloc_r+0x22>
 800518c:	1b9b      	subs	r3, r3, r6
 800518e:	50a3      	str	r3, [r4, r2]
 8005190:	e7b3      	b.n	80050fa <_malloc_r+0x22>
 8005192:	6862      	ldr	r2, [r4, #4]
 8005194:	42a3      	cmp	r3, r4
 8005196:	bf0c      	ite	eq
 8005198:	6032      	streq	r2, [r6, #0]
 800519a:	605a      	strne	r2, [r3, #4]
 800519c:	e7ec      	b.n	8005178 <_malloc_r+0xa0>
 800519e:	4623      	mov	r3, r4
 80051a0:	6864      	ldr	r4, [r4, #4]
 80051a2:	e7b2      	b.n	800510a <_malloc_r+0x32>
 80051a4:	4634      	mov	r4, r6
 80051a6:	6876      	ldr	r6, [r6, #4]
 80051a8:	e7b9      	b.n	800511e <_malloc_r+0x46>
 80051aa:	230c      	movs	r3, #12
 80051ac:	4638      	mov	r0, r7
 80051ae:	603b      	str	r3, [r7, #0]
 80051b0:	f000 f84c 	bl	800524c <__malloc_unlock>
 80051b4:	e7a1      	b.n	80050fa <_malloc_r+0x22>
 80051b6:	6025      	str	r5, [r4, #0]
 80051b8:	e7de      	b.n	8005178 <_malloc_r+0xa0>
 80051ba:	bf00      	nop
 80051bc:	20000144 	.word	0x20000144

080051c0 <_realloc_r>:
 80051c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80051c4:	4680      	mov	r8, r0
 80051c6:	4614      	mov	r4, r2
 80051c8:	460e      	mov	r6, r1
 80051ca:	b921      	cbnz	r1, 80051d6 <_realloc_r+0x16>
 80051cc:	4611      	mov	r1, r2
 80051ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80051d2:	f7ff bf81 	b.w	80050d8 <_malloc_r>
 80051d6:	b92a      	cbnz	r2, 80051e4 <_realloc_r+0x24>
 80051d8:	f7ff ff16 	bl	8005008 <_free_r>
 80051dc:	4625      	mov	r5, r4
 80051de:	4628      	mov	r0, r5
 80051e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80051e4:	f000 f838 	bl	8005258 <_malloc_usable_size_r>
 80051e8:	4284      	cmp	r4, r0
 80051ea:	4607      	mov	r7, r0
 80051ec:	d802      	bhi.n	80051f4 <_realloc_r+0x34>
 80051ee:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80051f2:	d812      	bhi.n	800521a <_realloc_r+0x5a>
 80051f4:	4621      	mov	r1, r4
 80051f6:	4640      	mov	r0, r8
 80051f8:	f7ff ff6e 	bl	80050d8 <_malloc_r>
 80051fc:	4605      	mov	r5, r0
 80051fe:	2800      	cmp	r0, #0
 8005200:	d0ed      	beq.n	80051de <_realloc_r+0x1e>
 8005202:	42bc      	cmp	r4, r7
 8005204:	4622      	mov	r2, r4
 8005206:	4631      	mov	r1, r6
 8005208:	bf28      	it	cs
 800520a:	463a      	movcs	r2, r7
 800520c:	f7ff fed4 	bl	8004fb8 <memcpy>
 8005210:	4631      	mov	r1, r6
 8005212:	4640      	mov	r0, r8
 8005214:	f7ff fef8 	bl	8005008 <_free_r>
 8005218:	e7e1      	b.n	80051de <_realloc_r+0x1e>
 800521a:	4635      	mov	r5, r6
 800521c:	e7df      	b.n	80051de <_realloc_r+0x1e>
	...

08005220 <_sbrk_r>:
 8005220:	b538      	push	{r3, r4, r5, lr}
 8005222:	2300      	movs	r3, #0
 8005224:	4d05      	ldr	r5, [pc, #20]	; (800523c <_sbrk_r+0x1c>)
 8005226:	4604      	mov	r4, r0
 8005228:	4608      	mov	r0, r1
 800522a:	602b      	str	r3, [r5, #0]
 800522c:	f7fc faa2 	bl	8001774 <_sbrk>
 8005230:	1c43      	adds	r3, r0, #1
 8005232:	d102      	bne.n	800523a <_sbrk_r+0x1a>
 8005234:	682b      	ldr	r3, [r5, #0]
 8005236:	b103      	cbz	r3, 800523a <_sbrk_r+0x1a>
 8005238:	6023      	str	r3, [r4, #0]
 800523a:	bd38      	pop	{r3, r4, r5, pc}
 800523c:	2000014c 	.word	0x2000014c

08005240 <__malloc_lock>:
 8005240:	4801      	ldr	r0, [pc, #4]	; (8005248 <__malloc_lock+0x8>)
 8005242:	f000 b811 	b.w	8005268 <__retarget_lock_acquire_recursive>
 8005246:	bf00      	nop
 8005248:	20000150 	.word	0x20000150

0800524c <__malloc_unlock>:
 800524c:	4801      	ldr	r0, [pc, #4]	; (8005254 <__malloc_unlock+0x8>)
 800524e:	f000 b80c 	b.w	800526a <__retarget_lock_release_recursive>
 8005252:	bf00      	nop
 8005254:	20000150 	.word	0x20000150

08005258 <_malloc_usable_size_r>:
 8005258:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800525c:	1f18      	subs	r0, r3, #4
 800525e:	2b00      	cmp	r3, #0
 8005260:	bfbc      	itt	lt
 8005262:	580b      	ldrlt	r3, [r1, r0]
 8005264:	18c0      	addlt	r0, r0, r3
 8005266:	4770      	bx	lr

08005268 <__retarget_lock_acquire_recursive>:
 8005268:	4770      	bx	lr

0800526a <__retarget_lock_release_recursive>:
 800526a:	4770      	bx	lr

0800526c <_init>:
 800526c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800526e:	bf00      	nop
 8005270:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005272:	bc08      	pop	{r3}
 8005274:	469e      	mov	lr, r3
 8005276:	4770      	bx	lr

08005278 <_fini>:
 8005278:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800527a:	bf00      	nop
 800527c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800527e:	bc08      	pop	{r3}
 8005280:	469e      	mov	lr, r3
 8005282:	4770      	bx	lr
