vendor_name = ModelSim
source_file = 1, F:/FPGADesign/Final/quartus/pll_sim/pll.vo
source_file = 1, F:/FPGADesign/Final/quartus/Final_3002.sdc
source_file = 1, F:/FPGADesign/Final/source/Final_3002.v
source_file = 1, F:/FPGADesign/Final/source/display.v
source_file = 1, F:/FPGADesign/Final/quartus/issp/synthesis/issp.qip
source_file = 1, F:/FPGADesign/Final/quartus/issp/synthesis/issp.v
source_file = 1, F:/FPGADesign/Final/quartus/issp/synthesis/submodules/altsource_probe_top.v
source_file = 1, F:/FPGADesign/Final/quartus/issp/simulation/issp.sip
source_file = 1, F:/FPGADesign/Final/quartus/jtag_pll/simulation/jtag_pll.sip
source_file = 1, F:/FPGADesign/Final/quartus/jtag_pll/synthesis/jtag_pll.qip
source_file = 1, F:/FPGADesign/Final/quartus/jtag_pll/synthesis/jtag_pll.v
source_file = 1, F:/FPGADesign/Final/quartus/jtag_pll/synthesis/submodules/altera_reset_controller.v
source_file = 1, F:/FPGADesign/Final/quartus/jtag_pll/synthesis/submodules/altera_reset_synchronizer.v
source_file = 1, F:/FPGADesign/Final/quartus/jtag_pll/synthesis/submodules/altera_reset_controller.sdc
source_file = 1, F:/FPGADesign/Final/quartus/jtag_pll/synthesis/submodules/jtag_pll_mm_interconnect_0.v
source_file = 1, F:/FPGADesign/Final/quartus/jtag_pll/synthesis/submodules/altera_merlin_slave_translator.sv
source_file = 1, F:/FPGADesign/Final/quartus/jtag_pll/synthesis/submodules/altera_merlin_master_translator.sv
source_file = 1, F:/FPGADesign/Final/quartus/jtag_pll/synthesis/submodules/altera_pll_reconfig_top.v
source_file = 1, F:/FPGADesign/Final/quartus/jtag_pll/synthesis/submodules/altera_pll_reconfig_core.v
source_file = 1, F:/FPGADesign/Final/quartus/jtag_pll/synthesis/submodules/altera_std_synchronizer.v
source_file = 1, F:/FPGADesign/Final/quartus/jtag_pll/synthesis/submodules/jtag_pll_pll_0.v
source_file = 1, F:/FPGADesign/Final/quartus/jtag_pll/synthesis/submodules/jtag_pll_pll_0.qip
source_file = 1, F:/FPGADesign/Final/quartus/jtag_pll/synthesis/submodules/jtag_pll_master_0.v
source_file = 1, F:/FPGADesign/Final/quartus/jtag_pll/synthesis/submodules/jtag_pll_master_0_p2b_adapter.sv
source_file = 1, F:/FPGADesign/Final/quartus/jtag_pll/synthesis/submodules/jtag_pll_master_0_b2p_adapter.sv
source_file = 1, F:/FPGADesign/Final/quartus/jtag_pll/synthesis/submodules/altera_avalon_packets_to_master.v
source_file = 1, F:/FPGADesign/Final/quartus/jtag_pll/synthesis/submodules/altera_avalon_st_packets_to_bytes.v
source_file = 1, F:/FPGADesign/Final/quartus/jtag_pll/synthesis/submodules/altera_avalon_st_bytes_to_packets.v
source_file = 1, F:/FPGADesign/Final/quartus/jtag_pll/synthesis/submodules/altera_avalon_sc_fifo.v
source_file = 1, F:/FPGADesign/Final/quartus/jtag_pll/synthesis/submodules/jtag_pll_master_0_timing_adt.sv
source_file = 1, F:/FPGADesign/Final/quartus/jtag_pll/synthesis/submodules/altera_avalon_st_jtag_interface.v
source_file = 1, F:/FPGADesign/Final/quartus/jtag_pll/synthesis/submodules/altera_jtag_dc_streaming.v
source_file = 1, F:/FPGADesign/Final/quartus/jtag_pll/synthesis/submodules/altera_jtag_sld_node.v
source_file = 1, F:/FPGADesign/Final/quartus/jtag_pll/synthesis/submodules/altera_jtag_streaming.v
source_file = 1, F:/FPGADesign/Final/quartus/jtag_pll/synthesis/submodules/altera_avalon_st_clock_crosser.v
source_file = 1, F:/FPGADesign/Final/quartus/jtag_pll/synthesis/submodules/altera_std_synchronizer_nocut.v
source_file = 1, F:/FPGADesign/Final/quartus/jtag_pll/synthesis/submodules/altera_avalon_st_pipeline_base.v
source_file = 1, F:/FPGADesign/Final/quartus/jtag_pll/synthesis/submodules/altera_avalon_st_idle_remover.v
source_file = 1, F:/FPGADesign/Final/quartus/jtag_pll/synthesis/submodules/altera_avalon_st_idle_inserter.v
source_file = 1, F:/FPGADesign/Final/quartus/jtag_pll/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
source_file = 1, F:/FPGADesign/Final/quartus/jtag_pll/synthesis/submodules/altera_avalon_st_jtag_interface.sdc
source_file = 1, F:/FPGADesign/Final/source/tb.v
source_file = 1, F:/FPGADesign/Final/source/counter.v
source_file = 1, F:/FPGADesign/Final/quartus/db/pll_sim.cmp.rdb
source_file = 1, F:/FPGADesign/Final/quartus/pll.qip
source_file = 1, F:/FPGADesign/Final/quartus/pll.v
source_file = 1, F:/FPGADesign/Final/quartus/pll/pll_0002.v
source_file = 1, F:/FPGADesign/Final/quartus/pll/pll_0002.qip
source_file = 1, F:/FPGADesign/Final/quartus/pll.sip
source_file = 1, /fpgadesign/final/source/params.vh
source_file = 1, d:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v
design_name = Final_3002
instance = comp, \LEDR[0]~output , LEDR[0]~output, Final_3002, 1
instance = comp, \LEDR[1]~output , LEDR[1]~output, Final_3002, 1
instance = comp, \LEDR[2]~output , LEDR[2]~output, Final_3002, 1
instance = comp, \LEDR[3]~output , LEDR[3]~output, Final_3002, 1
instance = comp, \LEDR[4]~output , LEDR[4]~output, Final_3002, 1
instance = comp, \LEDR[5]~output , LEDR[5]~output, Final_3002, 1
instance = comp, \LEDR[6]~output , LEDR[6]~output, Final_3002, 1
instance = comp, \LEDR[7]~output , LEDR[7]~output, Final_3002, 1
instance = comp, \LEDR[8]~output , LEDR[8]~output, Final_3002, 1
instance = comp, \LEDR[9]~output , LEDR[9]~output, Final_3002, 1
instance = comp, \HEX0[0]~output , HEX0[0]~output, Final_3002, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, Final_3002, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, Final_3002, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, Final_3002, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, Final_3002, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, Final_3002, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, Final_3002, 1
instance = comp, \HEX2[0]~output , HEX2[0]~output, Final_3002, 1
instance = comp, \HEX2[1]~output , HEX2[1]~output, Final_3002, 1
instance = comp, \HEX2[2]~output , HEX2[2]~output, Final_3002, 1
instance = comp, \HEX2[3]~output , HEX2[3]~output, Final_3002, 1
instance = comp, \HEX2[4]~output , HEX2[4]~output, Final_3002, 1
instance = comp, \HEX2[5]~output , HEX2[5]~output, Final_3002, 1
instance = comp, \HEX2[6]~output , HEX2[6]~output, Final_3002, 1
instance = comp, \HEX3[0]~output , HEX3[0]~output, Final_3002, 1
instance = comp, \HEX3[1]~output , HEX3[1]~output, Final_3002, 1
instance = comp, \HEX3[2]~output , HEX3[2]~output, Final_3002, 1
instance = comp, \HEX3[3]~output , HEX3[3]~output, Final_3002, 1
instance = comp, \HEX3[4]~output , HEX3[4]~output, Final_3002, 1
instance = comp, \HEX3[5]~output , HEX3[5]~output, Final_3002, 1
instance = comp, \HEX3[6]~output , HEX3[6]~output, Final_3002, 1
instance = comp, \HEX4[0]~output , HEX4[0]~output, Final_3002, 1
instance = comp, \HEX4[1]~output , HEX4[1]~output, Final_3002, 1
instance = comp, \HEX4[2]~output , HEX4[2]~output, Final_3002, 1
instance = comp, \HEX4[3]~output , HEX4[3]~output, Final_3002, 1
instance = comp, \HEX4[4]~output , HEX4[4]~output, Final_3002, 1
instance = comp, \HEX4[5]~output , HEX4[5]~output, Final_3002, 1
instance = comp, \HEX4[6]~output , HEX4[6]~output, Final_3002, 1
instance = comp, \HEX5[0]~output , HEX5[0]~output, Final_3002, 1
instance = comp, \HEX5[1]~output , HEX5[1]~output, Final_3002, 1
instance = comp, \HEX5[2]~output , HEX5[2]~output, Final_3002, 1
instance = comp, \HEX5[3]~output , HEX5[3]~output, Final_3002, 1
instance = comp, \HEX5[4]~output , HEX5[4]~output, Final_3002, 1
instance = comp, \HEX5[5]~output , HEX5[5]~output, Final_3002, 1
instance = comp, \HEX5[6]~output , HEX5[6]~output, Final_3002, 1
instance = comp, \CLOCK_50~input , CLOCK_50~input, Final_3002, 1
instance = comp, \U1|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT , U1|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT, Final_3002, 1
instance = comp, \KEY[0]~input , KEY[0]~input, Final_3002, 1
instance = comp, \U1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL , U1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL, Final_3002, 1
instance = comp, \U1|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG , U1|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG, Final_3002, 1
instance = comp, \U1|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER , U1|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER, Final_3002, 1
instance = comp, \U1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 , U1|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0, Final_3002, 1
instance = comp, \KEY[1]~input , KEY[1]~input, Final_3002, 1
instance = comp, \U2|count[18] , U2|count[18], Final_3002, 1
instance = comp, \U2|count[0]~0 , U2|count[0]~0, Final_3002, 1
instance = comp, \U2|count[0] , U2|count[0], Final_3002, 1
instance = comp, \U2|Add0~105 , U2|Add0~105, Final_3002, 1
instance = comp, \U2|count[1] , U2|count[1], Final_3002, 1
instance = comp, \U2|Add0~101 , U2|Add0~101, Final_3002, 1
instance = comp, \U2|count[2] , U2|count[2], Final_3002, 1
instance = comp, \U2|Add0~97 , U2|Add0~97, Final_3002, 1
instance = comp, \U2|count[3] , U2|count[3], Final_3002, 1
instance = comp, \U2|Add0~93 , U2|Add0~93, Final_3002, 1
instance = comp, \U2|count[4] , U2|count[4], Final_3002, 1
instance = comp, \U2|Add0~89 , U2|Add0~89, Final_3002, 1
instance = comp, \U2|count[5] , U2|count[5], Final_3002, 1
instance = comp, \U2|Add0~85 , U2|Add0~85, Final_3002, 1
instance = comp, \U2|count[6] , U2|count[6], Final_3002, 1
instance = comp, \U2|Add0~81 , U2|Add0~81, Final_3002, 1
instance = comp, \U2|count[7] , U2|count[7], Final_3002, 1
instance = comp, \U2|Add0~77 , U2|Add0~77, Final_3002, 1
instance = comp, \U2|count[8] , U2|count[8], Final_3002, 1
instance = comp, \U2|Add0~73 , U2|Add0~73, Final_3002, 1
instance = comp, \U2|count[9] , U2|count[9], Final_3002, 1
instance = comp, \U2|Add0~69 , U2|Add0~69, Final_3002, 1
instance = comp, \U2|count[10] , U2|count[10], Final_3002, 1
instance = comp, \U2|Add0~65 , U2|Add0~65, Final_3002, 1
instance = comp, \U2|count[11] , U2|count[11], Final_3002, 1
instance = comp, \U2|Add0~61 , U2|Add0~61, Final_3002, 1
instance = comp, \U2|count[12] , U2|count[12], Final_3002, 1
instance = comp, \U2|Add0~57 , U2|Add0~57, Final_3002, 1
instance = comp, \U2|count[13] , U2|count[13], Final_3002, 1
instance = comp, \U2|Add0~53 , U2|Add0~53, Final_3002, 1
instance = comp, \U2|count[14] , U2|count[14], Final_3002, 1
instance = comp, \U2|Add0~49 , U2|Add0~49, Final_3002, 1
instance = comp, \U2|count[15] , U2|count[15], Final_3002, 1
instance = comp, \U2|Add0~45 , U2|Add0~45, Final_3002, 1
instance = comp, \U2|count[16] , U2|count[16], Final_3002, 1
instance = comp, \U2|Add0~41 , U2|Add0~41, Final_3002, 1
instance = comp, \U2|count[17] , U2|count[17], Final_3002, 1
instance = comp, \U2|Add0~1 , U2|Add0~1, Final_3002, 1
instance = comp, \U2|count[18]~DUPLICATE , U2|count[18]~DUPLICATE, Final_3002, 1
instance = comp, \U2|Add0~5 , U2|Add0~5, Final_3002, 1
instance = comp, \U2|count[19] , U2|count[19], Final_3002, 1
instance = comp, \U2|Add0~9 , U2|Add0~9, Final_3002, 1
instance = comp, \U2|count[20] , U2|count[20], Final_3002, 1
instance = comp, \U2|Add0~13 , U2|Add0~13, Final_3002, 1
instance = comp, \U2|count[21] , U2|count[21], Final_3002, 1
instance = comp, \U2|Add0~17 , U2|Add0~17, Final_3002, 1
instance = comp, \U2|count[22] , U2|count[22], Final_3002, 1
instance = comp, \U2|count[23] , U2|count[23], Final_3002, 1
instance = comp, \U2|Add0~21 , U2|Add0~21, Final_3002, 1
instance = comp, \U2|count[23]~DUPLICATE , U2|count[23]~DUPLICATE, Final_3002, 1
instance = comp, \U2|Add0~25 , U2|Add0~25, Final_3002, 1
instance = comp, \U2|count[24] , U2|count[24], Final_3002, 1
instance = comp, \U2|Add0~29 , U2|Add0~29, Final_3002, 1
instance = comp, \U2|count[25] , U2|count[25], Final_3002, 1
instance = comp, \U2|count[26] , U2|count[26], Final_3002, 1
instance = comp, \U2|Add0~33 , U2|Add0~33, Final_3002, 1
instance = comp, \U2|count[26]~DUPLICATE , U2|count[26]~DUPLICATE, Final_3002, 1
instance = comp, \U2|Add0~37 , U2|Add0~37, Final_3002, 1
instance = comp, \U2|count[27] , U2|count[27], Final_3002, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, Final_3002, 1
